---- WorkLoadUnit (NetworkId, LayerId, subLayerID, numIter, tileID) [Ni x inW x inH] => [No x outW x outH] | LayerType
 LinkSubtype (Link ID) : [delay, freq, repeat, period]
     BuffType <bufDbIndex> (BuffShape,dataType)[freq,repeat,repeatOffset,period]: space(coreId), bufWidth, activeBufWidth, bufHeight, bufSize, [offset, superOffset], baseMem
     FlowInfo : [pipeup]***[pipeline]***[pipedown]***[flowUnitBoundary]

 ******************************   CORE Number = 0 ***************************
 ------------- 1( 0, 1, 0, 41, 0) [400 x 3 x  600] => [3 x 600 x  400] | TIDL_DataConvertLayer
 LINK_X_FM_IN_FULL_TO_PART      16          :  [0,40,1,1]
    FM_FULL        <0> ( L,F32b)[40, 1,    0, 1]: DDR( 0),  1800,  1800,   400,720256,[  0,  0],     0 |||| FM_IN_PART     <2> (PP,F32b)[40, 1,    0, 1]:  L2( 0),  1808,  1808,    20, 36192,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  1800,    10,    40,     1] [  1800, 18000, 18000]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  1800,    10,     2,    20] [  1808, 18080,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         134217744   :  [1,40,1,1]
    FM_IN_PART     <2> (PP,F32b)[40, 1,    0, 1]:  L2( 0),  1808,  1808,    20, 36192,[  0,  0],     0 |||| FM_FULL        <1> ( L,S8b)[40, 1,    0, 1]: DDR( 0),240000,240000,     3,721024,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  1800,    10,     2,    20] [  1808, 18080,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  6000,     3,    40,     1] [240000,  6000,  6000]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 2( 0, 2, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      536870944   :  [0,18,1,1]
    FM_FULL        <1> ( L,S8b)[18, 1,    0, 1]: DDR( 0),240000,240000,     3,721024,[  0,  0],     0 |||| FM_IN_PART     <4> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240000, 40200,240000]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      536870944   :  [0,18,1,1]
    FM_FULL        <1> ( L,S8b)[18, 1,    0, 1]: DDR( 0),240000,240000,     3,721024,[  0,  0],     0 |||| FM_IN_PART     <4> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240000, 40200,240000]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435680:  [1,18,1,1]
    FM_IN_PART     <4> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <3> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <4> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 3( 0, 3, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      1073741872  :  [0,18,1,1]
    FM_FULL        <3> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <6> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      536870960   :  [0,18,1,1]
    FM_FULL        <1> ( L,S8b)[18, 1,    0, 1]: DDR( 0),240000,240000,     3,721024,[  0,  0],     0 |||| FM_IN_PART     <6> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240000, 40200,240000]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104048:  [2,18,1,1]
    FM_OUT_PART    <7> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <5> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], b0080
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435696:  [1,18,1,1]
    FM_IN_PART     <6> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <7> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <6> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 4( 0, 4, 0, 33, 0) [3 x 600 x  400] => [32 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      536870976   :  [0,30,1,1]
    FM_FULL        <1> ( L,S8b)[30, 1,    0, 1]: DDR( 0),240000,240000,     3,721024,[  0,  0],     0 |||| FM_IN_PART     <9> ( C,S8b)[30, 1,    0, 1]:  L2( 0), 32768, 32768,     3, 98432,[   128,     0],     0
     Src_Flow [  8729,     3,     1,     1] [240000,  8729,     0]***[  8128,     3,    28,     1] [240000,  8128,720000]***[  3687,     3,     1,     1] [240000,  8128,     0]***[2]
     Snk_Flow [  8729,     3,     1,     1] [ 32768,  8729,     0]***[  8128,     3,    28,     1] [ 32768,  8128,     0]***[  3687,     3,     1,     1] [ 32768,  8128,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   603979840   :  [0,1,1,1]
    COEFF_BIAS_FULL <13> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    40,   160,[  0,  0],   360 |||| COEFF_IN_BIAS  <14> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    40,   160,[     0,     0], f13e0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,   128]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     620757056   :  [2,30,1,1]
    FM_OUT_PART    <10> (PP,U8b)[30, 1,    0, 1]: MSMC( 0),  8128,  8128,    32,520192,[  0,  0],     0 |||| FM_FULL        <8> ( L,U8b)[30, 1,    0, 1]: DDR( 0),251968,240000,    32,8064000,[     0,     0],17eb00
     Src_Flow [  8128,    32,     1,     1] [  8128,260096,     0]***[  8128,    32,     2,    14] [  8128,-260096,     0]***[  4288,    32,     1,     1] [  8128,-260096,     0]***[2]
     Snk_Flow [  8128,    32,     1,     1] [251968,  8128,     0]***[  8128,    32,    28,     1] [251968,  8128,8062976]***[  4288,    32,     1,     1] [251968,  8128,     0]***[2]
 LINK_P                         671088704   :  [1,30,1,1]
    FM_IN_PART     <9> ( C,S8b)[30, 1,    0, 1]:  L2( 0), 32768, 32768,     3, 98432,[128,  0],     0 |||| FM_OUT_PART    <10> (PP,U8b)[30, 1,    0, 1]: MSMC( 0),  8128,  8128,    32,520192,[     0,     0],     0
    COEFF_IN_FINAL  <12> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    27,    27,    32,  1024,[  0,  0], f1080
    COEFF_IN_BIAS   <14> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    40,   160,[  0,  0], f13e0
     Src_Flow [  8729,     3,     1,     1] [ 32768,  7527,     0]***[  9330,     3,    28,     1] [ 32768,  8128,     0]***[  4889,     3,     1,     1] [ 32768,  8128,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    27,    32,     1,     1] [    27,   864,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,   128,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [  8128,    32,     1,     1] [  8128,260096,     0]***[  8128,    32,     2,    14] [  8128,-260096,     0]***[  4288,    32,     1,     1] [  8128,-260096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 5( 0, 5, 0, 170, 0) [32 x 600 x  400] => [32 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      2147483728  :  [0,167,1,1]
    FM_FULL        <8> ( L,U8b)[167, 1,    0, 1]: DDR( 0),251968,240000,    32,8064000,[  0,  0],17eb00 |||| FM_IN_PART     <16> ( C,U8b)[167, 1,    0, 1]:  L2( 0),  4096,  4096,    32,131200,[   128,     0],     0
     Src_Flow [  2041,    32,     1,     1] [251968,  2041,     0]***[  1440,    32,   165,     1] [251968,  1440,8062976]***[   359,    32,     1,     1] [251968,  1440,     0]***[2]
     Snk_Flow [  2041,    32,     1,     1] [  4096,  2041,     0]***[  1440,    32,   165,     1] [  4096,  1440,     0]***[   359,    32,     1,     1] [  4096,  1440,     0]***[2]
 LINK_X_COEFF_IN_ANY_TO_FINAL   2197815376  :  [0,1,1,1]
    COEFF_FULL     <18> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),   288,   288,    32,  9344,[  0,  0],   400 |||| COEFF_IN_FINAL <19> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   320,   288,    32, 10368,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   288,   288,  9216]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   320,   288,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   2214592592  :  [0,1,1,1]
    COEFF_BIAS_FULL <20> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    32,   128,[  0,  0],  2800 |||| COEFF_IN_BIAS  <21> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[     0,     0],  2800
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,   128]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     2231369808  :  [2,167,1,1]
    FM_OUT_PART    <17> (PP,U8b)[167, 1,    0, 1]: MSMC( 0),  1472,  1440,    32, 94208,[  0,  0],  2880 |||| FM_FULL        <15> ( L,U8b)[167, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[     0,     0],92f700
     Src_Flow [  1440,    32,     1,     1] [  1472, 47104,     0]***[  1440,    32,     2,    83] [  1472,-47104,     0]***[   960,    32,     1,     1] [  1472,-47104,     0]***[2]
     Snk_Flow [  1440,    32,     1,     1] [242880,  1440,     0]***[  1440,    32,   165,     1] [242880,  1440,7772160]***[   960,    32,     1,     1] [242880,  1440,     0]***[2]
 LINK_P                         2281701456  :  [1,167,1,1]
    FM_IN_PART     <16> ( C,U8b)[167, 1,    0, 1]:  L2( 0),  4096,  4096,    32,131200,[128,  0],     0 |||| FM_OUT_PART    <17> (PP,U8b)[167, 1,    0, 1]: MSMC( 0),  1472,  1440,    32, 94208,[     0,     0],  2880
    COEFF_IN_FINAL  <19> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   320,   288,    32, 10368,[  0,  0],     0
    COEFF_IN_BIAS   <21> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[  0,  0],  2800
     Src_Flow [  2041,    32,     1,     1] [  4096,   839,     0]***[  2642,    32,   165,     1] [  4096,  1440,     0]***[  1561,    32,     1,     1] [  4096,  1440,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   320, 10240,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,   128,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [  1440,    32,     1,     1] [  1472, 47104,     0]***[  1440,    32,     2,    83] [  1472,-47104,     0]***[   960,    32,     1,     1] [  1472,-47104,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 6( 0, 6, 0, 170, 0) [32 x 600 x  400] => [32 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      2684354656  :  [0,167,1,1]
    FM_FULL        <15> ( L,U8b)[167, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[  0,  0],92f700 |||| FM_IN_PART     <23> ( C,U8b)[167, 1,    0, 1]:  L2( 0),  4096,  4096,    32,131200,[   128,     0],     0
     Src_Flow [  2041,    32,     1,     1] [242880,  2041,     0]***[  1440,    32,   165,     1] [242880,  1440,7772160]***[   359,    32,     1,     1] [242880,  1440,     0]***[2]
     Snk_Flow [  2041,    32,     1,     1] [  4096,  2041,     0]***[  1440,    32,   165,     1] [  4096,  1440,     0]***[   359,    32,     1,     1] [  4096,  1440,     0]***[2]
 LINK_X_COEFF_IN_ANY_TO_FINAL   2734686304  :  [0,1,1,1]
    COEFF_FULL     <25> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),   288,   288,    32,  9344,[  0,  0],  2880 |||| COEFF_IN_FINAL <26> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   320,   288,    32, 10368,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   288,   288,  9216]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   320,   288,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   2751463520  :  [0,1,1,1]
    COEFF_BIAS_FULL <27> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    32,   128,[  0,  0],  4c80 |||| COEFF_IN_BIAS  <28> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[     0,     0],  2800
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,   128]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     2768240736  :  [2,167,1,1]
    FM_OUT_PART    <24> (PP,U8b)[167, 1,    0, 1]: MSMC( 0),  1472,  1440,    32, 94208,[  0,  0],  2880 |||| FM_FULL        <22> ( L,U8b)[167, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[     0,     0],1099300
     Src_Flow [  1440,    32,     1,     1] [  1472, 47104,     0]***[  1440,    32,     2,    83] [  1472,-47104,     0]***[   960,    32,     1,     1] [  1472,-47104,     0]***[2]
     Snk_Flow [  1440,    32,     1,     1] [242880,  1440,     0]***[  1440,    32,   165,     1] [242880,  1440,7772160]***[   960,    32,     1,     1] [242880,  1440,     0]***[2]
 LINK_P                         2818572384  :  [1,167,1,1]
    FM_IN_PART     <23> ( C,U8b)[167, 1,    0, 1]:  L2( 0),  4096,  4096,    32,131200,[128,  0],     0 |||| FM_OUT_PART    <24> (PP,U8b)[167, 1,    0, 1]: MSMC( 0),  1472,  1440,    32, 94208,[     0,     0],  2880
    COEFF_IN_FINAL  <26> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   320,   288,    32, 10368,[  0,  0],     0
    COEFF_IN_BIAS   <28> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[  0,  0],  2800
     Src_Flow [  2041,    32,     1,     1] [  4096,   839,     0]***[  2642,    32,   165,     1] [  4096,  1440,     0]***[  1561,    32,     1,     1] [  4096,  1440,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   320, 10240,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,   128,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [  1440,    32,     1,     1] [  1472, 47104,     0]***[  1440,    32,     2,    83] [  1472,-47104,     0]***[   960,    32,     1,     1] [  1472,-47104,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 7( 0, 7, 0, 170, 0) [32 x 600 x  400] => [32 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      3221225584  :  [0,167,1,1]
    FM_FULL        <22> ( L,U8b)[167, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[  0,  0],1099300 |||| FM_IN_PART     <30> ( C,U8b)[167, 1,    0, 1]:  L2( 0),  4096,  4096,    32,131200,[   128,     0],     0
     Src_Flow [  2041,    32,     1,     1] [242880,  2041,     0]***[  1440,    32,   165,     1] [242880,  1440,7772160]***[   359,    32,     1,     1] [242880,  1440,     0]***[2]
     Snk_Flow [  2041,    32,     1,     1] [  4096,  2041,     0]***[  1440,    32,   165,     1] [  4096,  1440,     0]***[   359,    32,     1,     1] [  4096,  1440,     0]***[2]
 LINK_X_COEFF_IN_ANY_TO_FINAL   3271557232  :  [0,1,1,1]
    COEFF_FULL     <32> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),   288,   288,    32,  9344,[  0,  0],  4d00 |||| COEFF_IN_FINAL <33> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   320,   288,    32, 10368,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   288,   288,  9216]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   320,   288,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   3288334448  :  [0,1,1,1]
    COEFF_BIAS_FULL <34> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    32,   128,[  0,  0],  7100 |||| COEFF_IN_BIAS  <35> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[     0,     0],  2800
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,   128]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     3305111664  :  [2,167,1,1]
    FM_OUT_PART    <31> (PP,U8b)[167, 1,    0, 1]: MSMC( 0),  1472,  1440,    32, 94208,[  0,  0],  2880 |||| FM_FULL        <29> ( L,U8b)[167, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[     0,     0],1802f00
     Src_Flow [  1440,    32,     1,     1] [  1472, 47104,     0]***[  1440,    32,     2,    83] [  1472,-47104,     0]***[   960,    32,     1,     1] [  1472,-47104,     0]***[2]
     Snk_Flow [  1440,    32,     1,     1] [242880,  1440,     0]***[  1440,    32,   165,     1] [242880,  1440,7772160]***[   960,    32,     1,     1] [242880,  1440,     0]***[2]
 LINK_P                         3355443312  :  [1,167,1,1]
    FM_IN_PART     <30> ( C,U8b)[167, 1,    0, 1]:  L2( 0),  4096,  4096,    32,131200,[128,  0],     0 |||| FM_OUT_PART    <31> (PP,U8b)[167, 1,    0, 1]: MSMC( 0),  1472,  1440,    32, 94208,[     0,     0],  2880
    COEFF_IN_FINAL  <33> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   320,   288,    32, 10368,[  0,  0],     0
    COEFF_IN_BIAS   <35> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[  0,  0],  2800
     Src_Flow [  2041,    32,     1,     1] [  4096,   839,     0]***[  2642,    32,   165,     1] [  4096,  1440,     0]***[  1561,    32,     1,     1] [  4096,  1440,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   288,    32,     1,     1] [   320, 10240,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,   128,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [  1440,    32,     1,     1] [  1472, 47104,     0]***[  1440,    32,     2,    83] [  1472,-47104,     0]***[   960,    32,     1,     1] [  1472,-47104,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 8( 0, 8, 0, 195, 0) [64 x 600 x  400] => [64 x 600 x  400] | TIDL_ConcatLayer
 LINK_X_FM_IN_FULL_TO_PART      3758096512  :  [0,96,1,1]
    FM_FULL        <29> ( L,U8b)[96, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[  0,  0],1802f00 |||| FM_IN_PART     <37> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    32] [ 40200, 80400,242880]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    48] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      3221225600  :  [96,96,1,1]
    FM_FULL        <22> ( L,U8b)[96, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[  0,  0],1099300 |||| FM_IN_PART     <37> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    32] [ 40200, 80400,242880]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    48] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104128:  [2,192,1,1]
    FM_OUT_PART    <38> (PP,U8b)[192, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[  0,  0],     0 |||| FM_FULL        <36> ( L,U8b)[192, 1,    0, 1]: DDR( 0),321792,240000,    64,20595712,[     0,     0],1f6cb00
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    96] [ 40200, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    64] [ 40200, 80400,321792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         3892314240  :  [1,96,1,1]
    FM_IN_PART     <37> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <38> (PP,U8b)[96, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         3355443328  :  [97,96,1,1]
    FM_IN_PART     <37> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <38> (PP,U8b)[96, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 9( 0, 9, 0, 579, 0) [64 x 600 x  400] => [32 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      4294967440  :  [0,576,1,1]
    FM_FULL        <36> ( L,U8b)[576, 1,    0, 1]: DDR( 0),321792,240000,    64,20595712,[  0,  0],1f6cb00 |||| FM_IN_PART     <40> ( C,U8b)[576, 1,    0, 1]:  L2( 0),  2048,  2048,    64,131200,[   128,     0],     0
     Src_Flow [  1017,    64,     1,     1] [321792,  1017,     0]***[   416,    64,   574,     1] [321792,   416,20594688]***[   199,    64,     1,     1] [321792,   416,     0]***[2]
     Snk_Flow [  1017,    64,     1,     1] [  2048,  1017,     0]***[   416,    64,   574,     1] [  2048,   416,     0]***[   199,    64,     1,     1] [  2048,   416,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   4362076304  :  [0,1,1,1]
    COEFF_BIAS_FULL <44> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    32,   128,[  0,  0],  b980 |||| COEFF_IN_BIAS  <45> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[     0,     0], f1000
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,   128]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     4378853520  :  [2,576,1,1]
    FM_OUT_PART    <41> (PP,U8b)[576, 1,    0, 1]: MSMC( 0),   832,   416,    32, 53248,[  0,  0],  4880 |||| FM_FULL        <39> ( L,U8b)[576, 1,    0, 1]: DDR( 0),241280,240000,    32,7721984,[     0,     0],1099300
     Src_Flow [   416,    32,     1,     1] [   832, 26624,     0]***[   416,    32,     2,   287] [   832,-26624,     0]***[   800,    32,     1,     1] [   832,-26624,     0]***[2]
     Snk_Flow [   416,    32,     1,     1] [241280,   416,     0]***[   416,    32,   574,     1] [241280,   416,7720960]***[   800,    32,     1,     1] [241280,   416,     0]***[2]
 LINK_P                         4429185168  :  [1,576,1,1]
    FM_IN_PART     <40> ( C,U8b)[576, 1,    0, 1]:  L2( 0),  2048,  2048,    64,131200,[128,  0],     0 |||| FM_OUT_PART    <41> (PP,U8b)[576, 1,    0, 1]: MSMC( 0),   832,   416,    32, 53248,[     0,     0],  4880
    COEFF_IN_FINAL  <43> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   576,   576,    32, 18560,[  0,  0], ec800
    COEFF_IN_BIAS   <45> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[  0,  0], f1000
     Src_Flow [  1017,    64,     1,     1] [  2048,     0,     0]***[  1618,    64,   574,     1] [  2048,   416,     0]***[  1401,    64,     1,     1] [  2048,   416,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    32,     1,     1] [   576, 18432,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,   128,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [   416,    32,     1,     1] [   832, 26624,     0]***[   416,    32,     2,   287] [   832,-26624,     0]***[   800,    32,     1,     1] [   832,-26624,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 10( 0, 10, 0, 195, 0) [64 x 600 x  400] => [64 x 600 x  400] | TIDL_ConcatLayer
 LINK_X_FM_IN_FULL_TO_PART      4831838368  :  [0,96,1,1]
    FM_FULL        <39> ( L,U8b)[96, 1,    0, 1]: DDR( 0),241280,240000,    32,7721984,[  0,  0],1099300 |||| FM_IN_PART     <47> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    32] [ 40200, 80400,241280]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    48] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      2684354720  :  [96,96,1,1]
    FM_FULL        <15> ( L,U8b)[96, 1,    0, 1]: DDR( 0),242880,240000,    32,7773184,[  0,  0],92f700 |||| FM_IN_PART     <47> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    32] [ 40200, 80400,242880]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    48] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104160:  [2,192,1,1]
    FM_OUT_PART    <48> (PP,U8b)[192, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[  0,  0],     0 |||| FM_FULL        <46> ( L,U8b)[192, 1,    0, 1]: DDR( 0),321792,240000,    64,20595712,[     0,     0],17f6700
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    96] [ 40200, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    64] [ 40200, 80400,321792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         4966056096  :  [1,96,1,1]
    FM_IN_PART     <47> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <48> (PP,U8b)[96, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         2818572448  :  [97,96,1,1]
    FM_IN_PART     <47> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <48> (PP,U8b)[96, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 11( 0, 11, 0, 579, 0) [64 x 600 x  400] => [32 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      5368709296  :  [0,576,1,1]
    FM_FULL        <46> ( L,U8b)[576, 1,    0, 1]: DDR( 0),321792,240000,    64,20595712,[  0,  0],17f6700 |||| FM_IN_PART     <50> ( C,U8b)[576, 1,    0, 1]:  L2( 0),  2048,  2048,    64,131200,[   128,     0],     0
     Src_Flow [  1017,    64,     1,     1] [321792,  1017,     0]***[   416,    64,   574,     1] [321792,   416,20594688]***[   199,    64,     1,     1] [321792,   416,     0]***[2]
     Snk_Flow [  1017,    64,     1,     1] [  2048,  1017,     0]***[   416,    64,   574,     1] [  2048,   416,     0]***[   199,    64,     1,     1] [  2048,   416,     0]***[2]
 LINK_X_COEFF_IN_ANY_TO_FINAL   5419040944  :  [0,1,1,1]
    COEFF_FULL     <52> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),   576,   576,    32, 18560,[  0,  0],  ba00 |||| COEFF_IN_FINAL <53> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   576,   576,    32, 18560,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    32,     1,     1] [   576,   576, 18432]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    32,     1,     1] [   576,   576,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   5435818160  :  [0,1,1,1]
    COEFF_BIAS_FULL <54> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    32,   128,[  0,  0], 10200 |||| COEFF_IN_BIAS  <55> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[     0,     0],  4800
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,   128]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     5452595376  :  [2,576,1,1]
    FM_OUT_PART    <51> (PP,U8b)[576, 1,    0, 1]: MSMC( 0),   832,   416,    32, 53248,[  0,  0],  4880 |||| FM_FULL        <49> ( L,U8b)[576, 1,    0, 1]: DDR( 0),241280,240000,    32,7721984,[     0,     0],92f700
     Src_Flow [   416,    32,     1,     1] [   832, 26624,     0]***[   416,    32,     2,   287] [   832,-26624,     0]***[   800,    32,     1,     1] [   832,-26624,     0]***[2]
     Snk_Flow [   416,    32,     1,     1] [241280,   416,     0]***[   416,    32,   574,     1] [241280,   416,7720960]***[   800,    32,     1,     1] [241280,   416,     0]***[2]
 LINK_P                         5502927024  :  [1,576,1,1]
    FM_IN_PART     <50> ( C,U8b)[576, 1,    0, 1]:  L2( 0),  2048,  2048,    64,131200,[128,  0],     0 |||| FM_OUT_PART    <51> (PP,U8b)[576, 1,    0, 1]: MSMC( 0),   832,   416,    32, 53248,[     0,     0],  4880
    COEFF_IN_FINAL  <53> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   576,   576,    32, 18560,[  0,  0],     0
    COEFF_IN_BIAS   <55> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[  0,  0],  4800
     Src_Flow [  1017,    64,     1,     1] [  2048,     0,     0]***[  1618,    64,   574,     1] [  2048,   416,     0]***[  1401,    64,     1,     1] [  2048,   416,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    32,     1,     1] [   576, 18432,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    32,     1,     1] [     4,   128,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [   416,    32,     1,     1] [   832, 26624,     0]***[   416,    32,     2,   287] [   832,-26624,     0]***[   800,    32,     1,     1] [   832,-26624,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 12( 0, 12, 0, 195, 0) [64 x 600 x  400] => [64 x 600 x  400] | TIDL_ConcatLayer
 LINK_X_FM_IN_FULL_TO_PART      5905580224  :  [0,96,1,1]
    FM_FULL        <49> ( L,U8b)[96, 1,    0, 1]: DDR( 0),241280,240000,    32,7721984,[  0,  0],92f700 |||| FM_IN_PART     <57> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    32] [ 40200, 80400,241280]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    48] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      2147483840  :  [96,96,1,1]
    FM_FULL        <8> ( L,U8b)[96, 1,    0, 1]: DDR( 0),251968,240000,    32,8064000,[  0,  0],17eb00 |||| FM_IN_PART     <57> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    32] [ 40200, 80400,251968]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    48] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104192:  [2,192,1,1]
    FM_OUT_PART    <58> (PP,U8b)[192, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[  0,  0],     0 |||| FM_FULL        <56> ( L,U8b)[192, 1,    0, 1]: DDR( 0),321792,240000,    64,20595712,[     0,     0],108cb00
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    96] [ 40200, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    64] [ 40200, 80400,321792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         6039797952  :  [1,96,1,1]
    FM_IN_PART     <57> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <58> (PP,U8b)[96, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         2281701568  :  [97,96,1,1]
    FM_IN_PART     <57> (PP,U8b)[96, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <58> (PP,U8b)[96, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    48] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 13( 0, 13, 0, 579, 0) [64 x 600 x  400] => [24 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      6442451152  :  [0,576,1,1]
    FM_FULL        <56> ( L,U8b)[576, 1,    0, 1]: DDR( 0),321792,240000,    64,20595712,[  0,  0],108cb00 |||| FM_IN_PART     <60> ( C,U8b)[576, 1,    0, 1]:  L2( 0),  2048,  2048,    64,131200,[   128,     0],     0
     Src_Flow [  1017,    64,     1,     1] [321792,  1017,     0]***[   416,    64,   574,     1] [321792,   416,20594688]***[   199,    64,     1,     1] [321792,   416,     0]***[2]
     Snk_Flow [  1017,    64,     1,     1] [  2048,  1017,     0]***[   416,    64,   574,     1] [  2048,   416,     0]***[   199,    64,     1,     1] [  2048,   416,     0]***[2]
 LINK_X_COEFF_IN_ANY_TO_FINAL   6492782800  :  [0,1,1,1]
    COEFF_FULL     <62> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),   576,   576,    24, 13952,[  0,  0], 10280 |||| COEFF_IN_FINAL <63> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   576,   576,    24, 13952,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    24,     1,     1] [   576,   576, 13824]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    24,     1,     1] [   576,   576,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   6509560016  :  [0,1,1,1]
    COEFF_BIAS_FULL <64> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    32,   128,[  0,  0], 13880 |||| COEFF_IN_BIAS  <65> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[     0,     0],  3600
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    24,     1,     1] [     4,     4,    96]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    24,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     6526337232  :  [2,576,1,1]
    FM_OUT_PART    <61> (PP,S8b)[576, 1,    0, 1]: MSMC( 0),   832,   416,    24, 39936,[  0,  0],  3680 |||| FM_FULL        <59> ( L,S8b)[576, 1,    0, 1]: DDR( 0),241280,240000,    24,5791744,[     0,     0],17eb00
     Src_Flow [   416,    24,     1,     1] [   832, 19968,     0]***[   416,    24,     2,   287] [   832,-19968,     0]***[   800,    24,     1,     1] [   832,-19968,     0]***[2]
     Snk_Flow [   416,    24,     1,     1] [241280,   416,     0]***[   416,    24,   574,     1] [241280,   416,5790720]***[   800,    24,     1,     1] [241280,   416,     0]***[2]
 LINK_P                         6576668880  :  [1,576,1,1]
    FM_IN_PART     <60> ( C,U8b)[576, 1,    0, 1]:  L2( 0),  2048,  2048,    64,131200,[128,  0],     0 |||| FM_OUT_PART    <61> (PP,S8b)[576, 1,    0, 1]: MSMC( 0),   832,   416,    24, 39936,[     0,     0],  3680
    COEFF_IN_FINAL  <63> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   576,   576,    24, 13952,[  0,  0],     0
    COEFF_IN_BIAS   <65> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    32,   128,[  0,  0],  3600
     Src_Flow [  1017,    64,     1,     1] [  2048,     0,     0]***[  1618,    64,   574,     1] [  2048,   416,     0]***[  1401,    64,     1,     1] [  2048,   416,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    24,     1,     1] [   576, 13824,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,    24,     1,     1] [     4,    96,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [   416,    24,     1,     1] [   832, 19968,     0]***[   416,    24,     2,   287] [   832,-19968,     0]***[   800,    24,     1,     1] [   832,-19968,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 1,  1,  1,  1]

 ------------- 14( 0, 14, 0, 75, 0) [24 x 600 x  400] => [24 x 600 x  400] | TIDL_BatchNormLayer
 LINK_X_FM_IN_FULL_TO_PART      6979322080  :  [0,72,1,1]
    FM_FULL        <59> ( L,S8b)[72, 1,    0, 1]: DDR( 0),241280,240000,    24,5791744,[  0,  0],17eb00 |||| FM_IN_PART     <67> (PP,S8b)[72, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    24] [ 40200, 80400,241280]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    36] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     7063208160  :  [2,72,1,1]
    FM_OUT_PART    <68> (PP,S8b)[72, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[  0,  0],     0 |||| FM_FULL        <66> ( L,S8b)[72, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[     0,     0],704b00
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     2,    36] [ 40200, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     2,     3,    24] [ 40200, 80400,321792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7113539808  :  [1,72,1,1]
    FM_IN_PART     <67> (PP,S8b)[72, 1,    0, 1]:  L2( 0),160800,160800,     1,160896,[  0,  0],     0 |||| FM_OUT_PART    <68> (PP,S8b)[72, 1,    0, 1]: MSMC( 0), 80448, 80400,     2,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    36] [160800, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 80400,     1,     2,    36] [ 80448, 80448,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 15( 0, 15, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193008  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <70> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583301872  :  [0,1,1,1]
    COEFF_BIAS_FULL <73> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13948 |||| COEFF_IN_BIAS  <74> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f14c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650410736  :  [1,59,1,1]
    FM_IN_PART     <70> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <69> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],    80
    COEFF_IN_FINAL  <72> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1480
    COEFF_IN_BIAS   <74> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f14c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 16( 0, 16, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      8053063936  :  [0,18,1,1]
    FM_FULL        <69> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],    80 |||| FM_IN_PART     <76> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      1610612992  :  [0,18,1,1]
    FM_FULL        <5> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], b0080 |||| FM_IN_PART     <76> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435904:  [1,18,1,1]
    FM_IN_PART     <76> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <75> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <76> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 17( 0, 17, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      536871184   :  [0,18,1,1]
    FM_FULL        <1> ( L,S8b)[18, 1,    0, 1]: DDR( 0),240000,240000,     3,721024,[  0,  0],     0 |||| FM_IN_PART     <78> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240000, 40200,240000]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      8589934864  :  [0,18,1,1]
    FM_FULL        <75> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <78> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104272:  [2,18,1,1]
    FM_OUT_PART    <79> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <77> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], b0080
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435920:  [1,18,1,1]
    FM_IN_PART     <78> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <79> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <78> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 18( 0, 18, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      9126805792  :  [0,18,1,1]
    FM_FULL        <77> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], b0080 |||| FM_IN_PART     <81> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      9126805792  :  [0,18,1,1]
    FM_FULL        <77> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], b0080 |||| FM_IN_PART     <81> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435936:  [1,18,1,1]
    FM_IN_PART     <81> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <80> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <81> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 19( 0, 19, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      9663676720  :  [0,18,1,1]
    FM_FULL        <80> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <83> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      9126805808  :  [0,18,1,1]
    FM_FULL        <77> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], b0080 |||| FM_IN_PART     <83> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104304:  [2,18,1,1]
    FM_OUT_PART    <84> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <82> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],17eb00
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435952:  [1,18,1,1]
    FM_IN_PART     <83> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <84> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <83> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 20( 0, 20, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193088  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <86> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583301952  :  [0,1,1,1]
    COEFF_BIAS_FULL <89> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 139c8 |||| COEFF_IN_BIAS  <90> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f1548
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650410816  :  [1,59,1,1]
    FM_IN_PART     <86> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <85> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <88> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1500
    COEFF_IN_BIAS   <90> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f1548
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 21( 0, 21, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      10737418576 :  [0,18,1,1]
    FM_FULL        <85> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <92> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      10200547664 :  [0,18,1,1]
    FM_FULL        <82> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],17eb00 |||| FM_IN_PART     <92> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969435984:  [1,18,1,1]
    FM_IN_PART     <92> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <91> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <92> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 22( 0, 22, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      9126805856  :  [0,18,1,1]
    FM_FULL        <77> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], b0080 |||| FM_IN_PART     <94> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      11274289504 :  [0,18,1,1]
    FM_FULL        <91> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <94> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104352:  [2,18,1,1]
    FM_OUT_PART    <95> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <93> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],17eb00
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436000:  [1,18,1,1]
    FM_IN_PART     <94> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <95> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <94> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 23( 0, 23, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      11811160432 :  [0,18,1,1]
    FM_FULL        <93> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],17eb00 |||| FM_IN_PART     <97> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      11811160432 :  [0,18,1,1]
    FM_FULL        <93> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],17eb00 |||| FM_IN_PART     <97> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436016:  [1,18,1,1]
    FM_IN_PART     <97> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <96> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <97> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 24( 0, 24, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      12348031360 :  [0,18,1,1]
    FM_FULL        <96> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <99> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      11811160448 :  [0,18,1,1]
    FM_FULL        <93> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],17eb00 |||| FM_IN_PART     <99> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104384:  [2,18,1,1]
    FM_OUT_PART    <100> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <98> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436032:  [1,18,1,1]
    FM_IN_PART     <99> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <100> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <99> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 25( 0, 25, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193168  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <102> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583302032  :  [0,1,1,1]
    COEFF_BIAS_FULL <105> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13a48 |||| COEFF_IN_BIAS  <106> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f15c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650410896  :  [1,59,1,1]
    FM_IN_PART     <102> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <101> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <104> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1580
    COEFF_IN_BIAS   <106> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f15c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 26( 0, 26, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      13421773216 :  [0,18,1,1]
    FM_FULL        <101> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <108> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      12884902304 :  [0,18,1,1]
    FM_FULL        <98> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <108> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436064:  [1,18,1,1]
    FM_IN_PART     <108> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <107> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <108> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 27( 0, 27, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      11811160496 :  [0,18,1,1]
    FM_FULL        <93> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],17eb00 |||| FM_IN_PART     <110> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      13958644144 :  [0,18,1,1]
    FM_FULL        <107> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <110> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104432:  [2,18,1,1]
    FM_OUT_PART    <111> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <109> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436080:  [1,18,1,1]
    FM_IN_PART     <110> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <111> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <110> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 28( 0, 28, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      14495515072 :  [0,18,1,1]
    FM_FULL        <109> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <113> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      14495515072 :  [0,18,1,1]
    FM_FULL        <109> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <113> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436096:  [1,18,1,1]
    FM_IN_PART     <113> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <112> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <113> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 29( 0, 29, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      15032386000 :  [0,18,1,1]
    FM_FULL        <112> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <115> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      14495515088 :  [0,18,1,1]
    FM_FULL        <109> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <115> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104464:  [2,18,1,1]
    FM_OUT_PART    <116> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <114> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], cea80
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436112:  [1,18,1,1]
    FM_IN_PART     <115> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <116> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <115> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 30( 0, 30, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193248  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <118> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583302112  :  [0,1,1,1]
    COEFF_BIAS_FULL <121> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13ac8 |||| COEFF_IN_BIAS  <122> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f1648
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650410976  :  [1,59,1,1]
    FM_IN_PART     <118> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <117> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <120> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1600
    COEFF_IN_BIAS   <122> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f1648
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 31( 0, 31, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      16106127856 :  [0,18,1,1]
    FM_FULL        <117> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <124> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      15569256944 :  [0,18,1,1]
    FM_FULL        <114> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <124> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436144:  [1,18,1,1]
    FM_IN_PART     <124> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <123> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <124> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 32( 0, 32, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      14495515136 :  [0,18,1,1]
    FM_FULL        <109> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <126> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      16642998784 :  [0,18,1,1]
    FM_FULL        <123> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <126> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104512:  [2,18,1,1]
    FM_OUT_PART    <127> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <125> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], cea80
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436160:  [1,18,1,1]
    FM_IN_PART     <126> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <127> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <126> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 33( 0, 33, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      17179869712 :  [0,18,1,1]
    FM_FULL        <125> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <129> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      17179869712 :  [0,18,1,1]
    FM_FULL        <125> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <129> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436176:  [1,18,1,1]
    FM_IN_PART     <129> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <128> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <129> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 34( 0, 34, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      17716740640 :  [0,18,1,1]
    FM_FULL        <128> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <131> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      17179869728 :  [0,18,1,1]
    FM_FULL        <125> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <131> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104544:  [2,18,1,1]
    FM_OUT_PART    <132> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <130> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436192:  [1,18,1,1]
    FM_IN_PART     <131> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <132> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <131> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 35( 0, 35, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193328  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <134> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583302192  :  [0,1,1,1]
    COEFF_BIAS_FULL <137> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13b48 |||| COEFF_IN_BIAS  <138> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f16c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650411056  :  [1,59,1,1]
    FM_IN_PART     <134> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <133> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <136> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1680
    COEFF_IN_BIAS   <138> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f16c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 36( 0, 36, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      18790482496 :  [0,18,1,1]
    FM_FULL        <133> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <140> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      18253611584 :  [0,18,1,1]
    FM_FULL        <130> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <140> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436224:  [1,18,1,1]
    FM_IN_PART     <140> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <139> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <140> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 37( 0, 37, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      17179869776 :  [0,18,1,1]
    FM_FULL        <125> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <142> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      19327353424 :  [0,18,1,1]
    FM_FULL        <139> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <142> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104592:  [2,18,1,1]
    FM_OUT_PART    <143> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <141> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436240:  [1,18,1,1]
    FM_IN_PART     <142> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <143> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <142> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 38( 0, 38, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      19864224352 :  [0,18,1,1]
    FM_FULL        <141> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <145> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      19864224352 :  [0,18,1,1]
    FM_FULL        <141> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <145> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436256:  [1,18,1,1]
    FM_IN_PART     <145> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <144> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <145> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 39( 0, 39, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      20401095280 :  [0,18,1,1]
    FM_FULL        <144> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <147> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      19864224368 :  [0,18,1,1]
    FM_FULL        <141> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <147> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104624:  [2,18,1,1]
    FM_OUT_PART    <148> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <146> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], cea80
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436272:  [1,18,1,1]
    FM_IN_PART     <147> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <148> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <147> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 40( 0, 40, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193408  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <150> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583302272  :  [0,1,1,1]
    COEFF_BIAS_FULL <153> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13bc8 |||| COEFF_IN_BIAS  <154> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f1748
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650411136  :  [1,59,1,1]
    FM_IN_PART     <150> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <149> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <152> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1700
    COEFF_IN_BIAS   <154> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f1748
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 41( 0, 41, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      21474837136 :  [0,18,1,1]
    FM_FULL        <149> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <156> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      20937966224 :  [0,18,1,1]
    FM_FULL        <146> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <156> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436304:  [1,18,1,1]
    FM_IN_PART     <156> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <155> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <156> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 42( 0, 42, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      19864224416 :  [0,18,1,1]
    FM_FULL        <141> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <158> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      22011708064 :  [0,18,1,1]
    FM_FULL        <155> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <158> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104672:  [2,18,1,1]
    FM_OUT_PART    <159> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <157> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], cea80
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436320:  [1,18,1,1]
    FM_IN_PART     <158> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <159> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <158> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 43( 0, 43, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      22548578992 :  [0,18,1,1]
    FM_FULL        <157> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <161> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      22548578992 :  [0,18,1,1]
    FM_FULL        <157> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <161> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436336:  [1,18,1,1]
    FM_IN_PART     <161> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <160> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <161> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 44( 0, 44, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      23085449920 :  [0,18,1,1]
    FM_FULL        <160> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <163> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      22548579008 :  [0,18,1,1]
    FM_FULL        <157> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <163> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104704:  [2,18,1,1]
    FM_OUT_PART    <164> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <162> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436352:  [1,18,1,1]
    FM_IN_PART     <163> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <164> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <163> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 45( 0, 45, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193488  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <166> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583302352  :  [0,1,1,1]
    COEFF_BIAS_FULL <169> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13c48 |||| COEFF_IN_BIAS  <170> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f17c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650411216  :  [1,59,1,1]
    FM_IN_PART     <166> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <165> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <168> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1780
    COEFF_IN_BIAS   <170> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f17c8
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 46( 0, 46, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      24159191776 :  [0,18,1,1]
    FM_FULL        <165> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <172> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      23622320864 :  [0,18,1,1]
    FM_FULL        <162> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <172> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436384:  [1,18,1,1]
    FM_IN_PART     <172> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <171> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <172> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 47( 0, 47, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      22548579056 :  [0,18,1,1]
    FM_FULL        <157> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <174> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      24696062704 :  [0,18,1,1]
    FM_FULL        <171> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <174> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104752:  [2,18,1,1]
    FM_OUT_PART    <175> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <173> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436400:  [1,18,1,1]
    FM_IN_PART     <174> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <175> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <174> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 48( 0, 48, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      25232933632 :  [0,18,1,1]
    FM_FULL        <173> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <177> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      25232933632 :  [0,18,1,1]
    FM_FULL        <173> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <177> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436416:  [1,18,1,1]
    FM_IN_PART     <177> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <176> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <177> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 49( 0, 49, 0, 21, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      25769804560 :  [0,18,1,1]
    FM_FULL        <176> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <179> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      25232933648 :  [0,18,1,1]
    FM_FULL        <173> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <179> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     35183919104784:  [2,18,1,1]
    FM_OUT_PART    <180> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[  0,  0], b0b80 |||| FM_FULL        <178> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[     0,     0], cea80
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436432:  [1,18,1,1]
    FM_IN_PART     <179> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_OUT_PART    <180> (PP,S8b)[18, 1,    0, 1]: MSMC( 0), 40256, 40200,     2, 80512,[     0,     0], b0b80
    FM_IN_PART      <179> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40256, 40256,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 50( 0, 50, 0, 60, 0) [24 x 600 x  400] => [3 x 600 x  400] | TIDL_ConvolutionLayer
 LINK_X_FM_IN_FULL_TO_PART      7516193568  :  [0,59,1,1]
    FM_FULL        <66> ( L,S8b)[59, 1,    0, 1]: DDR( 0),321792,240000,    24,7724032,[  0,  0],704b00 |||| FM_IN_PART     <182> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [321792,  4096,7723008]***[  2432,    24,     1,     1] [321792,  4096,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
 LINK_X_BIAS_IN_FULL_TO_FINAL   7583302432  :  [0,1,1,1]
    COEFF_BIAS_FULL <185> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),     4,     4,    14,    56,[  0,  0], 13cc8 |||| COEFF_IN_BIAS  <186> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[     0,     0], f1848
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,    12]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,     4,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         7650411296  :  [1,59,1,1]
    FM_IN_PART     <182> ( C,S8b)[59, 1,    0, 1]:  L2( 0),  8192,  8192,    24,196736,[  0,  0],     0 |||| FM_FULL        <181> ( L,S8b)[59, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[     0,     0],     0
    COEFF_IN_FINAL  <184> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[  0,  0], f1800
    COEFF_IN_BIAS   <186> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),     4,     4,    14,    56,[  0,  0], f1848
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,    24,    58,     1] [  8192,  4096,     0]***[  2432,    24,     1,     1] [  8192,  4096,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    72,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[     4,     3,     1,     1] [     4,    12,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  4096,     3,    58,     1] [240064,  4096,720192]***[  2432,     3,     1,     1] [240064,  4096,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 51( 0, 51, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      26843546416 :  [0,18,1,1]
    FM_FULL        <181> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,720384,[  0,  0],     0 |||| FM_IN_PART     <188> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      26306675504 :  [0,18,1,1]
    FM_FULL        <178> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0], cea80 |||| FM_IN_PART     <188> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436464:  [1,18,1,1]
    FM_IN_PART     <188> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <187> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <188> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 52( 0, 52, 0, 19, 0) [6 x 600 x  400] => [3 x 600 x  400] | TIDL_EltWiseLayer
 LINK_X_FM_IN_FULL_TO_PART      25232933696 :  [0,18,1,1]
    FM_FULL        <173> ( L,S8b)[18, 1,    0, 1]: DDR( 0),281792,240000,     3,846464,[  0,  0],     0 |||| FM_IN_PART     <190> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [281792, 40200,281792]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_IN_FULL_TO_PART      27380417344 :  [0,18,1,1]
    FM_FULL        <187> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <190> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[ 40200,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         35183969436480:  [1,18,1,1]
    FM_IN_PART     <190> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[  0,  0],     0 |||| FM_FULL        <189> ( L,S8b)[18, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[     0,     0],     0
    FM_IN_PART      <190> (PP,S8b)[18, 1,    0, 1]:  L2( 0), 40200, 40200,     4,160896,[40200,  0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
    Src2_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     2,     9] [ 40200, 80400,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 40200,     1,     6,     3] [240064, 40200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 53( 0, 53, 0, 27, 0) [3 x 600 x  400] => [400 x 3 x  600] | TIDL_DataConvertLayer
 LINK_X_FM_IN_FULL_TO_PART      27917288272 :  [0,24,1,1]
    FM_FULL        <189> ( L,S8b)[24, 1,    0, 1]: MSMC( 0),240064,240000,     3,723840,[  0,  0],     0 |||| FM_IN_PART     <192> (PP,S8b)[24, 1,    0, 1]:  L2( 0), 61200, 61200,     1, 61312,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 10200,     3,    24,     1] [240064, 10200,240064]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 10200,     3,     2,    12] [ 10200, 30600,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_X_FM_OUT_PART_TO_FULL     28001174352 :  [2,24,1,1]
    FM_OUT_PART    <193> (PP,F32b)[24, 1,    0, 1]: MSMC( 0),  1800,  1800,    34, 61216,[  0,  0], b0b80 |||| FM_FULL        <191> ( L,F32b)[24, 1,    0, 1]: DDR( 0),  1800,  1800,   400,734656,[     0,     0],     0
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  1800,    17,     2,    12] [  1800, 30600,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  1800,    17,    24,     1] [  1800, 30600, 30600]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 LINK_P                         28051506000 :  [1,24,1,1]
    FM_IN_PART     <192> (PP,S8b)[24, 1,    0, 1]:  L2( 0), 61200, 61200,     1, 61312,[  0,  0],     0 |||| FM_OUT_PART    <193> (PP,F32b)[24, 1,    0, 1]: MSMC( 0),  1800,  1800,    34, 61216,[     0,     0], b0b80
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[ 10200,     3,     2,    12] [ 10200, 30600,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[  1800,    17,     2,    12] [  1800, 30600,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
Padding Info [Row, Col]: Actual  IN -> OUT : [ 0,  0] -> [ 0,  0],  To fill zero OUT: [ 0,  0], Virtual Pad(T,L,B,R): [ 0,  0,  0,  0]

 ------------- 54 [Persistent Links WL]
 layer ID :4
 LINK_X_COEFF_IN_ANY_TO_FINAL   587202624   :  [0,1,1,1]
    COEFF_FULL     <11> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    27,    27,    32,  1024,[  0,  0],     0 |||| COEFF_IN_FINAL <12> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    27,    27,    32,  1024,[     0,     0], f1080
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    27,    32,     1,     1] [    27,    27,   864]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    27,    32,     1,     1] [    27,    27,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :9
 LINK_X_COEFF_IN_ANY_TO_FINAL   4345299088  :  [0,1,1,1]
    COEFF_FULL     <42> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),   576,   576,    32, 18560,[  0,  0],  7180 |||| COEFF_IN_FINAL <43> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),   576,   576,    32, 18560,[     0,     0], ec800
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    32,     1,     1] [   576,   576, 18432]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[   576,    32,     1,     1] [   576,   576,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :15
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566524656  :  [0,1,1,1]
    COEFF_FULL     <71> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13900 |||| COEFF_IN_FINAL <72> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1480
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :20
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566524736  :  [0,1,1,1]
    COEFF_FULL     <87> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13980 |||| COEFF_IN_FINAL <88> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1500
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :25
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566524816  :  [0,1,1,1]
    COEFF_FULL     <103> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13a00 |||| COEFF_IN_FINAL <104> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1580
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :30
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566524896  :  [0,1,1,1]
    COEFF_FULL     <119> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13a80 |||| COEFF_IN_FINAL <120> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1600
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :35
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566524976  :  [0,1,1,1]
    COEFF_FULL     <135> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13b00 |||| COEFF_IN_FINAL <136> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1680
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :40
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566525056  :  [0,1,1,1]
    COEFF_FULL     <151> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13b80 |||| COEFF_IN_FINAL <152> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1700
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :45
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566525136  :  [0,1,1,1]
    COEFF_FULL     <167> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13c00 |||| COEFF_IN_FINAL <168> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1780
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
 layer ID :50
 LINK_X_COEFF_IN_ANY_TO_FINAL   7566525216  :  [0,1,1,1]
    COEFF_FULL     <183> ( L,S8b)[ 1, 1,    0, 1]: DDR_PERSIST( 0),    24,    24,     3,   128,[  0,  0], 13c80 |||| COEFF_IN_FINAL <184> ( L,S8b)[ 1, 1,    0, 1]: MSMC( 0),    24,    24,     3,   128,[     0,     0], f1800
     Src_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,    72]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
     Snk_Flow [     0,     1,     1,     1] [     0,     0,     0]***[    24,     3,     1,     1] [    24,    24,     0]***[     0,     1,     1,     1] [     0,     0,     0]***[2]
