timestamp 1647646778
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use via via_0 1 0 192 0 1 259
use pfet_w075_2f pfet_w075_2f_1 1 0 -549 0 1 618
use pfet_w075_2f pfet_w075_2f_0 1 0 -245 0 1 618
use nfet_w075_2f nfet_w075_2f_1 1 0 -198 0 1 90
use nfet_w075_2f nfet_w075_2f_0 1 0 -523 0 1 90
use Inversor Inversor_0 1 0 128 0 1 49
use 5umcell_template 5umcell_template_0 1 0 -533 0 1 32
node "m1_48_50#" 0 67.9942 48 50 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4945 316 0 0 0 0 0 0 0 0 0 0
node "m1_n424_65#" 1 135.686 -424 65 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13209 620 0 0 0 0 0 0 0 0 0 0
node "m1_n519_186#" 3 416.656 -519 186 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41257 2098 0 0 0 0 0 0 0 0 0 0
node "m1_n411_658#" 6 850.557 -411 658 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 83744 3984 0 0 0 0 0 0 0 0 0 0
node "m1_n504_724#" 4 716.107 -504 724 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 75082 3264 0 0 0 0 0 0 0 0 0 0
node "A" 347 253.848 -153 352 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15886 770 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "B" 347 253.848 -461 352 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15886 770 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_67_533#" 13077 97.5 67 533 nw 0 0 0 0 32500 1130 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "B" "m1_n519_186#" 28.3305
cap "m1_n424_65#" "m1_n519_186#" 355.967
cap "m1_n411_658#" "A" 29.4162
cap "w_67_533#" "m1_n504_724#" 1.81675
cap "m1_n411_658#" "m1_n504_724#" 985.329
cap "A" "m1_n519_186#" 28.3305
cap "m1_n411_658#" "m1_n519_186#" 638.652
cap "A" "B" 29.7854
cap "m1_n411_658#" "m1_48_50#" 15.4573
cap "m1_n504_724#" "m1_n519_186#" 19.8983
cap "m1_n411_658#" "m1_n424_65#" 75.8815
cap "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" 9.80375
cap "Inversor_0/sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" 184.46
cap "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" 24.4912
cap "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" 80.7456
cap "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" -127.039
cap "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" -28.0618
cap "Inversor_0/sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" 40.2553
cap "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" 586.63
cap "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" 5.25397
cap "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" 46.4314
cap "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" -272.338
cap "Inversor_0/sky130_fd_pr__nfet_01v8_NDWVGB_0/a_15_n75#" "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" 37.0748
merge "5umcell_template_0/a_n4_20#" "Inversor_0/5umcell_template_0/a_n4_20#" -136.142 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8969 -752 0 0 0 0 0 0 0 0 0 0
merge "Inversor_0/5umcell_template_0/a_n4_20#" "m1_48_50#"
merge "m1_48_50#" "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#"
merge "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "m1_n424_65#"
merge "m1_n424_65#" "Inversor_0/VSUBS"
merge "Inversor_0/VSUBS" "nfet_w075_2f_0/VSUBS"
merge "nfet_w075_2f_0/VSUBS" "nfet_w075_2f_1/VSUBS"
merge "nfet_w075_2f_1/VSUBS" "pfet_w075_2f_0/VSUBS"
merge "pfet_w075_2f_0/VSUBS" "pfet_w075_2f_1/VSUBS"
merge "pfet_w075_2f_1/VSUBS" "via_0/VSUBS"
merge "via_0/VSUBS" "VSUBS"
merge "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n63_n131#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" -36.1475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -150 -130 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" "A"
merge "5umcell_template_0/w_0_500#" "Inversor_0/pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#" -1159.85 0 0 0 0 -219800 -4654 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -46764 -2574 0 0 0 0 0 0 0 0 0 0
merge "Inversor_0/pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#" "w_67_533#"
merge "w_67_533#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#"
merge "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/w_n161_n175#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_63_n75#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_63_n75#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_63_n75#"
merge "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_63_n75#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#"
merge "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n125_n75#" "m1_n504_724#"
merge "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_63_n75#" "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n125_n75#" -229.122 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19734 -1134 0 0 0 0 0 0 0 0 0 0
merge "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n125_n75#" "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#"
merge "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n33_n75#" "m1_n519_186#"
merge "Inversor_0/a_160_274#" "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_63_n75#" -435.19 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -66 -134 0 0 0 0 -29829 -1760 0 0 0 0 0 0 0 0 0 0
merge "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_63_n75#" "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n125_n75#"
merge "nfet_w075_2f_1/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n125_n75#" "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n33_n75#"
merge "pfet_w075_2f_0/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n33_n75#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n33_n75#"
merge "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n33_n75#" "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#"
merge "via_0/sky130_fd_pr__nfet_01v8_78R7PC_0/a_n33_66#" "m1_n411_658#"
merge "nfet_w075_2f_0/sky130_fd_pr__nfet_01v8_XUMWGH_0/a_n63_n131#" "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" -36.1475 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -150 -130 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "pfet_w075_2f_1/sky130_fd_pr__pfet_01v8_52C9FB_0/a_n63_n106#" "B"
