// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2020 PHYTEC Messtechnik GmbH
 * Author: Teresa Remmet <t.remmet@phytec.de>
 */

#include "imx8mn.dtsi"
#include <dt-bindings/net/ti-dp83867.h>

/ {
	model = "PHYTEC phyCORE-i.MX8MN";
	compatible = "phytec,imx8mn-phycore-som", "fsl,imx8mn";

	aliases {
		rtc0 = &rv3028;
		rtc1 = &snvs_rtc;
	};

	chosen {
		stdout-path = &uart3;
	};

	rtcclkout: rv3028-clkout {
		compatible = "fixed-clock";
		clock-frequency = <32768>;
		#clock-cells = <0>;
		status = "disabled";
	};
};

&A53_0 {
	cpu-supply = <&reg_buck5>;
};

&A53_1 {
	cpu-supply = <&reg_buck5>;
};

&A53_2 {
	cpu-supply = <&reg_buck5>;
};

&A53_3 {
	cpu-supply = <&reg_buck5>;
};

/* Ethernet */
&fec1 {
	fsl,magic-packet;
	phy-mode = "rgmii-id";
	phy-handle = <&ethphy0>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_fec1>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			enet-phy-lane-no-swap;
			ti,clk-output-sel = <DP83867_CLK_O_SEL_OFF>;
			ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
			ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			ti,tx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
			reg = <0>;
			reset-assert-us = <1000>;
			reset-deassert-us = <1000>;
			reset-gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
		};
	};
};

/* SPI Flash */
&flexspi {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "okay";

	flash0: norflash@0 {
		compatible = "jedec,spi-nor";
		reg = <0>;
		spi-max-frequency = <80000000>;
		spi-rx-bus-width = <4>;
		spi-tx-bus-width = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
	};
};

/* GPU */
&gpu {
	status = "okay";
};

/* I2C1 */
&i2c1 {
	clock-frequency = <400000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_gpio>;
	scl-gpios = <&gpio5 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	sda-gpios = <&gpio5 15 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
	status = "okay";

	pmic@8 {
		compatible = "nxp,pf8121a";
		reg = <0x08>;

		regulators {
			reg_ldo1: ldo1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <3300000>;
				regulator-min-microvolt = <3300000>;
				regulator-name = "NVCC_SD1";

				regulator-state-mem {
					regulator-on-in-suspend;
				};
			};

			reg_ldo2: ldo2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <3300000>;
				regulator-min-microvolt = <1800000>;
				regulator-name = "NVCC_SD2";
				vselect-en;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			reg_ldo3: ldo3 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <2500000>;
				regulator-min-microvolt = <1500000>;
				regulator-name = "VCC_ENET_2V5";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			reg_ldo4: ldo4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1800000>;
				regulator-min-microvolt = <1500000>;
				regulator-name = "VDDA_1V8";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-max-microvolt = <1500000>;
					regulator-suspend-min-microvolt = <1500000>;
				};
			};

			reg_buck1: buck1 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1000000>;
				regulator-min-microvolt = <400000>;
				regulator-name = "VDD_SOC_VDDA_PHY_0P8";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-max-microvolt = <400000>;
					regulator-suspend-min-microvolt = <400000>;
				};
			};

			reg_buck2: buck2 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1000000>;
				regulator-min-microvolt = <1000000>;
				regulator-name = "VDD_GPU_DRAM";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-max-microvolt = <1000000>;
					regulator-suspend-min-microvolt = <1000000>;
				};
			};

			reg_buck3: buck3 {
				regulator-name = "VDD_VPU_dummy";
				regulator-max-microvolt = <1000000>;
				regulator-min-microvolt = <400000>;

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			reg_buck4: buck4 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1000000>;
				regulator-min-microvolt = <850000>;
				regulator-name = "VDD_MIPI_0P8";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			reg_buck5: buck5 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1050000>;
				regulator-min-microvolt = <400000>;
				regulator-name = "VDD_ARM";

				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};

			reg_buck6: buck6 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1800000>;
				regulator-min-microvolt = <1800000>;
				regulator-name = "VDD_1V8";

				regulator-state-mem {
					regulator-on-in-suspend;
					regulator-suspend-max-microvolt = <1800000>;
					regulator-suspend-min-microvolt = <1800000>;
				};
			};

			reg_buck7: buck7 {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1100000>;
				regulator-min-microvolt = <1100000>;
				regulator-name = "NVCC_DRAM_1P1V";
			};

			reg_vsnvs: vsnvs {
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <1800000>;
				regulator-min-microvolt = <1800000>;
				regulator-name = "NVCC_SNVS_1P8";
			};

			reg_vdd_3v3_s: regulator-vdd-3v3-s {
				compatible = "regulator-fixed";
				regulator-always-on;
				regulator-boot-on;
				regulator-max-microvolt = <3300000>;
				regulator-min-microvolt = <3300000>;
				regulator-name = "VDD_3V3_S";
			};
		};
	};

	/* EEPROM */
	eeprom@51 {
		compatible = "atmel,24c32";
		pagesize = <32>;
		reg = <0x51>;
		vcc-supply = <&reg_vdd_3v3_s>;
	};

	/* RTC */
	rv3028: rtc@52 {
		compatible = "microcrystal,rv3028";
		clocks = <&rtcclkout>;
		clock-output-names = "rv3028-clkout";
		interrupts = <3 IRQ_TYPE_LEVEL_LOW>;
		interrupt-parent = <&gpio1>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_rtc>;
		reg = <0x52>;
		wakeup-source;
	};

	/* EEPROM ID page */
	eepromid@59 {
		compatible = "atmel,24c32";
		pagesize = <32>;
		reg = <0x59>;
		size = <32>;
	};

	i2c1_sn65dsi83: mipitolvds@2d {
		compatible = "ti,sn65dsi83";
		enable-gpios = <&gpio1 10 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_sn65dsi83>;
		reg = <0x2d>;
		status = "disabled";

		sn65dsi83_ports: ports {
		       /*
			* Setup is carrier board dependent please checkout
			* overlays/imx8mn-phyboard-polis-peb-av-010.dtbo
			* as an example.
			*/
		};
	};
};

/* eMMC */
&usdhc3 {
	assigned-clocks = <&clk IMX8MN_CLK_USDHC3_ROOT>;
	assigned-clock-rates = <400000000>;
	bus-width = <8>;
	non-removable;
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc3>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	status = "okay";
};

/* Watchdog */
&wdog1 {
	fsl,ext-reset-output;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	status = "okay";
};

&iomuxc {
	pinctrl_fec1: fec1grp {
		fsl,pins = <
			MX8MN_IOMUXC_ENET_MDC_ENET1_MDC			0x2
			MX8MN_IOMUXC_ENET_MDIO_ENET1_MDIO		0x2
			MX8MN_IOMUXC_ENET_RD0_ENET1_RGMII_RD0		0x90
			MX8MN_IOMUXC_ENET_RD1_ENET1_RGMII_RD1		0x90
			MX8MN_IOMUXC_ENET_RD2_ENET1_RGMII_RD2		0x90
			MX8MN_IOMUXC_ENET_RD3_ENET1_RGMII_RD3		0x90
			MX8MN_IOMUXC_ENET_RXC_ENET1_RGMII_RXC		0x90
			MX8MN_IOMUXC_ENET_RX_CTL_ENET1_RGMII_RX_CTL	0x90
			MX8MN_IOMUXC_ENET_TD0_ENET1_RGMII_TD0		0x16
			MX8MN_IOMUXC_ENET_TD1_ENET1_RGMII_TD1		0x16
			MX8MN_IOMUXC_ENET_TD2_ENET1_RGMII_TD2		0x16
			MX8MN_IOMUXC_ENET_TD3_ENET1_RGMII_TD3		0x16
			MX8MN_IOMUXC_ENET_TXC_ENET1_RGMII_TXC		0x16
			MX8MN_IOMUXC_ENET_TX_CTL_ENET1_RGMII_TX_CTL	0x16
			MX8MN_IOMUXC_GPIO1_IO07_GPIO1_IO7		0x10
		>;
	};

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_ALE_QSPI_A_SCLK		0x1c2
			MX8MN_IOMUXC_NAND_CE0_B_QSPI_A_SS0_B		0x82
			MX8MN_IOMUXC_NAND_DATA00_QSPI_A_DATA0		0x82
			MX8MN_IOMUXC_NAND_DATA01_QSPI_A_DATA1		0x82
			MX8MN_IOMUXC_NAND_DATA02_QSPI_A_DATA2		0x82
			MX8MN_IOMUXC_NAND_DATA03_QSPI_A_DATA3		0x82
		>;
	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SDA_I2C1_SDA			0x400001c0
			MX8MN_IOMUXC_I2C1_SCL_I2C1_SCL			0x400001c0
		>;
	};

	pinctrl_i2c1_gpio: i2c1gpiogrp {
		fsl,pins = <
			MX8MN_IOMUXC_I2C1_SDA_GPIO5_IO15		0x1c0
			MX8MN_IOMUXC_I2C1_SCL_GPIO5_IO14		0x1c0
		>;
	};

	pinctrl_rtc: rtcgrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO03_GPIO1_IO3		0x1C0
		>;
	};

	pinctrl_sn65dsi83: sn65dsi83grp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO10_GPIO1_IO10		0x0
		>;
	};

	pinctrl_usdhc3: usdhc3grp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d0
			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x190
			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d0
			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d0
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d0
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d0
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d0
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d0
			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d0
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x190
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d0
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3-100mhzgrp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d4
			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x194
			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d4
			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d4
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d4
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d4
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d4
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d4
			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d4
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x194
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d4
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3-200mhzgrp {
		fsl,pins = <
			MX8MN_IOMUXC_NAND_CLE_USDHC3_DATA7		0x1d6
			MX8MN_IOMUXC_NAND_CE1_B_USDHC3_STROBE		0x196
			MX8MN_IOMUXC_NAND_CE2_B_USDHC3_DATA5		0x1d6
			MX8MN_IOMUXC_NAND_CE3_B_USDHC3_DATA6		0x1d6
			MX8MN_IOMUXC_NAND_DATA04_USDHC3_DATA0		0x1d6
			MX8MN_IOMUXC_NAND_DATA05_USDHC3_DATA1		0x1d6
			MX8MN_IOMUXC_NAND_DATA06_USDHC3_DATA2		0x1d6
			MX8MN_IOMUXC_NAND_DATA07_USDHC3_DATA3		0x1d6
			MX8MN_IOMUXC_NAND_RE_B_USDHC3_DATA4		0x1d6
			MX8MN_IOMUXC_NAND_WE_B_USDHC3_CLK		0x196
			MX8MN_IOMUXC_NAND_WP_B_USDHC3_CMD		0x1d6
		>;
	};

	pinctrl_wdog: wdoggrp {
		fsl,pins = <
			MX8MN_IOMUXC_GPIO1_IO02_WDOG1_WDOG_B		0x26
		>;
	};
};
