Excellent.
We continue **cleanly, incrementally, and correctly** â€” same environment, no rewrites.

---

# ğŸŸ¦ Day-19 â€” Monitor & Analysis Port

*(Observation path: DUT â†’ TB)*

This is the **mirror image of Day-18**.

If Day-18 was **â€œhow to drive hardwareâ€**,
Day-19 is **â€œhow to observe hardware correctlyâ€**.

---

## ğŸ¯ Day-19 Goal

By end of today, you must:

âœ” Understand **passive vs active components**
âœ” Sample DUT signals using **virtual interface**
âœ” Convert pin-level activity â†’ **transaction**
âœ” Send transactions via **`uvm_analysis_port`**

---

## 1ï¸âƒ£ REQUIRED THEORY (ESSENTIAL, NOT OPTIONAL)

### â“ Why a Monitor?

* Driver **knows what it sends**
* But DUT may:

  * Modify data
  * Drop cycles
  * Delay signals

ğŸ‘‰ **Only monitor sees the truth**

Monitor is:

* **Passive**
* **Non-intrusive**
* **Never drives signals**

---

### â“ Why `uvm_analysis_port`?

* Monitor can have **multiple listeners**

  * Scoreboard
  * Coverage
  * Logger
* Analysis port is **broadcast**

```
Monitor â†’ analysis_port â†’ subscribers
```

No blocking, no handshake.

---

## 2ï¸âƒ£ Day-19 Architecture

```
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚   DUT    â”‚
           â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
                â”‚
         (virtual interface)
                â”‚
          â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”
          â”‚  Monitor  â”‚
          â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
        uvm_analysis_port
                â”‚
           (future scoreboard)
```

---

## 3ï¸âƒ£ Files to ADD / MODIFY

```
Day19_Monitor_Analysis/
â”œâ”€â”€ my_monitor.sv      (NEW)
â”œâ”€â”€ my_env.sv          (MODIFIED)
```

---

## 4ï¸âƒ£ Monitor Implementation (CORE FILE)

### `my_monitor.sv`

```systemverilog
class my_monitor extends uvm_component;
    `uvm_component_utils(my_monitor)

    virtual my_if vif;
    uvm_analysis_port #(my_txn) ap;

    function new(string name, uvm_component parent);
        super.new(name, parent);
        ap = new("ap", this);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        if (!uvm_config_db#(virtual my_if)::get(this, "", "vif", vif))
            `uvm_fatal("NOVIF", "Virtual interface not found in monitor")
    endfunction

    task run_phase(uvm_phase phase);
        my_txn t;
        forever begin
            @(posedge vif.clk);
            if (vif.valid) begin
                t = my_txn::type_id::create("t", this);
                t.data = vif.data;
                ap.write(t);

                `uvm_info("MON", $sformatf("Observed data = %0d", t.data), UVM_MEDIUM)
            end
        end
    endtask
endclass
```

---

## 5ï¸âƒ£ Modify Environment

### `my_env.sv`

```systemverilog
class my_env extends uvm_env;
    `uvm_component_utils(my_env)

    my_driver    drv;
    my_sequencer seqr;
    my_monitor   mon;

    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction

    function void build_phase(uvm_phase phase);
        super.build_phase(phase);

        drv  = my_driver   ::type_id::create("drv", this);
        seqr = my_sequencer::type_id::create("seqr", this);
        mon  = my_monitor  ::type_id::create("mon", this);
    endfunction

    function void connect_phase(uvm_phase phase);
        super.connect_phase(phase);
        drv.seq_item_port.connect(seqr.seq_item_export);
    endfunction
endclass
```

ğŸ“Œ Monitor does **NOT** connect to driver
ğŸ“Œ It only **observes**

---

## 6ï¸âƒ£ Compile & Run (Same Flow)

```bash
xvlog -sv -L uvm -f filelist.f
xelab top -L uvm -debug typical
xsim top -runall
```

---

## 7ï¸âƒ£ Expected Output (VERY IMPORTANT)

You should see **both**:

```
DUT: Data Received = 110
UVM_INFO ... [MON] Observed data = 110
```

âœ” Driver drove DUT
âœ” Monitor independently observed DUT

If these values differ â†’ DUT bug (later!)

---

## 8ï¸âƒ£ Completion Criteria (STRICT)

Day-19 is complete **only if**:

âœ” Monitor does NOT drive signals
âœ” Uses virtual interface
âœ” Uses `uvm_analysis_port`
âœ” Observed data matches DUT prints

---

## ğŸ”‘ Why This Day Is Critical

This is the foundation for:

* Scoreboard (Day-20)
* Coverage
* Assertions
* End-to-end checking

Without a good monitor, **verification is fake**.

---

## ğŸ”œ Next Preview

### **Day-20 â€” Scoreboard (Transaction Comparison)**

This is where **bugs are caught**.

---

### Now respond with:

* **â€œDay-19 ran successfullyâ€** âœ…
* Or paste the **first error/output mismatch**

You are now operating at **junior-to-mid DV engineer level**.
