# compile vhdl design source files
vhdl xil_defaultlib  "../../../ALU_SOC.srcs/sources_1/imports/new/ALU16.vhd"
vhdl xil_defaultlib  "../../../ALU_SOC.srcs/sources_1/imports/new/ALU16_TB.vhd"

# Do not sort compile order
nosort
