// FILE:			library\hardware\mpeg3dec\specific\i3520ar.h
// AUTHOR:		Viona
// COPYRIGHT:	(c) 1995 VIONA Development GmbH.  All Rights Reserved.
// CREATED:		05.12.95
//
// PURPOSE:		
//
// HISTORY:
#ifndef I3520AR_H
#define I3520AR_H

#include "..\..\..\common\prelude.h"

#define I3520AREG_CFG_MCF		0x00
#define I3520AREG_CFG_CCF		0x01
#define I3520AREG_VID_CTL		0x02

#define I3520AIDX_VID_CTL_ERU		7
#define I3520AIDX_VID_CTL_ERS		6
#define I3520AIDX_VID_CTL_CFB		5
#define I3520AIDX_VID_CTL_DEC		4
#define I3520AIDX_VID_CTL_ERP		3
#define I3520AIDX_VID_CTL_PRS		2
#define I3520AIDX_VID_CTL_SRS		1
#define I3520AIDX_VID_CTL_EDC		0


#define I3520AREG_VID_TIS		0x03  

#define I3520ATIS_EXE			0
#define I3520ATIS_RPT			1
#define I3520ATIS_FIS			2
#define I3520ATIS_OVW			3
#define I3520ATIS_SKP			4, 2
#define I3520ATIS_MP2			6

#define I3520AREG_VID_PFH		0x04
#define I3520AREG_VID_PFV		0x05
#define I3520AREG_VID_PPR1		0x06
#define I3520AREG_VID_PPR2		0x07

#define I3520AREG_CFG_MRF		0x08
#define I3520AREG_CFG_MWF		0x08
#define I3520AREG_CFG_BMS		0x09
#define I3520AREG_CFG_MRP		0x0A
#define I3520AREG_CFG_MWP		0x0B
#define I3520AREG_VID_DFP8		0x0C
#define I3520AREG_VID_DFP0		0x0D
#define I3520AREG_VID_RFP8		0x0E
#define I3520AREG_VID_RFP0		0x0F

#define I3520AREG_VID_FFP8		0x10
#define I3520AREG_VID_FFP0		0x11
#define I3520AREG_VID_BFP8		0x12
#define I3520AREG_VID_BFP0		0x13
#define I3520AREG_VID_VBG8		0x14		
#define I3520AREG_VID_VBG0		0x15
#define I3520AREG_VID_VBL8		0x16
#define I3520AREG_VID_VBL0		0x17

#define I3520AREG_VID_VBS8		0x18
#define I3520AREG_VID_VBS0		0x19
#define I3520AREG_VID_VBT8		0x1A
#define I3520AREG_VID_VBT0		0x1B
#define I3520AREG_AUD_ABG8		0x1C
#define I3520AREG_AUD_ABG0		0x1D
#define I3520AREG_AUD_ABL8		0x1E
#define I3520AREG_AUD_ABL0		0x1F

#define I3520AREG_AUD_ABS8		0x20
#define I3520AREG_AUD_ABS0		0x21
#define I3520AREG_AUD_ABT8		0x22
#define I3520AREG_AUD_ABT0		0x23
#define I3520AREG_VID_DFS		0x24
#define I3520AREG_VID_DFW		0x25
#define I3520AREG_VID_DFA		0x26
#define I3520AREG_VID_XFS		0x27

#define I3520AREG_VID_XFW		0x28
#define I3520AREG_VID_XFA		0x29
#define I3520AREG_VID_OTP		0x2A
#define I3520AREG_VID_OBP		0x2B
#define I3520AREG_VID_PAN8		0x2C
#define I3520AREG_VID_PAN0		0x2D
#define I3520AREG_VID_SCN8		0x2E
#define I3520AREG_VID_SCN0		0x2F

#define I3520AREG_CKG_PLL		0x30
#define I3520AREG_CKG_CFG		0x31
#define I3520AREG_CKG_AUD		0x32
#define I3520AREG_CKG_VID		0x33
#define I3520AREG_CKG_PIX		0x34
#define I3520AREG_CKG_PCM		0x35
#define I3520AREG_CKG_MCK		0x36
#define I3520AREG_CKG_AUX		0x37

#define I3520AREG_CFG_DRC		0x38
#define I3520AREG_CFG_BFS		0x39
#define I3520AREG_CFG_GCF		0x3A
#define I3520AREG_VID_STA16	0x3B
#define I3520AREG_VID_ITM16	0x3C
#define I3520AREG_VID_ITS16	0x3D

#define I3520AREG_PES_CF1		0x40
#define I3520AREG_PES_CF2		0x41
#define I3520AREG_PES_SPF		0x42
#define I3520AREG_PES_STA		0x43
#define I3520AREG_PES_SC1		0x44
#define I3520AREG_PES_SC2		0x45
#define I3520AREG_PES_SC3		0x46
#define I3520AREG_PES_SC4		0x47

#define I3520AREG_PES_SC5		0x48
#define I3520AREG_PES_TS1		0x49
#define I3520AREG_PES_TS2		0x4A
#define I3520AREG_PES_TS3		0x4B
#define I3520AREG_PES_TS4		0x4C
#define I3520AREG_PES_TS5		0x4D

#define I3520ASTA_SCH			MKFLAG(0)	//	StartCodeHit
#define I3520ASTA_BFF			MKFLAG(1)	// 
#define I3520ASTA_HFE			MKFLAG(2)	// HeaderFifoEmpty
#define I3520ASTA_BBF			MKFLAG(3)	// BitBufferFull
#define I3520ASTA_BBE			MKFLAG(4)	// BitBufferEmpty
#define I3520ASTA_VSB			MKFLAG(5)	// VSYNCBottom
#define I3520ASTA_VST			MKFLAG(6)	// VSYNCTop
#define I3520ASTA_PSD			MKFLAG(7)	// PipelineStartingToDecode
#define I3520ASTA_PER			MKFLAG(8)	// PipelineError
#define I3520ASTA_PID			MKFLAG(9)	// PipelineIdle
#define I3520ASTA_WFE			MKFLAG(10)	// WriteFIFOEmpty
#define I3520ASTA_RFF			MKFLAG(11)	// ReadFIFOFull
#define I3520ASTA_HFF			MKFLAG(12)	// HeaderFIFOFull
#define I3520ASTA_BMI			MKFLAG(13)	// BlockMoveIdle
#define I3520ASTA_SER			MKFLAG(14)	// SevererErrorOrOverflowError
#define I3520ASTA_PDE			MKFLAG(15)	// PictureDecodingErrorOrUnderflowError
#define I3520ASTA_ABE			MKFLAG(16)	// AudioBitBufferEmpty
#define I3520ASTA_WFN			MKFLAG(17)	// WriteFIFONotFull
#define I3520ASTA_RFN			MKFLAG(18)	// ReadFIFONotEmpty
#define I3520ASTA_ABF			MKFLAG(19)	// AudioBitBufferFull
#define I3520ASTA_HAF			MKFLAG(20)	// HistoryFIFOAlmostFull
#define I3520ASTA_SCR			MKFLAG(21)	// NewSCRLatched
#define I3520ASTA_ERR			MKFLAG(22)	// InconsistencyErrorInPESParser
#define I3520ASTA_NDP			MKFLAG(23)	// NewDiscardedPacket

#define I3520AREG_VID_ITM8		0x60
#define I3520AREG_VID_ITM0		0x61
#define I3520AREG_VID_ITS8		0x62
#define I3520AREG_VID_ITS0		0x63
#define I3520AREG_VID_STA8		0x64
#define I3520AREG_VID_STA0		0x65
#define I3520AREG_VID_HDF		0x66
#define I3520AREG_VID_CDCNT	0x67
#define I3520AREG_VID_SCDCNT	0x68 
#define I3520AREG_VID_HDS		0x69
#define I3520AREG_VID_LSO		0x6A
#define I3520AREG_VID_LSR0		0x6B
#define I3520AREG_VID_CSO		0x6C
#define I3520AREG_VID_LSR8		0x6D
#define I3520AREG_VID_YDO		0x6E
#define I3520AREG_VID_YDS		0x6F
#define I3520AREG_VID_XDO8		0x70
#define I3520AREG_VID_XDO0		0x71
#define I3520AREG_VID_XDS8		0x72
#define I3520AREG_VID_XDS0		0x73
#define I3520AREG_VID_DCF8		0x74
#define I3520AREG_VID_DCF0		0x75    

#define I3520AREG_VID_DCF_OAD	14, 2
#define I3520AREG_VID_DCF_OAM	13
#define I3520AREG_VID_DCF_FRZ	12
#define I3520AREG_VID_DCF_DAM	9, 3
#define I3520AREG_VID_DCF_FLD	8
#define I3520AREG_VID_DCF_USR	7
#define I3520AREG_VID_DCF_PXD	6
#define I3520AREG_VID_DCF_EVD	5
#define I3520AREG_VID_DCF_EOS	4
#define I3520AREG_VID_DCF_DSE	3
#define I3520AREG_VID_DCF_VCF	0, 3

#define I3520AREG_VID_QMW		0x76

#define I3520AREG_AUD_ANC0		0x86
#define I3520AREG_AUD_ANC8		0x87

#define I3520AREG_AUD_ANC16	0x88
#define I3520AREG_AUD_ANC24	0x89
#define I3520AREG_AUD_ESC0		0x8A
#define I3520AREG_AUD_ESC8		0x8B
#define I3520AREG_AUD_ESC16	0x8C
#define I3520AREG_AUD_ESC24	0x8D
#define I3520AREG_AUD_ESC32	0x8E
#define I3520AREG_AUD_ESCX0	0x8F

#define I3520AREG_STC_INC		0x90
#define I3520AREG_AUD_LRP		0x91
#define I3520AREG_AUD_FFL0		0x94
#define I3520AREG_AUD_FFL8		0x95
#define I3520AREG_AUD_P18		0x96

#define I3520AREG_AUD_CDI0		0x98
#define I3520AREG_AUD_FOR		0x99
#define I3520AREG_AUD_ITR0		0x9A
#define I3520AREG_AUD_ITR8		0x9B
#define I3520AREG_AUD_ITM0		0x9C
#define I3520AREG_AUD_ITM8		0x9D
#define I3520AREG_AUD_LCA		0x9E
#define I3520AREG_AUD_EXT		0x9F

#define I3520AREG_AUD_RCA		0xA0
#define I3520AREG_STC_CTL		0xA1
#define I3520AREG_AUD_SID		0xA2
#define I3520AREG_AUD_SYN		0xA3
#define I3520AREG_AUD_IDE		0xA4
#define I3520AREG_AUD_SCM		0xA5
#define I3520AREG_AUD_SYS		0xA6
#define I3520AREG_AUD_SYE		0xA7

#define I3520AREG_AUD_LCK		0xA8
#define I3520AREG_AUD_CRC		0xAA
#define I3520AREG_AUD_SEM		0xAC
#define I3520AREG_AUD_PLY		0xAE

#define I3520AREG_AUD_MUT		0xB0
#define I3520AREG_AUD_SKP		0xB2
#define I3520AREG_AUD_ISS		0xB6

#define I3520AREG_AUD_ORD		0xB8
#define I3520AREG_AUD_LAT		0xBC

#define I3520AREG_AUD_RES		0xC0
#define I3520AREG_AUD_RST		0xC2
#define I3520AREG_AUD_SFR		0xC4
#define I3520AREG_AUD_DEM		0xC6

#define I3520AREG_STC_DIV0		0xC8
#define I3520AREG_STC_DIV8		0xC9
#define I3520AREG_STC0			0xCA
#define I3520AREG_STC8			0xCB
#define I3520AREG_STC16			0xCC
#define I3520AREG_STC24			0xCD
#define I3520AREG_STC32			0xCE

#define I3520AREG_AUD_IFT		0xD2
#define I3520AREG_AUD_SCP		0xD3

#define I3520AREG_AUD_ITS		0xDB
#define I3520AREG_AUD_IMS		0xDC
#define I3520AREG_AUD_HDR0		0xDE
#define I3520AREG_AUD_HDR8		0xDF

#define I3520AREG_AUD_HDR16	0xE0
#define I3520AREG_AUD_HDR24	0xE1
#define I3520AREG_AUD_PTS0		0xE2
#define I3520AREG_AUD_PTS8		0xE3
#define I3520AREG_AUD_PTS16	0xE4
#define I3520AREG_AUD_PTS24	0xE5
#define I3520AREG_AUD_PTS32	0xE6

#define I3520AREG_BAL_LIMx		0xE9
#define I3520AREG_BAL_LIMy		0xEB
#define I3520AREG_AUD_ADA		0xEC
#define I3520AREG_AUD_REV		0xED
#define I3520AREG_AUD_DIV		0xEE
#define I3520AREG_AUD_DIF		0xEF

#define I3520AREG_AUD_BBE		0xF0

#define I3520AREG_VID_REV		0xF8

#endif
