bare_design_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/bare_design/ip/bare_design_proc_sys_reset_0_0/sim/bare_design_proc_sys_reset_0_0.vhd,incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/ec67/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/8391/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/ec67/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/8391/hdl"
bare_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/bare_design/ip/bare_design_processing_system7_0_0/sim/bare_design_processing_system7_0_0.v,incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/ec67/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/8391/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/ec67/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/8391/hdl"
bare_design.v,verilog,xil_defaultlib,../../../bd/bare_design/sim/bare_design.v,incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/ec67/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/8391/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/ec67/hdl"incdir="../../../../bare_project.gen/sources_1/bd/bare_design/ipshared/8391/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
