/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [2:0] _03_;
  wire [3:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [37:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [16:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [24:0] celloutsig_0_22z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_38z;
  wire [6:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_48z;
  wire [7:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_75z;
  wire [5:0] celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(_00_ & celloutsig_0_0z);
  assign celloutsig_1_0z = ~(in_data[144] & in_data[116]);
  assign celloutsig_0_9z = ~(celloutsig_0_0z & celloutsig_0_4z[3]);
  assign celloutsig_0_29z = ~(celloutsig_0_16z[1] & celloutsig_0_26z);
  assign celloutsig_0_10z = ~(celloutsig_0_9z ^ celloutsig_0_0z);
  assign celloutsig_0_3z = { celloutsig_0_2z[3:1], celloutsig_0_2z } + in_data[15:9];
  assign celloutsig_0_32z = celloutsig_0_18z[14:5] + { celloutsig_0_13z[12:4], celloutsig_0_29z };
  reg [2:0] _12_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _12_ <= 3'h0;
    else _12_ <= celloutsig_0_3z[2:0];
  assign { _03_[2:1], _00_ } = _12_;
  reg [3:0] _13_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _13_ <= 4'h0;
    else _13_ <= { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_5z };
  assign { _04_[3], _01_, _02_[2:1] } = _13_;
  assign celloutsig_0_48z = { celloutsig_0_32z[8:2], celloutsig_0_27z } / { 1'h1, celloutsig_0_24z[7:2], celloutsig_0_27z[8:1], in_data[0] };
  assign celloutsig_0_76z = celloutsig_0_48z[6:1] / { 1'h1, celloutsig_0_38z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_4z, celloutsig_0_1z, _03_[2:1], _00_ };
  assign celloutsig_0_18z = { celloutsig_0_8z[14:4], celloutsig_0_0z, celloutsig_0_16z } / { 1'h1, celloutsig_0_12z[26:11] };
  assign celloutsig_0_24z = { celloutsig_0_12z[3:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_17z } / { 1'h1, celloutsig_0_13z[10:4], _03_[2:1], _00_ };
  assign celloutsig_0_27z = { celloutsig_0_24z[3:1], celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_26z } / { 1'h1, celloutsig_0_24z[7:1], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[20:4] == in_data[56:40];
  assign celloutsig_0_5z = celloutsig_0_4z[6:1] == { celloutsig_0_4z[4:0], celloutsig_0_1z };
  assign celloutsig_1_14z = { celloutsig_1_4z[2], celloutsig_1_4z, celloutsig_1_4z } == celloutsig_1_11z[6:0];
  assign celloutsig_0_14z = celloutsig_0_8z[2:0] == celloutsig_0_12z[37:35];
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_14z } === celloutsig_1_7z[2:0];
  assign celloutsig_1_5z = { in_data[121:110], celloutsig_1_1z, celloutsig_1_4z } != in_data[128:107];
  assign celloutsig_1_6z = in_data[144:141] != in_data[113:110];
  assign celloutsig_1_16z = in_data[115:110] != { celloutsig_1_11z[5:1], 1'h1 };
  assign celloutsig_0_75z = celloutsig_0_55z !== { _03_[2:1], _00_ };
  assign celloutsig_1_19z = celloutsig_1_7z[3:0] !== { celloutsig_1_9z[6:4], celloutsig_1_16z };
  assign celloutsig_0_1z = in_data[52:44] !== in_data[29:21];
  assign celloutsig_0_17z = { celloutsig_0_15z[10:7], celloutsig_0_2z } !== celloutsig_0_13z[8:1];
  assign celloutsig_0_26z = { celloutsig_0_22z[16:13], celloutsig_0_10z } !== { celloutsig_0_24z[6:4], celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_11z = in_data[50:39] | { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_0z, _03_[2:1], _00_, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_4z } | { in_data[19:10], celloutsig_0_16z, _04_[3], _01_, _02_[2:1], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_1_3z = ^ celloutsig_1_1z;
  assign celloutsig_0_38z = { celloutsig_0_11z[2:0], celloutsig_0_17z } >> celloutsig_0_11z[3:0];
  assign celloutsig_0_55z = celloutsig_0_27z[7:5] >> celloutsig_0_3z[3:1];
  assign celloutsig_1_4z = { in_data[171], celloutsig_1_0z, celloutsig_1_0z } >> { celloutsig_1_2z[3:2], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[148:144] >> celloutsig_1_1z[4:0];
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_7z } >> { in_data[108], celloutsig_1_1z };
  assign celloutsig_0_15z = { celloutsig_0_4z[4:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z } >> { _03_[1], _00_, celloutsig_0_14z, celloutsig_0_11z };
  assign celloutsig_0_4z = { in_data[93], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[68:66], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[142:134] >> { celloutsig_1_1z[1:0], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[69:58], celloutsig_0_1z, _03_[2:1], _00_ } >> { in_data[24:18], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_19z = in_data[89:86] >> in_data[44:41];
  assign celloutsig_1_1z = { in_data[140:137], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <<< in_data[121:115];
  assign celloutsig_1_9z = { celloutsig_1_1z[5:4], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z } <<< { celloutsig_1_2z[8:1], celloutsig_1_7z };
  assign celloutsig_0_12z = { in_data[61:49], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_4z, _03_[2:1], _00_, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_10z, _03_[2:1], _00_, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z } <<< { celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z, _03_[2:1], _00_, _03_[2:1], _00_, celloutsig_0_1z };
  assign celloutsig_0_16z = celloutsig_0_11z[9:5] <<< { celloutsig_0_13z[10:9], _03_[2:1], _00_ };
  assign celloutsig_0_2z = in_data[94:91] <<< { in_data[45:43], celloutsig_0_0z };
  assign { _02_[3], _02_[0] } = { _01_, celloutsig_0_10z };
  assign _03_[0] = _00_;
  assign _04_[2:0] = { _01_, _02_[2:1] };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
