
---------- Begin Simulation Statistics ----------
host_inst_rate                                 196687                       # Simulator instruction rate (inst/s)
host_mem_usage                                 323136                       # Number of bytes of host memory used
host_seconds                                   101.68                       # Real time elapsed on the host
host_tick_rate                              368012060                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.037421                       # Number of seconds simulated
sim_ticks                                 37421062000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5494258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 45080.988574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 38378.220833                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                5047837                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    20125100000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.081252                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               446421                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            119875                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  12532254500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.059434                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          326546                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1476869                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 79291.504013                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 73886.810019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1261819                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   17051637938                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.145612                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              215050                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            75731                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  10293836485                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.094334                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         139319                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 77386.577520                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  16.702407                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           13719                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   1061666457                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6971127                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56203.125969                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 48997.222339                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6309656                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     37176737938                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.094887                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                661471                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             195606                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  22826090985                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.066828                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           465865                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996688                       # Average percentage of cache occupancy
system.cpu.dcache.occ_%::1                  -0.001609                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.608531                       # Average occupied blocks per context
system.cpu.dcache.occ_blocks::1             -1.647833                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6971127                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56203.125969                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 48997.222339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6309656                       # number of overall hits
system.cpu.dcache.overall_miss_latency    37176737938                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.094887                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               661471                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            195606                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  22826090985                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.066828                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          465865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 384371                       # number of replacements
system.cpu.dcache.sampled_refs                 385395                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1019.784622                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6437024                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501879190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   145706                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13439115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14393.614971                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11433.620861                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13397596                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      597608500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.003089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                41519                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              1174                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    461278000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.003002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           40344                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 332.075747                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13439115                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14393.614971                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11433.620861                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13397596                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       597608500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.003089                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 41519                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               1174                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    461278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.003002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            40344                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.436517                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            223.496646                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13439115                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14393.614971                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11433.620861                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13397596                       # number of overall hits
system.cpu.icache.overall_miss_latency      597608500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.003089                       # miss rate for overall accesses
system.cpu.icache.overall_misses                41519                       # number of overall misses
system.cpu.icache.overall_mshr_hits              1174                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    461278000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.003002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           40344                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  40114                       # number of replacements
system.cpu.icache.sampled_refs                  40345                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                223.496646                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13397596                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 82757.508585                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     36795974497                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                444624                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    63880                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     80803.135766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 65456.475007                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                        21211                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           3447789000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.667956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      42669                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     337                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      2770903500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.662680                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 42332                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     361860                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       80376.328186                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  64919.008061                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         239795                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             9811136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.337327                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       122065                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       484                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        7892853000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.335986                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  121580                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   82230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    81926.644777                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 66453.745592                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency          6736828000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     82230                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency     5464491500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                82230                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   145706                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       145706                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.680338                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      425740                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        80486.878847                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   65057.814559                       # average overall mshr miss latency
system.l2.demand_hits                          261006                       # number of demand (read+write) hits
system.l2.demand_miss_latency             13258925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.386936                       # miss rate for demand accesses
system.l2.demand_misses                        164734                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        821                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        10663756500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.385005                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   163912                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.703078                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.131715                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  11519.226324                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2158.014916                       # Average occupied blocks per context
system.l2.overall_accesses                     425740                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       80486.878847                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  77990.013733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         261006                       # number of overall hits
system.l2.overall_miss_latency            13258925500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.386936                       # miss rate for overall accesses
system.l2.overall_misses                       164734                       # number of overall misses
system.l2.overall_mshr_hits                       821                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       47459730997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.429361                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  608536                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.196148                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                         87212                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        40910                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       492367                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           450787                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          670                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         549509                       # number of replacements
system.l2.sampled_refs                         563470                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      13677.241240                       # Cycle average of tags in use
system.l2.total_refs                           383350                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                            90707                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2977476                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2924876                       # DTB hits
system.switch_cpus.dtb.data_misses              52600                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2262604                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2211989                       # DTB read hits
system.switch_cpus.dtb.read_misses              50615                       # DTB read misses
system.switch_cpus.dtb.write_accesses          714872                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              712887                       # DTB write hits
system.switch_cpus.dtb.write_misses              1985                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10052614                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10052602                       # ITB hits
system.switch_cpus.itb.fetch_misses                12                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 46575850                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2978102                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2524026                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      3375801                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           19                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       289228                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      3402750                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        3983771                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS         174369                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1305852                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       340317                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     18538572                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.573842                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.473180                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     14291288     77.09%     77.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2098501     11.32%     88.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       794254      4.28%     92.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       418876      2.26%     94.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       264666      1.43%     96.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       146022      0.79%     97.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       109266      0.59%     97.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        75382      0.41%     98.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       340317      1.84%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     18538572                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10638217                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2363441                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3127423                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       289007                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10638217                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts     13792283                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.826627                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.826627                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5428771                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       396090                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29273227                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7610838                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      5402824                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2106185                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts          691                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        96138                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4807227                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4646784                       # DTB hits
system.switch_cpus_1.dtb.data_misses           160443                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3899709                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3744061                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           155648                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        907518                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            902723                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            4795                       # DTB write misses
system.switch_cpus_1.fetch.Branches           3983771                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3386511                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             9166677                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        78735                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31082634                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        614216                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.140937                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3386511                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2698395                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.099637                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     20644757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.505595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.733044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14864655     72.00%     72.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         476156      2.31%     74.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         335943      1.63%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         453522      2.20%     78.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        1435858      6.96%     85.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         259321      1.26%     86.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         258566      1.25%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         503295      2.44%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2057441      9.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     20644757                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               7621517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2043808                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop             1542901                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.548777                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4808197                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           907518                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12892109                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            14779588                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.735505                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         9482207                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.522870                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             15004638                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       339533                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3465148                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      5908381                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       517119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1915540                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     25176041                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3900679                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       381542                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     15511885                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       128163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         6764                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2106185                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       170556                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       362600                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       102374                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          319                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        19527                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3544932                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores      1151554                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        19527                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        64920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       274613                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.353778                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.353778                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10379138     65.30%     65.30% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult        46582      0.29%     65.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     65.60% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd       228982      1.44%     67.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp         7134      0.04%     67.08% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt       201981      1.27%     68.35% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult        19537      0.12%     68.48% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv        64478      0.41%     68.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      4019162     25.29%     94.17% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       926437      5.83%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15893431                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       145877                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009178                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        24251     16.62%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     16.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd           46      0.03%     16.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     16.66% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt           58      0.04%     16.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult           18      0.01%     16.71% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv        72470     49.68%     66.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     66.39% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        43588     29.88%     96.27% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         5446      3.73%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     20644757                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.769853                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.323765                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     13398142     64.90%     64.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      3116053     15.09%     79.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1709045      8.28%     88.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1087600      5.27%     93.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       785030      3.80%     97.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       361907      1.75%     99.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       166051      0.80%     99.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        16905      0.08%     99.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8         4024      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     20644757                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.562275                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         23633140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15893431                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined     13420331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        22700                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     12016721                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3386575                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3386511                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              64                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads      2548586                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       842699                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      5908381                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1915540                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               28266274                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4587984                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8000497                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       360462                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      7945603                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       438391                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13511                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     36388810                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28257279                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     20950672                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      5164266                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2106185                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       840718                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     12950147                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2072202                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 98514                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
