<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>SDCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">SDCR, Secure Debug Control Register</h1><p>The SDCR characteristics are:</p><h2>Purpose</h2>
          <p>When EL3 is implemented and can use AArch32, controls debug and performance monitors functionality in Secure state.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Debug registers functional group.</li><li>The Security registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1 (NS)</th><th>EL1 (S)</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>Trap</td><td>-</td></tr></table>
          <p>If EL3 is implemented and is using AArch64, any read or write to SDCR from Secure EL1 using AArch32 is trapped as an exception to EL3.</p>
        <h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T1==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T1==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2>
        <p>This register is only accessible in Secure state.</p>
      <p>AArch32 System register SDCR 
            can be mapped to 
            AArch64 System register <a href="AArch64-mdcr_el3.html">MDCR_EL3</a>, but this is not architecturally mandated.
          </p><p>This register is in the Warm reset domain.
                Some or all RW fields of this register have defined reset values. 
                
        On a Warm or Cold reset these apply
      
                  only if the PE resets into an Exception level that is using AArch32.
                
                Otherwise,
                
                  on a Warm or Cold reset
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>SDCR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The SDCR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EPMAD">EPMAD</a></td><td class="lr" colspan="1"><a href="#EDAD">EDAD</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#SPME">SPME</a></td><td class="lr">0</td><td class="lr" colspan="2"><a href="#SPD">SPD</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="0">
                Bits [31:22]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EPMAD">EPMAD, bit [21]
              </h4>
              <p>External debug interface Performance Monitors registers disable. This disables access to these registers by an external debugger:</p>
            <table class="valuetable"><tr><th>EPMAD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Access to Performance Monitors registers from external debugger is permitted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Access to Performance Monitors registers from external debugger is disabled, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
                </td></tr></table>
              <p>If the Performance Monitors Extension is not implemented or does not support external debug interface accesses this bit is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to <span class="binarynumber">0</span>.</p><h4 id="EDAD">EDAD, bit [20]
              </h4>
              <p>External debug interface breakpoint and watchpoint register access disable. This disables access to these registers by an external debugger:</p>
            <table class="valuetable"><tr><th>EDAD</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Access to breakpoint and watchpoint registers from external debugger is permitted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Access to breakpoint and watchpoint registers from external debugger is disabled, unless overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [19:18]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SPME">SPME, bit [17]
              </h4>
              <p>Secure Performance Monitors enable. This allows event counting in Secure state:</p>
            <table class="valuetable"><tr><th>SPME</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Event counting prohibited in Secure state, unless ExternalSecureNoninvasiveDebugEnabled() is TRUE, meaning this control is overridden by the <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> authentication interface.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Event counting allowed in Secure state.</p>
                </td></tr></table>
              <p>If the Performance Monitors Extension is not implemented, this field is <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bit [16]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SPD">SPD, bits [15:14]
                  </h4>
              <p>AArch32 Secure privileged debug. Enables or disables debug exceptions from Secure state, other than Breakpoint Instruction exceptions. Valid values for this field are:</p>
            <table class="valuetable"><tr><th>SPD</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Legacy mode. Debug exceptions from Secure EL1 are enabled by the authentication interface.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Secure privileged debug disabled. Debug exceptions from Secure EL1 are disabled.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Secure privileged debug enabled. Debug exceptions from Secure EL1 are enabled.</p>
                </td></tr></table>
              <p>Other values are reserved, and have the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior that they must have the same behavior as <span class="binarynumber">0b00</span>. Software must not rely on this property as the behavior of reserved values might change in a future revision of the architecture.</p>
            
              <p>If debug exceptions from Secure EL1 are enabled, then debug exceptions from Secure EL0 are also enabled.</p>
            
              <p>Otherwise, debug exceptions from Secure EL0 are enabled only if <a href="AArch64-sder32_el3.html">SDER32_EL3</a>.SUIDEN == 1.</p>
            
              <p>Ignored in Non-secure state. Debug exceptions from Breakpoint Instruction exceptions are always enabled.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="0">
                Bits [13:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the SDCR</h2><p>To access the SDCR:</p><p class="asm-code">MRC p15,0,&lt;Rt&gt;,c1,c3,1 ; Read SDCR into Rt</p><p class="asm-code">MCR p15,0,&lt;Rt&gt;,c1,c3,1 ; Write Rt to SDCR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>000</td><td>0001</td><td>0011</td><td>001</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
