
*** Running vivado
    with args -log segment.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source segment.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source segment.tcl -notrace
Command: synth_design -top segment -part xc7a75tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Device 21-403] Loading part xc7a75tfgg484-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 967.207 ; gain = 234.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'segment' [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/segment.v:3]
INFO: [Synth 8-6157] synthesizing module 'SEG7_LUT' [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/SEG7_LUT.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SEG7_LUT' (1#1) [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/SEG7_LUT.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/clock_divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/clock_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'seg7driver' [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/seg7driver.v:3]
INFO: [Synth 8-226] default block is never used [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/seg7driver.v:18]
INFO: [Synth 8-6155] done synthesizing module 'seg7driver' (3#1) [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/seg7driver.v:3]
INFO: [Synth 8-6155] done synthesizing module 'segment' (4#1) [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/src/rtl/segment.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1038.562 ; gain = 305.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.562 ; gain = 305.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.562 ; gain = 305.875
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1038.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/xdc/FPGA_Starter_Kit_III.xdc]
Finished Parsing XDC File [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/xdc/FPGA_Starter_Kit_III.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/xdc/FPGA_Starter_Kit_III.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/segment_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/segment_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1112.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.676 ; gain = 379.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.676 ; gain = 379.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.676 ; gain = 379.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1112.676 ; gain = 379.988
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u0_SEG7_LUT' (SEG7_LUT) to 'u2_SEG7_LUT'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module seg7driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[24]' (FD) to 'driver/data_to_display_reg[27]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[25]' (FD) to 'driver/data_to_display_reg[26]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[26]' (FD) to 'driver/data_to_display_reg[29]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[27]' (FD) to 'driver/data_to_display_reg[28]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[28]' (FD) to 'driver/data_to_display_reg[31]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[29]' (FD) to 'driver/data_to_display_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\driver/data_to_display_reg[31] )
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[30]' (FD) to 'driver/data_to_display_reg[16]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[16]' (FD) to 'driver/data_to_display_reg[19]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[17]' (FD) to 'driver/data_to_display_reg[22]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[18]' (FD) to 'driver/data_to_display_reg[21]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[19]' (FD) to 'driver/data_to_display_reg[20]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[31]' (FD) to 'driver/data_to_display_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\driver/data_to_display_reg[23] )
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[22]' (FD) to 'driver/data_to_display_reg[8]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[8]' (FD) to 'driver/data_to_display_reg[11]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[10]' (FD) to 'driver/data_to_display_reg[13]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[11]' (FD) to 'driver/data_to_display_reg[12]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[23]' (FD) to 'driver/data_to_display_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\driver/data_to_display_reg[15] )
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[9]' (FD) to 'driver/data_to_display_reg[0]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[0]' (FD) to 'driver/data_to_display_reg[3]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[2]' (FD) to 'driver/data_to_display_reg[5]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[3]' (FD) to 'driver/data_to_display_reg[4]'
INFO: [Synth 8-3886] merging instance 'driver/data_to_display_reg[15]' (FD) to 'driver/data_to_display_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\driver/data_to_display_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.676 ; gain = 379.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1116.535 ; gain = 383.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.457 ; gain = 403.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1136.457 ; gain = 403.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     4|
|4     |LUT2   |     4|
|5     |LUT3   |     1|
|6     |LUT4   |     4|
|7     |LUT5   |    16|
|8     |FDCE   |    17|
|9     |FDRE   |    10|
|10    |FDSE   |     6|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |    81|
|2     |  driver          |seg7driver    |    23|
|3     |  u_clock_divider |clock_divider |    43|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1144.023 ; gain = 411.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1144.023 ; gain = 337.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1144.023 ; gain = 411.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1144.023 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1149.328 ; gain = 724.082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.328 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/2024_CA_LAB/LAB/week13_FPGA_seg_student/lab01_seg_2024/impl/vivado/fpga/segment_impl/segment_impl.runs/synth_1/segment.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file segment_utilization_synth.rpt -pb segment_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 31 16:43:19 2024...
