Analysis & Synthesis report for TestP5
Fri Jun 12 14:19:25 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 12. State Machine - |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 13. Registers Protected by Synthesis
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 23. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 24. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 25. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 26. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 27. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 28. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 29. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 30. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 31. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 32. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 33. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 34. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 35. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 36. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 37. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 38. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 39. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 40. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 41. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 42. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 43. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 44. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 45. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 46. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 47. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 48. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 49. Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 50. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Source assignments for sld_signaltap:auto_signaltap_0
 53. Source assignments for sld_signaltap:auto_signaltap_2
 54. Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated
 55. Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated
 56. Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0
 57. Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|mixer:mixer_1
 58. Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1
 59. Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1
 60. Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|cic:cic_1
 61. Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|freq_mes:freq_mes_1
 62. Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer
 63. Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 64. Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 65. Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 66. Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 67. Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 68. Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 69. Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 70. Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 71. Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 72. Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 73. Parameter Settings for User Entity Instance: TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 74. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0
 75. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser
 76. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 77. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 78. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 79. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 80. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 81. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 82. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser
 83. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 84. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 85. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 86. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 87. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 88. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 89. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1
 90. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser
 91. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 92. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 93. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 94. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 95. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 96. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 97. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser
 98. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 99. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
100. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
101. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
102. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
103. Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
104. Parameter Settings for User Entity Instance: TestP5_pll_0:pll_0|altera_pll:altera_pll_i
105. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
106. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
107. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
108. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001
109. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
110. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
111. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002
112. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
113. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
114. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
115. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2
116. Parameter Settings for Inferred Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0
117. Parameter Settings for Inferred Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0
118. scfifo Parameter Settings by Entity Instance
119. altsyncram Parameter Settings by Entity Instance
120. Port Connectivity Checks: "altera_reset_controller:rst_controller_002"
121. Port Connectivity Checks: "altera_reset_controller:rst_controller_001"
122. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
123. Port Connectivity Checks: "altera_reset_controller:rst_controller"
124. Port Connectivity Checks: "TestP5_pll_0:pll_0|altera_pll:altera_pll_i"
125. Port Connectivity Checks: "TestP5_pll_0:pll_0"
126. Port Connectivity Checks: "altera_avalon_dc_fifo:dc_fifo_1"
127. Port Connectivity Checks: "altera_avalon_dc_fifo:dc_fifo_0"
128. Port Connectivity Checks: "TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
129. Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
130. Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
131. Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
132. Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0"
133. Port Connectivity Checks: "Tone_generation_top:tone_generation_0"
134. Signal Tap Logic Analyzer Settings
135. Post-Synthesis Netlist Statistics for Top Partition
136. Elapsed Time Per Partition
137. Connections to In-System Debugging Instance "auto_signaltap_2"
138. Connections to In-System Debugging Instance "auto_signaltap_0"
139. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 12 14:19:25 2020           ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                   ; TestP5                                          ;
; Top-level Entity Name           ; TestP5                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2438                                            ;
; Total pins                      ; 11                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,875,456                                       ;
; Total DSP Blocks                ; 2                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TestP5             ; TestP5             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                     ; Library     ;
+-------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; TestP5/synthesis/TestP5.vhd                                             ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd                                             ; TestP5      ;
; TestP5/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_reset_controller.v                   ; TestP5      ;
; TestP5/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_reset_synchronizer.v                 ; TestP5      ;
; TestP5/synthesis/submodules/TestP5_pll_0.v                              ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_pll_0.v                              ; TestP5      ;
; TestP5/synthesis/submodules/altera_avalon_dc_fifo.v                     ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_avalon_dc_fifo.v                     ; TestP5      ;
; TestP5/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v         ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v         ; TestP5      ;
; TestP5/synthesis/submodules/altera_std_synchronizer_nocut.v             ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_std_synchronizer_nocut.v             ; TestP5      ;
; TestP5/synthesis/submodules/TestP5_audio_pll_0.v                        ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0.v                        ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; TestP5      ;
; TestP5/synthesis/submodules/TestP5_audio_pll_0_audio_pll.v              ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0_audio_pll.v              ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_av_config_serial_bus_controller.v ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_serial_bus_controller.v ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_slow_clock_generator.v            ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_slow_clock_generator.v            ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_av_config_auto_init.v             ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init.v             ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v  ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v  ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v    ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v    ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v  ; TestP5      ;
; TestP5/synthesis/submodules/TestP5_audio_and_video_config_0.v           ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_and_video_config_0.v           ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_audio_out_serializer.v            ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_audio_out_serializer.v            ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_clock_edge.v                      ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_clock_edge.v                      ; TestP5      ;
; TestP5/synthesis/submodules/altera_up_sync_fifo.v                       ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_sync_fifo.v                       ; TestP5      ;
; TestP5/synthesis/submodules/TestP5_audio.v                              ; yes             ; User Verilog HDL File                        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio.v                              ; TestP5      ;
; TestP5/synthesis/submodules/Tone_generation_top.vhd                     ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd                     ; TestP5      ;
; TestP5/synthesis/submodules/cic_codec.vhd                               ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cic_codec.vhd                               ; TestP5      ;
; TestP5/synthesis/submodules/cordic_control.vhd                          ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cordic_control.vhd                          ; TestP5      ;
; TestP5/synthesis/submodules/cordic_pipelined.vhd                        ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cordic_pipelined.vhd                        ; TestP5      ;
; TestP5/synthesis/submodules/freq_mes.vhd                                ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/freq_mes.vhd                                ; TestP5      ;
; TestP5/synthesis/submodules/mixer.vhd                                   ; yes             ; User VHDL File                               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/mixer.vhd                                   ; TestP5      ;
; scfifo.tdf                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                     ;             ;
; a_regfifo.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                  ;             ;
; a_dpfifo.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                   ;             ;
; a_i2fifo.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                   ;             ;
; a_fffifo.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                   ;             ;
; a_f2fifo.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                   ;             ;
; aglobal171.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                 ;             ;
; db/scfifo_8ba1.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/scfifo_8ba1.tdf                                                      ;             ;
; db/a_dpfifo_r2a1.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf                                                    ;             ;
; db/altsyncram_p3i1.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_p3i1.tdf                                                  ;             ;
; db/cmpr_6l8.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_6l8.tdf                                                         ;             ;
; db/cntr_h2b.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_h2b.tdf                                                         ;             ;
; db/cntr_u27.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_u27.tdf                                                         ;             ;
; db/cntr_i2b.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_i2b.tdf                                                         ;             ;
; altera_pll.v                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v                                                                                   ;             ;
; sld_signaltap.vhd                                                       ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                              ;             ;
; sld_signaltap_impl.vhd                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                         ;             ;
; sld_ela_control.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                            ;             ;
; lpm_shiftreg.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                               ;             ;
; lpm_constant.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                               ;             ;
; dffeea.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                     ;             ;
; sld_mbpmg.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                  ;             ;
; sld_ela_trigger_flow_mgr.vhd                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                   ;             ;
; sld_buffer_manager.vhd                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                         ;             ;
; altsyncram.tdf                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                 ;             ;
; stratix_ram_block.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                          ;             ;
; lpm_mux.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                    ;             ;
; lpm_decode.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                 ;             ;
; a_rdenreg.inc                                                           ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                  ;             ;
; altrom.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                     ;             ;
; altram.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altram.inc                                                                                     ;             ;
; altdpram.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                   ;             ;
; db/altsyncram_kl84.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_kl84.tdf                                                  ;             ;
; db/decode_dla.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/decode_dla.tdf                                                       ;             ;
; db/mux_ehb.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/mux_ehb.tdf                                                          ;             ;
; altdpram.tdf                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                   ;             ;
; memmodes.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                 ;             ;
; a_hdffe.inc                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                    ;             ;
; alt_le_rden_reg.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                            ;             ;
; altsyncram.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                 ;             ;
; lpm_mux.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                    ;             ;
; muxlut.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                     ;             ;
; bypassff.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                   ;             ;
; altshift.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                   ;             ;
; db/mux_elc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/mux_elc.tdf                                                          ;             ;
; lpm_decode.tdf                                                          ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                 ;             ;
; declut.inc                                                              ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/declut.inc                                                                                     ;             ;
; lpm_compare.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                ;             ;
; db/decode_vnf.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/decode_vnf.tdf                                                       ;             ;
; lpm_counter.tdf                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                ;             ;
; lpm_add_sub.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                ;             ;
; cmpconst.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                   ;             ;
; lpm_counter.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                ;             ;
; alt_counter_stratix.inc                                                 ; yes             ; Megafunction                                 ; c:/intelfpga/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                        ;             ;
; db/cntr_59i.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_59i.tdf                                                         ;             ;
; db/cmpr_d9c.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_d9c.tdf                                                         ;             ;
; db/cntr_24j.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_24j.tdf                                                         ;             ;
; db/cntr_29i.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_29i.tdf                                                         ;             ;
; db/cmpr_e9c.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_e9c.tdf                                                         ;             ;
; db/cntr_kri.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_kri.tdf                                                         ;             ;
; db/cmpr_99c.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_99c.tdf                                                         ;             ;
; sld_rom_sr.vhd                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                              ;             ;
; db/altsyncram_qh84.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_qh84.tdf                                                  ;             ;
; db/mux_flc.tdf                                                          ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/mux_flc.tdf                                                          ;             ;
; db/cntr_19i.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_19i.tdf                                                         ;             ;
; db/cntr_82j.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_82j.tdf                                                         ;             ;
; db/cntr_69i.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_69i.tdf                                                         ;             ;
; sld_hub.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                    ; altera_sld  ;
; db/ip/sldd5945832/alt_sld_fab.v                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/alt_sld_fab.v                                         ; alt_sld_fab ;
; db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab.v                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab.v                  ; alt_sld_fab ;
; db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_ident.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_ident.sv           ; alt_sld_fab ;
; db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_presplit.sv        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_presplit.sv        ; alt_sld_fab ;
; db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd      ; yes             ; Encrypted Auto-Found VHDL File               ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd      ; alt_sld_fab ;
; db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_splitter.sv        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_splitter.sv        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                               ;             ;
; db/altsyncram_66j1.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_66j1.tdf                                                  ;             ;
+-------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                             ;
+---------------------------------------------+-----------------------------------------------------------+
; Resource                                    ; Usage                                                     ;
+---------------------------------------------+-----------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1490                                                      ;
;                                             ;                                                           ;
; Combinational ALUT usage for logic          ; 1981                                                      ;
;     -- 7 input functions                    ; 5                                                         ;
;     -- 6 input functions                    ; 293                                                       ;
;     -- 5 input functions                    ; 297                                                       ;
;     -- 4 input functions                    ; 126                                                       ;
;     -- <=3 input functions                  ; 1260                                                      ;
;                                             ;                                                           ;
; Dedicated logic registers                   ; 2438                                                      ;
;                                             ;                                                           ;
; I/O pins                                    ; 11                                                        ;
; Total MLAB memory bits                      ; 0                                                         ;
; Total block memory bits                     ; 1875456                                                   ;
;                                             ;                                                           ;
; Total DSP Blocks                            ; 2                                                         ;
;                                             ;                                                           ;
; Total PLLs                                  ; 2                                                         ;
;     -- PLLs                                 ; 2                                                         ;
;                                             ;                                                           ;
; Maximum fan-out node                        ; TestP5_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1231                                                      ;
; Total fan-out                               ; 24602                                                     ;
; Average fan-out                             ; 5.13                                                      ;
+---------------------------------------------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |TestP5                                                                                                                                 ; 1981 (1)            ; 2438 (0)                  ; 1875456           ; 2          ; 11   ; 0            ; |TestP5                                                                                                                                                                                                                                                                                                                                            ; TestP5                                    ; testp5       ;
;    |TestP5_audio:audio|                                                                                                                 ; 152 (5)             ; 113 (1)                   ; 6144              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio                                                                                                                                                                                                                                                                                                                         ; TestP5_audio                              ; TestP5       ;
;       |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                             ; 146 (51)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                                                     ; altera_up_audio_out_serializer            ; TestP5       ;
;          |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                              ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                                                     ; altera_up_sync_fifo                       ; TestP5       ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                    ; scfifo                                    ; work         ;
;                |scfifo_8ba1:auto_generated|                                                                                             ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                                         ; scfifo_8ba1                               ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                                                                                                ; 47 (24)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                                    ; a_dpfifo_r2a1                             ; work         ;
;                      |altsyncram_p3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                                            ; altsyncram_p3i1                           ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                                ; cntr_h2b                                  ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                    ; cntr_i2b                                  ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                             ; cntr_u27                                  ; work         ;
;          |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                             ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                                                    ; altera_up_sync_fifo                       ; TestP5       ;
;             |scfifo:Sync_FIFO|                                                                                                          ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                                                   ; scfifo                                    ; work         ;
;                |scfifo_8ba1:auto_generated|                                                                                             ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                                                                                                                                        ; scfifo_8ba1                               ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                                                                                                ; 48 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                                                                                                                                                   ; a_dpfifo_r2a1                             ; work         ;
;                      |altsyncram_p3i1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram                                                                                                                           ; altsyncram_p3i1                           ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                                                                                              ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                                               ; cntr_h2b                                  ; work         ;
;                      |cntr_i2b:wr_ptr|                                                                                                  ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                                                   ; cntr_i2b                                  ; work         ;
;                      |cntr_u27:usedw_counter|                                                                                           ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter                                                                                                                            ; cntr_u27                                  ; work         ;
;       |altera_up_clock_edge:Bit_Clock_Edges|                                                                                            ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                                                    ; altera_up_clock_edge                      ; TestP5       ;
;       |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                                 ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio:audio|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                                                         ; altera_up_clock_edge                      ; TestP5       ;
;    |TestP5_audio_and_video_config_0:audio_and_video_config_0|                                                                           ; 120 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                                                   ; TestP5_audio_and_video_config_0           ; TestP5       ;
;       |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                               ; 11 (11)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                                                 ; altera_up_av_config_auto_init             ; TestP5       ;
;       |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                               ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                                                 ; altera_up_av_config_auto_init_ob_de1_soc  ; TestP5       ;
;          |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                                 ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                                                    ; altera_up_av_config_auto_init_ob_adv7180  ; TestP5       ;
;       |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                                 ; 92 (77)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                                                   ; altera_up_av_config_serial_bus_controller ; TestP5       ;
;          |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                                 ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                                                      ; altera_up_slow_clock_generator            ; TestP5       ;
;    |TestP5_audio_pll_0:audio_pll_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                                             ; TestP5_audio_pll_0                        ; TestP5       ;
;       |TestP5_audio_pll_0_audio_pll:audio_pll|                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                                                      ; TestP5_audio_pll_0_audio_pll              ; TestP5       ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                              ; altera_pll                                ; work         ;
;    |TestP5_pll_0:pll_0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_pll_0:pll_0                                                                                                                                                                                                                                                                                                                         ; TestP5_pll_0                              ; TestP5       ;
;       |altera_pll:altera_pll_i|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|TestP5_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                 ; altera_pll                                ; work         ;
;    |Tone_generation_top:tone_generation_0|                                                                                              ; 844 (0)             ; 360 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |TestP5|Tone_generation_top:tone_generation_0                                                                                                                                                                                                                                                                                                      ; Tone_generation_top                       ; testp5       ;
;       |cic:cic_1|                                                                                                                       ; 56 (56)             ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |TestP5|Tone_generation_top:tone_generation_0|cic:cic_1                                                                                                                                                                                                                                                                                            ; cic                                       ; testp5       ;
;       |cordic_Control:cordic_Control_1|                                                                                                 ; 69 (69)             ; 62 (62)                   ; 0                 ; 1          ; 0    ; 0            ; |TestP5|Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1                                                                                                                                                                                                                                                                      ; cordic_Control                            ; testp5       ;
;       |cordic_pipelined:cordic_pipelined_1|                                                                                             ; 703 (703)           ; 150 (150)                 ; 0                 ; 1          ; 0    ; 0            ; |TestP5|Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1                                                                                                                                                                                                                                                                  ; cordic_pipelined                          ; testp5       ;
;       |mixer:mixer_1|                                                                                                                   ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|Tone_generation_top:tone_generation_0|mixer:mixer_1                                                                                                                                                                                                                                                                                        ; mixer                                     ; testp5       ;
;    |altera_avalon_dc_fifo:dc_fifo_0|                                                                                                    ; 48 (48)             ; 87 (51)                   ; 768               ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0                                                                                                                                                                                                                                                                                                            ; altera_avalon_dc_fifo                     ; TestP5       ;
;       |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                  ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle         ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[0].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[1].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[2].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[3].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[4].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[5].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;       |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                 ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                            ; altera_dcfifo_synchronizer_bundle         ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[0].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[1].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[2].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[3].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[4].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[5].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                       ; altsyncram                                ; work         ;
;          |altsyncram_66j1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_66j1                           ; work         ;
;    |altera_avalon_dc_fifo:dc_fifo_1|                                                                                                    ; 47 (47)             ; 87 (51)                   ; 768               ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1                                                                                                                                                                                                                                                                                                            ; altera_avalon_dc_fifo                     ; TestP5       ;
;       |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                                  ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                             ; altera_dcfifo_synchronizer_bundle         ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[0].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[1].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[2].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[3].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[4].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[5].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                     ; altera_std_synchronizer_nocut             ; TestP5       ;
;       |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                                 ; 0 (0)               ; 18 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                            ; altera_dcfifo_synchronizer_bundle         ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[0].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[1].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[2].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[3].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[4].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;          |altera_std_synchronizer_nocut:sync[5].u|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                    ; altera_std_synchronizer_nocut             ; TestP5       ;
;       |altsyncram:mem_rtl_0|                                                                                                            ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                       ; altsyncram                                ; work         ;
;          |altsyncram_66j1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 768               ; 0          ; 0    ; 0            ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated                                                                                                                                                                                                                                                        ; altsyncram_66j1                           ; work         ;
;    |altera_reset_controller:rst_controller_001|                                                                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                   ; TestP5       ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                 ; TestP5       ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                   ; TestP5       ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                 ; TestP5       ;
;    |sld_hub:auto_hub|                                                                                                                   ; 112 (1)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 111 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 111 (0)             ; 124 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 111 (1)             ; 124 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 110 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 110 (76)            ; 118 (90)                  ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 389 (2)             ; 898 (54)                  ; 1769472           ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 387 (0)             ; 844 (0)                   ; 1769472           ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 387 (68)            ; 844 (326)                 ; 1769472           ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 10 (0)              ; 3 (0)                     ; 1769472           ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                ; work         ;
;                |altsyncram_kl84:auto_generated|                                                                                         ; 10 (0)              ; 3 (3)                     ; 1769472           ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated                                                                                                                                                 ; altsyncram_kl84                           ; work         ;
;                   |decode_dla:decode2|                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated|decode_dla:decode2                                                                                                                              ; decode_dla                                ; work         ;
;                   |mux_ehb:mux3|                                                                                                        ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated|mux_ehb:mux3                                                                                                                                    ; mux_ehb                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 107 (107)           ; 89 (89)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 35 (1)              ; 151 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 27 (0)              ; 135 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 81 (81)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 27 (0)              ; 54 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 7 (7)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 124 (10)            ; 121 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                               ; work         ;
;                   |cntr_59i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_59i:auto_generated                                                             ; cntr_59i                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 16 (0)              ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                               ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 16 (16)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                      ; cntr_24j                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                               ; work         ;
;                   |cntr_29i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                            ; cntr_29i                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 79 (79)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                ; work         ;
;    |sld_signaltap:auto_signaltap_2|                                                                                                     ; 268 (2)             ; 656 (48)                  ; 98304             ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2                                                                                                                                                                                                                                                                                                             ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 266 (0)             ; 608 (0)                   ; 98304             ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 266 (67)            ; 608 (180)                 ; 98304             ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 98304             ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                ; work         ;
;                |altsyncram_qh84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 98304             ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qh84:auto_generated                                                                                                                                                 ; altsyncram_qh84                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 83 (83)             ; 69 (69)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 31 (1)              ; 136 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 24 (0)              ; 120 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24 (0)              ; 48 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6 (6)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (11)             ; 97 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                               ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                               ; work         ;
;                   |cntr_82j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                      ; cntr_82j                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                               ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                            ; cntr_69i                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                               ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |TestP5|sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 24           ; 32           ; 24           ; 768     ; None ;
; altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 32           ; 24           ; 32           ; 24           ; 768     ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kl84:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 65536        ; 27           ; 65536        ; 27           ; 1769472 ; None ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qh84:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 4096         ; 24           ; 4096         ; 24           ; 98304   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Independent 27x27                 ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                             ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                    ; 17.1    ; N/A          ; N/A          ; |TestP5                                                                                                                                                                                                                                                                     ; TestP5.qsys     ;
; Altera ; altera_pll              ; 17.1    ; N/A          ; N/A          ; |TestP5|TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                               ; TestP5.qsys     ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |TestP5|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_avalon_dc_fifo   ; 17.1    ; N/A          ; N/A          ; |TestP5|altera_avalon_dc_fifo:dc_fifo_0                                                                                                                                                                                                                                     ; TestP5.qsys     ;
; Altera ; altera_avalon_dc_fifo   ; 17.1    ; N/A          ; N/A          ; |TestP5|altera_avalon_dc_fifo:dc_fifo_1                                                                                                                                                                                                                                     ; TestP5.qsys     ;
; Altera ; altera_pll              ; 17.1    ; N/A          ; N/A          ; |TestP5|TestP5_pll_0:pll_0                                                                                                                                                                                                                                                  ; TestP5.qsys     ;
; Altera ; altera_reset_controller ; 17.1    ; N/A          ; N/A          ; |TestP5|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; TestP5.qsys     ;
; Altera ; altera_reset_controller ; 17.1    ; N/A          ; N/A          ; |TestP5|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                          ; TestP5.qsys     ;
; Altera ; altera_reset_controller ; 17.1    ; N/A          ; N/A          ; |TestP5|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                          ; TestP5.qsys     ;
+--------+-------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                                                    ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]    ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0] ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[1]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]  ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1   ; yes                                                              ; yes                                        ;
; altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1   ; yes                                                              ; yes                                        ;
; Total number of protected registers is 76                                                                                       ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[15,16]                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].y[0..16]                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[0]                                                            ; Merged with Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[1]                                       ;
; Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[1..14]                                         ; Merged with Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1|cordic_rec_reg[0].x[0]                        ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[1]                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]             ; Stuck at GND due to stuck port data_in                                                                                              ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[0..7]                                                                   ; Stuck at GND due to stuck port sclear                                                                                               ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|data_reg[0..7]                                                                      ; Stuck at GND due to stuck port sclear                                                                                               ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0..7]                                                          ; Stuck at GND due to stuck port data_in                                                                                              ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|control_reg[16,17]                                                                  ; Stuck at GND due to stuck port data_in                                                                                              ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                                              ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                              ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|data_reg[8]                                                                         ; Stuck at GND due to stuck port data_in                                                                                              ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                   ; Merged with TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24] ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE                                                 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ                                                  ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE                                                      ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER                                            ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE                                                ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                             ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ                                                 ; Lost fanout                                                                                                                         ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                             ; Stuck at GND due to stuck port data_in                                                                                              ;
; Total Number of Removed Registers = 88                                                                                                       ;                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; Register name                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                             ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+
; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                           ; Lost Fanouts              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER, ;
;                                                                                                                        ;                           ; TestP5_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER   ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[9] ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                    ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[4]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[4]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[2]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[1]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[1]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[0]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[5]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[5]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[3]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[3]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_reg[6]                                                ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[6]                   ;
;                                                                                                                        ; due to stuck port sclear  ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|control_reg[16]                                               ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                    ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                    ;
; TestP5_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                               ; Stuck at GND              ; TestP5_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                    ;
;                                                                                                                        ; due to stuck port data_in ;                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2438  ;
; Number of registers using Synchronous Clear  ; 450   ;
; Number of registers using Synchronous Load   ; 376   ;
; Number of registers using Asynchronous Clear ; 1117  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1145  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                   ; 198     ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 534     ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                    ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; altera_avalon_dc_fifo:dc_fifo_1|empty                                                                                                                                                                                                                                                                                           ; 8       ;
; altera_avalon_dc_fifo:dc_fifo_0|empty                                                                                                                                                                                                                                                                                           ; 8       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[3]                                                                                                                                                                                                                                               ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[5]                                                                                                                                                                                                                                               ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[7]                                                                                                                                                                                                                                               ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[9]                                                                                                                                                                                                                                               ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[10]                                                                                                                                                                                                                                              ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[11]                                                                                                                                                                                                                                              ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[13]                                                                                                                                                                                                                                              ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[15]                                                                                                                                                                                                                                              ; 2       ;
; Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1|sig_Freq[19]                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_2|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 49                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                   ;
+-------------------------------------------------------------+-------------------------------------------+------+
; Register Name                                               ; Megafunction                              ; Type ;
+-------------------------------------------------------------+-------------------------------------------+------+
; altera_avalon_dc_fifo:dc_fifo_1|internal_out_payload[0..23] ; altera_avalon_dc_fifo:dc_fifo_1|mem_rtl_0 ; RAM  ;
; altera_avalon_dc_fifo:dc_fifo_0|internal_out_payload[0..23] ; altera_avalon_dc_fifo:dc_fifo_0|mem_rtl_0 ; RAM  ;
+-------------------------------------------------------------+-------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[2]                                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                            ;
; 5:1                ; 35 bits   ; 105 LEs       ; 70 LEs               ; 35 LEs                 ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_mask[12] ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[6]  ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |TestP5|TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[9]                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TestP5|TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[10] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                     ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                         ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                    ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_2 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0|altsyncram_66j1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0 ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; dat_len_avl    ; 31    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|mixer:mixer_1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                                ;
; stages         ; 3     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1 ;
+-----------------+--------+-----------------------------------------------------------------------------------------+
; Parameter Name  ; Value  ; Type                                                                                    ;
+-----------------+--------+-----------------------------------------------------------------------------------------+
; n               ; 16     ; Signed Integer                                                                          ;
; cordic_def_freq ; 569000 ; Signed Integer                                                                          ;
+-----------------+--------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|cic:cic_1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tone_generation_top:tone_generation_0|freq_mes:freq_mes_1 ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; n              ; 16    ; Signed Integer                                                                ;
; dat_len_avl    ; 31    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; AW             ; 6     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; AW             ; 6     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                 ;
; AW             ; 5     ; Signed Integer                                                                                                                 ;
; DW             ; 26    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                      ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                           ;
; AUD_LINE_OUT_LC ; 001111001 ; Unsigned Binary                                                                                                                           ;
; AUD_LINE_OUT_RC ; 001111001 ; Unsigned Binary                                                                                                                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                           ;
+-----------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                 ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_LINE_OUT_LC ; 001111001 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_LINE_OUT_RC ; 001111001 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                      ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                      ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                      ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                           ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                           ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                           ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                           ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                           ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                           ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                           ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                           ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                           ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                           ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                           ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                           ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                           ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                           ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                           ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                           ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                           ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                           ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                           ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                           ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                           ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                           ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                           ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                           ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                           ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                           ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                           ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                           ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                           ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                           ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                           ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                           ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                           ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                           ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                           ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                           ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                           ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                           ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                           ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                           ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                           ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                           ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                           ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                           ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                           ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                           ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                           ;
+-----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                               ;
; CW             ; 4     ; Signed Integer                                                                                                                               ;
; SCCW           ; 11    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                       ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                     ;
; fractional_vco_multiplier            ; false                  ; String                                                                     ;
; pll_type                             ; General                ; String                                                                     ;
; pll_subtype                          ; General                ; String                                                                     ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                             ;
; operation_mode                       ; direct                 ; String                                                                     ;
; deserialization_factor               ; 4                      ; Signed Integer                                                             ;
; data_rate                            ; 0                      ; Signed Integer                                                             ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                             ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                     ;
; phase_shift0                         ; 0 ps                   ; String                                                                     ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                     ;
; phase_shift1                         ; 0 ps                   ; String                                                                     ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                     ;
; phase_shift2                         ; 0 ps                   ; String                                                                     ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                     ;
; phase_shift3                         ; 0 ps                   ; String                                                                     ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                     ;
; phase_shift4                         ; 0 ps                   ; String                                                                     ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                     ;
; phase_shift5                         ; 0 ps                   ; String                                                                     ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                     ;
; phase_shift6                         ; 0 ps                   ; String                                                                     ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                     ;
; phase_shift7                         ; 0 ps                   ; String                                                                     ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                     ;
; phase_shift8                         ; 0 ps                   ; String                                                                     ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                     ;
; phase_shift9                         ; 0 ps                   ; String                                                                     ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                     ;
; phase_shift10                        ; 0 ps                   ; String                                                                     ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                     ;
; phase_shift11                        ; 0 ps                   ; String                                                                     ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                     ;
; phase_shift12                        ; 0 ps                   ; String                                                                     ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                     ;
; phase_shift13                        ; 0 ps                   ; String                                                                     ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                     ;
; phase_shift14                        ; 0 ps                   ; String                                                                     ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                     ;
; phase_shift15                        ; 0 ps                   ; String                                                                     ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                     ;
; phase_shift16                        ; 0 ps                   ; String                                                                     ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                             ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                     ;
; phase_shift17                        ; 0 ps                   ; String                                                                     ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                             ;
; clock_name_0                         ;                        ; String                                                                     ;
; clock_name_1                         ;                        ; String                                                                     ;
; clock_name_2                         ;                        ; String                                                                     ;
; clock_name_3                         ;                        ; String                                                                     ;
; clock_name_4                         ;                        ; String                                                                     ;
; clock_name_5                         ;                        ; String                                                                     ;
; clock_name_6                         ;                        ; String                                                                     ;
; clock_name_7                         ;                        ; String                                                                     ;
; clock_name_8                         ;                        ; String                                                                     ;
; clock_name_global_0                  ; false                  ; String                                                                     ;
; clock_name_global_1                  ; false                  ; String                                                                     ;
; clock_name_global_2                  ; false                  ; String                                                                     ;
; clock_name_global_3                  ; false                  ; String                                                                     ;
; clock_name_global_4                  ; false                  ; String                                                                     ;
; clock_name_global_5                  ; false                  ; String                                                                     ;
; clock_name_global_6                  ; false                  ; String                                                                     ;
; clock_name_global_7                  ; false                  ; String                                                                     ;
; clock_name_global_8                  ; false                  ; String                                                                     ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; m_cnt_bypass_en                      ; false                  ; String                                                                     ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                             ;
; n_cnt_bypass_en                      ; false                  ; String                                                                     ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                     ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                     ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                     ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                     ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                     ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                     ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                     ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                     ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                     ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                     ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                     ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                     ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                     ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                     ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                     ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                     ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                     ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                     ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                             ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                             ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                     ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                     ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                             ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                             ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                             ;
; pll_slf_rst                          ; false                  ; String                                                                     ;
; pll_bw_sel                           ; low                    ; String                                                                     ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                     ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                             ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                             ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                             ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                             ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                     ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                     ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                     ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                     ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                             ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                     ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                     ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                     ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                     ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                     ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                             ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                     ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0 ;
+---------------------------+-------+------------------------------------------+
; Parameter Name            ; Value ; Type                                     ;
+---------------------------+-------+------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                           ;
; BITS_PER_SYMBOL           ; 24    ; Signed Integer                           ;
; FIFO_DEPTH                ; 32    ; Signed Integer                           ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                           ;
; ERROR_WIDTH               ; 0     ; Signed Integer                           ;
; USE_PACKETS               ; 0     ; Signed Integer                           ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                           ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                           ;
; WR_SYNC_DEPTH             ; 3     ; Signed Integer                           ;
; RD_SYNC_DEPTH             ; 3     ; Signed Integer                           ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                           ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                           ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                           ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                           ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                           ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                           ;
+---------------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                      ;
; DEPTH          ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                     ;
; DEPTH          ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1 ;
+---------------------------+-------+------------------------------------------+
; Parameter Name            ; Value ; Type                                     ;
+---------------------------+-------+------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                           ;
; BITS_PER_SYMBOL           ; 24    ; Signed Integer                           ;
; FIFO_DEPTH                ; 32    ; Signed Integer                           ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                           ;
; ERROR_WIDTH               ; 0     ; Signed Integer                           ;
; USE_PACKETS               ; 0     ; Signed Integer                           ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                           ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                           ;
; WR_SYNC_DEPTH             ; 3     ; Signed Integer                           ;
; RD_SYNC_DEPTH             ; 3     ; Signed Integer                           ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                           ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                           ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                           ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                           ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                           ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                           ;
+---------------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                      ;
; DEPTH          ; 3     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                              ;
; rst_value      ; 0     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                     ;
; DEPTH          ; 3     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                             ;
; rst_value      ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TestP5_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------+
; Parameter Name                       ; Value                  ; Type                    ;
+--------------------------------------+------------------------+-------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                  ;
; fractional_vco_multiplier            ; false                  ; String                  ;
; pll_type                             ; General                ; String                  ;
; pll_subtype                          ; General                ; String                  ;
; number_of_clocks                     ; 1                      ; Signed Integer          ;
; operation_mode                       ; direct                 ; String                  ;
; deserialization_factor               ; 4                      ; Signed Integer          ;
; data_rate                            ; 0                      ; Signed Integer          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer          ;
; output_clock_frequency0              ; 48.000000 MHz          ; String                  ;
; phase_shift0                         ; 0 ps                   ; String                  ;
; duty_cycle0                          ; 50                     ; Signed Integer          ;
; output_clock_frequency1              ; 0 MHz                  ; String                  ;
; phase_shift1                         ; 0 ps                   ; String                  ;
; duty_cycle1                          ; 50                     ; Signed Integer          ;
; output_clock_frequency2              ; 0 MHz                  ; String                  ;
; phase_shift2                         ; 0 ps                   ; String                  ;
; duty_cycle2                          ; 50                     ; Signed Integer          ;
; output_clock_frequency3              ; 0 MHz                  ; String                  ;
; phase_shift3                         ; 0 ps                   ; String                  ;
; duty_cycle3                          ; 50                     ; Signed Integer          ;
; output_clock_frequency4              ; 0 MHz                  ; String                  ;
; phase_shift4                         ; 0 ps                   ; String                  ;
; duty_cycle4                          ; 50                     ; Signed Integer          ;
; output_clock_frequency5              ; 0 MHz                  ; String                  ;
; phase_shift5                         ; 0 ps                   ; String                  ;
; duty_cycle5                          ; 50                     ; Signed Integer          ;
; output_clock_frequency6              ; 0 MHz                  ; String                  ;
; phase_shift6                         ; 0 ps                   ; String                  ;
; duty_cycle6                          ; 50                     ; Signed Integer          ;
; output_clock_frequency7              ; 0 MHz                  ; String                  ;
; phase_shift7                         ; 0 ps                   ; String                  ;
; duty_cycle7                          ; 50                     ; Signed Integer          ;
; output_clock_frequency8              ; 0 MHz                  ; String                  ;
; phase_shift8                         ; 0 ps                   ; String                  ;
; duty_cycle8                          ; 50                     ; Signed Integer          ;
; output_clock_frequency9              ; 0 MHz                  ; String                  ;
; phase_shift9                         ; 0 ps                   ; String                  ;
; duty_cycle9                          ; 50                     ; Signed Integer          ;
; output_clock_frequency10             ; 0 MHz                  ; String                  ;
; phase_shift10                        ; 0 ps                   ; String                  ;
; duty_cycle10                         ; 50                     ; Signed Integer          ;
; output_clock_frequency11             ; 0 MHz                  ; String                  ;
; phase_shift11                        ; 0 ps                   ; String                  ;
; duty_cycle11                         ; 50                     ; Signed Integer          ;
; output_clock_frequency12             ; 0 MHz                  ; String                  ;
; phase_shift12                        ; 0 ps                   ; String                  ;
; duty_cycle12                         ; 50                     ; Signed Integer          ;
; output_clock_frequency13             ; 0 MHz                  ; String                  ;
; phase_shift13                        ; 0 ps                   ; String                  ;
; duty_cycle13                         ; 50                     ; Signed Integer          ;
; output_clock_frequency14             ; 0 MHz                  ; String                  ;
; phase_shift14                        ; 0 ps                   ; String                  ;
; duty_cycle14                         ; 50                     ; Signed Integer          ;
; output_clock_frequency15             ; 0 MHz                  ; String                  ;
; phase_shift15                        ; 0 ps                   ; String                  ;
; duty_cycle15                         ; 50                     ; Signed Integer          ;
; output_clock_frequency16             ; 0 MHz                  ; String                  ;
; phase_shift16                        ; 0 ps                   ; String                  ;
; duty_cycle16                         ; 50                     ; Signed Integer          ;
; output_clock_frequency17             ; 0 MHz                  ; String                  ;
; phase_shift17                        ; 0 ps                   ; String                  ;
; duty_cycle17                         ; 50                     ; Signed Integer          ;
; clock_name_0                         ;                        ; String                  ;
; clock_name_1                         ;                        ; String                  ;
; clock_name_2                         ;                        ; String                  ;
; clock_name_3                         ;                        ; String                  ;
; clock_name_4                         ;                        ; String                  ;
; clock_name_5                         ;                        ; String                  ;
; clock_name_6                         ;                        ; String                  ;
; clock_name_7                         ;                        ; String                  ;
; clock_name_8                         ;                        ; String                  ;
; clock_name_global_0                  ; false                  ; String                  ;
; clock_name_global_1                  ; false                  ; String                  ;
; clock_name_global_2                  ; false                  ; String                  ;
; clock_name_global_3                  ; false                  ; String                  ;
; clock_name_global_4                  ; false                  ; String                  ;
; clock_name_global_5                  ; false                  ; String                  ;
; clock_name_global_6                  ; false                  ; String                  ;
; clock_name_global_7                  ; false                  ; String                  ;
; clock_name_global_8                  ; false                  ; String                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; m_cnt_bypass_en                      ; false                  ; String                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer          ;
; n_cnt_bypass_en                      ; false                  ; String                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en0                     ; false                  ; String                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en1                     ; false                  ; String                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en2                     ; false                  ; String                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en3                     ; false                  ; String                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en4                     ; false                  ; String                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en5                     ; false                  ; String                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en6                     ; false                  ; String                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en7                     ; false                  ; String                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en8                     ; false                  ; String                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en9                     ; false                  ; String                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en10                    ; false                  ; String                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en11                    ; false                  ; String                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en12                    ; false                  ; String                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en13                    ; false                  ; String                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en14                    ; false                  ; String                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en15                    ; false                  ; String                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en16                    ; false                  ; String                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer          ;
; c_cnt_bypass_en17                    ; false                  ; String                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer          ;
; pll_vco_div                          ; 1                      ; Signed Integer          ;
; pll_slf_rst                          ; false                  ; String                  ;
; pll_bw_sel                           ; low                    ; String                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                  ;
; pll_cp_current                       ; 0                      ; Signed Integer          ;
; pll_bwctrl                           ; 0                      ; Signed Integer          ;
; pll_fractional_division              ; 1                      ; Signed Integer          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                  ;
; mimic_fbclk_type                     ; gclk                   ; String                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer          ;
; refclk1_frequency                    ; 0 MHz                  ; String                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                  ;
+--------------------------------------+------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+--------------------------------------------------+
; Parameter Name            ; Value    ; Type                                             ;
+---------------------------+----------+--------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                   ;
+---------------------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 27                                                                                                              ; Untyped        ;
; sld_trigger_bits                                ; 27                                                                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 65536                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 65536                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 2                                                                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 111                                                                                                             ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 27                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_2                                                                                       ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                              ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                      ; String         ;
; sld_node_info                                   ; 805334530                                                                                          ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                    ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                  ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                  ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                  ; Signed Integer ;
; sld_data_bits                                   ; 24                                                                                                 ; Untyped        ;
; sld_trigger_bits                                ; 24                                                                                                 ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                              ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                  ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                               ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                               ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                 ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                  ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                  ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                  ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                  ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                  ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                  ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                  ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                           ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                  ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                  ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                  ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                  ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                  ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                               ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                               ; String         ;
; sld_inversion_mask_length                       ; 98                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                  ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                          ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                  ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                  ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                ; Untyped        ;
; sld_storage_qualifier_bits                      ; 24                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                  ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                  ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                              ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                  ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                  ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                  ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 24                   ; Untyped                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 24                   ; Untyped                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_66j1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 24                   ; Untyped                                   ;
; WIDTHAD_A                          ; 5                    ; Untyped                                   ;
; NUMWORDS_A                         ; 32                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 24                   ; Untyped                                   ;
; WIDTHAD_B                          ; 5                    ; Untyped                                   ;
; NUMWORDS_B                         ; 32                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_66j1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                        ;
; Entity Instance            ; TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 2                                                    ;
; Entity Instance                           ; altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 24                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 24                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; altera_avalon_dc_fifo:dc_fifo_0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 24                                                   ;
;     -- NUMWORDS_A                         ; 32                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 24                                                   ;
;     -- NUMWORDS_B                         ; 32                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_002"                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller_001"                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller"                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_pll_0:pll_0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_dc_fifo:dc_fifo_1"                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_readdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_endofpacket    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; space_avail_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_dc_fifo:dc_fifo_0"                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_readdata   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_endofpacket    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; space_avail_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                   ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                                                   ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                               ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                          ;
+-------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TestP5_audio_and_video_config_0:audio_and_video_config_0"                                                       ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; readdata    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; waitrequest ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; irq         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tone_generation_top:tone_generation_0"                                                                                ;
+------------------+-------+------------------+----------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity         ; Details                                                                                            ;
+------------------+-------+------------------+----------------------------------------------------------------------------------------------------+
; coe_freq_up_down ; Input ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Input" ;
+------------------+-------+------------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 27                  ; 27               ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
; 2              ; auto_signaltap_2 ; 24                  ; 24               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 760                         ;
;     CLR               ; 347                         ;
;     CLR SLD           ; 18                          ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 169                         ;
;     ENA SCLR          ; 125                         ;
;     SCLR              ; 62                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 29                          ;
; arriav_io_obuf        ; 3                           ;
; arriav_lcell_comb     ; 1212                        ;
;     arith             ; 844                         ;
;         1 data inputs ; 134                         ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 400                         ;
;         4 data inputs ; 27                          ;
;         5 data inputs ; 48                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 341                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 51                          ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 75                          ;
;         6 data inputs ; 84                          ;
;     shared            ; 26                          ;
;         2 data inputs ; 26                          ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 63                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 12.30                       ;
; Average LUT depth     ; 5.87                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_2"                                                                                                                                                    ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+
; Name                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                             ; Details ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+
; Tone_generation_top:tone_generation_0|aso_seL_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[0]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[0]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[10] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[10] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[11] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[11] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[12] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[12] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[13] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[13] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[14] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[14] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[15] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[15] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[16] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[16] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[17] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[17] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[18] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[18] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[19] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[19] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[1]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[1]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[20] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[20] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[21] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[21] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[22] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[22] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[23] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[23] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[2]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[2]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[3]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[3]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[4]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[4]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[5]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[5]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[6]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[6]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[7]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[7]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[8]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[8]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[9]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seL_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[9]  ; N/A     ;
; audio_0_external_interface_DACLRCK                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_0_external_interface_DACLRCK                            ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~GND                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
; auto_signaltap_2|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_2 ; post-synthesis    ; sld_signaltap:auto_signaltap_2|~VCC                           ; N/A     ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                    ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+
; Name                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                             ; Details ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+
; TestP5_pll_0:pll_0|outclk_0                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; TestP5_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0]     ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[0]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[0]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[10] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[10] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[11] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[11] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[12] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[12] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[13] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[13] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[14] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[14] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[15] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[15] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[16] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[16] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[17] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[17] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[18] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[18] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[19] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[19] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[1]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[1]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[20] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[20] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[21] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[21] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[22] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[22] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[23] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[23] ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[2]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[2]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[3]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[3]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[4]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[4]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[5]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[5]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[6]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[6]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[7]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[7]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[8]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[8]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[9]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|audio_reg[9]  ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_ready    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_avalon_dc_fifo:dc_fifo_0|full~_wirecell                ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_ready    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; altera_avalon_dc_fifo:dc_fifo_0|full~_wirecell                ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|valid_R       ; N/A     ;
; Tone_generation_top:tone_generation_0|aso_seR_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Tone_generation_top:tone_generation_0|cic:cic_1|valid_R       ; N/A     ;
; Tone_generation_top:tone_generation_0|coe_DACLRC       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_0_external_interface_DACLRCK                            ; N/A     ;
; Tone_generation_top:tone_generation_0|coe_DACLRC       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; audio_0_external_interface_DACLRCK                            ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|gnd                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
; auto_signaltap_0|vcc                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                           ; N/A     ;
+--------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+---------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Fri Jun 12 14:18:39 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TestP5 -c TestP5
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/testp5.vhd
    Info (12022): Found design unit 1: TestP5-rtl File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 24
    Info (12023): Found entity 1: TestP5 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/testp5_pll_0.v
    Info (12023): Found entity 1: TestP5_pll_0 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/testp5_audio_pll_0.v
    Info (12023): Found entity 1: TestP5_audio_pll_0 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/testp5_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: TestP5_audio_pll_0_audio_pll File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/testp5_audio_and_video_config_0.v
    Info (12023): Found entity 1: TestP5_audio_and_video_config_0 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testp5/synthesis/submodules/testp5_audio.v
    Info (12023): Found entity 1: TestP5_audio File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio.v Line: 30
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/submodules/tone_generation_top.vhd
    Info (12022): Found design unit 1: Tone_generation_top-struct File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 45
    Info (12023): Found entity 1: Tone_generation_top File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/submodules/cic_codec.vhd
    Info (12022): Found design unit 1: cic-rtl File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cic_codec.vhd Line: 33
    Info (12023): Found entity 1: cic File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cic_codec.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/submodules/cordic_control.vhd
    Info (12022): Found design unit 1: cordic_Control-behavioral File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cordic_control.vhd Line: 34
    Info (12023): Found entity 1: cordic_Control File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cordic_control.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/submodules/cordic_pipelined.vhd
    Info (12022): Found design unit 1: cordic_pipelined-behavioral File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cordic_pipelined.vhd Line: 28
    Info (12023): Found entity 1: cordic_pipelined File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/cordic_pipelined.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/submodules/freq_mes.vhd
    Info (12022): Found design unit 1: freq_mes-rtl File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/freq_mes.vhd Line: 33
    Info (12023): Found entity 1: freq_mes File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/freq_mes.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file testp5/synthesis/submodules/mixer.vhd
    Info (12022): Found design unit 1: mixer-rtl File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/mixer.vhd Line: 27
    Info (12023): Found entity 1: mixer File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/mixer.vhd Line: 14
Info (12127): Elaborating entity "TestP5" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TestP5.vhd(231): object "rst_controller_002_reset_out_reset" assigned a value but never read File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 231
Info (12128): Elaborating entity "Tone_generation_top" for hierarchy "Tone_generation_top:tone_generation_0" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 240
Info (12128): Elaborating entity "mixer" for hierarchy "Tone_generation_top:tone_generation_0|mixer:mixer_1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 143
Info (12128): Elaborating entity "cordic_pipelined" for hierarchy "Tone_generation_top:tone_generation_0|cordic_pipelined:cordic_pipelined_1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 153
Info (12128): Elaborating entity "cordic_Control" for hierarchy "Tone_generation_top:tone_generation_0|cordic_Control:cordic_Control_1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 166
Info (12128): Elaborating entity "cic" for hierarchy "Tone_generation_top:tone_generation_0|cic:cic_1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 180
Info (12128): Elaborating entity "freq_mes" for hierarchy "Tone_generation_top:tone_generation_0|freq_mes:freq_mes_1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/Tone_generation_top.vhd Line: 198
Warning (10540): VHDL Signal Declaration warning at freq_mes.vhd(43): used explicit default value for signal "freq" because signal was never assigned a value File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/freq_mes.vhd Line: 43
Info (12128): Elaborating entity "TestP5_audio" for hierarchy "TestP5_audio:audio" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 258
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "TestP5_audio:audio|altera_up_clock_edge:Bit_Clock_Edges" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio.v Line: 159
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio.v Line: 200
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_audio_out_serializer.v Line: 210
Info (12128): Elaborating entity "scfifo" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/scfifo_8ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/scfifo_8ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_p3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "TestP5_audio:audio|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/a_dpfifo_r2a1.tdf Line: 58
Info (12128): Elaborating entity "TestP5_audio_and_video_config_0" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 279
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "TestP5_audio_pll_0" for hierarchy "TestP5_audio_pll_0:audio_pll_0" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 294
Info (12128): Elaborating entity "TestP5_audio_pll_0_audio_pll" for hierarchy "TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "TestP5_audio_pll_0:audio_pll_0|TestP5_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "TestP5_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "altera_avalon_dc_fifo:dc_fifo_0" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 302
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "altera_avalon_dc_fifo:dc_fifo_0|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "TestP5_pll_0" for hierarchy "TestP5_pll_0:pll_0" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 396
Info (12128): Elaborating entity "altera_pll" for hierarchy "TestP5_pll_0:pll_0|altera_pll:altera_pll_i" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_pll_0.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "TestP5_pll_0:pll_0|altera_pll:altera_pll_i" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_pll_0.v Line: 85
Info (12133): Instantiated megafunction "TestP5_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/TestP5_pll_0.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "48.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 404
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kl84.tdf
    Info (12023): Found entity 1: altsyncram_kl84 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_kl84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/decode_dla.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ehb.tdf
    Info (12023): Found entity 1: mux_ehb File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/mux_ehb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_59i.tdf
    Info (12023): Found entity 1: cntr_59i File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_59i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_24j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_29i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cmpr_99c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qh84.tdf
    Info (12023): Found entity 1: altsyncram_qh84 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_qh84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/mux_flc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_19i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_82j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/cntr_69i.tdf Line: 27
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_2"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.06.12.14:19:07 Progress: Loading sldd5945832/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5945832/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/ip/sldd5945832/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "TestP5_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "altera_avalon_dc_fifo:dc_fifo_1|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "altera_avalon_dc_fifo:dc_fifo_0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "altera_avalon_dc_fifo:dc_fifo_1|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66j1.tdf
    Info (12023): Found entity 1: altsyncram_66j1 File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/db/altsyncram_66j1.tdf Line: 27
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "freq_up_down_export[0]" has no driver File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 17
    Warning (13040): bidirectional pin "freq_up_down_export[1]" has no driver File: D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/TestP5_freq_problem/TestP5/synthesis/TestP5.vhd Line: 17
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 14 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_2" to all 81 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3899 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 3 bidirectional pins
    Info (21061): Implemented 3543 logic cells
    Info (21064): Implemented 336 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4968 megabytes
    Info: Processing ended: Fri Jun 12 14:19:25 2020
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:12


