==20750== Cachegrind, a cache and branch-prediction profiler
==20750== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20750== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20750== Command: ./srr-large
==20750== 
--20750-- warning: L3 cache found, using its data for the LL simulation.
--20750-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20750-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==20750== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20750== (see section Limitations in user manual)
==20750== NOTE: further instances of this message will not be shown
==20750== 
==20750== I   refs:      919,217,731,571
==20750== I1  misses:        514,447,287
==20750== LLi misses:              2,247
==20750== I1  miss rate:            0.06%
==20750== LLi miss rate:            0.00%
==20750== 
==20750== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20750== D1  misses:     40,168,585,488  ( 37,090,160,275 rd   +   3,078,425,213 wr)
==20750== LLd misses:            800,146  (        245,019 rd   +         555,127 wr)
==20750== D1  miss rate:            11.3% (           15.4%     +             2.6%  )
==20750== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20750== 
==20750== LL refs:        40,683,032,775  ( 37,604,607,562 rd   +   3,078,425,213 wr)
==20750== LL misses:             802,393  (        247,266 rd   +         555,127 wr)
==20750== LL miss rate:              0.0% (            0.0%     +             0.0%  )
