

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Thu Apr 29 14:20:02 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          434
LUT:            950
FF:            1217
DSP:              7
BRAM:             0
SRL:              4
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    7.068
CP achieved post-implementation:    7.098
Timing met
