// Seed: 1065799279
module module_0;
  id_1(
      -1, 1 & id_2
  );
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    input wor id_2,
    id_9,
    input wor id_3,
    input tri0 id_4,
    output uwire id_5,
    input wand id_6,
    input tri1 id_7
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output wand id_1,
    input uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    output wire id_5,
    output wor id_6,
    input logic id_7,
    input tri1 id_8,
    output wire id_9,
    input tri0 id_10,
    output logic id_11,
    output uwire id_12,
    output uwire id_13,
    output supply0 id_14,
    input wire id_15,
    input wand id_16,
    input supply1 id_17,
    output tri0 id_18,
    input uwire id_19
);
  wire id_21;
  always id_11 <= id_7;
  assign id_11 = -1;
  wire id_22;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
