[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LP2951ACMX/NOPB production of TEXAS INSTRUMENTS from the text:SHUTDOWNCOUT\n2.2 µFLP2951\nSHUTDOWN\nGNDOUT\nERRORINVOUT VIN\nCIN\n1 µF\nSENSE\nVTAPFEEDBACK\nVFEEDBACK\nR1\n330 k\rVOUT\nVIN\nCIN\n1 µFOUT\nGNDIN\nCOUT\n2.2 µFLP2950\nVOUT\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nLP295x-N Series ofAdjustable Micropower Voltage Regulators\n11Features\n1•Input Voltage Range: 2.3Vto30V\n•5-V, 3-V, and3.3-V Output Voltage Versions\nAvailable\n•High Accuracy Output Voltage\n•Ensured 100-mA Output Current\n•Extremely Low Quiescent Current\n•Low Dropout Voltage\n•Extremely Tight Load andLine Regulation\n•Very Low Temperature Coefficient\n•Use asRegulator orReference\n•Needs Minimum Capacitance forStability\n•Current andThermal Limiting\n•Stable With Low-ESR Output Capacitors (10mΩ\nto6Ω)\n•LP2951-N Versions Only:\n–Error Flag Warns ofOutput Dropout\n–Logic-Controlled Electronic Shutdown\n–Output Programmable From 1.24 Vto29V\n2Applications\n•High-Efficiency Linear Regulator\n•Regulator with Undervoltage Shutdown\n•Low Dropout Battery-powered Regulator\n•Snap-ON/Snap-OFF Regulator\nspace\nspace\nspace\nspace\nspace\nspace\nspace\nspace\nspace\nLP2951 Simplified Schematic3Description\nThe LP2950-N and LP2951-N are micropower\nvoltage regulators with very low quiescent current\n(75µAtypical) and very lowdropout voltage (typical\n40mVatlight loads and 380 mVat100 mA). They\nareideally suited foruseinbattery-powered systems.\nFurthermore, the quiescent current ofthe device\nincreases only slightly indropout, prolonging battery\nlife.\nCareful design ofthe LP2950-N/LP2951-N has\nminimized allcontributions totheerror budget. This\nincludes atight initial tolerance (0.5% typical),\nextremely good load and line regulation (0.05%\ntypical) and avery low output voltage temperature\ncoefficient, making thepart useful asalow-power\nvoltage reference.\nOne such feature isanerror flagoutput which warns\nofalowoutput voltage, often due tofalling batteries\nontheinput. Itmay beused forapower-on reset. A\nsecond feature isthelogic-compatible shutdown input\nwhich enables theregulator tobeswitched onand\noff.Also, thepart may bepin-strapped fora5-V, 3-V,\nor3.3-V output (depending onthe version), or\nprogrammed from 1.24 Vto29Vwith anexternal\npairofresistors.\nThe LP2950-N isavailable inthesurface-mount TO-\n252package andinthepopular 3-pin TO-92 package\nforpin-compatibility with older 5-Vregulators. The 8-\npinLP2951-N isavailable inplastic, ceramic dual-in-\nline, WSON, ormetal can packages and offers\nadditional system functions.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nLP2950-NTO-92 (3) 4.30 mm×4.30 mm\nTO-252 (3) 9.91 mm×6.58 mm\nLP2951-NSOIC (8) 4.90 mm×3.91 mm\nVSSOP (8) 3.00 mm×3.00 mm\nWSON (8) 4.00 mm×4.00 mm\nPDIP (8) 9.81 mm×6.35 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nLP2950-N Simplified Schematic\n2LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Voltage Options ..................................................... 3\n6PinConfiguration andFunctions ......................... 4\n7Specifications ......................................................... 5\n7.1 Absolute Maximum Ratings ...................................... 5\n7.2 ESD Ratings .............................................................. 5\n7.3 Recommended Operating Conditions ....................... 5\n7.4 Thermal Information: LP2950-N ................................ 6\n7.5 Thermal Information: LP2951-N ................................ 6\n7.6 Electrical Characteristics ........................................... 7\n7.7 Typical Characteristics ............................................ 10\n8Detailed Description ............................................ 16\n8.1 Overview ................................................................. 16\n8.2 Functional Block Diagrams ..................................... 16\n8.3 Feature Description ................................................. 178.4 Device Functional Modes ........................................ 18\n9Application andImplementation ........................ 19\n9.1 Application Information ............................................ 19\n9.2 Typical Applications ................................................ 20\n10Power Supply Recommendations ..................... 32\n11Layout ................................................................... 32\n11.1 Layout Guidelines ................................................. 32\n11.2 Layout Example .................................................... 32\n11.3 WSON Mounting ................................................... 33\n12Device andDocumentation Support ................. 34\n12.1 Documentation Support ....................................... 34\n12.2 Related Links ........................................................ 34\n12.3 Community Resources .......................................... 34\n12.4 Trademarks ........................................................... 34\n12.5 Electrostatic Discharge Caution ............................ 34\n12.6 Glossary ................................................................ 34\n13Mechanical, Packaging, andOrderable\nInformation ........................................................... 34\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision P(May 2016) toRevision Q Page\n•Changed LP2951-N ESD parameter pinreferences andadded SENSE pinrowtoLP2951-N ESD parameter inESD\nRatings table ........................................................................................................................................................................... 5\nChanges from Revision O(December 2014) toRevision P Page\n•Added rows toESD Ratings table todifferentiate values forpins 3and7oftheLP2951-N device...................................... 5\n•Added footnotes 2and3toboth Thermal Information tables ............................................................................................... 6\nChanges from Revision N(May 2013) toRevision O Page\n•Added Device Information andESD Rating tables, Feature Description ,Device Functional Modes ,Application and\nImplementation ,Power Supply Recommendations ,Layout ,Device andDocumentation Support ,andMechanical,\nPackaging, andOrderable Information sections; moved some curves toApplication Curves section; update pin\nnames; change package nomenclature from National toTI.................................................................................................. 1\nChanges from Revision M(April 2013) toRevision N Page\n•Changed layout ofNational Data Sheet toTIformat ............................................................................................................ 1\n3LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated5Voltage Options\nDEVICE NUMBER PACKAGE VOLTAGE OPTION (V)\nLP2950-NTO-92 (LP)3(±0.5%, ±1%)\n3.3(±0.5%, ±1%)\n5(±0.5%, ±1%)\nTO-252 (NDP)3(±1%)\n3.3(±1%)\n5(±1%)\nLP2951-NSOIC (D)3(±0.5%, ±1%)\n3.3(±0.5%, ±1%)\n5(±0.5%, ±1%)\nVSSOP (DGK)3(±0.5%, ±1%)\n3.3(±0.5%, ±1%)\n5(±0.5%, ±1%)\nWSON (NGT)3(±0.5%, ±1%)\n3.3(±0.5%, ±1%)\n5(±0.5%, ±1%)\nPDIP (P) 5(±0.5%, ±1%)\nOUT\nSENSE\nSHUTDOWN\nGNDVTAPIN\nFEEDBACK\nERRORDAP1\n2\n3\n4 5678\n4LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated6PinConfiguration andFunctions\nLPPackage\n3-Pin TO-92\nBottom View\nP,D,DGK Packages\n8-Pin PDIP, SOIC, VSSOP\nTopViewNDP Package\n3-Pin TO-252\nFront View\nNGT Package\n8-Pin WSON\nTopView\nConnect DAP toGND atdevice pin4.\nPinFunctions: LP2950-N\nPIN\nI/O DESCRIPTION\nNAMELP2950\nLP NDP\nGND 2 2 — Ground\nIN 3 1 I Input supply voltage\nOUT 1 3 O Regulated output voltage\nPinFunctions: LP2951-N\nPIN\nI/O DESCRIPTION\nNAMELP2951\nD,DGK, P NGT\nERROR 5 5 O Error output\nFEEDBACK 7 7 I Voltage feedback input\nGROUND 4 4 — Ground\nIN 8 8 I Input supply voltage\nOUT 1 1 O Regulated output voltage\nSENSE 2 2 I Output voltage sense\nSHUTDOWN 3 3 I Disable device\nVTAP 6 6 O Internal resistor divider\n5LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) IfMilitary/Aerospace specified devices arerequired, contact theTexas Instruments Sales Office/Distributors foravailability and\nspecifications.\n(3) May exceed input supply voltage.\n(4) When used indual-supply systems where theoutput terminal sees loads returned toanegative supply, theoutput voltage should be\ndiode-clamped toground.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)(2)\nMIN MAX UNIT\nInput supply voltage -SHUTDOWN input voltage error comparator output voltage(3)–0.3 30 V\nFEEDBACK input voltage(3)(4)–1.5 30 V\nPower dissipation Internally Limited\nJunction temperature, TJ 150\n°C\nSoldering dwell time, temperatureWave 4seconds, 260\nInfrared 10seconds, 240\nVapor phase 75seconds, 219\nStorage temperature, Tstg –65 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nLP2950-N\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2500 V\nLP2951-N\nV(ESD)Electrostatic\ndischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-\n001(1)IN,OUT, GND, ERROR ±2500\nVSHUTDOWN ±2000\nSENSE ±1500\nVTAP, FEEDBACK ±1000\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) Thejunction-to-ambient thermal resistances areasfollows: 157.4 °C/W fortheTO-92 (LP) package, 51.3°C/W fortheTO-252 (NDP)\npackage, 56.3°C/W forthemolded PDIP (P),117.7 °C/W forthemolded plastic SOIC (D),171°C/W forthemolded plastic VSSOP\n(DGK). Theabove thermal resistances fortheP,D,andDGK packages apply when thepackage issoldered directly tothePCB. The\nvalue ofRθJAfortheWSON (NGT) package istypically 43.3°C/W butisdependent onthePCB trace area, trace material, andthe\nnumber oflayers andthermal vias. Fordetails ofthermal resistance andpower dissipation fortheWSON package, seeAN-1187\nLeadless Leadframe Package (LLP) .7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nMaximum input supply voltage 30 V\nJunction temperature, TJ(2)LP2950AC-XX, LP2950C-XX –40 125 °C\nLP2951 –55 150 °C\nLP2951AC-XX, LP2951C-XX –40 125 °C\n6LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) Thermal resistance value RθJAisbased ontheEIA/JEDEC High-K printed circuit board defined byJESD51-7 -High Effective Thermal\nConductivity Test Board forLeaded Surface Mount Packages .\n(3) ThePCB fortheTO-252 (NDP) package RθJAincludes twelve (12) thermal vias under thetabperEIA/JEDEC JESD51-5.7.4 Thermal Information: LP2950-N\nTHERMAL METRIC(1)LP2950-N\nUNIT LP(TO-92) NDP (TO-252)\n3PINS 3PINS\nRθJA(2)Junction-to-ambient thermal resistance, High-K 157.4 51.3(3)°C/W\nRθJC(top) Junction-to-case (top) thermal resistance 81.2 53.5 °C/W\nRθJB Junction-to-board thermal resistance 153.6 30.4 °C/W\nψJT Junction-to-top characterization parameter 25.2 5.5 °C/W\nψJB Junction-to-board characterization parameter n/a 30 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a 2.2 °C/W\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.\n(2) Thermal resistance value RθJAisbased ontheEIA/JEDEC High-K printed circuit board defined byJESD51-7 -High Effective Thermal\nConductivity Test Board forLeaded Surface Mount Packages .\n(3) ThePCB fortheWSON (NGT) package RθJAincludes six(6)thermal vias under theexposed thermal padperEIA/JEDEC JESD51-5.7.5 Thermal Information: LP2951-N\nTHERMAL METRIC(1)LP2951-N\nUNITP(PDIP) D(SOIC) DGK\n(VSSOP)NGT\n(WSON)\n8PINS 8PINS 8PINS 8PINS\nRθJA(2)Junction-to-ambient thermal resistance, High K 56.3 117.7 171.0 43.3(3)°C/W\nRθJC(top) Junction-to-case (top) thermal resistance 45.7 63.7 62.3 35.0 °C/W\nRθJB Junction-to-board thermal resistance 33.5 57.9 91.4 23.3 °C/W\nψJT Junction-to-top characterization parameter 22.9 15.9 8.9 0.5 °C/W\nψJB Junction-to-board characterization parameter 33.3 57.5 90.1 20.5 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance n/a n/a n/a 9.1 °C/W\n7LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated(1) Unless otherwise noted, alllimits apply forTA=TJ=25°Caswellasspecified forVIN=(VONOM +1V),IL=100µAandCL=1µFfor\n5-Vversions and2.2µFfor3-Vand3.3-V versions. Additional conditions forthe8-pin versions areFEEDBACK tiedtoVTAP, OUTPUT\ntiedtoSENSE, andVSHUTDOWN ≤0.8V.\n(2) AMilitary RETS specification isavailable onrequest.\n(3) AllLP2950 devices have thenominal output voltage coded asthelasttwodigits ofthepartnumber. IntheLP2951 products, the3-V\nand3.3-V versions aredesignated bythelasttwodigits, butthe5-Vversion isdenoted with nocode atthislocation ofthepartnumber\n(refer tothePackage Option Addendum atendofdata sheet).\n(4) Ensured and100% production tested.\n(5) Ensured butnot100% production tested. These limits arenotused tocalculate outgoing AQL levels.\n(6) Output orreference voltage temperature coefficient isdefined astheworst case voltage change divided bythetotal temperature range.\n(7) Regulation ismeasured atconstant junction temperature, using pulse testing with alowduty cycle. Changes inoutput voltage dueto\nheating effects arecovered under thespecification forthermal regulation.\n(8) Line regulation fortheLP2951-N istested at150°CforIL=1mA. ForIL=100µAandTJ=125°C,lineregulation isspecified bydesign\nto0.2%. See Typical Characteristics forlineregulation versus temperature andload current.7.6 Electrical Characteristics\nover operating free-air temperature range (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS(1)LP2951(2) LP2950AC-XX\nLP2951AC-XXLP2950C-XX\nLP2951C-XX UNIT\nMIN TYP MAX MIN TYP MAX MIN TYP MAX\n3-VVERSIONS(3)\nOutput voltageTJ=25°C 2.985 3 3.015 2.985 33.015 2.970 33.030 V(4)\n−25°C≤TJ≤85°C 2.970 33.030 2.955 33.045 V(5)\nFulloperating\ntemperature range2.964 3 3.036 V(4)\n2.964 33.036 2.940 33.060 V(5)\nOutput voltage100µA≤IL≤100mA,\n100µA≤IL≤100mA,\nTJ≤TJMAX2.955 3 3.045 V(4)\n2.958 33.042 2.928 33.072 V(5)\n3.3-V VERSIONS(3)\nOutput voltageTJ=25°C 3.284 3.3 3.317 3.284 3.3 3.317 3.267 3.3 3.333 V(4)\n−25°C≤TJ≤85°C 3.3 3.267 3.3 3.333 3.251 3.3 3.350 V(5)\nFulloperating\ntemperature range3.260 3.3 3.340 V(4)\n3.260 3.3 3.340 3.234 3.3 3.366 V(5)\nOutput voltage100µA≤IL≤100mA, TJ\n≤TJMAX3.251 3.3 3.350 V(4)\n3.254 3.3 3.346 3.221 3.3 3.379 V(5)\n5-VVERSIONS(3)\nOutput voltageTJ=25°C 4.975 5 5.025 4.975 55.025 4.95 5 5.05 V(4)\n−25°C≤TJ≤85°C 5 4.95 5 5.05 4.925 55.075 V(5)\nFulloperating\ntemperature range4.94 5 5.06 V(4)\n4.94 5 5.06 4.9 5 5.1 V(5)\nOutput voltage100µA≤IL≤100mA, TJ\n≤TJMAX4.925 5 5.075 V(4)\n4.925 55.075 4.88 5 5.12 V(5)\nALL VOLTAGE OPTIONS\nOutput voltage\ntemperature\ncoefficientSee(6),–40°C≤TJ≤\n125°C20 120 ppm/ °C(4)\n20 100 50 150 ppm/ °C(5)\nLine regulation(7)(VONOM +1V)≤Vin≤30\nV(8) 0.03% 0.1% 0.03% 0.11% 0.04% 0.2% See(4)\n(VONOM +1V)≤Vin≤30\nV(8),–40°C≤TJ≤125°C0.03% 0.5% See(4)\n0.03% 0.2% 0.04% 0.4%(5)\nLoad regulation(7)100µA≤IL≤100mA 0.04% 0.1% 0.04% 0.1% 0.1% 0.2% See(4)\n100µA≤IL≤100mA,\n–40°C≤TJ≤125°C0.04% 0.3% See(4)\n0.04% 0.2% 0.1% 0.3% See(5)\n8LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature range (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS(1)LP2951(2) LP2950AC-XX\nLP2951AC-XXLP2950C-XX\nLP2951C-XX UNIT\nMIN TYP MAX MIN TYP MAX MIN TYP MAX\n(9) Dropout voltage isdefined astheinput tooutput differential atwhich theoutput voltage drops 100mVbelow itsnominal value measured\nat1-Vdifferential. Atvery lowvalues ofprogrammed output voltage, theminimum input supply voltage of2V(2.3Vover temperature)\nmust betaken intoaccount.\n(10) Thermal regulation isdefined asthechange inoutput voltage atatime Tafter achange inpower dissipation isapplied, excluding load\norlineregulation effects. Specifications arefora50mAload pulse atVIN=30V(1.25-W pulse) forT=10ms.\n(11) VREF≤VOUT≤(VIN−1V),2.3V≤VIN≤30V,100µA≤IL≤100mA, TJ≤TJMAX.Dropout voltage(9)IL=100µA 50 80 50 80 50 80 mV(4)\nIL=100µA,–40°C≤TJ≤\n125°C150 mV(4)\n150 150 mV(5)\nIL=100mA 380 450 380 450 380 450 mV(4)\nIL=100mA, –40°C≤TJ≤\n125°C600 600 600 mV(4)\n600 600 mV(5)\nGround currentIL=100µA 75 120 75 120 75 120 µA(4)\nIL=100µA,–40°C≤TJ≤\n125°C140 µA(4)\n140 140 µA(5)\nIL=100mA 8 12 8 12 8 12 mA(4)\nIL=100mA, –40°C≤TJ≤\n125°C14 mA(4)\n14 14 mA(5)\nDropout ground\ncurrentVIN=(VONOM−0.5)V, IL\n=100µA110 170 110 170 110 170 µA(4)\nVIN=(VONOM−0.5V),IL\n=100µA,–40°C≤TJ≤\n125°C200 200 200 µA(4)\n200 200 µA(5)\nCurrent limitVOUT=0V 160 200 160 200 160 200 mA(4)\nVOUT=0V,–40°C≤TJ≤\n125°C220 mA(4)\n220 220 mA(5)\nThermal regulation See(10)0.05 0.2 0.05 0.2 0.05 0.2 %/W(4)\nOutput noise\n10Hzto100kHzCL=1µF(5VOnly) 430 430 430 µVRMS\nCL=200µF 160 160 160 µVRMS\nCL=3.3µF\n(Bypass =0.01 µF\nPins 7to1(LP2951-N)100 100 100 µVRMS\n8-PIN VERSIONS ONLY LP2951 LP2951AC-XX LP2951C-XX\nReference voltage1.22 1.235 1.25 1.22 1.235 1.25 1.21 1.235 1.26 V(4)\n–40°C≤TJ≤125°C1.2 1.26 V(4)\n1.2 1.26 1 1.2 1.27 V(5)\nReference voltageSee(11),–40°C≤TJ≤\n125°C1.19 1.27 V(4)\n1.19 1.27 1.185 1.285 V(5)\nFeedback pinbias\ncurrent20 40 20 40 20 40 nA(4)\n–40°C≤TJ≤125°C60 nA(4)\n60 60 nA(5)\nReference voltage\ntemperature\ncoefficientSee(6)20 20 50 ppm/ °C\nFeedback pinbias\ncurrent\ntemperature\ncoefficient0.1 0.1 0.1 nA/°C\n9LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedElectrical Characteristics (continued)\nover operating free-air temperature range (unless otherwise noted)(1)\nPARAMETER TEST CONDITIONS(1)LP2951(2) LP2950AC-XX\nLP2951AC-XXLP2950C-XX\nLP2951C-XX UNIT\nMIN TYP MAX MIN TYP MAX MIN TYP MAX\n(12) Comparator thresholds areexpressed interms ofavoltage differential attheFEEDBACK pinbelow thenominal reference voltage\nmeasured atVIN=(VO(NOM) +1)V.Toexpress these thresholds interms ofoutput voltage change, multiply bytheerror amplifier gain =\nVOUT/VREF=(R1+R2)/R2.For example, ataprogrammed output voltage of5V,theERROR output isspecified togolowwhen the\noutput drops by95mV×5V/1.235 V=384mV. Thresholds remain constant asapercent ofVOUTasVOUTisvaried, with thedropout\nwarning occurring attypically 5%below nominal, 7.5% ensured.\n(13) VSHUTDOWN ≥2V,VIN≤30V,VOUT=0,FEEDBACK pintiedtoVTAP.ERROR COMPARATOR\nOutput leakage\ncurrentVOH=30V 0.01 1 0.01 1 0.01 1 µA(4)\nVOH=30V,–40°C≤TJ≤\n125°C2 µA(4)\n2 2 µA(5)\nOutput lowvoltageVIN=(VONOM−0.5V),\nIOL=400µA150 250 150 250 150 250 mV(4)\nVIN=(VONOM−0.5V),\nIOL=400µA,\n–40°C≤TJ≤125°C400 400 400 mV(4)\n400 400 mV(5)\nUpper threshold\nvoltageSee(12)40 60 40 60 40 60 mV(4)\nSee(12),–40°C≤TJ≤\n125°C25 mV(4)\n25 25 mV(5)\nLower threshold\nvoltageSee(12)75 95 75 95 75 95 mV(4)\nSee(12),–40°C≤TJ≤\n125°C140 mV(4)\n140 140 mV(5)\nHysteresis See(12)15 15 15 mV\nSHUTDOWN INPUT\nInput 1.3 1.3 1.3 V\nLogic voltageLow (Regulator ON),\n–40°C≤TJ≤125°C0.6 V(4)\n0.7 0.7 V(5)\nLogic voltageHigh (Regulator OFF),\n–40°C≤TJ≤125°C2 V(4)\n2 2 V(5)\nShutdown pininput\ncurrentVshutdown =2.4V 30 50 30 50 30 50 µA(4)\nVshutdown =2.4V\n–40°C≤TJ≤125°C100 µA(4)\n100 100 µA(5)\nVshutdown =30V 450 600 450 600 450 600 µA(4)\nVshutdown =30V,\n–40°C≤TJ≤125°C750 µA(4)\n750 750 µA(5)\nRegulator output\ncurrent in\nshutdownSee(13)3 10 3 10 3 10 µA(4)\n–40°C≤TJ≤125°C20 µA(4)\n20 20 µA(5)\n10LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated7.7 Typical Characteristics\nFigure 1.Quiescent Current Figure 2.Dropout Characteristics\nFigure 3.Input Current Figure 4.Input Current\nFigure 5.Output Voltage vs.Temperature of3\nRepresentative UnitsFigure 6.Quiescent Current\n11LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Quiescent Current Figure 8.Quiescent Current\nFigure 9.Quiescent Current Figure 10.Short Circuit Current\nFigure 11.Dropout Voltage Figure 12.Dropout Voltage\n12LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.LP2951-N Minimum Operating Voltage Figure 14.LP2951-N Feedback Bias Current\nFigure 15.LP2951-N Feedback PinCurrentFigure 16.LP2951-N Error Comparator Output\nFigure 17.LP2951-N Comparator Sink Current Figure 18.LP2951-N Enable Transient\n13LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Output Impedance Figure 20.Ripple Rejection\nFigure 21.Ripple Rejection Figure 22.Ripple Rejection\nFigure 23.LP2951-N Output Noise Figure 24.LP2951-N Divider Resistance\n14LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 25.Shutdown Threshold Voltage Figure 26.Line Regulation\nFigure 27.LP2951-N Maximum Rated Output Current Figure 28.LP2950-N Maximum Rated Output Current\nFigure 29.Thermal Response\nFigure 30.Output Capacitor ESR Range\n0 5 10 15 20 25 30020406080100120INPUT PIN CURRENT, I IN(\x1dA)\nINPUT PIN VOLTAGE, V IN(V)VSD= 2.0V\nOutput Load = Open\nTa= -50°C\nTa= -40°C\nTa= +25°C\nTa= +125°C\n0 5 10 15 20 25 30020406080100120INPUT PIN CURRENT, I IN(\x1dA)\nINPUT PIN VOLTAGE, V IN(V)VSD= 2.0V\nOutput Load = Short to Ground\nTa= -50°C\nTa= -40°C\nTa= +25°C\nTa= +125°C\n15LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 31.LP2951-N Input PinCurrent vsInput Voltage Figure 32.LP2951-N Input PinCurrent vsInput Voltage\n16LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated8Detailed Description\n8.1 Overview\nThe LP2950-N andLP2951-N arevery high accuracy micro power voltage regulators with lowquiescent current\n(75µAtypical) and lowdropout voltage (typical 40mVatlight loads and 380 mVat100 mA). They areideally\nsuited foruseinbattery-powered systems.\nTheLP2950-N andLP2951-N block diagram contains several features, including:\n•Very high accuracy 1.23-V reference;\n•Fixed 5-V, 3-V, and3.3-V versions; and\n•Internal protection circuitry, such asfoldback current limit, andthermal shutdown.\nTheLP2951-N VERSIONS ONLY:\n•Fixed 5-V, 3-V, and 3.3-V versions and programmable output version from 1.24 Vto29Vwith anexternal\npairofresistors;\n•Shutdown input, allowing turnofftheregulator when theSHUTDOWN pinispulled low; and\n•Error flagoutput, which may beused forapower-on reset.\n8.2 Functional Block Diagrams\nFigure 33.LP2950-N Functional Block Diagram\nFigure 34.LP2951-N Functional Block Diagram\n17LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated8.3 Feature Description\n8.3.1 Fixed Voltage Options andProgrammable Voltage Version\nThe LP2950-N and LP2951-N provide 3fixed output options: 3V,3.3V,and 5V.Please consult factory for\ncustom voltages. Inorder tomeet different application requirements, LP2951-N can also beused asa\nprogrammable voltage regulator, with anexternal resistors network; please refer toApplication and\nImplementation formore details.\n8.3.2 High Accuracy Output Voltage\nWith special carful design tominimize allcontributions totheoutput voltage error, theLP2950-N/LP2951-N\ndistinguished itself asavery high output voltage accuracy micro power LDO. This includes atight initial tolerance\n(0.5% typical), extremely good load andlineregulation (.05% typical) andavery lowoutput voltage temperature\ncoefficient, making thepartanideal alow-power voltage reference.\n8.3.3 Low Dropout Voltage\nGenerally speaking, thedropout voltage often refers tothevoltage difference between theinput and output\nvoltage (VDO=VIN–VOUT),where themain current pass-FET isfully onintheohmic region ofoperation andis\ncharacterized bytheclassic RDS(ON) oftheFET. VDOindirectly specifies aminimum input voltage above the\nnominal programmed output voltage atwhich theoutput voltage isexpected toremain within itsaccuracy\nboundary.\n8.3.4 Shutdown Mode\nWhen theSHUTDOWN pinispulled tohigh level, LP2951-N enters shutdown mode and avery lowquiescent\ncurrent isconsumed. This function isdesigned fortheapplication which needs ashutdown mode toeffectively\nenhance battery lifecycle.\n8.3.5 Error Detection Comparator Output\nThe LP2951-N generates alogic low output whenever itsoutput falls out ofregulation bymore than\napproximately 5%.Please refer toApplication andImplementation formore details.\n8.3.6 Internal Protection Circuitry\n8.3.6.1 Short-Circuit Protection (Current Limit)\nTheinternal current limit circuit isused toprotect theLDO against high-load current faults orshorting events. The\nLDO isnotdesigned tooperate inasteady-state current limit. During acurrent-limit event, theLDO sources\nconstant current. Therefore, theoutput voltage falls when load impedance decreases. Note also thatifacurrent\nlimit occurs andtheresulting output voltage islow, excessive power may bedissipated across theLDO, resulting\ninathermal shutdown oftheoutput. Afoldback feature limits theshort-circuit current toprotect theregulator\nfrom damage under allload conditions. IfOUT isforced below 0Vbefore ENgoes high and theload current\nrequired exceeds thefoldback current limit, thedevice may notstart upcorrectly.\n8.3.6.2 Thermal Protection\nThe device contains athermal shutdown protection circuit toturn offtheoutput current when excessive heat is\ndissipated intheLDO. The thermal time-constant ofthesemiconductor dieisfairly short, and thus theoutput\ncycles onand offatahigh rate when thermal shutdown isreached until thepower dissipation isreduced. The\ninternal protection circuitry ofthedevice isdesigned toprotect against thermal overload conditions. The circuitry\nisnotintended toreplace proper heat sinking. Continuously running thedevice intothermal shutdown degrades\nitsreliability.\n8.3.7 Enhanced Stability\nThe LP2950-N and LP2951-N isdesigned specifically towork with ceramic output capacitors, utilizing circuitry\nwhich allows theregulator tobestable across theentire range ofoutput current with anoutput capacitor whose\nESR isaslowas6mΩ.Foroutput capacitor requirement, please refer toApplication andImplementation .\n18LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated8.4 Device Functional Modes\n8.4.1 Operation with 30V≥VIN>VOUT(TARGET )+1V\nThe device operate iftheinput voltage isequal to,orexceeds VOUT(TARGET) +1V.Atinput voltages below the\nminimum VINrequirement, thedevices donotoperate correctly andoutput voltage may notreach target value.\n8.4.2 Operation with Shutdown Control\nIfthevoltage ontheSHUTDOWN pinishigher than 1.3V,thedevice isdisabled. Decreasing shutdown below\n0.7Vinitiates thestart-up sequence ofthedevice.\n19LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe LP2950-N and LP2951-N arelinear voltage regulator operating from 2.3Vto30Vontheinput and\nregulates voltages between 1.24 Vto29Vwith 0.5% accuracy and160mAmaximum outputs current. Efficiency\nisdefined bytheratio ofoutput voltage toinput voltage because theLP2950-N andLP2951-N isalinear voltage\nregulator. Toachieve high efficiency, thedropout voltage (VIN–VOUT)must beassmall aspossible, thus\nrequiring avery low dropout LDO. Successfully implementing anLDO inanapplication depends onthe\napplication requirements. Ifthe requirements are simply input voltage and output voltage, compliance\nspecifications (such asinternal power dissipation orstability) must beverified toensure asolid design. Iftiming,\nstart-up, noise, PSRR, oranyother transient specification isrequired, thedesign becomes more challenging.\nFigure 35.Schematic Diagram\n20LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2 Typical Applications\n9.2.1 1-ARegulator with 1.2-V Dropout\nFigure 36.1-ARegulator with 1.2-V Dropout\n9.2.1.1 Design Requirements\nForthisdesign example, usetheparameters listed inTable 1astheinput parameters.\nTable 1.Design Parameters\nDESIGN PARAMETER DESIGN REQUIREMENT\nInput voltage 6.5V,±10%, provided bytheDC-DC converter switching at1MHz\nOutput voltage 5V,±1%\nOutput current 100mA(maximum), 1mA(minimum)\nRMS noise, 10Hzto100kHz <200µVRMS\nPSRR at1KHz >50dB\n9.2.1.2 Detailed Design Procedure\nAt100-mA loading, thedropout oftheLP2950-N/LP2951-N has 600 mVmaximum dropout over temperature,\nthus an1500-mV headroom issufficient foroperation over both input andoutput voltage accuracy. Theefficiency\noftheLP2950-N/LP2951-N inthisconfiguration isVOUT/VIN=76.9%. Toachieve thesmallest form factor, the\nTO-92 package isselected. Input and output capacitors are selected inaccordance with the Capacitor\nRecommendation section. Ceramic capacitances of1µFfortheinput and one 2.2-µFcapacitors fortheoutput\nareselected. With anefficiency of73.3% and a100-mA maximum load, theinternal power dissipation is150\nmW, which corresponds toa18.9°Cjunction temperature risefortheTO-92 package. With an85°Cmaximum\nambient temperature, thejunction temperature isat103.9 °C.Tominimize noise, abypass capacitance (CBYPASS )\nof0.01- µFisselected between pin7topin1forLP2951-N.\n9.2.1.2.1 Output Capacitor Requirements\nA1-µF(orgreater) capacitor isrequired between theoutput andground forstability atoutput voltages of5Vor\nhigher. Atlower output voltages, more capacitance isrequired (2.2 µFormore isrecommended for3-Vand\n3.3-V versions). Without thiscapacitor thedevice oscillates. Most types oftantalum oraluminum electrolytic work\nfinehere; even filmtypes work butarenotrecommended forreasons ofcost. Many aluminum electrolytics have\nelectrolytes that freeze atabout−30°C,sosolid tantalums arerecommended foroperation below−25°C.The\nimportant parameters ofthecapacitor areanESR ofabout 5Ωorless andaresonant frequency above 500kHz.\nThevalue ofthiscapacitor may beincreased without limit.\n21LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedFigure 37.Output Capacitor ESR Range\nThe reason forthelower ESR limit isthattheloop compensation ofthefeedback loop relies onthecapacitance\nvalue and theESR value oftheoutput capacitor toprovide thezero that gives added phase lead (See\nFigure 37).\nfZ=(1/(2×π×COUT×ESR)) (1)\nUsing the2.2µFvalue from theOutput Capacitor ESR Range curve (Figure 37),auseful range forfZcanbe\nestimated:\nfZ(MIN) =(1/(2xπ×2.2µFx5Ω))=14.5 kHz (2)\nfZ(MAX) =(1/(2xπ×2.2µFx0.05Ω))=318kHz (3)\nForceramic capacitors, thelowESR produces azero atafrequency thatistoohigh tobeuseful, someaningful\nphase lead does not occur. Aceramic output capacitor can beused ifaseries resistance isadded\n(recommended value ofresistance about 0.1Ωto2Ω)tosimulate theneeded ESR. Only X5R, X7R, orbetter,\nMLCC types should beused, andshould have aDCvoltage rating atleast twice theVOUT(NOM) value.\nAtlower values ofoutput current, less output capacitance isrequired forstability. The capacitor canbereduced\nto0.33 µFforcurrents below 10mAor0.1µFforcurrents below 1mA. Using theadjustable versions atvoltages\nbelow 5Vruns theerror amplifier atlower gains sothatmore output capacitance isneeded. Fortheworst-case\nsituation ofa100-mA load at1.23 Voutput (output shorted toFeedback) a3.3-µF(orgreater) capacitor should\nbeused.\nUnlike many other regulators, theLP2950-N remains stable and inregulation with noload inaddition tothe\ninternal voltage divider. This isespecially important inCMOS RAM keep-alive applications. When setting the\noutput voltage oftheLP2951-N versions with external resistors, aminimum load of1µAisrecommended.\nApplications having conditions that may drive the LP2950-N/51 into nonlinear operation require special\nconsideration. Nonlinear operation occurs when theoutput voltage isheld lowenough toforce theoutput stage\ninto output current limiting while trying topulltheoutput voltage uptotheregulated value. The internal loop\nresponse time controls how long ittakes forthedevice toregain linear operation when theoutput hasreturned to\nthenormal operating range. There arethree significant nonlinear conditions that need tobeconsidered, allcan\nforce theoutput stage intooutput current limiting mode, allcancause theoutput voltage toover-shoot with low\nvalue output capacitors when thecondition isremoved, and therecommended generic solution istosetthe\noutput capacitor toavalue notless than 10µF.Although the10µFvalue forCOUTmay noteliminate theoutput\nvoltage over-shoot inallcases, itshould lower ittoacceptable levels (<10% ofVOUT(NOM) )inthemajority of\ncases. Inallthree ofthese conditions, applications with lighter load currents aremore susceptible tooutput\nvoltage over-shoot than applications with higher load currents.\n1.Atpower-up, with theinput voltage rising faster than output stage cancharge theoutput capacitor.\nVINtRISE(MIN) >((COUT/100mA) ×ΔVIN)\nwhere\n•ΔVIN=VOUT(NOM) +1V (4)\n2.Recovery from anoutput short circuit toground condition.\nCOUT(MIN)≈(160 mA–ILOAD(NOM) )/((V OUT(NOM) /10)/25 µs)) (5)\n3.Toggling theLP2951-N SHUTDOWN pinfrom high (OFF) tolow(ON).\nCOUT(MIN)≈(160 mA–ILOAD(NOM) )/((V OUT(NOM) /10)/25 µs)) (6)\n22LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedFigure 38.LP2951-N Enable Transient\n9.2.1.2.2 Input Capacitor Requirements\nAminimum 1µFtantalum, ceramic oraluminum electrolytic capacitor should beplaced from theLP2950-\nN/LP2951-N input pintoground ifthere ismore than 10inches ofwire between theinput and theACfilter\ncapacitor orifabattery isused astheinput.\n9.2.1.2.3 Error Detection Comparator Output\nThe comparator produces alogic lowoutput whenever theLP2951-N output falls outofregulation bymore than\napproximately 5%. This figure isthecomparator\'s built-in offset ofabout 60mVdivided bythe1.235 reference\nvoltage. (Refer totheblock diagram inthefront ofthedatasheet.) This triplevel remains “5%below normal ”\nregardless oftheprogrammed output voltage ofthe2951. Forexample, theerror flagtriplevel istypically 4.75 V\nfora5-Voutput or11.4 Vfora12-V output. The outofregulation condition may bedue either tolowinput\nvoltage, current limiting, orthermal limiting.\nFigure 39below gives atiming diagram depicting theERROR signal and theregulated output voltage asthe\nLP2951-N input isramped upanddown. For5Vversions, theERROR signal becomes valid (low) atabout 1.3-V\ninput. Itgoes high atabout 5-Vinput (the input voltage atwhich VOUT=4.75 V).Because theLP2951-N dropout\nvoltage isload-dependent (see curve intypical performance characteristics), theinput voltage trippoint (about\n5V)varies with theload current. Theoutput voltage trippoint (approx. 4.75 V)does notvary with load.\nThe error comparator hasanopen-collector output which requires anexternal pullupresistor. This resistor may\nbereturned totheoutput orsome other supply voltage depending onsystem requirements. Indetermining a\nvalue forthisresistor, note thatwhile theoutput israted tosink 400µA,thissink current adds tobattery drain in\nalowbattery condition. Suggested values range from 100kto1MΩ.The resistor isnotrequired ifthisoutput is\nunused.\n*When VIN≤1.3V,theerror flagpinbecomes ahigh impedance, andtheerror flagvoltage rises toitspullup voltage.\nUsing VOUTasthepullup voltage (see Figure 40),rather than anexternal 5-Vsource, keeps theerror flagvoltage\nunder 1.2V(typical) inthiscondition. Theuser may wish todivide down theerror flagvoltage using equal-value\nresistors (10kΩsuggested), toensure alow-level logic signal during anyfault condition, while stillallowing avalid\nhigh logic level during normal operation.\nFigure 39.ERROR Output Timing\n23LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.1.2.4 Programming theOutput Voltage (LP2951-N)\nThe LP2951-N may bepin-strapped forthenominal fixed output voltage using itsinternal voltage divider bytying\ntheoutput andsense pins together, andalso tying theFEEDBACK andVTAP pins together. Alternatively, itmay\nbeprogrammed foranyoutput voltage between its1.235-V reference and its30-V maximum rating. Asseen in\nFigure 40,anexternal pairofresistors isrequired.\nThecomplete equation fortheoutput voltage is\nwhere\n•VREFisthenominal 1.235-V reference voltage andIFBistheFEEDBACK pinbias current, nominally –20nA(7)\nThe minimum recommended load current of1µAforces anupper limit of1.2MΩonthevalue ofR2,ifthe\nregulator must work with noload (acondition often found inCMOS instandby). IFBproduces a2%typical error in\nVOUTwhich may beeliminated atroom temperature bytrimming R1.Forbetter accuracy, choosing R2=100kΩ\nreduces this error to0.17% while increasing theresistor program current to12µA.Because theLP2951-N\ntypically draws 60µAatnoload with pin2open-circuited, thisisasmall price topay.\n*Drive with TTL-high toshut down. Ground orleave open ifshutdown feature isnottobeused.\nNote: Pins 2and6areleftopen.\nFigure 40.Adjustable Regulator\nStray capacitance totheLP2951-N FEEDBACK pincan cause instability. This may especially beaproblem\nwhen using high value external resistors tosettheoutput voltage. Adding a100-pF capacitor between theOUT\npinandtheFEEDBACK pin,andincreasing theoutput capacitor toatleast 3.3µF,fixes thisproblem.\n9.2.1.2.5 Reducing Output Noise\nInreference applications itmay beadvantageous toreduce theACnoise present attheoutput. One method isto\nreduce theregulator bandwidth byincreasing thesize oftheoutput capacitor. This istheonly way noise canbe\nreduced onthe3-lead LP2950-N butisrelatively inefficient, asincreasing thecapacitor from 1µFto220µFonly\ndecreases thenoise from 430µVRMSto160µVRMSfora100-kHz bandwidth at5-Voutput.\nNoise canbereduced fourfold byabypass capacitor across R1,because itreduces thehigh frequency gain from\n4tounity. Pick\n(8)\norabout 0.01 µF.When doing this, theoutput capacitor must beincreased to3.3µFtomaintain stability. These\nchanges reduce theoutput noise from 430 µVto100 µVrms fora100-kHz bandwidth at5-Voutput. With the\nbypass capacitor added, noise nolonger scales with output voltage sothatimprovements aremore dramatic at\nhigher output voltages.\n24LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.1.3 Application Curves\nFigure 41.Line Transient Response Figure 42.Load Transient Response\nFigure 43.Load Transient Response\n25LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.2 300-mA Regulator with 0.75-V Dropout\nInFigure 44,byparalleling theLP2951 together with 2x2N5432 (150-mA Nchannel JFET), auser can geta\nhigher output current capability around 300mA.\nFigure 44.300-mA Regulator with 0.75-V Dropout\n9.2.3 Wide Input Voltage Range Current Limiter\nThe LP2951 canbeused asa160-mA current limiter asFigure 45.When FBisconnected toground, thepass\nelement isfully turned onandoutvoltage willbeclose toinput voltage. Input-output voltage ranges from 40mV\nto400mV, depending onload current.\n*Minimum input-output voltage ranges from 40mVto400mV, depending onload current. Current limit istypically\n160mA.\nFigure 45.Wide Input Voltage Range Current Limiter\n26LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.4 Low Drift Current Source\nThe LP2951 canbeused asalowdrift current source asFigure 46shows. Byconnected VouttoFB,Voutwill\nregulated at1.235 V,andcurrent consumption atRisIL=1.23/R.\nFigure 46.Low Drift Current Source\n9.2.5 5-VCurrent Limiter\nThe LP2950 internal current limit function canbeleveraged tobuild 5-Vcurrent limiter asFigure 47shows. The\nminimum input-output voltage ranges from 40mVto400mV, depending onload current. Current limit istypically\n160mA.\n*Minimum input-output voltage ranges from 40mVto400mV, depending onload current. Current limit istypically\n160mA.\nFigure 47.5-VCurrent Limiter\n27LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.6 Regulator with Early Warning andAuxiliary Output\nThe LP2951 canbeused tobuild aRegulator with early warning andauxiliary output asFigure 48shows. ithas\nbelow features:\n•Early warning flagonlowinput voltage\n•Main output latches offatlower input voltages\n•Battery backup onauxiliary output\n•Operation: VOUTofregulator 1isprogrammed onediode drop above 5V.Itserror flagbecomes active when\nVIN≤5.7V.When VINdrops below 5.3V,theerror flagofregulator 2becomes active andviaQ1latches the\nmain output off.When VINagain exceeds 5.7Vregulator 1isback inregulation andtheearly warning signal\nrises, unlatching regulator 2viaD3.\nFigure 48.Regulator With Early Warning andAuxiliary Output\n9.2.7 Latch OffWhen Error Flag Occurs\nAsFigure 49presents, alatch offwhen error flagoccurs circuit works inbelow twomode:\nWhen output iswithin ±95% ofVOUToption, theerror flagpinkeep output high, which turns offPNP bipolar and\npulls SDpintolow, then theLP2951 keeps output regulated voltage.\nWhen output drop toless than 95% ofVOUToption, ittriggers error flagoutput alowvoltage, which turns onPNP\nbipolar and pulls SDpintohigh, then thedevice enters shutdown mode and turns offoutput voltage. During a\nshutdown sequence, theERROR pincontinues output low, andtheLP2951 device latches inshutdown mode.\nFigure 49.Latch OffWhen Error Flag Occurs\n28LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.8 2-ALow Dropout Regulator\nAsFigure 50shows, the2-Alowdropout regulator hasbelow features:\nFor5VOUT,useinternal resistors. Wire pin6topin7andwire pin2to+VOUTbus.\nFigure 50.2-ALow Dropout Regulator\n9.2.9 5-VRegulator with 2.5-V Sleep Function\nInFigure 51,the5-Vregulator with 2.5-V sleep function works inbelow mode:\nWhen sleep input islow, C-MOS output ahigh voltage and2N3906 isoff,then Vout=(1+300KΩ/100 KΩ)×VFB\n≈5V\nwhen sleep input ishigh, C-MOS output alowvoltage, turns on2N3906, then 200-KΩresistor isbypassed from\ncircuit, andVOUT=(1+100 KΩ/100 KΩ)×VFB≈2.5V.\n29LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated*High input lowers Voutto2.5V.\nFigure 51.5-VRegulator with 2.5-V Sleep Function\n9.2.10 Open Circuit Detector for4→20-mA Current Loop\nFigure 52shows theopen circuit detector for4→20-mA current loop. The circuit outputs ahigh level while input\ncurrent isless than 3.5mA.\nFigure 52.Open Circuit Detector for4→20-mA Current Loop\n9.2.11 Regulator with State-of-Charge Indicator\nInFigure 53,theLP339, aquad comparator, isused toindicate battery voltage state. The comparator ’snegative\ninput voltage isequal totheLP2951 1.235-V feedback voltage. Byadjusting R3,wecan adjust positive input\nvoltage ofC1~C3 totarget value.\n30LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated*Optional latch offwhen drop outoccurs. Adjust R3forC2Switching when Vinis6V.\n**Outputs golowwhen VINdrops below designated thresholds.\nFigure 53.Regulator with State-of-Charge Indicator\n31LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated9.2.12 Low Battery Disconnect\nInFigure 54,aband-gap voltage reference LM385 isused togenerate shutdown signal, when Vin<5.5V,the\nLP2951 turns offandturns onagain when VIN>6V.\nForvalues shown, regulator shuts down when Vin<5.5Vandturns onagain at6V.Current drain indisconnected\nmode isapproximately 150µA.\n*Sets disconnect voltage.\n**Sets disconnect hysteresis.\nFigure 54.Low Battery Disconnect\n9.2.13 System Overtemperature Protection Circuit\nInFigure 55,temperature sensors LM34/35\'s output voltage islinearly proportional totheCelsius (Centigrade)\ntemperature.\nAtroom temperature, LM34/35\'s output voltage islower than 1.235-V feedback voltage, theinternal pass\ntransistor fully turns on,andtheLP2951 output voltage isclose toVIN.\nWhen ambient temperature raise higher than protection target, LM34/35\'s output voltage ishigher than 1.235-V\nfeedback voltage, theinternal pass transistor turns off,andtheLP2951 output goes off.\nLM34 for125°Fshutdown\nLM35 for125°Cshutdown\nFigure 55.System Overtemperature Protection Circuit\nGroundVOUTVINInput \nCapacitorOutput \nCapacitor\nOUT\nSENSE\nSHUTDOWN\nGND ERRORIN\nVTAPFEEDBACK\nError Pullup \nResistor\nVOUT\n1 2 3IN\nGND\nOUT\nVINInput \nCapacitor\nVOUTOutput \nCapacitorGround\n32LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated10Power Supply Recommendations\nThe LP2950-N and LP2951-N aredesigned tooperate from aninput voltage supply range between 2.3Vand\n30V.The input voltage range provides adequate headroom inorder forthedevice tohave aregulated output.\nThis input supply must bewellregulated. Iftheinput supply isnoisy, additional input capacitors with lowESR can\nhelp improve theoutput noise performance.\n11Layout\n11.1 Layout Guidelines\nForbest overall performance, place allcircuit components onthesame side ofthecircuit board andasnear as\npractical totherespective LDO pinconnections. Place ground return connections totheinput and output\ncapacitor, andtotheLDO ground pinasclose toeach other aspossible, connected byawide, component-side,\ncopper surface. The useofvias and long traces tocreate LDO circuit connections isstrongly discouraged and\nnegatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and\nthereby reduces load-current transients, minimizes noise, andincreases circuit stability.\nAground reference plane isalso recommended and iseither embedded inthePCB itself orlocated onthe\nbottom side ofthePCB opposite thecomponents. This reference plane serves toassure accuracy oftheoutput\nvoltage, shield noise, and behaves similar toathermal plane tospread (orsink) heat from theLDO device. In\nmost applications, thisground plane isnecessary tomeet thermal requirements.\n11.2 Layout Example\nFigure 56.LP2950 Board Layout Figure 57.LP2951 VSSOP Board Layout\nVOUTVINInput \nCapacitorOutput \nCapacitor\nOUT\nSENSE\nSHUTDOWN\nGND ERRORIN\nVTAPFEEDBACK\nError Pullup \nResistor\nVOUTGround\nGround1\n2\n3\n4 5678 Exposed\nThermal Pad\n  6 Thermal Vias\n33LP2950-N ,LP2951-N\nwww.ti.com SNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments IncorporatedLayout Example (continued)\nFigure 58.LP2951 WSON Board Layout\n11.3 WSON Mounting\nThe NGT (nopullback) 8-lead WSON package requires specific mounting techniques which aredetailed inAN-\n1187 Leadless Leadframe Package (LLP) .Referring tothePCB Design Recommendations section, note thatthe\npad style which should beused with theWSON package istheNSMD (non-solder mask defined) type.\nAdditionally, TIrecommends thatthePCB terminal pads tobe0.2mmlonger than thepackage pads tocreate a\nsolder fillet toimprove reliability andinspection.\nThe thermal dissipation oftheWSON package isdirectly related totheprinted circuit board construction andthe\namount ofadditional copper area connected totheDAP.\nFortheLP2951-N intheNGT 8-lead WSON package, thejunction-to-case thermal rating, RθJC,is35°C/W, where\nthecase isthebottom ofthepackage atthecenter oftheDAP.\nTheDAP (exposed pad) onthebottom oftheWSON package isconnected tothediesubstrate with aconductive\ndieattach adhesive. The DAP has nodirect electrical (wire) connection toany oftheeight pins. There isa\nparasitic PNjunction between thediesubstrate and thedevice ground. Assuch, itisstrongly recommend that\ntheDAP beconnected directly totheground atdevice lead 4(that is,GND). Alternately, butnotrecommended,\ntheDAP may beleftfloating (that is,noelectrical connection). The DAP must notbeconnected toanypotential\nother than ground.\n34LP2950-N ,LP2951-N\nSNVS764Q –JANUARY 2000 –REVISED DECEMBER 2017 www.ti.com\nProduct Folder Links: LP2950-N LP2951-NSubmit Documentation Feedback Copyright ©2000 –2017, Texas Instruments Incorporated12Device andDocumentation Support\n12.1 Documentation Support\n12.1.1 Related Documentation\nForrelated documentation, seethefollowing:\nAN-1187 Leadless Leadframe Package (LLP)\n12.2 Related Links\nTable 2lists quick access links. Categories include technical documents, support and community resources,\ntools andsoftware, andquick access tosample orbuy.\nTable 2.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nLP2950-N Click here Click here Click here Click here Click here\nLP2951-N Click here Click here Click here Click here Click here\n12.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications anddonotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n12.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n12.5 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Oct-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP2950ACZ-3.0/NOPB ACTIVE TO-92 LP31800RoHS & Green Call TI N / A for Pkg Type -40 to 125 2950A\nCZ3.0Samples\nLP2950ACZ-3.3/NOPB ACTIVE TO-92 LP31800RoHS & Green Call TI N / A for Pkg Type -40 to 125 2950A\nCZ3.3Samples\nLP2950ACZ-5.0/LFT1 ACTIVE TO-92 LP32000RoHS & Green SN N / A for Pkg Type 2950A\nCZ5.0Samples\nLP2950ACZ-5.0/LFT3 ACTIVE TO-92 LP32000RoHS & Green SN N / A for Pkg Type 2950A\nCZ5.0Samples\nLP2950ACZ-5.0/LFT7 ACTIVE TO-92 LP32000RoHS & Green Call TI N / A for Pkg Type 2950A\nCZ5.0Samples\nLP2950ACZ-5.0/NOPB ACTIVE TO-92 LP31800RoHS & Green Call TI N / A for Pkg Type -40 to 125 2950A\nCZ5.0Samples\nLP2950CDT-3.0/NOPB ACTIVE TO-252 NDP 375RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LP2950\nCDT-3.0Samples\nLP2950CDT-3.3 LIFEBUY TO-252 NDP 375Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 125 LP2950\nCDT-3.3\nLP2950CDT-3.3/NOPB ACTIVE TO-252 NDP 375RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LP2950\nCDT-3.3Samples\nLP2950CDT-5.0/NOPB ACTIVE TO-252 NDP 375RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LP2950\nCDT-5.0Samples\nLP2950CDTX-3.0/NOPB ACTIVE TO-252 NDP 32500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LP2950\nCDT-3.0Samples\nLP2950CDTX-3.3/NOPB ACTIVE TO-252 NDP 32500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LP2950\nCDT-3.3Samples\nLP2950CDTX-5.0/NOPB ACTIVE TO-252 NDP 32500RoHS & Green SN Level-2-260C-1 YEAR -40 to 125 LP2950\nCDT-5.0Samples\nLP2950CZ-3.0/NOPB ACTIVE TO-92 LP31800RoHS & Green Call TI N / A for Pkg Type -40 to 125 2950\nCZ3.0Samples\nLP2950CZ-3.3/LFT3 ACTIVE TO-92 LP32000RoHS & Green SN N / A for Pkg Type 2950\nCZ3.3Samples\nLP2950CZ-3.3/NOPB ACTIVE TO-92 LP31800RoHS & Green Call TI N / A for Pkg Type -40 to 125 2950\nCZ3.3Samples\nLP2950CZ-5.0/LFT1 ACTIVE TO-92 LP32000RoHS & Green SN N / A for Pkg Type 2950Samples\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Oct-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCZ5.0\nLP2950CZ-5.0/LFT3 ACTIVE TO-92 LP32000RoHS & Green SN N / A for Pkg Type 2950\nCZ5.0Samples\nLP2950CZ-5.0/LFT7 ACTIVE TO-92 LP32000RoHS & Green Call TI N / A for Pkg Type 2950\nCZ5.0Samples\nLP2950CZ-5.0/NOPB ACTIVE TO-92 LP31800RoHS & Green Call TI N / A for Pkg Type -40 to 125 2950\nCZ5.0Samples\nLP2951ACM LIFEBUY SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 125 2951\nACMC\nLP2951ACM-3.0/NOPB ACTIVE SOIC D895RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951A\nCM30CSamples\nLP2951ACM-3.3 LIFEBUY SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 125 2951A\nCM33C\nLP2951ACM-3.3/NOPB ACTIVE SOIC D895RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 2951A\n(CM33>D, CM33C)Samples\nLP2951ACM/NOPB ACTIVE SOIC D895RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 2951\nACM>DSamples\nLP2951ACMM LIFEBUY VSSOP DGK 81000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0DA\nLP2951ACMM-3.0 LIFEBUY VSSOP DGK 81000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0BA\nLP2951ACMM-3.0/NOPB ACTIVE VSSOP DGK 81000RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 L0BASamples\nLP2951ACMM-3.3 LIFEBUY VSSOP DGK 81000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0CA\nLP2951ACMM-3.3/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0CASamples\nLP2951ACMM/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0DASamples\nLP2951ACMMX-3.0/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0BASamples\nLP2951ACMMX-3.3/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0CASamples\nLP2951ACMMX/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0DASamples\nLP2951ACMX LIFEBUY SOIC D82500 Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 125 2951\n(ACM>D, ACMC)\nAddendum-Page 2\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Oct-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP2951ACMX-3.0/NOPB ACTIVE SOIC D82500RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 2951A\nCM30CSamples\nLP2951ACMX-3.3/NOPB ACTIVE SOIC D82500RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 2951A\n(CM33>D, CM33C)Samples\nLP2951ACMX/NOPB ACTIVE SOIC D82500RoHS & Green Call TI | SN Level-1-260C-UNLIM -40 to 125 2951\n(ACM>D, ACMC)Samples\nLP2951ACN/NOPB ACTIVE PDIP P840RoHS & Green NIPDAU Level-1-NA-UNLIM -40 to 125 LP\n2951ACNSamples\nLP2951ACSD/NOPB ACTIVE WSON NGT 81000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951ACSamples\nLP2951ACSDX-3.3/NOPB ACTIVE WSON NGT 84500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 51AC33Samples\nLP2951ACSDX/NOPB ACTIVE WSON NGT 84500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 2951ACSamples\nLP2951CM LIFEBUY SOIC D895Non-RoHS\n& GreenCall TI Level-1-235C-UNLIM -40 to 125 2951\nCMC\nLP2951CM-3.0/NOPB ACTIVE SOIC D895RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951C\nM30CSamples\nLP2951CM-3.3/NOPB ACTIVE SOIC D895RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951C\nM33>DSamples\nLP2951CM/NOPB ACTIVE SOIC D895RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951\n(CM>D, CMC)Samples\nLP2951CMM LIFEBUY VSSOP DGK 81000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0DB\nLP2951CMM-3.0/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0BBSamples\nLP2951CMM-3.3/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0CBSamples\nLP2951CMM/NOPB ACTIVE VSSOP DGK 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0DBSamples\nLP2951CMMX LIFEBUY VSSOP DGK 83500 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 125 L0DB\nLP2951CMMX-3.0/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0BBSamples\nLP2951CMMX-3.3/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0CBSamples\nLP2951CMMX/NOPB ACTIVE VSSOP DGK 83500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 L0DBSamples\nAddendum-Page 3\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Oct-2023\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLP2951CMX-3.0/NOPB ACTIVE SOIC D82500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951C\nM30CSamples\nLP2951CMX-3.3/NOPB ACTIVE SOIC D82500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951C\n(M33>D, M33C)Samples\nLP2951CMX/NOPB ACTIVE SOIC D82500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951\n(CM, CM>D)Samples\nLP2951CN/NOPB ACTIVE PDIP P840RoHS & Green NIPDAU Level-1-NA-UNLIM -40 to 125 LP\n2951CNSamples\nLP2951CSD-3.0/NOPB ACTIVE WSON NGT 81000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 51AC30BSamples\nLP2951CSD-3.3/NOPB ACTIVE WSON NGT 81000RoHS & Green SN Level-1-260C-UNLIM -40 to 125 51AC33BSamples\nLP2951CSD/NOPB ACTIVE WSON NGT 81000RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951ACBSamples\nLP2951CSDX-3.3/NOPB ACTIVE WSON NGT 84500RoHS & Green SN Level-1-260C-UNLIM -40 to 125 51AC33BSamples\nLP2951CSDX/NOPB ACTIVE WSON NGT 84500RoHS & Green NIPDAU | SN Level-1-260C-UNLIM -40 to 125 2951ACBSamples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \nAddendum-Page 4\nPACKAGE OPTION ADDENDUM\nwww.ti.com 4-Oct-2023\n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF LP2951-N :\n•Automotive : LP2951-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nAddendum-Page 5\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP2950CDTX-3.0/NOPB TO-252 NDP 32500 330.0 16.4 6.910.52.78.016.0 Q2\nLP2950CDTX-3.3/NOPB TO-252 NDP 32500 330.0 16.4 6.910.52.78.016.0 Q2\nLP2950CDTX-5.0/NOPB TO-252 NDP 32500 330.0 16.4 6.910.52.78.016.0 Q2\nLP2951ACMM VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMM-3.0 VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMM-3.0/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMM-3.3 VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMM-3.3/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMM/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMMX-3.0/\nNOPBVSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMMX-3.3/\nNOPBVSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMMX/NOPB VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951ACMX SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLP2951ACMX-3.0/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLP2951ACMX-3.3/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLP2951ACMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLP2951ACSD/NOPB WSON NGT 81000 178.0 12.4 4.34.31.38.012.0 Q1\nLP2951ACSDX-3.3/NOPB WSON NGT 84500 330.0 12.4 4.34.31.38.012.0 Q1\nLP2951ACSDX/NOPB WSON NGT 84500 330.0 12.4 4.34.31.38.012.0 Q1\nLP2951CMM VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMM-3.0/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMM-3.3/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMM/NOPB VSSOP DGK 81000 178.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMMX VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMMX-3.0/NOPB VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMMX-3.3/NOPB VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMMX/NOPB VSSOP DGK 83500 330.0 12.4 5.33.41.48.012.0 Q1\nLP2951CMX-3.0/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLP2951CMX-3.3/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLP2951CMX/NOPB SOIC D82500 330.0 12.4 6.55.42.08.012.0 Q1\nLP2951CSD-3.0/NOPB WSON NGT 81000 178.0 12.4 4.34.31.38.012.0 Q1\nLP2951CSD-3.3/NOPB WSON NGT 81000 178.0 12.4 4.34.31.38.012.0 Q1\nLP2951CSD/NOPB WSON NGT 81000 178.0 12.4 4.34.31.38.012.0 Q1\nLP2951CSDX-3.3/NOPB WSON NGT 84500 330.0 12.4 4.34.31.38.012.0 Q1\nLP2951CSDX/NOPB WSON NGT 84500 330.0 12.4 4.34.31.38.012.0 Q1\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP2950CDTX-3.0/NOPB TO-252 NDP 32500 356.0 356.0 35.0\nLP2950CDTX-3.3/NOPB TO-252 NDP 32500 356.0 356.0 35.0\nLP2950CDTX-5.0/NOPB TO-252 NDP 32500 356.0 356.0 35.0\nLP2951ACMM VSSOP DGK 81000 208.0 191.0 35.0\nLP2951ACMM-3.0 VSSOP DGK 81000 208.0 191.0 35.0\nLP2951ACMM-3.0/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLP2951ACMM-3.3 VSSOP DGK 81000 208.0 191.0 35.0\nLP2951ACMM-3.3/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLP2951ACMM/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLP2951ACMMX-3.0/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLP2951ACMMX-3.3/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLP2951ACMMX/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLP2951ACMX SOIC D 82500 367.0 367.0 35.0\nLP2951ACMX-3.0/NOPB SOIC D 82500 367.0 367.0 35.0\nLP2951ACMX-3.3/NOPB SOIC D 82500 367.0 367.0 35.0\nLP2951ACMX/NOPB SOIC D 82500 367.0 367.0 35.0\nLP2951ACSD/NOPB WSON NGT 81000 208.0 191.0 35.0\nLP2951ACSDX-3.3/NOPB WSON NGT 84500 367.0 367.0 35.0\nPack Materials-Page 3\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLP2951ACSDX/NOPB WSON NGT 84500 367.0 367.0 35.0\nLP2951CMM VSSOP DGK 81000 208.0 191.0 35.0\nLP2951CMM-3.0/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLP2951CMM-3.3/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLP2951CMM/NOPB VSSOP DGK 81000 208.0 191.0 35.0\nLP2951CMMX VSSOP DGK 83500 367.0 367.0 35.0\nLP2951CMMX-3.0/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLP2951CMMX-3.3/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLP2951CMMX/NOPB VSSOP DGK 83500 367.0 367.0 35.0\nLP2951CMX-3.0/NOPB SOIC D 82500 367.0 367.0 35.0\nLP2951CMX-3.3/NOPB SOIC D 82500 367.0 367.0 35.0\nLP2951CMX/NOPB SOIC D 82500 367.0 367.0 35.0\nLP2951CSD-3.0/NOPB WSON NGT 81000 208.0 191.0 35.0\nLP2951CSD-3.3/NOPB WSON NGT 81000 208.0 191.0 35.0\nLP2951CSD/NOPB WSON NGT 81000 208.0 191.0 35.0\nLP2951CSDX-3.3/NOPB WSON NGT 84500 367.0 367.0 35.0\nLP2951CSDX/NOPB WSON NGT 84500 367.0 367.0 35.0\nPack Materials-Page 4\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 23-Jun-2023\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nLP2950CDT-3.0/NOPB NDP TO-252 3 75 508 20 4165.6 3.1\nLP2950CDT-3.3 NDP TO-252 3 75 508 20 4165.6 3.1\nLP2950CDT-3.3 NDP TO-252 3 75 508 20 4165.6 3.1\nLP2950CDT-3.3/NOPB NDP TO-252 3 75 508 20 4165.6 3.1\nLP2950CDT-5.0/NOPB NDP TO-252 3 75 508 20 4165.6 3.1\nLP2951ACM D SOIC 8 95 495 8 4064 3.05\nLP2951ACM D SOIC 8 95 495 8 4064 3.05\nLP2951ACM-3.0/NOPB D SOIC 8 95 495 8 4064 3.05\nLP2951ACM-3.3 D SOIC 8 95 495 8 4064 3.05\nLP2951ACM-3.3 D SOIC 8 95 495 8 4064 3.05\nLP2951ACM-3.3/NOPB D SOIC 8 95 495 8 4064 3.05\nLP2951ACM/NOPB D SOIC 8 95 495 8 4064 3.05\nLP2951ACN/NOPB P PDIP 8 40 502 14 11938 4.32\nLP2951CM D SOIC 8 95 495 8 4064 3.05\nLP2951CM D SOIC 8 95 495 8 4064 3.05\nLP2951CM-3.0/NOPB D SOIC 8 95 495 8 4064 3.05\nLP2951CM-3.3/NOPB D SOIC 8 95 495 8 4064 3.05\nLP2951CM/NOPB D SOIC 8 95 495 8 4064 3.05\nLP2951CN/NOPB P PDIP 8 40 502 14 11938 4.32\nPack Materials-Page 5\nwww.ti.comPACKAGE OUTLINE\nC\n8X 0.35\n0.2530.052X\n2.42.6 0.05\n6X 0.80.8 MAX\n0.050.00\n8X 0.50.3A4.13.9 B\n4.13.9\n(0.2) TYPWSON - 0.8 mm max height NGT0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4214935/A   08/2020PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n14 5\n8\nPIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM9\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  3.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND8X (0.3)\n(3)\n(3.8)6X (0.8)(2.6)\n(0.2) VIA\nTYP (1.05)(1.25)8X (0.6)\n(R0.05) TYPWSON - 0.8 mm max height NGT0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4214935/A   08/2020SYMM\n1\n4 58\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:15XSYMM9\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented. SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED\nMETAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSEDMETAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP(1.31)(0.675)\n8X (0.3)8X (0.6)\n(1.15)\n(3.8)(0.755)\n6X (0.8)WSON - 0.8 mm max height NGT0008A\nPLASTIC SMALL OUTLINE - NO LEAD\n4214935/A   08/2020\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 9:\n 77% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:20XSYMM\n1\n458METALTYP\nSYMM9\nwww.ti.comPACKAGE OUTLINE\nC10.42\n9.40\n6.736.356.225.97 1.270.88\n5.464.962.285\n4.57\n1.020.643X 0.880.64\n2.55 MAX\n0.880.4688\n1.140.89\n0.600.46 0.17\n0.51 MIN\n4.32 MIN(2.345)\n(2.5)TO-252 - 2.55 mm max height NDP0003B\nTRANSISTOR OUTLINE\n4219870/A   03/2018\nNOTES:\n 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice.3. Reference JEDEC registration TO-252.0.25 C A B\nTOP & BOTTOMPKG1\n2\n3\nOPTIONAL\nSEATING PLANE\n43\n2\n1SCALE  1.500\nAB\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND(4.57)2X (1.3)2X (2.15)\n(5.7)\n(5.5)\n(2.285) (4.38)(R0.05) TYPTO-252 - 2.55 mm max height NDP0003B\nTRANSISTOR OUTLINE\n4219870/A   03/2018\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers    SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).5. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 8XSYMM\nPKG1\n34SEE SOLDER MASKDETAIL\nEXPOSED\nMETALMETAL EDGE\nSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\n(PREFERRED)\nSOLDER MASK DETAILEXPOSED\nMETALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nSOLDER MASK DEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n2X (2.15)\n2X (1.3)\n(4.57)\n(4.38)(1.32) TYP(1.35) TYP\n(0.26)\n(R0.05) TYP\n16X (1.12)\n16X (1.15)TO-252 - 2.55 mm max height NDP0003B\nTRANSISTOR OUTLINE\n4219870/A   03/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.7. Board assembly site may have different recommendations for stencil design.PKG\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 8X\nwww.ti.comPACKAGE OUTLINE\nC\n.228-.244  TYP\n[5.80-6.19]\n.069 MAX\n[1.75]     6X .050\n[1.27]\n8X .012-.020     [0.31-0.51]2X\n.150[3.81]\n.005-.010  TYP[0.13-0.25]\n0- 8.004-.010[0.11-0.25].010[0.25]\n.016-.050[0.41-1.27]4X (0 -15)A\n.189-.197\n[4.81-5.00]\nNOTE 3\nB .150-.157\n[3.81-3.98]\nNOTE 4\n4X (0 -15)\n(.041)\n[1.04]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES:  1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.    Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed .006 [0.15] per side. 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA. 18\n.010 [0.25] C A B54PIN 1 ID AREASEATING PLANE\n.004 [0.1] C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  2.800\nwww.ti.comEXAMPLE BOARD LAYOUT\n.0028 MAX\n[0.07]ALL AROUND.0028 MIN[0.07]ALL AROUND (.213)\n[5.4]6X (.050 )\n[1.27]8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n(R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSEXPOSED\nMETALOPENINGSOLDER MASKMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINEDEXPOSED\nMETALLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:8XSYMM\n1\n458SEEDETAILS\nSYMM\nwww.ti.comEXAMPLE STENCIL DESIGN\n8X (.061 )\n[1.55]\n8X (.024)\n[0.6]\n6X (.050 )\n[1.27]\n(.213)\n[5.4](R.002 ) TYP\n[0.05]SOIC - 1.75 mm max height D0008A\nSMALL OUTLINE INTEGRATED CIRCUIT\n4214825/C   02/2019\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON .005 INCH [0.125 MM] THICK STENCIL\nSCALE:8XSYMM\nSYMM1\n458\n\n\n\n\nwww.ti.comPACKAGE OUTLINE\n3X 2.67\n2.035.214.44\n5.344.32\n3X\n12.7 MIN\n2X 1.27 0.133X 0.550.38\n4.193.17\n3.43 MIN3X 0.430.35(2.54)\nNOTE 3\n2X2.6\n0.22X\n4 MAX\nSEATINGPLANE6X0.076 MAX(0.51) TYP(1.5) TYPTO-92 -  5.34 mm max height LP0003A\nTO-92\n4215214/B   04/2017\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M.2. This drawing is subject to change without notice.3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.5. Shipping method:    a. Straight lead option available in bulk pack only.    b. Formed lead option available in tape and reel or ammo pack.    c. Specific products can be offered in limited combinations of shipping medium and lead options.    d. Consult product folder for more information on available options.EJECTOR PINOPTIONAL\nPLANESEATING\nSTRAIGHT LEAD OPTION\n3 2 1SCALE  1.200\nFORMED LEAD OPTION\nOTHER DIMENSIONS IDENTICAL\nTO STRAIGHT LEAD OPTIONSCALE  1.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND\nTYP(1.07)\n(1.5)2X (1.5)\n2X (1.07)\n(1.27)\n(2.54)FULL R\nTYP\n(1.4) 0.05 MAX\nALL AROUND\nTYP\n(2.6)\n(5.2)(R0.05) TYP3X ( 0.9) HOLE2X ( 1.4)\nMETAL3X ( 0.85) HOLE\n(R0.05) TYP\n4215214/B   04/2017TO-92 -  5.34 mm max height LP0003A\nTO-92\nLAND PATTERN EXAMPLE\nFORMED LEAD OPTION\nNON-SOLDER MASK DEFINED\nSCALE:15XSOLDER MASK\nOPENINGMETAL\n2X\nSOLDER MASKOPENING1 2 3LAND PATTERN EXAMPLE\nSTRAIGHT LEAD OPTION\nNON-SOLDER MASK DEFINED\nSCALE:15XMETALTYP\nSOLDER MASK\nOPENING2XSOLDER MASKOPENING2XMETAL\n1 2 3\nwww.ti.comTAPE SPECIFICATIONS\n19.0\n17.513.711.7\n11.08.50.5 MIN\n TYP -4.3 3.79.758.50\n TYP2.92.4 6.755.95\n13.012.4(2.5) TYP\n16.515.53223\n4215214/B   04/2017TO-92 -  5.34 mm max height LP0003A\nTO-92\nFOR FORMED LEAD OPTION PACKAGE\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LP2951ACMX/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 2.3V to 30V
  - Output Voltage: Programmable from 1.24V to 29V (LP2951-N versions)
  - Fixed Output Versions: 5V, 3V, and 3.3V available

- **Current Ratings:**
  - Ensured Output Current: 100mA
  - Maximum Output Current: 160mA

- **Power Consumption:**
  - Quiescent Current: 75µA (typical)
  - Ground Current at 100mA Load: 8-12mA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C (LP2951)
  - Junction Temperature: -40°C to 150°C (LP2951-N)

- **Package Type:**
  - SOIC (8-pin) for LP2951ACMX/NOPB

- **Special Features:**
  - Error Flag Output for output dropout detection
  - Logic-Controlled Electronic Shutdown
  - Low Dropout Voltage: 40mV at light loads, 380mV at 100mA
  - Stable with Low-ESR Output Capacitors (10mΩ to 6Ω)
  - Thermal and Current Limiting Protection

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (per JEDEC J-STD-020E)

#### Description:
The **LP2951ACMX/NOPB** is a micropower voltage regulator designed for low power applications. It features a very low quiescent current and low dropout voltage, making it ideal for battery-powered systems. The device can be configured for fixed output voltages or programmed to provide a range of output voltages using external resistors. The LP2951-N version includes additional features such as an error flag output that indicates when the output voltage drops below a certain threshold and a shutdown pin that allows the regulator to be turned off to conserve power.

#### Typical Applications:
- **Battery-Powered Devices:** Due to its low quiescent current and low dropout voltage, it is suitable for applications where battery life is critical.
- **Power Management:** The LP2951 can be used in power management circuits to regulate voltage levels in various electronic devices.
- **Signal Processing:** It can serve as a stable voltage reference for signal processing applications.
- **Consumer Electronics:** Commonly used in portable electronics, sensors, and other devices requiring regulated power supply.
- **Automotive Applications:** The device is also suitable for automotive applications due to its wide operating temperature range and robust performance.

This summary provides a comprehensive overview of the LP2951ACMX/NOPB, highlighting its key specifications, functionality, and typical use cases in electronic designs.