# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Asynchoronous_FIFO.srcs/sources_1/new/FIFO.v" \
"../../../../Asynchoronous_FIFO.srcs/sources_1/new/Transmitter_Module.v" \
"../../../../Asynchoronous_FIFO.srcs/sim_1/new/Test_fifo.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
