// Seed: 2873618589
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_3 = 1;
  always @(posedge 1) id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1 ? 1'b0 != id_1 : id_2;
  assign id_2 = 1'b0;
  assign id_2 = ~id_1 | id_2 ? id_2 != id_2 : 1'b0;
  module_0(
      id_3, id_3, id_2, id_3
  );
endmodule
