As depicted in Figure 7.15b, when vGS < VT, the MOSFET is OFF and an
open circuit exists between the drain and the source. For the SCS model, the
current iG into the gate terminal is zero.
When vGS ≥ VT, and vDS ≥ (vGS − VT), the amount of current provided