#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed Oct 11 16:22:28 2023
# Process ID: 58892
# Current directory: C:/Users/Mando/Documents/projects/COMP3601_group_n
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26396 C:\Users\Mando\Documents\projects\COMP3601_group_n\COMP3601_group.xpr
# Log file: C:/Users/Mando/Documents/projects/COMP3601_group_n/vivado.log
# Journal file: C:/Users/Mando/Documents/projects/COMP3601_group_n\vivado.jou
# Running On: Ziyao-DESKTOP, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 68469 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1567.695 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_audio_pipeline_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 's00_axi_aclk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:audio_pipeline:1.0 - audio_pipeline_0
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_DDR_HIGH from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /zynq_ultra_ps_e_0/SAXIGP0/HPC0_LPS_OCM from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <design_1> from block design file <C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_audio_pipeline_0_1 to use current project options
Wrote  : <C:\Users\Mando\Documents\projects\COMP3601_group_n\COMP3601_group.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1733.164 ; gain = 147.168
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1733.164 ; gain = 147.168
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2021.2
  **** Build date : Oct 19 2021 at 03:13:30
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2021.2.0
  ****** Build date   : Sep 28 2021-07:44:20
    **** Build number : 2021.2.1632779060
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1834.145 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/XFL13PVQKV4DA
open_hw_target: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 3595.617 ; gain = 1761.473
set_property PROGRAM.FILE {C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xck26_0]
current_hw_device [get_hw_devices xck26_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xck26_0] 0]
INFO: [Labtools 27-1434] Device xck26 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3633.289 ; gain = 0.000
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
refresh_hw_device: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3633.289 ; gain = 0.000
current_hw_device [get_hw_devices xck26_0]
set_property PROBES.FILE {} [get_hw_devices xck26_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xck26_0]
set_property PROGRAM.FILE {C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xck26_0]
program_hw_devices [get_hw_devices xck26_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3633.289 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xck26_0] 0]
INFO: [Labtools 27-1434] Device xck26 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/synth_1

launch_runs synth_1 -jobs 11
INFO: [xilinx.com:ip:smartconnect:1.0-1] design_1_axi_smc_1: SmartConnect design_1_axi_smc_1 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HPC0_FPD(1) and /axi_smc/M00_AXI(0)
Wrote  : <C:\Users\Mando\Documents\projects\COMP3601_group_n\COMP3601_group.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Exporting to file c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/hw_handoff/design_1_axi_smc_1.hwh
Generated Hardware Definition File c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/design_1_axi_smc_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_pipeline_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = 685a889602217bd4; cache size = 22.911 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 23451ec3440dc6d6; cache size = 22.911 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_smc_1, cache-ID = 3e5697cec9f2ea6c; cache size = 22.911 MB.
[Wed Oct 11 17:05:06 2023] Launched design_1_audio_pipeline_0_1_synth_1...
Run output will be captured here: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/design_1_audio_pipeline_0_1_synth_1/runme.log
[Wed Oct 11 17:05:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3946.223 ; gain = 293.340
launch_runs impl_1 -jobs 11
[Wed Oct 11 17:06:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 11
[Wed Oct 11 17:10:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 11
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
set_property PROBES.FILE {} [get_hw_devices xck26_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xck26_0]
set_property PROGRAM.FILE {C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xck26_0]
program_hw_devices [get_hw_devices xck26_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3985.113 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xck26_0] 0]
INFO: [Labtools 27-1434] Device xck26 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xck26_0] 0]
INFO: [Labtools 27-1434] Device xck26 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xck26_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xck26_0]
set_property PROGRAM.FILE {C:/Users/Mando/Documents/projects/COMP3601_group_n/COMP3601_group.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xck26_0]
program_hw_devices [get_hw_devices xck26_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3985.113 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xck26_0] 0]
INFO: [Labtools 27-1434] Device xck26 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 17:14:25 2023...
