{
  "design": {
    "design_info": {
      "boundary_crc": "0xFF7EE8173BC0A4FC",
      "device": "xczu28dr-ffvg1517-2-e",
      "gen_directory": "../../../../pi_radio.gen/sources_1/bd/radio_top",
      "name": "radio_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "Equalizer_0": "",
      "cfo_correction_0": "",
      "ssr_FFT_0": ""
    },
    "interface_ports": {
      "m_axis_0_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "radio_top_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "1",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "8",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "8",
            "value_src": "const_prop"
          }
        }
      },
      "s_axis_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "radio_top_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "HAS_TREADY": {
            "value": "0"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "8"
          },
          "TUSER_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m_axis_0_0:s_axis_0"
          },
          "ASSOCIATED_RESET": {
            "value": "aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "radio_top_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "bypass_cfo": {
        "direction": "I"
      },
      "bypass_equalizer": {
        "direction": "I"
      }
    },
    "components": {
      "Equalizer_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "Equalizer.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "Equalizer.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "Equalizer.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "Equalizer.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "radio_top_aclk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "8",
                "value_src": "const_prop"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "radio_top_aclk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          }
        },
        "ports": {
          "axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_aresetn:aresetn_0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "radio_top_aclk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              }
            }
          },
          "bypass": {
            "direction": "I"
          }
        },
        "post_compiled_compname": "Equalizer_inst_0",
        "architecture": "zynquplusRFSOC",
        "variant_info": {
          "Equalizer.bd": {
            "scoped_diagram": "Equalizer_inst_0.bd",
            "design_checksum": "0xD9236DA8",
            "ref_name": "Equalizer",
            "ref_subinst_path": "radio_top_Equalizer_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "cfo_correction_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "cfo_correction.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "cfo_correction.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "cfo_correction.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "cfo_correction.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "radio_top_aclk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "8",
                "value_src": "const_prop"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "radio_top_aclk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "user_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "user_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "user_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "user_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "user_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "user_prop"
              },
              "TID_WIDTH": {
                "value": "8",
                "value_src": "user_prop"
              },
              "TUSER_WIDTH": {
                "value": "8",
                "value_src": "user_prop"
              }
            }
          }
        },
        "ports": {
          "axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "strong"
              },
              "ASSOCIATED_CLKEN": {
                "value": "s_axis_aclken",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "axis_aresetn:aresetn_0",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "radio_top_aclk_0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "user_prop"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "default_prop"
              },
              "TYPE": {
                "value": "INTERCONNECT",
                "value_src": "strong"
              }
            }
          },
          "bypass": {
            "direction": "I"
          }
        },
        "post_compiled_compname": "cfo_correction_inst_0",
        "architecture": "zynquplusRFSOC",
        "variant_info": {
          "cfo_correction.bd": {
            "scoped_diagram": "cfo_correction_inst_0.bd",
            "design_checksum": "0xDE262297",
            "ref_name": "cfo_correction",
            "ref_subinst_path": "radio_top_cfo_correction_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "ssr_FFT_0": {
        "vlnv": "xilinx.com:user:ssr_FFT:1.0",
        "xci_name": "radio_top_ssr_FFT_0_0",
        "xci_path": "ip\\radio_top_ssr_FFT_0_0\\radio_top_ssr_FFT_0_0.xci",
        "inst_hier_path": "ssr_FFT_0"
      }
    },
    "interface_nets": {
      "Equalizer_0_m_axis_0": {
        "interface_ports": [
          "m_axis_0_0",
          "Equalizer_0/m_axis"
        ]
      },
      "cfo_correction_0_m_axis": {
        "interface_ports": [
          "ssr_FFT_0/s00_axis",
          "cfo_correction_0/m_axis"
        ]
      },
      "s_axis_0_1": {
        "interface_ports": [
          "s_axis_0",
          "cfo_correction_0/s_axis"
        ]
      },
      "ssr_FFT_0_m00_axis": {
        "interface_ports": [
          "ssr_FFT_0/m00_axis",
          "Equalizer_0/s_axis"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "Equalizer_0/axis_aclk",
          "cfo_correction_0/axis_aclk",
          "ssr_FFT_0/axis_aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "Equalizer_0/axis_aresetn",
          "cfo_correction_0/axis_aresetn",
          "ssr_FFT_0/axis_aresetn"
        ]
      },
      "bypass_0_1": {
        "ports": [
          "bypass_cfo",
          "cfo_correction_0/bypass"
        ]
      },
      "bypass_0_2": {
        "ports": [
          "bypass_equalizer",
          "Equalizer_0/bypass"
        ]
      }
    }
  }
}