<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue May 13 15:22:23 2025" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z010" NAME="design_1" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="clk"/>
        <CONNECTION INSTANCE="ID_stage_reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_stage_dist_mem_gen_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="clk"/>
        <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="IF_stage_reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="StatusRgister_0" PORT="clk"/>
        <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="clk"/>
        <CONNECTION INSTANCE="ID_stage_0" PORT="clk"/>
        <CONNECTION INSTANCE="EXE_stage_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_0" SIGIS="rst" SIGNAME="External_Ports_rst_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="ID_stage_reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="IF_stage_reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="Hazard_Unit_0" PORT="rst"/>
        <CONNECTION INSTANCE="StatusRgister_0" PORT="rst"/>
        <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="ID_stage_0" PORT="rst"/>
        <CONNECTION INSTANCE="EXE_stage_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/EXE_stage_0" HWVERSION="1.0" INSTANCE="EXE_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EXE_stage" VLNV="xilinx.com:module_ref:EXE_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_EXE_stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="pc_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="val_rn" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_val_rn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="val_rn_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="val_rm" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="val_rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="exe_cmd" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_exe_cmd_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="exe_cmd_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_read" SIGIS="undef" SIGNAME="ID_stage_reg_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="mem_read_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_write" SIGIS="undef" SIGNAME="ID_stage_reg_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="mem_write_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="signed_imm_24" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_signed_imm_24_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="signed_imm_24_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="shift_operand" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_shift_operand_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="shift_operand_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="imm" SIGIS="undef" SIGNAME="ID_stage_reg_0_imm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="imm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="C_in" SIGIS="undef" SIGNAME="ID_stage_reg_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="status_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_en_in" SIGIS="undef" SIGNAME="ID_stage_reg_0_wb_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="wb_enable_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dest" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_dest_reg_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="dest_reg_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="alu_result_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="branch_address" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_branch_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="branchAddress"/>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="branch_address_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status_bits" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_status_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRgister_0" PORT="status_bits"/>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="status_bits_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_read_out" SIGIS="undef" SIGNAME="EXE_stage_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="mem_read_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_write_out" SIGIS="undef" SIGNAME="EXE_stage_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="mem_write_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="val_rm_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="val_rm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_en_out" SIGIS="undef" SIGNAME="EXE_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="EXE_WB_EN"/>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="wb_en_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dest_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="EXE_Dest"/>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="dest_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/EXE_stage_reg_0" HWVERSION="1.0" INSTANCE="EXE_stage_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="EXE_stage_reg" VLNV="xilinx.com:module_ref:EXE_stage_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_EXE_stage_reg_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="alu_result_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_alu_result">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="branch_address_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_branch_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="branch_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="status_bits_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_status_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="status_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_read_in" SIGIS="undef" SIGNAME="EXE_stage_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="mem_read_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_write_in" SIGIS="undef" SIGNAME="EXE_stage_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="mem_write_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="val_rm" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="val_rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_en_in" SIGIS="undef" SIGNAME="EXE_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="wb_en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dest_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_result_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_xlslice_0" PORT="Din"/>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="branch_address_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="status_bits_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="mem_read_out" SIGIS="undef" SIGNAME="EXE_stage_reg_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="mem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_write_out" SIGIS="undef" SIGNAME="EXE_stage_reg_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_dist_mem_gen_0" PORT="we"/>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="mem_write"/>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="MEM_WB_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="val_rm_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_dist_mem_gen_0" PORT="d"/>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="val_rm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_en_out" SIGIS="undef" SIGNAME="EXE_stage_reg_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="wb_en_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dest_out" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="dest_in"/>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="MEM_Dest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Hazard_Unit_0" HWVERSION="1.0" INSTANCE="Hazard_Unit_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Hazard_Unit" VLNV="xilinx.com:module_ref:Hazard_Unit:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_Hazard_Unit_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="EXE_Dest" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="EXE_WB_EN" SIGIS="undef" SIGNAME="EXE_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="wb_en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="MEM_Dest" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MEM_WB_EN" SIGIS="undef" SIGNAME="EXE_stage_reg_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="mem_write_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ID_Src1" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_src1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="src1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="ID_Src2" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_src2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="src2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ID_2Src" SIGIS="undef" SIGNAME="ID_stage_0_two_src">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="two_src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="Hazard" SIGIS="undef" SIGNAME="Hazard_Unit_0_Hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="freeze"/>
            <CONNECTION INSTANCE="IF_stage_reg_0" PORT="freeze"/>
            <CONNECTION INSTANCE="ID_stage_0" PORT="hazard"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage_0" HWVERSION="1.0" INSTANCE="ID_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ID_stage" VLNV="xilinx.com:module_ref:ID_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ID_stage_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="IF_stage_reg_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_stage_reg_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="IF_stage_reg_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_stage_reg_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="wb_value" RIGHT="0" SIGIS="undef" SIGNAME="WB_stage_0_wb_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="wb_value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="wb_dest" RIGHT="0" SIGIS="undef" SIGNAME="WB_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_en" SIGIS="undef" SIGNAME="WB_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="wb_en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="status_bits" RIGHT="0" SIGIS="undef" SIGNAME="StatusRgister_0_status">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRgister_0" PORT="status"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="hazard" SIGIS="undef" SIGNAME="Hazard_Unit_0_Hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="Hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="val_rn" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_val_rn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="val_rn_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="val_rm" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_val_rm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="val_rm_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="exe_cmd" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_exe_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="exe_cmd_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_read" SIGIS="undef" SIGNAME="ID_stage_0_mem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="mem_read_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_write" SIGIS="undef" SIGNAME="ID_stage_0_mem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="mem_write_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_enable" SIGIS="undef" SIGNAME="ID_stage_0_wb_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="wb_enable_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch_taken" SIGIS="undef" SIGNAME="ID_stage_0_branch_taken">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="branch_taken_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="status_update" SIGIS="undef" SIGNAME="ID_stage_0_status_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="status_update_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dest_reg" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_dest_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="dest_reg_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="shift_operand" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_shift_operand">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="shift_operand_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="signed_imm_24" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_signed_imm_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="signed_imm_24_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="imm" SIGIS="undef" SIGNAME="ID_stage_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="imm_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="two_src" SIGIS="undef" SIGNAME="ID_stage_0_two_src">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="ID_2Src"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src1" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_src1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="src1_in"/>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="ID_Src1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src2" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_src2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="src2_in"/>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="ID_Src2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/ID_stage_reg_0" HWVERSION="1.0" INSTANCE="ID_stage_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ID_stage_reg" VLNV="xilinx.com:module_ref:ID_stage_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ID_stage_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="ID_stage_reg_0_branch_taken_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="branch_taken_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pc_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="pc_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="val_rn_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_val_rn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="val_rn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="val_rm_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_val_rm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="val_rm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="exe_cmd_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_exe_cmd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="exe_cmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_read_in" SIGIS="undef" SIGNAME="ID_stage_0_mem_read">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="mem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_write_in" SIGIS="undef" SIGNAME="ID_stage_0_mem_write">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="mem_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_enable_in" SIGIS="undef" SIGNAME="ID_stage_0_wb_enable">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="wb_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branch_taken_in" SIGIS="undef" SIGNAME="ID_stage_0_branch_taken">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="branch_taken"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="status_update_in" SIGIS="undef" SIGNAME="ID_stage_0_status_update">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="status_update"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dest_reg_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_dest_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="dest_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="11" NAME="shift_operand_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_shift_operand">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="shift_operand"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="signed_imm_24_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_signed_imm_24">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="signed_imm_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="imm_in" SIGIS="undef" SIGNAME="ID_stage_0_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src1_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_src1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="src1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="src2_in" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_0_src2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="src2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="status_in" SIGIS="undef" SIGNAME="StatusRgister_0_status">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRgister_0" PORT="status"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_pc_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="val_rn_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_val_rn_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="val_rn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="val_rm_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="val_rm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="exe_cmd_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_exe_cmd_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="exe_cmd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_read_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="mem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_write_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="mem_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_enable_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_wb_enable_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="wb_en_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="branch_taken_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_branch_taken_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="branchTaken"/>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="flush"/>
            <CONNECTION INSTANCE="IF_stage_reg_0" PORT="flush"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="status_update_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_status_update_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="StatusRgister_0" PORT="S"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dest_reg_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_dest_reg_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="dest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="11" NAME="shift_operand_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_shift_operand_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="shift_operand"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="signed_imm_24_out" RIGHT="0" SIGIS="undef" SIGNAME="ID_stage_reg_0_signed_imm_24_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="signed_imm_24"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="imm_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_imm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="src1_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="src2_out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="status_out" SIGIS="undef" SIGNAME="ID_stage_reg_0_status_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="C_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_Stage/IF_stage_0" HWVERSION="1.0" INSTANCE="IF_Stage_IF_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IF_stage" VLNV="xilinx.com:module_ref:IF_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_IF_stage_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="branchTaken" SIGIS="undef" SIGNAME="ID_stage_reg_0_branch_taken_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="branch_taken_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="Hazard_Unit_0_Hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="Hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instructionin" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_dist_mem_gen_0_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_dist_mem_gen_0" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="branchAddress" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_branch_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="branch_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_IF_stage_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_IF_stage_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_stage_reg_0" PORT="instructionin"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pcpipe" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_IF_stage_0_pcpipe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_stage_reg_0" PORT="pcin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/IF_Stage/dist_mem_gen_0" HWVERSION="8.0" INSTANCE="IF_Stage_dist_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="13"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="8192"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="design_1_dist_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="8192"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../../output_ultimate.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="12" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_dist_mem_gen_0_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="instructionin"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_Stage/xlslice_0" HWVERSION="1.0" INSTANCE="IF_Stage_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="12"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="13"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_IF_stage_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="12" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_dist_mem_gen_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/IF_stage_reg_0" HWVERSION="1.0" INSTANCE="IF_stage_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="IF_stage_reg" VLNV="xilinx.com:module_ref:IF_stage_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_IF_stage_reg_0_8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef" SIGNAME="Hazard_Unit_0_Hazard">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Hazard_Unit_0" PORT="Hazard"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="pcin" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_IF_stage_0_pcpipe">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="pcpipe"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="instructionin" RIGHT="0" SIGIS="undef" SIGNAME="IF_Stage_IF_stage_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="IF_Stage_IF_stage_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="flush" SIGIS="undef" SIGNAME="ID_stage_reg_0_branch_taken_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="branch_taken_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="IF_stage_reg_0_pc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="pc_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="IF_stage_reg_0_instruction">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_stage/MEM_stage_0" HWVERSION="1.0" INSTANCE="MEM_stage_MEM_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MEM_stage" VLNV="xilinx.com:module_ref:MEM_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MEM_stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_read" SIGIS="undef" SIGNAME="EXE_stage_reg_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="mem_read_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_write" SIGIS="undef" SIGNAME="EXE_stage_reg_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="mem_write_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="alu_result_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="val_rm" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="val_rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_en_in" SIGIS="undef" SIGNAME="EXE_stage_reg_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="wb_en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dest_in" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_read_en" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_mem_read_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="mem_read_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_en_out" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="wb_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dest_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="dest"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_result_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="12" FULLNAME="/MEM_stage/dist_mem_gen_0" HWVERSION="8.0" INSTANCE="MEM_stage_dist_mem_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="zynq"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="2048"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_D" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="1"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="0"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="2048"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dist_mem_gen_0_1"/>
        <PARAMETER NAME="memory_type" VALUE="single_port_ram"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="no_coe_file_loaded"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="10" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_xlslice_0" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_val_rm_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="val_rm_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="EXE_stage_reg_0_mem_write_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="mem_write_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_dist_mem_gen_0_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="mem_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_stage_reg_0" HWVERSION="1.0" INSTANCE="MEM_stage_reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="MEM_stage_reg" VLNV="xilinx.com:module_ref:MEM_stage_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_MEM_stage_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="freeze" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="mem_in" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_dist_mem_gen_0_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_dist_mem_gen_0" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wb_en" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="wb_en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_read_en" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_mem_read_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="mem_read_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="alu_result_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dest" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_MEM_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_MEM_stage_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="alu_result_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_reg_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="alu_result"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="mem_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_reg_0_mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="mem_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_en_out" SIGIS="undef" SIGNAME="MEM_stage_reg_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="wb_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_read_out" SIGIS="undef" SIGNAME="MEM_stage_reg_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="mem_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="dest_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_reg_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="WB_stage_0" PORT="dest_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/MEM_stage/xlslice_0" HWVERSION="1.0" INSTANCE="MEM_stage_xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="10"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="11"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_reg_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_reg_0" PORT="alu_result_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_dist_mem_gen_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/StatusRgister_0" HWVERSION="1.0" INSTANCE="StatusRgister_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="StatusRgister" VLNV="xilinx.com:module_ref:StatusRgister:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_StatusRgister_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="S" SIGIS="undef" SIGNAME="ID_stage_reg_0_status_update_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="status_update_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="status_bits" RIGHT="0" SIGIS="undef" SIGNAME="EXE_stage_0_status_bits">
          <CONNECTIONS>
            <CONNECTION INSTANCE="EXE_stage_0" PORT="status_bits"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="status" RIGHT="0" SIGIS="undef" SIGNAME="StatusRgister_0_status">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_reg_0" PORT="status_in"/>
            <CONNECTION INSTANCE="ID_stage_0" PORT="status_bits"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/WB_stage_0" HWVERSION="1.0" INSTANCE="WB_stage_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="WB_stage" VLNV="xilinx.com:module_ref:WB_stage:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_WB_stage_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="wb_enable" SIGIS="undef" SIGNAME="MEM_stage_reg_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="wb_en_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_read" SIGIS="undef" SIGNAME="MEM_stage_reg_0_mem_read_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="mem_read_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="alu_result" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_reg_0_alu_result_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="alu_result_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="mem_out" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_reg_0_mem_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="mem_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="dest_in" RIGHT="0" SIGIS="undef" SIGNAME="MEM_stage_reg_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="MEM_stage_reg_0" PORT="dest_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="wb_value" RIGHT="0" SIGIS="undef" SIGNAME="WB_stage_0_wb_value">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="wb_value"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="wb_en_out" SIGIS="undef" SIGNAME="WB_stage_0_wb_en_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="wb_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dest_out" SIGIS="undef" SIGNAME="WB_stage_0_dest_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ID_stage_0" PORT="wb_dest"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
