0.6
2018.1
Apr  4 2018
18:43:17
/home/udagawa/projects/FPGA/Vivado/DECODER7/DECODER7.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/DECODER7/DECODER7.v,1527307090,verilog,,/home/udagawa/projects/FPGA/Vivado/DECODER7/TEST_DECODER7.v,,DECODER7,,,,,,,,
/home/udagawa/projects/FPGA/Vivado/DECODER7/TEST_DECODER7.v,1527304731,verilog,,,,TEST_DECODER7,,,,,,,,
