-- Project:   Composite_Decoder
-- Generated: 09/21/2017 23:22:00
-- PSoC Creator  4.1 Update 1

ENTITY Composite_Decoder IS
    PORT(
        LCD_7(0)_PAD : OUT std_ulogic;
        LCD_6(0)_PAD : OUT std_ulogic;
        LCD_5(0)_PAD : OUT std_ulogic;
        LCD_4(0)_PAD : OUT std_ulogic;
        LCD_3(0)_PAD : OUT std_ulogic;
        LCD_2(0)_PAD : OUT std_ulogic;
        LCD_1(0)_PAD : OUT std_ulogic;
        LCD_0(0)_PAD : OUT std_ulogic;
        LCD_RST(0)_PAD : OUT std_ulogic;
        LCD_CS(0)_PAD : OUT std_ulogic;
        LCD_RS(0)_PAD : OUT std_ulogic;
        LCD_RD(0)_PAD : OUT std_ulogic;
        LCD_WR(0)_PAD : OUT std_ulogic;
        Pin_2(0)_PAD : OUT std_ulogic;
        Pin_4(0)_PAD : OUT std_ulogic;
        Pin_1(0)_PAD : OUT std_ulogic;
        Pin_7(0)_PAD : OUT std_ulogic;
        Pin_6(0)_PAD : OUT std_ulogic;
        Pin_5(0)_PAD : OUT std_ulogic;
        Pin_3(0)_PAD : OUT std_ulogic;
        Pin_8(0)_PAD : OUT std_ulogic;
        Pin_9(0)_PAD : OUT std_ulogic;
        Pin_10(0)_PAD : OUT std_ulogic;
        Pin_11(0)_PAD : OUT std_ulogic;
        Pin_12(0)_PAD : OUT std_ulogic;
        Pin_13(0)_PAD : OUT std_ulogic;
        Pin_14(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END Composite_Decoder;

ARCHITECTURE __DEFAULT__ OF Composite_Decoder IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Composite_Pin(0)__PA : bit;
    SIGNAL LCD_0(0)__PA : bit;
    SIGNAL LCD_1(0)__PA : bit;
    SIGNAL LCD_2(0)__PA : bit;
    SIGNAL LCD_3(0)__PA : bit;
    SIGNAL LCD_4(0)__PA : bit;
    SIGNAL LCD_5(0)__PA : bit;
    SIGNAL LCD_6(0)__PA : bit;
    SIGNAL LCD_7(0)__PA : bit;
    SIGNAL LCD_CS(0)__PA : bit;
    SIGNAL LCD_RD(0)__PA : bit;
    SIGNAL LCD_RS(0)__PA : bit;
    SIGNAL LCD_RST(0)__PA : bit;
    SIGNAL LCD_WR(0)__PA : bit;
    SIGNAL Net_1 : bit;
    SIGNAL Net_1133 : bit;
    SIGNAL Net_129 : bit;
    SIGNAL Net_146 : bit;
    SIGNAL Net_147 : bit;
    SIGNAL Net_148 : bit;
    SIGNAL Net_149 : bit;
    SIGNAL Net_150 : bit;
    SIGNAL Net_151 : bit;
    SIGNAL Net_152 : bit;
    SIGNAL Net_153 : bit;
    SIGNAL Net_154 : bit;
    SIGNAL Net_158 : bit;
    SIGNAL Net_1585 : bit;
    SIGNAL Net_1587 : bit;
    ATTRIBUTE global_signal OF Net_1587 : SIGNAL IS true;
    SIGNAL Net_1587_local : bit;
    SIGNAL Net_1596 : bit;
    SIGNAL Net_1658_0 : bit;
    SIGNAL Net_1658_1 : bit;
    SIGNAL Net_1658_2 : bit;
    SIGNAL Net_1658_3 : bit;
    SIGNAL Net_1658_4 : bit;
    SIGNAL Net_1658_5 : bit;
    SIGNAL Net_1658_6 : bit;
    SIGNAL Net_1658_7 : bit;
    SIGNAL Net_1658_8 : bit;
    SIGNAL Net_1658_9 : bit;
    SIGNAL Net_178 : bit;
    SIGNAL Net_1802 : bit;
    ATTRIBUTE soft OF Net_1802 : SIGNAL IS 1;
    SIGNAL Net_1804 : bit;
    SIGNAL Net_1955 : bit;
    SIGNAL Net_2013 : bit;
    SIGNAL Net_246 : bit;
    SIGNAL Net_255_0 : bit;
    SIGNAL Net_255_1 : bit;
    SIGNAL Net_255_2 : bit;
    SIGNAL Net_255_3 : bit;
    SIGNAL Net_255_4 : bit;
    SIGNAL Net_255_5 : bit;
    SIGNAL Net_255_6 : bit;
    SIGNAL Net_255_7 : bit;
    SIGNAL Net_269_0 : bit;
    SIGNAL Net_269_1 : bit;
    SIGNAL Net_269_2 : bit;
    SIGNAL Net_269_3 : bit;
    SIGNAL Net_269_4 : bit;
    SIGNAL Net_269_5 : bit;
    SIGNAL Net_269_6 : bit;
    SIGNAL Net_269_7 : bit;
    SIGNAL Net_2776 : bit;
    SIGNAL Net_278 : bit;
    SIGNAL Net_2788 : bit;
    SIGNAL Net_3 : bit;
    SIGNAL Net_31 : bit;
    SIGNAL Net_3137 : bit;
    ATTRIBUTE udbclken_assigned OF Net_3137 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_3137 : SIGNAL IS true;
    SIGNAL Net_3137_local : bit;
    SIGNAL Net_3330 : bit;
    SIGNAL Net_3354_0 : bit;
    SIGNAL Net_3354_1 : bit;
    SIGNAL Net_3354_2 : bit;
    SIGNAL Net_3553 : bit;
    SIGNAL Net_3681 : bit;
    SIGNAL Net_374 : bit;
    ATTRIBUTE global_signal OF Net_374 : SIGNAL IS true;
    SIGNAL Net_374_local : bit;
    SIGNAL Net_38 : bit;
    SIGNAL Net_3863 : bit;
    SIGNAL Net_4214 : bit;
    SIGNAL Net_436_0 : bit;
    SIGNAL Net_436_1 : bit;
    SIGNAL Net_436_2 : bit;
    SIGNAL Net_436_3 : bit;
    SIGNAL Net_436_4 : bit;
    SIGNAL Net_436_5 : bit;
    SIGNAL Net_436_6 : bit;
    SIGNAL Net_436_7 : bit;
    SIGNAL Net_436_8 : bit;
    SIGNAL Net_436_9 : bit;
    SIGNAL Net_477_0 : bit;
    SIGNAL Net_477_1 : bit;
    SIGNAL Net_477_2 : bit;
    SIGNAL Net_477_3 : bit;
    SIGNAL Net_477_4 : bit;
    SIGNAL Net_477_5 : bit;
    SIGNAL Net_477_6 : bit;
    SIGNAL Net_477_7 : bit;
    SIGNAL Net_477_8 : bit;
    SIGNAL Net_477_9 : bit;
    SIGNAL Net_4958 : bit;
    SIGNAL Net_5 : bit;
    SIGNAL Net_5020 : bit;
    SIGNAL Net_6 : bit;
    SIGNAL Net_6153 : bit;
    ATTRIBUTE global_signal OF Net_6153 : SIGNAL IS true;
    SIGNAL Net_6153_local : bit;
    SIGNAL Net_6349 : bit;
    SIGNAL Net_6354 : bit;
    SIGNAL Net_6354_SYNCOUT : bit;
    SIGNAL Net_640 : bit;
    SIGNAL Net_643 : bit;
    ATTRIBUTE udbclken_assigned OF Net_643 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_643 : SIGNAL IS true;
    SIGNAL Net_643_local : bit;
    SIGNAL Net_7 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL Net_88 : bit;
    SIGNAL Net_895 : bit;
    SIGNAL Net_924 : bit;
    SIGNAL Net_985 : bit;
    SIGNAL Pin_1(0)__PA : bit;
    SIGNAL Pin_10(0)__PA : bit;
    SIGNAL Pin_11(0)__PA : bit;
    SIGNAL Pin_12(0)__PA : bit;
    SIGNAL Pin_13(0)__PA : bit;
    SIGNAL Pin_14(0)__PA : bit;
    SIGNAL Pin_2(0)__PA : bit;
    SIGNAL Pin_3(0)__PA : bit;
    SIGNAL Pin_4(0)__PA : bit;
    SIGNAL Pin_5(0)__PA : bit;
    SIGNAL Pin_6(0)__PA : bit;
    SIGNAL Pin_7(0)__PA : bit;
    SIGNAL Pin_8(0)__PA : bit;
    SIGNAL Pin_9(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL Vblank_Signal : bit;
    SIGNAL \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    SIGNAL \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    SIGNAL \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
    SIGNAL \FreqDiv_1:count_0\ : bit;
    SIGNAL \FreqDiv_1:count_1\ : bit;
    SIGNAL \FreqDiv_1:count_2\ : bit;
    SIGNAL \FreqDiv_1:count_3\ : bit;
    SIGNAL \FreqDiv_1:not_last_reset\ : bit;
    SIGNAL \FreqDiv_2:count_0\ : bit;
    SIGNAL \FreqDiv_2:not_last_reset\ : bit;
    SIGNAL \LCD_WR_REG:control_4\ : bit;
    SIGNAL \LCD_WR_REG:control_5\ : bit;
    SIGNAL \LCD_WR_REG:control_6\ : bit;
    SIGNAL \LCD_WR_REG:control_7\ : bit;
    SIGNAL \MODULE_15:g1:a0:gx:u0:gt_2\ : bit;
    SIGNAL \MODULE_15:g1:a0:gx:u0:gt_7\ : bit;
    SIGNAL \MODULE_15:g1:a0:gx:u0:lt_5\ : bit;
    SIGNAL \MODULE_16:g1:a0:gx:u0:gt_2\ : bit;
    SIGNAL \MODULE_16:g1:a0:gx:u0:gt_5\ : bit;
    SIGNAL \MODULE_16:g1:a0:gx:u0:gt_7\ : bit;
    SIGNAL \MODULE_16:g1:a0:gx:u0:lt_5\ : bit;
    SIGNAL \MODULE_17:g1:a0:gx:u0:lt_5\ : bit;
    SIGNAL \MODULE_17:g1:a0:gx:u0:lt_8\ : bit;
    SIGNAL \MODULE_18:g1:a0:gx:u0:gt_5\ : bit;
    SIGNAL \MODULE_18:g1:a0:gx:u0:gt_8\ : bit;
    SIGNAL \MODULE_18:g1:a0:gx:u0:lt_5\ : bit;
    SIGNAL \MODULE_19:g1:a0:gx:u0:gt_8\ : bit;
    SIGNAL \MODULE_19:g1:a0:gx:u0:lt_2\ : bit;
    SIGNAL \MODULE_19:g1:a0:gx:u0:lt_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
    SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
    SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
    SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
    SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
    SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_1\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_2\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_3\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_4\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_5\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_6\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:control_7\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:status_3\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:status_4\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:status_5\ : bit;
    SIGNAL \Pixel_ShiftReg:bSR:status_6\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_1\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_2\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_3\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_4\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_5\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_6\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:control_7\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ce0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ce0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:status_3\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:status_4\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:status_5\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:status_6\ : bit;
    SIGNAL \PulseConvert_1:in_sample\ : bit;
    SIGNAL \PulseConvert_1:out_sample\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_1\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_2\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_3\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_4\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_5\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_6\ : bit;
    SIGNAL \ShiftReg_1:bSR:control_7\ : bit;
    SIGNAL \ShiftReg_1:bSR:ctrl_clk_enable\ : bit;
    SIGNAL \ShiftReg_1:bSR:load_reg\ : bit;
    SIGNAL \ShiftReg_1:bSR:status_0\ : bit;
    SIGNAL \ShiftReg_1:bSR:status_3\ : bit;
    SIGNAL \ShiftReg_1:bSR:status_4\ : bit;
    SIGNAL \ShiftReg_1:bSR:status_5\ : bit;
    SIGNAL \ShiftReg_1:bSR:status_6\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cy_srff_2 : bit;
    SIGNAL tmpOE__LCD_7_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__LCD_7_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ce0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cl0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.z0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ff0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ce1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cl1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.z1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ff1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.co_msb__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cfbo__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.sor__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cl0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.z0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ff0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ce1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cl1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.z1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ff1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.co_msb__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cfbo__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.sor__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cl0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.z0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ff0__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ce1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cl1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.z1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ff1__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.co_msb__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cfbo__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3.sor__sig\ : bit;
    SIGNAL \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF LCD_7(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LCD_7(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF LCD_6(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF LCD_6(0) : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF LCD_5(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF LCD_5(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF LCD_4(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF LCD_4(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF LCD_3(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF LCD_3(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF LCD_2(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF LCD_2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF LCD_1(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF LCD_1(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF LCD_0(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF LCD_0(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF LCD_RST(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF LCD_RST(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF LCD_CS(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF LCD_CS(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF LCD_RS(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF LCD_RS(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF LCD_RD(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF LCD_RD(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF LCD_WR(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF LCD_WR(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF Pin_2(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF Pin_2(0) : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF Pin_4(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF Pin_4(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF Pin_1(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF Pin_1(0) : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Pin_7(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF Pin_7(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF Pin_6(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF Pin_6(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF Pin_5(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF Pin_5(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF Pin_3(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF Pin_3(0) : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF Composite_Pin(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Composite_Pin(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF Pin_8(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Pin_8(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF Pin_9(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF Pin_9(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF Pin_10(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Pin_10(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Pin_11(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF Pin_11(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF Pin_12(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF Pin_12(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF Pin_13(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF Pin_13(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF Pin_14(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF Pin_14(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Net_129 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF Net_895 : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF Net_985 : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF Net_153 : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF Net_152 : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF Net_151 : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF Net_150 : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF Net_149 : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF Net_148 : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF Net_147 : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF Net_146 : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF Net_2013 : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \ShiftReg_1:bSR:status_0\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF Net_1596 : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF Net_5020 : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF Net_1802 : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF Net_2776 : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF Net_6349 : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \MODULE_15:g1:a0:gx:u0:gt_7\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \MODULE_15:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \MODULE_15:g1:a0:gx:u0:gt_2\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \MODULE_16:g1:a0:gx:u0:gt_7\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \MODULE_16:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \MODULE_16:g1:a0:gx:u0:gt_5\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \MODULE_16:g1:a0:gx:u0:gt_2\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \MODULE_17:g1:a0:gx:u0:lt_8\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \MODULE_17:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \MODULE_18:g1:a0:gx:u0:gt_8\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \MODULE_18:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \MODULE_18:g1:a0:gx:u0:gt_5\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \MODULE_19:g1:a0:gx:u0:gt_8\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \MODULE_19:g1:a0:gx:u0:lt_5\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \MODULE_19:g1:a0:gx:u0:lt_2\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \LCD_Data_Reg:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \LCD_WR_REG:Sync:ctrl_reg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:genblk1:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \ShiftReg_1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \ShiftReg_1:bSR:StsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF DMA : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \Trigger_Reference:viDAC8\ : LABEL IS "F(VIDAC,3)";
    ATTRIBUTE Location OF \Trigger_Comp:ctComp\ : LABEL IS "F(Comparator,3)";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg:bSR:StsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Comp_1:ctComp\ : LABEL IS "F(Comparator,1)";
    ATTRIBUTE lib_model OF ShiftReg_DMA : LABEL IS "drqcell2";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\ : LABEL IS "controlcell6";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg_1:bSR:StsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \VDAC8_1:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \FreqDiv_1:not_last_reset\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF Net_924 : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_3\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_2\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_1\ : LABEL IS "macrocell49";
    ATTRIBUTE lib_model OF \FreqDiv_1:count_0\ : LABEL IS "macrocell50";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:trig_last\ : LABEL IS "macrocell51";
    ATTRIBUTE lib_model OF \PWM_1:PWMUDB:runmode_enable\ : LABEL IS "macrocell52";
    ATTRIBUTE lib_model OF Net_2788 : LABEL IS "macrocell53";
    ATTRIBUTE lib_model OF Net_3681 : LABEL IS "macrocell54";
    ATTRIBUTE lib_model OF \FreqDiv_2:not_last_reset\ : LABEL IS "macrocell55";
    ATTRIBUTE lib_model OF Net_1133 : LABEL IS "macrocell56";
    ATTRIBUTE lib_model OF \FreqDiv_2:count_0\ : LABEL IS "macrocell57";
    ATTRIBUTE lib_model OF \ShiftReg_1:bSR:load_reg\ : LABEL IS "macrocell58";
    ATTRIBUTE lib_model OF Net_1585 : LABEL IS "macrocell59";
    ATTRIBUTE lib_model OF \PulseConvert_1:in_sample\ : LABEL IS "macrocell60";
    ATTRIBUTE lib_model OF \PulseConvert_1:out_sample\ : LABEL IS "macrocell61";
    ATTRIBUTE lib_model OF Net_269_7 : LABEL IS "macrocell62";
    ATTRIBUTE lib_model OF Net_269_6 : LABEL IS "macrocell63";
    ATTRIBUTE lib_model OF Net_269_5 : LABEL IS "macrocell64";
    ATTRIBUTE lib_model OF Net_269_4 : LABEL IS "macrocell65";
    ATTRIBUTE lib_model OF Net_269_3 : LABEL IS "macrocell66";
    ATTRIBUTE lib_model OF Net_269_2 : LABEL IS "macrocell67";
    ATTRIBUTE lib_model OF Net_269_1 : LABEL IS "macrocell68";
    ATTRIBUTE lib_model OF Net_269_0 : LABEL IS "macrocell69";
    ATTRIBUTE lib_model OF Vblank_Signal : LABEL IS "macrocell70";
    ATTRIBUTE lib_model OF Net_255_7 : LABEL IS "macrocell71";
    ATTRIBUTE lib_model OF Net_255_6 : LABEL IS "macrocell72";
    ATTRIBUTE lib_model OF Net_255_5 : LABEL IS "macrocell73";
    ATTRIBUTE lib_model OF Net_255_4 : LABEL IS "macrocell74";
    ATTRIBUTE lib_model OF Net_255_3 : LABEL IS "macrocell75";
    ATTRIBUTE lib_model OF Net_255_2 : LABEL IS "macrocell76";
    ATTRIBUTE lib_model OF Net_255_1 : LABEL IS "macrocell77";
    ATTRIBUTE lib_model OF Net_255_0 : LABEL IS "macrocell78";
    ATTRIBUTE lib_model OF Net_1658_9 : LABEL IS "macrocell79";
    ATTRIBUTE lib_model OF Net_1658_8 : LABEL IS "macrocell80";
    ATTRIBUTE lib_model OF Net_1658_7 : LABEL IS "macrocell81";
    ATTRIBUTE lib_model OF Net_1658_6 : LABEL IS "macrocell82";
    ATTRIBUTE lib_model OF Net_1658_5 : LABEL IS "macrocell83";
    ATTRIBUTE lib_model OF Net_1658_4 : LABEL IS "macrocell84";
    ATTRIBUTE lib_model OF Net_1658_3 : LABEL IS "macrocell85";
    ATTRIBUTE lib_model OF Net_1658_2 : LABEL IS "macrocell86";
    ATTRIBUTE lib_model OF Net_1658_1 : LABEL IS "macrocell87";
    ATTRIBUTE lib_model OF Net_1658_0 : LABEL IS "macrocell88";
    ATTRIBUTE lib_model OF Net_477_9 : LABEL IS "macrocell89";
    ATTRIBUTE lib_model OF Net_477_8 : LABEL IS "macrocell90";
    ATTRIBUTE lib_model OF Net_477_7 : LABEL IS "macrocell91";
    ATTRIBUTE lib_model OF Net_477_6 : LABEL IS "macrocell92";
    ATTRIBUTE lib_model OF Net_477_5 : LABEL IS "macrocell93";
    ATTRIBUTE lib_model OF Net_477_4 : LABEL IS "macrocell94";
    ATTRIBUTE lib_model OF Net_477_3 : LABEL IS "macrocell95";
    ATTRIBUTE lib_model OF Net_477_2 : LABEL IS "macrocell96";
    ATTRIBUTE lib_model OF Net_477_1 : LABEL IS "macrocell97";
    ATTRIBUTE lib_model OF Net_477_0 : LABEL IS "macrocell98";
    ATTRIBUTE lib_model OF cy_srff_2 : LABEL IS "macrocell99";
    ATTRIBUTE lib_model OF Net_436_9 : LABEL IS "macrocell100";
    ATTRIBUTE lib_model OF Net_436_8 : LABEL IS "macrocell101";
    ATTRIBUTE lib_model OF Net_436_7 : LABEL IS "macrocell102";
    ATTRIBUTE lib_model OF Net_436_6 : LABEL IS "macrocell103";
    ATTRIBUTE lib_model OF Net_436_5 : LABEL IS "macrocell104";
    ATTRIBUTE lib_model OF Net_436_4 : LABEL IS "macrocell105";
    ATTRIBUTE lib_model OF Net_436_3 : LABEL IS "macrocell106";
    ATTRIBUTE lib_model OF Net_436_2 : LABEL IS "macrocell107";
    ATTRIBUTE lib_model OF Net_436_1 : LABEL IS "macrocell108";
    ATTRIBUTE lib_model OF Net_436_0 : LABEL IS "macrocell109";
    ATTRIBUTE lib_model OF Net_3354_2 : LABEL IS "macrocell110";
    ATTRIBUTE lib_model OF Net_3354_1 : LABEL IS "macrocell111";
    ATTRIBUTE lib_model OF Net_3354_0 : LABEL IS "macrocell112";
    ATTRIBUTE lib_model OF Net_3330 : LABEL IS "macrocell113";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell114";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell115";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell116";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell117";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell118";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell119";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell120";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell121";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell122";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell123";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell124";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell125";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell126";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell127";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell128";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell129";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_6153,
            dclk_0 => Net_6153_local,
            dclk_glb_1 => Net_643,
            dclk_1 => Net_643_local,
            dclk_glb_2 => Net_3137,
            dclk_2 => Net_3137_local,
            dclk_glb_3 => Net_374,
            dclk_3 => Net_374_local,
            dclk_glb_4 => \UART_1:Net_9\,
            dclk_4 => \UART_1:Net_9_local\,
            dclk_glb_5 => Net_1587,
            dclk_5 => Net_1587_local);

    LCD_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "568b1c0c-d97e-41c0-932f-13e53308454b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_7(0)__PA,
            oe => open,
            pin_input => Net_146,
            pad_out => LCD_7(0)_PAD,
            pad_in => LCD_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "96dc512e-33b3-4efd-aed8-796b0aac6c31",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_6(0)__PA,
            oe => open,
            pin_input => Net_147,
            pad_out => LCD_6(0)_PAD,
            pad_in => LCD_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9c1cad8b-b177-4e9c-b5a4-56b9d315cb03",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_5(0)__PA,
            oe => open,
            pin_input => Net_148,
            pad_out => LCD_5(0)_PAD,
            pad_in => LCD_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9c1f0d74-6bb2-4311-8a98-e38f3faed406",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_4(0)__PA,
            oe => open,
            pin_input => Net_149,
            pad_out => LCD_4(0)_PAD,
            pad_in => LCD_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f529ea28-2a83-4569-9971-b2fa890e34e4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_3(0)__PA,
            oe => open,
            pin_input => Net_150,
            pad_out => LCD_3(0)_PAD,
            pad_in => LCD_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ad399e07-dba9-487a-b6e3-708b595457f5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_2(0)__PA,
            oe => open,
            pin_input => Net_151,
            pad_out => LCD_2(0)_PAD,
            pad_in => LCD_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6b161c1c-fb87-49a7-90c7-770b3bf856ea",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_1(0)__PA,
            oe => open,
            pin_input => Net_152,
            pad_out => LCD_1(0)_PAD,
            pad_in => LCD_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_0(0)__PA,
            oe => open,
            pin_input => Net_153,
            pad_out => LCD_0(0)_PAD,
            pad_in => LCD_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_RST:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d31b4367-efab-40e4-94c8-b80ff542cbc5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_RST(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_RST",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD_RST(0)__PA,
            oe => open,
            pad_in => LCD_RST(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_CS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3a185641-1989-44df-aedd-c6e0b5a6016d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_CS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_CS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD_CS(0)__PA,
            oe => open,
            pad_in => LCD_CS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_RS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2e5f9793-39fe-4522-8cd1-9171823c7798",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_RS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_RS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD_RS(0)__PA,
            oe => open,
            pad_in => LCD_RS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_RD:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "109a28e2-21f1-4d27-9e69-b392a1db2233",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_RD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_RD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD_RD(0)__PA,
            oe => open,
            pad_in => LCD_RD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD_WR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1eee9ada-ff8c-418c-a926-196c2a54562e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD_WR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD_WR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => LCD_WR(0)__PA,
            oe => open,
            pin_input => Net_129,
            pad_out => LCD_WR(0)_PAD,
            pad_in => LCD_WR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "969e4953-ea15-4f5f-a2c4-9b832210fb5f",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_2(0)__PA,
            oe => open,
            pin_input => Net_924,
            pad_out => Pin_2(0)_PAD,
            pad_in => Pin_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c46e1cba-d7ba-4aa1-8d63-c2c9c5d02272",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_4(0)__PA,
            oe => open,
            pin_input => Net_1585,
            pad_out => Pin_4(0)_PAD,
            pad_in => Pin_4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "454cd526-8af0-493f-8dff-89a229d5c6ab",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_1(0)__PA,
            oe => open,
            pin_input => Net_895,
            pad_out => Pin_1(0)_PAD,
            pad_in => Pin_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b5984dbe-44b4-4265-b5e5-dc794978e176",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_7(0)__PA,
            oe => open,
            pin_input => Net_2013,
            pad_out => Pin_7(0)_PAD,
            pad_in => Pin_7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "dc1d90b3-4266-48c8-88b4-3234cab4c396",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_6(0)__PA,
            oe => open,
            pin_input => Net_88,
            pad_out => Pin_6(0)_PAD,
            pad_in => Pin_6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52877a43-42e1-438e-a13b-26942d10af00",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_5(0)__PA,
            oe => open,
            pin_input => Net_2788,
            pad_out => Pin_5(0)_PAD,
            pad_in => Pin_5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "2923a6c5-ff68-4599-bfce-aba441f4573a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_3(0)__PA,
            oe => open,
            pin_input => Net_985,
            pad_out => Pin_3(0)_PAD,
            pad_in => Pin_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Composite_Pin:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Composite_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Composite_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Composite_Pin(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "154f54e3-8093-4976-8459-e0b1238429b0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Pin_8(0)__PA,
            oe => open,
            pin_input => Vblank_Signal,
            pad_out => Pin_8(0)_PAD,
            pad_in => Pin_8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_9:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9b457005-5ca6-4070-b853-06d9a4ab0774",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_9(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_9",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_9(0)__PA,
            oe => open,
            pad_in => Pin_9(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_10:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0e402260-dc15-43e8-841d-d0e4846c7094",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_10(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_10",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_10(0)__PA,
            oe => open,
            pad_in => Pin_10(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_11:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1327c474-b2f3-4a29-9095-3893f2554368",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_11(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_11",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_11(0)__PA,
            oe => open,
            pad_in => Pin_11(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_12:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "27950e15-eb5b-423f-a537-b69c47f5ad61",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_12(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_12",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_12(0)__PA,
            oe => open,
            pad_in => Pin_12(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_13:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a1d6f48d-8d6c-4808-992d-7bc120e49abb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_13(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_13",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_13(0)__PA,
            oe => open,
            pad_in => Pin_13(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_14:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "32a25c32-1cc8-41a3-93ac-837d87dfda6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_14(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_14",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => Pin_14(0)__PA,
            oe => open,
            pad_in => Pin_14(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_6354,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_6349,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_129:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3) + (main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_129,
            main_0 => Net_38,
            main_1 => Net_31,
            main_2 => Net_3681,
            main_3 => Net_643_local);

    Net_895:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_895,
            main_0 => Net_1133);

    Net_985:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_985,
            main_0 => Net_3681,
            main_1 => Net_643_local);

    Net_153:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_153,
            main_0 => Net_154,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_152:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_152,
            main_0 => Net_1,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_151:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_151,
            main_0 => Net_158,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_150:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_150,
            main_0 => Net_3,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_149:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_149,
            main_0 => Net_5,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_148:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_148,
            main_0 => Net_6,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_147:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_147,
            main_0 => Net_7,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_146:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (!main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_146,
            main_0 => Net_8,
            main_1 => Net_178,
            main_2 => Net_88);

    Net_2013:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2013,
            main_0 => Net_3681,
            main_1 => Net_1133);

    \ShiftReg_1:bSR:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ShiftReg_1:bSR:status_0\,
            main_0 => Net_2788,
            main_1 => \ShiftReg_1:bSR:load_reg\);

    Net_1596:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1596,
            main_0 => Net_246);

    \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => Net_1658_7,
            main_1 => Net_1658_6,
            main_2 => Net_1658_5,
            main_3 => Net_1658_4,
            main_4 => Net_1658_3,
            main_5 => Net_1658_2,
            main_6 => Net_1658_1,
            main_7 => Net_1658_0);

    \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => Net_477_7,
            main_1 => Net_477_6,
            main_2 => Net_477_5,
            main_3 => Net_477_4,
            main_4 => Net_477_3,
            main_5 => Net_477_2,
            main_6 => Net_477_1,
            main_7 => Net_477_0);

    Net_5020:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_5) + (!main_0 * !main_1 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_5020,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_9,
            main_2 => Net_1658_8,
            main_3 => cy_srff_2,
            main_4 => \MODULE_17:g1:a0:gx:u0:lt_8\,
            main_5 => \MODULE_17:g1:a0:gx:u0:lt_5\);

    Net_1802:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2 * main_3) + (!main_0 * !main_2 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_1802,
            main_0 => Net_436_9,
            main_1 => Net_436_8,
            main_2 => \MODULE_19:g1:a0:gx:u0:gt_8\,
            main_3 => \MODULE_19:g1:a0:gx:u0:lt_5\,
            main_4 => \MODULE_19:g1:a0:gx:u0:lt_2\);

    \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_0 => Net_436_7,
            main_1 => Net_436_6,
            main_2 => Net_436_5,
            main_3 => Net_436_4,
            main_4 => Net_436_3,
            main_5 => Net_436_2,
            main_6 => Net_436_1,
            main_7 => Net_436_0);

    Net_2776:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_2776,
            main_0 => Net_1802,
            main_1 => Net_1804,
            main_2 => Net_3553);

    Net_6349:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_6349,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    Rx_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_6354,
            out => Net_6354_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => \UART_1:BUART:pollcount_0\,
            main_2 => Net_6354_SYNCOUT);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \MODULE_15:g1:a0:gx:u0:gt_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_15:g1:a0:gx:u0:gt_7\,
            main_0 => Net_269_7,
            main_1 => Net_269_6);

    \MODULE_15:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_15:g1:a0:gx:u0:lt_5\,
            main_0 => Net_269_5,
            main_1 => Net_269_4,
            main_2 => Net_269_3);

    \MODULE_15:g1:a0:gx:u0:gt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_15:g1:a0:gx:u0:gt_2\,
            main_0 => Net_269_2,
            main_1 => Net_269_1,
            main_2 => Net_269_0);

    \MODULE_16:g1:a0:gx:u0:gt_7\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_16:g1:a0:gx:u0:gt_7\,
            main_0 => Net_255_7,
            main_1 => Net_255_6);

    \MODULE_16:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_16:g1:a0:gx:u0:lt_5\,
            main_0 => Net_255_5,
            main_1 => Net_255_4,
            main_2 => Net_255_3);

    \MODULE_16:g1:a0:gx:u0:gt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_16:g1:a0:gx:u0:gt_5\,
            main_0 => Net_255_5,
            main_1 => Net_255_4);

    \MODULE_16:g1:a0:gx:u0:gt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_16:g1:a0:gx:u0:gt_2\,
            main_0 => Net_255_2,
            main_1 => Net_255_1,
            main_2 => Net_255_0);

    \MODULE_17:g1:a0:gx:u0:lt_8\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (!main_0 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_17:g1:a0:gx:u0:lt_8\,
            main_0 => Net_1658_8,
            main_1 => Net_1658_7,
            main_2 => Net_1658_6);

    \MODULE_17:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_17:g1:a0:gx:u0:lt_5\,
            main_0 => Net_1658_5,
            main_1 => Net_1658_4);

    \MODULE_18:g1:a0:gx:u0:gt_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_18:g1:a0:gx:u0:gt_8\,
            main_0 => Net_477_8,
            main_1 => Net_477_7,
            main_2 => Net_477_6);

    \MODULE_18:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0) + (!main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_18:g1:a0:gx:u0:lt_5\,
            main_0 => Net_477_5,
            main_1 => Net_477_4,
            main_2 => Net_477_3);

    \MODULE_18:g1:a0:gx:u0:gt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_18:g1:a0:gx:u0:gt_5\,
            main_0 => Net_477_5,
            main_1 => Net_477_4);

    \MODULE_19:g1:a0:gx:u0:gt_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1) + (main_0 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_19:g1:a0:gx:u0:gt_8\,
            main_0 => Net_436_8,
            main_1 => Net_436_7,
            main_2 => Net_436_6);

    \MODULE_19:g1:a0:gx:u0:lt_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_19:g1:a0:gx:u0:lt_5\,
            main_0 => Net_436_5,
            main_1 => Net_436_4,
            main_2 => Net_436_3);

    \MODULE_19:g1:a0:gx:u0:lt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \MODULE_19:g1:a0:gx:u0:lt_2\,
            main_0 => Net_436_2,
            main_1 => Net_436_1,
            main_2 => Net_436_0);

    \LCD_Data_Reg:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => Net_8,
            control_6 => Net_7,
            control_5 => Net_6,
            control_4 => Net_5,
            control_3 => Net_3,
            control_2 => Net_158,
            control_1 => Net_1,
            control_0 => Net_154,
            busclk => ClockBlock_BUS_CLK);

    \LCD_WR_REG:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \LCD_WR_REG:control_7\,
            control_6 => \LCD_WR_REG:control_6\,
            control_5 => \LCD_WR_REG:control_5\,
            control_4 => \LCD_WR_REG:control_4\,
            control_3 => Net_640,
            control_2 => Net_178,
            control_1 => Net_31,
            control_0 => Net_38,
            busclk => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \PWM_1:PWMUDB:genblk1:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_643,
            control_7 => \PWM_1:PWMUDB:control_7\,
            control_6 => \PWM_1:PWMUDB:control_6\,
            control_5 => \PWM_1:PWMUDB:control_5\,
            control_4 => \PWM_1:PWMUDB:control_4\,
            control_3 => \PWM_1:PWMUDB:control_3\,
            control_2 => \PWM_1:PWMUDB:control_2\,
            control_1 => \PWM_1:PWMUDB:control_1\,
            control_0 => \PWM_1:PWMUDB:control_0\,
            clk_en => Net_1133,
            busclk => ClockBlock_BUS_CLK);

    \PWM_1:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_643,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\,
            ce0_comb => \PWM_1:PWMUDB:cmp1_eq\,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\,
            z0_comb => \PWM_1:PWMUDB:tc_i\,
            ce1_comb => \PWM_1:PWMUDB:cmp2_eq\,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\,
            clk_en => Net_1133,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg_1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_643,
            control_7 => \ShiftReg_1:bSR:control_7\,
            control_6 => \ShiftReg_1:bSR:control_6\,
            control_5 => \ShiftReg_1:bSR:control_5\,
            control_4 => \ShiftReg_1:bSR:control_4\,
            control_3 => \ShiftReg_1:bSR:control_3\,
            control_2 => \ShiftReg_1:bSR:control_2\,
            control_1 => \ShiftReg_1:bSR:control_1\,
            control_0 => \ShiftReg_1:bSR:ctrl_clk_enable\,
            clk_en => Net_2013,
            busclk => ClockBlock_BUS_CLK);

    \ShiftReg_1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_643,
            status_6 => \ShiftReg_1:bSR:status_6\,
            status_5 => \ShiftReg_1:bSR:status_5\,
            status_4 => \ShiftReg_1:bSR:status_4\,
            status_3 => \ShiftReg_1:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => \ShiftReg_1:bSR:status_0\,
            clk_en => Net_2013);

    \ShiftReg_1:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_643,
            cs_addr_2 => \ShiftReg_1:bSR:ctrl_clk_enable\,
            cs_addr_1 => \ShiftReg_1:bSR:status_0\,
            route_si => __ONE__,
            so_comb => Net_88,
            f0_bus_stat_comb => \ShiftReg_1:bSR:status_4\,
            f0_blk_stat_comb => \ShiftReg_1:bSR:status_3\,
            f1_bus_stat_comb => \ShiftReg_1:bSR:status_6\,
            f1_blk_stat_comb => \ShiftReg_1:bSR:status_5\,
            clk_en => Net_2013,
            busclk => ClockBlock_BUS_CLK);

    DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_924,
            termin => '0',
            termout => Net_278,
            clock => ClockBlock_BUS_CLK);

    \Trigger_Reference:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Trigger_Comp:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_246);

    \Pixel_ShiftReg:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Pixel_ShiftReg:bSR:control_7\,
            control_6 => \Pixel_ShiftReg:bSR:control_6\,
            control_5 => \Pixel_ShiftReg:bSR:control_5\,
            control_4 => \Pixel_ShiftReg:bSR:control_4\,
            control_3 => \Pixel_ShiftReg:bSR:control_3\,
            control_2 => \Pixel_ShiftReg:bSR:control_2\,
            control_1 => \Pixel_ShiftReg:bSR:control_1\,
            control_0 => \Pixel_ShiftReg:bSR:ctrl_clk_enable\,
            clk_en => Net_2776,
            busclk => ClockBlock_BUS_CLK);

    \Pixel_ShiftReg:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => \Pixel_ShiftReg:bSR:status_6\,
            status_5 => \Pixel_ShiftReg:bSR:status_5\,
            status_4 => \Pixel_ShiftReg:bSR:status_4\,
            status_3 => \Pixel_ShiftReg:bSR:status_3\,
            status_2 => open,
            status_1 => Net_3330,
            status_0 => open,
            interrupt => Net_4214,
            clk_en => Net_2776);

    \Pixel_ShiftReg:bSR:sC8:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000111100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_2 => \Pixel_ShiftReg:bSR:ctrl_clk_enable\,
            route_si => Net_3863,
            f1_load => Net_3330,
            f0_bus_stat_comb => \Pixel_ShiftReg:bSR:status_4\,
            f0_blk_stat_comb => \Pixel_ShiftReg:bSR:status_3\,
            f1_bus_stat_comb => \Pixel_ShiftReg:bSR:status_6\,
            f1_blk_stat_comb => \Pixel_ShiftReg:bSR:status_5\,
            clk_en => Net_2776,
            busclk => ClockBlock_BUS_CLK);

    \Comp_1:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => Net_3863);

    ShiftReg_DMA:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => Net_4214,
            termin => '0',
            termout => Net_1955,
            clock => ClockBlock_BUS_CLK);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_5020,
            out => Net_3553,
            clk_en => Net_1804);

    \Pixel_ShiftReg_1:bSR:SyncCtl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3137,
            control_7 => \Pixel_ShiftReg_1:bSR:control_7\,
            control_6 => \Pixel_ShiftReg_1:bSR:control_6\,
            control_5 => \Pixel_ShiftReg_1:bSR:control_5\,
            control_4 => \Pixel_ShiftReg_1:bSR:control_4\,
            control_3 => \Pixel_ShiftReg_1:bSR:control_3\,
            control_2 => \Pixel_ShiftReg_1:bSR:control_2\,
            control_1 => \Pixel_ShiftReg_1:bSR:control_1\,
            control_0 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\,
            busclk => ClockBlock_BUS_CLK);

    \Pixel_ShiftReg_1:bSR:StsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000111",
            cy_md_select => "0000111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3137,
            status_6 => \Pixel_ShiftReg_1:bSR:status_6\,
            status_5 => \Pixel_ShiftReg_1:bSR:status_5\,
            status_4 => \Pixel_ShiftReg_1:bSR:status_4\,
            status_3 => \Pixel_ShiftReg_1:bSR:status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3137,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\,
            route_si => Net_1596,
            so_comb => Net_4958,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            co_msb => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sol_msb => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbo => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sil => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbi => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\);

    \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3137,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\,
            route_si => Net_1596,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ce0__sig\,
            cl0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cl0__sig\,
            z0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.z0__sig\,
            ff0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ff0__sig\,
            ce1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ce1__sig\,
            cl1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cl1__sig\,
            z1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.z1__sig\,
            ff1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.ff1__sig\,
            ci => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.co_msb__sig\,
            sir => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.sol_msb__sig\,
            cfbi => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u0.cfbo__sig\,
            sor => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.sor__sig\,
            cmsbo => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cmsbo__sig\,
            ce0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            co_msb => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sol_msb => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbo => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sil => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbi => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\);

    \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3137,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\,
            route_si => Net_1596,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ce0__sig\,
            cl0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cl0__sig\,
            z0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.z0__sig\,
            ff0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ff0__sig\,
            ce1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ce1__sig\,
            cl1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cl1__sig\,
            z1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.z1__sig\,
            ff1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.ff1__sig\,
            ci => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.co_msb__sig\,
            sir => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.sol_msb__sig\,
            cfbi => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u1.cfbo__sig\,
            sor => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.sor__sig\,
            cmsbo => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cmsbo__sig\,
            ce0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1 => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            co_msb => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sol_msb => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbo => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sil => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbi => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_3137,
            cs_addr_2 => \Pixel_ShiftReg_1:bSR:ctrl_clk_enable\,
            route_si => Net_1596,
            f0_bus_stat_comb => \Pixel_ShiftReg_1:bSR:status_4\,
            f0_blk_stat_comb => \Pixel_ShiftReg_1:bSR:status_3\,
            f1_bus_stat_comb => \Pixel_ShiftReg_1:bSR:status_6\,
            f1_blk_stat_comb => \Pixel_ShiftReg_1:bSR:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ce0__sig\,
            cl0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cl0__sig\,
            z0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.z0__sig\,
            ff0i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ff0__sig\,
            ce1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ce1__sig\,
            cl1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cl1__sig\,
            z1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.z1__sig\,
            ff1i => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.ff1__sig\,
            ci => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.co_msb__sig\,
            sir => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.sol_msb__sig\,
            cfbi => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u2.cfbo__sig\,
            sor => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3.sor__sig\,
            cmsbo => \Pixel_ShiftReg_1:bSR:sC32:BShiftRegDp:u3.cmsbo__sig\);

    Pixel_ISR:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_4214,
            clock => ClockBlock_BUS_CLK);

    \VDAC8_1:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \Sync_2:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => Net_6153_local,
            out => Net_1804);

    VSync_ISR:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Vblank_Signal,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \FreqDiv_1:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => \FreqDiv_1:not_last_reset\,
            clk_en => Net_1133,
            clock_0 => Net_643);

    Net_924:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1) + (main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5) + (!main_1 * main_2 * !main_3 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => Net_924,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => Net_924,
            main_2 => \FreqDiv_1:count_3\,
            main_3 => \FreqDiv_1:count_2\,
            main_4 => \FreqDiv_1:count_1\,
            main_5 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4) + (main_0 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => \FreqDiv_1:count_3\,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_3\,
            main_2 => \FreqDiv_1:count_2\,
            main_3 => \FreqDiv_1:count_1\,
            main_4 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => \FreqDiv_1:count_2\,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_1\,
            main_2 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_4) + (main_0 * main_2 * main_4) + (main_0 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => \FreqDiv_1:count_1\,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \FreqDiv_1:not_last_reset\,
            main_1 => \FreqDiv_1:count_3\,
            main_2 => \FreqDiv_1:count_2\,
            main_3 => \FreqDiv_1:count_1\,
            main_4 => \FreqDiv_1:count_0\);

    \FreqDiv_1:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '1',
            clken_mode => 2)
        PORT MAP(
            q => \FreqDiv_1:count_0\,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \FreqDiv_1:not_last_reset\);

    \PWM_1:PWMUDB:trig_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \PWM_1:PWMUDB:trig_last\,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => Net_924);

    \PWM_1:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2) + (main_1 * main_3 * !main_4)",
            regmode => 1,
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \PWM_1:PWMUDB:runmode_enable\,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => Net_924,
            main_1 => \PWM_1:PWMUDB:control_7\,
            main_2 => \PWM_1:PWMUDB:trig_last\,
            main_3 => \PWM_1:PWMUDB:runmode_enable\,
            main_4 => \PWM_1:PWMUDB:tc_i\);

    Net_2788:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_2788,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:cmp1_eq\,
            main_2 => \PWM_1:PWMUDB:cmp1_less\);

    Net_3681:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '1',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_3681,
            clk_en => Net_1133,
            clock_0 => Net_643,
            main_0 => \PWM_1:PWMUDB:runmode_enable\,
            main_1 => \PWM_1:PWMUDB:cmp2_eq\,
            main_2 => \PWM_1:PWMUDB:cmp2_less\);

    \FreqDiv_2:not_last_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_2:not_last_reset\,
            clock_0 => Net_643,
            main_0 => Net_640,
            main_1 => \FreqDiv_2:not_last_reset\);

    Net_1133:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_2) + (main_0 * main_1 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1133,
            clock_0 => Net_643,
            main_0 => Net_640,
            main_1 => \FreqDiv_2:not_last_reset\,
            main_2 => Net_1133,
            main_3 => \FreqDiv_2:count_0\);

    \FreqDiv_2:count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \FreqDiv_2:count_0\,
            clock_0 => Net_643,
            main_0 => Net_640,
            main_1 => \FreqDiv_2:not_last_reset\);

    \ShiftReg_1:bSR:load_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => \ShiftReg_1:bSR:load_reg\,
            clk_en => Net_2013,
            clock_0 => Net_643,
            main_0 => Net_2788);

    Net_1585:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1585,
            clock_0 => Net_1587,
            main_0 => Net_278,
            main_1 => \PulseConvert_1:in_sample\,
            main_2 => \PulseConvert_1:out_sample\);

    \PulseConvert_1:in_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_1:in_sample\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_278,
            main_1 => \PulseConvert_1:in_sample\,
            main_2 => \PulseConvert_1:out_sample\);

    \PulseConvert_1:out_sample\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \PulseConvert_1:out_sample\,
            clock_0 => Net_1587,
            main_0 => Net_1585,
            main_1 => Net_278,
            main_2 => \PulseConvert_1:in_sample\,
            main_3 => \PulseConvert_1:out_sample\);

    Net_269_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_7,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Net_269_7,
            main_1 => Vblank_Signal,
            main_2 => Net_269_6,
            main_3 => Net_269_5,
            main_4 => Net_269_4,
            main_5 => Net_269_3,
            main_6 => Net_269_2,
            main_7 => Net_269_1,
            main_8 => Net_269_0);

    Net_269_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_6,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_6,
            main_2 => Net_269_5,
            main_3 => Net_269_4,
            main_4 => Net_269_3,
            main_5 => Net_269_2,
            main_6 => Net_269_1,
            main_7 => Net_269_0);

    Net_269_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_5,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_5,
            main_2 => Net_269_4,
            main_3 => Net_269_3,
            main_4 => Net_269_2,
            main_5 => Net_269_1,
            main_6 => Net_269_0);

    Net_269_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_4,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_4,
            main_2 => Net_269_3,
            main_3 => Net_269_2,
            main_4 => Net_269_1,
            main_5 => Net_269_0);

    Net_269_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_3,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_3,
            main_2 => Net_269_2,
            main_3 => Net_269_1,
            main_4 => Net_269_0);

    Net_269_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_2,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_2,
            main_2 => Net_269_1,
            main_3 => Net_269_0);

    Net_269_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_1,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_1,
            main_2 => Net_269_0);

    Net_269_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_269_0,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_269_0);

    Vblank_Signal:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_5 * main_6 * !main_7) + (!main_0 * !main_5 * !main_7 * !main_8) + (main_1) + (main_2) + (!main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Vblank_Signal,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Vblank_Signal,
            main_1 => Net_269_5,
            main_2 => \MODULE_15:g1:a0:gx:u0:gt_7\,
            main_3 => \MODULE_15:g1:a0:gx:u0:lt_5\,
            main_4 => \MODULE_15:g1:a0:gx:u0:gt_2\,
            main_5 => \MODULE_16:g1:a0:gx:u0:gt_7\,
            main_6 => \MODULE_16:g1:a0:gx:u0:lt_5\,
            main_7 => \MODULE_16:g1:a0:gx:u0:gt_5\,
            main_8 => \MODULE_16:g1:a0:gx:u0:gt_2\);

    Net_255_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_7,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_7,
            main_2 => Net_255_6,
            main_3 => Net_255_5,
            main_4 => Net_255_4,
            main_5 => Net_255_3,
            main_6 => Net_255_2,
            main_7 => Net_255_1,
            main_8 => Net_255_0);

    Net_255_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_6,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_6,
            main_2 => Net_255_5,
            main_3 => Net_255_4,
            main_4 => Net_255_3,
            main_5 => Net_255_2,
            main_6 => Net_255_1,
            main_7 => Net_255_0);

    Net_255_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_5,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_5,
            main_2 => Net_255_4,
            main_3 => Net_255_3,
            main_4 => Net_255_2,
            main_5 => Net_255_1,
            main_6 => Net_255_0);

    Net_255_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_4,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_4,
            main_2 => Net_255_3,
            main_3 => Net_255_2,
            main_4 => Net_255_1,
            main_5 => Net_255_0);

    Net_255_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_3,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_3,
            main_2 => Net_255_2,
            main_3 => Net_255_1,
            main_4 => Net_255_0);

    Net_255_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_2,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_2,
            main_2 => Net_255_1,
            main_3 => Net_255_0);

    Net_255_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_1,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_1,
            main_2 => Net_255_0);

    Net_255_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_255_0,
            clock_0 => Net_374,
            main_0 => Net_246,
            main_1 => Net_255_0);

    Net_1658_9:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_9,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_9,
            main_2 => Net_1658_8,
            main_3 => \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_1658_8:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_8,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_8,
            main_2 => \BasicCounter_4:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_1658_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_7,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_7,
            main_2 => Net_1658_6,
            main_3 => Net_1658_5,
            main_4 => Net_1658_4,
            main_5 => Net_1658_3,
            main_6 => Net_1658_2,
            main_7 => Net_1658_1,
            main_8 => Net_1658_0);

    Net_1658_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_6,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_6,
            main_2 => Net_1658_5,
            main_3 => Net_1658_4,
            main_4 => Net_1658_3,
            main_5 => Net_1658_2,
            main_6 => Net_1658_1,
            main_7 => Net_1658_0);

    Net_1658_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_5,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_5,
            main_2 => Net_1658_4,
            main_3 => Net_1658_3,
            main_4 => Net_1658_2,
            main_5 => Net_1658_1,
            main_6 => Net_1658_0);

    Net_1658_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4 * main_5) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_4,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_4,
            main_2 => Net_1658_3,
            main_3 => Net_1658_2,
            main_4 => Net_1658_1,
            main_5 => Net_1658_0);

    Net_1658_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3 * main_4) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_3,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_3,
            main_2 => Net_1658_2,
            main_3 => Net_1658_1,
            main_4 => Net_1658_0);

    Net_1658_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * main_3) + (main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_2,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_2,
            main_2 => Net_1658_1,
            main_3 => Net_1658_0);

    Net_1658_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_1,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_1,
            main_2 => Net_1658_0);

    Net_1658_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1658_0,
            clk_en => open,
            clock_0 => Net_246,
            main_0 => Vblank_Signal,
            main_1 => Net_1658_0);

    Net_477_9:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_9,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_9,
            main_2 => Net_477_8,
            main_3 => \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_477_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_8,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_8,
            main_2 => \BasicCounter_5:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\);

    Net_477_7:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_7,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_7,
            main_2 => Net_477_6,
            main_3 => Net_477_5,
            main_4 => Net_477_4,
            main_5 => Net_477_3,
            main_6 => Net_477_2,
            main_7 => Net_477_1,
            main_8 => Net_477_0);

    Net_477_6:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_6,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_6,
            main_2 => Net_477_5,
            main_3 => Net_477_4,
            main_4 => Net_477_3,
            main_5 => Net_477_2,
            main_6 => Net_477_1,
            main_7 => Net_477_0);

    Net_477_5:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_5,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_5,
            main_2 => Net_477_4,
            main_3 => Net_477_3,
            main_4 => Net_477_2,
            main_5 => Net_477_1,
            main_6 => Net_477_0);

    Net_477_4:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_4,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_4,
            main_2 => Net_477_3,
            main_3 => Net_477_2,
            main_4 => Net_477_1,
            main_5 => Net_477_0);

    Net_477_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3 * main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_3,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_3,
            main_2 => Net_477_2,
            main_3 => Net_477_1,
            main_4 => Net_477_0);

    Net_477_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_2,
            main_2 => Net_477_1,
            main_3 => Net_477_0);

    Net_477_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2) + (main_0 * main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_1,
            main_2 => Net_477_0);

    Net_477_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_477_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_246,
            main_1 => Net_477_0);

    cy_srff_2:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3) + (!main_0 * !main_2 * !main_3 * !main_5 * !main_7) + (!main_0 * !main_3 * !main_5 * main_6) + (main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cy_srff_2,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_477_9,
            main_1 => Net_477_8,
            main_2 => Net_477_2,
            main_3 => cy_srff_2,
            main_4 => Net_4958,
            main_5 => \MODULE_18:g1:a0:gx:u0:gt_8\,
            main_6 => \MODULE_18:g1:a0:gx:u0:lt_5\,
            main_7 => \MODULE_18:g1:a0:gx:u0:gt_5\);

    Net_436_9:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4) + (main_1 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_9,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_9,
            main_2 => Net_436_8,
            main_3 => \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_4 => Net_3553);

    Net_436_8:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3) + (main_1 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_8,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_8,
            main_2 => \BasicCounter_3:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\,
            main_3 => Net_3553);

    Net_436_7:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8 * main_9) + (main_1 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_7,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_7,
            main_2 => Net_436_6,
            main_3 => Net_436_5,
            main_4 => Net_436_4,
            main_5 => Net_436_3,
            main_6 => Net_436_2,
            main_7 => Net_436_1,
            main_8 => Net_436_0,
            main_9 => Net_3553);

    Net_436_6:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7 * main_8) + (main_1 * !main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_6,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_6,
            main_2 => Net_436_5,
            main_3 => Net_436_4,
            main_4 => Net_436_3,
            main_5 => Net_436_2,
            main_6 => Net_436_1,
            main_7 => Net_436_0,
            main_8 => Net_3553);

    Net_436_5:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7) + (main_1 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_5,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_5,
            main_2 => Net_436_4,
            main_3 => Net_436_3,
            main_4 => Net_436_2,
            main_5 => Net_436_1,
            main_6 => Net_436_0,
            main_7 => Net_3553);

    Net_436_4:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4 * main_5 * main_6) + (main_1 * !main_6)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_4,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_4,
            main_2 => Net_436_3,
            main_3 => Net_436_2,
            main_4 => Net_436_1,
            main_5 => Net_436_0,
            main_6 => Net_3553);

    Net_436_3:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4 * main_5) + (main_1 * !main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_3,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_3,
            main_2 => Net_436_2,
            main_3 => Net_436_1,
            main_4 => Net_436_0,
            main_5 => Net_3553);

    Net_436_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3 * main_4) + (main_1 * !main_4)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_2,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_2,
            main_2 => Net_436_1,
            main_3 => Net_436_0,
            main_4 => Net_3553);

    Net_436_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2 * main_3) + (main_1 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_1,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_1,
            main_2 => Net_436_0,
            main_3 => Net_3553);

    Net_436_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_0 * !main_1 * main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_436_0,
            clk_en => Net_1804,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_1802,
            main_1 => Net_436_0,
            main_2 => Net_3553);

    Net_3354_2:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_3354_2,
            clk_en => Net_2776,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_3354_1,
            main_1 => Net_3354_0);

    Net_3354_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_3354_1,
            clk_en => Net_2776,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_3354_0);

    Net_3354_0:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            q => Net_3354_0,
            clk_en => Net_2776,
            clock_0 => ClockBlock_BUS_CLK);

    Net_3330:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (!main_1 * main_2 * main_3 * main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3330,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => Net_3330,
            main_1 => Net_4214,
            main_2 => Net_3354_2,
            main_3 => Net_3354_1,
            main_4 => Net_3354_0);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => \UART_1:BUART:pollcount_0\,
            main_10 => Net_6354_SYNCOUT);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:rx_last\,
            main_9 => Net_6354_SYNCOUT);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => \UART_1:BUART:pollcount_0\,
            main_4 => Net_6354_SYNCOUT);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_0\,
            main_3 => Net_6354_SYNCOUT);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => \UART_1:BUART:pollcount_0\,
            main_7 => Net_6354_SYNCOUT);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_6354_SYNCOUT);

END __DEFAULT__;
