EESchema Schematic File Version 4
LIBS:antboard-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title "STM32 devboard with .05\" headers"
Date "2019-11-26"
Rev "v1.0"
Comp "Tuetuopay"
Comment1 "Root sheet"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 7150 2600 600  1000
U 5DF7E971
F0 "st_link" 50
F1 "st_link.sch" 50
F2 "SWCLK" O L 7150 2800 50 
F3 "SWDIO" B L 7150 2900 50 
F4 "SWRST" O L 7150 3000 50 
F5 "SWO" B L 7150 3100 50 
F6 "TXD" O L 7150 3300 50 
F7 "RXD" I L 7150 3400 50 
$EndSheet
$Sheet
S 3250 1500 1150 4850
U 5DFC2583
F0 "stm32" 50
F1 "stm32.sch" 50
$EndSheet
$Sheet
S 1100 2000 550  2700
U 5E933CA7
F0 "io" 50
F1 "io.sch" 50
F2 "PAOE" B R 1650 2200 50 
F3 "PA0" B R 1650 2300 50 
F4 "PA1" B R 1650 2400 50 
F5 "PA2" B R 1650 2500 50 
F6 "PA3" B R 1650 2600 50 
F7 "PA4" B R 1650 2700 50 
F8 "PA5" B R 1650 2800 50 
F9 "PA6" B R 1650 2900 50 
F10 "PA7" B R 1650 3000 50 
F11 "PA8" B R 1650 3100 50 
F12 "PA9" B R 1650 3200 50 
F13 "PBOE" B R 1650 3350 50 
F14 "PB0" B R 1650 3450 50 
F15 "PB1" B R 1650 3550 50 
F16 "PB2" B R 1650 3650 50 
F17 "PB3" B R 1650 3750 50 
F18 "PB4" B R 1650 3850 50 
F19 "PCOE" B R 1650 4000 50 
F20 "PC0" B R 1650 4100 50 
F21 "PC1" B R 1650 4200 50 
F22 "PC2" B R 1650 4300 50 
F23 "PC3" B R 1650 4400 50 
F24 "PC4" B R 1650 4500 50 
$EndSheet
$Sheet
S 7150 3800 600  900 
U 5EA8F1AB
F0 "io_power" 50
F1 "io_power.sch" 50
F2 "SDA" B L 7150 4000 50 
F3 "SCL" I L 7150 4100 50 
F4 "PAVEN" I L 7150 4300 50 
F5 "PBVEN" I L 7150 4400 50 
F6 "PCVEN" I L 7150 4500 50 
$EndSheet
$EndSCHEMATC
