Mar 07 08:16:46.372 VTTY: Console port: waiting connection on tcp port 5000 for protocol IPv4 (FD 9)
Mar 07 08:16:46.433 slot0: C/H/S settings = 0/4/32
Mar 07 08:16:46.434 slot1: C/H/S settings = 0/4/32
Mar 07 08:16:46.963 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60bf8ba0,JIT on)
Mar 07 08:16:46.963 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 07 08:16:46.993 ROM: Microcode has started.
Mar 07 08:16:46.997 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 08:16:47.072 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60270bf4 (size=2)
Mar 07 08:16:47.072 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007df4,a2=0x6392acb4,a3=0x0000011c)
Mar 07 08:16:47.493 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 07 08:16:47.510 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e4: bus=0,device=0,function=0,reg=0x00
Mar 07 08:16:47.510 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e8: bus=0,device=0,function=0,reg=0x00
Mar 07 08:16:47.510 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c598: bus=0,device=0,function=0,reg=0x08
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x20
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x20
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0xa0
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0xa0
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x04
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x04
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x84
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x84
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x0c
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x0c
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x8c
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x8c
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 07 08:16:47.510 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x10).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x10).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x90).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x90).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x14).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x14).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x94).
Mar 07 08:16:47.511 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x94).
Mar 07 08:16:47.511 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x60279b44 (size=2)
Mar 07 08:16:47.511 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60292370 (size=2)
Mar 07 08:16:47.511 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6029239c (size=2)
Mar 07 08:16:47.511 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602923b0 (size=2)
Mar 07 08:16:47.512 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x602923e4 (size=1)
Mar 07 08:16:47.514 ROM: unhandled syscall 0x0000003e at pc=0x60bf2ab4 (a1=0x80007de4,a2=0x6392ac90,a3=0x000000f8)
Mar 07 08:16:47.514 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007dec,a2=0x6392acb4,a3=0x0000011c)
Mar 07 08:16:48.351 ROM: trying to read bootvar 'BOOT'
Mar 07 08:16:48.351 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 07 08:16:48.351 ROM: trying to read bootvar 'BOOTLDR'
Mar 07 08:16:48.351 ROM: trying to read bootvar 'RSHELF'
Mar 07 08:16:48.351 ROM: trying to read bootvar 'DSHELF'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'DSHELFINFO'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'CHRG_ID'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'SLOTCACHE'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'OVERTEMP'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'DIAG'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Mar 07 08:16:48.352 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 08:16:48.468 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a8d4 (size=2)
Mar 07 08:16:48.468 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090a4c4 (size=1)
Mar 07 08:16:48.468 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a54c (size=1)
Mar 07 08:16:48.468 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a558, value=0x00000000 (size=1)
Mar 07 08:16:48.468 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a564 (size=1)
Mar 07 08:16:48.468 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a574, value=0x00000080 (size=1)
Mar 07 08:16:48.468 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c35c (size=1)
Mar 07 08:16:48.468 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x6090c368, value=0x00000080 (size=1)
Mar 07 08:16:48.468 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c36c (size=1)
Mar 07 08:16:48.525 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 08:16:48.582 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 08:16:48.634 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 08:16:48.686 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 08:16:48.775 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x6090a660, value=0x00000002 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x6090a668, value=0x00000002 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x6090a670, value=0x00000002 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x6090a674, value=0x00000002 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x6090a678, value=0x00000002 (size=1)
Mar 07 08:16:48.833 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x6090a67c, value=0x00000002 (size=1)
Mar 07 08:16:48.834 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090b588 (size=1)
Mar 07 08:16:48.893 CPU0: JIT: partial JIT flush (count=767)
Mar 07 08:16:49.193 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 07 08:16:49.193 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 07 08:16:49.193 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 07 08:16:49.193 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x10
Mar 07 08:16:49.193 NM-4T(1): registers are mapped at 0x4d000000
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x10
Mar 07 08:16:49.193 NM-4T(1): registers are mapped at 0x4d000000
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x14
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x14
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x40
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x40
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x04
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x04
Mar 07 08:16:49.193 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x08
Mar 07 08:16:49.193 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x08
Mar 07 08:16:49.193 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Mar 07 08:16:49.193 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 07 08:16:49.193 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 07 08:16:49.193 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Mar 07 08:16:49.193 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 07 08:16:49.197 NM-4T(1): channel 0 disabled
Mar 07 08:16:49.198 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 07 08:16:49.198 NM-4T(1): channel 0: clock rate set to 2016000
Mar 07 08:16:49.198 NM-4T(1): channel 0 enabled
Mar 07 08:16:49.198 NM-4T(1): unknown command 0x3000c
Mar 07 08:16:49.198 NM-4T(1): channel 0 enabled
Mar 07 08:16:49.199 NM-4T(1): channel 1 disabled
Mar 07 08:16:49.200 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 07 08:16:49.200 NM-4T(1): channel 1: clock rate set to 2016000
Mar 07 08:16:49.200 NM-4T(1): channel 1 enabled
Mar 07 08:16:49.200 NM-4T(1): unknown command 0x3000c
Mar 07 08:16:49.200 NM-4T(1): channel 1 enabled
Mar 07 08:16:49.201 NM-4T(1): channel 2 disabled
Mar 07 08:16:49.201 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 07 08:16:49.201 NM-4T(1): channel 2: clock rate set to 2016000
Mar 07 08:16:49.201 NM-4T(1): channel 2 enabled
Mar 07 08:16:49.201 NM-4T(1): unknown command 0x3000c
Mar 07 08:16:49.201 NM-4T(1): channel 2 enabled
Mar 07 08:16:49.202 NM-4T(1): channel 3 disabled
Mar 07 08:16:49.203 NM-4T(1): channel 3: CRC size set to 0x0002
Mar 07 08:16:49.203 NM-4T(1): channel 3: clock rate set to 2016000
Mar 07 08:16:49.203 NM-4T(1): channel 3 enabled
Mar 07 08:16:49.203 NM-4T(1): unknown command 0x3000c
Mar 07 08:16:49.203 NM-4T(1): channel 3 enabled
Mar 07 08:16:49.203 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 07 08:16:49.203 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 07 08:16:49.204 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 07 08:16:49.204 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x14
Mar 07 08:16:49.204 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x14
Mar 07 08:16:49.204 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x04
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x04
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 07 08:16:49.204 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 07 08:16:49.204 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 07 08:16:49.204 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 07 08:16:49.210 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 08:16:49.210 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 08:16:49.210 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 08:16:49.227 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6026e0e0 (size=2)
Mar 07 08:16:49.230 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 08:16:49.230 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 08:16:49.230 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 08:16:49.342 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 08:16:49.342 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 08:16:49.342 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 08:16:49.371 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 08:16:49.371 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 08:16:49.371 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 08:16:49.378 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 08:16:49.379 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 08:16:49.379 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 08:16:49.379 CPU0: JIT: flushing data structures (compiled pages=896)
Mar 07 08:16:49.492 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 08:16:49.492 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 08:16:49.492 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 08:16:49.882 CPU0: JIT: partial JIT flush (count=743)
Mar 07 08:16:50.147 CPU0: JIT: flushing data structures (compiled pages=937)
Mar 07 08:16:50.590 CPU0: JIT: partial JIT flush (count=694)
Mar 07 08:16:50.869 ROM: trying to read bootvar 'PMDEBUG'
Mar 07 08:16:50.876 ROM: trying to read bootvar 'MONDEBUG'
Mar 07 08:16:51.339 CPU0: JIT: flushing data structures (compiled pages=986)
Mar 07 08:16:51.519 ROM: unhandled syscall 0x0000001a at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392ac00,a3=0x00000068)
Mar 07 08:16:51.519 ROM: unhandled syscall 0x00000009 at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392abbc,a3=0x00000024)
Mar 07 08:16:51.665 CPU0: JIT: partial JIT flush (count=775)
Mar 07 08:16:51.878 NM-4T(1): channel 0 disabled
Mar 07 08:16:51.880 NM-4T(1): channel 1 disabled
Mar 07 08:16:51.880 NM-4T(1): channel 2 disabled
Mar 07 08:16:51.881 NM-4T(1): channel 3 disabled
Mar 07 08:16:51.891 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a894 (size=2)
Mar 07 08:16:51.891 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x6090a89c (size=2)
Mar 07 08:16:52.031 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 07 08:16:52.120 CPU0: JIT: flushing data structures (compiled pages=1010)
Mar 07 08:16:52.402 ROM: trying to set bootvar 'BSI=0'
Mar 07 08:16:52.410 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 07 08:16:52.410 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 07 08:16:52.555 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 07 08:16:52.689 CPU0: JIT: partial JIT flush (count=723)
Mar 07 08:17:15.892 C3725_STOP: stopping simulation.
Mar 07 08:17:15.892 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 07 08:17:15.942 VM: shutdown procedure engaged.
Mar 07 08:17:15.942 VM_OBJECT: Shutdown of object "ns16552"
Mar 07 08:17:15.942 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 07 08:17:15.942 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 07 08:17:15.942 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 07 08:17:15.942 VM_OBJECT: Shutdown of object "rom"
Mar 07 08:17:15.942 DEVICE: Removal of device rom, fd=12, host_addr=0xfe690000, flags=1
Mar 07 08:17:15.942 MMAP: unmapping of device 'rom', fd=12, host_addr=0xfe690000, len=0x200000
Mar 07 08:17:15.943 VM_OBJECT: Shutdown of object "ram"
Mar 07 08:17:15.943 DEVICE: Removal of device ram, fd=11, host_addr=0xeb980000, flags=2
Mar 07 08:17:15.943 MMAP: unmapping of device 'ram', fd=11, host_addr=0xeb980000, len=0x8000000
Mar 07 08:17:16.030 VM_OBJECT: Shutdown of object "gt96100"
Mar 07 08:17:16.030 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 07 08:17:16.030 VM_OBJECT: Shutdown of object "io_fpga"
Mar 07 08:17:16.030 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 07 08:17:16.030 VM_OBJECT: Shutdown of object "ssa"
Mar 07 08:17:16.030 DEVICE: Removal of device ssa, fd=10, host_addr=0xfe890000, flags=2
Mar 07 08:17:16.030 MMAP: unmapping of device 'ssa', fd=10, host_addr=0xfe890000, len=0x7000
Mar 07 08:17:16.030 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 07 08:17:16.030 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 07 08:17:16.030 VM: removing PCI busses.
Mar 07 08:17:16.030 VM: deleting VTTY.
Mar 07 08:17:16.030 VTTY: Console port: closing FD 9
Mar 07 08:17:16.030 VM: deleting system CPUs.
Mar 07 08:17:16.030 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 07 08:17:16.061 VM: shutdown procedure completed.
Mar 07 09:23:39.695 VTTY: Console port: waiting connection on tcp port 5000 for protocol IPv4 (FD 12)
Mar 07 09:23:39.976 slot0: C/H/S settings = 0/4/32
Mar 07 09:23:39.980 slot1: C/H/S settings = 0/4/32
Mar 07 09:23:41.865 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60bf8ba0,JIT on)
Mar 07 09:23:41.865 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 07 09:23:41.917 ROM: Microcode has started.
Mar 07 09:23:41.964 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 09:23:42.527 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60270bf4 (size=2)
Mar 07 09:23:42.528 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007df4,a2=0x6392acb4,a3=0x0000011c)
Mar 07 09:23:44.742 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 07 09:23:44.949 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e4: bus=0,device=0,function=0,reg=0x00
Mar 07 09:23:44.950 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e8: bus=0,device=0,function=0,reg=0x00
Mar 07 09:23:44.950 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c598: bus=0,device=0,function=0,reg=0x08
Mar 07 09:23:44.952 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 07 09:23:44.952 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 07 09:23:44.952 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 07 09:23:44.952 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 07 09:23:44.952 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 07 09:23:44.953 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 07 09:23:44.953 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 07 09:23:44.953 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 07 09:23:44.953 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x20
Mar 07 09:23:44.954 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x20
Mar 07 09:23:44.955 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0xa0
Mar 07 09:23:44.955 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0xa0
Mar 07 09:23:44.956 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x04
Mar 07 09:23:44.956 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x04
Mar 07 09:23:44.957 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x84
Mar 07 09:23:44.957 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x84
Mar 07 09:23:44.957 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x0c
Mar 07 09:23:44.957 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x0c
Mar 07 09:23:44.957 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x8c
Mar 07 09:23:44.957 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x8c
Mar 07 09:23:44.958 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 07 09:23:44.958 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 07 09:23:44.958 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 07 09:23:44.958 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x10).
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x10).
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x90).
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x90).
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x14).
Mar 07 09:23:44.960 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x14).
Mar 07 09:23:44.961 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x94).
Mar 07 09:23:44.961 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x94).
Mar 07 09:23:44.961 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x60279b44 (size=2)
Mar 07 09:23:44.961 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60292370 (size=2)
Mar 07 09:23:44.962 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6029239c (size=2)
Mar 07 09:23:44.962 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602923b0 (size=2)
Mar 07 09:23:44.983 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x602923e4 (size=1)
Mar 07 09:23:45.004 ROM: unhandled syscall 0x0000003e at pc=0x60bf2ab4 (a1=0x80007de4,a2=0x6392ac90,a3=0x000000f8)
Mar 07 09:23:45.005 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007dec,a2=0x6392acb4,a3=0x0000011c)
Mar 07 09:23:54.239 ROM: trying to read bootvar 'BOOT'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'BOOTLDR'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'RSHELF'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'DSHELF'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'DSHELFINFO'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 07 09:23:54.239 ROM: trying to read bootvar 'CHRG_ID'
Mar 07 09:23:54.240 ROM: trying to read bootvar 'SLOTCACHE'
Mar 07 09:23:54.240 ROM: trying to read bootvar 'OVERTEMP'
Mar 07 09:23:54.241 ROM: trying to read bootvar 'DIAG'
Mar 07 09:23:54.241 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Mar 07 09:23:54.243 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 09:23:55.572 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a8d4 (size=2)
Mar 07 09:23:55.573 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090a4c4 (size=1)
Mar 07 09:23:55.573 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a54c (size=1)
Mar 07 09:23:55.573 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a558, value=0x00000000 (size=1)
Mar 07 09:23:55.573 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a564 (size=1)
Mar 07 09:23:55.573 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a574, value=0x00000080 (size=1)
Mar 07 09:23:55.574 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c35c (size=1)
Mar 07 09:23:55.574 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x6090c368, value=0x00000080 (size=1)
Mar 07 09:23:55.574 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c36c (size=1)
Mar 07 09:23:56.245 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:23:56.768 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:23:57.330 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:23:57.848 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:23:58.514 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x6090a660, value=0x00000002 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x6090a668, value=0x00000002 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x6090a670, value=0x00000002 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x6090a674, value=0x00000002 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x6090a678, value=0x00000002 (size=1)
Mar 07 09:23:58.912 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x6090a67c, value=0x00000002 (size=1)
Mar 07 09:23:58.913 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090b588 (size=1)
Mar 07 09:23:59.261 CPU0: JIT: partial JIT flush (count=766)
Mar 07 09:24:00.660 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 07 09:24:00.660 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 07 09:24:00.660 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 07 09:24:00.660 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 07 09:24:00.661 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x10
Mar 07 09:24:00.662 NM-4T(1): registers are mapped at 0x4d000000
Mar 07 09:24:00.662 CPU0: PCI: write request (data=0x4d000000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x10
Mar 07 09:24:00.662 NM-4T(1): registers are mapped at 0x4d000000
Mar 07 09:24:00.663 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x14
Mar 07 09:24:00.663 CPU0: PCI: write request (data=0x4d002000) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x14
Mar 07 09:24:00.663 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x40
Mar 07 09:24:00.663 CPU0: PCI: write request (data=0x00000008) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x40
Mar 07 09:24:00.663 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 07 09:24:00.664 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 07 09:24:00.665 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x04
Mar 07 09:24:00.665 CPU0: PCI: write request (data=0x00000006) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x04
Mar 07 09:24:00.666 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x08
Mar 07 09:24:00.666 CPU0: PCI: read request for device 'NM-4T(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x08
Mar 07 09:24:00.666 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0600
Mar 07 09:24:00.668 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 07 09:24:00.669 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 07 09:24:00.669 CPU0: PCI: write request (data=0x0000f800) for device 'NM-4T(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 07 09:24:00.669 NM-4T(1): channel 0: unknown value for CRC ctrl reg 0x0000
Mar 07 09:24:00.669 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 07 09:24:00.682 NM-4T(1): channel 0 disabled
Mar 07 09:24:00.683 NM-4T(1): channel 0: CRC size set to 0x0002
Mar 07 09:24:00.683 NM-4T(1): channel 0: clock rate set to 2016000
Mar 07 09:24:00.683 NM-4T(1): channel 0 enabled
Mar 07 09:24:00.683 NM-4T(1): unknown command 0x3000c
Mar 07 09:24:00.683 NM-4T(1): channel 0 enabled
Mar 07 09:24:00.686 NM-4T(1): channel 1 disabled
Mar 07 09:24:00.687 NM-4T(1): channel 1: CRC size set to 0x0002
Mar 07 09:24:00.687 NM-4T(1): channel 1: clock rate set to 2016000
Mar 07 09:24:00.687 NM-4T(1): channel 1 enabled
Mar 07 09:24:00.687 NM-4T(1): unknown command 0x3000c
Mar 07 09:24:00.687 NM-4T(1): channel 1 enabled
Mar 07 09:24:00.689 NM-4T(1): channel 2 disabled
Mar 07 09:24:00.690 NM-4T(1): channel 2: CRC size set to 0x0002
Mar 07 09:24:00.690 NM-4T(1): channel 2: clock rate set to 2016000
Mar 07 09:24:00.690 NM-4T(1): channel 2 enabled
Mar 07 09:24:00.690 NM-4T(1): unknown command 0x3000c
Mar 07 09:24:00.690 NM-4T(1): channel 2 enabled
Mar 07 09:24:00.693 NM-4T(1): channel 3 disabled
Mar 07 09:24:00.694 NM-4T(1): channel 3: CRC size set to 0x0002
Mar 07 09:24:00.694 NM-4T(1): channel 3: clock rate set to 2016000
Mar 07 09:24:00.694 NM-4T(1): channel 3 enabled
Mar 07 09:24:00.694 NM-4T(1): unknown command 0x3000c
Mar 07 09:24:00.694 NM-4T(1): channel 3 enabled
Mar 07 09:24:00.694 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 07 09:24:00.694 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 07 09:24:00.695 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 07 09:24:00.695 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x14
Mar 07 09:24:00.695 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x4d800000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x14
Mar 07 09:24:00.695 NM-1FE-TX(2): registers are mapped at 0x4d800000
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x04
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x00000006) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x04
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 07 09:24:00.695 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f4: bus=0,device=10,function=0,reg=0x00
Mar 07 09:24:00.695 CPU0: PCI: read request for device 'NM-1FE-TX(2)' at pc=0x6027c7f8: bus=0,device=10,function=0,reg=0x00
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6c0: bus=0,device=10,function=0,reg=0x0c
Mar 07 09:24:00.695 CPU0: PCI: write request (data=0x00004000) for device 'NM-1FE-TX(2)' at pc=0x6027c6cc: bus=0,device=10,function=0,reg=0x0c
Mar 07 09:24:00.709 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 09:24:00.709 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 09:24:00.709 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 09:24:00.787 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6026e0e0 (size=2)
Mar 07 09:24:00.801 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 09:24:00.801 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 09:24:00.801 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 09:24:01.171 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 09:24:01.171 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 09:24:01.171 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 09:24:01.318 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 09:24:01.318 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 09:24:01.318 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 09:24:01.346 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 09:24:01.346 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 09:24:01.346 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 09:24:01.347 CPU0: JIT: flushing data structures (compiled pages=896)
Mar 07 09:24:01.672 NM-1FE-TX(2): fetching init block at address 0x07e131e0
Mar 07 09:24:01.672 NM-1FE-TX(2): rx_ring = 0x07e13240 (64), tx_ring = 0x07e13680 (128)
Mar 07 09:24:01.672 NM-1FE-TX(2): CSR0 = 0x0101
Mar 07 09:24:03.395 CPU0: JIT: partial JIT flush (count=745)
Mar 07 09:24:04.422 CPU0: JIT: flushing data structures (compiled pages=936)
Mar 07 09:24:06.526 CPU0: JIT: partial JIT flush (count=696)
Mar 07 09:24:08.109 ROM: trying to read bootvar 'PMDEBUG'
Mar 07 09:24:08.121 ROM: trying to read bootvar 'MONDEBUG'
Mar 07 09:24:10.281 CPU0: JIT: flushing data structures (compiled pages=986)
Mar 07 09:24:11.262 ROM: unhandled syscall 0x0000001a at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392ac00,a3=0x00000068)
Mar 07 09:24:11.264 ROM: unhandled syscall 0x00000009 at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392abbc,a3=0x00000024)
Mar 07 09:24:12.729 CPU0: JIT: partial JIT flush (count=773)
Mar 07 09:24:14.498 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 07 09:24:14.942 NM-4T(1): channel 0 disabled
Mar 07 09:24:14.945 NM-4T(1): channel 1 disabled
Mar 07 09:24:14.946 NM-4T(1): channel 2 disabled
Mar 07 09:24:14.954 NM-4T(1): channel 3 disabled
Mar 07 09:24:15.010 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a894 (size=2)
Mar 07 09:24:15.010 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x6090a89c (size=2)
Mar 07 09:24:15.140 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 07 09:24:15.181 CPU0: JIT: flushing data structures (compiled pages=1030)
Mar 07 09:24:17.062 ROM: trying to set bootvar 'BSI=0'
Mar 07 09:24:17.081 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 07 09:24:17.081 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 07 09:24:17.409 CPU0: JIT: partial JIT flush (count=719)
Mar 07 09:28:56.282 ROM: trying to set bootvar 'RANDOM_NUM=1557630030'
Mar 07 09:30:16.107 C3725_STOP: stopping simulation.
Mar 07 09:30:16.107 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 07 09:30:16.231 VM: shutdown procedure engaged.
Mar 07 09:30:16.231 VM_OBJECT: Shutdown of object "slot1"
Mar 07 09:30:16.231 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Mar 07 09:30:16.231 VM_OBJECT: Shutdown of object "slot0"
Mar 07 09:30:16.231 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Mar 07 09:30:16.231 VM_OBJECT: Shutdown of object "ns16552"
Mar 07 09:30:16.231 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 07 09:30:16.231 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 07 09:30:16.231 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 07 09:30:16.232 VM_OBJECT: Shutdown of object "rom"
Mar 07 09:30:16.232 DEVICE: Removal of device rom, fd=19, host_addr=0xfe730000, flags=1
Mar 07 09:30:16.232 MMAP: unmapping of device 'rom', fd=19, host_addr=0xfe730000, len=0x200000
Mar 07 09:30:16.232 VM_OBJECT: Shutdown of object "ram"
Mar 07 09:30:16.232 DEVICE: Removal of device ram, fd=18, host_addr=0xe5c70000, flags=2
Mar 07 09:30:16.232 MMAP: unmapping of device 'ram', fd=18, host_addr=0xe5c70000, len=0x8000000
Mar 07 09:30:16.346 VM_OBJECT: Shutdown of object "gt96100"
Mar 07 09:30:16.347 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 07 09:30:16.348 VM_OBJECT: Shutdown of object "io_fpga"
Mar 07 09:30:16.349 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 07 09:30:16.349 VM_OBJECT: Shutdown of object "ssa"
Mar 07 09:30:16.349 DEVICE: Removal of device ssa, fd=17, host_addr=0xfe930000, flags=2
Mar 07 09:30:16.349 MMAP: unmapping of device 'ssa', fd=17, host_addr=0xfe930000, len=0x7000
Mar 07 09:30:16.350 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 07 09:30:16.350 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 07 09:30:16.351 VM: removing PCI busses.
Mar 07 09:30:16.351 VM: deleting VTTY.
Mar 07 09:30:16.351 VTTY: Console port: closing FD 12
Mar 07 09:30:16.351 VM: deleting system CPUs.
Mar 07 09:30:16.352 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 07 09:30:16.508 VM: shutdown procedure completed.
Mar 07 09:33:07.719 VTTY: Console port: waiting connection on tcp port 5000 for protocol IPv4 (FD 12)
Mar 07 09:33:07.767 slot0: C/H/S settings = 0/4/32
Mar 07 09:33:07.768 slot1: C/H/S settings = 0/4/32
Mar 07 09:33:08.272 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60bf8ba0,JIT on)
Mar 07 09:33:08.272 CPU0: CPU_STATE: Starting CPU (old state=2)...
Mar 07 09:33:08.327 ROM: Microcode has started.
Mar 07 09:33:08.333 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 09:33:08.425 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x60270bf4 (size=2)
Mar 07 09:33:08.425 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007df4,a2=0x6392acb4,a3=0x0000011c)
Mar 07 09:33:08.886 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 07 09:33:08.908 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e4: bus=0,device=0,function=0,reg=0x00
Mar 07 09:33:08.908 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c7e8: bus=0,device=0,function=0,reg=0x00
Mar 07 09:33:08.908 CPU0: PCI: read request for device 'gt96100' at pc=0x6027c598: bus=0,device=0,function=0,reg=0x08
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x20
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x20
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0xa0
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0xa0
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x04
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x04
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x84
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x84
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x0c
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x0c
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x8c
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x8c
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x10
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x10
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x90
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x90
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x14
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x14
Mar 07 09:33:08.908 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e0: bus=0,device=0,function=0,reg=0x94
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6027c6e4: bus=0,device=0,function=0,reg=0x94
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x10).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x10).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x90).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x90).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x14).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x14).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e0 (bus=0,device=0,function=1,reg=0x94).
Mar 07 09:33:08.909 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6027c6e4 (bus=0,device=0,function=1,reg=0x94).
Mar 07 09:33:08.909 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x60279b44 (size=2)
Mar 07 09:33:08.910 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x60292370 (size=2)
Mar 07 09:33:08.910 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6029239c (size=2)
Mar 07 09:33:08.910 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602923b0 (size=2)
Mar 07 09:33:08.910 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x602923e4 (size=1)
Mar 07 09:33:08.914 ROM: unhandled syscall 0x0000003e at pc=0x60bf2ab4 (a1=0x80007de4,a2=0x6392ac90,a3=0x000000f8)
Mar 07 09:33:08.914 ROM: unhandled syscall 0x00000047 at pc=0x60bf2ab4 (a1=0x80007dec,a2=0x6392acb4,a3=0x0000011c)
Mar 07 09:33:10.386 ROM: trying to read bootvar 'BOOT'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'CONFIG_FILE'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'BOOTLDR'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'RSHELF'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'DSHELF'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'DSHELFINFO'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'RESET_COUNTER'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'CHRG_ID'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'SLOTCACHE'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'OVERTEMP'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'DIAG'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'DIAMETER_ORIGIN_ID'
Mar 07 09:33:10.386 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 09:33:10.596 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a8d4 (size=2)
Mar 07 09:33:10.596 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090a4c4 (size=1)
Mar 07 09:33:10.596 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a54c (size=1)
Mar 07 09:33:10.597 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a558, value=0x00000000 (size=1)
Mar 07 09:33:10.597 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x6090a564 (size=1)
Mar 07 09:33:10.597 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x6090a574, value=0x00000080 (size=1)
Mar 07 09:33:10.597 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c35c (size=1)
Mar 07 09:33:10.597 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x6090c368, value=0x00000080 (size=1)
Mar 07 09:33:10.597 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c36c (size=1)
Mar 07 09:33:10.726 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:33:10.874 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:33:11.020 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:33:11.153 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:33:11.292 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x6090c398 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x6090a660, value=0x00000002 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x6090a668, value=0x00000002 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x6090a670, value=0x00000002 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x6090a674, value=0x00000002 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x6090a678, value=0x00000002 (size=1)
Mar 07 09:33:11.395 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x6090a67c, value=0x00000002 (size=1)
Mar 07 09:33:11.396 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x6090b588 (size=1)
Mar 07 09:33:11.501 CPU0: JIT: partial JIT flush (count=767)
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x00
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x00
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x4d000000) for device 'NM-16ESW(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x10
Mar 07 09:33:12.088 NM-16ESW(1): BCM5600 registers are mapped at 0x4d000000
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x4d000000) for device 'NM-16ESW(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x10
Mar 07 09:33:12.088 NM-16ESW(1): BCM5600 registers are mapped at 0x4d000000
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x00000046) for device 'NM-16ESW(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x04
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x00000046) for device 'NM-16ESW(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x04
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x00004000) for device 'NM-16ESW(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x0c
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x00004000) for device 'NM-16ESW(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x0c
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x40
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x40
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x00000000) for device 'NM-16ESW(1)' at pc=0x6027c6c0: bus=0,device=6,function=0,reg=0x40
Mar 07 09:33:12.088 CPU0: PCI: write request (data=0x00000000) for device 'NM-16ESW(1)' at pc=0x6027c6cc: bus=0,device=6,function=0,reg=0x40
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f4: bus=0,device=6,function=0,reg=0x08
Mar 07 09:33:12.088 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6027c7f8: bus=0,device=6,function=0,reg=0x08
Mar 07 09:33:12.102 NM-16ESW(1): unknown opcode 0x00000016 (cmd=0x58614000)
Mar 07 09:33:12.355 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6026e0e0 (size=2)
Mar 07 09:33:12.621 CPU0: JIT: flushing data structures (compiled pages=906)
Mar 07 09:33:13.470 CPU0: JIT: partial JIT flush (count=744)
Mar 07 09:33:13.885 CPU0: JIT: flushing data structures (compiled pages=959)
Mar 07 09:33:14.854 CPU0: JIT: partial JIT flush (count=694)
Mar 07 09:33:15.387 ROM: trying to read bootvar 'PMDEBUG'
Mar 07 09:33:15.398 ROM: trying to read bootvar 'MONDEBUG'
Mar 07 09:33:16.396 CPU0: JIT: flushing data structures (compiled pages=1009)
Mar 07 09:33:18.812 ROM: unhandled syscall 0x0000001a at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392ac00,a3=0x00000068)
Mar 07 09:33:18.812 ROM: unhandled syscall 0x00000009 at pc=0x60bf2ab4 (a1=0x6626cb14,a2=0x6392abbc,a3=0x00000024)
Mar 07 09:33:19.469 CPU0: JIT: partial JIT flush (count=768)
Mar 07 09:33:21.767 ROM: trying to read bootvar 'RANDOM_NUM'
Mar 07 09:33:22.096 CPU0: JIT: flushing data structures (compiled pages=1132)
Mar 07 09:33:22.359 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6090a894 (size=2)
Mar 07 09:33:22.359 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x6090a89c (size=2)
Mar 07 09:33:22.947 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Mar 07 09:33:25.404 CPU0: JIT: partial JIT flush (count=721)
Mar 07 09:33:27.969 ROM: trying to set bootvar 'BSI=0'
Mar 07 09:33:27.988 ROM: trying to read bootvar 'RET_2_RCALTS'
Mar 07 09:33:27.988 ROM: trying to set bootvar 'RET_2_RCALTS='
Mar 07 09:33:28.180 CPU0: JIT: flushing data structures (compiled pages=1279)
Mar 07 09:34:40.184 ROM: trying to set bootvar 'RANDOM_NUM=1073214352'
Mar 07 09:38:51.253 VTTY: Console port is now connected (accept_fd=12,conn_fd=26)
Mar 07 09:40:03.330 CPU0: JIT: partial JIT flush (count=562)
Mar 07 09:40:35.397 ROM: trying to read bootvar 'WARM_REBOOT'
Mar 07 09:40:35.398 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Mar 07 09:40:35.595 CPU0: JIT: flushing data structures (compiled pages=1351)
Mar 07 09:40:54.626 CPU0: JIT: partial JIT flush (count=733)
Mar 07 09:40:56.878 CPU0: JIT: flushing data structures (compiled pages=1352)
Mar 07 09:41:05.523 CPU0: JIT: partial JIT flush (count=737)
Mar 07 09:41:44.323 CPU0: JIT: flushing data structures (compiled pages=1393)
Mar 07 09:41:47.108 CPU0: JIT: partial JIT flush (count=794)
Mar 07 09:47:47.256 C3725_STOP: stopping simulation.
Mar 07 09:47:47.256 CPU0: CPU_STATE: Halting CPU (old state=0)...
Mar 07 09:47:47.490 VM: shutdown procedure engaged.
Mar 07 09:47:47.490 VM_OBJECT: Shutdown of object "slot1"
Mar 07 09:47:47.490 DEVICE: Removal of device slot1, fd=-1, host_addr=0x0, flags=2
Mar 07 09:47:47.490 VM_OBJECT: Shutdown of object "slot0"
Mar 07 09:47:47.490 DEVICE: Removal of device slot0, fd=-1, host_addr=0x0, flags=2
Mar 07 09:47:47.490 VM_OBJECT: Shutdown of object "ns16552"
Mar 07 09:47:47.490 DEVICE: Removal of device ns16552, fd=-1, host_addr=0x0, flags=0
Mar 07 09:47:47.490 VM_OBJECT: Shutdown of object "mem_bswap"
Mar 07 09:47:47.490 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Mar 07 09:47:47.490 VM_OBJECT: Shutdown of object "rom"
Mar 07 09:47:47.490 DEVICE: Removal of device rom, fd=19, host_addr=0xfe730000, flags=1
Mar 07 09:47:47.490 MMAP: unmapping of device 'rom', fd=19, host_addr=0xfe730000, len=0x200000
Mar 07 09:47:47.490 VM_OBJECT: Shutdown of object "ram"
Mar 07 09:47:47.490 DEVICE: Removal of device ram, fd=18, host_addr=0xdff60000, flags=2
Mar 07 09:47:47.490 MMAP: unmapping of device 'ram', fd=18, host_addr=0xdff60000, len=0x8000000
Mar 07 09:47:47.585 VM_OBJECT: Shutdown of object "gt96100"
Mar 07 09:47:47.585 DEVICE: Removal of device gt96100, fd=-1, host_addr=0x0, flags=0
Mar 07 09:47:47.585 VM_OBJECT: Shutdown of object "io_fpga"
Mar 07 09:47:47.585 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Mar 07 09:47:47.585 VM_OBJECT: Shutdown of object "ssa"
Mar 07 09:47:47.586 DEVICE: Removal of device ssa, fd=17, host_addr=0xfe930000, flags=2
Mar 07 09:47:47.586 MMAP: unmapping of device 'ssa', fd=17, host_addr=0xfe930000, len=0x7000
Mar 07 09:47:47.586 VM_OBJECT: Shutdown of object "remote_ctrl"
Mar 07 09:47:47.586 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Mar 07 09:47:47.586 VM: removing PCI busses.
Mar 07 09:47:47.586 VM: deleting VTTY.
Mar 07 09:47:47.593 VTTY: Console port: closing FD 12
Mar 07 09:47:47.594 VM: deleting system CPUs.
Mar 07 09:47:47.594 CPU0: CPU_STATE: Halting CPU (old state=1)...
Mar 07 09:47:47.731 VM: shutdown procedure completed.
