

================================================================
== Vitis HLS Report for 'forward_Pipeline_VITIS_LOOP_60_1'
================================================================
* Date:           Sat Jun 10 16:44:16 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        forward
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1097|     1097|  3.656 us|  3.656 us|  1097|  1097|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |     1095|     1095|        73|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 73


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 73
* Pipeline : 1
  Pipeline-0 : II = 1, D = 73, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%v23 = alloca i32 1"   --->   Operation 76 'alloca' 'v23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %v29, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem, void @empty_7, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln"   --->   Operation 79 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%v25_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v25"   --->   Operation 80 'read' 'v25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %v23"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%v23_1 = load i11 %v23" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 83 'load' 'v23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 85 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.61ns)   --->   "%icmp_ln60 = icmp_eq  i11 %v23_1, i11 1024" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60]   --->   Operation 86 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.73ns)   --->   "%add_ln60 = add i11 %v23_1, i11 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60]   --->   Operation 88 'add' 'add_ln60' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %for.inc.i.split, void %_Z13forward_node2PA1_A32_A32_fPA1024_f.exit.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60]   --->   Operation 89 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %v23_1, i32 5, i32 9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 90 'partselect' 'tmp_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %tmp_2, i7 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 91 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i12 %shl_ln" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 92 'zext' 'zext_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i11 %v23_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 93 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln61_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln61, i2 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 94 'bitconcatenate' 'shl_ln61_2' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i7 %shl_ln61_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 95 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61 = add i64 %zext_ln61_1, i64 %v25_read" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 96 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln61_1 = add i64 %add_ln61, i64 %zext_ln61" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 97 'add' 'add_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln61_1, i32 3, i32 63" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 98 'partselect' 'trunc_ln61_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.38ns)   --->   "%store_ln60 = store i11 %add_ln60, i11 %v23" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60]   --->   Operation 99 'store' 'store_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i61 %trunc_ln61_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 100 'sext' 'sext_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i64 %gmem, i64 %sext_ln61" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 101 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [70/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 103 [69/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 103 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 104 [68/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.43>
ST_5 : Operation 105 [67/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 105 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 106 [66/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.43>
ST_7 : Operation 107 [65/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.43>
ST_8 : Operation 108 [64/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.43>
ST_9 : Operation 109 [63/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.43>
ST_10 : Operation 110 [62/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.43>
ST_11 : Operation 111 [61/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.43>
ST_12 : Operation 112 [60/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.43>
ST_13 : Operation 113 [59/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.43>
ST_14 : Operation 114 [58/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.43>
ST_15 : Operation 115 [57/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.43>
ST_16 : Operation 116 [56/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.43>
ST_17 : Operation 117 [55/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.43>
ST_18 : Operation 118 [54/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.43>
ST_19 : Operation 119 [53/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.43>
ST_20 : Operation 120 [52/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.43>
ST_21 : Operation 121 [51/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.43>
ST_22 : Operation 122 [50/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.43>
ST_23 : Operation 123 [49/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.43>
ST_24 : Operation 124 [48/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.43>
ST_25 : Operation 125 [47/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.43>
ST_26 : Operation 126 [46/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.43>
ST_27 : Operation 127 [45/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 128 [44/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 129 [43/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 130 [42/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 131 [41/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 132 [40/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 133 [39/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 134 [38/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 135 [37/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 136 [36/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 137 [35/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 138 [34/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 139 [33/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 140 [32/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 141 [31/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 142 [30/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 143 [29/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 144 [28/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 145 [27/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 146 [26/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 147 [25/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 148 [24/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 149 [23/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 150 [22/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 151 [21/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 152 [20/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 153 [19/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 154 [18/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 155 [17/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 156 [16/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 157 [15/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 158 [14/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 159 [13/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 160 [12/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 161 [11/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 162 [10/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 163 [9/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 163 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 164 [8/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 165 [7/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 165 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 166 [6/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 167 [5/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 167 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 168 [4/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 169 [3/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 169 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 170 [2/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 171 [1/70] (2.43ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i64P1A, i64 %gmem_addr, i32 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 171 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i11 %v23_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 172 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln61_1, i2 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 173 'bitconcatenate' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 174 [1/1] (2.43ns)   --->   "%gmem_addr_read = read i64 @_ssdm_op_Read.m_axi.i64P1A, i64 %gmem_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 174 'read' 'gmem_addr_read' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 175 [1/1] (0.57ns)   --->   "%add_ln61_2 = add i3 %trunc_ln_read, i3 %trunc_ln61_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 175 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 186 'ret' 'ret_ln0' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 73 <SV = 72> <Delay = 2.29>
ST_73 : Operation 176 [1/1] (0.00ns)   --->   "%v23_cast4 = zext i11 %v23_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 176 'zext' 'v23_cast4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 177 [1/1] (0.00ns)   --->   "%v29_addr = getelementptr i32 %v29, i64 0, i64 %v23_cast4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:62]   --->   Operation 177 'getelementptr' 'v29_addr' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60]   --->   Operation 178 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln61_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln61_2, i3 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 179 'bitconcatenate' 'shl_ln61_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i6 %shl_ln61_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 180 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (1.09ns)   --->   "%lshr_ln61 = lshr i64 %gmem_addr_read, i64 %zext_ln61_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 181 'lshr' 'lshr_ln61' <Predicate = true> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln61_4 = trunc i64 %lshr_ln61" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 182 'trunc' 'trunc_ln61_4' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 183 [1/1] (0.00ns)   --->   "%v24 = bitcast i32 %trunc_ln61_4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61]   --->   Operation 183 'bitcast' 'v24' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 184 [1/1] (1.20ns)   --->   "%store_ln62 = store i32 %v24, i10 %v29_addr" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:62]   --->   Operation 184 'store' 'store_ln62' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_73 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln60 = br void %for.inc.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60]   --->   Operation 185 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.12ns
The critical path consists of the following:
	'alloca' operation ('v23') [5]  (0 ns)
	'load' operation ('v23', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on local variable 'v23' [13]  (0 ns)
	'add' operation ('add_ln60', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60) [18]  (0.735 ns)
	'store' operation ('store_ln60', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60) of variable 'add_ln60', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:60 on local variable 'v23' [46]  (0.387 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [36]  (0 ns)
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 4>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 9>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 10>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 11>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 12>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 13>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 14>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 15>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 16>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 17>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 18>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 20>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 21>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 22>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 23>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 24>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 25>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 26>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 27>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [37]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) on port 'gmem' (/mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [38]  (2.43 ns)

 <State 73>: 2.3ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln61', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61) [42]  (1.1 ns)
	'store' operation ('store_ln62', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:62) of variable 'v24', /mnt/shared/home/tz32/scalehls_vitis_test/src/forward.cpp:61 on array 'v29' [45]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
