verilog xil_defaultlib  \
"../../../../CW.gen/sources_1/ip/Head_Bullet/sim/Head_Bullet.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
