<!DOCTYPE html>

<html>
	<head>
	<link rel="stylesheet" type="text/css" href="../style.css">
	</head>


	<body>
		<a href="../index.html">main</a>
		<a href="../index.html">go back</a>

		<br>
		<br>
		<br>
		<br>
		list ordered chronologically from newest to oldest by project start <br>

		<ul>
			<li> 
				<h2> <a href="./p16b3x.html">16b3x CPU</a> </h2>
				date: 2023-04 to 2023-09 ; 2023-12 to 2024-01 ; 2024-04 to 2024-05 <br>
				desc: third CPU design, vastly more complicated than previous designs ; implemented cache, pipelining, out of order execution <br>
				proj: <a href="https://github.com/sarvl/16b3x">https://github.com/sarvl/16b3x</a><br> 
			</li>
			<li> 
				<h2> <a href="./p16b2x.html">16b2x CPU</a> </h2>
				date: 2022-05 ; 2023-01 ; 2023-04  <br>
				desc: second CPU design, mostly fixes from previous designs ; implemented unified memory ; first CPU written in VHDL <br>
				proj: <a href="https://github.com/sarvl/16b2x">https://github.com/sarvl/16b2x</a><br> 
			</li>
			<li> 
				<h2> <a href="./p16b1x.html">16b1x CPU</a> </h2>
				date: 2022-02-22 (yes, single day) <br>
				desc: first CPU ever done, HEAVILY inspired by <a href="../Knowledge/resources.html#computer_architecture>lectures>ucb_cs61c">UCB CS61C</a>, contains massive mistakes and bad design decisions <br>
				proj: <a href="https://github.com/sarvl/16b1x">https://github.com/sarvl/16b1x</a><br> 
			</li>
		</ul>

		<a href="../index.html">main</a>
		<a href="../index.html">go back</a>
	</body>
</html>
