{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1439656071309 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_EP2C EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGA_EP2C\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1439656071377 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439656071499 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1439656071499 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\|_clk0 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1439656071642 ""}  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1439656071642 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1439656071742 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439656072150 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439656072150 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1439656072150 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1439656072150 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 2932 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1439656072160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 2934 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1439656072160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 2936 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1439656072160 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 2938 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1439656072160 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1439656072160 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1439656072164 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "492 " "TimeQuest Timing Analyzer is analyzing 492 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1439656073590 ""}
{ "Info" "ISTA_SDC_FOUND" "FPGA_EP2C.sdc " "Reading SDC File: 'FPGA_EP2C.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1439656073601 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25M clk_25M " "create_clock -period 40.000 -waveform \{0.000 20.000\} -name clk_25M clk_25M" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073620 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst10\|inst2\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst10\|inst2\|altpll_component\|pll\|clk\[0\]\} \{inst10\|inst2\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{inst10\|inst2\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{inst10\|inst2\|altpll_component\|pll\|clk\[0\]\} \{inst10\|inst2\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073620 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1439656073620 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1439656073621 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FPGA_EP2C.sdc 38 clk_24M port " "Ignored filter at FPGA_EP2C.sdc(38): clk_24M could not be matched with a port" {  } { { "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.sdc" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1439656073621 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay FPGA_EP2C.sdc 38 Argument <from> is an empty collection " "Ignored set_max_delay at FPGA_EP2C.sdc(38): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay 5.000ns -from \[get_ports \{clk_24M\}\] -to \[get_ports \{BUF_1\}\] " "set_max_delay 5.000ns -from \[get_ports \{clk_24M\}\] -to \[get_ports \{BUF_1\}\]" {  } { { "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.sdc" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073623 ""}  } { { "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.sdc" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1439656073623 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|getFreq_equal:inst16\|isCount " "Node: FREQs:inst1\|getFreq_equal:inst16\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073655 "|FPGA_EP2C|FREQs:inst1|getFreq_equal:inst16|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_channel_a1 " "Node: clk_channel_a1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073655 "|FPGA_EP2C|clk_channel_a1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|getImpulse_equal:inst3\|isCount " "Node: impulse:inst9\|getImpulse_equal:inst3\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073656 "|FPGA_EP2C|impulse:inst9|getImpulse_equal:inst3|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|getFreq_cycle:inst1\|isCount " "Node: FREQs:inst1\|getFreq_cycle:inst1\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073656 "|FPGA_EP2C|FREQs:inst1|getFreq_cycle:inst1|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|getFreq_equal:inst19\|isCount " "Node: FREQs:inst1\|getFreq_equal:inst19\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073656 "|FPGA_EP2C|FREQs:inst1|getFreq_equal:inst19|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_channel_a2 " "Node: clk_channel_a2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073657 "|FPGA_EP2C|clk_channel_a2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|getImpulse_equal:inst7\|isCount " "Node: impulse:inst9\|getImpulse_equal:inst7\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073657 "|FPGA_EP2C|impulse:inst9|getImpulse_equal:inst7|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|getImpulse_cycle:inst\|isCount " "Node: impulse:inst9\|getImpulse_cycle:inst\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073657 "|FPGA_EP2C|impulse:inst9|getImpulse_cycle:inst|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SELECT_ADDR:inst3\|REG_FLAG\[2\] " "Node: SELECT_ADDR:inst3\|REG_FLAG\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073657 "|FPGA_EP2C|SELECT_ADDR:inst3|REG_FLAG[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SAVE_ADDR:inst\|ADDR\[10\] " "Node: SAVE_ADDR:inst\|ADDR\[10\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073657 "|FPGA_EP2C|SAVE_ADDR:inst|ADDR[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "NADV " "Node: NADV was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073658 "|FPGA_EP2C|NADV"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_H " "Node: Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073658 "|FPGA_EP2C|Spans:inst11|SELECT_REG:inst1|READ_EQU_TH_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_L " "Node: Spans:inst11\|SELECT_REG:inst1\|READ_EQU_TH_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073658 "|FPGA_EP2C|Spans:inst11|SELECT_REG:inst1|READ_EQU_TH_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_H " "Node: Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073658 "|FPGA_EP2C|Spans:inst11|SELECT_REG:inst1|READ_EQU_BH_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_L " "Node: Spans:inst11\|SELECT_REG:inst1\|READ_EQU_BH_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073658 "|FPGA_EP2C|Spans:inst11|SELECT_REG:inst1|READ_EQU_BH_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_L " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073658 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_BH_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_L " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073659 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_TL_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Spans:inst11\|getSpan_equal:inst\|isCount " "Node: Spans:inst11\|getSpan_equal:inst\|isCount was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073659 "|FPGA_EP2C|Spans:inst11|getSpan_equal:inst|isCount"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_1 " "Node: impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073659 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|IRQ_REGISTER_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_H " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073659 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_B2_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_L " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_B2_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073660 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_B2_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_H " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TL_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073660 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_TL_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_H " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073660 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_BL_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_L " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BL_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073660 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_BL_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_H " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073660 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_TH_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_L " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_TH_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073661 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_TH_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_H " "Node: impulse:inst9\|SELECT_REG:inst1\|READ_EQU_BH_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073661 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|READ_EQU_BH_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_L " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073661 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_BH_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_1 " "Node: FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073661 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|IRQ_REGISTER_1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_H " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073661 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_B2_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_L " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_B2_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073661 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_B2_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_H " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073662 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_TL_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_L " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TL_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073662 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_TL_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_H " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073662 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_BL_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_L " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BL_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073662 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_BL_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_H " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073662 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_TH_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_L " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_TH_L was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073663 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_TH_L"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_H " "Node: FREQs:inst1\|SELECT_REG:inst3\|READ_EQU_BH_H was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073663 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|READ_EQU_BH_H"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK:inst10\|Divs_20Hz:inst\|clk_20hz " "Node: CLOCK:inst10\|Divs_20Hz:inst\|clk_20hz was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073663 "|FPGA_EP2C|CLOCK:inst10|Divs_20Hz:inst|clk_20hz"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_2 " "Node: impulse:inst9\|SELECT_REG:inst1\|IRQ_REGISTER_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073663 "|FPGA_EP2C|impulse:inst9|SELECT_REG:inst1|IRQ_REGISTER_2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_2 " "Node: FREQs:inst1\|SELECT_REG:inst3\|IRQ_REGISTER_2 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1439656073664 "|FPGA_EP2C|FREQs:inst1|SELECT_REG:inst3|IRQ_REGISTER_2"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1439656073684 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1439656073696 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_25M " "  40.000      clk_25M" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073697 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst10\|inst2\|altpll_component\|pll\|clk\[0\] " "  10.000 inst10\|inst2\|altpll_component\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1439656073697 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1439656073697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node CLOCK:inst10\|PLL:inst2\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073925 ""}  } { { "altpll.tdf" "" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK:inst10|PLL:inst2|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 490 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQs:inst1\|getFreq_equal:inst16\|isCount  " "Automatically promoted node FREQs:inst1\|getFreq_equal:inst16\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[31\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[31\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|base_count_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[15\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[15\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|test_count_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 743 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[31\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[31\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|test_count_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[15\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[15\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|base_count_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 774 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[30\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[30\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|base_count_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[14\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[14\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|test_count_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 742 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[30\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[30\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|test_count_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[14\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[14\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|base_count_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 773 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[29\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|base_count_hide\[29\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|base_count_hide[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[13\] " "Destination node FREQs:inst1\|getFreq_equal:inst16\|test_count_hide\[13\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|test_count_hide[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 741 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073926 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073926 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073926 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 35 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073926 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQs:inst1\|getFreq_equal:inst19\|isCount  " "Automatically promoted node FREQs:inst1\|getFreq_equal:inst19\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[15\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[15\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|base_count_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1595 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[31\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[31\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|base_count_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1611 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[15\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[15\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|test_count_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1564 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[31\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[31\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|test_count_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1580 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[14\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[14\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|base_count_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1594 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[30\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[30\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|base_count_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1610 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[14\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[14\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|test_count_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[30\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|test_count_hide\[30\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 56 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|test_count_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[13\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[13\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|base_count_hide[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1593 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[29\] " "Destination node FREQs:inst1\|getFreq_equal:inst19\|base_count_hide\[29\]" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 47 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|base_count_hide[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1609 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073929 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 35 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "impulse:inst9\|getImpulse_equal:inst3\|isCount  " "Automatically promoted node impulse:inst9\|getImpulse_equal:inst3\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[31\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[31\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_1_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[15\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[15\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_2_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[31\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[31\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_2_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[15\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[15\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_1_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[30\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[30\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_1_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[14\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[14\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_2_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[30\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[30\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_2_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[14\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[14\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_1_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[29\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_1_hide\[29\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_1_hide[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[13\] " "Destination node impulse:inst9\|getImpulse_equal:inst3\|base_count_2_hide\[13\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|base_count_2_hide[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073934 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073934 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073934 ""}  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 13 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "impulse:inst9\|getImpulse_equal:inst7\|isCount  " "Automatically promoted node impulse:inst9\|getImpulse_equal:inst7\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[31\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[31\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_1_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[15\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[15\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_2_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1029 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[31\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[31\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_2_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1045 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[15\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[15\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_1_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[30\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[30\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_1_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[14\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[14\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_2_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1028 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[30\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[30\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_2_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1044 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[14\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[14\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_1_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[29\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_1_hide\[29\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_1_hide[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[13\] " "Destination node impulse:inst9\|getImpulse_equal:inst7\|base_count_2_hide\[13\]" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 25 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|base_count_2_hide[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1027 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073937 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073937 ""}  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 13 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK:inst10\|Divs_20Hz:inst\|clk_20hz  " "Automatically promoted node CLOCK:inst10\|Divs_20Hz:inst\|clk_20hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst16\|isCount " "Destination node FREQs:inst1\|getFreq_equal:inst16\|isCount" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 35 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst16|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCK:inst10\|Divs_20Hz:inst\|clk_20hz~2 " "Destination node CLOCK:inst10\|Divs_20Hz:inst\|clk_20hz~2" {  } { { "Divs.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Divs.v" 20 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK:inst10|Divs_20Hz:inst|clk_20hz~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1620 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|getFreq_equal:inst19\|isCount " "Destination node FREQs:inst1\|getFreq_equal:inst19\|isCount" {  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 35 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_equal:inst19|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1480 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst3\|isCount " "Destination node impulse:inst9\|getImpulse_equal:inst3\|isCount" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 13 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst3|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|getImpulse_equal:inst7\|isCount " "Destination node impulse:inst9\|getImpulse_equal:inst7\|isCount" {  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 13 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_equal:inst7|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|isCount " "Destination node Spans:inst11\|getSpan_equal:inst\|isCount" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 7 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073939 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073939 ""}  } { { "Divs.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/Divs.v" 20 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK:inst10|Divs_20Hz:inst|clk_20hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Spans:inst11\|getSpan_equal:inst\|isCount  " "Automatically promoted node Spans:inst11\|getSpan_equal:inst\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_1_hide\[15\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_1_hide\[15\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 19 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_1_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_1_hide\[31\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_1_hide\[31\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 19 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_1_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 428 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_2_hide\[15\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_2_hide\[15\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 29 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_2_hide[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_2_hide\[31\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_2_hide\[31\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 29 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_2_hide[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_1_hide\[14\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_1_hide\[14\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 19 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_1_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_1_hide\[30\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_1_hide\[30\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 19 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_1_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_2_hide\[14\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_2_hide\[14\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 29 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_2_hide[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_2_hide\[30\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_2_hide\[30\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 29 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_2_hide[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_1_hide\[13\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_1_hide\[13\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 19 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_1_hide[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Spans:inst11\|getSpan_equal:inst\|count_1_hide\[29\] " "Destination node Spans:inst11\|getSpan_equal:inst\|count_1_hide\[29\]" {  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 19 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|count_1_hide[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073941 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073941 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073941 ""}  } { { "span.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/span.v" 7 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Spans:inst11|getSpan_equal:inst|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 429 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQs:inst1\|getFreq_cycle:inst1\|isCount  " "Automatically promoted node FREQs:inst1\|getFreq_cycle:inst1\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[8\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[8\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[7\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[7\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[6\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[6\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[5\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[5\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[4\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[4\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[3\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[3\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[2\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[1\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[1\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[0\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[0\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[9\] " "Destination node FREQs:inst1\|HighSpeedSync:inst2\|DATA_OUT\[9\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|HighSpeedSync:inst2|DATA_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073944 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073944 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073944 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 10 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|getFreq_cycle:inst1|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 658 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "impulse:inst9\|getImpulse_cycle:inst\|isCount  " "Automatically promoted node impulse:inst9\|getImpulse_cycle:inst\|isCount " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[8\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[8\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[7\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[7\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1082 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[6\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[6\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1083 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[5\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[5\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1084 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[4\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[4\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1085 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[3\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[3\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1086 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[2\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[2\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1087 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[1\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[1\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1088 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[0\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[0\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[9\] " "Destination node impulse:inst9\|HighSpeedSync:inst4\|DATA_OUT\[9\]" {  } { { "FPGA2MCU.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA2MCU.v" 99 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|HighSpeedSync:inst4|DATA_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1090 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1439656073947 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1439656073947 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1439656073947 ""}  } { { "impulse_measure.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/impulse_measure.v" 46 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { impulse:inst9|getImpulse_cycle:inst|isCount } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073947 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQs:inst1\|SELECT_REG:inst3\|WideOr0~0  " "Automatically promoted node FREQs:inst1\|SELECT_REG:inst3\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1439656073949 ""}  } { { "getFreq.v" "" { Text "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/getFreq.v" 96 -1 0 } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQs:inst1|SELECT_REG:inst3|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 1990 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1439656073949 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1439656074969 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439656074975 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1439656074976 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1439656074983 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1439656074992 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1439656074998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1439656074999 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1439656075009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1439656075131 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1439656075141 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1439656075141 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439656075258 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1439656076942 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439656077796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1439656077830 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1439656078697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439656078697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1439656079909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1439656081668 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1439656081668 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439656082098 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1439656082102 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1439656082102 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1439656082102 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.77 " "Total time spent on timing analysis during the Fitter is 0.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1439656082195 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1439656082325 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1439656083082 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1439656083198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1439656084150 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1439656085495 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV E " "26 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NWE 3.3-V LVTTL 30 " "Pin NWE uses I/O standard 3.3-V LVTTL at 30" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NWE } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NWE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 152 -64 112 168 "NWE" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NWE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[15\] 3.3-V LVTTL 60 " "Pin AD_IN\[15\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[15] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[15\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[14\] 3.3-V LVTTL 59 " "Pin AD_IN\[14\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[14] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[14\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[13\] 3.3-V LVTTL 58 " "Pin AD_IN\[13\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[13] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[13\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[12\] 3.3-V LVTTL 55 " "Pin AD_IN\[12\] uses I/O standard 3.3-V LVTTL at 55" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[12] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[12\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[11\] 3.3-V LVTTL 54 " "Pin AD_IN\[11\] uses I/O standard 3.3-V LVTTL at 54" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[11] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[11\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[10\] 3.3-V LVTTL 53 " "Pin AD_IN\[10\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[10] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[10\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[9\] 3.3-V LVTTL 52 " "Pin AD_IN\[9\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[9] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[9\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[8\] 3.3-V LVTTL 51 " "Pin AD_IN\[8\] uses I/O standard 3.3-V LVTTL at 51" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[8] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[8\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[7\] 3.3-V LVTTL 50 " "Pin AD_IN\[7\] uses I/O standard 3.3-V LVTTL at 50" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[7] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[7\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[6\] 3.3-V LVTTL 49 " "Pin AD_IN\[6\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[6] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[6\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[5\] 3.3-V LVTTL 46 " "Pin AD_IN\[5\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[5] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[5\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[4\] 3.3-V LVTTL 44 " "Pin AD_IN\[4\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[4] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[4\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[3\] 3.3-V LVTTL 43 " "Pin AD_IN\[3\] uses I/O standard 3.3-V LVTTL at 43" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[3] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[3\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[2\] 3.3-V LVTTL 42 " "Pin AD_IN\[2\] uses I/O standard 3.3-V LVTTL at 42" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[2] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[2\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[1\] 3.3-V LVTTL 39 " "Pin AD_IN\[1\] uses I/O standard 3.3-V LVTTL at 39" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[1] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[1\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD_IN\[0\] 3.3-V LVTTL 38 " "Pin AD_IN\[0\] uses I/O standard 3.3-V LVTTL at 38" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { AD_IN[0] } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_IN\[0\]" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 56 -64 112 72 "AD_IN" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AD_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_channel_a1 3.3-V LVTTL 112 " "Pin clk_channel_a1 uses I/O standard 3.3-V LVTTL at 112" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_channel_a1 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_channel_a1" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 400 -128 48 416 "clk_channel_a1" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_channel_a1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_channel_b 3.3-V LVTTL 105 " "Pin clk_channel_b uses I/O standard 3.3-V LVTTL at 105" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_channel_b } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_channel_b" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 320 -136 40 336 "clk_channel_b" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_channel_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_25M 3.3-V LVTTL 24 " "Pin clk_25M uses I/O standard 3.3-V LVTTL at 24" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_25M } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_25M" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 272 -120 56 288 "clk_25M" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NOE 3.3-V LVTTL 31 " "Pin NOE uses I/O standard 3.3-V LVTTL at 31" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NOE } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NOE" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 136 -64 112 152 "NOE" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NOE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NADV 3.3-V LVTTL 28 " "Pin NADV uses I/O standard 3.3-V LVTTL at 28" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { NADV } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NADV" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 40 -64 112 56 "NADV" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A16 3.3-V LVTTL 34 " "Pin A16 uses I/O standard 3.3-V LVTTL at 34" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A16 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A16" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 72 -64 112 88 "A16" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A18 3.3-V LVTTL 32 " "Pin A18 uses I/O standard 3.3-V LVTTL at 32" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A18 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A18" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 104 -64 112 120 "A18" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A17 3.3-V LVTTL 33 " "Pin A17 uses I/O standard 3.3-V LVTTL at 33" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A17 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A17" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 88 -64 112 104 "A17" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_channel_a2 3.3-V LVTTL 98 " "Pin clk_channel_a2 uses I/O standard 3.3-V LVTTL at 98" {  } { { "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_channel_a2 } } } { "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "g:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_channel_a2" } } } } { "FPGA_EP2C.bdf" "" { Schematic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/FPGA_EP2C.bdf" { { 424 -128 48 440 "clk_channel_a2" "" } } } } { "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_channel_a2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1439656086197 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1439656086197 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/output_files/FPGA_EP2C.fit.smsg " "Generated suppressed messages file E:/WORKSPACE/STM32F4/STM32F4xx_DSP_StdPeriph_Lib_V1.3.0/Project/FPGA/EP4C6E_REG/output_files/FPGA_EP2C.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1439656086610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1023 " "Peak virtual memory: 1023 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1439656087907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 00:28:07 2015 " "Processing ended: Sun Aug 16 00:28:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1439656087907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1439656087907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1439656087907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1439656087907 ""}
