Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 27 09:09:13 2025
| Host         : LAPTOP-PA6R7BEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Practica_5_timing_summary_routed.rpt -pb Practica_5_timing_summary_routed.pb -rpx Practica_5_timing_summary_routed.rpx -warn_on_violation
| Design       : Practica_5
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 E[2]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.416ns  (logic 5.314ns (56.435%)  route 4.102ns (43.565%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  E[2] (IN)
                         net (fo=0)                   0.000     0.000    E[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 f  E_IBUF[2]_inst/O
                         net (fo=7, routed)           2.233     3.688    E_IBUF[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152     3.840 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.869     5.709    S_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.416 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.416    S[1]
    V5                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[3]
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.387ns  (logic 5.342ns (56.909%)  route 4.045ns (43.091%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  E[3] (IN)
                         net (fo=0)                   0.000     0.000    E[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  E_IBUF[3]_inst/O
                         net (fo=7, routed)           2.376     3.833    E_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.154     3.987 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.669     5.655    S_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     9.387 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.387    S[5]
    W6                                                                r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[1]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 5.108ns (55.314%)  route 4.127ns (44.686%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  E[1] (IN)
                         net (fo=0)                   0.000     0.000    E[1]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 f  E_IBUF[1]_inst/O
                         net (fo=7, routed)           2.064     3.517    E_IBUF[1]
    SLICE_X65Y23         LUT3 (Prop_lut3_I0_O)        0.124     3.641 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     5.704    S_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.235 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.235    S[0]
    U7                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[2]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 5.326ns (57.720%)  route 3.901ns (42.280%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  E[2] (IN)
                         net (fo=0)                   0.000     0.000    E[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  E_IBUF[2]_inst/O
                         net (fo=7, routed)           2.235     3.690    E_IBUF[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.152     3.842 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.508    S_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.719     9.227 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.227    S[6]
    W7                                                                r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.184ns  (logic 5.099ns (55.523%)  route 4.085ns (44.477%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  E[2] (IN)
                         net (fo=0)                   0.000     0.000    E[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  E_IBUF[2]_inst/O
                         net (fo=7, routed)           2.233     3.688    E_IBUF[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.812 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.852     5.664    S_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.184 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.184    S[2]
    U5                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[3]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 5.115ns (55.806%)  route 4.051ns (44.194%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  E[3] (IN)
                         net (fo=0)                   0.000     0.000    E[3]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  E_IBUF[3]_inst/O
                         net (fo=7, routed)           2.376     3.833    E_IBUF[3]
    SLICE_X65Y23         LUT4 (Prop_lut4_I3_O)        0.124     3.957 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.674     5.631    S_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.166 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.166    S[4]
    U8                                                                r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.019ns  (logic 5.115ns (56.710%)  route 3.904ns (43.290%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  E[2] (IN)
                         net (fo=0)                   0.000     0.000    E[2]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  E_IBUF[2]_inst/O
                         net (fo=7, routed)           2.235     3.690    E_IBUF[2]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.124     3.814 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.670     5.484    S_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     9.019 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.019    S[3]
    V8                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 E[0]
                            (input port)
  Destination:            S[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.531ns  (logic 1.518ns (59.969%)  route 1.013ns (40.031%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  E[0] (IN)
                         net (fo=0)                   0.000     0.000    E[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  E_IBUF[0]_inst/O
                         net (fo=6, routed)           0.689     0.925    E_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     0.970 r  S_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.324     1.295    S_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.531 r  S_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.531    S[4]
    U8                                                                r  S[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[1]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.550ns  (logic 1.502ns (58.915%)  route 1.048ns (41.085%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  E[1] (IN)
                         net (fo=0)                   0.000     0.000    E[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  E_IBUF[1]_inst/O
                         net (fo=7, routed)           0.707     0.928    E_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.045     0.973 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.341     1.314    S_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.550 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.550    S[3]
    V8                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[1]
                            (input port)
  Destination:            S[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.549ns (59.793%)  route 1.041ns (40.207%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  E[1] (IN)
                         net (fo=0)                   0.000     0.000    E[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  E_IBUF[1]_inst/O
                         net (fo=7, routed)           0.707     0.928    E_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I0_O)        0.049     0.977 r  S_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.311    S_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.279     2.590 r  S_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.590    S[6]
    W7                                                                r  S[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[0]
                            (input port)
  Destination:            S[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.574ns (60.574%)  route 1.024ns (39.426%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  E[0] (IN)
                         net (fo=0)                   0.000     0.000    E[0]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  E_IBUF[0]_inst/O
                         net (fo=6, routed)           0.689     0.925    E_IBUF[0]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.042     0.967 r  S_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.303    S_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     2.598 r  S_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.598    S[5]
    W6                                                                r  S[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[1]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.653ns  (logic 1.487ns (56.049%)  route 1.166ns (43.951%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  E[1] (IN)
                         net (fo=0)                   0.000     0.000    E[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 f  E_IBUF[1]_inst/O
                         net (fo=7, routed)           0.759     0.980    E_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.025 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.432    S_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.653 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.653    S[2]
    U5                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.716ns  (logic 1.535ns (56.505%)  route 1.181ns (43.495%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  E[1] (IN)
                         net (fo=0)                   0.000     0.000    E[1]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  E_IBUF[1]_inst/O
                         net (fo=7, routed)           0.759     0.980    E_IBUF[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I1_O)        0.046     1.026 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.448    S_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.268     2.716 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.716    S[1]
    V5                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E[2]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.501ns (54.151%)  route 1.271ns (45.849%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  E[2] (IN)
                         net (fo=0)                   0.000     0.000    E[2]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  E_IBUF[2]_inst/O
                         net (fo=7, routed)           0.770     0.993    E_IBUF[2]
    SLICE_X65Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.038 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.501     1.539    S_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.771 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.771    S[0]
    U7                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





