{"vcs1":{"timestamp_begin":1681478496.829527923, "rt":0.87, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681478497.731669321, "rt":1.06, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681478498.814433342, "rt":0.71, "ut":0.08, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681478496.534520025}
{"VCS_COMP_START_TIME": 1681478496.534520025}
{"VCS_COMP_END_TIME": 1681478500.084935480}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338296}}
{"stitch_vcselab": {"peak_mem": 238988}}
