[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/DefaultAssign/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<92> s<91> l<10:1> el<7:4>
n<module> u<2> t<Module_keyword> p<6> s<3> l<10:1> el<10:7>
n<dut> u<3> t<StringConst> p<6> s<5> l<10:8> el<10:11>
n<> u<4> t<Port> p<5> l<10:12> el<10:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<10:11> el<10:13>
n<> u<6> t<Module_nonansi_header> p<89> c<2> s<29> l<10:1> el<10:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<12:1> el<12:6>
n<31> u<8> t<IntConst> p<9> l<12:8> el<12:10>
n<> u<9> t<Primary_literal> p<10> c<8> l<12:8> el<12:10>
n<> u<10> t<Constant_primary> p<11> c<9> l<12:8> el<12:10>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<12:8> el<12:10>
n<0> u<12> t<IntConst> p<13> l<12:11> el<12:12>
n<> u<13> t<Primary_literal> p<14> c<12> l<12:11> el<12:12>
n<> u<14> t<Constant_primary> p<15> c<13> l<12:11> el<12:12>
n<> u<15> t<Constant_expression> p<16> c<14> l<12:11> el<12:12>
n<> u<16> t<Constant_range> p<17> c<11> l<12:8> el<12:12>
n<> u<17> t<Packed_dimension> p<18> c<16> l<12:7> el<12:13>
n<> u<18> t<Data_type> p<22> c<7> s<21> l<12:1> el<12:13>
n<data> u<19> t<StringConst> p<20> l<12:14> el<12:18>
n<> u<20> t<Variable_decl_assignment> p<21> c<19> l<12:14> el<12:18>
n<> u<21> t<List_of_variable_decl_assignments> p<22> c<20> l<12:14> el<12:18>
n<> u<22> t<Variable_declaration> p<23> c<18> l<12:1> el<12:19>
n<> u<23> t<Data_declaration> p<24> c<22> l<12:1> el<12:19>
n<> u<24> t<Package_or_generate_item_declaration> p<25> c<23> l<12:1> el<12:19>
n<> u<25> t<Module_or_generate_item_declaration> p<26> c<24> l<12:1> el<12:19>
n<> u<26> t<Module_common_item> p<27> c<25> l<12:1> el<12:19>
n<> u<27> t<Module_or_generate_item> p<28> c<26> l<12:1> el<12:19>
n<> u<28> t<Non_port_module_item> p<29> c<27> l<12:1> el<12:19>
n<> u<29> t<Module_item> p<89> c<28> s<65> l<12:1> el<12:19>
n<> u<30> t<IntVec_TypeLogic> p<41> s<40> l<14:11> el<14:16>
n<31> u<31> t<IntConst> p<32> l<14:18> el<14:20>
n<> u<32> t<Primary_literal> p<33> c<31> l<14:18> el<14:20>
n<> u<33> t<Constant_primary> p<34> c<32> l<14:18> el<14:20>
n<> u<34> t<Constant_expression> p<39> c<33> s<38> l<14:18> el<14:20>
n<0> u<35> t<IntConst> p<36> l<14:21> el<14:22>
n<> u<36> t<Primary_literal> p<37> c<35> l<14:21> el<14:22>
n<> u<37> t<Constant_primary> p<38> c<36> l<14:21> el<14:22>
n<> u<38> t<Constant_expression> p<39> c<37> l<14:21> el<14:22>
n<> u<39> t<Constant_range> p<40> c<34> l<14:18> el<14:22>
n<> u<40> t<Packed_dimension> p<41> c<39> l<14:17> el<14:23>
n<> u<41> t<Data_type> p<42> c<30> l<14:11> el<14:23>
n<> u<42> t<Data_type_or_implicit> p<59> c<41> s<58> l<14:11> el<14:23>
n<data> u<43> t<StringConst> p<57> s<56> l<14:24> el<14:28>
n<> u<44> t<Assignment_pattern_key> p<45> l<14:34> el<14:41>
n<> u<45> t<Structure_pattern_key> p<50> c<44> s<49> l<14:34> el<14:41>
n<1> u<46> t<IntConst> p<47> l<14:43> el<14:44>
n<> u<47> t<Primary_literal> p<48> c<46> l<14:43> el<14:44>
n<> u<48> t<Primary> p<49> c<47> l<14:43> el<14:44>
n<> u<49> t<Expression> p<50> c<48> l<14:43> el<14:44>
n<> u<50> t<Assignment_pattern> p<51> c<45> l<14:31> el<14:46>
n<> u<51> t<Assignment_pattern_expression> p<52> c<50> l<14:31> el<14:46>
n<> u<52> t<Constant_assignment_pattern_expression> p<53> c<51> l<14:31> el<14:46>
n<> u<53> t<Constant_primary> p<54> c<52> l<14:31> el<14:46>
n<> u<54> t<Constant_expression> p<55> c<53> l<14:31> el<14:46>
n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<14:31> el<14:46>
n<> u<56> t<Constant_param_expression> p<57> c<55> l<14:31> el<14:46>
n<> u<57> t<Param_assignment> p<58> c<43> l<14:24> el<14:46>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<14:24> el<14:46>
n<> u<59> t<Parameter_declaration> p<60> c<42> l<14:1> el<14:46>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<14:1> el<14:47>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<14:1> el<14:47>
n<> u<62> t<Module_common_item> p<63> c<61> l<14:1> el<14:47>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<14:1> el<14:47>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<14:1> el<14:47>
n<> u<65> t<Module_item> p<89> c<64> s<87> l<14:1> el<14:47>
n<data> u<66> t<StringConst> p<67> l<16:8> el<16:12>
n<> u<67> t<Ps_or_hierarchical_identifier> p<70> c<66> s<69> l<16:8> el<16:12>
n<> u<68> t<Constant_bit_select> p<69> l<16:13> el<16:13>
n<> u<69> t<Constant_select> p<70> c<68> l<16:13> el<16:13>
n<> u<70> t<Net_lvalue> p<81> c<67> s<80> l<16:8> el<16:12>
n<> u<71> t<Assignment_pattern_key> p<72> l<16:18> el<16:25>
n<> u<72> t<Structure_pattern_key> p<77> c<71> s<76> l<16:18> el<16:25>
n<1> u<73> t<IntConst> p<74> l<16:27> el<16:28>
n<> u<74> t<Primary_literal> p<75> c<73> l<16:27> el<16:28>
n<> u<75> t<Primary> p<76> c<74> l<16:27> el<16:28>
n<> u<76> t<Expression> p<77> c<75> l<16:27> el<16:28>
n<> u<77> t<Assignment_pattern> p<78> c<72> l<16:15> el<16:30>
n<> u<78> t<Assignment_pattern_expression> p<79> c<77> l<16:15> el<16:30>
n<> u<79> t<Primary> p<80> c<78> l<16:15> el<16:30>
n<> u<80> t<Expression> p<81> c<79> l<16:15> el<16:30>
n<> u<81> t<Net_assignment> p<82> c<70> l<16:8> el<16:30>
n<> u<82> t<List_of_net_assignments> p<83> c<81> l<16:8> el<16:30>
n<> u<83> t<Continuous_assign> p<84> c<82> l<16:1> el<16:31>
n<> u<84> t<Module_common_item> p<85> c<83> l<16:1> el<16:31>
n<> u<85> t<Module_or_generate_item> p<86> c<84> l<16:1> el<16:31>
n<> u<86> t<Non_port_module_item> p<87> c<85> l<16:1> el<16:31>
n<> u<87> t<Module_item> p<89> c<86> s<88> l<16:1> el<16:31>
n<> u<88> t<Endmodule> p<89> l<21:1> el<21:10>
n<> u<89> t<Module_declaration> p<90> c<6> l<10:1> el<21:10>
n<> u<90> t<Description> p<91> c<89> l<10:1> el<21:10>
n<> u<91> t<Source_text> p<92> c<90> l<10:1> el<21:10>
n<> u<92> t<Top_level_rule> c<1> l<10:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:10:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:10:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/DefaultAssign/dut.sv:10:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              15
cont_assign                                            2
design                                                 1
logic_net                                              1
logic_typespec                                         3
logic_var                                              1
module_inst                                            5
operation                                              4
param_assign                                           2
parameter                                              2
range                                                  4
ref_obj                                                2
string_typespec                                        4
tagged_pattern                                         4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              15
cont_assign                                            3
design                                                 1
logic_net                                              1
logic_typespec                                         3
logic_var                                              1
module_inst                                            5
operation                                              4
param_assign                                           2
parameter                                              2
range                                                  4
ref_obj                                                3
string_typespec                                        4
tagged_pattern                                         4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/DefaultAssign/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.data), line:14:24, endln:14:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:14:11, endln:14:23
      |vpiParent:
      \_parameter: (work@dut.data), line:14:24, endln:14:28
      |vpiRange:
      \_range: , line:14:17, endln:14:23
        |vpiLeftRange:
        \_constant: , line:14:18, endln:14:20
          |vpiParent:
          \_range: , line:14:17, endln:14:23
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:21, endln:14:22
          |vpiParent:
          \_range: , line:14:17, endln:14:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@dut.data
  |vpiParamAssign:
  \_param_assign: , line:14:24, endln:14:46
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiRhs:
    \_operation: , line:14:31, endln:14:46
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:14:43, endln:14:44
        |vpiPattern:
        \_constant: , line:14:43, endln:14:44
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:14:34, endln:14:41
          |vpiName:default
    |vpiLhs:
    \_parameter: (work@dut.data), line:14:24, endln:14:28
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.data), line:12:14, endln:12:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:16:8, endln:16:30
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiRhs:
    \_operation: , line:16:15, endln:16:30
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:30
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:16:27, endln:16:28
        |vpiPattern:
        \_constant: , line:16:27, endln:16:28
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypespec:
        \_string_typespec: (default), line:16:18, endln:16:25
          |vpiName:default
    |vpiLhs:
    \_ref_obj: (work@dut.data), line:16:8, endln:16:12
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:30
      |vpiName:data
      |vpiFullName:work@dut.data
      |vpiActual:
      \_logic_var: (work@dut.data), line:12:14, endln:12:18
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
  |vpiName:work@dut
  |vpiVariables:
  \_logic_var: (work@dut.data), line:12:14, endln:12:18
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:12:1, endln:12:13
      |vpiRange:
      \_range: , line:12:7, endln:12:13
        |vpiLeftRange:
        \_constant: , line:12:8, endln:12:10
          |vpiParent:
          \_range: , line:12:7, endln:12:13
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:12:11, endln:12:12
          |vpiParent:
          \_range: , line:12:7, endln:12:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:12:7, endln:12:13
      |vpiLeftRange:
      \_constant: , line:12:8, endln:12:10
        |vpiParent:
        \_range: , line:12:7, endln:12:13
        |vpiDecompile:31
        |vpiSize:64
        |UINT:31
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:12:11, endln:12:12
        |vpiParent:
        \_range: , line:12:7, endln:12:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiParameter:
  \_parameter: (work@dut.data), line:14:24, endln:14:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiTypespec:
    \_logic_typespec: , line:14:11, endln:14:23
      |vpiParent:
      \_parameter: (work@dut.data), line:14:24, endln:14:28
      |vpiRange:
      \_range: , line:14:17, endln:14:23
        |vpiParent:
        \_logic_typespec: , line:14:11, endln:14:23
        |vpiLeftRange:
        \_constant: , line:14:18, endln:14:20
          |vpiParent:
          \_range: , line:14:17, endln:14:23
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:14:21, endln:14:22
          |vpiParent:
          \_range: , line:14:17, endln:14:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:data
    |vpiFullName:work@dut.data
  |vpiParamAssign:
  \_param_assign: , line:14:24, endln:14:46
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiRhs:
    \_constant: , line:14:31, endln:14:46
      |vpiDecompile:32'd4294967295
      |vpiSize:32
      |UINT:4294967295
    |vpiLhs:
    \_parameter: (work@dut.data), line:14:24, endln:14:28
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:16:8, endln:16:30
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/DefaultAssign/dut.sv, line:10:1, endln:21:10
    |vpiRhs:
    \_constant: , line:16:15, endln:16:30
      |vpiDecompile:32'd4294967295
      |vpiSize:32
      |UINT:4294967295
    |vpiLhs:
    \_ref_obj: (work@dut.data), line:16:8, endln:16:12
      |vpiParent:
      \_cont_assign: , line:16:8, endln:16:30
      |vpiName:data
      |vpiFullName:work@dut.data
      |vpiActual:
      \_logic_var: (work@dut.data), line:12:14, endln:12:18
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DefaultAssign/dut.sv | ${SURELOG_DIR}/build/regression/DefaultAssign/roundtrip/dut_000.sv | 1 | 21 |