#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000857ca0 .scope module, "mod_mips_processor" "mod_mips_processor" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /OUTPUT 32 "rg_pc"
    .port_info 5 /OUTPUT 32 "data_address"
v00000000008c3150_0 .net *"_s15", 3 0, L_00000000008c2e30;  1 drivers
v00000000008c36f0_0 .net *"_s19", 25 0, L_00000000008c31f0;  1 drivers
L_00000000027e00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008c30b0_0 .net/2s *"_s23", 1 0, L_00000000027e00d0;  1 drivers
v00000000008c4230_0 .net *"_s28", 14 0, L_00000000008c2ed0;  1 drivers
v00000000008c47d0_0 .net *"_s33", 0 0, L_00000000008c3290;  1 drivers
L_00000000027e0118 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v00000000008c45f0_0 .net/2u *"_s34", 16 0, L_00000000027e0118;  1 drivers
L_00000000027e0160 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008c4190_0 .net/2u *"_s36", 16 0, L_00000000027e0160;  1 drivers
v00000000008c4550_0 .net *"_s38", 16 0, L_00000000008c3330;  1 drivers
v00000000008c3fb0_0 .net *"_s43", 29 0, L_00000000008c3bf0;  1 drivers
L_00000000027e01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008c4370_0 .net/2s *"_s47", 1 0, L_00000000027e01a8;  1 drivers
L_00000000027e0088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000008c4410_0 .net/2u *"_s8", 31 0, L_00000000027e0088;  1 drivers
o0000000000870a78 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008c4910_0 .net "clk", 0 0, o0000000000870a78;  0 drivers
o0000000000871768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008c44b0_0 .net "data", 31 0, o0000000000871768;  0 drivers
o0000000000871798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008c4690_0 .net "data_address", 31 0, o0000000000871798;  0 drivers
o00000000008717c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008c49b0_0 .net "instruction", 31 0, o00000000008717c8;  0 drivers
o00000000008717f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008c4730_0 .net "reset", 0 0, o00000000008717f8;  0 drivers
v00000000008c3790_0 .var "rg_pc", 31 0;
v00000000008c4870_0 .net "wr_branch_address", 31 0, L_00000000008c33d0;  1 drivers
v00000000008c3d30_0 .net "wr_jump_address", 31 0, L_00000000008c3b50;  1 drivers
v00000000008c3510_0 .net "wr_pc_plus4", 31 0, L_00000000008c2c50;  1 drivers
v00000000008c4050_0 .net "wr_read_data_1", 31 0, v000000000086cd20_0;  1 drivers
v00000000008c4a50_0 .net "wr_read_data_2", 31 0, v000000000086c5a0_0;  1 drivers
o0000000000871468 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008c3010_0 .net "wr_reg_dst", 0 0, o0000000000871468;  0 drivers
o0000000000870b98 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008c3650_0 .net "wr_rgf_reset", 0 0, o0000000000870b98;  0 drivers
o00000000008711c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008c35b0_0 .net "wr_rgf_write", 0 0, o00000000008711c8;  0 drivers
v00000000008c3830_0 .net "wr_se_ins_15_0", 31 0, L_00000000008c2f70;  1 drivers
v00000000008c38d0_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000008c3e70;  1 drivers
v00000000008c3970_0 .net "wr_write_address", 4 0, L_00000000008c2d90;  1 drivers
o0000000000871228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008c2bb0_0 .net "wr_write_data", 31 0, o0000000000871228;  0 drivers
L_00000000008c3a10 .part o00000000008717c8, 21, 5;
L_00000000008c2cf0 .part o00000000008717c8, 16, 5;
L_00000000008c3c90 .part o00000000008717c8, 16, 5;
L_00000000008c3ab0 .part o00000000008717c8, 11, 5;
L_00000000008c2c50 .arith/sum 32, v00000000008c3790_0, L_00000000027e0088;
L_00000000008c2e30 .part L_00000000008c2c50, 28, 4;
L_00000000008c31f0 .part o00000000008717c8, 0, 26;
L_00000000008c3b50 .concat8 [ 2 26 4 0], L_00000000027e00d0, L_00000000008c31f0, L_00000000008c2e30;
L_00000000008c2ed0 .part o00000000008717c8, 0, 15;
L_00000000008c2f70 .concat8 [ 15 17 0 0], L_00000000008c2ed0, L_00000000008c3330;
L_00000000008c3290 .part o00000000008717c8, 15, 1;
L_00000000008c3330 .functor MUXZ 17, L_00000000027e0160, L_00000000027e0118, L_00000000008c3290, C4<>;
L_00000000008c3bf0 .part L_00000000008c2f70, 0, 30;
L_00000000008c3e70 .concat8 [ 2 30 0 0], L_00000000027e01a8, L_00000000008c3bf0;
L_00000000008c33d0 .arith/sum 32, L_00000000008c2c50, L_00000000008c3e70;
S_0000000000857e20 .scope module, "register_file" "mod_register_file" 2 45, 3 13 0, S_0000000000857ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /OUTPUT 32 "read_data_1"
    .port_info 8 /OUTPUT 32 "read_data_2"
v000000000086d220_0 .net "clk", 0 0, o0000000000870a78;  alias, 0 drivers
v000000000086d360_0 .var/i "i", 31 0;
v000000000086c8c0_0 .net "read_address_1", 4 0, L_00000000008c3a10;  1 drivers
v000000000086c960_0 .net "read_address_2", 4 0, L_00000000008c2cf0;  1 drivers
v000000000086cd20_0 .var "read_data_1", 31 0;
v000000000086c5a0_0 .var "read_data_2", 31 0;
v000000000086d4a0_0 .net "reset", 0 0, o0000000000870b98;  alias, 0 drivers
v000000000086cdc0 .array "rgf_mem", 31 0, 31 0;
v000000000086ce60_0 .net "write", 0 0, o00000000008711c8;  alias, 0 drivers
v000000000086d400_0 .net "write_address", 4 0, L_00000000008c2d90;  alias, 1 drivers
v000000000086c640_0 .net "write_data", 31 0, o0000000000871228;  alias, 0 drivers
v000000000086cdc0_0 .array/port v000000000086cdc0, 0;
v000000000086cdc0_1 .array/port v000000000086cdc0, 1;
v000000000086cdc0_2 .array/port v000000000086cdc0, 2;
E_0000000000866fd0/0 .event edge, v000000000086c8c0_0, v000000000086cdc0_0, v000000000086cdc0_1, v000000000086cdc0_2;
v000000000086cdc0_3 .array/port v000000000086cdc0, 3;
v000000000086cdc0_4 .array/port v000000000086cdc0, 4;
v000000000086cdc0_5 .array/port v000000000086cdc0, 5;
v000000000086cdc0_6 .array/port v000000000086cdc0, 6;
E_0000000000866fd0/1 .event edge, v000000000086cdc0_3, v000000000086cdc0_4, v000000000086cdc0_5, v000000000086cdc0_6;
v000000000086cdc0_7 .array/port v000000000086cdc0, 7;
v000000000086cdc0_8 .array/port v000000000086cdc0, 8;
v000000000086cdc0_9 .array/port v000000000086cdc0, 9;
v000000000086cdc0_10 .array/port v000000000086cdc0, 10;
E_0000000000866fd0/2 .event edge, v000000000086cdc0_7, v000000000086cdc0_8, v000000000086cdc0_9, v000000000086cdc0_10;
v000000000086cdc0_11 .array/port v000000000086cdc0, 11;
v000000000086cdc0_12 .array/port v000000000086cdc0, 12;
v000000000086cdc0_13 .array/port v000000000086cdc0, 13;
v000000000086cdc0_14 .array/port v000000000086cdc0, 14;
E_0000000000866fd0/3 .event edge, v000000000086cdc0_11, v000000000086cdc0_12, v000000000086cdc0_13, v000000000086cdc0_14;
v000000000086cdc0_15 .array/port v000000000086cdc0, 15;
v000000000086cdc0_16 .array/port v000000000086cdc0, 16;
v000000000086cdc0_17 .array/port v000000000086cdc0, 17;
v000000000086cdc0_18 .array/port v000000000086cdc0, 18;
E_0000000000866fd0/4 .event edge, v000000000086cdc0_15, v000000000086cdc0_16, v000000000086cdc0_17, v000000000086cdc0_18;
v000000000086cdc0_19 .array/port v000000000086cdc0, 19;
v000000000086cdc0_20 .array/port v000000000086cdc0, 20;
v000000000086cdc0_21 .array/port v000000000086cdc0, 21;
v000000000086cdc0_22 .array/port v000000000086cdc0, 22;
E_0000000000866fd0/5 .event edge, v000000000086cdc0_19, v000000000086cdc0_20, v000000000086cdc0_21, v000000000086cdc0_22;
v000000000086cdc0_23 .array/port v000000000086cdc0, 23;
v000000000086cdc0_24 .array/port v000000000086cdc0, 24;
v000000000086cdc0_25 .array/port v000000000086cdc0, 25;
v000000000086cdc0_26 .array/port v000000000086cdc0, 26;
E_0000000000866fd0/6 .event edge, v000000000086cdc0_23, v000000000086cdc0_24, v000000000086cdc0_25, v000000000086cdc0_26;
v000000000086cdc0_27 .array/port v000000000086cdc0, 27;
v000000000086cdc0_28 .array/port v000000000086cdc0, 28;
v000000000086cdc0_29 .array/port v000000000086cdc0, 29;
v000000000086cdc0_30 .array/port v000000000086cdc0, 30;
E_0000000000866fd0/7 .event edge, v000000000086cdc0_27, v000000000086cdc0_28, v000000000086cdc0_29, v000000000086cdc0_30;
v000000000086cdc0_31 .array/port v000000000086cdc0, 31;
E_0000000000866fd0/8 .event edge, v000000000086cdc0_31, v000000000086c960_0;
E_0000000000866fd0 .event/or E_0000000000866fd0/0, E_0000000000866fd0/1, E_0000000000866fd0/2, E_0000000000866fd0/3, E_0000000000866fd0/4, E_0000000000866fd0/5, E_0000000000866fd0/6, E_0000000000866fd0/7, E_0000000000866fd0/8;
E_00000000008675d0 .event posedge, v000000000086d220_0;
S_0000000000823080 .scope module, "write_reg_mux" "mod_write_reg_mux" 2 61, 4 1 0, S_0000000000857ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v000000000086ca00_0 .net "ins_15_11", 4 0, L_00000000008c3ab0;  1 drivers
v000000000086c6e0_0 .net "ins_20_16", 4 0, L_00000000008c3c90;  1 drivers
v000000000086caa0_0 .net "reg_dst", 0 0, o0000000000871468;  alias, 0 drivers
v00000000008c3470_0 .net "write_reg_add", 4 0, L_00000000008c2d90;  alias, 1 drivers
L_00000000008c2d90 .functor MUXZ 5, L_00000000008c3ab0, L_00000000008c3c90, o0000000000871468, C4<>;
    .scope S_0000000000857e20;
T_0 ;
    %wait E_00000000008675d0;
    %load/vec4 v000000000086d4a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000086d360_0, 0, 32;
T_0.2 ;
    %load/vec4 v000000000086d360_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000000000086d360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000086cdc0, 0, 4;
    %load/vec4 v000000000086d360_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000086d360_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000086ce60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v000000000086c640_0;
    %load/vec4 v000000000086d400_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000086cdc0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000857e20;
T_1 ;
    %wait E_0000000000866fd0;
    %load/vec4 v000000000086c8c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000086cd20_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000086c8c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000086cdc0, 4;
    %store/vec4 v000000000086cd20_0, 0, 32;
T_1.1 ;
    %load/vec4 v000000000086c960_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000086c5a0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000086c960_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000086cdc0, 4;
    %store/vec4 v000000000086c5a0_0, 0, 32;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "mips_processor.v";
    "./register_file.v";
    "./write_reg_mux.v";
