# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:08 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 14:51:08 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:08 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 14:51:08 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 14:51:09 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:09 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 14:51:10 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:10 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 14:51:11 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:11 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 14:51:12 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:12 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 14:51:12 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:12 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 14:51:12 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:12 on Sep 06,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 14:51:12 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:12 on Sep 06,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 14:51:12 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb -voptargs="+acc" 
# Start time: 14:51:12 on Sep 06,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "RF_CU(BEHAVIOR)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading work.dlx_dp_tb(structure)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_arith(body)
# Loading work.dlx_id(structure)#1
# Loading ieee.std_logic_unsigned(body)
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# Causality operation skipped due to absence of debug database file
add wave  \
sim:/dlx_dp_tb/IRAM/ADDRESS \
sim:/dlx_dp_tb/IRAM/DATA
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
restart
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:51 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 14:53:51 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:51 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 14:53:52 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:52 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 14:53:53 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:53 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 14:53:54 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:54 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 14:53:55 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:55 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 14:53:55 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:55 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 14:53:55 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:55 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 14:53:55 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:55 on Sep 06,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 14:53:55 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:53:55 on Sep 06,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 14:53:55 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:57 on Sep 06,2022, Elapsed time: 0:02:45
# Errors: 0, Warnings: 100
# vsim -t 100ps work.DLX_DP_tb -voptargs="+acc" 
# Start time: 14:53:57 on Sep 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading work.dlx_dp_tb(structure)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_arith(body)
# Loading work.dlx_id(structure)#1
# Loading ieee.std_logic_unsigned(body)
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# ** Fatal: (vsim-3348) Port length (64) does not match actual length (32) for port "/dlx_dp_tb/IRAM/DATA".
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/IRAM File: ../test_bench_and_memory/TB_romem/romem.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 14:53:58 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:36 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 14:54:36 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:36 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 14:54:37 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:37 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 14:54:38 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:38 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:39 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:39 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:39 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:39 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:39 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:39 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 14:54:39 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:40 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 14:54:40 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:40 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 14:54:40 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:40 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 14:54:40 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:40 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 14:54:40 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:40 on Sep 06,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 14:54:40 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:40 on Sep 06,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 14:54:40 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb -voptargs="+acc" 
# Start time: 14:54:40 on Sep 06,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading work.dlx_dp_tb(structure)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_arith(body)
# Loading work.dlx_id(structure)#1
# Loading ieee.std_logic_unsigned(body)
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# ** Fatal: (vsim-3348) Port length (64) does not match actual length (32) for port "/dlx_dp_tb/IRAM/DATA".
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/IRAM File: ../test_bench_and_memory/TB_romem/romem.vhd Line: 25
# FATAL ERROR while loading design
# Error loading design
# End time: 14:54:41 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
source a.b-DataPath_sim.src
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:14 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-globals.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package myTypes
# End time: 14:56:14 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:14 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity counter
# -- Compiling architecture BEHAVIOR of counter
# End time: 14:56:14 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:14 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_1bit_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1_1b
# -- Compiling architecture behavior of mux2to1_1b
# End time: 14:56:14 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:14 on Sep 06,2022
# vcom -reportprogress 300 -work work ../000-commons/mux2to1_bhv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2to1
# -- Compiling architecture behavior of mux2to1
# End time: 14:56:14 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:14 on Sep 06,2022
# vcom -reportprogress 300 -work work ../01-generic_shifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SHIFTER_GENERIC
# -- Compiling architecture BEHAVIORAL of SHIFTER_GENERIC
# End time: 14:56:14 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:14 on Sep 06,2022
# vcom -reportprogress 300 -work work ../002-ControlWords.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package DLX_ControlWords
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:15 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.a-IF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_IF
# -- Compiling architecture structure of DLX_IF
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:15 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/rf_constants.vhd 
# -- Loading package STANDARD
# -- Loading package MATH_REAL
# -- Compiling package rf_constants
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:15 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/address_converter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity address_converter
# -- Compiling architecture behavior of address_converter
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:15 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_phys_async.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Compiling entity RF_phys
# -- Compiling architecture behavior_async of RF_phys
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:15 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_datapath
# -- Compiling architecture BEHAVIOR of RF_datapath
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:15 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.core/RF_cu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF_CU
# -- Compiling architecture BEHAVIOR of RF_CU
# End time: 14:56:15 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.core/a.b.b.a-RF.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package NUMERIC_STD
# -- Compiling entity RF
# -- Compiling architecture STRUCTURE of RF
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.b-ID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package rf_constants
# -- Loading package std_logic_arith
# -- Loading package myTypes
# -- Compiling entity DLX_ID
# -- Compiling architecture structure of DLX_ID
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.a-PG_net.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_NET
# -- Compiling architecture STRUCT_PG_1 of PG_NET
# -- Compiling configuration CFG_STRUCT_PG_1
# -- Loading entity PG_NET
# -- Loading architecture STRUCT_PG_1 of PG_NET
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.b-G_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity G_BLOCK
# -- Compiling architecture STRUCTURE of G_BLOCK
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a.c-PG_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PG_BLOCK
# -- Compiling architecture STRUCTURE of PG_BLOCK
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.a-SparseTree.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SPARSE_TREE
# -- Compiling architecture STRUCTURE of SPARSE_TREE
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:16 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a.a-fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture BEHAVIORAL of FA
# -- Compiling configuration CFG_FA_BEHAVIORAL
# -- Loading entity FA
# -- Loading architecture BEHAVIORAL of FA
# End time: 14:56:16 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a.a-rca.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity RCA
# -- Compiling architecture STRUCTURAL of RCA
# -- Compiling architecture BEHAVIORAL of RCA
# -- Loading entity RCA
# -- Compiling configuration CFG_RCA_STRUCTURAL
# -- Loading entity RCA
# -- Loading architecture STRUCTURAL of RCA
# -- Loading entity FA
# -- Loading configuration cfg_fa_behavioral
# -- Compiling configuration CFG_RCA_BEHAVIORAL
# -- Loading entity RCA
# -- Loading architecture BEHAVIORAL of RCA
# End time: 14:56:17 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b.a-csel_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_BLOCK
# -- Compiling architecture STRUCTURE of CS_BLOCK
# End time: 14:56:17 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a.b-csel_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity CS_SUM
# -- Compiling architecture STRUCTURE of CS_SUM
# End time: 14:56:17 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a.a-P4Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package myTypes
# -- Compiling entity P4
# -- Compiling architecture STRUCTURE of P4
# End time: 14:56:17 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.core/a.b.c.a-ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_ALU
# -- Compiling architecture bhv of DLX_ALU
# End time: 14:56:17 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.core/a.b.c-EX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_EX
# -- Compiling architecture structure of DLX_EX
# End time: 14:56:17 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:17 on Sep 06,2022
# vcom -reportprogress 300 -work work ../a.b-DataPath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP
# -- Compiling architecture structure of DLX_DP
# End time: 14:56:18 on Sep 06,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:18 on Sep 06,2022
# vcom -reportprogress 300 -work work ../test_bench_and_memory/TB_romem/romem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_textio
# -- Compiling entity ROMEM
# -- Compiling architecture Behavioral of ROMEM
# End time: 14:56:18 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:56:18 on Sep 06,2022
# vcom -reportprogress 300 -work work a.b-DataPath_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package myTypes
# -- Compiling entity DLX_DP_tb
# -- Compiling architecture structure of DLX_DP_tb
# End time: 14:56:18 on Sep 06,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 100ps work.DLX_DP_tb -voptargs="+acc" 
# Start time: 14:56:18 on Sep 06,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mytypes
# Loading work.dlx_dp_tb(structure)#1
# Loading work.dlx_dp(structure)#1
# Loading work.dlx_if(structure)#1
# Loading work.mux2to1(behavior)#1
# Loading ieee.math_real(body)
# Loading work.rf_constants
# Loading ieee.std_logic_arith(body)
# Loading work.dlx_id(structure)#1
# Loading ieee.std_logic_unsigned(body)
# Loading work.rf(structure)#1
# Loading work.rf_cu(behavior)#1
# Loading work.rf_datapath(behavior)#1
# Loading work.address_converter(behavior)#1
# Loading work.counter(behavior)#1
# Loading work.mux2to1(behavior)#2
# Loading work.mux2to1_1b(behavior)#1
# Loading work.rf_phys(behavior_async)#1
# Loading work.dlx_ex(structure)#1
# Loading work.dlx_alu(bhv)#1
# Loading work.shifter_generic(behavioral)#1
# Loading ieee.std_logic_textio(body)
# Loading work.romem(behavioral)#1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/ex_stage
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/SF_converter
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: CONV_INTEGER(UNSIGNED) input array has 32 bits and MSB is not zero.
#    Time: 0 ps  Iteration: 4  Instance: /dlx_dp_tb/IRAM
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 6  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_RD2
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."/=": metavalue detected, returning TRUE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: NUMERIC_STD.">": metavalue detected, returning FALSE
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 15 ns  Iteration: 3  Instance: /dlx_dp_tb/dp/ex_stage/alu/shifter
run 50 ns
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 2  Instance: /dlx_dp_tb/dp/id_stage
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 4  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 4  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 35 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 5  Instance: /dlx_dp_tb/dp/id_stage/regfile/DataPath/Conv_W
# End time: 15:00:05 on Sep 06,2022, Elapsed time: 0:03:47
# Errors: 0, Warnings: 99
