

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:14:36 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     22|        -|        -|    -|
|Expression           |        -|     17|        0|     2510|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |       10|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1599|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       10|     39|     1599|     2674|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      1|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-----------------------------------------------+-------------------------------------------+--------------+
    |                    Instance                   |                   Module                  |  Expression  |
    +-----------------------------------------------+-------------------------------------------+--------------+
    |myproject_mac_mul_sub_5s_13s_13s_16_1_1_U10    |myproject_mac_mul_sub_5s_13s_13s_16_1_1    | i0 * i1 - i2 |
    |myproject_mac_muladd_12s_10ns_18ns_18_1_1_U16  |myproject_mac_muladd_12s_10ns_18ns_18_1_1  | i0 * i1 + i2 |
    |myproject_mac_muladd_12s_20s_24ns_24_1_1_U15   |myproject_mac_muladd_12s_20s_24ns_24_1_1   | i0 * i1 + i2 |
    |myproject_mac_muladd_12s_5s_18s_19_1_1_U13     |myproject_mac_muladd_12s_5s_18s_19_1_1     | i0 * i1 + i2 |
    |myproject_mac_muladd_12s_7s_18s_18_1_1_U2      |myproject_mac_muladd_12s_7s_18s_18_1_1     | i0 + i1 * i2 |
    |myproject_mac_muladd_12s_9ns_11ns_18_1_1_U9    |myproject_mac_muladd_12s_9ns_11ns_18_1_1   | i0 * i1 + i2 |
    |myproject_mac_muladd_12s_9ns_13ns_18_1_1_U7    |myproject_mac_muladd_12s_9ns_13ns_18_1_1   | i0 * i1 + i2 |
    |myproject_mac_muladd_12s_9ns_16ns_20_1_1_U8    |myproject_mac_muladd_12s_9ns_16ns_20_1_1   | i0 * i1 + i2 |
    |myproject_mac_muladd_16s_7s_24ns_24_1_1_U14    |myproject_mac_muladd_16s_7s_24ns_24_1_1    | i0 * i1 + i2 |
    |myproject_mac_muladd_7s_15s_23s_24_1_1_U17     |myproject_mac_muladd_7s_15s_23s_24_1_1     | i0 * i1 + i2 |
    |myproject_mac_mulsub_14s_14s_18ns_18_1_1_U5    |myproject_mac_mulsub_14s_14s_18ns_18_1_1   | i0 - i1 * i1 |
    |myproject_mul_mul_10s_12ns_22_1_1_U21          |myproject_mul_mul_10s_12ns_22_1_1          |    i0 * i1   |
    |myproject_mul_mul_10s_22s_32_1_1_U22           |myproject_mul_mul_10s_22s_32_1_1           |    i0 * i1   |
    |myproject_mul_mul_10s_24s_34_1_1_U20           |myproject_mul_mul_10s_24s_34_1_1           |    i0 * i1   |
    |myproject_mul_mul_12s_12s_24_1_1_U3            |myproject_mul_mul_12s_12s_24_1_1           |    i0 * i0   |
    |myproject_mul_mul_12s_12s_24_1_1_U11           |myproject_mul_mul_12s_12s_24_1_1           |    i0 * i0   |
    |myproject_mul_mul_12s_12s_24_1_1_U12           |myproject_mul_mul_12s_12s_24_1_1           |    i0 * i0   |
    |myproject_mul_mul_12s_7ns_18_1_1_U1            |myproject_mul_mul_12s_7ns_18_1_1           |    i0 * i1   |
    |myproject_mul_mul_12s_7s_18_1_1_U6             |myproject_mul_mul_12s_7s_18_1_1            |    i0 * i1   |
    |myproject_mul_mul_14s_14s_28_1_1_U4            |myproject_mul_mul_14s_14s_28_1_1           |    i0 * i0   |
    |myproject_mul_mul_14s_16s_30_1_1_U18           |myproject_mul_mul_14s_16s_30_1_1           |    i0 * i1   |
    |myproject_mul_mul_19s_26s_36_1_1_U19           |myproject_mul_mul_19s_26s_36_1_1           |    i0 * i1   |
    +-----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |            Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |cos_lut_samples_V_U  |myproject_cos_lut_samples_V  |        5|  0|   0|    0|  1024|    5|     1|         5120|
    |sin_lut_samples_V_U  |myproject_sin_lut_samples_V  |        5|  0|   0|    0|  1024|    7|     1|         7168|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                             |       10|  0|   0|    0|  2048|   12|     2|        12288|
    +---------------------+-----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1116_1_fu_2732_p2           |     *    |      2|  0|  22|          10|          34|
    |mul_ln1116_fu_2780_p2             |     *    |      2|  0|  23|           7|          35|
    |mul_ln700_2_fu_1870_p2            |     *    |      2|  0|  40|          28|          26|
    |mul_ln700_3_fu_2350_p2            |     *    |      3|  0|  21|          14|          48|
    |mul_ln728_fu_2632_p2              |     *    |      0|  0|  33|           7|           7|
    |r_V_22_fu_1876_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_23_fu_1969_p2                 |     *    |      0|  0|  40|           8|           8|
    |r_V_25_fu_2719_p2                 |     *    |      0|  0|  17|           5|           5|
    |r_V_26_fu_2742_p2                 |     *    |      0|  0|  17|           5|           5|
    |r_V_28_fu_2751_p2                 |     *    |      0|  0|  23|           6|           6|
    |r_V_29_fu_2764_p2                 |     *    |      0|  0|  17|           5|           5|
    |r_V_33_fu_2801_p2                 |     *    |      0|  0|  17|           5|           5|
    |r_V_35_fu_2817_p2                 |     *    |      0|  0|  33|           7|           7|
    |r_V_41_fu_2278_p2                 |     *    |      0|  0|  17|           5|           5|
    |r_V_43_fu_2829_p2                 |     *    |      2|  0|  26|           7|          42|
    |r_V_46_fu_2792_p2                 |     *    |      2|  0|  20|          10|          44|
    |r_V_49_fu_2860_p2                 |     *    |      2|  0|  20|          14|          32|
    |r_V_8_fu_2671_p2                  |     *    |      2|  0|  30|           5|          30|
    |ret_V_47_fu_2250_p2               |     *    |      0|  0|   8|          13|           4|
    |add_ln1192_18_fu_2209_p2          |     +    |      0|  0|  18|          18|          18|
    |add_ln55_10_fu_1769_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_11_fu_1937_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_12_fu_2041_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_13_fu_2423_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_14_fu_2147_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_15_fu_2516_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_16_fu_2600_p2            |     +    |      0|  0|  19|          12|          10|
    |add_ln55_1_fu_865_p2              |     +    |      0|  0|  19|          12|          10|
    |add_ln55_2_fu_1540_p2             |     +    |      0|  0|  19|          12|          10|
    |add_ln55_3_fu_1635_p2             |     +    |      0|  0|  19|          12|          10|
    |add_ln55_4_fu_581_p2              |     +    |      0|  0|  19|          12|          10|
    |add_ln55_5_fu_973_p2              |     +    |      0|  0|  19|          12|          10|
    |add_ln55_6_fu_1063_p2             |     +    |      0|  0|  19|          12|          10|
    |add_ln55_7_fu_676_p2              |     +    |      0|  0|  19|          12|          10|
    |add_ln55_8_fu_1186_p2             |     +    |      0|  0|  19|          12|          10|
    |add_ln55_9_fu_1267_p2             |     +    |      0|  0|  19|          12|          10|
    |add_ln55_fu_781_p2                |     +    |      0|  0|  19|          12|          10|
    |add_ln700_1_fu_1841_p2            |     +    |      0|  0|  18|          24|          24|
    |p_Val2_13_fu_1573_p2              |     +    |      0|  0|  18|          12|           5|
    |p_Val2_20_fu_1002_p2              |     +    |      0|  0|  19|          12|           6|
    |p_Val2_27_fu_1708_p2              |     +    |      0|  0|  19|          12|           4|
    |p_Val2_2_fu_721_p2                |     +    |      0|  0|  19|          12|          12|
    |r_V_37_fu_1406_p2                 |     +    |      0|  0|  18|          15|          15|
    |r_V_38_fu_1424_p2                 |     +    |      0|  0|  15|           7|           7|
    |r_V_39_fu_1460_p2                 |     +    |      0|  0|  17|          10|          10|
    |ret_V_11_fu_529_p2                |     +    |      0|  0|  20|          13|          10|
    |ret_V_13_fu_921_p2                |     +    |      0|  0|  20|          13|          10|
    |ret_V_14_fu_1011_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_16_fu_624_p2                |     +    |      0|  0|  20|          13|          10|
    |ret_V_17_fu_1134_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_19_fu_1215_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_20_fu_1717_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_24_fu_1303_p2               |     +    |      0|  0|  21|          14|           6|
    |ret_V_26_fu_1322_p2               |     +    |      0|  0|  21|          14|           6|
    |ret_V_28_fu_1885_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_2_fu_729_p2                 |     +    |      0|  0|  20|          13|          10|
    |ret_V_30_fu_1352_p2               |     +    |      0|  0|  15|           8|           5|
    |ret_V_32_fu_2355_p2               |     +    |      0|  0|  31|          24|          19|
    |ret_V_34_fu_1989_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_37_fu_2371_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_39_fu_2455_p2               |     +    |      0|  0|  15|           6|           5|
    |ret_V_41_fu_2095_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_43_fu_2464_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_45_fu_2548_p2               |     +    |      0|  0|  20|          13|          10|
    |ret_V_49_fu_1470_p2               |     +    |      0|  0|  18|          15|          15|
    |ret_V_4_fu_813_p2                 |     +    |      0|  0|  20|          13|          10|
    |ret_V_50_fu_898_p2                |     +    |      0|  0|  25|          18|          12|
    |ret_V_51_fu_2650_p2               |     +    |      0|  0|  31|          24|          24|
    |ret_V_53_fu_2889_p2               |     +    |      0|  0|  52|          45|          43|
    |ret_V_57_fu_2700_p2               |     +    |      0|  0|  18|          48|          48|
    |ret_V_61_fu_2838_p2               |     +    |      0|  0|  62|          55|          55|
    |ret_V_63_fu_2215_p2               |     +    |      0|  0|  18|          18|          11|
    |ret_V_65_fu_2870_p2               |     +    |      0|  0|  56|          49|          49|
    |ret_V_6_fu_1476_p2                |     +    |      0|  0|  18|          15|          14|
    |ret_V_8_fu_1488_p2                |     +    |      0|  0|  20|          13|          10|
    |ret_V_9_fu_1583_p2                |     +    |      0|  0|  20|          13|          10|
    |ret_V_fu_1682_p2                  |     +    |      0|  0|  18|          13|           8|
    |p_Val2_19_fu_913_p2               |     -    |      0|  0|  19|          12|          12|
    |r_V_15_fu_2322_p2                 |     -    |      0|  0|  33|          26|          26|
    |r_V_19_fu_1857_p2                 |     -    |      0|  0|  33|          26|          26|
    |r_V_40_fu_1667_p2                 |     -    |      0|  0|  20|           1|          13|
    |r_V_42_fu_1114_p2                 |     -    |      0|  0|  25|          18|          18|
    |r_V_44_fu_1803_p2                 |     -    |      0|  0|  22|          15|          15|
    |r_V_47_fu_2176_p2                 |     -    |      0|  0|  25|          18|          18|
    |r_V_48_fu_2203_p2                 |     -    |      0|  0|  25|          18|          18|
    |ret_V_18_fu_2299_p2               |     -    |      0|  0|  21|          14|          14|
    |ret_V_48_fu_1434_p2               |     -    |      0|  0|  18|          15|          15|
    |ret_V_52_fu_1676_p2               |     -    |      0|  0|  18|          13|          13|
    |ret_V_54_fu_715_p2                |     -    |      0|  0|  20|          13|          13|
    |ret_V_55_fu_1313_p2               |     -    |      0|  0|  20|          13|          13|
    |sub_ln1192_fu_1817_p2             |     -    |      0|  0|  18|          24|          24|
    |sub_ln700_1_fu_2684_p2            |     -    |      0|  0|  18|          48|          48|
    |sub_ln700_fu_2342_p2              |     -    |      0|  0|  43|          36|          36|
    |sub_ln703_fu_1569_p2              |     -    |      0|  0|  18|          12|          12|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln56_10_fu_1741_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_11_fu_1909_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_12_fu_2013_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_13_fu_2395_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_14_fu_2119_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_15_fu_2488_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_16_fu_2572_p2           |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_1_fu_837_p2             |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_2_fu_1512_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_3_fu_1607_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_4_fu_553_p2             |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_5_fu_945_p2             |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_6_fu_1035_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_7_fu_648_p2             |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_8_fu_1158_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_9_fu_1239_p2            |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_fu_753_p2               |   icmp   |      0|  0|   9|           3|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln55_10_fu_1779_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_11_fu_1947_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_12_fu_2051_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_13_fu_2433_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_14_fu_2157_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_15_fu_2526_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_16_fu_2610_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln55_1_fu_875_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln55_2_fu_1550_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln55_3_fu_1645_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln55_4_fu_591_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln55_5_fu_983_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln55_6_fu_1073_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln55_7_fu_686_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln55_8_fu_1196_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln55_9_fu_1277_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln55_fu_791_p2                 |    or    |      0|  0|   2|           1|           1|
    |select_ln55_10_fu_1785_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_11_fu_1953_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_12_fu_2057_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_13_fu_2439_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_14_fu_2163_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_15_fu_2532_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_16_fu_2616_p3         |  select  |      0|  0|  13|           1|          13|
    |select_ln55_1_fu_881_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln55_2_fu_1556_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln55_3_fu_1651_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln55_4_fu_597_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln55_5_fu_989_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln55_6_fu_1079_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln55_7_fu_692_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln55_8_fu_1202_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln55_9_fu_1283_p3          |  select  |      0|  0|  13|           1|          13|
    |select_ln55_fu_797_p3             |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     17|  0|2510|        1491|        1709|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  192|        384|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  195|        390|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+-----+----+-----+-----------+
    |                       Name                      |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+-----+----+-----+-----------+
    |add_ln700_1_reg_3309                             |   24|   0|   24|          0|
    |add_ln700_reg_3359                               |   24|   0|   24|          0|
    |ap_CS_fsm                                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                          |    1|   0|    1|          0|
    |cos_lut_samples_V_load_4_reg_3283                |    5|   0|    5|          0|
    |cos_lut_samples_V_load_4_reg_3283_pp0_iter3_reg  |    5|   0|    5|          0|
    |cos_lut_samples_V_load_5_reg_3399                |    5|   0|    5|          0|
    |cos_lut_samples_V_load_7_reg_3414                |    5|   0|    5|          0|
    |cos_lut_samples_V_load_8_reg_3459                |    5|   0|    5|          0|
    |lhs_V_17_reg_3141                                |   13|   0|   13|          0|
    |mul_ln1116_1_reg_3444                            |   44|   0|   44|          0|
    |mul_ln1116_reg_3469                              |   42|   0|   42|          0|
    |mul_ln1192_reg_3120                              |   18|   0|   18|          0|
    |mul_ln700_2_reg_3314                             |   48|   0|   48|          0|
    |mul_ln700_3_reg_3384                             |   48|   0|   48|          0|
    |mul_ln728_1_reg_3233                             |   18|   0|   18|          0|
    |p_Val2_10_reg_3171                               |   12|   0|   12|          0|
    |p_Val2_12_reg_3080                               |   12|   0|   12|          0|
    |p_Val2_12_reg_3080_pp0_iter1_reg                 |   12|   0|   12|          0|
    |p_Val2_17_reg_3176                               |    5|   0|    5|          0|
    |p_Val2_1_reg_3090                                |   12|   0|   12|          0|
    |p_Val2_1_reg_3090_pp0_iter1_reg                  |   12|   0|   12|          0|
    |p_Val2_22_reg_3130                               |   12|   0|   12|          0|
    |p_Val2_22_reg_3130_pp0_iter1_reg                 |   12|   0|   12|          0|
    |p_Val2_26_reg_3278                               |    7|   0|    7|          0|
    |p_Val2_35_reg_3228                               |   12|   0|   12|          0|
    |p_Val2_36_reg_3389                               |    7|   0|    7|          0|
    |p_Val2_41_reg_3243                               |   12|   0|   12|          0|
    |p_Val2_43_reg_3339                               |   12|   0|   12|          0|
    |p_Val2_46_reg_3191                               |    5|   0|    5|          0|
    |p_Val2_46_reg_3191_pp0_iter2_reg                 |    5|   0|    5|          0|
    |p_Val2_48_reg_3253                               |   12|   0|   12|          0|
    |p_Val2_52_reg_3349                               |   12|   0|   12|          0|
    |p_Val2_54_reg_3354                               |   12|   0|   12|          0|
    |p_Val2_5_reg_3111                                |   12|   0|   12|          0|
    |p_Val2_5_reg_3111_pp0_iter1_reg                  |   12|   0|   12|          0|
    |p_Val2_s_reg_3098                                |   12|   0|   12|          0|
    |p_Val2_s_reg_3098_pp0_iter1_reg                  |   12|   0|   12|          0|
    |r_V_14_reg_3298                                  |   24|   0|   24|          0|
    |r_V_18_reg_3217                                  |   24|   0|   24|          0|
    |r_V_21_reg_3223                                  |   28|   0|   28|          0|
    |r_V_22_reg_3319                                  |   14|   0|   14|          0|
    |r_V_24_reg_3394                                  |   34|   0|   34|          0|
    |r_V_26_reg_3449                                  |   10|   0|   10|          0|
    |r_V_30_reg_3454                                  |   22|   0|   22|          0|
    |r_V_34_reg_3479                                  |   32|   0|   32|          0|
    |r_V_35_reg_3484                                  |   14|   0|   14|          0|
    |r_V_43_reg_3489                                  |   44|   0|   44|          0|
    |r_V_46_reg_3474                                  |   45|   0|   45|          0|
    |r_V_7_reg_3369                                   |   30|   0|   30|          0|
    |r_V_8_reg_3434                                   |   35|   0|   35|          0|
    |ret_V_15_reg_3273                                |   16|   0|   16|          0|
    |ret_V_22_reg_3304                                |   19|   0|   19|          0|
    |ret_V_30_reg_3238                                |    8|   0|    8|          0|
    |ret_V_35_reg_3248                                |   20|   0|   20|          0|
    |ret_V_39_reg_3409                                |    6|   0|    6|          0|
    |ret_V_54_reg_3156                                |   13|   0|   13|          0|
    |ret_V_54_reg_3156_pp0_iter2_reg                  |   13|   0|   13|          0|
    |ret_V_58_reg_3329                                |   24|   0|   24|          0|
    |ret_V_6_reg_3258                                 |   15|   0|   15|          0|
    |sext_ln1118_12_reg_3197                          |   13|   0|   18|          5|
    |sin_lut_samples_V_load_2_reg_3364                |    7|   0|    7|          0|
    |sin_lut_samples_V_load_5_reg_3288                |    7|   0|    7|          0|
    |sin_lut_samples_V_load_6_reg_3374                |    7|   0|    7|          0|
    |sin_lut_samples_V_load_9_reg_3464                |    7|   0|    7|          0|
    |sub_ln700_reg_3379                               |   36|   0|   36|          0|
    |tmp_59_reg_3494                                  |    7|   0|    7|          0|
    |tmp_70_reg_3499                                  |    7|   0|    7|          0|
    |trunc_ln708_4_reg_3439                           |   12|   0|   12|          0|
    |trunc_ln_reg_3429                                |   12|   0|   12|          0|
    |x_V_ap_vld_preg                                  |    1|   0|    1|          0|
    |x_V_preg                                         |  192|   0|  192|          0|
    |sin_lut_samples_V_load_5_reg_3288                |   64|  32|    7|          0|
    |sin_lut_samples_V_load_6_reg_3374                |   64|  32|    7|          0|
    |trunc_ln708_4_reg_3439                           |   64|  32|   12|          0|
    |trunc_ln_reg_3429                                |   64|  32|   12|          0|
    +-------------------------------------------------+-----+----+-----+-----------+
    |Total                                            | 1599| 128| 1386|          5|
    +-------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  192|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   12|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   12|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   12|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   12|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   12|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

