Analysis & Synthesis report for Sdram_Control
Wed May 10 20:10:04 2023
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for Top-level Entity: |SDRAM
 19. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 20. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated
 21. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p
 22. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p
 23. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram
 24. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr
 25. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp
 26. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp
 27. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 28. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12
 29. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr
 30. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp
 31. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp
 32. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 33. Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15
 34. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 35. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated
 36. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p
 37. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p
 38. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram
 39. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr
 40. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp
 41. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp
 42. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 43. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12
 44. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr
 45. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp
 46. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp
 47. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp
 48. Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15
 49. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated
 50. Parameter Settings for User Entity Instance: Top-level Entity: |SDRAM
 51. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top
 52. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control
 53. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init
 54. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component
 55. Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component
 56. Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
 57. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: counter:counter_inst_0|lpm_counter:LPM_COUNTER_component
 59. Parameter Settings for User Entity Instance: counter:counter_inst_1|lpm_counter:LPM_COUNTER_component
 60. Parameter Settings for User Entity Instance: counter:counter_inst_2|lpm_counter:LPM_COUNTER_component
 61. Parameter Settings for User Entity Instance: seven_segment_LED:seven_segment_LED_inst
 62. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 63. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5
 64. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4
 65. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4
 66. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3
 67. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3
 68. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2
 69. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod2
 70. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1
 71. Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod1
 72. dcfifo Parameter Settings by Entity Instance
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "seven_segment_LED:seven_segment_LED_inst"
 75. Port Connectivity Checks: "counter:counter_inst_2"
 76. Port Connectivity Checks: "counter:counter_inst_0"
 77. Port Connectivity Checks: "rom:rom_inst"
 78. Port Connectivity Checks: "pll:pll_inst"
 79. Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"
 80. Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo"
 81. Port Connectivity Checks: "sdram_control_top:sdram_control_top|sdram_control:sdram_control"
 82. Port Connectivity Checks: "sdram_control_top:sdram_control_top"
 83. SignalTap II Logic Analyzer Settings
 84. Elapsed Time Per Partition
 85. Connections to In-System Debugging Instance "auto_signaltap_0"
 86. Analysis & Synthesis Messages
 87. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+-------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Wed May 10 20:10:04 2023       ;
; Quartus II 64-Bit Version           ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                       ; Sdram_Control                               ;
; Top-level Entity Name               ; SDRAM                                       ;
; Family                              ; Cyclone V                                   ;
; Logic utilization (in ALMs)         ; N/A                                         ;
; Total registers                     ; 1848                                        ;
; Total pins                          ; 85                                          ;
; Total virtual pins                  ; 0                                           ;
; Total block memory bits             ; 872,448                                     ;
; Total DSP Blocks                    ; 0                                           ;
; Total HSSI RX PCSs                  ; 0                                           ;
; Total HSSI PMA RX Deserializers     ; 0                                           ;
; Total HSSI PMA RX ATT Deserializers ; 0                                           ;
; Total HSSI TX PCSs                  ; 0                                           ;
; Total HSSI PMA TX Serializers       ; 0                                           ;
; Total HSSI PMA TX ATT Serializers   ; 0                                           ;
; Total PLLs                          ; 1                                           ;
; Total DLLs                          ; 0                                           ;
+-------------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; SDRAM              ; Sdram_Control      ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                           ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; ../sim/seven_segment_LED.v                                                 ; yes             ; User Verilog HDL File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/sim/seven_segment_LED.v        ;         ;
; ../src/Sdram_Params.h                                                      ; yes             ; User Unspecified File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/Sdram_Params.h             ;         ;
; ../src/sdram_init.v                                                        ; yes             ; User Verilog HDL File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_init.v               ;         ;
; ../src/sdram_control_top.v                                                 ; yes             ; User Verilog HDL File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control_top.v        ;         ;
; ../src/sdram_control.v                                                     ; yes             ; User Verilog HDL File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/sdram_control.v            ;         ;
; ../core/fifo_wr.v                                                          ; yes             ; User Wizard-Generated File             ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_wr.v                 ;         ;
; ../core/fifo_rd.v                                                          ; yes             ; User Wizard-Generated File             ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_rd.v                 ;         ;
; ../src/SDRAM.v                                                             ; yes             ; User Verilog HDL File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/src/SDRAM.v                    ;         ;
; counter.v                                                                  ; yes             ; User Wizard-Generated File             ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v                  ;         ;
; rom.v                                                                      ; yes             ; User Wizard-Generated File             ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/rom.v                      ;         ;
; pll.v                                                                      ; yes             ; User Wizard-Generated File             ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll.v                      ; pll     ;
; pll/pll_0002.v                                                             ; yes             ; User Verilog HDL File                  ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll/pll_0002.v             ; pll     ;
; dcfifo.tdf                                                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/dcfifo.tdf                      ;         ;
; lpm_counter.inc                                                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                 ;         ;
; lpm_add_sub.inc                                                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                 ;         ;
; altdpram.inc                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; a_graycounter.inc                                                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_graycounter.inc               ;         ;
; a_fefifo.inc                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_fefifo.inc                    ;         ;
; a_gray2bin.inc                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_gray2bin.inc                  ;         ;
; dffpipe.inc                                                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc                     ;         ;
; alt_sync_fifo.inc                                                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/alt_sync_fifo.inc               ;         ;
; lpm_compare.inc                                                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                 ;         ;
; altsyncram_fifo.inc                                                        ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altsyncram_fifo.inc             ;         ;
; aglobal130.inc                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                  ;         ;
; db/dcfifo_0or1.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dcfifo_0or1.tdf         ;         ;
; db/a_gray2bin_g9b.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/a_gray2bin_g9b.tdf      ;         ;
; db/a_graycounter_fu6.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/a_graycounter_fu6.tdf   ;         ;
; db/a_graycounter_bcc.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/a_graycounter_bcc.tdf   ;         ;
; db/altsyncram_3j71.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_3j71.tdf     ;         ;
; db/dffpipe_3dc.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_3dc.tdf         ;         ;
; db/dffpipe_gd9.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_gd9.tdf         ;         ;
; db/alt_synch_pipe_nc8.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_synch_pipe_nc8.tdf  ;         ;
; db/dffpipe_jd9.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_jd9.tdf         ;         ;
; db/alt_synch_pipe_oc8.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_synch_pipe_oc8.tdf  ;         ;
; db/dffpipe_kd9.tdf                                                         ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/dffpipe_kd9.tdf         ;         ;
; db/cmpr_1v5.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_1v5.tdf            ;         ;
; altera_pll.v                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altera_pll.v                    ;         ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                                                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                                                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altram.inc                      ;         ;
; db/altsyncram_etf1.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_etf1.tdf     ;         ;
; /work_2/licheng/sdram/class32_sdram_control_1/sim/test.mif                 ; yes             ; Auto-Found Memory Initialization File  ; /work_2/licheng/sdram/class32_sdram_control_1/sim/test.mif                     ;         ;
; db/decode_61a.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/decode_61a.tdf          ;         ;
; db/mux_tfb.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/mux_tfb.tdf             ;         ;
; lpm_counter.tdf                                                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                 ;         ;
; lpm_constant.inc                                                           ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                ;         ;
; cmpconst.inc                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                    ;         ;
; dffeea.inc                                                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                      ;         ;
; alt_counter_stratix.inc                                                    ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc         ;         ;
; db/cntr_8mi.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_8mi.tdf            ;         ;
; sld_signaltap.vhd                                                          ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd               ;         ;
; sld_signaltap_impl.vhd                                                     ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd          ;         ;
; sld_ela_control.vhd                                                        ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd             ;         ;
; lpm_shiftreg.tdf                                                           ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                ;         ;
; sld_mbpmg.vhd                                                              ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                   ;         ;
; sld_ela_trigger_flow_mgr.vhd                                               ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd    ;         ;
; sld_buffer_manager.vhd                                                     ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd          ;         ;
; db/altsyncram_u784.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_u784.tdf     ;         ;
; altdpram.tdf                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                    ;         ;
; memmodes.inc                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc                  ;         ;
; a_hdffe.inc                                                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                     ;         ;
; alt_le_rden_reg.inc                                                        ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc             ;         ;
; altsyncram.inc                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc                  ;         ;
; lpm_mux.tdf                                                                ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                     ;         ;
; muxlut.inc                                                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                      ;         ;
; bypassff.inc                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                    ;         ;
; altshift.inc                                                               ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                    ;         ;
; db/mux_flc.tdf                                                             ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/mux_flc.tdf             ;         ;
; lpm_decode.tdf                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf                  ;         ;
; declut.inc                                                                 ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/declut.inc                      ;         ;
; db/decode_vnf.tdf                                                          ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/decode_vnf.tdf          ;         ;
; db/cntr_89i.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_89i.tdf            ;         ;
; db/cmpr_f9c.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_f9c.tdf            ;         ;
; db/cntr_82j.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_82j.tdf            ;         ;
; db/cntr_29i.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_29i.tdf            ;         ;
; db/cmpr_d9c.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_d9c.tdf            ;         ;
; db/cntr_kri.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cntr_kri.tdf            ;         ;
; db/cmpr_99c.tdf                                                            ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/cmpr_99c.tdf            ;         ;
; sld_rom_sr.vhd                                                             ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                  ;         ;
; sld_hub.vhd                                                                ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                     ;         ;
; sld_jtag_hub.vhd                                                           ; yes             ; Encrypted Megafunction                 ; f:/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                ;         ;
; lpm_divide.tdf                                                             ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf                  ;         ;
; abs_divider.inc                                                            ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc                 ;         ;
; sign_div_unsign.inc                                                        ; yes             ; Megafunction                           ; f:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc             ;         ;
; db/lpm_divide_i3m.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_i3m.tdf      ;         ;
; db/sign_div_unsign_llh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_llh.tdf ;         ;
; db/alt_u_div_gve.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_gve.tdf       ;         ;
; db/lpm_divide_fbm.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_fbm.tdf      ;         ;
; db/lpm_divide_ibm.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_ibm.tdf      ;         ;
; db/sign_div_unsign_olh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_olh.tdf ;         ;
; db/alt_u_div_mve.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_mve.tdf       ;         ;
; db/lpm_divide_scm.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_scm.tdf      ;         ;
; db/sign_div_unsign_2nh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_2nh.tdf ;         ;
; db/alt_u_div_a2f.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_a2f.tdf       ;         ;
; db/lpm_divide_0dm.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/lpm_divide_0dm.tdf      ;         ;
; db/sign_div_unsign_6nh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/sign_div_unsign_6nh.tdf ;         ;
; db/alt_u_div_i2f.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/alt_u_div_i2f.tdf       ;         ;
; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_6tf1.tdf ; yes             ; Auto-Generated Megafunction            ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/db/altsyncram_6tf1.tdf     ;         ;
; /work_2/licheng/sdram/class32_sdram_control_1/sim/adc_1.mif                ; yes             ; Auto-Found Memory Initialization File  ; /work_2/licheng/sdram/class32_sdram_control_1/sim/adc_1.mif                    ;         ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 1551          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 2435          ;
;     -- 7 input functions                    ; 6             ;
;     -- 6 input functions                    ; 198           ;
;     -- 5 input functions                    ; 179           ;
;     -- 4 input functions                    ; 341           ;
;     -- <=3 input functions                  ; 1711          ;
;                                             ;               ;
; Dedicated logic registers                   ; 1848          ;
;                                             ;               ;
; I/O pins                                    ; 85            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 872448        ;
; Total DSP Blocks                            ; 0             ;
; Total PLLs                                  ; 4             ;
;     -- PLLs                                 ; 4             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_400M~buf0 ;
; Maximum fan-out                             ; 903           ;
; Total fan-out                               ; 17727         ;
; Average fan-out                             ; 3.80          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDRAM                                                                                                  ; 2435 (80)         ; 1848 (3)     ; 872448            ; 0          ; 85   ; 0            ; |SDRAM                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |counter:counter_inst_0|                                                                             ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_0                                                                                                                                                                                                                                                                                                               ;              ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_0|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                             ;              ;
;          |cntr_8mi:auto_generated|                                                                      ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated                                                                                                                                                                                                                                                     ;              ;
;    |counter:counter_inst_1|                                                                             ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_1                                                                                                                                                                                                                                                                                                               ;              ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 16 (0)            ; 16 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_1|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                             ;              ;
;          |cntr_8mi:auto_generated|                                                                      ; 16 (16)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_1|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated                                                                                                                                                                                                                                                     ;              ;
;    |counter:counter_inst_2|                                                                             ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_2                                                                                                                                                                                                                                                                                                               ;              ;
;       |lpm_counter:LPM_COUNTER_component|                                                               ; 13 (0)            ; 13 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_2|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                             ;              ;
;          |cntr_8mi:auto_generated|                                                                      ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|counter:counter_inst_2|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated                                                                                                                                                                                                                                                     ;              ;
;    |pll:pll_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|pll:pll_inst                                                                                                                                                                                                                                                                                                                         ;              ;
;       |pll_0002:pll_inst|                                                                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|pll:pll_inst|pll_0002:pll_inst                                                                                                                                                                                                                                                                                                       ;              ;
;          |altera_pll:altera_pll_i|                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                               ;              ;
;    |rom:rom_inst|                                                                                       ; 23 (0)            ; 6 (0)        ; 524288            ; 0          ; 0    ; 0            ; |SDRAM|rom:rom_inst                                                                                                                                                                                                                                                                                                                         ;              ;
;       |altsyncram:altsyncram_component|                                                                 ; 23 (0)            ; 6 (0)        ; 524288            ; 0          ; 0    ; 0            ; |SDRAM|rom:rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                         ;              ;
;          |altsyncram_etf1:auto_generated|                                                               ; 23 (0)            ; 6 (6)        ; 524288            ; 0          ; 0    ; 0            ; |SDRAM|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated                                                                                                                                                                                                                                                          ;              ;
;             |decode_61a:rden_decode|                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated|decode_61a:rden_decode                                                                                                                                                                                                                                   ;              ;
;             |mux_tfb:mux2|                                                                              ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated|mux_tfb:mux2                                                                                                                                                                                                                                             ;              ;
;    |sdram_control_top:sdram_control_top|                                                                ; 391 (31)          ; 367 (2)      ; 8192              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top                                                                                                                                                                                                                                                                                                  ;              ;
;       |fifo_rd:sd_rd_fifo|                                                                              ; 68 (0)            ; 107 (0)      ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo                                                                                                                                                                                                                                                                               ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 68 (0)            ; 107 (0)      ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                       ;              ;
;             |dcfifo_0or1:auto_generated|                                                                ; 68 (14)           ; 107 (27)     ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated                                                                                                                                                                                                                            ;              ;
;                |a_gray2bin_g9b:wrptr_g_gray2bin|                                                        ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:wrptr_g_gray2bin                                                                                                                                                                                            ;              ;
;                |a_gray2bin_g9b:ws_dgrp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:ws_dgrp_gray2bin                                                                                                                                                                                            ;              ;
;                |a_graycounter_bcc:wrptr_g1p|                                                            ; 14 (14)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                ;              ;
;                |a_graycounter_fu6:rdptr_g1p|                                                            ; 19 (19)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                ;              ;
;                |alt_synch_pipe_nc8:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                                                                                                                                                                 ;              ;
;                   |dffpipe_jd9:dffpipe12|                                                               ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12                                                                                                                                                                           ;              ;
;                |alt_synch_pipe_oc8:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                                                                                                                                                                 ;              ;
;                   |dffpipe_kd9:dffpipe15|                                                               ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15                                                                                                                                                                           ;              ;
;                |altsyncram_3j71:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram                                                                                                                                                                                                   ;              ;
;                |cmpr_1v5:rdempty_eq_comp|                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                   ;              ;
;                |cmpr_1v5:wrfull_eq_comp|                                                                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                    ;              ;
;                |dffpipe_3dc:rdaclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                         ;              ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                         ;              ;
;                |dffpipe_gd9:ws_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                                                         ;              ;
;                |dffpipe_gd9:ws_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                                                         ;              ;
;       |fifo_wr:sd_wr_fifo|                                                                              ; 69 (0)            ; 107 (0)      ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo                                                                                                                                                                                                                                                                               ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 69 (0)            ; 107 (0)      ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component                                                                                                                                                                                                                                                       ;              ;
;             |dcfifo_0or1:auto_generated|                                                                ; 69 (14)           ; 107 (27)     ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated                                                                                                                                                                                                                            ;              ;
;                |a_gray2bin_g9b:rdptr_g_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin                                                                                                                                                                                            ;              ;
;                |a_gray2bin_g9b:rs_dgwp_gray2bin|                                                        ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rs_dgwp_gray2bin                                                                                                                                                                                            ;              ;
;                |a_graycounter_bcc:wrptr_g1p|                                                            ; 17 (17)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p                                                                                                                                                                                                ;              ;
;                |a_graycounter_fu6:rdptr_g1p|                                                            ; 16 (16)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p                                                                                                                                                                                                ;              ;
;                |alt_synch_pipe_nc8:rs_dgwp|                                                             ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp                                                                                                                                                                                                 ;              ;
;                   |dffpipe_jd9:dffpipe12|                                                               ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12                                                                                                                                                                           ;              ;
;                |alt_synch_pipe_oc8:ws_dgrp|                                                             ; 0 (0)             ; 18 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp                                                                                                                                                                                                 ;              ;
;                   |dffpipe_kd9:dffpipe15|                                                               ; 0 (0)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15                                                                                                                                                                           ;              ;
;                |altsyncram_3j71:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram                                                                                                                                                                                                   ;              ;
;                |cmpr_1v5:rdempty_eq_comp|                                                               ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp                                                                                                                                                                                                   ;              ;
;                |cmpr_1v5:wrfull_eq_comp|                                                                ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:wrfull_eq_comp                                                                                                                                                                                                    ;              ;
;                |dffpipe_3dc:rdaclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                                                         ;              ;
;                |dffpipe_3dc:wraclr|                                                                     ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                                                         ;              ;
;                |dffpipe_gd9:rs_brp|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp                                                                                                                                                                                                         ;              ;
;                |dffpipe_gd9:rs_bwp|                                                                     ; 0 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp                                                                                                                                                                                                         ;              ;
;       |sdram_control:sdram_control|                                                                     ; 223 (189)         ; 151 (130)    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control                                                                                                                                                                                                                                                                      ;              ;
;          |sdram_init:sdram_init|                                                                        ; 34 (34)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init                                                                                                                                                                                                                                                ;              ;
;    |seven_segment_LED:seven_segment_LED_inst|                                                           ; 1517 (35)         ; 36 (36)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst                                                                                                                                                                                                                                                                                             ;              ;
;       |lpm_divide:Div1|                                                                                 ; 217 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_0dm:auto_generated|                                                                ; 217 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1|lpm_divide_0dm:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_6nh:divider|                                                               ; 217 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_i2f:divider|                                                                  ; 217 (217)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1|lpm_divide_0dm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_i2f:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Div2|                                                                                 ; 259 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_scm:auto_generated|                                                                ; 259 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2|lpm_divide_scm:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_2nh:divider|                                                               ; 259 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_a2f:divider|                                                                  ; 259 (259)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2|lpm_divide_scm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_a2f:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Div3|                                                                                 ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_ibm:auto_generated|                                                                ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3|lpm_divide_ibm:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_olh:divider|                                                               ; 243 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_mve:divider|                                                                  ; 243 (243)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3|lpm_divide_ibm:auto_generated|sign_div_unsign_olh:divider|alt_u_div_mve:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Div4|                                                                                 ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_fbm:auto_generated|                                                                ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4|lpm_divide_fbm:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 155 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 155 (155)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4|lpm_divide_fbm:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Mod1|                                                                                 ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod1                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod1|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod1|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Mod2|                                                                                 ; 104 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod2                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 104 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod2|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 104 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 104 (104)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod2|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Mod3|                                                                                 ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 137 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 137 (137)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Mod4|                                                                                 ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 148 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 148 (148)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                             ;              ;
;       |lpm_divide:Mod5|                                                                                 ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5                                                                                                                                                                                                                                                                             ;              ;
;          |lpm_divide_i3m:auto_generated|                                                                ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5|lpm_divide_i3m:auto_generated                                                                                                                                                                                                                                               ;              ;
;             |sign_div_unsign_llh:divider|                                                               ; 159 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider                                                                                                                                                                                                                   ;              ;
;                |alt_u_div_gve:divider|                                                                  ; 159 (159)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5|lpm_divide_i3m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_gve:divider                                                                                                                                                                                             ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 101 (1)           ; 86 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 100 (67)          ; 86 (58)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 278 (1)           ; 1305 (166)   ; 339968            ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 277 (0)           ; 1139 (0)     ; 339968            ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 277 (15)          ; 1139 (368)   ; 339968            ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 76 (76)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 339968            ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_u784:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 339968            ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u784:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 86 (86)           ; 69 (69)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 102 (1)           ; 431 (1)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 83 (0)            ; 415 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 249 (249)    ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 83 (0)            ; 166 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 18 (18)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 44 (11)           ; 158 (0)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_89i:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_82j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_82j:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_29i:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 83 (83)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 11 (11)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |SDRAM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; ROM              ; 65536        ; 8            ; --           ; --           ; 524288 ; ../sim/test.mif ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None            ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 256          ; 16           ; 256          ; 16           ; 4096   ; None            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u784:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 83           ; 4096         ; 83           ; 339968 ; None            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------------------------------------------------+
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |SDRAM|counter:counter_inst_0                                 ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v  ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |SDRAM|counter:counter_inst_1                                 ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v  ;
; Altera ; LPM_COUNTER  ; 13.0    ; N/A          ; N/A          ; |SDRAM|counter:counter_inst_2                                 ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/counter.v  ;
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |SDRAM|pll:pll_inst                                           ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/pll.v      ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |SDRAM|rom:rom_inst                                           ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/rom.v      ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |SDRAM|sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_rd.v ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |SDRAM|sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo ; E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/core/fifo_wr.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------+----------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state ;
+------------------+-----------------+------------------+-----------------+-------------------------+
; Name             ; main_state.READ ; main_state.WRITE ; main_state.AREF ; main_state.IDLE         ;
+------------------+-----------------+------------------+-----------------+-------------------------+
; main_state.IDLE  ; 0               ; 0                ; 0               ; 0                       ;
; main_state.AREF  ; 0               ; 0                ; 1               ; 1                       ;
; main_state.WRITE ; 0               ; 1                ; 0               ; 1                       ;
; main_state.READ  ; 1               ; 0                ; 0               ; 1                       ;
+------------------+-----------------+------------------+-----------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                  ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+
; rx_flag_count_clr ; yes                                                              ; yes                                        ;
; rx_flag_set       ; yes                                                              ; yes                                        ;
+-------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                     ;
+------------------------------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                                                   ; Latch Enable Signal                             ; Free of Timing Hazards ;
+------------------------------------------------------------------------------+-------------------------------------------------+------------------------+
; sdram_control_top:sdram_control_top|sd_raddr[0]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_break_rd ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_break_wr ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_break_ref ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_break_ref ; GND                                             ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[0]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[1]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[1]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[2]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[2]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[3]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[3]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[4]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[4]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[5]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[5]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[6]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[6]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[7]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[7]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[8]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_caddr[8]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[9]                              ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[10]                             ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[11]                             ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; sdram_control_top:sdram_control_top|sd_raddr[12]                             ; sdram_control_top:sdram_control_top|sd_caddr[8] ; yes                    ;
; Number of user-specified and inferred latches = 26                           ;                                                 ;                        ;
+------------------------------------------------------------------------------+-------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0,1]                                                            ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                          ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[3]                                        ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[1..3,6..9,11,12]                            ; Stuck at GND due to stuck port data_in                                                                     ;
; counter:counter_inst_2|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13..15]                                ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp|dffe14a[8] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp|dffe14a[8] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp|dffe14a[8] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp|dffe14a[8] ; Lost fanout                                                                                                ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                   ; Merged with sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                          ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[5]                                          ; Merged with sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[4] ;
; seven_segment_LED:seven_segment_LED_inst|segs[35..40]                                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[3]                                                              ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                   ; Stuck at GND due to stuck port data_in                                                                     ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Rd_data_vaild                                                           ; Merged with sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt_done                    ;
; Total Number of Removed Registers = 31                                                                                                  ;                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]                       ; Stuck at GND              ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]      ;
;                                                                                                  ; due to stuck port data_in ;                                                                            ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[3] ; Stuck at GND              ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[3] ;
;                                                                                                  ; due to stuck port data_in ;                                                                            ;
+--------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1848  ;
; Number of registers using Synchronous Clear  ; 188   ;
; Number of registers using Synchronous Load   ; 175   ;
; Number of registers using Asynchronous Clear ; 933   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 665   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rx_flag_count_clr                                                                                                                                                              ; 17      ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                             ; 13      ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[2]                                                                               ; 1       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[1]                                                                               ; 1       ;
; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Command[0]                                                                               ; 1       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                               ; 8       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                               ; 5       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                  ; 5       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                               ; 6       ;
; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                  ; 3       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                               ; 8       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                                  ; 3       ;
; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                                  ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; Total number of inverted registers = 30                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[9]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[14]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_cnt[8]                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[1]                                    ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |SDRAM|sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[4]                                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |SDRAM|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated|mux_tfb:mux2|l3_w0_n0_mux_dataout ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |SDRAM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for Top-level Entity: |SDRAM                 ;
+------------------------------+-------+------+-------------------+
; Assignment                   ; Value ; From ; To                ;
+------------------------------+-------+------+-------------------+
; PRESERVE_REGISTER            ; on    ; -    ; rx_flag_count_clr ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rx_flag_count_clr ;
; PRESERVE_REGISTER            ; on    ; -    ; rx_flag_set       ;
; PRESERVE_FANOUT_FREE_NODE    ; on    ; -    ; rx_flag_set       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clk_400M~buf0     ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clk_400M~buf0     ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; sdram_clk~buf0    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; sdram_clk~buf0    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Wr_data[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Wr_data[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; Rd_data[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; Rd_data[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[15]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[15]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[14]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[14]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[13]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[13]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[12]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[12]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[11]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[11]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[10]       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[10]       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[9]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[9]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[8]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[8]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[7]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[7]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[6]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[6]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[5]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[5]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[4]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[4]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[3]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[3]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[2]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[2]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[1]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[1]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; address[0]        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; address[0]        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[2]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[1]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[1]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; rx_flag_count[0]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; rx_flag_count[0]  ;
+------------------------------+-------+------+-------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                   ;
+---------------------------------+-------+------+------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                    ;
+---------------------------------+-------+------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                              ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                               ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                                                               ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; wrptr_g                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                      ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                   ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                    ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SDRAM ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                              ;
; C_PRE          ; 0010  ; Unsigned Binary                              ;
; C_AREF         ; 0001  ; Unsigned Binary                              ;
; C_MSET         ; 0000  ; Unsigned Binary                              ;
; C_ACT          ; 0011  ; Unsigned Binary                              ;
; C_RD           ; 0101  ; Unsigned Binary                              ;
; C_WR           ; 0100  ; Unsigned Binary                              ;
; INIT_PRE       ; 20000 ; Signed Integer                               ;
; REF_PRE        ; 3     ; Signed Integer                               ;
; REF_REF        ; 10    ; Signed Integer                               ;
; AUTO_REF       ; 375   ; Signed Integer                               ;
; LMR_ACT        ; 2     ; Signed Integer                               ;
; WR_PRE         ; 2     ; Signed Integer                               ;
; SC_RCD         ; 3     ; Signed Integer                               ;
; SC_CL          ; 3     ; Signed Integer                               ;
; SC_BL          ; 1     ; Signed Integer                               ;
; OP_CODE        ; 0     ; Unsigned Binary                              ;
; SDR_BL         ; 000   ; Unsigned Binary                              ;
; SDR_BT         ; 0     ; Unsigned Binary                              ;
; SDR_CL         ; 011   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                         ;
; C_PRE          ; 0010  ; Unsigned Binary                                         ;
; C_AREF         ; 0001  ; Unsigned Binary                                         ;
; C_MSET         ; 0000  ; Unsigned Binary                                         ;
; C_ACT          ; 0011  ; Unsigned Binary                                         ;
; C_RD           ; 0101  ; Unsigned Binary                                         ;
; C_WR           ; 0100  ; Unsigned Binary                                         ;
; INIT_PRE       ; 20000 ; Signed Integer                                          ;
; REF_PRE        ; 3     ; Signed Integer                                          ;
; REF_REF        ; 10    ; Signed Integer                                          ;
; AUTO_REF       ; 375   ; Signed Integer                                          ;
; LMR_ACT        ; 2     ; Signed Integer                                          ;
; WR_PRE         ; 2     ; Signed Integer                                          ;
; SC_RCD         ; 3     ; Signed Integer                                          ;
; SC_CL          ; 3     ; Signed Integer                                          ;
; SC_BL          ; 1     ; Signed Integer                                          ;
; OP_CODE        ; 0     ; Unsigned Binary                                         ;
; SDR_BL         ; 000   ; Unsigned Binary                                         ;
; SDR_BT         ; 0     ; Unsigned Binary                                         ;
; SDR_CL         ; 011   ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                     ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                     ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                     ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                     ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                     ;
; C_RD           ; 0101  ; Unsigned Binary                                                                     ;
; C_WR           ; 0100  ; Unsigned Binary                                                                     ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                      ;
; REF_PRE        ; 3     ; Signed Integer                                                                      ;
; REF_REF        ; 10    ; Signed Integer                                                                      ;
; AUTO_REF       ; 375   ; Signed Integer                                                                      ;
; LMR_ACT        ; 2     ; Signed Integer                                                                      ;
; WR_PRE         ; 2     ; Signed Integer                                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                                      ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                     ;
; SDR_BL         ; 000   ; Unsigned Binary                                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; C_NOP          ; 0111  ; Unsigned Binary                                                                                           ;
; C_PRE          ; 0010  ; Unsigned Binary                                                                                           ;
; C_AREF         ; 0001  ; Unsigned Binary                                                                                           ;
; C_MSET         ; 0000  ; Unsigned Binary                                                                                           ;
; C_ACT          ; 0011  ; Unsigned Binary                                                                                           ;
; C_RD           ; 0101  ; Unsigned Binary                                                                                           ;
; C_WR           ; 0100  ; Unsigned Binary                                                                                           ;
; INIT_PRE       ; 20000 ; Signed Integer                                                                                            ;
; REF_PRE        ; 3     ; Signed Integer                                                                                            ;
; REF_REF        ; 10    ; Signed Integer                                                                                            ;
; AUTO_REF       ; 375   ; Signed Integer                                                                                            ;
; LMR_ACT        ; 2     ; Signed Integer                                                                                            ;
; WR_PRE         ; 2     ; Signed Integer                                                                                            ;
; SC_RCD         ; 3     ; Signed Integer                                                                                            ;
; SC_CL          ; 3     ; Signed Integer                                                                                            ;
; SC_BL          ; 1     ; Signed Integer                                                                                            ;
; OP_CODE        ; 0     ; Unsigned Binary                                                                                           ;
; SDR_BL         ; 000   ; Unsigned Binary                                                                                           ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                                           ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                                           ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_0or1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                      ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                      ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                      ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                             ;
; READ_ACLR_SYNCH         ; ON          ; Untyped                                                                             ;
; CBXI_PARAMETER          ; dcfifo_0or1 ; Untyped                                                                             ;
+-------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+-------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                            ;
+--------------------------------------+------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                          ;
; fractional_vco_multiplier            ; false      ; String                                          ;
; pll_type                             ; General    ; String                                          ;
; pll_subtype                          ; General    ; String                                          ;
; number_of_clocks                     ; 6          ; Signed Integer                                  ;
; operation_mode                       ; normal     ; String                                          ;
; deserialization_factor               ; 4          ; Signed Integer                                  ;
; data_rate                            ; 0          ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                  ;
; output_clock_frequency0              ; 100.0 MHz  ; String                                          ;
; phase_shift0                         ; 0 ps       ; String                                          ;
; duty_cycle0                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency1              ; 100.0 MHz  ; String                                          ;
; phase_shift1                         ; 5000 ps    ; String                                          ;
; duty_cycle1                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency2              ; 25.0 MHz   ; String                                          ;
; phase_shift2                         ; 0 ps       ; String                                          ;
; duty_cycle2                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency3              ; 25.0 MHz   ; String                                          ;
; phase_shift3                         ; 0 ps       ; String                                          ;
; duty_cycle3                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency4              ; 400.0 MHz  ; String                                          ;
; phase_shift4                         ; 0 ps       ; String                                          ;
; duty_cycle4                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency5              ; 5.0 MHz    ; String                                          ;
; phase_shift5                         ; 0 ps       ; String                                          ;
; duty_cycle5                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz      ; String                                          ;
; phase_shift6                         ; 0 ps       ; String                                          ;
; duty_cycle6                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz      ; String                                          ;
; phase_shift7                         ; 0 ps       ; String                                          ;
; duty_cycle7                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz      ; String                                          ;
; phase_shift8                         ; 0 ps       ; String                                          ;
; duty_cycle8                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz      ; String                                          ;
; phase_shift9                         ; 0 ps       ; String                                          ;
; duty_cycle9                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz      ; String                                          ;
; phase_shift10                        ; 0 ps       ; String                                          ;
; duty_cycle10                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz      ; String                                          ;
; phase_shift11                        ; 0 ps       ; String                                          ;
; duty_cycle11                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz      ; String                                          ;
; phase_shift12                        ; 0 ps       ; String                                          ;
; duty_cycle12                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz      ; String                                          ;
; phase_shift13                        ; 0 ps       ; String                                          ;
; duty_cycle13                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz      ; String                                          ;
; phase_shift14                        ; 0 ps       ; String                                          ;
; duty_cycle14                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz      ; String                                          ;
; phase_shift15                        ; 0 ps       ; String                                          ;
; duty_cycle15                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz      ; String                                          ;
; phase_shift16                        ; 0 ps       ; String                                          ;
; duty_cycle16                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz      ; String                                          ;
; phase_shift17                        ; 0 ps       ; String                                          ;
; duty_cycle17                         ; 50         ; Signed Integer                                  ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false      ; String                                          ;
; m_cnt_odd_div_duty_en                ; false      ; String                                          ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false      ; String                                          ;
; n_cnt_odd_div_duty_en                ; false      ; String                                          ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false      ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                          ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false      ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                          ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false      ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                          ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false      ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                          ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false      ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                          ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false      ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                          ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false      ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                          ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false      ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                          ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false      ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                          ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false      ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                          ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false      ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                          ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false      ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                          ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false      ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                          ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false      ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                          ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false      ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                          ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false      ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                          ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false      ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                          ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false      ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                          ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                  ;
; pll_vco_div                          ; 1          ; Signed Integer                                  ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                          ;
; pll_cp_current                       ; 0          ; Signed Integer                                  ;
; pll_bwctrl                           ; 0          ; Signed Integer                                  ;
; pll_fractional_division              ; 1          ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                          ;
; mimic_fbclk_type                     ; gclk       ; String                                          ;
; pll_fbclk_mux_1                      ; glb        ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                          ;
; refclk1_frequency                    ; 0 MHz      ; String                                          ;
; pll_clkin_0_src                      ; clk_0      ; String                                          ;
; pll_clkin_1_src                      ; clk_0      ; String                                          ;
; pll_clk_loss_sw_en                   ; false      ; String                                          ;
; pll_auto_clk_sw_en                   ; false      ; String                                          ;
; pll_manu_clk_sw_en                   ; false      ; String                                          ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                  ;
+--------------------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Signed Integer                ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../sim/test.mif      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_etf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_inst_0|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_8mi    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_inst_1|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_8mi    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: counter:counter_inst_2|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 16          ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_8mi    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seven_segment_LED:seven_segment_LED_inst                               ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; ctable         ; 10010000100000001111100010000010100100101001100110110000101001001111100111000000 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 83                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 83                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                  ; Signed Integer ;
; sld_node_crc_hiword                             ; 61726                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_node_crc_loword                             ; 26276                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 275                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_fbm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 7              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_ibm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod3 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 10             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_scm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod2 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 14             ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod1 ;
+------------------------+----------------+-----------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                            ;
+------------------------+----------------+-----------------------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                                         ;
; LPM_WIDTHD             ; 4              ; Untyped                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                         ;
; CBXI_PARAMETER         ; lpm_divide_i3m ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                  ;
+------------------------+----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                ;
+----------------------------+--------------------------------------------------------------------------------+
; Name                       ; Value                                                                          ;
+----------------------------+--------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                              ;
; Entity Instance            ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 256                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
; Entity Instance            ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                     ;
;     -- LPM_WIDTH           ; 16                                                                             ;
;     -- LPM_NUMWORDS        ; 256                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                             ;
;     -- USE_EAB             ; ON                                                                             ;
+----------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 65536                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seven_segment_LED:seven_segment_LED_inst"                                                                                                      ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; num  ; Input ; Warning  ; Input port expression (16 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "num[19..16]" will be connected to GND. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter:counter_inst_2"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; cnt_en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; q[15..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "counter:counter_inst_0" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; aclr   ; Input ; Info     ; Stuck at GND           ;
; cnt_en ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom:rom_inst"                                                                                                                                                          ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (16 bits) it drives.  The 8 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_2 ; Output ; Info     ; Explicitly unconnected                                                              ;
; outclk_3 ; Output ; Info     ; Explicitly unconnected                                                              ;
; locked   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull        ; Output ; Info     ; Explicitly unconnected                                                              ;
; wrusedw[6..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo" ;
+---------+--------+----------+------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                              ;
+---------+--------+----------+------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                               ;
+---------+--------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top|sdram_control:sdram_control"                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Caddr[12..9] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Wdata_done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Rdata_done   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "sdram_control_top:sdram_control_top" ;
+-----------------+--------+----------+---------------------------+
; Port            ; Type   ; Severity ; Details                   ;
+-----------------+--------+----------+---------------------------+
; Wr_en           ; Input  ; Info     ; Stuck at VCC              ;
; Wr_addr[23..22] ; Input  ; Info     ; Stuck at GND              ;
; Wr_max_addr     ; Input  ; Info     ; Stuck at VCC              ;
; Wr_full         ; Output ; Info     ; Explicitly unconnected    ;
; Wr_use          ; Output ; Info     ; Explicitly unconnected    ;
; Rd_en           ; Input  ; Info     ; Stuck at VCC              ;
; Rd_addr[23..22] ; Input  ; Info     ; Stuck at GND              ;
; Rd_max_addr     ; Input  ; Info     ; Stuck at VCC              ;
; Rd_empty        ; Output ; Info     ; Explicitly unconnected    ;
; Rd_use          ; Output ; Info     ; Explicitly unconnected    ;
+-----------------+--------+----------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 83                  ; 83               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                      ;
+-------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                                                          ; Details ;
+-------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Cas_n       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[1]                                                                 ; N/A     ;
; Cas_n       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[1]                                                                 ; N/A     ;
; Cke         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_rst_n                                                                                                                                  ; N/A     ;
; Cke         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sys_rst_n                                                                                                                                  ; N/A     ;
; Dq[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[0]                                                                                                                                      ; N/A     ;
; Dq[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[0]                                                                                                                                      ; N/A     ;
; Dq[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[10]                                                                                                                                     ; N/A     ;
; Dq[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[10]                                                                                                                                     ; N/A     ;
; Dq[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[11]                                                                                                                                     ; N/A     ;
; Dq[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[11]                                                                                                                                     ; N/A     ;
; Dq[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[12]                                                                                                                                     ; N/A     ;
; Dq[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[12]                                                                                                                                     ; N/A     ;
; Dq[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[13]                                                                                                                                     ; N/A     ;
; Dq[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[13]                                                                                                                                     ; N/A     ;
; Dq[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[14]                                                                                                                                     ; N/A     ;
; Dq[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[14]                                                                                                                                     ; N/A     ;
; Dq[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[15]                                                                                                                                     ; N/A     ;
; Dq[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[15]                                                                                                                                     ; N/A     ;
; Dq[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[1]                                                                                                                                      ; N/A     ;
; Dq[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[1]                                                                                                                                      ; N/A     ;
; Dq[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[2]                                                                                                                                      ; N/A     ;
; Dq[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[2]                                                                                                                                      ; N/A     ;
; Dq[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[3]                                                                                                                                      ; N/A     ;
; Dq[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[3]                                                                                                                                      ; N/A     ;
; Dq[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[4]                                                                                                                                      ; N/A     ;
; Dq[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[4]                                                                                                                                      ; N/A     ;
; Dq[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[5]                                                                                                                                      ; N/A     ;
; Dq[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[5]                                                                                                                                      ; N/A     ;
; Dq[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[6]                                                                                                                                      ; N/A     ;
; Dq[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[6]                                                                                                                                      ; N/A     ;
; Dq[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[7]                                                                                                                                      ; N/A     ;
; Dq[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[7]                                                                                                                                      ; N/A     ;
; Dq[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[8]                                                                                                                                      ; N/A     ;
; Dq[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[8]                                                                                                                                      ; N/A     ;
; Dq[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[9]                                                                                                                                      ; N/A     ;
; Dq[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Dq[9]                                                                                                                                      ; N/A     ;
; Ras_n       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[2]                                                                 ; N/A     ;
; Ras_n       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Command[2]                                                                 ; N/A     ;
; Rd_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[0]  ; N/A     ;
; Rd_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[0]  ; N/A     ;
; Rd_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[10] ; N/A     ;
; Rd_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[10] ; N/A     ;
; Rd_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[11] ; N/A     ;
; Rd_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[11] ; N/A     ;
; Rd_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[12] ; N/A     ;
; Rd_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[12] ; N/A     ;
; Rd_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[13] ; N/A     ;
; Rd_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[13] ; N/A     ;
; Rd_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[14] ; N/A     ;
; Rd_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[14] ; N/A     ;
; Rd_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[15] ; N/A     ;
; Rd_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[15] ; N/A     ;
; Rd_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[1]  ; N/A     ;
; Rd_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[1]  ; N/A     ;
; Rd_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[2]  ; N/A     ;
; Rd_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[2]  ; N/A     ;
; Rd_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[3]  ; N/A     ;
; Rd_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[3]  ; N/A     ;
; Rd_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[4]  ; N/A     ;
; Rd_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[4]  ; N/A     ;
; Rd_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[5]  ; N/A     ;
; Rd_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[5]  ; N/A     ;
; Rd_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[6]  ; N/A     ;
; Rd_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[6]  ; N/A     ;
; Rd_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[7]  ; N/A     ;
; Rd_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[7]  ; N/A     ;
; Rd_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[8]  ; N/A     ;
; Rd_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[8]  ; N/A     ;
; Rd_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[9]  ; N/A     ;
; Rd_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram|q_b[9]  ; N/A     ;
; Sa[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[0]                                                                      ; N/A     ;
; Sa[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[0]                                                                      ; N/A     ;
; Sa[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                     ; N/A     ;
; Sa[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                     ; N/A     ;
; Sa[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                     ; N/A     ;
; Sa[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                     ; N/A     ;
; Sa[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                     ; N/A     ;
; Sa[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                     ; N/A     ;
; Sa[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[1]                                                                      ; N/A     ;
; Sa[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[1]                                                                      ; N/A     ;
; Sa[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[2]                                                                      ; N/A     ;
; Sa[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[2]                                                                      ; N/A     ;
; Sa[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                      ; N/A     ;
; Sa[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                      ; N/A     ;
; Sa[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[4]                                                                      ; N/A     ;
; Sa[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[4]                                                                      ; N/A     ;
; Sa[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[5]                                                                      ; N/A     ;
; Sa[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[5]                                                                      ; N/A     ;
; Sa[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                      ; N/A     ;
; Sa[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                      ; N/A     ;
; Sa[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                      ; N/A     ;
; Sa[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                      ; N/A     ;
; Sa[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                      ; N/A     ;
; Sa[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                      ; N/A     ;
; Sa[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                      ; N/A     ;
; Sa[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                      ; N/A     ;
; Wr_clk      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_clk                                                                                                                                     ; N/A     ;
; Wr_clk      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_clk                                                                                                                                     ; N/A     ;
; Wr_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[0]                                                                                                                                 ; N/A     ;
; Wr_data[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[0]                                                                                                                                 ; N/A     ;
; Wr_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[1]                                                                                                                                 ; N/A     ;
; Wr_data[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[1]                                                                                                                                 ; N/A     ;
; Wr_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[2]                                                                                                                                 ; N/A     ;
; Wr_data[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[2]                                                                                                                                 ; N/A     ;
; Wr_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[3]                                                                                                                                 ; N/A     ;
; Wr_data[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[3]                                                                                                                                 ; N/A     ;
; Wr_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[4]                                                                                                                                 ; N/A     ;
; Wr_data[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[4]                                                                                                                                 ; N/A     ;
; Wr_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[5]                                                                                                                                 ; N/A     ;
; Wr_data[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[5]                                                                                                                                 ; N/A     ;
; Wr_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[6]                                                                                                                                 ; N/A     ;
; Wr_data[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[6]                                                                                                                                 ; N/A     ;
; Wr_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[7]                                                                                                                                 ; N/A     ;
; Wr_data[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; Wr_data[7]                                                                                                                                 ; N/A     ;
; Wr_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; Wr_data[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                                                                                        ; N/A     ;
; address[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[0]                                        ; N/A     ;
; address[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[0]                                        ; N/A     ;
; address[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[10]                                       ; N/A     ;
; address[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[10]                                       ; N/A     ;
; address[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[11]                                       ; N/A     ;
; address[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[11]                                       ; N/A     ;
; address[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[12]                                       ; N/A     ;
; address[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[12]                                       ; N/A     ;
; address[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13]                                       ; N/A     ;
; address[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[13]                                       ; N/A     ;
; address[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[14]                                       ; N/A     ;
; address[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[14]                                       ; N/A     ;
; address[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[15]                                       ; N/A     ;
; address[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[15]                                       ; N/A     ;
; address[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[1]                                        ; N/A     ;
; address[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[1]                                        ; N/A     ;
; address[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[2]                                        ; N/A     ;
; address[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[2]                                        ; N/A     ;
; address[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[3]                                        ; N/A     ;
; address[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[3]                                        ; N/A     ;
; address[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[4]                                        ; N/A     ;
; address[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[4]                                        ; N/A     ;
; address[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[5]                                        ; N/A     ;
; address[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[5]                                        ; N/A     ;
; address[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[6]                                        ; N/A     ;
; address[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[6]                                        ; N/A     ;
; address[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[7]                                        ; N/A     ;
; address[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[7]                                        ; N/A     ;
; address[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[8]                                        ; N/A     ;
; address[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[8]                                        ; N/A     ;
; address[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[9]                                        ; N/A     ;
; address[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated|counter_reg_bit[9]                                        ; N/A     ;
; clk_400M    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_400M~buf0                                                                                                                              ; N/A     ;
; clk_Key_1   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_Key_1~_wirecell                                                                                                                        ; N/A     ;
; clk_Key_1   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_Key_1~_wirecell                                                                                                                        ; N/A     ;
; clk_Key_2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_Key_2                                                                                                                                  ; N/A     ;
; clk_Key_2   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_Key_2                                                                                                                                  ; N/A     ;
+-------------+---------------+-----------+----------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Wed May 10 20:09:51 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sdram_Control -c Sdram_Control
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/seven_segment_led.v
    Info (12023): Found entity 1: seven_segment_LED
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram_init.v
    Info (12023): Found entity 1: sdram_init
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram_control_top.v
    Info (12023): Found entity 1: sdram_control_top
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram_control.v
    Info (12023): Found entity 1: sdram_control
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_init_tb.v
    Info (12023): Found entity 1: sdram_init_tb
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_control_top_tb.v
    Info (12023): Found entity 1: sdram_control_top_tb
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdram_control_tb.v
    Info (12023): Found entity 1: sdram_control_tb
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/sim/sdr.v
    Info (12023): Found entity 1: sdr
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/core/fifo_wr.v
    Info (12023): Found entity 1: fifo_wr
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/core/fifo_rd.v
    Info (12023): Found entity 1: fifo_rd
Info (12021): Found 1 design units, including 1 entities, in source file /work_2/licheng/sdram/class32_sdram_control_1/src/sdram.v
    Info (12023): Found entity 1: SDRAM
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter
Info (12021): Found 1 design units, including 1 entities, in source file rom.v
    Info (12023): Found entity 1: rom
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Warning (10236): Verilog HDL Implicit Net warning at SDRAM.v(103): created implicit net for "clk_Key_1"
Info (12127): Elaborating entity "SDRAM" for the top level hierarchy
Info (12128): Elaborating entity "sdram_control_top" for hierarchy "sdram_control_top:sdram_control_top"
Critical Warning (10237): Verilog HDL warning at sdram_control_top.v(154): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at sdram_control_top.v(156): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(222): inferring latch(es) for variable "sd_caddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(235): inferring latch(es) for variable "sd_raddr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sdram_control_top.v(248): inferring latch(es) for variable "sd_baddr", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "sd_baddr[0]" at sdram_control_top.v(250)
Info (10041): Inferred latch for "sd_baddr[1]" at sdram_control_top.v(250)
Info (10041): Inferred latch for "sd_raddr[0]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[1]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[2]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[3]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[4]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[5]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[6]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[7]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[8]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[9]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[10]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[11]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_raddr[12]" at sdram_control_top.v(237)
Info (10041): Inferred latch for "sd_caddr[0]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[1]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[2]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[3]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[4]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[5]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[6]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[7]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[8]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[9]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[10]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[11]" at sdram_control_top.v(224)
Info (10041): Inferred latch for "sd_caddr[12]" at sdram_control_top.v(224)
Info (12128): Elaborating entity "sdram_control" for hierarchy "sdram_control_top:sdram_control_top|sdram_control:sdram_control"
Info (10264): Verilog HDL Case Statement information at sdram_control.v(533): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_control.v(565): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at sdram_control.v(599): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "rd_break_ref" at sdram_control.v(525)
Info (10041): Inferred latch for "wr_break_ref" at sdram_control.v(521)
Info (10041): Inferred latch for "ref_break_rd" at sdram_control.v(517)
Info (10041): Inferred latch for "ref_break_wr" at sdram_control.v(513)
Info (12128): Elaborating entity "sdram_init" for hierarchy "sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init"
Info (12128): Elaborating entity "fifo_wr" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_0or1.tdf
    Info (12023): Found entity 1: dcfifo_0or1
Info (12128): Elaborating entity "dcfifo_0or1" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_fu6:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|a_graycounter_bcc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3j71.tdf
    Info (12023): Found entity 1: altsyncram_3j71
Info (12128): Elaborating entity "altsyncram_3j71" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|altsyncram_3j71:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_3dc:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_oc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_oc8
Info (12128): Elaborating entity "alt_synch_pipe_oc8" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|alt_synch_pipe_oc8:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_0or1:auto_generated|cmpr_1v5:rdempty_eq_comp"
Info (12128): Elaborating entity "fifo_rd" for hierarchy "sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo"
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_inst|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "6"
    Info (12134): Parameter "output_clock_frequency0" = "100.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.0 MHz"
    Info (12134): Parameter "phase_shift1" = "5000 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "400.0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "5.0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../sim/test.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_etf1.tdf
    Info (12023): Found entity 1: altsyncram_etf1
Info (12128): Elaborating entity "altsyncram_etf1" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated|decode_61a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb
Info (12128): Elaborating entity "mux_tfb" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_etf1:auto_generated|mux_tfb:mux2"
Info (12128): Elaborating entity "counter" for hierarchy "counter:counter_inst_0"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8mi.tdf
    Info (12023): Found entity 1: cntr_8mi
Info (12128): Elaborating entity "cntr_8mi" for hierarchy "counter:counter_inst_0|lpm_counter:LPM_COUNTER_component|cntr_8mi:auto_generated"
Info (12128): Elaborating entity "seven_segment_LED" for hierarchy "seven_segment_LED:seven_segment_LED_inst"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[15]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[14]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[13]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[12]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[11]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[10]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[9]" is missing source, defaulting to GND
    Warning (12110): Net "Wr_data[8]" is missing source, defaulting to GND
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u784.tdf
    Info (12023): Found entity 1: altsyncram_u784
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_flc.tdf
    Info (12023): Found entity 1: mux_flc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf
    Info (12023): Found entity 1: cntr_82j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf
    Info (12023): Found entity 1: cntr_29i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]"
        Warning (14320): Synthesized away node "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[3]"
Info (278001): Inferred 9 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Div4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "seven_segment_LED:seven_segment_LED_inst|Mod1"
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_i3m.tdf
    Info (12023): Found entity 1: lpm_divide_i3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gve.tdf
    Info (12023): Found entity 1: alt_u_div_gve
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbm.tdf
    Info (12023): Found entity 1: lpm_divide_fbm
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Mod4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf
    Info (12023): Found entity 1: lpm_divide_ibm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_scm.tdf
    Info (12023): Found entity 1: lpm_divide_scm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf
    Info (12023): Found entity 1: alt_u_div_a2f
Info (12130): Elaborated megafunction instantiation "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1"
Info (12133): Instantiated megafunction "seven_segment_LED:seven_segment_LED_inst|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info (12023): Found entity 1: lpm_divide_0dm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info (12023): Found entity 1: alt_u_div_i2f
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[0]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[0]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[1]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[1]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[2]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[2]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[3]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[3]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[4]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[4]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[5]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[5]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[6]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[6]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[7]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[7]"
    Info (13026): Duplicate LATCH primitive "sdram_control_top:sdram_control_top|sd_caddr[8]" merged with LATCH primitive "sdram_control_top:sdram_control_top|sd_raddr[8]"
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13012): Latch sdram_control_top:sdram_control_top|sd_raddr[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal sdram_control_top:sdram_control_top|LessThan0~synth
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Ba[0]" is stuck at GND
    Warning (13410): Pin "Ba[1]" is stuck at GND
    Warning (13410): Pin "Cs_n" is stuck at GND
    Warning (13410): Pin "Dqm[0]" is stuck at GND
    Warning (13410): Pin "Dqm[1]" is stuck at GND
    Warning (13410): Pin "segs[35]" is stuck at GND
    Warning (13410): Pin "segs[36]" is stuck at GND
    Warning (13410): Pin "segs[37]" is stuck at GND
    Warning (13410): Pin "segs[38]" is stuck at GND
    Warning (13410): Pin "segs[39]" is stuck at GND
    Warning (13410): Pin "segs[40]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Rd_data[0]"
    Info (17048): Logic cell "Rd_data[10]"
    Info (17048): Logic cell "Rd_data[11]"
    Info (17048): Logic cell "Rd_data[12]"
    Info (17048): Logic cell "Rd_data[13]"
    Info (17048): Logic cell "Rd_data[14]"
    Info (17048): Logic cell "Rd_data[15]"
    Info (17048): Logic cell "Rd_data[1]"
    Info (17048): Logic cell "Rd_data[2]"
    Info (17048): Logic cell "Rd_data[3]"
    Info (17048): Logic cell "Rd_data[4]"
    Info (17048): Logic cell "Rd_data[5]"
    Info (17048): Logic cell "Rd_data[6]"
    Info (17048): Logic cell "Rd_data[7]"
    Info (17048): Logic cell "Rd_data[8]"
    Info (17048): Logic cell "Rd_data[9]"
    Info (17048): Logic cell "address[0]"
    Info (17048): Logic cell "address[10]"
    Info (17048): Logic cell "address[11]"
    Info (17048): Logic cell "address[12]"
    Info (17048): Logic cell "address[13]"
    Info (17048): Logic cell "address[14]"
    Info (17048): Logic cell "address[15]"
    Info (17048): Logic cell "address[1]"
    Info (17048): Logic cell "address[2]"
    Info (17048): Logic cell "address[3]"
    Info (17048): Logic cell "address[4]"
    Info (17048): Logic cell "address[5]"
    Info (17048): Logic cell "address[6]"
    Info (17048): Logic cell "address[7]"
    Info (17048): Logic cell "address[8]"
    Info (17048): Logic cell "address[9]"
    Info (17048): Logic cell "rx_flag_count[4]"
    Info (17048): Logic cell "rx_flag_count[0]"
    Info (17048): Logic cell "rx_flag_count[1]"
    Info (17048): Logic cell "rx_flag_count[3]"
    Info (17048): Logic cell "rx_flag_count[2]"
    Info (17048): Logic cell "rx_flag_count[10]"
    Info (17048): Logic cell "rx_flag_count[11]"
    Info (17048): Logic cell "rx_flag_count[12]"
    Info (17048): Logic cell "rx_flag_count[13]"
    Info (17048): Logic cell "rx_flag_count[15]"
    Info (17048): Logic cell "rx_flag_count[14]"
    Info (17048): Logic cell "rx_flag_count[5]"
    Info (17048): Logic cell "rx_flag_count[6]"
    Info (17048): Logic cell "rx_flag_count[7]"
    Info (17048): Logic cell "rx_flag_count[9]"
    Info (17048): Logic cell "rx_flag_count[8]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/output_files/Sdram_Control.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4040 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 67 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3767 logic cells
    Info (21064): Implemented 179 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Wed May 10 20:10:04 2023
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/work_2/licheng/SDRAM/class32_Sdram_Control_1/dev/output_files/Sdram_Control.map.smsg.


