#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jul 23 15:08:02 2020
# Process ID: 11184
# Current directory: D:/verilog_docs/HDMI_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12404 D:\verilog_docs\HDMI_Demo\HDMI_Demo.xpr
# Log file: D:/verilog_docs/HDMI_Demo/vivado.log
# Journal file: D:/verilog_docs/HDMI_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/verilog_docs/HDMI_Demo/HDMI_Demo.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  D:/verilog_docs/RGB2DVI_IP [current_project]
update_ip_catalog
create_ip -name rgb2dvi -vendor digilentinc.com -library ip -version 1.2 -module_name rgb2dvi_0 -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.kRstActiveHigh {false} CONFIG.kClkPrimitive {PLL}] [get_ips rgb2dvi_0]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -reset -force -quiet
remove_files  -fileset clk_wiz_0 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
create_ip -name clk_vip -vendor xilinx.com -library ip -version 1.0 -module_name clk_vip_0 -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_vip_0/clk_vip_0.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {200.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {18} CONFIG.MMCM_CLKIN1_PERIOD {20.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {175.200} CONFIG.CLKOUT1_PHASE_ERROR {161.614}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ROM -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ROM} CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips ROM]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM/ROM.xci]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM/ROM.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM/ROM.xci
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name ROM_SIN -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {ROM_SIN} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips ROM_SIN]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci]
catch { config_ip_cache -export [get_ips -all ROM_SIN] }
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci]
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci] -no_script -reset -force -quiet
remove_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/ROM_SIN/ROM_SIN.xci
export_ip_user_files -of_objects  [get_files c:/Users/Fanxin_meng/Desktop/100.coe] -no_script -reset -force -quiet
remove_files  c:/Users/Fanxin_meng/Desktop/100.coe
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_R_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_R_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_R_Rom]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_R_Rom] }
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci]
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_R_Rom/Picture_R_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_G_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_G_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_G_Rom]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_G_Rom] }
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci]
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_G_Rom/Picture_G_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name Picture_B_Rom -dir d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {Picture_B_Rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Fanxin_meng/Desktop/100.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips Picture_B_Rom]
generate_target {instantiation_template} [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
catch { config_ip_cache -export [get_ips -all Picture_B_Rom] }
export_ip_user_files -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci]
export_simulation -of_objects [get_files d:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sources_1/ip/Picture_B_Rom/Picture_B_Rom.xci] -directory D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/sim_scripts -ip_user_files_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files -ipstatic_source_dir D:/verilog_docs/HDMI_Demo/HDMI_Demo.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/modelsim} {questa=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/questa} {riviera=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/riviera} {activehdl=D:/verilog_docs/HDMI_Demo/HDMI_Demo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD TMDS_33 [get_ports [list {TMDS_Tx_Data_P[2]} {TMDS_Tx_Data_P[1]} {TMDS_Tx_Data_P[0]} TMDS_Tx_Clk_P]]
place_ports clk_100MHz Y18
set_property IOSTANDARD LVCMOS18 [get_ports [list clk_100MHz]]
place_ports TMDS_Tx_Clk_P E1
place_ports {TMDS_Tx_Data_P[0]} G1
startgroup
set_property package_pin "" [get_ports [list  clk_100MHz]]
place_ports {TMDS_Tx_Data_P[1]} H2
endgroup
startgroup
set_property package_pin "" [get_ports [list  {TMDS_Tx_Data_P[1]} {TMDS_Tx_Data_P[0]}]]
place_ports clk_100MHz Y18
endgroup
place_ports {TMDS_Tx_Data_P[0]} K1
place_ports {TMDS_Tx_Data_P[0]} G1
startgroup
set_property package_pin "" [get_ports [list  clk_100MHz]]
place_ports {TMDS_Tx_Data_P[1]} K1
endgroup
startgroup
set_property package_pin "" [get_ports [list  {TMDS_Tx_Data_P[1]} {TMDS_Tx_Data_P[0]}]]
place_ports clk_100MHz H4
endgroup
file mkdir D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sim_1/new/TOP_tb.v w ]
add_files -fileset sim_1 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/sim_1/new/TOP_tb.v
update_compile_order -fileset sim_1
file mkdir D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new
close [ open D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/lab_10.xdc w ]
add_files -fileset constrs_1 D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/lab_10.xdc
set_property target_constrs_file D:/verilog_docs/HDMI_Demo/HDMI_Demo.srcs/constrs_1/new/lab_10.xdc [current_fileset -constrset]
save_constraints -force
launch_simulation
source Lab_10.tcl
close_sim
