# Week-2-BabySoC-Fundamentals-Functional-Modelling

## ğŸŒŸ VSDBabySoC â€“ Fundamentals of System-on-Chip (SoC) Design

Welcome to **VSDBabySoC**, an educational, compact RISC-V SoC designed for learning the core principles of System-on-Chip (SoC) design. This README explains SoC fundamentals, BabySoCâ€™s architecture, simulation workflow, and how it bridges digital and analog domains.

---

## ğŸ§ What is a System-on-Chip (SoC)?

A **System-on-Chip (SoC)** is essentially an entire computer integrated into a single silicon chip. It combines:

* **CPU** â€“ Central Processing Unit
* **Memory** â€“ RAM, ROM/Flash
* **I/O Interfaces** â€“ USB, sensors, displays
* **GPU/DSP** â€“ Graphics & signal processing
* **Power Management** â€“ Efficient energy usage
* **Connectivity** â€“ Wi-Fi, Bluetooth, 5G, secure data links

This integration enables **compact, energy-efficient, high-performance, and cost-effective** devices like smartphones, wearables, IoT gadgets, and embedded systems.

---

## ğŸ¯ Why SoCs?

| Feature                  | Benefit                                             |
| ------------------------ | --------------------------------------------------- |
| ğŸ“¦ **Compactness**       | Ideal for mobile & embedded devices                 |
| ğŸ”‹ **Energy Efficiency** | Extends battery life in wearables, IoT, smartphones |
| âš¡ **High Performance**   | Reduced latency with on-chip communication          |
| ğŸ’° **Cost-Effective**    | Single chip replaces multiple discrete components   |

ğŸ’¡ **Analogy:** Think of an SoC as a self-sustaining smart city ğŸ™ï¸

| SoC Component | Analogy                                  |
| ------------- | ---------------------------------------- |
| CPU           | City Hall (decision-making)              |
| Memory        | Library (knowledge storage)              |
| I/O           | Roads & Highways (data transport)        |
| GPU           | Art District (visual creativity)         |
| DSP           | Concert Hall (audio & signal processing) |
| Power Mgmt.   | Power Station (energy supply)            |
| Connectivity  | Airports/Ports (global communication)    |

---

## ğŸ”¥ Types of SoCs

1. **Microcontroller-based SoC** â†’ Small-scale, low-power control (IoT nodes, appliances)
2. **Microprocessor-based SoC** â†’ Runs OS, multitasking (smartphones, tablets)
3. **Application-Specific SoC (ASIC)** â†’ Domain-optimized for AI accelerators, automotive, networking

---

## ğŸŒ€ SoC Design Flow

SoC design progresses through:

1. **Functional Modeling:** Early validation of system behavior; focuses on *what the system should do* rather than hardware specifics.
2. **RTL Design:** Implementation in Verilog/VHDL; describes registers, datapaths, and control logic.
3. **Physical Design:** Synthesis, placement, routing, and fabrication (e.g., Sky130 process).

Functional modeling is critical for avoiding design errors before committing to silicon.

---

## ğŸ‘¶ VSDBabySoC â€“ A Tiny but Powerful RISC-V SoC

### ğŸŒŸ Introduction

**VSDBabySoC** is a compact educational SoC built around:

* ğŸ§  **RVMYTH CPU Core** â€“ A lightweight RISC-V processor
* â±ï¸ **8Ã— PLL** â€“ Generates a stable internal clock
* ğŸš **10-bit DAC** â€“ Converts digital values to analog output

It enables hands-on learning of:

* CPU instruction execution
* Clock synchronization using PLL
* Digital-to-analog interfacing

---

### ğŸ§© VSDBabySoC Architecture

**Block Diagram (Conceptual)**

```
[ Instruction Memory ] â†’ [ RVMYTH CPU ] â†’ r17 â†’ [ 10-bit DAC ] â†’ Analog OUT
                                â†‘
                                |
                               [PLL]
```

**Component Details:**

| Component  | Role                                             |
| ---------- | ------------------------------------------------ |
| RVMYTH CPU | Executes instructions, drives register r17       |
| PLL        | Generates stable clock for CPU and DAC           |
| DAC        | Converts 10-bit digital values to analog voltage |

ğŸ’¡ **Analogy:** CPU = brain, PLL = heartbeat, DAC = voice

---

## ğŸ“‚ Project Structure

```
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/      # Header files (*.vh)
â”‚   â”œâ”€â”€ module/       # Verilog + TLV modules
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v   # Top-level module
â”‚   â”‚   â”œâ”€â”€ rvmyth.v       # CPU
â”‚   â”‚   â”œâ”€â”€ avsdpll.v      # PLL
â”‚   â”‚   â”œâ”€â”€ avsddac.v      # DAC
â”‚   â”‚   â””â”€â”€ testbench.v    # Testbench
â””â”€â”€ output/           # Simulation outputs
```

---

## ğŸ› ï¸ Setup & TL-Verilog Conversion

1. **Clone the Project**

```bash
cd ~/VLSI
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/
```

2. **Install Python Tools**

```bash
sudo apt update
sudo apt install python3-venv python3-pip
python3 -m venv sp_env
source sp_env/bin/activate
pip install pyyaml click sandpiper-saas
```

3. **Convert TL-Verilog to Verilog**

```bash
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
```

---

## ğŸ§ª Simulation Flow

### Pre-Synthesis Simulation

```bash
mkdir -p output/pre_synth_sim
iverilog -o output/pre_synth_sim/pre_synth_sim.out \
  -DPRE_SYNTH_SIM \
  -I src/include -I src/module \
  src/module/testbench.v

cd output/pre_synth_sim
./pre_synth_sim.out
gtkwave pre_synth_sim.vcd
```

### Key Signals to Observe

| Signal         | Description          |
| -------------- | -------------------- |
| CLK            | Input clock from PLL |
| reset          | Reset signal         |
| OUT            | DAC output           |
| RV_TO_DAC[9:0] | CPU r17 â†’ DAC input  |

---

## ğŸ”„ Instruction Program Driving BabySoC

| #   | Instruction      | Action             |
| --- | ---------------- | ------------------ |
| 0   | ADDI r9, r0, 1   | r9 = 1             |
| 1   | ADDI r10, r0, 43 | Loop limit = 43    |
| 2   | ADDI r11, r0, 0  | Initialize counter |
| 3   | ADDI r17, r0, 0  | DAC input = 0      |
| ... | ...              | ...                |
| 12  | BEQ r0, r0, ...  | Infinite loop      |

### Execution Timeline

| Phase       | r17 Value | Behavior           |
| ----------- | --------- | ------------------ |
| Ramp        | 0 â†’ 903   | Monotonic increase |
| Peak        | 946       | Maximum output     |
| Oscillation | 903 Â± r11 | Decaying waveform  |
| Final       | 903       | Steady hold        |

**DAC Conversion Formula:**
[
V_{OUT} = \frac{r17}{1023} \times V_{REF_SPAN} \quad (V_{REF_SPAN}=1.0V)
]

---

## ğŸ› ï¸ Troubleshooting

* âš ï¸ **Module Redefinition:** Include files only once
* ğŸ›¤ **Path Issues:** Use absolute paths if relative paths fail
* â± **Waveform Mismatch:** Verify GTKWave format and signals

---

## ğŸš€ Future Work

* Enable **firmware execution from memory**
* Python-based tool to convert C programs â†’ hexadecimal â†’ CPU memory
* Dynamic program execution without hardcoded instructions

---

### ğŸ’¡ Summary

**VSDBabySoC** provides a **hands-on, simplified learning platform** for:

* SoC fundamentals (CPU, memory, PLL, DAC)
* Functional modeling â†’ RTL â†’ simulation workflow
* Digital-to-analog interfacing
* Understanding clock synchronization, instruction execution, and SoC integration

This small-scale SoC mimics real-world SoC design flows, making it **ideal for educational purposes** before tackling complex, industrial-scale designs.



Do you want me to do that next?

