Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Dec  6 15:55:58 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 16 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   avr_rx_busy_IBUF
   avr_tx_IBUF
   cclk_IBUF
   io_button(1)_IBUF
   io_dip(0)_IBUF
   io_dip(1)_IBUF
   io_dip(2)_IBUF
   io_dip(3)_IBUF
   io_dip(4)_IBUF
   io_dip(5)_IBUF
   io_dip(6)_IBUF
   io_dip(7)_IBUF
   io_dip(8)_IBUF
   spi_mosi_IBUF
   spi_sck_IBUF
   spi_ss_IBUF


