;redcode
;assert 1
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @161, 103
	SUB #0, 0
	SLT 0, @62
	SLT 0, @62
	SUB @121, @-6
	MOV -7, <-20
	MOV 111, <-20
	MOV 111, <-20
	SLT @270, 1
	SUB 0, 50
	SLT @270, 1
	SPL <121, #-36
	SUB @121, @-6
	SUB <0, -0
	SUB 100, 70
	SUB @127, 100
	MOV -7, <-20
	ADD @270, 1
	ADD <0, -0
	SUB 10, 7
	SUB 10, 7
	SUB #-0, -0
	SUB <0, -0
	SUB 100, 70
	SUB 100, 110
	SUB 100, 110
	ADD @270, 1
	SUB @127, 100
	ADD @130, 9
	SUB 0, 0
	CMP @127, 716
	SUB @127, 100
	SLT @130, 9
	MOV #-7, <-20
	ADD 270, 60
	SUB 300, 90
	CMP 0, 40
	SUB 300, 90
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SLT #0, @0
	SPL 0, <-22
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @161, 103
	SUB #0, 0
