
module f3_test(in,out);

  input  wire in;
  output out;

  assign out = in<<1;
  assign out = 74;
endmodule

