ERROR!  &= operation found in block that is specified to not allow SystemVerilog syntax,
        File: gen30.v, Line: 5, Column: 14
ERROR!  Error in parsing design
