0.6
2018.3
Dec  7 2018
00:33:28
F:/FPGAexperiment1/FIR_filter/FIR_filter.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/FPGAexperiment1/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter.v,1608547850,verilog,,F:/FPGAexperiment1/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_tb.v,,FIR_filter,,,,,,,,
F:/FPGAexperiment1/FIR_filter/FIR_filter.srcs/sources_1/new/FIR_filter_tb.v,1608547864,verilog,,,,FIR_filter_tb,,,,,,,,
