//Copyright (C)2014-2018 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//GOWIN Version: v1.8.3Beta
//Created Time: Thu Nov 22 16:19:52 2018

module Gowin_EMPU(
	sys_clk,
	uart0_rxd,
	reset_n,
	uart0_txd,
	gpio
);
input sys_clk;
input uart0_rxd;
input reset_n;
output uart0_txd;
inout [15:0] gpio;
wire GND;
wire VCC;
wire [15:0] gpio;
wire reset_n;
wire reset_n_c;
wire sys_clk;
wire sys_clk_c;
wire uart0_rxd;
wire uart0_rxd_c;
wire uart0_txd;
wire uart0_txd_c;
wire [3:0] \Gowin_EMPU_inst/TPIUTRACEDATA ;
wire [15:0] \Gowin_EMPU_inst/io_exp_output_o ;
wire [15:0] \Gowin_EMPU_inst/io_exp_outputen_o ;
wire [15:0] \Gowin_EMPU_inst/io_exp_input_i ;
wire [12:0] \Gowin_EMPU_inst/sram0_addr ;
wire [3:0] \Gowin_EMPU_inst/sram0_wren ;
wire [31:0] \Gowin_EMPU_inst/sram0_wdata ;
wire [31:0] \Gowin_EMPU_inst/sram0_rdata ;
wire [28:0] \Gowin_EMPU_inst/targflash0_haddr ;
wire [1:0] \Gowin_EMPU_inst/targflash0_htrans ;
wire [2:0] \Gowin_EMPU_inst/targflash0_hsize ;
wire [2:0] \Gowin_EMPU_inst/targflash0_hburst ;
wire [3:0] \Gowin_EMPU_inst/targflash0_hprot ;
wire [1:0] \Gowin_EMPU_inst/targflash0_memattr ;
wire [3:0] \Gowin_EMPU_inst/targflash0_hmaster ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hwdata ;
wire [3:0] \Gowin_EMPU_inst/targflash0_hwuser ;
wire [31:0] \Gowin_EMPU_inst/targflash0_hrdata ;
wire [31:0] \Gowin_EMPU_inst/targexp0_haddr ;
wire [1:0] \Gowin_EMPU_inst/targexp0_htrans ;
wire [2:0] \Gowin_EMPU_inst/targexp0_hsize ;
wire [2:0] \Gowin_EMPU_inst/targexp0_hburst ;
wire [3:0] \Gowin_EMPU_inst/targexp0_hprot ;
wire [1:0] \Gowin_EMPU_inst/targexp0_memattr ;
wire [3:0] \Gowin_EMPU_inst/targexp0_hmaster ;
wire [31:0] \Gowin_EMPU_inst/targexp0_hwdata ;
wire [3:0] \Gowin_EMPU_inst/targexp0_hwuser ;
wire [31:0] \Gowin_EMPU_inst/initexp0_hrdata ;
wire [2:0] \Gowin_EMPU_inst/initexp0_hruser ;
wire [3:0] \Gowin_EMPU_inst/apbtargexp2_pstrb ;
wire [2:0] \Gowin_EMPU_inst/apbtargexp2_pprot ;
wire [11:0] \Gowin_EMPU_inst/apbtargexp2_paddr ;
wire [31:0] \Gowin_EMPU_inst/apbtargexp2_pwdata ;
wire [15:0] \Gowin_EMPU_inst/apbtargexp2_prdata ;
wire \Gowin_EMPU_inst/UART0BAUDTICK ;
wire \Gowin_EMPU_inst/UART1BAUDTICK ;
wire \Gowin_EMPU_inst/INTMONITOR ;
wire \Gowin_EMPU_inst/DAPSWDO ;
wire \Gowin_EMPU_inst/DAPSWDOEN ;
wire \Gowin_EMPU_inst/DAPTDO ;
wire \Gowin_EMPU_inst/DAPJTAGNSW ;
wire \Gowin_EMPU_inst/DAPNTDOEN ;
wire \Gowin_EMPU_inst/fclk ;
wire \Gowin_EMPU_inst/uart1_txd ;
wire \Gowin_EMPU_inst/mtx_hreset_n ;
wire \Gowin_EMPU_inst/sram0_cs ;
wire \Gowin_EMPU_inst/targflash0_hsel ;
wire \Gowin_EMPU_inst/targflash0_hwrite ;
wire \Gowin_EMPU_inst/targflash0_exreq ;
wire \Gowin_EMPU_inst/targflash0_hmastlock ;
wire \Gowin_EMPU_inst/targflash0_hreadymux ;
wire \Gowin_EMPU_inst/targflash0_hauser ;
wire \Gowin_EMPU_inst/targexp0_hsel ;
wire \Gowin_EMPU_inst/targexp0_hwrite ;
wire \Gowin_EMPU_inst/targexp0_exreq ;
wire \Gowin_EMPU_inst/targexp0_hmastlock ;
wire \Gowin_EMPU_inst/targexp0_hreadymux ;
wire \Gowin_EMPU_inst/targexp0_hauser ;
wire \Gowin_EMPU_inst/initexp0_hready ;
wire \Gowin_EMPU_inst/initexp0_hresp ;
wire \Gowin_EMPU_inst/initexp0_exresp ;
wire \Gowin_EMPU_inst/apbtargexp2_psel ;
wire \Gowin_EMPU_inst/apbtargexp2_penable ;
wire \Gowin_EMPU_inst/apbtargexp2_pwrite ;
wire \Gowin_EMPU_inst/apbtargexp2_pready ;
wire \Gowin_EMPU_inst/trace_swo ;
wire \Gowin_EMPU_inst/trace_clk ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ;
wire \Gowin_EMPU_inst/mtx_hreset_n_i ;
wire \Gowin_EMPU_inst/G_11_1 ;
wire [15:0] \Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i ;
wire [14:0] \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test ;
wire \Gowin_EMPU_inst/u_flash_wrap/OE ;
wire \Gowin_EMPU_inst/u_flash_wrap/AE_test ;
wire \Gowin_EMPU_inst/u_flash_wrap/u_test/TBIT ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3_DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2_DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1_DO ;
wire [31:8] \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0_DO ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg ;
wire [1:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dec_2 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ;
wire [6:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_0 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_1 ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl ;
wire [15:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 ;
wire [11:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data ;
wire [15:8] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_260 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_263 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_265 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_259 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_78 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_324 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_162 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_321 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/eoc ;
wire [5:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 ;
wire [5:5] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_RNO ;
wire [4:2] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 ;
wire [7:7] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_a2_0_0 ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s ;
wire [4:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status ;
wire [1:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast ;
wire [1:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata ;
wire [7:7] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_4_1 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 ;
wire [2:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI6J7O1 ;
wire [1:1] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI70O61_0 ;
wire [0:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast_RNIMPHQ1_0 ;
wire [7:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data ;
wire [3:0] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry ;
wire [4:4] \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_RNO_0_COUT ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_axbxc4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_175 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_210 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_106_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_0_tz ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_152 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m5_5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_148 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_a2_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_121 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_103 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_205 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_331 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_109_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_204 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_111_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_203 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_113_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_178 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_201 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_117_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_144_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_98_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_195 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_60_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_202 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_115_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_200 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_62_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_trdy9 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_206 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_213 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_95_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_92_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_297_4 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_pending_data5 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_199 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_56_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_42_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_88_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_194 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_198 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_193 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_192 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_191 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_190 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_189 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m5_5_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_209 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_0_N_4L6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2_RNINVP6E ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_a3_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_a3_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_101 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_a3_0_2 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_6 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_187_i_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_4_xx_mm_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_1_fast ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_rn_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_0_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_10_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_sn_sx ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn_sx ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast_RNIUMGS_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_N_4L5_1_0 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_N_4L5_1_1 ;
wire \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR \Gowin_EMPU_inst/sys_reset  (
	.GSRI(reset_n_c)
);
IBUF sys_clk_ibuf (
	.I(sys_clk),
	.O(sys_clk_c)
);
IBUF uart0_rxd_ibuf (
	.I(uart0_rxd),
	.O(uart0_rxd_c)
);
IBUF reset_n_ibuf (
	.I(reset_n),
	.O(reset_n_c)
);
OBUF uart0_txd_obuf (
	.I(uart0_txd_c),
	.O(uart0_txd)
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio15  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [15]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [15]),
	.IO(gpio[15]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [15])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio14  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [14]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [14]),
	.IO(gpio[14]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [14])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio13  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [13]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [13]),
	.IO(gpio[13]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [13])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio12  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [12]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [12]),
	.IO(gpio[12]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [12])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio11  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [11]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [11]),
	.IO(gpio[11]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [11])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio10  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [10]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [10]),
	.IO(gpio[10]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [10])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio9  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [9]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [9]),
	.IO(gpio[9]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [9])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio8  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [8]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [8]),
	.IO(gpio[8]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [8])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio7  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [7]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [7]),
	.IO(gpio[7]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [7])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio6  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [6]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [6]),
	.IO(gpio[6]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [6])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio5  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [5]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [5]),
	.IO(gpio[5]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [5])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio4  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [4]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [4]),
	.IO(gpio[4]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [4])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio3  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [3]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [3]),
	.IO(gpio[3]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [3])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio2  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [2]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [2]),
	.IO(gpio[2]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [2])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio1  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [1]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [1]),
	.IO(gpio[1]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [1])
);
IOBUF \Gowin_EMPU_inst/u_gpio/gpio0  (
	.I(\Gowin_EMPU_inst/io_exp_output_o [0]),
	.OEN(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [0]),
	.IO(gpio[0]),
	.O(\Gowin_EMPU_inst/io_exp_input_i [0])
);
INV \Gowin_EMPU_inst/u_mcu_top_RNIB407  (
	.I(\Gowin_EMPU_inst/mtx_hreset_n ),
	.O(\Gowin_EMPU_inst/mtx_hreset_n_i )
);
LUT3 \Gowin_EMPU_inst/u_mcu_top_RNI1D0L  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/G_11_1 )
);
defparam \Gowin_EMPU_inst/u_mcu_top_RNI1D0L .INIT=8'h20;
LUT4 \Gowin_EMPU_inst/u_mcu_top_RNI2Q0A1  (
	.I0(\Gowin_EMPU_inst/G_11_1 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable )
);
defparam \Gowin_EMPU_inst/u_mcu_top_RNI2Q0A1 .INIT=16'h0002;
MCU \Gowin_EMPU_inst/u_mcu_top  (
	.FCLK(\Gowin_EMPU_inst/fclk ),
	.PORESETN(VCC),
	.SYSRESETN(VCC),
	.RTCSRCCLK(GND),
	.UART0RXDI(uart0_rxd_c),
	.UART1RXDI(GND),
	.TARGFLASH0HRESP(GND),
	.TARGFLASH0EXRESP(GND),
	.TARGFLASH0HREADYOUT(VCC),
	.TARGEXP0HREADYOUT(GND),
	.TARGEXP0HRESP(VCC),
	.TARGEXP0EXRESP(GND),
	.INITEXP0HSEL(GND),
	.INITEXP0HWRITE(GND),
	.INITEXP0EXREQ(GND),
	.INITEXP0HMASTLOCK(GND),
	.INITEXP0HAUSER(GND),
	.APBTARGEXP2PREADY(\Gowin_EMPU_inst/apbtargexp2_pready ),
	.APBTARGEXP2PSLVERR(GND),
	.DAPSWDITMS(GND),
	.DAPTDI(GND),
	.DAPNTRST(VCC),
	.DAPSWCLKTCK(GND),
	.FLASHERR(GND),
	.FLASHINT(GND),
	.INITEXP0HTRANS({GND, GND}),
	.IOEXPINPUTI({\Gowin_EMPU_inst/io_exp_input_i [15:0]}),
	.SRAM0RDATA({\Gowin_EMPU_inst/sram0_rdata [31:0]}),
	.TARGFLASH0HRDATA({\Gowin_EMPU_inst/targflash0_hrdata [31:0]}),
	.TARGFLASH0HRUSER({GND, GND, GND}),
	.TARGEXP0HRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TARGEXP0HRUSER({GND, GND, GND}),
	.INITEXP0HADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HSIZE({GND, GND, GND}),
	.INITEXP0HBURST({GND, GND, GND}),
	.INITEXP0HPROT({GND, GND, GND, GND}),
	.INITEXP0MEMATTR({GND, GND}),
	.INITEXP0HMASTER({GND, GND, GND, GND}),
	.INITEXP0HWDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.INITEXP0HWUSER({GND, GND, GND, GND}),
	.APBTARGEXP2PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/apbtargexp2_prdata [15:0]}),
	.MTXREMAP({VCC, VCC, VCC, VCC}),
	.UART0TXDO(uart0_txd_c),
	.UART1TXDO(\Gowin_EMPU_inst/uart1_txd ),
	.UART0BAUDTICK(\Gowin_EMPU_inst/UART0BAUDTICK ),
	.UART1BAUDTICK(\Gowin_EMPU_inst/UART1BAUDTICK ),
	.INTMONITOR(\Gowin_EMPU_inst/INTMONITOR ),
	.SRAM0CS(\Gowin_EMPU_inst/sram0_cs ),
	.MTXHRESETN(\Gowin_EMPU_inst/mtx_hreset_n ),
	.TARGFLASH0HSEL(\Gowin_EMPU_inst/targflash0_hsel ),
	.TARGFLASH0HWRITE(\Gowin_EMPU_inst/targflash0_hwrite ),
	.TARGFLASH0EXREQ(\Gowin_EMPU_inst/targflash0_exreq ),
	.TARGFLASH0HMASTLOCK(\Gowin_EMPU_inst/targflash0_hmastlock ),
	.TARGFLASH0HREADYMUX(\Gowin_EMPU_inst/targflash0_hreadymux ),
	.TARGFLASH0HAUSER(\Gowin_EMPU_inst/targflash0_hauser ),
	.TARGEXP0HSEL(\Gowin_EMPU_inst/targexp0_hsel ),
	.TARGEXP0HWRITE(\Gowin_EMPU_inst/targexp0_hwrite ),
	.TARGEXP0EXREQ(\Gowin_EMPU_inst/targexp0_exreq ),
	.TARGEXP0HMASTLOCK(\Gowin_EMPU_inst/targexp0_hmastlock ),
	.TARGEXP0HREADYMUX(\Gowin_EMPU_inst/targexp0_hreadymux ),
	.TARGEXP0HAUSER(\Gowin_EMPU_inst/targexp0_hauser ),
	.INITEXP0HREADY(\Gowin_EMPU_inst/initexp0_hready ),
	.INITEXP0HRESP(\Gowin_EMPU_inst/initexp0_hresp ),
	.INITEXP0EXRESP(\Gowin_EMPU_inst/initexp0_exresp ),
	.APBTARGEXP2PSEL(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.APBTARGEXP2PENABLE(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.APBTARGEXP2PWRITE(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.DAPSWDO(\Gowin_EMPU_inst/DAPSWDO ),
	.DAPSWDOEN(\Gowin_EMPU_inst/DAPSWDOEN ),
	.DAPTDO(\Gowin_EMPU_inst/DAPTDO ),
	.DAPNTDOEN(\Gowin_EMPU_inst/DAPNTDOEN ),
	.DAPJTAGNSW(\Gowin_EMPU_inst/DAPJTAGNSW ),
	.TPIUTRACESWO(\Gowin_EMPU_inst/trace_swo ),
	.TPIUTRACECLK(\Gowin_EMPU_inst/trace_clk ),
	.IOEXPOUTPUTO({\Gowin_EMPU_inst/io_exp_output_o [15:0]}),
	.IOEXPOUTPUTENO({\Gowin_EMPU_inst/io_exp_outputen_o [15:0]}),
	.SRAM0ADDR({\Gowin_EMPU_inst/sram0_addr [12:0]}),
	.SRAM0WREN({\Gowin_EMPU_inst/sram0_wren [3:0]}),
	.SRAM0WDATA({\Gowin_EMPU_inst/sram0_wdata [31:0]}),
	.TARGFLASH0HADDR({\Gowin_EMPU_inst/targflash0_haddr [28:0]}),
	.TARGFLASH0HTRANS({\Gowin_EMPU_inst/targflash0_htrans [1:0]}),
	.TARGFLASH0HSIZE({\Gowin_EMPU_inst/targflash0_hsize [2:0]}),
	.TARGFLASH0HBURST({\Gowin_EMPU_inst/targflash0_hburst [2:0]}),
	.TARGFLASH0HPROT({\Gowin_EMPU_inst/targflash0_hprot [3:0]}),
	.TARGFLASH0MEMATTR({\Gowin_EMPU_inst/targflash0_memattr [1:0]}),
	.TARGFLASH0HMASTER({\Gowin_EMPU_inst/targflash0_hmaster [3:0]}),
	.TARGFLASH0HWDATA({\Gowin_EMPU_inst/targflash0_hwdata [31:0]}),
	.TARGFLASH0HWUSER({\Gowin_EMPU_inst/targflash0_hwuser [3:0]}),
	.TARGEXP0HADDR({\Gowin_EMPU_inst/targexp0_haddr [31:0]}),
	.TARGEXP0HTRANS({\Gowin_EMPU_inst/targexp0_htrans [1:0]}),
	.TARGEXP0MEMATTR({\Gowin_EMPU_inst/targexp0_memattr [1:0]}),
	.TARGEXP0HSIZE({\Gowin_EMPU_inst/targexp0_hsize [2:0]}),
	.TARGEXP0HPROT({\Gowin_EMPU_inst/targexp0_hprot [3:0]}),
	.TARGEXP0HMASTER({\Gowin_EMPU_inst/targexp0_hmaster [3:0]}),
	.TARGEXP0HWDATA({\Gowin_EMPU_inst/targexp0_hwdata [31:0]}),
	.TARGEXP0HWUSER({\Gowin_EMPU_inst/targexp0_hwuser [3:0]}),
	.INITEXP0HRDATA({\Gowin_EMPU_inst/initexp0_hrdata [31:0]}),
	.INITEXP0HRUSER({\Gowin_EMPU_inst/initexp0_hruser [2:0]}),
	.APBTARGEXP2PSTRB({\Gowin_EMPU_inst/apbtargexp2_pstrb [3:0]}),
	.APBTARGEXP2PPROT({\Gowin_EMPU_inst/apbtargexp2_pprot [2:0]}),
	.APBTARGEXP2PADDR({\Gowin_EMPU_inst/apbtargexp2_paddr [11:0]}),
	.APBTARGEXP2PWDATA({\Gowin_EMPU_inst/apbtargexp2_pwdata [31:0]}),
	.TPIUTRACEDATA({\Gowin_EMPU_inst/TPIUTRACEDATA [3:0]}),
	.TARGEXP0HBURST({\Gowin_EMPU_inst/targexp0_hburst [2:0]})
);
CLKDIV \Gowin_EMPU_inst/sysclk/clkdiv_inst  (
	.HCLKIN(sys_clk_c),
	.RESETN(VCC),
	.CALIB(GND),
	.CLKOUT(\Gowin_EMPU_inst/fclk )
);
defparam \Gowin_EMPU_inst/sysclk/clkdiv_inst .GSREN="false";
defparam \Gowin_EMPU_inst/sysclk/clkdiv_inst .DIV_MODE="2";
INV \Gowin_EMPU_inst/u_gpio/gpio0_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [0]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [0])
);
INV \Gowin_EMPU_inst/u_gpio/gpio1_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [1]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [1])
);
INV \Gowin_EMPU_inst/u_gpio/gpio2_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [2]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [2])
);
INV \Gowin_EMPU_inst/u_gpio/gpio3_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [3]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [3])
);
INV \Gowin_EMPU_inst/u_gpio/gpio4_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [4]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [4])
);
INV \Gowin_EMPU_inst/u_gpio/gpio5_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [5]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [5])
);
INV \Gowin_EMPU_inst/u_gpio/gpio6_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [6]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [6])
);
INV \Gowin_EMPU_inst/u_gpio/gpio7_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [7]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [7])
);
INV \Gowin_EMPU_inst/u_gpio/gpio8_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [8]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [8])
);
INV \Gowin_EMPU_inst/u_gpio/gpio9_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [9]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [9])
);
INV \Gowin_EMPU_inst/u_gpio/gpio10_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [10]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [10])
);
INV \Gowin_EMPU_inst/u_gpio/gpio11_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [11]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [11])
);
INV \Gowin_EMPU_inst/u_gpio/gpio12_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [12]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [12])
);
INV \Gowin_EMPU_inst/u_gpio/gpio13_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [13]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [13])
);
INV \Gowin_EMPU_inst/u_gpio/gpio14_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [14]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [14])
);
INV \Gowin_EMPU_inst/u_gpio/gpio15_RNO  (
	.I(\Gowin_EMPU_inst/io_exp_outputen_o [15]),
	.O(\Gowin_EMPU_inst/u_gpio/io_exp_outputen_o_i [15])
);
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [11])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[11] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[10]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [10])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[10] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[9]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [9])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[9] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[8]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [8])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[8] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[7]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [7])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[7] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[6]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [6])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[6] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[5]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [5])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[4]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [4])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [3])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[2]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [2])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[1]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [1])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[0]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [0])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [16]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [14])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[14] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[13]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [13])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[13] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12]  (
	.D(\Gowin_EMPU_inst/targflash0_haddr [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.Q(\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [12])
);
defparam \Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test_Z[12] .INIT=1'b0;
DQCE \Gowin_EMPU_inst/u_flash_wrap/u_dqce  (
	.CLKIN(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/mtx_hreset_n ),
	.CLKOUT(\Gowin_EMPU_inst/u_flash_wrap/AE_test )
);
FLASH128K \Gowin_EMPU_inst/u_flash_wrap/u_test/rom  (
	.PCLK(\Gowin_EMPU_inst/fclk ),
	.CS(\Gowin_EMPU_inst/mtx_hreset_n ),
	.AE(\Gowin_EMPU_inst/u_flash_wrap/AE_test ),
	.OE(\Gowin_EMPU_inst/mtx_hreset_n ),
	.PROG(GND),
	.SERA(GND),
	.MASE(GND),
	.NVSTR(GND),
	.IFREN(GND),
	.RESETN(VCC),
	.DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ADDR({\Gowin_EMPU_inst/u_flash_wrap/rom_haddr_test [14:0]}),
	.TBIT(\Gowin_EMPU_inst/u_flash_wrap/u_test/TBIT ),
	.DOUT({\Gowin_EMPU_inst/targflash0_hrdata [31:0]})
);
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [3]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [31:24]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [31:24]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_3 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [2]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [23:16]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [23:16]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_2 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [1]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [15:8]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [15:8]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_1 .RESET_MODE="SYNC";
SP \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0  (
	.CLK(\Gowin_EMPU_inst/fclk ),
	.OCE(VCC),
	.CE(VCC),
	.RESET(\Gowin_EMPU_inst/mtx_hreset_n_i ),
	.WRE(\Gowin_EMPU_inst/sram0_wren [0]),
	.BLKSEL({\Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs , \Gowin_EMPU_inst/sram0_cs }),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \Gowin_EMPU_inst/sram0_wdata [7:0]}),
	.AD({\Gowin_EMPU_inst/sram0_addr [10:0], GND, GND, GND}),
	.DO({\Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0_DO [31:8], \Gowin_EMPU_inst/sram0_rdata [7:0]})
);
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .READ_MODE=1'b0;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .WRITE_MODE=2'b00;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .BLK_SEL=3'b111;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .BIT_WIDTH=8;
defparam \Gowin_EMPU_inst/u_sram_subsystem/bram_sp_0 .RESET_MODE="SYNC";
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [0]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[0] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [1]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[1] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [2]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[2] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [3]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[3] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [4]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[4] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [5]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[5] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [6]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[6] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [7]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0[7] .INIT=16'hF888;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PREADY_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dec_2 [1]),
	.F(\Gowin_EMPU_inst/apbtargexp2_pready )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PREADY_0 .INIT=16'h6F0F;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/dec_2[1]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dec_2 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/dec_2[1] .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[4]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[4] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[0] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[2]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[2] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[6]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[6] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[5]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[5] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[1]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[1] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[3]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_0_0_cZ[3] .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_RNO[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_RNO[0] .INIT=16'h0200;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_RNO_0[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [10]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [11]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_RNO_0[0] .INIT=16'h0000;
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_0 [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_slave_mux/PRDATA_0_a2_1_1 [0]),
	.S0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A_RNO  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc_RNO  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247_i )
);
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_260 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_263 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[1] .INIT=16'hFEEE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_260 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_265 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[2] .INIT=16'hFEEE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [8]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [8]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[8] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [9]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [9]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[9] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [10]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [10]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[10] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [11]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [11]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[11] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[3] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[4] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[7] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [6]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[6] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0[5] .INIT=16'hECA0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_259 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_260 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0[0] .INIT=16'hFEEE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [15]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[15] .INIT=16'h2000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [14]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[14] .INIT=16'h2000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [13]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[13] .INIT=16'h2000;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [12]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_RNO[12] .INIT=16'h2000;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_78 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_1_i_0 .INIT=8'hBA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_a2_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_324 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_265 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_a2_0[2] .INIT=16'h0800;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_a2_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_324 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_263 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_a2_0[1] .INIT=16'h0800;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_0_a2 .INIT=8'h40;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un4_write_enable04sr_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un4_write_enable04sr_0_a2 .INIT=8'h08;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_a2_1[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_324 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_328 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_0_iv_0_a2_1[8] .INIT=8'h08;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_162 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 ),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_a2 .INIT=16'h0080;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[15]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [15]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[15] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[14]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [14]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[14] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[13]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [13]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[13] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[12]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [12]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[12] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[11]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [11]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[11] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[10]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [10]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[10] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[9]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [9]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[9] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[8]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [8]),
	.F(\Gowin_EMPU_inst/apbtargexp2_prdata [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/PRDATA_1[8] .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_324 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_259 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2[0] .INIT=16'h8880;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_o2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_321 ),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_162 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_o2 .INIT=16'hCCDC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_a2_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_a2_0 .INIT=16'h0001;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0_2 [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_260 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0[0] .INIT=8'h10;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_a2_2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_321 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/un1_status_eoc6_2_i_a2_2 .INIT=8'h10;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0_2_cZ[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I3(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0_2 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_0_2_cZ[0] .INIT=16'h2000;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_2[0]  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_324 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_iv_0_a2_2[0] .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_0_a2_0  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [8]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [9]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_psel ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dec_2 [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_327 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr_0_a2_0 .INIT=16'h2000;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg2_eoc_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/eoc ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_eoc_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[15]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[14]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[13]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[11]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[10]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[9]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[8]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/write_enable08cr ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_247_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/N_78 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/status_eoc_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[15]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [15]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [15])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[15] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[14]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [14]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [14])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[14] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[13]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [13]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [13])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[13] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [12]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [12])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[12] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[11]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [11]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [11])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[11] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[10]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [10]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [10])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[10] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[9]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [9]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [9])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[9] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[8]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [8]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z [8])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg[8] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect.u_gw_cmsdk_apb2_adc.read_enable ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/read_mux_byte0_reg [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/read_mux_byte0_reg_Z[0] .INIT=1'b0;
ADC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A  (
	.CLK(GND),
	.PD(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_adon_i ),
	.SOC(GND),
	.VREF(GND),
	.SEL({\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/reg_ctrl [2:0]}),
	.CH({GND, GND, GND, GND, GND, GND, GND, GND}),
	.EOC(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/eoc ),
	.ADOUT({\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/wire_adc_data [11:0]})
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A .VREF_EN=1'b0;
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_adc/u_S55NLLAD2A .VREF_SEL=3'b000;
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reset_n_i  (
	.I(reset_n_c),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_RNO  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe_RNO  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i )
);
INV \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data_RNO  (
	.I(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184_i )
);
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[3] .INIT=16'h060C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_axbxc4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_axbxc4 .INIT=16'h78F0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.N_106_i  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_175 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_210 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_i_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_106_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.N_106_i .INIT=16'h00FE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[0] .INIT=8'h09;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[1] .INIT=16'h00B4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_175 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_210 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_0_tz ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0 .INIT=16'h3301;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_genblk1.data_cnt_1_ac0_1 .INIT=8'h40;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_152 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m5_5 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_RNO [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO[5] .INIT=16'h1EF0;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data12_i_x2_RNINFFN3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data12_i_x2_RNINFFN3 .INIT=8'h01;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_148 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_a2_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_121 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_0 .INIT=16'hB830;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_148 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_103 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_n_status_0_sqmuxa_2_i_0 .INIT=16'h4073;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_205 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_331 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_109_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[2] .INIT=16'h008F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_204 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_331 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_111_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[3] .INIT=16'h008F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_203 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_331 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_113_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[4] .INIT=16'h008F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_178 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_201 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_a2_0_0 [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_117_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[7] .INIT=16'h0454;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_x2_0_RNIRTM81  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_144_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_98_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_x2_0_RNIRTM81 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_195 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_60_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[1] .INIT=16'hCC08;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_178 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_202 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_115_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[5] .INIT=16'h5404;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_178 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_200 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_62_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_RNO[6] .INIT=16'h5404;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_0_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_0_cZ .INIT=4'hE;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_trdy9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_trdy9_0 .INIT=8'hF4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_2_0_a2 .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_2_0_a2 .INIT=8'h20;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_317 ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2_0_a2 .INIT=8'h02;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIEKAI3[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIEKAI3[0] .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_152 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_206 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i .INIT=16'hFFF1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[0] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[1] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[2] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[3] .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO[4] .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe_RNO_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_213 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_95_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe_RNO_0 .INIT=16'hC400;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag_RNO  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_92_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag_RNO .INIT=16'h5515;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2_0_a2 .INIT=4'h4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2_0_a2 .INIT=4'h8;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt14 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt14_0 .INIT=16'h5557;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_0_sqmuxa_1_i_0_o2 .INIT=16'hFEFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0_0_tz  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_297_4 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_0_tz )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0_0_tz .INIT=16'hEAC0;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_144_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_175 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1 .INIT=16'hFFFE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_325 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5_0_a2 .INIT=16'h0C04;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy9_0_a2 .INIT=16'h0080;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_pending_data5_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_pending_data5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_pending_data5_0 .INIT=16'h555D;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_o2[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_178 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_o2[6] .INIT=8'hF1;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_m2[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_199 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_195 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_m2[1] .INIT=8'hCA;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data12_i_x2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data12_i_x2 .INIT=16'h3C36;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_98_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0 .INIT=16'h5A56;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [5]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [6]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [7]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2 .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_0[4] .INIT=16'h505C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_0[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_0[2] .INIT=16'h505C;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_0[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_0 [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_0[3] .INIT=16'h505C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i_m2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_206 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_n_status23_3_i_m2 .INIT=8'hD3;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_RNO[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_56_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_RNO[0] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask_RNO[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_42_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask_RNO[0] .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_RNI561J  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_RNI561J .INIT=4'h8;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB  (
	.I0(reset_n_c),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_88_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_RNI68JB .INIT=4'h4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag5_i_o2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag5_i_o2 .INIT=8'hF7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_0_0 .INIT=16'h0002;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_0_a2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa_0_a2 .INIT=16'h0001;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_3_3  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_297_4 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_3_3 .INIT=16'h0004;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2_0_1  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_paddr [2]),
	.I1(\Gowin_EMPU_inst/apbtargexp2_paddr [3]),
	.I2(\Gowin_EMPU_inst/apbtargexp2_paddr [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2_0_a2_0_1 .INIT=8'h10;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0_a2_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0_a2_1_0 .INIT=8'h20;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2 .INIT=16'hFFF6;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0_a2_0_2_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_data_cnt16_0_a2_0_2_0 .INIT=8'h04;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_a2_1_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_a2_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_a2_1_cZ .INIT=8'h80;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_i_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m15_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m15_i_0 .INIT=8'hF1;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_194 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[6] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_198 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[0] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_199 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[1] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[6]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [6]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_200 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[6] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [7]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [7]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_201 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[7] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_202 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[5] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_203 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[4] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_204 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[3] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_205 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_1_i_m2[2] .INIT=8'hE4;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_193 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[5] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_192 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[4] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_191 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[3] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_190 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[2] .INIT=8'hCA;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_189 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_i_m2[1] .INIT=8'hCA;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_0_a2[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data_4_0_a2[7] .INIT=4'h2;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ  (
	.I0(reset_n_c),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2_cZ .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4_a2_2[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_331 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4_a2_2[0] .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_x2_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_144_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_x2_0 .INIT=4'h6;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2_0_o2  (
	.I0(\Gowin_EMPU_inst/apbtargexp2_penable ),
	.I1(\Gowin_EMPU_inst/apbtargexp2_pwrite ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/N_164 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2_0_o2 .INIT=4'hB;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4_o2[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4_o2[0] .INIT=4'hE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4_i_o2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata4_i_o2 .INIT=4'h7;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag5_i_o2_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_152 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag5_i_o2_0 .INIT=4'h7;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_toe6_i_o2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_213 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.un1_reg_toe6_i_o2 .INIT=4'hD;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_o2  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_148 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_roe9_i_o2 .INIT=4'h7;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_o2_1_0 .INIT=4'hE;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_a2_0_0[7]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_i_a2_0_0 [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_i_a2_0_0[7] .INIT=4'h1;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_cZ[2] .INIT=4'h6;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_1[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m5_5_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_1[5] .INIT=16'h7FFF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_206 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m5_5_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_m5_5 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNO_0[5] .INIT=16'h0010;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4_1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_174 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_198 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask [0]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_4_1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4_1[0] .INIT=16'h2777;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_331 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2_4_1 [0]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O_2_4[0] .INIT=16'hCE0A;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_175 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_209 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_0_N_4L6 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2_RNINVP6E ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0 .INIT=16'hCDFF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0_N_4L6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16_0_a2_0_2_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_0_N_4L6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_0_N_4L6 .INIT=8'hDF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_a3_1 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_a3_2 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_101 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_RNIV0HO3[2] .INIT=16'hEAFF;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMAUB1[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_a3_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMAUB1[1] .INIT=8'h09;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_a3_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_RNIMI8R1[0] .INIT=16'h0009;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNIQL0F[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [1]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m14_i_0_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNIQL0F[1] .INIT=4'hE;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_a3_0_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_6 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63_0 .INIT=16'h0280;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast_RNIUMGS  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_fast ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_6 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast_RNIUMGS .INIT=8'hF2;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast_RNIMPHQ1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_a3_0_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast_RNIMPHQ1[0] .INIT=16'h0100;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_187_i_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_4_xx_mm_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_210 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0 .INIT=16'hBFF7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_i  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_4_xx_mm_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_i .INIT=16'h017F;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_RNINL4Q  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_145_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_RNINL4Q .INIT=16'h3C36;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_187_i_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.g0_0 .INIT=16'h3C36;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[1] .INIT=16'h00B4;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[2] .INIT=4'h6;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_c2 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[3] .INIT=16'h060C;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_125 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_data_cnt16 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast_cZ[0] .INIT=8'h09;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0_fast  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_98_i ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_fast ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_1_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_0_fast .INIT=16'h55A6;
LUT2 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_rn  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_rn_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_rn .INIT=4'h4;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_mb  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_rn_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_209 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_mb .INIT=16'hFCAC;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0_1  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_rn_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_o2_1_0 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_0_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0_1 .INIT=16'h0353;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_154 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_175 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_210 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m17_0_0_1 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m17_0_0 .INIT=16'h01FF;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_10_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI3BCT1[0] .INIT=16'h0009;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_10_1_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_158 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_RNI6EEB3[1] .INIT=16'hFF7D;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNI70O61[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_sn_sx )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNI70O61[1] .INIT=16'hE6F7;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_sn_sx  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn_sx )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_sn_sx .INIT=16'hFFFB;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_sn  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn_sx ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/m12_0_a2_2_d_0_sn )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status_7_2_0_.m12_0_a2_2_d_0_sn .INIT=16'h0040;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNI6J7O1[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast [1]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [0]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI6J7O1 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNI6J7O1[0] .INIT=16'h0084;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2_RNINVP6E  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI70O61_0 [1]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40 ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2_RNINVP6E )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2_RNINVP6E .INIT=16'hAF27;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNI70O61_0[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI70O61_0 [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast_RNI70O61_0[1] .INIT=16'h1908;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63_cZ  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast_RNIMPHQ1_0 [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast_RNIUMGS_0 ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase ),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_RNITPF63_cZ .INIT=16'h7FFD;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast_RNIUMGS_0  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_fast ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast_RNIUMGS_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast_RNIUMGS_0 .INIT=8'h0D;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast_RNIMPHQ1_0[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1]),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast_RNIMPHQ1_0 [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast_RNIMPHQ1_0[0] .INIT=16'h0080;
LUT3 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy_RNIH0411  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr ),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy_RNIH0411 .INIT=8'h80;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNIKRA83[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI6J7O1 [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_sn_sx ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_N_4L5_1_0 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNIKRA83[5] .INIT=16'h0002;
LUT4 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNIKRA83_0[5]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast_RNI6J7O1 [0]),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_sn_sx ),
	.I2(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4]),
	.I3(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5]),
	.F(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_N_4L5_1_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_RNIKRA83_0[5] .INIT=16'h0000;
MUX2_LUT5 \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER4_i_o2_2_RNIMB2J6  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_N_4L5_1_0 ),
	.I1(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_N_4L5_1_1 ),
	.S0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER4_i_o2_2 ),
	.O(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/G_8_0_mb_1 )
);
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_0_rep1  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_0_rep1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_0_rep1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status_fast[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_1_fast ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_fast .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast  (
	.D(VCC),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_88_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1_fast )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1_fast .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_fast_Z[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3_fast [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_fast [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt_fast[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_lm [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt[0] .INIT=1'b0;
DLC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_2  (
	.D(VCC),
	.G(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_88_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_2 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_2 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_92_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_latch_flag .INIT=1'b0;
DFFP \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_tmt  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_1_sqmuxa ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_tmt )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_tmt .INIT=1'b1;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw10_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw0c_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw08_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/dw04_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw04_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw00_cs_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O5 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_2 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_wr_Z .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_0 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_RST_I_1_0_a2 ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1  (
	.D(VCC),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_88_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SCLK_MASTER_1 )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SCLK_MASTER_1 .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/c_status [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.c_status[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_RNO [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_1_axbxc4 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[1] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt_3 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/data_cnt [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.data_cnt[0] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[7]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[7] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[6] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[5] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[4] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[3]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[3] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[2]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[2] .INIT=1'b0;
DFFC \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_64_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_txdata_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/shift_direction_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_phase_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_polarity_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[1]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[0]  (
	.D(\Gowin_EMPU_inst/apbtargexp2_pwdata [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_40_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_sel_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/latch_s_data [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_42_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_ssmask [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_ssmask[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_Z  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_ACK_O_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_rd_0 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/read_wait_done_Z .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_184_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_pending_data5 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/pending_data )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.pending_data .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/dw08_cs_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_95_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_toe )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_toe .INIT=1'b0;
DFFPE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy9 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/un1_reg_trdy9 ),
	.PRESET(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_trdy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_trdy .INIT=1'b1;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data_4 [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_194 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_193 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_192 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_191 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_190 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_189 ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_56_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_123_i ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.rx_shift_data[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [7]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [6]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [5]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [4]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [3]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [1]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_shift_data [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/rx_latch_flag ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rxdata_Z[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_117_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [7])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[7] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[6]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_62_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [6])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[6] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_115_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [5])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[5] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[4]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_113_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[4] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_111_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[3] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_109_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[2] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_60_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[1] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/SPI_DATA_O_2 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rd ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/GWAPBPER2PRDATA [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.SPI_DATA_O[0] .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_103 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_rrdy )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_rrdy .INIT=1'b0;
DFFCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_167_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_121 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/reg_roe )
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.reg_roe .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [2]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_101 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[2] .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_106_i ),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_101 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[1] .INIT=1'b0;
DFFNCE \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0]  (
	.D(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status_7 [0]),
	.CLK(\Gowin_EMPU_inst/fclk ),
	.CE(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/N_101 ),
	.CLEAR(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/reset_n_i ),
	.Q(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/n_status [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.n_status[0] .INIT=1'b0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO_0[4]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [4]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [3]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_RNO_0_COUT [4]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [4])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNO_0[4] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNIAA9T1[3]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [3]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [2]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [3]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [3])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNIAA9T1[3] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNI6UUD1[2]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [2]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [1]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [2]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [2])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNI6UUD1[2] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNI3JKU[1]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [1]),
	.I1(GND),
	.I3(GND),
	.CIN(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [0]),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [1]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [1])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNI3JKU[1] .ALU_MODE=0;
ALU \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNI19AF[0]  (
	.I0(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt [0]),
	.I1(GND),
	.I3(GND),
	.CIN(VCC),
	.COUT(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_cry [0]),
	.SUM(\Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/clock_cnt_s [0])
);
defparam \Gowin_EMPU_inst/u_gw_peripherals_interconnect/u_gw_cmsdk_apb2_spi/u_spi/genblk1.clock_cnt_RNI19AF[0] .ALU_MODE=0;
endmodule
