Simulator report for P1
Wed Sep 22 11:06:35 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 608 nodes    ;
; Simulation Coverage         ;       0.81 % ;
; Total Number of Transitions ; 250005       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX II       ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; i2c.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.81 % ;
; Total nodes checked                                 ; 608          ;
; Total output ports checked                          ; 617          ;
; Total output ports with complete 1/0-value coverage ; 5            ;
; Total output ports with no 1/0-value coverage       ; 602          ;
; Total output ports with no 1-value coverage         ; 604          ;
; Total output ports with no 0-value coverage         ; 610          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                  ;
+-------------------------------------+-------------------------------------+------------------+
; Node Name                           ; Output Port Name                    ; Output Port Type ;
+-------------------------------------+-------------------------------------+------------------+
; |Vhdl2|clk                          ; |Vhdl2|clk                          ; out              ;
; |Vhdl2|state~0                      ; |Vhdl2|state~0                      ; out0             ;
; |Vhdl2|state~5                      ; |Vhdl2|state~5                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~14 ; |Vhdl2|i2c_master:i2c_inst|state~14 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~19 ; |Vhdl2|i2c_master:i2c_inst|state~19 ; out0             ;
+-------------------------------------+-------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |Vhdl2|ena~0                                                                                   ; |Vhdl2|ena~0                                                                                        ; out0             ;
; |Vhdl2|WideOr0                                                                                 ; |Vhdl2|WideOr0                                                                                      ; out0             ;
; |Vhdl2|state.i2c_address                                                                       ; |Vhdl2|state.i2c_address                                                                            ; regout           ;
; |Vhdl2|state.i2c_restart                                                                       ; |Vhdl2|state.i2c_restart                                                                            ; regout           ;
; |Vhdl2|state.i2c_restart_addr                                                                  ; |Vhdl2|state.i2c_restart_addr                                                                       ; regout           ;
; |Vhdl2|state.i2c_read                                                                          ; |Vhdl2|state.i2c_read                                                                               ; regout           ;
; |Vhdl2|state.i2c_stop                                                                          ; |Vhdl2|state.i2c_stop                                                                               ; regout           ;
; |Vhdl2|r_or_w                                                                                  ; |Vhdl2|r_or_w                                                                                       ; regout           ;
; |Vhdl2|sda_out~0                                                                               ; |Vhdl2|sda_out~0                                                                                    ; out              ;
; |Vhdl2|scl_out~0                                                                               ; |Vhdl2|scl_out~0                                                                                    ; out              ;
; |Vhdl2|sda_out                                                                                 ; |Vhdl2|sda_out                                                                                      ; out              ;
; |Vhdl2|sda_out                                                                                 ; |Vhdl2|sda_out~result                                                                               ; pin_out          ;
; |Vhdl2|scl_out                                                                                 ; |Vhdl2|scl_out                                                                                      ; out              ;
; |Vhdl2|scl_out                                                                                 ; |Vhdl2|scl_out~result                                                                               ; pin_out          ;
; |Vhdl2|reset_n                                                                                 ; |Vhdl2|reset_n                                                                                      ; out              ;
; |Vhdl2|sda_out~1                                                                               ; |Vhdl2|sda_out~1                                                                                    ; out0             ;
; |Vhdl2|scl_out~1                                                                               ; |Vhdl2|scl_out~1                                                                                    ; out0             ;
; |Vhdl2|state~1                                                                                 ; |Vhdl2|state~1                                                                                      ; out0             ;
; |Vhdl2|ena~2                                                                                   ; |Vhdl2|ena~2                                                                                        ; out0             ;
; |Vhdl2|WideOr0~0                                                                               ; |Vhdl2|WideOr0~0                                                                                    ; out0             ;
; |Vhdl2|ena~4                                                                                   ; |Vhdl2|ena~4                                                                                        ; out0             ;
; |Vhdl2|WideOr0~1                                                                               ; |Vhdl2|WideOr0~1                                                                                    ; out0             ;
; |Vhdl2|WideOr0~2                                                                               ; |Vhdl2|WideOr0~2                                                                                    ; out0             ;
; |Vhdl2|state~9                                                                                 ; |Vhdl2|state~9                                                                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|count~0                                                             ; |Vhdl2|i2c_master:i2c_inst|count~0                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~1                                                             ; |Vhdl2|i2c_master:i2c_inst|count~1                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~2                                                             ; |Vhdl2|i2c_master:i2c_inst|count~2                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~3                                                             ; |Vhdl2|i2c_master:i2c_inst|count~3                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~4                                                             ; |Vhdl2|i2c_master:i2c_inst|count~4                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~5                                                             ; |Vhdl2|i2c_master:i2c_inst|count~5                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~6                                                             ; |Vhdl2|i2c_master:i2c_inst|count~6                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~7                                                             ; |Vhdl2|i2c_master:i2c_inst|count~7                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~8                                                             ; |Vhdl2|i2c_master:i2c_inst|count~8                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~9                                                             ; |Vhdl2|i2c_master:i2c_inst|count~9                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~10                                                            ; |Vhdl2|i2c_master:i2c_inst|count~10                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~11                                                            ; |Vhdl2|i2c_master:i2c_inst|count~11                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~12                                                            ; |Vhdl2|i2c_master:i2c_inst|count~12                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~13                                                            ; |Vhdl2|i2c_master:i2c_inst|count~13                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|process_0~1                                                         ; |Vhdl2|i2c_master:i2c_inst|process_0~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|process_0~2                                                         ; |Vhdl2|i2c_master:i2c_inst|process_0~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideNor0                                                            ; |Vhdl2|i2c_master:i2c_inst|WideNor0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|scl_clk~0                                                           ; |Vhdl2|i2c_master:i2c_inst|scl_clk~0                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|data_clk~0                                                          ; |Vhdl2|i2c_master:i2c_inst|data_clk~0                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|count[6]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[6]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[5]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[5]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[4]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[4]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[3]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[3]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[2]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[2]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[1]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[1]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[0]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[0]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|stretch                                                             ; |Vhdl2|i2c_master:i2c_inst|stretch                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_clk_prev                                                       ; |Vhdl2|i2c_master:i2c_inst|data_clk_prev                                                            ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl_clk                                                             ; |Vhdl2|i2c_master:i2c_inst|scl_clk                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|process_1~0                                                         ; |Vhdl2|i2c_master:i2c_inst|process_1~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~1                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~2                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~4                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~4                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~5                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~5                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~6                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~6                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~7                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~7                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~0                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~1                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~2                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~3                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~3                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~4                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~4                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~5                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~5                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~6                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~6                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~7                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~7                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~0                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt~0                                                           ; |Vhdl2|i2c_master:i2c_inst|bit_cnt~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt~1                                                           ; |Vhdl2|i2c_master:i2c_inst|bit_cnt~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt~2                                                           ; |Vhdl2|i2c_master:i2c_inst|bit_cnt~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~1                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~2                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|process_1~1                                                         ; |Vhdl2|i2c_master:i2c_inst|process_1~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~3                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~3                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~4                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~4                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~5                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~5                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~1                                                             ; |Vhdl2|i2c_master:i2c_inst|state~1                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~6                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~6                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~7                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~7                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|WideOr2                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr2                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~2                                                             ; |Vhdl2|i2c_master:i2c_inst|state~2                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~3                                                             ; |Vhdl2|i2c_master:i2c_inst|state~3                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~4                                                             ; |Vhdl2|i2c_master:i2c_inst|state~4                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|WideOr6                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr6                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~8                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~8                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr7                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr7                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|process_1~2                                                         ; |Vhdl2|i2c_master:i2c_inst|process_1~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr8                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr8                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr9                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr9                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|scl~0                                                               ; |Vhdl2|i2c_master:i2c_inst|scl~0                                                                    ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda~0                                                               ; |Vhdl2|i2c_master:i2c_inst|sda~0                                                                    ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~8                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~8                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~9                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~9                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~10                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~10                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~11                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~11                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~12                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~12                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~13                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~13                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~14                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~14                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~15                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~15                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~8                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~8                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~9                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~9                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~10                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~10                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~11                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~11                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~12                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~12                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~13                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~13                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~14                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~14                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~15                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~15                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~5                                                             ; |Vhdl2|i2c_master:i2c_inst|state~5                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~6                                                             ; |Vhdl2|i2c_master:i2c_inst|state~6                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~7                                                             ; |Vhdl2|i2c_master:i2c_inst|state~7                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~8                                                             ; |Vhdl2|i2c_master:i2c_inst|state~8                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~9                                                             ; |Vhdl2|i2c_master:i2c_inst|state~9                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~10                                                            ; |Vhdl2|i2c_master:i2c_inst|state~10                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~11                                                            ; |Vhdl2|i2c_master:i2c_inst|state~11                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~12                                                            ; |Vhdl2|i2c_master:i2c_inst|state~12                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~13                                                            ; |Vhdl2|i2c_master:i2c_inst|state~13                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|scl_ena~0                                                           ; |Vhdl2|i2c_master:i2c_inst|scl_ena~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_clk                                                            ; |Vhdl2|i2c_master:i2c_inst|data_clk                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.ready                                                         ; |Vhdl2|i2c_master:i2c_inst|state.ready                                                              ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.start                                                         ; |Vhdl2|i2c_master:i2c_inst|state.start                                                              ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.command                                                       ; |Vhdl2|i2c_master:i2c_inst|state.command                                                            ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1                                                      ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1                                                           ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.wr                                                            ; |Vhdl2|i2c_master:i2c_inst|state.wr                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.rd                                                            ; |Vhdl2|i2c_master:i2c_inst|state.rd                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2                                                      ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2                                                           ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack                                                      ; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack                                                           ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl~direct                                                          ; |Vhdl2|i2c_master:i2c_inst|scl~direct                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.stop                                                          ; |Vhdl2|i2c_master:i2c_inst|state.stop                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl_ena                                                             ; |Vhdl2|i2c_master:i2c_inst|scl_ena                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|sda_int                                                             ; |Vhdl2|i2c_master:i2c_inst|sda_int                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt[2]                                                          ; |Vhdl2|i2c_master:i2c_inst|bit_cnt[2]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt[1]                                                          ; |Vhdl2|i2c_master:i2c_inst|bit_cnt[1]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt[0]                                                          ; |Vhdl2|i2c_master:i2c_inst|bit_cnt[0]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[7]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[7]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[6]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[6]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[5]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[5]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[4]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[4]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[3]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[3]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[2]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[2]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[1]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[1]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[0]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[0]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[7]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[7]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[6]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[6]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[5]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[5]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[4]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[4]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[3]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[3]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[2]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[2]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[1]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[1]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[0]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[0]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl~1                                                               ; |Vhdl2|i2c_master:i2c_inst|scl~1                                                                    ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~15                                                            ; |Vhdl2|i2c_master:i2c_inst|state~15                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.ready~0                                                       ; |Vhdl2|i2c_master:i2c_inst|state.ready~0                                                            ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.start~0                                                       ; |Vhdl2|i2c_master:i2c_inst|state.start~0                                                            ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr0~0                                                           ; |Vhdl2|i2c_master:i2c_inst|WideOr0~0                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.command~0                                                     ; |Vhdl2|i2c_master:i2c_inst|state.command~0                                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|busy~3                                                              ; |Vhdl2|i2c_master:i2c_inst|busy~3                                                                   ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1~0                                                    ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1~0                                                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|busy~5                                                              ; |Vhdl2|i2c_master:i2c_inst|busy~5                                                                   ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.wr~0                                                          ; |Vhdl2|i2c_master:i2c_inst|state.wr~0                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr0~1                                                           ; |Vhdl2|i2c_master:i2c_inst|WideOr0~1                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.rd~0                                                          ; |Vhdl2|i2c_master:i2c_inst|state.rd~0                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr0~2                                                           ; |Vhdl2|i2c_master:i2c_inst|WideOr0~2                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2~0                                                    ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2~0                                                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~1                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack~0                                                    ; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack~0                                                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~2                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.stop~0                                                        ; |Vhdl2|i2c_master:i2c_inst|state.stop~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~3                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~23                                                            ; |Vhdl2|i2c_master:i2c_inst|state~23                                                                 ; out0             ;
; |Vhdl2|Selector0~0                                                                             ; |Vhdl2|Selector0~0                                                                                  ; out0             ;
; |Vhdl2|Selector0~1                                                                             ; |Vhdl2|Selector0~1                                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector2~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector2~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector3~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector3~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector5~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector5~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector6~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector6~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector7~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector7~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector8~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector8~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector9~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector9~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector10~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector10~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector11~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector11~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector12~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector12~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector13~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector13~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector14~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector14~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector15~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector15~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector16~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector16~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector17~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector17~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector17~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector17~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector18~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector18~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector18~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector18~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector19~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector19~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector19~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector19~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector22~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector22~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~4                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~4                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~5                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~5                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~6                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~6                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~7                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~7                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~8                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~8                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector24~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector24~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector25~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector25~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector26~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector26~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector27~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector27~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector27~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector27~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector29~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector29~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector29~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector29~1                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~8                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~8                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~9                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~9                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~8                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~8                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal0~0                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal0~0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal1~0                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal1~0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal2~0                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal2~0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal2~1                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal2~1                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[1]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[1]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[2]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[2]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[3]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[3]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~0                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~3                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[2]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[1]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~5                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~6                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~7                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~8                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~9                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~10                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~11                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~11                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~12                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~12                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~13                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~13                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~14                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~14                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~15                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~15                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[0]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[1]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[2]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[3]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[4]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[4]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[5]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[5]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[6]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]~1                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]~1                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~1                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~1                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~2                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~2                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~3                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~3                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~4                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~4                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~5                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~5                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~6                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~6                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~16                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~16                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~17                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~17                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~21                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~22                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~22                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~23                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~23                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~24                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~24                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~25                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                      ; Output Port Name                                                                                    ; Output Port Type ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+
; |Vhdl2|ena~0                                                                                   ; |Vhdl2|ena~0                                                                                        ; out0             ;
; |Vhdl2|WideOr0                                                                                 ; |Vhdl2|WideOr0                                                                                      ; out0             ;
; |Vhdl2|ena                                                                                     ; |Vhdl2|ena                                                                                          ; regout           ;
; |Vhdl2|state.i2c_address                                                                       ; |Vhdl2|state.i2c_address                                                                            ; regout           ;
; |Vhdl2|state.i2c_restart                                                                       ; |Vhdl2|state.i2c_restart                                                                            ; regout           ;
; |Vhdl2|state.i2c_restart_addr                                                                  ; |Vhdl2|state.i2c_restart_addr                                                                       ; regout           ;
; |Vhdl2|state.i2c_read                                                                          ; |Vhdl2|state.i2c_read                                                                               ; regout           ;
; |Vhdl2|state.i2c_stop                                                                          ; |Vhdl2|state.i2c_stop                                                                               ; regout           ;
; |Vhdl2|r_or_w                                                                                  ; |Vhdl2|r_or_w                                                                                       ; regout           ;
; |Vhdl2|sda_out~0                                                                               ; |Vhdl2|sda_out~0                                                                                    ; out              ;
; |Vhdl2|scl_out~0                                                                               ; |Vhdl2|scl_out~0                                                                                    ; out              ;
; |Vhdl2|sda_out                                                                                 ; |Vhdl2|sda_out                                                                                      ; out              ;
; |Vhdl2|sda_out                                                                                 ; |Vhdl2|sda_out~result                                                                               ; pin_out          ;
; |Vhdl2|scl_out                                                                                 ; |Vhdl2|scl_out                                                                                      ; out              ;
; |Vhdl2|scl_out                                                                                 ; |Vhdl2|scl_out~result                                                                               ; pin_out          ;
; |Vhdl2|reset_n                                                                                 ; |Vhdl2|reset_n                                                                                      ; out              ;
; |Vhdl2|sda_out~1                                                                               ; |Vhdl2|sda_out~1                                                                                    ; out0             ;
; |Vhdl2|scl_out~1                                                                               ; |Vhdl2|scl_out~1                                                                                    ; out0             ;
; |Vhdl2|state~1                                                                                 ; |Vhdl2|state~1                                                                                      ; out0             ;
; |Vhdl2|ena~2                                                                                   ; |Vhdl2|ena~2                                                                                        ; out0             ;
; |Vhdl2|WideOr0~0                                                                               ; |Vhdl2|WideOr0~0                                                                                    ; out0             ;
; |Vhdl2|ena~4                                                                                   ; |Vhdl2|ena~4                                                                                        ; out0             ;
; |Vhdl2|WideOr0~1                                                                               ; |Vhdl2|WideOr0~1                                                                                    ; out0             ;
; |Vhdl2|WideOr0~2                                                                               ; |Vhdl2|WideOr0~2                                                                                    ; out0             ;
; |Vhdl2|state~9                                                                                 ; |Vhdl2|state~9                                                                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|count~0                                                             ; |Vhdl2|i2c_master:i2c_inst|count~0                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~1                                                             ; |Vhdl2|i2c_master:i2c_inst|count~1                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~2                                                             ; |Vhdl2|i2c_master:i2c_inst|count~2                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~3                                                             ; |Vhdl2|i2c_master:i2c_inst|count~3                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~4                                                             ; |Vhdl2|i2c_master:i2c_inst|count~4                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~5                                                             ; |Vhdl2|i2c_master:i2c_inst|count~5                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~6                                                             ; |Vhdl2|i2c_master:i2c_inst|count~6                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~7                                                             ; |Vhdl2|i2c_master:i2c_inst|count~7                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~8                                                             ; |Vhdl2|i2c_master:i2c_inst|count~8                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~9                                                             ; |Vhdl2|i2c_master:i2c_inst|count~9                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~10                                                            ; |Vhdl2|i2c_master:i2c_inst|count~10                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~11                                                            ; |Vhdl2|i2c_master:i2c_inst|count~11                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~12                                                            ; |Vhdl2|i2c_master:i2c_inst|count~12                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|count~13                                                            ; |Vhdl2|i2c_master:i2c_inst|count~13                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|process_0~1                                                         ; |Vhdl2|i2c_master:i2c_inst|process_0~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|process_0~2                                                         ; |Vhdl2|i2c_master:i2c_inst|process_0~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideNor0                                                            ; |Vhdl2|i2c_master:i2c_inst|WideNor0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|scl_clk~0                                                           ; |Vhdl2|i2c_master:i2c_inst|scl_clk~0                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|data_clk~0                                                          ; |Vhdl2|i2c_master:i2c_inst|data_clk~0                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|count[6]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[6]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[5]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[5]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[4]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[4]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[3]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[3]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[2]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[2]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[1]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[1]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|count[0]                                                            ; |Vhdl2|i2c_master:i2c_inst|count[0]                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|stretch                                                             ; |Vhdl2|i2c_master:i2c_inst|stretch                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_clk_prev                                                       ; |Vhdl2|i2c_master:i2c_inst|data_clk_prev                                                            ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl_clk                                                             ; |Vhdl2|i2c_master:i2c_inst|scl_clk                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|process_1~0                                                         ; |Vhdl2|i2c_master:i2c_inst|process_1~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~0                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~1                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~2                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~3                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~3                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~4                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~4                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~5                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~5                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~6                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~6                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~7                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~7                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~0                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~1                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~2                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~3                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~3                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~4                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~4                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~5                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~5                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~6                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~6                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~7                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~7                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~0                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt~0                                                           ; |Vhdl2|i2c_master:i2c_inst|bit_cnt~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt~1                                                           ; |Vhdl2|i2c_master:i2c_inst|bit_cnt~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt~2                                                           ; |Vhdl2|i2c_master:i2c_inst|bit_cnt~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~1                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~1                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~2                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~2                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|process_1~1                                                         ; |Vhdl2|i2c_master:i2c_inst|process_1~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~3                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~3                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~4                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~4                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~5                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~5                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~0                                                             ; |Vhdl2|i2c_master:i2c_inst|state~0                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~1                                                             ; |Vhdl2|i2c_master:i2c_inst|state~1                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~6                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~6                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~7                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~7                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|WideOr2                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr2                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~2                                                             ; |Vhdl2|i2c_master:i2c_inst|state~2                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~3                                                             ; |Vhdl2|i2c_master:i2c_inst|state~3                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~4                                                             ; |Vhdl2|i2c_master:i2c_inst|state~4                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|WideOr6                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr6                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|sda_int~8                                                           ; |Vhdl2|i2c_master:i2c_inst|sda_int~8                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr7                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr7                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|process_1~2                                                         ; |Vhdl2|i2c_master:i2c_inst|process_1~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr8                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr8                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr9                                                             ; |Vhdl2|i2c_master:i2c_inst|WideOr9                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|scl~0                                                               ; |Vhdl2|i2c_master:i2c_inst|scl~0                                                                    ; out              ;
; |Vhdl2|i2c_master:i2c_inst|sda~0                                                               ; |Vhdl2|i2c_master:i2c_inst|sda~0                                                                    ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~8                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~8                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~9                                                           ; |Vhdl2|i2c_master:i2c_inst|addr_rw~9                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~10                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~10                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~11                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~11                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~12                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~12                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~13                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~13                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~14                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~14                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw~15                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw~15                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~8                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~8                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~9                                                           ; |Vhdl2|i2c_master:i2c_inst|data_tx~9                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~10                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~10                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~11                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~11                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~12                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~12                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~13                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~13                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~14                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~14                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_tx~15                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx~15                                                               ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~5                                                             ; |Vhdl2|i2c_master:i2c_inst|state~5                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~6                                                             ; |Vhdl2|i2c_master:i2c_inst|state~6                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~7                                                             ; |Vhdl2|i2c_master:i2c_inst|state~7                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~8                                                             ; |Vhdl2|i2c_master:i2c_inst|state~8                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~9                                                             ; |Vhdl2|i2c_master:i2c_inst|state~9                                                                  ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~10                                                            ; |Vhdl2|i2c_master:i2c_inst|state~10                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~11                                                            ; |Vhdl2|i2c_master:i2c_inst|state~11                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~12                                                            ; |Vhdl2|i2c_master:i2c_inst|state~12                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|state~13                                                            ; |Vhdl2|i2c_master:i2c_inst|state~13                                                                 ; out              ;
; |Vhdl2|i2c_master:i2c_inst|scl_ena~0                                                           ; |Vhdl2|i2c_master:i2c_inst|scl_ena~0                                                                ; out              ;
; |Vhdl2|i2c_master:i2c_inst|data_clk                                                            ; |Vhdl2|i2c_master:i2c_inst|data_clk                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.ready                                                         ; |Vhdl2|i2c_master:i2c_inst|state.ready                                                              ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.start                                                         ; |Vhdl2|i2c_master:i2c_inst|state.start                                                              ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.command                                                       ; |Vhdl2|i2c_master:i2c_inst|state.command                                                            ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1                                                      ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1                                                           ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.wr                                                            ; |Vhdl2|i2c_master:i2c_inst|state.wr                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.rd                                                            ; |Vhdl2|i2c_master:i2c_inst|state.rd                                                                 ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2                                                      ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2                                                           ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack                                                      ; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack                                                           ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl~direct                                                          ; |Vhdl2|i2c_master:i2c_inst|scl~direct                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.stop                                                          ; |Vhdl2|i2c_master:i2c_inst|state.stop                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl_ena                                                             ; |Vhdl2|i2c_master:i2c_inst|scl_ena                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|sda_int                                                             ; |Vhdl2|i2c_master:i2c_inst|sda_int                                                                  ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt[2]                                                          ; |Vhdl2|i2c_master:i2c_inst|bit_cnt[2]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt[1]                                                          ; |Vhdl2|i2c_master:i2c_inst|bit_cnt[1]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|bit_cnt[0]                                                          ; |Vhdl2|i2c_master:i2c_inst|bit_cnt[0]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[7]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[7]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[6]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[6]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[5]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[5]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[4]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[4]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[3]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[3]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[2]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[2]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[1]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[1]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|addr_rw[0]                                                          ; |Vhdl2|i2c_master:i2c_inst|addr_rw[0]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[7]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[7]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[6]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[6]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[5]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[5]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[4]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[4]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[3]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[3]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[2]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[2]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[1]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[1]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|data_tx[0]                                                          ; |Vhdl2|i2c_master:i2c_inst|data_tx[0]                                                               ; regout           ;
; |Vhdl2|i2c_master:i2c_inst|scl~1                                                               ; |Vhdl2|i2c_master:i2c_inst|scl~1                                                                    ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~15                                                            ; |Vhdl2|i2c_master:i2c_inst|state~15                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.ready~0                                                       ; |Vhdl2|i2c_master:i2c_inst|state.ready~0                                                            ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.start~0                                                       ; |Vhdl2|i2c_master:i2c_inst|state.start~0                                                            ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr0~0                                                           ; |Vhdl2|i2c_master:i2c_inst|WideOr0~0                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.command~0                                                     ; |Vhdl2|i2c_master:i2c_inst|state.command~0                                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|busy~3                                                              ; |Vhdl2|i2c_master:i2c_inst|busy~3                                                                   ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1~0                                                    ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack1~0                                                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|busy~5                                                              ; |Vhdl2|i2c_master:i2c_inst|busy~5                                                                   ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.wr~0                                                          ; |Vhdl2|i2c_master:i2c_inst|state.wr~0                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr0~1                                                           ; |Vhdl2|i2c_master:i2c_inst|WideOr0~1                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.rd~0                                                          ; |Vhdl2|i2c_master:i2c_inst|state.rd~0                                                               ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|WideOr0~2                                                           ; |Vhdl2|i2c_master:i2c_inst|WideOr0~2                                                                ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2~0                                                    ; |Vhdl2|i2c_master:i2c_inst|state.slv_ack2~0                                                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~1                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack~0                                                    ; |Vhdl2|i2c_master:i2c_inst|state.mstr_ack~0                                                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~2                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state.stop~0                                                        ; |Vhdl2|i2c_master:i2c_inst|state.stop~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector0~3                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector0~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|state~23                                                            ; |Vhdl2|i2c_master:i2c_inst|state~23                                                                 ; out0             ;
; |Vhdl2|Selector0~0                                                                             ; |Vhdl2|Selector0~0                                                                                  ; out0             ;
; |Vhdl2|Selector0~1                                                                             ; |Vhdl2|Selector0~1                                                                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector1~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector1~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector2~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector2~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector3~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector3~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector4~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector4~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector5~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector5~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector6~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector6~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector7~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector7~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector8~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector8~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector9~0                                                         ; |Vhdl2|i2c_master:i2c_inst|Selector9~0                                                              ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector10~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector10~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector11~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector11~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector12~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector12~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector13~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector13~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector14~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector14~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector15~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector15~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector16~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector16~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector18~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector18~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector18~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector18~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector18~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector18~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector18~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector18~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector19~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector19~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector19~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector19~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector20~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector20~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector21~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector21~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector22~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector22~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~2                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~2                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~3                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~3                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~4                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~4                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~5                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~5                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~6                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~6                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~7                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~7                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector23~8                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector23~8                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector24~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector24~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector25~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector25~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector26~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector26~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector27~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector27~0                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector27~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector27~1                                                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Selector29~0                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector29~0                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|Selector29~1                                                        ; |Vhdl2|i2c_master:i2c_inst|Selector29~1                                                             ; out              ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan1~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan1~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~8                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~8                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan2~9                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan2~9                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan3~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan3~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan4~8                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan4~8                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~0                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~0                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~1                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~1                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~2                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~2                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~3                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~3                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~4                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~4                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~5                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~5                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~6                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~6                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|LessThan5~7                                                         ; |Vhdl2|i2c_master:i2c_inst|LessThan5~7                                                              ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal0~0                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal0~0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal1~0                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal1~0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal2~0                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal2~0                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|Equal2~1                                                            ; |Vhdl2|i2c_master:i2c_inst|Equal2~1                                                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux4|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux3|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux2|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux1|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[1]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[1]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[2]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[2]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[3]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|result_node[3]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]~0                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[0]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~0                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~0                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~1                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~1                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~2                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~2                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~3                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~3                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]~1                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[3]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[2]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[2]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[1]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|datab_node[1]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]~1                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]~2                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]~3                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~4                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~4                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~5                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~5                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~6                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~6                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~7                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~7                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~8                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~8                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~9                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~9                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~10                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~10                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~11                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~11                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~12                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~12                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~13                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~13                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~14                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~14                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~15                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|_~15                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~0                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~0                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~1                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~1                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~2                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~2                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~3                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~3                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~4                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~4                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~5                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~5                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~6                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~6                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~7                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~7                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~8                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~8                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~9                             ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~9                                  ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~10                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~10                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~11                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~11                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~12                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~12                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~13                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~13                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~14                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~14                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~15                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~15                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~16                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~16                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~17                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~17                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~18                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~18                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~19                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~19                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~20                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~20                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~0                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~0                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~21                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~21                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~22                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~22                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~23                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~23                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~24                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~24                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~25                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~25                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~26                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~26                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~27                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~27                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~28                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~28                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~29                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~29                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~30                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~30                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~31                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~31                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~32                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~32                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~33                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~33                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~34                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~34                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~35                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~35                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~36                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~36                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~37                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~37                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~38                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~38                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~39                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~39                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~40                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~40                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~41                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~41                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~42                            ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|_~42                                 ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~1                ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]~1                     ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]                  ; |Vhdl2|i2c_master:i2c_inst|lpm_mux:Mux0|mux_s9c:auto_generated|result_node[0]                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[0]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[0]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[1]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[1]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[2]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[2]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[3]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[3]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[4]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[4]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[5]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[5]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[6]                                     ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|result_node[6]                                          ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]~0                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[0]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]~0                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[0]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~0                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~0                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~1                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~1                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~2                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~2                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~3                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~3                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]~1                      ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]~1                           ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[6]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[5]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[4]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[3]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[2]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]                        ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|datab_node[1]                             ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~1                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]~1                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~2                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]~2                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~3                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]~3                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~4                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]~4                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~5                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]~5                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~6                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]~6                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[6]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[5]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[4]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[3]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[2]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                    ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|unreg_res_node[1]                         ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~4                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~4                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~5                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~5                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~6                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~6                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~7                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~7                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~8                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~8                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~9                                  ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~9                                       ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~10                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~10                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~11                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~11                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~12                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~12                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~13                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~13                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~14                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~14                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~15                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~15                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~16                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~16                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~17                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~17                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~18                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~18                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~19                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~19                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~20                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~20                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~21                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~21                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~22                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~22                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~23                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~23                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~24                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~24                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~25                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~25                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~26                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~26                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~27                                 ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|_~27                                      ; out0             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]      ; sout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT ; cout             ;
; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0] ; |Vhdl2|i2c_master:i2c_inst|lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]      ; sout             ;
+------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Sep 22 11:06:34 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off P1 -c P1
Info: Using vector source file "C:/Users/user/Desktop/TEST/i2c.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.81 %
Info: Number of transitions in simulation is 250005
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 155 megabytes
    Info: Processing ended: Wed Sep 22 11:06:35 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


