// Seed: 2257581223
module module_0;
  assign id_1 = (1'b0);
  module_3();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  module_0();
  wire id_4, id_5;
  always_latch @(*) begin
    id_3 <= id_3;
  end
endmodule
module module_2 (
    input  tri1 id_0,
    output tri0 id_1
);
  wire id_3;
  module_0();
  assign id_3 = id_3;
  always_comb id_1 = id_3 - id_0;
endmodule
module module_3 ();
  wire id_1;
endmodule
