Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf" in Library work.
Architecture behavioral of Entity fd_mxilinx_clockdiv is up to date.
Architecture behavioral of Entity clockdiv2_muser_clockdiv is up to date.
Architecture behavioral of Entity clockdiv is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd" in Library work.
Architecture behavioral of Entity uartreceivervhdl is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd" in Library work.
Architecture behavioral of Entity sevensegdrivervhdl is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/UARTReceiver.vhf" in Library work.
Architecture behavioral of Entity fd_mxilinx_uartreceiver is up to date.
Architecture behavioral of Entity clockdiv2_muser_uartreceiver is up to date.
Architecture behavioral of Entity sr8ce_mxilinx_uartreceiver is up to date.
Architecture behavioral of Entity fdd8ce_mxilinx_uartreceiver is up to date.
Architecture behavioral of Entity uartreceiver is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd" in Library work.
Architecture behavioral of Entity toplevel is up to date.
Compiling vhdl file "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv2.vhf" in Library work.
Architecture behavioral of Entity fd_mxilinx_clockdiv2 is up to date.
Architecture behavioral of Entity clockdiv2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDiv> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <UARTReceiverVHDL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SevenSegDriverVHDL> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ClockDiv2_MUSER_ClockDiv> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD_MXILINX_ClockDiv> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd" line 91: Unconnected output port 'upper_out' of component 'UARTReceiverVHDL'.
WARNING:Xst:753 - "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd" line 91: Unconnected output port 'lower_out' of component 'UARTReceiverVHDL'.
    Set user-defined property "KEEP =  TRUE" for signal <clock> in unit <UARTReceiverVHDL>.
    Set user-defined property "KEEP =  TRUE" for signal <data_in> in unit <UARTReceiverVHDL>.
    Set user-defined property "KEEP =  TRUE" for signal <dataReceivedFlag> in unit <UARTReceiverVHDL>.
Entity <TopLevel> analyzed. Unit <TopLevel> generated.

Analyzing Entity <ClockDiv> in library <work> (Architecture <behavioral>).
Entity <ClockDiv> analyzed. Unit <ClockDiv> generated.

Analyzing Entity <ClockDiv2_MUSER_ClockDiv> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  XLXI_4_8" for instance <XLXI_4> in unit <ClockDiv2_MUSER_ClockDiv>.
Entity <ClockDiv2_MUSER_ClockDiv> analyzed. Unit <ClockDiv2_MUSER_ClockDiv> generated.

Analyzing generic Entity <FD_MXILINX_ClockDiv> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <U0> in unit <FD_MXILINX_ClockDiv>.
Entity <FD_MXILINX_ClockDiv> analyzed. Unit <FD_MXILINX_ClockDiv> generated.

Analyzing Entity <UARTReceiverVHDL> in library <work> (Architecture <behavioral>).
    Set user-defined property "KEEP =  TRUE" for signal <state>.
    Set user-defined property "KEEP =  TRUE" for signal <bitsReceived>.
Entity <UARTReceiverVHDL> analyzed. Unit <UARTReceiverVHDL> generated.

Analyzing Entity <SevenSegDriverVHDL> in library <work> (Architecture <behavioral>).
Entity <SevenSegDriverVHDL> analyzed. Unit <SevenSegDriverVHDL> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <UARTReceiverVHDL>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ControlLogicVHDL.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clock                     (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:697 - FSM extraction is enabled. Signal <state> cannot be preserved.
    Found 2-bit register for signal <state_debug>.
    Found 4-bit register for signal <upper_out>.
    Found 8-bit register for signal <data_out>.
    Found 1-bit register for signal <dataReceivedFlag>.
    Found 4-bit register for signal <lower_out>.
    Found 4-bit register for signal <bitCounter>.
    Found 4-bit adder for signal <bitCounter$addsub0000> created at line 106.
    Found 8-bit register for signal <bitsReceived>.
    Found 5-bit register for signal <count>.
    Found 5-bit adder for signal <count$add0000> created at line 76.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <UARTReceiverVHDL> synthesized.


Synthesizing Unit <SevenSegDriverVHDL>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/SevenSegDriver.vhd".
    Found 16x8-bit ROM for signal <sevenSeg$mux0001> created at line 49.
    Found 8-bit register for signal <sevenSeg>.
    Summary:
	inferred   1 ROM(s).
Unit <SevenSegDriverVHDL> synthesized.


Synthesizing Unit <FD_MXILINX_ClockDiv>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf".
Unit <FD_MXILINX_ClockDiv> synthesized.


Synthesizing Unit <ClockDiv2_MUSER_ClockDiv>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf".
Unit <ClockDiv2_MUSER_ClockDiv> synthesized.


Synthesizing Unit <ClockDiv>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/ClockDiv.vhf".
Unit <ClockDiv> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "C:/Users/David/Documents/GitHub/CPLD/Lab/TopLevel.vhd".
Unit <TopLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 9
 2-bit register                                        : 1
 4-bit register                                        : 3
 5-bit register                                        : 1
 8-bit register                                        : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <UARTReceiver/state/FSM> on signal <state[1:2]> with johnson encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x8-bit ROM                                          : 2
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <lower_out_0> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_0> 
INFO:Xst:2261 - The FF/Latch <lower_out_1> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_1> 
INFO:Xst:2261 - The FF/Latch <lower_out_2> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_2> 
INFO:Xst:2261 - The FF/Latch <lower_out_3> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_3> 
INFO:Xst:2261 - The FF/Latch <upper_out_0> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_4> 
INFO:Xst:2261 - The FF/Latch <upper_out_1> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_5> 
INFO:Xst:2261 - The FF/Latch <upper_out_2> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_6> 
INFO:Xst:2261 - The FF/Latch <upper_out_3> in Unit <UARTReceiverVHDL> is equivalent to the following FF/Latch, which will be removed : <data_out_7> 

Optimizing unit <TopLevel> ...

Optimizing unit <FD_MXILINX_ClockDiv> ...
  implementation constraint: INIT=0	 : U0

Optimizing unit <UARTReceiverVHDL> ...
  implementation constraint: KEEP	 : bitsReceived<7>
  implementation constraint: KEEP	 : bitsReceived<6>
  implementation constraint: KEEP	 : bitsReceived<5>
  implementation constraint: KEEP	 : bitsReceived<4>
  implementation constraint: KEEP	 : bitsReceived<3>
  implementation constraint: KEEP	 : bitsReceived<2>
  implementation constraint: KEEP	 : bitsReceived<1>
  implementation constraint: KEEP	 : bitsReceived<0>
  implementation constraint: INIT=r	 : bitsReceived_7
  implementation constraint: INIT=r	 : count_4
  implementation constraint: INIT=r	 : lower_out_3
  implementation constraint: INIT=r	 : bitCounter_3
  implementation constraint: INIT=r	 : state_debug_1
  implementation constraint: INIT=r	 : dataReceivedFlag
  implementation constraint: INIT=r	 : bitsReceived_0
  implementation constraint: INIT=r	 : bitsReceived_1
  implementation constraint: INIT=r	 : bitsReceived_2
  implementation constraint: INIT=r	 : bitsReceived_3
  implementation constraint: INIT=r	 : bitsReceived_4
  implementation constraint: INIT=r	 : bitsReceived_5
  implementation constraint: INIT=r	 : upper_out_3
  implementation constraint: INIT=r	 : bitsReceived_6
  implementation constraint: INIT=r	 : upper_out_0
  implementation constraint: INIT=r	 : upper_out_1
  implementation constraint: INIT=r	 : upper_out_2
  implementation constraint: INIT=r	 : state_debug_0
  implementation constraint: INIT=r	 : bitCounter_0
  implementation constraint: INIT=r	 : bitCounter_1
  implementation constraint: INIT=r	 : bitCounter_2
  implementation constraint: INIT=r	 : lower_out_0
  implementation constraint: INIT=r	 : lower_out_1
  implementation constraint: INIT=r	 : lower_out_2
  implementation constraint: INIT=r	 : state_FSM_FFd2
  implementation constraint: INIT=r	 : state_FSM_FFd1
  implementation constraint: INIT=r	 : count_0
  implementation constraint: INIT=r	 : count_1
  implementation constraint: INIT=r	 : count_2
  implementation constraint: INIT=r	 : count_3

Optimizing unit <SevenSegDriverVHDL> ...
  implementation constraint: INIT=s	 : sevenSeg_7
  implementation constraint: INIT=s	 : sevenSeg_0
  implementation constraint: INIT=s	 : sevenSeg_1
  implementation constraint: INIT=s	 : sevenSeg_2
  implementation constraint: INIT=s	 : sevenSeg_3
  implementation constraint: INIT=s	 : sevenSeg_4
  implementation constraint: INIT=s	 : sevenSeg_5
  implementation constraint: INIT=s	 : sevenSeg_6

Optimizing unit <ClockDiv2_MUSER_ClockDiv> ...

Optimizing unit <ClockDiv> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 30

Cell Usage :
# BELS                             : 337
#      AND2                        : 110
#      AND3                        : 24
#      AND4                        : 5
#      AND5                        : 2
#      GND                         : 3
#      INV                         : 126
#      OR2                         : 46
#      OR3                         : 11
#      XOR2                        : 10
# FlipFlops/Latches                : 48
#      FD                          : 30
#      FDCE                        : 16
#      FDCP                        : 2
# IO Buffers                       : 30
#      IBUF                        : 2
#      OBUF                        : 28
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.42 secs
 
--> 

Total memory usage is 4510776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    8 (   0 filtered)

