module model #(parameter
  DATA_WIDTH = 16
) (
  input clk,
  input resetn,
  input din,
  output logic [DATA_WIDTH-1:0] dout
);
initial dout=0;
integer i;
always@(posedge clk) dout[0]<=(!resetn)?0:din;
always@(posedge clk) begin
  if(!resetn) dout<=0;
  else
  begin
  for(i=1;i<DATA_WIDTH;i=i+1) dout[i]<=dout[i-1];
  end
end
endmodule
