
(rules PCB Input
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 1984)
    (layer_rule F.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.7)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.6)
    )
  )
  (rule
    (width 250.0)
    (clearance 200.2)
    (clearance 125.0 (type smd_to_turn_gap))
    (clearance 50.0 (type smd))
    (clearance 200.2 (type "kicad_default"))
  )
  (padstack "Via[0-1]_800:400_um"
    (shape
      (circle F.Cu 800.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 800.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_800:400_um" "Via[0-1]_800:400_um" default
  )
  (via 
    "Via[0-1]_800:400_um-kicad_default" "Via[0-1]_800:400_um" "kicad_default"
  )
  (via_rule
    default "Via[0-1]_800:400_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_800:400_um-kicad_default"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    GND VCC "Net-(D1-A)" "Net-(D1-K)" "Net-(D2-A)" "Net-(D2-K)" "Net-(D3-A)" "Net-(D3-K)"
    "Net-(D4-A)" "Net-(D4-K)" "Net-(D5-A)" "Net-(D5-K)" "Net-(D6-A)" "Net-(D6-K)" "Net-(D7-A)" "Net-(D7-K)"
    "Net-(D8-A)" "Net-(D8-K)" BUS7 BUS6 BUS5 BUS4 BUS3 BUS2
    BUS1 BUS0 SIG1 SIG0 "SIG_IN" "SIG_OUT" CLOCK RESET
    "Net-(J3-Pin_12)" "Net-(J3-Pin_11)" "Net-(J3-Pin_10)" "Net-(J3-Pin_9)" "Net-(J3-Pin_8)" "Net-(J3-Pin_7)" "~{SIG_OUT}" "Net-(J3-Pin_6)"
    "Net-(J3-Pin_5)" "unconnected-(U1-Pad6)" "unconnected-(U1-Pad12)" "~{SIG_IN}" "unconnected-(U1-Pad10)" "unconnected-(U1-Pad8)"
    (clearance_class "kicad_default")
    (via_rule "kicad_default")
    (rule
      (width 250.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)