# rv_core
This repo contains all SystemVerilog and ASIC Design stuff which is following my RISC-V Design Blog Series in LinkedIn.
