// (C) 2001-2020 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.



`timescale 1 ps / 1 ps

`define ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(INDEX) \
input   [PORT_UB48_GROUP_SDOUT0_EN_WIDTH-1:0] sdout0_en_``INDEX``_0,\
input   [PORT_UB48_GROUP_SDOUT0_WIDTH-1:0]    sdout0_``INDEX``_0,\
input   [PORT_UB48_GROUP_SDIN0_EN_WIDTH-1:0]  sdin0_en_``INDEX``_0,\
output  [PORT_UB48_GROUP_SDIN0_WIDTH-1:0]     sdin0_``INDEX``_0,\
\
input   [PORT_UB48_GROUP_DDOUT0_EN_WIDTH-1:0] ddout0_en_``INDEX``_0,\
input   [PORT_UB48_GROUP_DDOUT0_WIDTH-1:0]    ddout0_``INDEX``_0,\
input   [PORT_UB48_GROUP_DDIN0_EN_WIDTH-1:0]  ddin0_en_``INDEX``_0,\
output  [PORT_UB48_GROUP_DDIN0_WIDTH-1:0]     ddin0_``INDEX``_0,\
\
input   [PORT_UB48_GROUP_DDOUT1_EN_WIDTH-1:0] ddout1_en_``INDEX``_0,\
input   [PORT_UB48_GROUP_DDOUT1_WIDTH-1:0]    ddout1_``INDEX``_0,\
input   [PORT_UB48_GROUP_DDIN1_EN_WIDTH-1:0]  ddin1_en_``INDEX``_0,\
output  [PORT_UB48_GROUP_DDIN1_WIDTH-1:0]     ddin1_``INDEX``_0,\
\
input   [PORT_UB48_GROUP_SDOUT0_EN_WIDTH-1:0] sdout0_en_``INDEX``_1,\
input   [PORT_UB48_GROUP_SDOUT0_WIDTH-1:0]    sdout0_``INDEX``_1,\
input   [PORT_UB48_GROUP_SDIN0_EN_WIDTH-1:0]  sdin0_en_``INDEX``_1,\
output  [PORT_UB48_GROUP_SDIN0_WIDTH-1:0]     sdin0_``INDEX``_1,\
\
input   [PORT_UB48_GROUP_DDOUT0_EN_WIDTH-1:0] ddout0_en_``INDEX``_1,\
input   [PORT_UB48_GROUP_DDOUT0_WIDTH-1:0]    ddout0_``INDEX``_1,\
input   [PORT_UB48_GROUP_DDIN0_EN_WIDTH-1:0]  ddin0_en_``INDEX``_1,\
output  [PORT_UB48_GROUP_DDIN0_WIDTH-1:0]     ddin0_``INDEX``_1,\
\
input   [PORT_UB48_GROUP_DDOUT1_EN_WIDTH-1:0] ddout1_en_``INDEX``_1,\
input   [PORT_UB48_GROUP_DDOUT1_WIDTH-1:0]    ddout1_``INDEX``_1,\
input   [PORT_UB48_GROUP_DDIN1_EN_WIDTH-1:0]  ddin1_en_``INDEX``_1,\
output  [PORT_UB48_GROUP_DDIN1_WIDTH-1:0]     ddin1_``INDEX``_1,\
\
input   [PORT_UB48_RDEN_WIDTH-1:0]     rden_``INDEX,\
output   [PORT_UB48_RD_VLD_WIDTH-1:0]     rd_vld_``INDEX,\
\
output   [PORT_UB48_REMAP_STS_WIDTH-1:0]     remap_sts_``INDEX,

`define ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(INDEX) \
    output ck_t_``INDEX,\
    output ck_c_``INDEX,\
    output [1 - 1:0] cke_``INDEX,\
    output [PORT_MEM_C_WIDTH - 1:0] c_``INDEX,\
    output [PORT_MEM_R_WIDTH - 1:0] r_``INDEX,\
    inout  [PORT_MEM_DQ_WIDTH - 1:0]  dq_``INDEX,\
    inout  [PORT_MEM_DM_WIDTH - 1:0] dm_``INDEX,\
    inout  [PORT_MEM_DBI_WIDTH - 1:0] dbi_``INDEX,\
    inout  [PORT_MEM_PAR_WIDTH - 1:0] par_``INDEX,\
    output [PORT_MEM_WDQS_T_WIDTH - 1:0]    wdqs_t_``INDEX,\
    output [PORT_MEM_WDQS_C_WIDTH - 1:0]    wdqs_c_``INDEX,\
    input  [PORT_MEM_RDQS_T_WIDTH - 1:0]    rdqs_t_``INDEX,\
    input  [PORT_MEM_RDQS_C_WIDTH - 1:0]    rdqs_c_``INDEX,\
    inout  [8 - 1:0] rd_``INDEX,\
    output rr_``INDEX,\
    output rc_``INDEX,\
    inout  [PORT_MEM_DERR_WIDTH - 1:0] derr_``INDEX,\
    input  aerr_``INDEX,

`define ALTERA_ABSTRACT_UIB_TOP_UFI_AXI_EXTRA_PORTS(CH) \
   input   [PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH-1:0] axdout0_p0_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH-1:0] axdout0_p1_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH-1:0] axdout1_p0_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH-1:0] axdout1_p1_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH-1:0] ardout0_p0_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH-1:0] ardout0_p1_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH-1:0] ardout0_qos_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH-1:0] ardout0_ap_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH-1:0] ardout1_p0_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH-1:0] ardout1_p1_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH-1:0] ardout1_qos_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH-1:0] ardout1_ap_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH-1:0] ardout1_vld_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH-1:0] ardout2_p0_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH-1:0] ardout2_p1_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH-1:0] ardout2_ap_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH-1:0] ardout2_qos_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH-1:0] ardout3_p0_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH-1:0] ardout3_p1_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH-1:0] ardout3_qos_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH-1:0] ardout3_ap_``CH``,\
   input   [PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH-1:0] ardout3_vld_``CH``,


`define ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(INDEX) \
   wire  ub``INDEX``_ufi_sdout0_en_ua0;\
   wire  ub``INDEX``_ufi_sdout0_en_ua1;\
   wire  ub``INDEX``_ufi_sdout0_en_ua2;\
   wire  ub``INDEX``_ufi_sdout0_en_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p0_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p0_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p0_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p0_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p1_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p1_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p1_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdout0_p1_ua3;\
   wire  ub``INDEX``_ufi_sdin0_en_ua0;\
   wire  ub``INDEX``_ufi_sdin0_en_ua1;\
   wire  ub``INDEX``_ufi_sdin0_en_ua2;\
   wire  ub``INDEX``_ufi_sdin0_en_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p0_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p0_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p0_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p0_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p1_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p1_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p1_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdin0_p1_ua3;\
   wire  ub``INDEX``_ufi_ddout0_en_ua0;\
   wire  ub``INDEX``_ufi_ddout0_en_ua1;\
   wire  ub``INDEX``_ufi_ddout0_en_ua2;\
   wire  ub``INDEX``_ufi_ddout0_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout0_p1_ua3;\
   wire  ub``INDEX``_ufi_ddin0_en_ua0;\
   wire  ub``INDEX``_ufi_ddin0_en_ua1;\
   wire  ub``INDEX``_ufi_ddin0_en_ua2;\
   wire  ub``INDEX``_ufi_ddin0_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin0_p1_ua3;\
   wire  ub``INDEX``_ufi_ddout1_en_ua0;\
   wire  ub``INDEX``_ufi_ddout1_en_ua1;\
   wire  ub``INDEX``_ufi_ddout1_en_ua2;\
   wire  ub``INDEX``_ufi_ddout1_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout1_p1_ua3;\
   wire  ub``INDEX``_ufi_ddin1_en_ua0;\
   wire  ub``INDEX``_ufi_ddin1_en_ua1;\
   wire  ub``INDEX``_ufi_ddin1_en_ua2;\
   wire  ub``INDEX``_ufi_ddin1_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin1_p1_ua3;\
   wire  ub``INDEX``_ufi_sdout1_en_ua0;\
   wire  ub``INDEX``_ufi_sdout1_en_ua1;\
   wire  ub``INDEX``_ufi_sdout1_en_ua2;\
   wire  ub``INDEX``_ufi_sdout1_en_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p0_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p0_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p0_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p0_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p1_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p1_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p1_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdout1_p1_ua3;\
   wire  ub``INDEX``_ufi_sdin1_en_ua0;\
   wire  ub``INDEX``_ufi_sdin1_en_ua1;\
   wire  ub``INDEX``_ufi_sdin1_en_ua2;\
   wire  ub``INDEX``_ufi_sdin1_en_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p0_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p0_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p0_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p0_ua3;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p1_ua0;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p1_ua1;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p1_ua2;\
   wire [19:0]  ub``INDEX``_ufi_sdin1_p1_ua3;\
   wire  ub``INDEX``_ufi_ddout2_en_ua0;\
   wire  ub``INDEX``_ufi_ddout2_en_ua1;\
   wire  ub``INDEX``_ufi_ddout2_en_ua2;\
   wire  ub``INDEX``_ufi_ddout2_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout2_p1_ua3;\
   wire  ub``INDEX``_ufi_ddin2_en_ua0;\
   wire  ub``INDEX``_ufi_ddin2_en_ua1;\
   wire  ub``INDEX``_ufi_ddin2_en_ua2;\
   wire  ub``INDEX``_ufi_ddin2_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin2_p1_ua3;\
   wire  ub``INDEX``_ufi_ddout3_en_ua0;\
   wire  ub``INDEX``_ufi_ddout3_en_ua1;\
   wire  ub``INDEX``_ufi_ddout3_en_ua2;\
   wire  ub``INDEX``_ufi_ddout3_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddout3_p1_ua3;\
   wire  ub``INDEX``_ufi_ddin3_en_ua0;\
   wire  ub``INDEX``_ufi_ddin3_en_ua1;\
   wire  ub``INDEX``_ufi_ddin3_en_ua2;\
   wire  ub``INDEX``_ufi_ddin3_en_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p0_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p0_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p0_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p0_ua3;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p1_ua0;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p1_ua1;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p1_ua2;\
   wire [1:0]   ub``INDEX``_ufi_ddin3_p1_ua3;\
   wire  ub``INDEX``_ufi_rden_ua0;\
   wire  ub``INDEX``_ufi_rden_ua1;\
   wire  ub``INDEX``_ufi_rden_ua2;\
   wire  ub``INDEX``_ufi_rden_ua3;\
   wire  ub``INDEX``_ufi_rd_vld_ua0;\
   wire  ub``INDEX``_ufi_rd_vld_ua1;\
   wire  ub``INDEX``_ufi_rd_vld_ua2;\
   wire  ub``INDEX``_ufi_rd_vld_ua3;\
   wire [3:0]   ub``INDEX``_ufi_remap_sts;

`define ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_AXI_WIRES(INDEX) \
wire	[14:0]	ub``INDEX``_ufi_axi_axdout0_p0_ua0;\
wire	[9:0]	ub``INDEX``_ufi_axi_axdout0_p1_ua0;\
wire	[14:0]	ub``INDEX``_ufi_axi_axdout1_p0_ua0;\
wire	[9:0]	ub``INDEX``_ufi_axi_axdout1_p1_ua0;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout0_p0_ua0;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout0_p1_ua0;\
wire		ub``INDEX``_ufi_axi_ardout0_qos_ua0;\
wire		ub``INDEX``_ufi_axi_ardout0_ap_ua0;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout1_p0_ua0;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout1_p1_ua0;\
wire		ub``INDEX``_ufi_axi_ardout1_qos_ua0;\
wire		ub``INDEX``_ufi_axi_ardout1_ap_ua0;\
wire		ub``INDEX``_ufi_axi_ardout1_vld_ua0;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout2_p0_ua0;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout2_p1_ua0;\
wire		ub``INDEX``_ufi_axi_ardout2_qos_ua0;\
wire		ub``INDEX``_ufi_axi_ardout2_ap_ua0;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout3_p0_ua0;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout3_p1_ua0;\
wire		ub``INDEX``_ufi_axi_ardout3_qos_ua0;\
wire		ub``INDEX``_ufi_axi_ardout3_ap_ua0;\
wire		ub``INDEX``_ufi_axi_ardout3_vld_ua0;\
wire	[14:0]	ub``INDEX``_ufi_axi_axdout0_p0_ua1;\
wire	[9:0]	ub``INDEX``_ufi_axi_axdout0_p1_ua1;\
wire	[14:0]	ub``INDEX``_ufi_axi_axdout1_p0_ua1;\
wire	[9:0]	ub``INDEX``_ufi_axi_axdout1_p1_ua1;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout0_p0_ua1;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout0_p1_ua1;\
wire		ub``INDEX``_ufi_axi_ardout0_qos_ua1;\
wire		ub``INDEX``_ufi_axi_ardout0_ap_ua1;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout1_p0_ua1;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout1_p1_ua1;\
wire		ub``INDEX``_ufi_axi_ardout1_qos_ua1;\
wire		ub``INDEX``_ufi_axi_ardout1_ap_ua1;\
wire		ub``INDEX``_ufi_axi_ardout1_vld_ua1;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout2_p0_ua1;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout2_p1_ua1;\
wire		ub``INDEX``_ufi_axi_ardout2_qos_ua1;\
wire		ub``INDEX``_ufi_axi_ardout2_ap_ua1;\
wire	[24:0]	ub``INDEX``_ufi_axi_ardout3_p0_ua1;\
wire	[8:0]	ub``INDEX``_ufi_axi_ardout3_p1_ua1;\
wire		ub``INDEX``_ufi_axi_ardout3_qos_ua1;\
wire		ub``INDEX``_ufi_axi_ardout3_ap_ua1;\
wire		ub``INDEX``_ufi_axi_ardout3_vld_ua1;

`define ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(INDEX) \
wire              ub``INDEX``_ufi_sdout0_en_ua0_ufi;\
wire              ub``INDEX``_ufi_sdout0_en_ua1_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout0_p0_ua0_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout0_p0_ua1_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout0_p1_ua0_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout0_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_sdin0_en_ua0_ufi;\
wire              ub``INDEX``_ufi_sdin0_en_ua1_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin0_p0_ua0_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin0_p0_ua1_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin0_p1_ua0_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin0_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddout0_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddout0_en_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout0_p0_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout0_p0_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout0_p1_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout0_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddin0_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddin0_en_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin0_p0_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin0_p0_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin0_p1_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin0_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddout1_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddout1_en_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout1_p0_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout1_p0_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout1_p1_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout1_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddin1_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddin1_en_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin1_p0_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin1_p0_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin1_p1_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin1_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_sdout1_en_ua0_ufi;\
wire              ub``INDEX``_ufi_sdout1_en_ua1_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout1_p0_ua0_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout1_p0_ua1_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout1_p1_ua0_ufi;\
wire     [19:0]   ub``INDEX``_ufi_sdout1_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_sdin1_en_ua0_ufi;\
wire              ub``INDEX``_ufi_sdin1_en_ua1_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin1_p0_ua0_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin1_p0_ua1_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin1_p1_ua0_ufi;\
wire    [19:0]   ub``INDEX``_ufi_sdin1_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddout2_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddout2_en_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout2_p0_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout2_p0_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout2_p1_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout2_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddin2_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddin2_en_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin2_p0_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin2_p0_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin2_p1_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin2_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddout3_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddout3_en_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout3_p0_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout3_p0_ua1_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout3_p1_ua0_ufi;\
wire     [1:0]    ub``INDEX``_ufi_ddout3_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_ddin3_en_ua0_ufi;\
wire              ub``INDEX``_ufi_ddin3_en_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin3_p0_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin3_p0_ua1_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin3_p1_ua0_ufi;\
wire    [1:0]    ub``INDEX``_ufi_ddin3_p1_ua1_ufi;\
wire              ub``INDEX``_ufi_rden_ua0_ufi;\
wire              ub``INDEX``_ufi_rden_ua1_ufi;\
wire             ub``INDEX``_ufi_rd_vld_ua0_ufi;\
wire             ub``INDEX``_ufi_rd_vld_ua1_ufi;\
wire    [3:0]    ub``INDEX``_ufi_remap_sts_ufi;

`define ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(INDEX)\
wire		ub``INDEX``_ufi_sdout0_en_ua0_phy;\
wire		ub``INDEX``_ufi_sdout0_en_ua1_phy;\
wire		ub``INDEX``_ufi_sdout0_en_ua2_phy;\
wire		ub``INDEX``_ufi_sdout0_en_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p0_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p0_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p0_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p0_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p1_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p1_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p1_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout0_p1_ua3_phy;\
wire		ub``INDEX``_ufi_sdin0_en_ua0_phy;\
wire		ub``INDEX``_ufi_sdin0_en_ua1_phy;\
wire		ub``INDEX``_ufi_sdin0_en_ua2_phy;\
wire		ub``INDEX``_ufi_sdin0_en_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p0_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p0_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p0_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p0_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p1_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p1_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p1_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin0_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddout0_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddout0_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddout0_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddout0_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout0_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddin0_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddin0_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddin0_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddin0_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin0_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddout1_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddout1_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddout1_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddout1_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout1_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddin1_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddin1_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddin1_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddin1_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin1_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddout2_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddout2_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddout2_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddout2_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout2_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddin2_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddin2_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddin2_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddin2_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin2_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddout3_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddout3_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddout3_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddout3_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddout3_p1_ua3_phy;\
wire		ub``INDEX``_ufi_ddin3_en_ua0_phy;\
wire		ub``INDEX``_ufi_ddin3_en_ua1_phy;\
wire		ub``INDEX``_ufi_ddin3_en_ua2_phy;\
wire		ub``INDEX``_ufi_ddin3_en_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p0_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p0_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p0_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p0_ua3_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p1_ua0_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p1_ua1_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p1_ua2_phy;\
wire	[1:0]	ub``INDEX``_ufi_ddin3_p1_ua3_phy;\
wire		ub``INDEX``_ufi_sdout1_en_ua0_phy;\
wire		ub``INDEX``_ufi_sdout1_en_ua1_phy;\
wire		ub``INDEX``_ufi_sdout1_en_ua2_phy;\
wire		ub``INDEX``_ufi_sdout1_en_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p0_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p0_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p0_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p0_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p1_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p1_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p1_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdout1_p1_ua3_phy;\
wire		ub``INDEX``_ufi_sdin1_en_ua0_phy;\
wire		ub``INDEX``_ufi_sdin1_en_ua1_phy;\
wire		ub``INDEX``_ufi_sdin1_en_ua2_phy;\
wire		ub``INDEX``_ufi_sdin1_en_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p0_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p0_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p0_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p0_ua3_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p1_ua0_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p1_ua1_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p1_ua2_phy;\
wire	[19:0]	ub``INDEX``_ufi_sdin1_p1_ua3_phy;\
wire		ub``INDEX``_ufi_rden_ua0_phy;\
wire		ub``INDEX``_ufi_rden_ua1_phy;\
wire		ub``INDEX``_ufi_rden_ua2_phy;\
wire		ub``INDEX``_ufi_rden_ua3_phy;\
wire		ub``INDEX``_ufi_rd_vld_ua0_phy;\
wire		ub``INDEX``_ufi_rd_vld_ua1_phy;\
wire		ub``INDEX``_ufi_rd_vld_ua2_phy;\
wire		ub``INDEX``_ufi_rd_vld_ua3_phy;\
wire	[3:0]	ub``INDEX``_ufi_remap_sts_phy;

`define ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(NAME)\
   {ub35_ufi_``NAME``,\
    ub34_ufi_``NAME``,\
    ub33_ufi_``NAME``,\
    ub32_ufi_``NAME``,\
    ub31_ufi_``NAME``,\
    ub30_ufi_``NAME``,\
    ub29_ufi_``NAME``,\
    ub28_ufi_``NAME``,\
    ub27_ufi_``NAME``,\
    ub26_ufi_``NAME``,\
    ub25_ufi_``NAME``,\
    ub24_ufi_``NAME``,\
    ub23_ufi_``NAME``,\
    ub22_ufi_``NAME``,\
    ub21_ufi_``NAME``,\
    ub20_ufi_``NAME``,\
    ub19_ufi_``NAME``,\
    ub18_ufi_``NAME``,\
    ub17_ufi_``NAME``,\
    ub16_ufi_``NAME``,\
    ub15_ufi_``NAME``,\
    ub14_ufi_``NAME``,\
    ub13_ufi_``NAME``,\
    ub12_ufi_``NAME``,\
    ub11_ufi_``NAME``,\
    ub10_ufi_``NAME``,\
    ub9_ufi_``NAME``,\
    ub8_ufi_``NAME``,\
    ub7_ufi_``NAME``,\
    ub6_ufi_``NAME``,\
    ub5_ufi_``NAME``,\
    ub4_ufi_``NAME``,\
    ub3_ufi_``NAME``,\
    ub2_ufi_``NAME``,\
    ub1_ufi_``NAME``,\
    ub0_ufi_``NAME``}
`define ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(NAME, UA)\
   {ub35_ufi_``NAME``_p1_``UA``,\
    ub35_ufi_``NAME``_p0_``UA``,\
    ub34_ufi_``NAME``_p1_``UA``,\
    ub34_ufi_``NAME``_p0_``UA``,\
    ub33_ufi_``NAME``_p1_``UA``,\
    ub33_ufi_``NAME``_p0_``UA``,\
    ub32_ufi_``NAME``_p1_``UA``,\
    ub32_ufi_``NAME``_p0_``UA``,\
    ub31_ufi_``NAME``_p1_``UA``,\
    ub31_ufi_``NAME``_p0_``UA``,\
    ub30_ufi_``NAME``_p1_``UA``,\
    ub30_ufi_``NAME``_p0_``UA``,\
    ub29_ufi_``NAME``_p1_``UA``,\
    ub29_ufi_``NAME``_p0_``UA``,\
    ub28_ufi_``NAME``_p1_``UA``,\
    ub28_ufi_``NAME``_p0_``UA``,\
    ub27_ufi_``NAME``_p1_``UA``,\
    ub27_ufi_``NAME``_p0_``UA``,\
    ub26_ufi_``NAME``_p1_``UA``,\
    ub26_ufi_``NAME``_p0_``UA``,\
    ub25_ufi_``NAME``_p1_``UA``,\
    ub25_ufi_``NAME``_p0_``UA``,\
    ub24_ufi_``NAME``_p1_``UA``,\
    ub24_ufi_``NAME``_p0_``UA``,\
    ub23_ufi_``NAME``_p1_``UA``,\
    ub23_ufi_``NAME``_p0_``UA``,\
    ub22_ufi_``NAME``_p1_``UA``,\
    ub22_ufi_``NAME``_p0_``UA``,\
    ub21_ufi_``NAME``_p1_``UA``,\
    ub21_ufi_``NAME``_p0_``UA``,\
    ub20_ufi_``NAME``_p1_``UA``,\
    ub20_ufi_``NAME``_p0_``UA``,\
    ub19_ufi_``NAME``_p1_``UA``,\
    ub19_ufi_``NAME``_p0_``UA``,\
    ub18_ufi_``NAME``_p1_``UA``,\
    ub18_ufi_``NAME``_p0_``UA``,\
    ub17_ufi_``NAME``_p1_``UA``,\
    ub17_ufi_``NAME``_p0_``UA``,\
    ub16_ufi_``NAME``_p1_``UA``,\
    ub16_ufi_``NAME``_p0_``UA``,\
    ub15_ufi_``NAME``_p1_``UA``,\
    ub15_ufi_``NAME``_p0_``UA``,\
    ub14_ufi_``NAME``_p1_``UA``,\
    ub14_ufi_``NAME``_p0_``UA``,\
    ub13_ufi_``NAME``_p1_``UA``,\
    ub13_ufi_``NAME``_p0_``UA``,\
    ub12_ufi_``NAME``_p1_``UA``,\
    ub12_ufi_``NAME``_p0_``UA``,\
    ub11_ufi_``NAME``_p1_``UA``,\
    ub11_ufi_``NAME``_p0_``UA``,\
    ub10_ufi_``NAME``_p1_``UA``,\
    ub10_ufi_``NAME``_p0_``UA``,\
    ub9_ufi_``NAME``_p1_``UA``,\
    ub9_ufi_``NAME``_p0_``UA``,\
    ub8_ufi_``NAME``_p1_``UA``,\
    ub8_ufi_``NAME``_p0_``UA``,\
    ub7_ufi_``NAME``_p1_``UA``,\
    ub7_ufi_``NAME``_p0_``UA``,\
    ub6_ufi_``NAME``_p1_``UA``,\
    ub6_ufi_``NAME``_p0_``UA``,\
    ub5_ufi_``NAME``_p1_``UA``,\
    ub5_ufi_``NAME``_p0_``UA``,\
    ub4_ufi_``NAME``_p1_``UA``,\
    ub4_ufi_``NAME``_p0_``UA``,\
    ub3_ufi_``NAME``_p1_``UA``,\
    ub3_ufi_``NAME``_p0_``UA``,\
    ub2_ufi_``NAME``_p1_``UA``,\
    ub2_ufi_``NAME``_p0_``UA``,\
    ub1_ufi_``NAME``_p1_``UA``,\
    ub1_ufi_``NAME``_p0_``UA``,\
    ub0_ufi_``NAME``_p1_``UA``,\
    ub0_ufi_``NAME``_p0_``UA``}

module hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_top #(
    parameter MEGAFUNC_DEVICE_FAMILY = "",

    parameter PORT_UB48_GROUP_SDOUT0_WIDTH    = 1,
    parameter PORT_UB48_GROUP_SDOUT0_EN_WIDTH = 1,
    parameter PORT_UB48_GROUP_SDIN0_WIDTH     = 1,
    parameter PORT_UB48_GROUP_SDIN0_EN_WIDTH  = 1,
    parameter PORT_UB48_GROUP_DDOUT0_WIDTH    = 1,
    parameter PORT_UB48_GROUP_DDOUT0_EN_WIDTH = 1,
    parameter PORT_UB48_GROUP_DDIN0_WIDTH     = 1,
    parameter PORT_UB48_GROUP_DDIN0_EN_WIDTH  = 1,
    parameter PORT_UB48_GROUP_DDOUT1_WIDTH    = 1,
    parameter PORT_UB48_GROUP_DDOUT1_EN_WIDTH = 1,
    parameter PORT_UB48_GROUP_DDIN1_WIDTH     = 1,
    parameter PORT_UB48_GROUP_DDIN1_EN_WIDTH  = 1,

    parameter PORT_UB48_RDEN_WIDTH = 1,
    parameter PORT_UB48_RD_VLD_WIDTH = 1,
    parameter PORT_UB48_REMAP_STS_WIDTH = 1,

    parameter PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH = 1,
    parameter PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH = 1,

    parameter PORT_MEM_R_WIDTH = 1,
    parameter PORT_MEM_C_WIDTH = 1,
    parameter PORT_MEM_DQ_WIDTH = 1,
    parameter PORT_MEM_DM_WIDTH = 1,
    parameter PORT_MEM_DBI_WIDTH = 1,
    parameter PORT_MEM_PAR_WIDTH = 1,
    parameter PORT_MEM_DERR_WIDTH = 1,
    parameter PORT_MEM_RDQS_T_WIDTH = 1,
    parameter PORT_MEM_RDQS_C_WIDTH = 1,
    parameter PORT_MEM_WDQS_T_WIDTH = 1,
    parameter PORT_MEM_WDQS_C_WIDTH = 1,
    parameter PORT_MEM_RD_WIDTH = 1,
    parameter PORT_MEM_TEMP_WIDTH = 1,

    parameter PORT_CAL_LAT_P_WIDTH = 1,
    parameter PORT_MID_STACK_UFI_TEMP_WIDTH = 3,
    parameter PORT_MID_STACK_UFI_WSO_WIDTH = 8,
    parameter PORT_M2U_BRIDGE_TEMP_WIDTH = 3,
    parameter PORT_M2U_BRIDGE_WSO_WIDTH = 8,

    parameter PORT_F2C_SLAVE_ADDRESS_WIDTH = 1,
    parameter PORT_F2C_SLAVE_WDATA_WIDTH = 1,
    parameter PORT_F2C_SLAVE_BYTEENABLE_WIDTH = 1,
    parameter PORT_F2C_SLAVE_RDATA_WIDTH = 1,

   // HBMC parameters
   parameter HBMC_BB_INST0_CFG_DEC_ADDR0                    = 40,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE0                  = "ep0_reserved",
   parameter HBMC_BB_INST0_CFG_DEC_ADDR1                    = 41,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE1                  = "ep1_reserved",
   parameter HBMC_BB_INST0_CFG_DEC_ADDR2                    = 0,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE2                  = "ep2_reserved",
   parameter HBMC_BB_INST0_CFG_DEC_ADDR3                    = 0,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE3                  = "ep3_reserved",
   parameter HBMC_BB_INST0_CFG_DEC_ADDR4                    = 0,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE4                  = "ep4_reserved",
   parameter HBMC_BB_INST0_CFG_DEC_ADDR5                    = 0,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE5                  = "ep5_reserved",
   parameter HBMC_BB_INST0_CFG_DEC_ADDR_INT                 = 0,
   parameter HBMC_BB_INST0_A_CFG_DEC_TYPE_INT               = "int_unassigned",
   parameter HBMC_BB_INST0_CFG_DBASE_ADDR                   = 0,
   parameter HBMC_BB_INST0_CFG_DLIMIT_ADDR                  = 0,
   parameter HBMC_BB_INST0_A_CFG_DDEC_EN                    = "cfg_dis",
   parameter HBMC_BB_INST0_CFG_DEC_RD_DLY                   = 12,
   parameter HBMC_BB_INST0_CFG_DEC_SYNC_DLY                 = 0,
   parameter HBMC_BB_INST0_A_CFG_HBMC_TIMEMOD               = "disable",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR0                    = 42,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE0                  = "ep0_reserved",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR1                    = 43,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE1                  = "ep1_reserved",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR2                    = 0,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE2                  = "ep2_reserved",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR3                    = 0,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE3                  = "ep3_reserved",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR4                    = 0,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE4                  = "ep4_reserved",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR5                    = 0,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE5                  = "ep5_reserved",
   parameter HBMC_BB_INST1_CFG_DEC_ADDR_INT                 = 0,
   parameter HBMC_BB_INST1_A_CFG_DEC_TYPE_INT               = "int_unassigned",
   parameter HBMC_BB_INST1_CFG_DBASE_ADDR                   = 0,
   parameter HBMC_BB_INST1_CFG_DLIMIT_ADDR                  = 0,
   parameter HBMC_BB_INST1_A_CFG_DDEC_EN                    = "cfg_dis",
   parameter HBMC_BB_INST1_CFG_DEC_RD_DLY                   = 0,
   parameter HBMC_BB_INST1_CFG_DEC_SYNC_DLY                 = 0,
   parameter HBMC_BB_INST1_A_CFG_HBMC_TIMEMOD               = "disable",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR0                    = 44,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE0                  = "ep0_reserved",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR1                    = 45,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE1                  = "ep1_reserved",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR2                    = 0,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE2                  = "ep2_reserved",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR3                    = 0,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE3                  = "ep3_reserved",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR4                    = 0,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE4                  = "ep4_reserved",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR5                    = 0,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE5                  = "ep5_reserved",
   parameter HBMC_BB_INST2_CFG_DEC_ADDR_INT                 = 0,
   parameter HBMC_BB_INST2_A_CFG_DEC_TYPE_INT               = "int_unassigned",
   parameter HBMC_BB_INST2_CFG_DBASE_ADDR                   = 0,
   parameter HBMC_BB_INST2_CFG_DLIMIT_ADDR                  = 0,
   parameter HBMC_BB_INST2_A_CFG_DDEC_EN                    = "cfg_dis",
   parameter HBMC_BB_INST2_CFG_DEC_RD_DLY                   = 8,
   parameter HBMC_BB_INST2_CFG_DEC_SYNC_DLY                 = 0,
   parameter HBMC_BB_INST2_A_CFG_HBMC_TIMEMOD               = "disable",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR0                    = 46,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE0                  = "ep0_reserved",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR1                    = 47,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE1                  = "ep1_reserved",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR2                    = 0,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE2                  = "ep2_reserved",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR3                    = 0,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE3                  = "ep3_reserved",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR4                    = 0,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE4                  = "ep4_reserved",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR5                    = 0,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE5                  = "ep5_reserved",
   parameter HBMC_BB_INST3_CFG_DEC_ADDR_INT                 = 0,
   parameter HBMC_BB_INST3_A_CFG_DEC_TYPE_INT               = "int_unassigned",
   parameter HBMC_BB_INST3_CFG_DBASE_ADDR                   = 0,
   parameter HBMC_BB_INST3_CFG_DLIMIT_ADDR                  = 0,
   parameter HBMC_BB_INST3_A_CFG_DDEC_EN                    = "cfg_dis",
   parameter HBMC_BB_INST3_CFG_DEC_RD_DLY                   = 4,
   parameter HBMC_BB_INST3_CFG_DEC_SYNC_DLY                 = 0,
   parameter HBMC_BB_INST3_A_CFG_HBMC_TIMEMOD               = "disable",
   parameter HBMC_CH0_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_SCR_SEEDSEL = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH1_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH2_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH3_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH4_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH5_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH6_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH7_CFG_HBMC_PC0_SCR_EN = "", 
   parameter HBMC_CH0_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_FAW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_FIW_SHORT = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA_DLY = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATR = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITR = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_PTA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_WTI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_WTA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATA_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATI_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITI_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTRWTW_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_WTR_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATA_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ATI_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITA_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITI_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTRWTW_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_WTR_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTR_DSID = 0, 
   parameter HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_CK_DIS = 0, 
   parameter HBMC_CH0_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH1_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH2_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH3_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH4_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH5_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH6_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH7_CFG_HBMC_CK_DIS_TO_POWER_DOWN = 0, 
   parameter HBMC_CH0_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH1_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH2_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH3_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH4_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH5_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH6_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH7_CFG_HBMC_MIN_POWER_DOWN = 0, 
   parameter HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_VALID = 0, 
   parameter HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_CK_DIS = 0, 
   parameter HBMC_CH0_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_HBMC_CK_DIS_TO_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_VALID = 0, 
   parameter HBMC_CH0_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_HBMC_MIN_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH1_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH2_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH3_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH4_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH5_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH6_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH7_CFG_HBMC_RFSH_AB_TO_VALID = 0, 
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB = 0, 
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_TO_VALID = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP000_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP001_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP011_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP010_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP110_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP111_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP101_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH1_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH2_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH3_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH4_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH5_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH6_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH7_CFG_HBMC_TEMP100_RFSH_PERIOD = 0, 
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_BURST_GAP = 0, 
   parameter HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET = 0, 
   parameter HBMC_CH0_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH1_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH2_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH3_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH4_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH5_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH6_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH7_CFG_HBMC_PCH_PB_TO_VALID = 0, 
   parameter HBMC_CH0_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH1_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH2_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH3_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH4_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH5_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH6_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH7_CFG_HBMC_PCH_AB_TO_VALID = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_SCR_SEEDSEL = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH1_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH2_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH3_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH4_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH5_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH6_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH7_CFG_HBMC_PC1_SCR_EN = "", 
   parameter HBMC_CH0_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_FAW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_FIW_SHORT = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA_DLY = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATR = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITR = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_PTA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_WTI = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_WTA = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATA_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATI_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITI_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTRWTW_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_WTR_DBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTW = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATA_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ATI_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITA_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITI_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTRWTW_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_WTR_SBG = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTR_DSID = 0, 
   parameter HBMC_CH0_CFG_FLIP_MODE = "", 
   parameter HBMC_CH1_CFG_FLIP_MODE = "", 
   parameter HBMC_CH2_CFG_FLIP_MODE = "", 
   parameter HBMC_CH3_CFG_FLIP_MODE = "", 
   parameter HBMC_CH4_CFG_FLIP_MODE = "", 
   parameter HBMC_CH5_CFG_FLIP_MODE = "", 
   parameter HBMC_CH6_CFG_FLIP_MODE = "", 
   parameter HBMC_CH7_CFG_FLIP_MODE = "", 
   parameter HBMC_CH0_CFG_DENSITY = 0, 
   parameter HBMC_CH1_CFG_DENSITY = 0, 
   parameter HBMC_CH2_CFG_DENSITY = 0, 
   parameter HBMC_CH3_CFG_DENSITY = 0, 
   parameter HBMC_CH4_CFG_DENSITY = 0, 
   parameter HBMC_CH5_CFG_DENSITY = 0, 
   parameter HBMC_CH6_CFG_DENSITY = 0, 
   parameter HBMC_CH7_CFG_DENSITY = 0, 
   parameter HBMC_CH0_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH1_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH2_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH3_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH4_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH5_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH6_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH7_CFG_AWFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH0_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH1_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH2_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH3_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH4_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH5_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH6_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH7_CFG_ARFIFO_RSVD_ENTRY = 0, 
   parameter HBMC_CH0_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH1_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH2_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH3_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH4_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH5_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH6_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH7_CFG_PSEUDO_BL8_EN = "", 
   parameter HBMC_CH0_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH1_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH2_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH3_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH4_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH5_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH6_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH7_CFG_CHANNEL_EN = "", 
   parameter HBMC_CH0_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH1_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH2_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH3_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH4_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH5_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH6_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH7_CFG_USER_DATA_WIDTH = "", 
   parameter HBMC_CH0_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH1_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH2_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH3_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH4_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH5_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH6_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH7_CFG_CB_BREADY_BYPASS_EN = "", 
   parameter HBMC_CH0_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH1_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH2_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH3_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH4_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH5_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH6_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH7_CFG_CB_RREADY_BYPASS_EN = "", 
   parameter HBMC_CH0_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH1_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH2_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH3_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH4_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH5_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH6_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH7_CFG_CB_RVALID_GATE_EN = "", 
   parameter HBMC_CH0_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH1_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH2_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH3_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH4_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH5_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH6_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH7_CFG_CB_BVALID_GATE_EN = "", 
   parameter HBMC_CH0_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH1_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH2_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH3_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH4_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH5_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH6_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH7_CFG_CB_WREADY_GATE_EN = "", 
   parameter HBMC_CH0_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH1_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH2_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH3_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH4_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH5_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH6_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH7_CFG_ADDRCHNLMUXEN = "", 
   parameter HBMC_CH0_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH1_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH2_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH3_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH4_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH5_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH6_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH7_CFG_AXI_CMD_DEMUX_EN = "", 
   parameter HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CNT = "", 
   parameter HBMC_CH0_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH1_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH2_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH3_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH4_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH5_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH6_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH7_CFG_RCQ_AGE_LIMIT = 0, 
   parameter HBMC_CH0_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH1_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH2_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH3_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH4_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH5_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH6_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH7_CFG_RDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH0_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH1_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH2_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH3_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH4_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH5_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH6_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH7_CFG_RD_STRB_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH0_CFG_TR_ORDER = "", 
   parameter HBMC_CH1_CFG_TR_ORDER = "", 
   parameter HBMC_CH2_CFG_TR_ORDER = "", 
   parameter HBMC_CH3_CFG_TR_ORDER = "", 
   parameter HBMC_CH4_CFG_TR_ORDER = "", 
   parameter HBMC_CH5_CFG_TR_ORDER = "", 
   parameter HBMC_CH6_CFG_TR_ORDER = "", 
   parameter HBMC_CH7_CFG_TR_ORDER = "", 
   parameter HBMC_CH0_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH1_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH2_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH3_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH4_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH5_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH6_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH7_CFG_PC0_RDEN_ON = 0, 
   parameter HBMC_CH0_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH1_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH2_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH3_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH4_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH5_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH6_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH7_CFG_PC1_RDEN_ON = 0, 
   parameter HBMC_CH0_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH1_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH2_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH3_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH4_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH5_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH6_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH7_CFG_PC0_RDIE_ON = 0, 
   parameter HBMC_CH0_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH1_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH2_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH3_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH4_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH5_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH6_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH7_CFG_PC1_RDIE_ON = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2RD = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2RD = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2RDEN = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2RDEN = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2RDPAR = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2RDPAR = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2RDIE = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2RDIE = 0, 
   parameter HBMC_CH0_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH1_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH2_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH3_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH4_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH5_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH6_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH7_CFG_PC0_DATAOE_ON = 0, 
   parameter HBMC_CH0_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH1_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH2_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH3_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH4_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH5_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH6_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH7_CFG_PC1_DATAOE_ON = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2DATA = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2DATA = 0, 
   parameter HBMC_CH0_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH1_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH2_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH3_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH4_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH5_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH6_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH7_CFG_WDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH0_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH1_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH2_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH3_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH4_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH5_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH6_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH7_CFG_AWDB_RSVD_ENTRY = 0, 
   parameter HBMC_CH0_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH1_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH2_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH3_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH4_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH5_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH6_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH7_CFG_WCQ_BURST_THRESHOLD = 0, 
   parameter HBMC_CH0_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH1_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH2_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH3_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH4_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH5_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH6_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH7_CFG_WCQ_LWM = 0, 
   parameter HBMC_CH0_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH1_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH2_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH3_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH4_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH5_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH6_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH7_CFG_WCQ_TIMEOUT_THRESHOLD = 0, 
   parameter HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CFG = "", 
   parameter HBMC_CH0_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH1_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH2_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH3_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH4_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH5_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH6_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH7_CFG_PC0_WDQS_ON = 0, 
   parameter HBMC_CH0_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH1_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH2_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH3_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH4_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH5_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH6_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH7_CFG_PC1_WDQS_ON = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2WDQS = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2WDQS = 0, 
   parameter HBMC_CH0_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH1_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH2_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH3_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH4_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH5_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH6_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH7_CFG_PC0_CMD2DATAOE = 0, 
   parameter HBMC_CH0_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH1_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH2_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH3_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH4_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH5_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH6_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH7_CFG_PC1_CMD2DATAOE = 0, 
   parameter HBMC_CH0_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH1_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH2_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH3_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH4_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH5_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH6_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH7_CFG_WCQ_HWM = 0, 
   parameter HBMC_CH0_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH1_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH2_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH3_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH4_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH5_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH6_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH7_CFG_CB_MAJOR_MODE_EN = "", 
   parameter HBMC_CH0_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH1_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH2_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH3_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH4_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH5_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH6_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH7_CFG_CB_STRICT_MAJOR_MODE_EN = "", 
   parameter HBMC_CH0_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH1_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH2_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH3_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH4_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH5_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH6_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH7_CFG_RFSH_ALL_EN = "", 
   parameter HBMC_CH0_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH1_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH2_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH3_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH4_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH5_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH6_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH7_CFG_RFSH_PB_EN = "", 
   parameter HBMC_CH0_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH1_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH2_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH3_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH4_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH5_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH6_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH7_CFG_USER_RFSH_PB_EN = "", 
   parameter HBMC_CH0_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH1_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH2_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH3_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH4_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH5_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH6_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH7_CFG_RFSH_AB_TO_PB_EN = "", 
   parameter HBMC_CH0_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH1_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH2_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH3_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH4_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH5_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH6_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH7_CFG_CB_TEMP_RFSH_FILTER_EN = "", 
   parameter HBMC_CH0_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH1_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH2_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH3_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH4_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH5_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH6_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH7_CFG_RFSH_POST_UPPER_LIMIT = 0, 
   parameter HBMC_CH0_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH1_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH2_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH3_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH4_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH5_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH6_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH7_CFG_RFSH_POST_LOWER_LIMIT = 0, 
   parameter HBMC_CH0_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH1_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH2_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH3_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH4_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH5_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH6_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH7_CFG_RFSH_PRE_UPPER_LIMIT = 0, 
   parameter HBMC_CH0_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH1_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH2_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH3_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH4_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH5_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH6_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH7_CFG_RFSH_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH0_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH1_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH2_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH3_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH4_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH5_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH6_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH7_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH = 0, 
   parameter HBMC_CH0_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH1_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH2_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH3_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH4_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH5_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH6_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH7_CFG_THROTTLE_EN = "", 
   parameter HBMC_CH0_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH1_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH2_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH3_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH4_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH5_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH6_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH7_CFG_TEMP_FILTER_EN = "", 
   parameter HBMC_CH0_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH1_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH2_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH3_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH4_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH5_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH6_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH7_CFG_CATTRIP_FILTER_EN = "", 
   parameter HBMC_CH0_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH1_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH2_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH3_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH4_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH5_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH6_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH7_CFG_CB_BYPASS_CATTRIP = "", 
   parameter HBMC_CH0_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH1_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH2_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH3_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH4_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH5_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH6_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH7_CFG_CB_TEMP_SELECT = "", 
   parameter HBMC_CH0_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH1_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH2_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH3_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH4_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH5_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH6_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH7_CFG_F2C_TEMP_UPDATE = "", 
   parameter HBMC_CH0_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH1_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH2_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH3_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH4_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH5_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH6_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH7_CFG_F2C_TEMP = 0, 
   parameter HBMC_CH0_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP000_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP001_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP010_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP011_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP100_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP101_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP110_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP111_ON_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP000_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP001_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP010_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP011_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP100_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP101_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP110_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH1_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH2_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH3_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH4_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH5_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH6_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH7_CFG_TEMP111_OFF_TIME = 0, 
   parameter HBMC_CH0_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH1_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH2_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH3_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH4_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH5_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH6_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH7_CFG_ADDR_ORDER = "", 
   parameter HBMC_CH0_CFG_ADDR_SCR = "", 
   parameter HBMC_CH1_CFG_ADDR_SCR = "", 
   parameter HBMC_CH2_CFG_ADDR_SCR = "", 
   parameter HBMC_CH3_CFG_ADDR_SCR = "", 
   parameter HBMC_CH4_CFG_ADDR_SCR = "", 
   parameter HBMC_CH5_CFG_ADDR_SCR = "", 
   parameter HBMC_CH6_CFG_ADDR_SCR = "", 
   parameter HBMC_CH7_CFG_ADDR_SCR = "", 
   parameter HBMC_CH0_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH1_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH2_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH3_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH4_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH5_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH6_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH7_CFG_ADDR_SPRD = "", 
   parameter HBMC_CH0_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH1_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH2_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH3_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH4_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH5_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH6_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH7_CFG_USER_RD_AP_POL = "", 
   parameter HBMC_CH0_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH1_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH2_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH3_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH4_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH5_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH6_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH7_CFG_USER_WR_AP_POL = "", 
   parameter HBMC_CH0_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH1_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH2_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH3_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH4_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH5_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH6_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH7_CFG_CB_RD_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH0_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH1_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH2_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH3_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH4_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH5_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH6_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH7_CFG_CB_WR_COL_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH0_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH1_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH2_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH3_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH4_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH5_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH6_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH7_CFG_CB_RD_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH0_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH1_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH2_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH3_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH4_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH5_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH6_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH7_CFG_CB_WR_ROW_ARB_PRIORITY_EN = "", 
   parameter HBMC_CH0_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH1_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH2_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH3_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH4_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH5_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH6_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH7_CFG_RID_DEPENDENCY_EN = "", 
   parameter HBMC_CH0_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH1_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH2_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH3_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH4_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH5_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH6_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH7_CFG_CB_DEPENDENCY_MODE = "", 
   parameter HBMC_CH0_CFG_RMW_EN = "", 
   parameter HBMC_CH1_CFG_RMW_EN = "", 
   parameter HBMC_CH2_CFG_RMW_EN = "", 
   parameter HBMC_CH3_CFG_RMW_EN = "", 
   parameter HBMC_CH4_CFG_RMW_EN = "", 
   parameter HBMC_CH5_CFG_RMW_EN = "", 
   parameter HBMC_CH6_CFG_RMW_EN = "", 
   parameter HBMC_CH7_CFG_RMW_EN = "", 
   parameter HBMC_CH0_CFG_MECC_EN = "", 
   parameter HBMC_CH1_CFG_MECC_EN = "", 
   parameter HBMC_CH2_CFG_MECC_EN = "", 
   parameter HBMC_CH3_CFG_MECC_EN = "", 
   parameter HBMC_CH4_CFG_MECC_EN = "", 
   parameter HBMC_CH5_CFG_MECC_EN = "", 
   parameter HBMC_CH6_CFG_MECC_EN = "", 
   parameter HBMC_CH7_CFG_MECC_EN = "", 
   parameter HBMC_CH0_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH1_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH2_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH3_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH4_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH5_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH6_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH7_CFG_CA_PAR_EN = "", 
   parameter HBMC_CH0_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH1_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH2_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH3_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH4_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH5_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH6_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH7_CFG_WR_PAR_EN = "", 
   parameter HBMC_CH0_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH1_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH2_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH3_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH4_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH5_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH6_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH7_CFG_RD_PAR_EN = "", 
   parameter HBMC_CH0_CFG_WR_DM_EN = "", 
   parameter HBMC_CH1_CFG_WR_DM_EN = "", 
   parameter HBMC_CH2_CFG_WR_DM_EN = "", 
   parameter HBMC_CH3_CFG_WR_DM_EN = "", 
   parameter HBMC_CH4_CFG_WR_DM_EN = "", 
   parameter HBMC_CH5_CFG_WR_DM_EN = "", 
   parameter HBMC_CH6_CFG_WR_DM_EN = "", 
   parameter HBMC_CH7_CFG_WR_DM_EN = "", 
   parameter HBMC_CH0_CFG_RD_DM_EN = "", 
   parameter HBMC_CH1_CFG_RD_DM_EN = "", 
   parameter HBMC_CH2_CFG_RD_DM_EN = "", 
   parameter HBMC_CH3_CFG_RD_DM_EN = "", 
   parameter HBMC_CH4_CFG_RD_DM_EN = "", 
   parameter HBMC_CH5_CFG_RD_DM_EN = "", 
   parameter HBMC_CH6_CFG_RD_DM_EN = "", 
   parameter HBMC_CH7_CFG_RD_DM_EN = "", 
   parameter HBMC_CH0_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH1_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH2_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH3_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH4_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH5_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH6_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH7_CFG_POWER_DOWN_IDLE_THRESHOLD = 0, 
   parameter HBMC_CH0_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH1_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH2_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH3_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH4_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH5_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH6_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH7_CFG_POWER_DOWN_EN = "", 
   parameter HBMC_CH0_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH1_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH2_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH3_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH4_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH5_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH6_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH7_CFG_POWER_DOWN_CK_DIS_EN = "", 
   parameter HBMC_CH0_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH1_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH2_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH3_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH4_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH5_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH6_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH7_CFG_AUTO_RD_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH0_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH1_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH2_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH3_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH4_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH5_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH6_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH7_CFG_AUTO_WR_POWER_DOWN_EXIT_EN = "", 
   parameter HBMC_CH0_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH1_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH2_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH3_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH4_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH5_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH6_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH7_CFG_AUTO_RD_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH0_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH1_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH2_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH3_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH4_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH5_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH6_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH7_CFG_AUTO_WR_SELF_RFSH_EXIT_EN = "", 
   parameter HBMC_CH0_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH1_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH2_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH3_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH4_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH5_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH6_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH7_CFG_SELF_RFSH_CK_DIS_EN = "", 
   parameter HBMC_CH0_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH1_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH2_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH3_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH4_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH5_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH6_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH7_CFG_SELF_RFSH_EN = "", 
   parameter HBMC_CH0_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH1_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH2_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH3_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH4_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH5_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH6_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH7_H0_FR_CLK_STCFG_EN = "", 
   parameter HBMC_CH0_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH1_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH2_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH3_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH4_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH5_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH6_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH7_CFG_SB_PRE_STALL_CYCLE = 0, 
   parameter HBMC_CH0_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH1_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH2_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH3_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH4_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH5_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH6_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH7_CFG_SB_POST_STALL_CYCLE = 0, 
   parameter HBMC_CH0_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH1_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH2_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH3_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH4_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH5_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH6_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH7_CFG_SB_PRE_UPDATE_CYCLE = 0, 
   parameter HBMC_CH0_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH1_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH2_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH3_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH4_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH5_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH6_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH7_CFG_HBMC_TX_BYPASS = "", 
   parameter HBMC_CH0_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH1_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH2_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH3_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH4_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH5_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH6_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH7_CFG_HBMC_RX_BYPASS = "", 
   parameter HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY1 = 0, 
   parameter HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY2 = 0, 
   parameter HBMC_CH0_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH1_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH2_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH3_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH4_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH5_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH6_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH7_CFG_P2HPEMUEN = 0, 
   parameter HBMC_CH0_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH1_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH2_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH3_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH4_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH5_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH6_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH7_CFG_HBMCC2HPTRDLY = 0, 
   parameter HBMC_CH0_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH1_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH2_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH3_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH4_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH5_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH6_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH7_CFG_HBMCPTRENSYNCSEL = "", 
   parameter HBMC_CH0_CFG_UB48MODE = "", 
   parameter HBMC_CH1_CFG_UB48MODE = "", 
   parameter HBMC_CH2_CFG_UB48MODE = "", 
   parameter HBMC_CH3_CFG_UB48MODE = "", 
   parameter HBMC_CH4_CFG_UB48MODE = "", 
   parameter HBMC_CH5_CFG_UB48MODE = "", 
   parameter HBMC_CH6_CFG_UB48MODE = "", 
   parameter HBMC_CH7_CFG_UB48MODE = "", 
   parameter HBMC_CH0_CFG_RMPTREN = "", 
   parameter HBMC_CH1_CFG_RMPTREN = "", 
   parameter HBMC_CH2_CFG_RMPTREN = "", 
   parameter HBMC_CH3_CFG_RMPTREN = "", 
   parameter HBMC_CH4_CFG_RMPTREN = "", 
   parameter HBMC_CH5_CFG_RMPTREN = "", 
   parameter HBMC_CH6_CFG_RMPTREN = "", 
   parameter HBMC_CH7_CFG_RMPTREN = "", 
   parameter HBMC_CH0_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH1_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH2_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH3_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH4_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH5_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH6_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH7_CFG_HBMCH2CPTRSTART = 0, 
   parameter HBMC_CH0_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH1_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH2_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH3_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH4_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH5_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH6_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH7_CFG_RMPTRENDLY00 = 0, 
   parameter HBMC_CH0_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH1_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH2_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH3_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH4_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH5_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH6_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH7_CFG_RMPTRENDLY01 = 0, 
   parameter HBMC_CH0_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH1_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH2_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH3_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH4_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH5_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH6_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH7_CFG_RMPTRENDLY02 = 0, 
   parameter HBMC_CH0_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH1_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH2_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH3_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH4_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH5_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH6_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH7_CFG_RMPTRENDLY03 = 0, 
   parameter HBMC_CH0_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH1_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH2_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH3_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH4_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH5_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH6_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH7_CFG_RMPTRENDLY04 = 0, 
   parameter HBMC_CH0_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH1_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH2_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH3_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH4_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH5_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH6_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH7_CFG_DWORD_LPBKEN = "", 
   parameter HBMC_CH0_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH1_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH2_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH3_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH4_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH5_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH6_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH7_CFG_AWORD_LPBEN = "", 
   parameter HBMC_CH0_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH1_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH2_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH3_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH4_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH5_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH6_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH7_CFG_DWORD_LPBKSEL = "", 
   parameter HBMC_CH0_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH1_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH2_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH3_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH4_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH5_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH6_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH7_CFG_AWORD_LPBKSEL = 0, 
   parameter HBMC_CH0_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH1_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH2_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH3_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH4_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH5_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH6_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH7_CFG_OBSGRPSEL = 0, 
   parameter HBMC_CH0_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH1_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH2_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH3_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH4_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH5_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH6_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH7_CFG_OBSSIGSEL = 0, 
   parameter HBMC_CH0_CFG_MEM_MCE = "", 
   parameter HBMC_CH1_CFG_MEM_MCE = "", 
   parameter HBMC_CH2_CFG_MEM_MCE = "", 
   parameter HBMC_CH3_CFG_MEM_MCE = "", 
   parameter HBMC_CH4_CFG_MEM_MCE = "", 
   parameter HBMC_CH5_CFG_MEM_MCE = "", 
   parameter HBMC_CH6_CFG_MEM_MCE = "", 
   parameter HBMC_CH7_CFG_MEM_MCE = "", 
   parameter HBMC_CH0_CFG_MEM_WA = 0, 
   parameter HBMC_CH1_CFG_MEM_WA = 0, 
   parameter HBMC_CH2_CFG_MEM_WA = 0, 
   parameter HBMC_CH3_CFG_MEM_WA = 0, 
   parameter HBMC_CH4_CFG_MEM_WA = 0, 
   parameter HBMC_CH5_CFG_MEM_WA = 0, 
   parameter HBMC_CH6_CFG_MEM_WA = 0, 
   parameter HBMC_CH7_CFG_MEM_WA = 0, 
   parameter HBMC_CH0_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH1_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH2_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH3_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH4_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH5_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH6_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH7_CFG_MEM_RMCE = 0, 
   parameter HBMC_CH0_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH1_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH2_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH3_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH4_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH5_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH6_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH7_CFG_MEM_WMCE = 0, 
   parameter HBMC_CH0_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH1_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH2_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH3_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH4_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH5_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH6_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH7_CFG_MEM_WPULSE = 0, 
   parameter HBMC_CH0_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH1_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH2_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH3_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH4_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH5_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH6_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH7_CFG_SRAM_ECC_ENABLE = "", 
   parameter HBMC_CH0_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH1_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH2_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH3_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH4_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH5_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH6_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH7_CFG_PC0_SRAM_INJD = "", 
   parameter HBMC_CH0_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH1_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH2_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH3_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH4_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH5_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH6_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH7_CFG_PC0_SRAM_INJS = "", 
   parameter HBMC_CH0_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH1_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH2_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH3_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH4_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH5_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH6_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH7_CFG_PC1_SRAM_INJD = "", 
   parameter HBMC_CH0_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH1_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH2_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH3_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH4_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH5_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH6_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH7_CFG_PC1_SRAM_INJS = "", 
   parameter HBMC_CH0_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH1_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH2_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH3_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH4_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH5_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH6_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH7_CFG_SRAM_SERRINTEN = "", 
   parameter HBMC_CH0_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH1_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH2_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH3_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH4_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH5_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH6_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH7_CFG_SRAM_SLVERR_DIS = "", 
   parameter HBMC_CH0_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH1_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH2_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH3_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH4_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH5_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH6_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH7_MMR_USER_TRIGGER = "", 
   parameter HBMC_CH0_MMR_USER_RDWR = "", 
   parameter HBMC_CH1_MMR_USER_RDWR = "", 
   parameter HBMC_CH2_MMR_USER_RDWR = "", 
   parameter HBMC_CH3_MMR_USER_RDWR = "", 
   parameter HBMC_CH4_MMR_USER_RDWR = "", 
   parameter HBMC_CH5_MMR_USER_RDWR = "", 
   parameter HBMC_CH6_MMR_USER_RDWR = "", 
   parameter HBMC_CH7_MMR_USER_RDWR = "", 
   parameter HBMC_CH0_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH1_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH2_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH3_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH4_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH5_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH6_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH7_MMR_USER_BYTEENABLE = 0, 
   parameter HBMC_CH0_MMR_USER_ADDR = 0, 
   parameter HBMC_CH1_MMR_USER_ADDR = 0, 
   parameter HBMC_CH2_MMR_USER_ADDR = 0, 
   parameter HBMC_CH3_MMR_USER_ADDR = 0, 
   parameter HBMC_CH4_MMR_USER_ADDR = 0, 
   parameter HBMC_CH5_MMR_USER_ADDR = 0, 
   parameter HBMC_CH6_MMR_USER_ADDR = 0, 
   parameter HBMC_CH7_MMR_USER_ADDR = 0, 
   parameter HBMC_CH0_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH1_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH2_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH3_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH4_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH5_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH6_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH7_MMR_USER_WRDATA = 0, 
   parameter HBMC_CH0_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH1_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH2_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH3_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH4_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH5_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH6_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH7_MMR_SBOWN_REQ = "", 
   parameter HBMC_CH0_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH1_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH2_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH3_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH4_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH5_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH6_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH7_MMR_SBOWN_DELAY = 0, 
   parameter HBMC_CH0_CFG_SKETCH1 = 0, 
   parameter HBMC_CH1_CFG_SKETCH1 = 0, 
   parameter HBMC_CH2_CFG_SKETCH1 = 0, 
   parameter HBMC_CH3_CFG_SKETCH1 = 0, 
   parameter HBMC_CH4_CFG_SKETCH1 = 0, 
   parameter HBMC_CH5_CFG_SKETCH1 = 0, 
   parameter HBMC_CH6_CFG_SKETCH1 = 0, 
   parameter HBMC_CH7_CFG_SKETCH1 = 0, 
   parameter HBMC_CH0_CFG_SKETCH2 = 0, 
   parameter HBMC_CH1_CFG_SKETCH2 = 0, 
   parameter HBMC_CH2_CFG_SKETCH2 = 0, 
   parameter HBMC_CH3_CFG_SKETCH2 = 0, 
   parameter HBMC_CH4_CFG_SKETCH2 = 0, 
   parameter HBMC_CH5_CFG_SKETCH2 = 0, 
   parameter HBMC_CH6_CFG_SKETCH2 = 0, 
   parameter HBMC_CH7_CFG_SKETCH2 = 0, 
   parameter HBMC_CH0_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH1_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH2_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH3_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH4_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH5_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH6_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH7_CFG_TST_PATTERN = 0, 
   parameter HBMC_CH0_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH1_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH2_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH3_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH4_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH5_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH6_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH7_CFG_TST_START_ADDR = 0, 
   parameter HBMC_CH0_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH1_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH2_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH3_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH4_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH5_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH6_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH7_CFG_TST_BURST_LEN = 0, 
   parameter HBMC_CH0_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH1_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH2_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH3_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH4_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH5_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH6_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH7_CFG_TST_GEN_CMD = 0, 
   parameter HBMC_CH0_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH1_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH2_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH3_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH4_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH5_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH6_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH7_CFG_AXI_TRAFFIC_SEL = "", 
   parameter HBMC_CH0_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH1_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH2_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH3_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH4_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH5_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH6_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH7_CFG_TST_PC_SEL = "", 
   parameter HBMC_CH0_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH1_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH2_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH3_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH4_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH5_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH6_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH7_CFG_TST_TRIGGER = "", 
   parameter HBMC_CH0_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH1_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH2_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH3_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH4_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH5_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH6_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH7_CFG_TST_TIME_OUT = 0, 
   parameter HBMC_CH0_HBM_DEVICE = "", 
   parameter HBMC_CH1_HBM_DEVICE = "", 
   parameter HBMC_CH2_HBM_DEVICE = "", 
   parameter HBMC_CH3_HBM_DEVICE = "", 
   parameter HBMC_CH4_HBM_DEVICE = "", 
   parameter HBMC_CH5_HBM_DEVICE = "", 
   parameter HBMC_CH6_HBM_DEVICE = "", 
   parameter HBMC_CH7_HBM_DEVICE = "", 
   parameter HBMC_CH0_HBM_TRAS = 0, 
   parameter HBMC_CH1_HBM_TRAS = 0, 
   parameter HBMC_CH2_HBM_TRAS = 0, 
   parameter HBMC_CH3_HBM_TRAS = 0, 
   parameter HBMC_CH4_HBM_TRAS = 0, 
   parameter HBMC_CH5_HBM_TRAS = 0, 
   parameter HBMC_CH6_HBM_TRAS = 0, 
   parameter HBMC_CH7_HBM_TRAS = 0, 
   parameter HBMC_CH0_HBM_TRRDL = 0, 
   parameter HBMC_CH1_HBM_TRRDL = 0, 
   parameter HBMC_CH2_HBM_TRRDL = 0, 
   parameter HBMC_CH3_HBM_TRRDL = 0, 
   parameter HBMC_CH4_HBM_TRRDL = 0, 
   parameter HBMC_CH5_HBM_TRRDL = 0, 
   parameter HBMC_CH6_HBM_TRRDL = 0, 
   parameter HBMC_CH7_HBM_TRRDL = 0, 
   parameter HBMC_CH0_HBM_TRRDS = 0, 
   parameter HBMC_CH1_HBM_TRRDS = 0, 
   parameter HBMC_CH2_HBM_TRRDS = 0, 
   parameter HBMC_CH3_HBM_TRRDS = 0, 
   parameter HBMC_CH4_HBM_TRRDS = 0, 
   parameter HBMC_CH5_HBM_TRRDS = 0, 
   parameter HBMC_CH6_HBM_TRRDS = 0, 
   parameter HBMC_CH7_HBM_TRRDS = 0, 
   parameter HBMC_CH0_HBM_TRCDRD = 0, 
   parameter HBMC_CH1_HBM_TRCDRD = 0, 
   parameter HBMC_CH2_HBM_TRCDRD = 0, 
   parameter HBMC_CH3_HBM_TRCDRD = 0, 
   parameter HBMC_CH4_HBM_TRCDRD = 0, 
   parameter HBMC_CH5_HBM_TRCDRD = 0, 
   parameter HBMC_CH6_HBM_TRCDRD = 0, 
   parameter HBMC_CH7_HBM_TRCDRD = 0, 
   parameter HBMC_CH0_HBM_TRCDWR = 0, 
   parameter HBMC_CH1_HBM_TRCDWR = 0, 
   parameter HBMC_CH2_HBM_TRCDWR = 0, 
   parameter HBMC_CH3_HBM_TRCDWR = 0, 
   parameter HBMC_CH4_HBM_TRCDWR = 0, 
   parameter HBMC_CH5_HBM_TRCDWR = 0, 
   parameter HBMC_CH6_HBM_TRCDWR = 0, 
   parameter HBMC_CH7_HBM_TRCDWR = 0, 
   parameter HBMC_CH0_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH1_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH2_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH3_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH4_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH5_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH6_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH7_HBM_TRTPL_BL4 = 0, 
   parameter HBMC_CH0_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH1_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH2_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH3_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH4_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH5_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH6_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH7_HBM_TRTPS_BL4 = 0, 
   parameter HBMC_CH0_HBM_TRP = 0, 
   parameter HBMC_CH1_HBM_TRP = 0, 
   parameter HBMC_CH2_HBM_TRP = 0, 
   parameter HBMC_CH3_HBM_TRP = 0, 
   parameter HBMC_CH4_HBM_TRP = 0, 
   parameter HBMC_CH5_HBM_TRP = 0, 
   parameter HBMC_CH6_HBM_TRP = 0, 
   parameter HBMC_CH7_HBM_TRP = 0, 
   parameter HBMC_CH0_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH1_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH2_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH3_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH4_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH5_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH6_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH7_HBM_TCCDL_BL4 = 0, 
   parameter HBMC_CH0_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH1_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH2_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH3_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH4_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH5_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH6_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH7_HBM_TCCDS_BL4 = 0, 
   parameter HBMC_CH0_HBM_TCCDR = 0, 
   parameter HBMC_CH1_HBM_TCCDR = 0, 
   parameter HBMC_CH2_HBM_TCCDR = 0, 
   parameter HBMC_CH3_HBM_TCCDR = 0, 
   parameter HBMC_CH4_HBM_TCCDR = 0, 
   parameter HBMC_CH5_HBM_TCCDR = 0, 
   parameter HBMC_CH6_HBM_TCCDR = 0, 
   parameter HBMC_CH7_HBM_TCCDR = 0, 
   parameter HBMC_CH0_HBM_TWR = 0, 
   parameter HBMC_CH1_HBM_TWR = 0, 
   parameter HBMC_CH2_HBM_TWR = 0, 
   parameter HBMC_CH3_HBM_TWR = 0, 
   parameter HBMC_CH4_HBM_TWR = 0, 
   parameter HBMC_CH5_HBM_TWR = 0, 
   parameter HBMC_CH6_HBM_TWR = 0, 
   parameter HBMC_CH7_HBM_TWR = 0, 
   parameter HBMC_CH0_HBM_TWTRL = 0, 
   parameter HBMC_CH1_HBM_TWTRL = 0, 
   parameter HBMC_CH2_HBM_TWTRL = 0, 
   parameter HBMC_CH3_HBM_TWTRL = 0, 
   parameter HBMC_CH4_HBM_TWTRL = 0, 
   parameter HBMC_CH5_HBM_TWTRL = 0, 
   parameter HBMC_CH6_HBM_TWTRL = 0, 
   parameter HBMC_CH7_HBM_TWTRL = 0, 
   parameter HBMC_CH0_HBM_TWTRS = 0, 
   parameter HBMC_CH1_HBM_TWTRS = 0, 
   parameter HBMC_CH2_HBM_TWTRS = 0, 
   parameter HBMC_CH3_HBM_TWTRS = 0, 
   parameter HBMC_CH4_HBM_TWTRS = 0, 
   parameter HBMC_CH5_HBM_TWTRS = 0, 
   parameter HBMC_CH6_HBM_TWTRS = 0, 
   parameter HBMC_CH7_HBM_TWTRS = 0, 
   parameter HBMC_CH0_HBM_TRTW = 0, 
   parameter HBMC_CH1_HBM_TRTW = 0, 
   parameter HBMC_CH2_HBM_TRTW = 0, 
   parameter HBMC_CH3_HBM_TRTW = 0, 
   parameter HBMC_CH4_HBM_TRTW = 0, 
   parameter HBMC_CH5_HBM_TRTW = 0, 
   parameter HBMC_CH6_HBM_TRTW = 0, 
   parameter HBMC_CH7_HBM_TRTW = 0, 
   parameter HBMC_CH0_HBMC_OFFSET = 0, 
   parameter HBMC_CH1_HBMC_OFFSET = 0, 
   parameter HBMC_CH2_HBMC_OFFSET = 0, 
   parameter HBMC_CH3_HBMC_OFFSET = 0, 
   parameter HBMC_CH4_HBMC_OFFSET = 0, 
   parameter HBMC_CH5_HBMC_OFFSET = 0, 
   parameter HBMC_CH6_HBMC_OFFSET = 0, 
   parameter HBMC_CH7_HBMC_OFFSET = 0, 
   parameter HBMC_CH0_HBMC_RATE = 0, 
   parameter HBMC_CH1_HBMC_RATE = 0, 
   parameter HBMC_CH2_HBMC_RATE = 0, 
   parameter HBMC_CH3_HBMC_RATE = 0, 
   parameter HBMC_CH4_HBMC_RATE = 0, 
   parameter HBMC_CH5_HBMC_RATE = 0, 
   parameter HBMC_CH6_HBMC_RATE = 0, 
   parameter HBMC_CH7_HBMC_RATE = 0, 
   parameter HBMC_CH0_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH1_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH2_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH3_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH4_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH5_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH6_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH7_HBMC_RATE_VALUE = "", 
   parameter HBMC_CH0_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH1_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH2_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH3_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH4_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH5_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH6_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH7_HBM_TDQSS_MAX_PS = 0, 
   parameter HBMC_CH0_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH1_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH2_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH3_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH4_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH5_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH6_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH7_HBM_TDQSS_MIN_PS = 0, 
   parameter HBMC_CH0_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH1_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH2_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH3_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH4_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH5_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH6_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH7_HBM_TDQSCK_MAX_PS = 0, 
   parameter HBMC_CH0_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH1_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH2_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH3_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH4_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH5_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH6_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH7_HBM_TDQSQ_MAX_PS = 0, 
   parameter HBMC_CH0_HBM_TEAW = 0, 
   parameter HBMC_CH1_HBM_TEAW = 0, 
   parameter HBMC_CH2_HBM_TEAW = 0, 
   parameter HBMC_CH3_HBM_TEAW = 0, 
   parameter HBMC_CH4_HBM_TEAW = 0, 
   parameter HBMC_CH5_HBM_TEAW = 0, 
   parameter HBMC_CH6_HBM_TEAW = 0, 
   parameter HBMC_CH7_HBM_TEAW = 0, 
   parameter HBMC_CH0_HBM_TFAW = 0, 
   parameter HBMC_CH1_HBM_TFAW = 0, 
   parameter HBMC_CH2_HBM_TFAW = 0, 
   parameter HBMC_CH3_HBM_TFAW = 0, 
   parameter HBMC_CH4_HBM_TFAW = 0, 
   parameter HBMC_CH5_HBM_TFAW = 0, 
   parameter HBMC_CH6_HBM_TFAW = 0, 
   parameter HBMC_CH7_HBM_TFAW = 0, 
   parameter HBMC_CH0_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH1_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH2_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH3_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH4_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH5_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH6_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH7_HBM_CLOCK_MHZ = 0, 
   parameter HBMC_CH0_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH1_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH2_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH3_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH4_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH5_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH6_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH7_HBM_CLOCK_PS = 0, 
   parameter HBMC_CH0_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH1_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH2_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH3_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH4_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH5_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH6_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH7_HBM_PARAM_TYPE = "", 
   parameter HBMC_CH0_RFSH_MODE = "", 
   parameter HBMC_CH1_RFSH_MODE = "", 
   parameter HBMC_CH2_RFSH_MODE = "", 
   parameter HBMC_CH3_RFSH_MODE = "", 
   parameter HBMC_CH4_RFSH_MODE = "", 
   parameter HBMC_CH5_RFSH_MODE = "", 
   parameter HBMC_CH6_RFSH_MODE = "", 
   parameter HBMC_CH7_RFSH_MODE = "", 
   parameter HBMC_CH0_RFSH_POLICY = "", 
   parameter HBMC_CH1_RFSH_POLICY = "", 
   parameter HBMC_CH2_RFSH_POLICY = "", 
   parameter HBMC_CH3_RFSH_POLICY = "", 
   parameter HBMC_CH4_RFSH_POLICY = "", 
   parameter HBMC_CH5_RFSH_POLICY = "", 
   parameter HBMC_CH6_RFSH_POLICY = "", 
   parameter HBMC_CH7_RFSH_POLICY = "", 
   parameter HBMC_CH0_HBM_TRFCSB = 0, 
   parameter HBMC_CH1_HBM_TRFCSB = 0, 
   parameter HBMC_CH2_HBM_TRFCSB = 0, 
   parameter HBMC_CH3_HBM_TRFCSB = 0, 
   parameter HBMC_CH4_HBM_TRFCSB = 0, 
   parameter HBMC_CH5_HBM_TRFCSB = 0, 
   parameter HBMC_CH6_HBM_TRFCSB = 0, 
   parameter HBMC_CH7_HBM_TRFCSB = 0, 
   parameter HBMC_CH0_HBM_TRREFD = 0, 
   parameter HBMC_CH1_HBM_TRREFD = 0, 
   parameter HBMC_CH2_HBM_TRREFD = 0, 
   parameter HBMC_CH3_HBM_TRREFD = 0, 
   parameter HBMC_CH4_HBM_TRREFD = 0, 
   parameter HBMC_CH5_HBM_TRREFD = 0, 
   parameter HBMC_CH6_HBM_TRREFD = 0, 
   parameter HBMC_CH7_HBM_TRREFD = 0, 
   parameter HBMC_CH0_HBM_TRFC = 0, 
   parameter HBMC_CH1_HBM_TRFC = 0, 
   parameter HBMC_CH2_HBM_TRFC = 0, 
   parameter HBMC_CH3_HBM_TRFC = 0, 
   parameter HBMC_CH4_HBM_TRFC = 0, 
   parameter HBMC_CH5_HBM_TRFC = 0, 
   parameter HBMC_CH6_HBM_TRFC = 0, 
   parameter HBMC_CH7_HBM_TRFC = 0, 
   parameter HBMC_CH0_HBM_TREFI = 0, 
   parameter HBMC_CH1_HBM_TREFI = 0, 
   parameter HBMC_CH2_HBM_TREFI = 0, 
   parameter HBMC_CH3_HBM_TREFI = 0, 
   parameter HBMC_CH4_HBM_TREFI = 0, 
   parameter HBMC_CH5_HBM_TREFI = 0, 
   parameter HBMC_CH6_HBM_TREFI = 0, 
   parameter HBMC_CH7_HBM_TREFI = 0, 
   parameter HBMC_CH0_HBM_TCKSRE = 0, 
   parameter HBMC_CH1_HBM_TCKSRE = 0, 
   parameter HBMC_CH2_HBM_TCKSRE = 0, 
   parameter HBMC_CH3_HBM_TCKSRE = 0, 
   parameter HBMC_CH4_HBM_TCKSRE = 0, 
   parameter HBMC_CH5_HBM_TCKSRE = 0, 
   parameter HBMC_CH6_HBM_TCKSRE = 0, 
   parameter HBMC_CH7_HBM_TCKSRE = 0, 
   parameter HBMC_CH0_HBM_TCKSRX = 0, 
   parameter HBMC_CH1_HBM_TCKSRX = 0, 
   parameter HBMC_CH2_HBM_TCKSRX = 0, 
   parameter HBMC_CH3_HBM_TCKSRX = 0, 
   parameter HBMC_CH4_HBM_TCKSRX = 0, 
   parameter HBMC_CH5_HBM_TCKSRX = 0, 
   parameter HBMC_CH6_HBM_TCKSRX = 0, 
   parameter HBMC_CH7_HBM_TCKSRX = 0, 
   parameter HBMC_CH0_HBM_TXS = 0, 
   parameter HBMC_CH1_HBM_TXS = 0, 
   parameter HBMC_CH2_HBM_TXS = 0, 
   parameter HBMC_CH3_HBM_TXS = 0, 
   parameter HBMC_CH4_HBM_TXS = 0, 
   parameter HBMC_CH5_HBM_TXS = 0, 
   parameter HBMC_CH6_HBM_TXS = 0, 
   parameter HBMC_CH7_HBM_TXS = 0, 
   parameter HBMC_CH0_HBM_TCKESR = 0, 
   parameter HBMC_CH1_HBM_TCKESR = 0, 
   parameter HBMC_CH2_HBM_TCKESR = 0, 
   parameter HBMC_CH3_HBM_TCKESR = 0, 
   parameter HBMC_CH4_HBM_TCKESR = 0, 
   parameter HBMC_CH5_HBM_TCKESR = 0, 
   parameter HBMC_CH6_HBM_TCKESR = 0, 
   parameter HBMC_CH7_HBM_TCKESR = 0, 
   parameter HBMC_CH0_HBM_TXP = 0, 
   parameter HBMC_CH1_HBM_TXP = 0, 
   parameter HBMC_CH2_HBM_TXP = 0, 
   parameter HBMC_CH3_HBM_TXP = 0, 
   parameter HBMC_CH4_HBM_TXP = 0, 
   parameter HBMC_CH5_HBM_TXP = 0, 
   parameter HBMC_CH6_HBM_TXP = 0, 
   parameter HBMC_CH7_HBM_TXP = 0, 
   parameter HBMC_CH0_HBM_TPD = 0, 
   parameter HBMC_CH1_HBM_TPD = 0, 
   parameter HBMC_CH2_HBM_TPD = 0, 
   parameter HBMC_CH3_HBM_TPD = 0, 
   parameter HBMC_CH4_HBM_TPD = 0, 
   parameter HBMC_CH5_HBM_TPD = 0, 
   parameter HBMC_CH6_HBM_TPD = 0, 
   parameter HBMC_CH7_HBM_TPD = 0, 
   parameter HBMC_CH0_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH1_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH2_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH3_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH4_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH5_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH6_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH7_DATA_WIDTH_MODE = "", 
   parameter HBMC_CH0_EXT_RDIE = 0, 
   parameter HBMC_CH1_EXT_RDIE = 0, 
   parameter HBMC_CH2_EXT_RDIE = 0, 
   parameter HBMC_CH3_EXT_RDIE = 0, 
   parameter HBMC_CH4_EXT_RDIE = 0, 
   parameter HBMC_CH5_EXT_RDIE = 0, 
   parameter HBMC_CH6_EXT_RDIE = 0, 
   parameter HBMC_CH7_EXT_RDIE = 0, 
   parameter HBMC_CH0_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP000_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP001_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP010_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP011_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP100_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP101_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP110_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH1_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH2_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH3_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH4_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH5_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH6_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH7_TEMP111_THROTTLE_RATIO = 0, 
   parameter HBMC_CH0_CORE_CLK_MODE = "", 
   parameter HBMC_CH1_CORE_CLK_MODE = "", 
   parameter HBMC_CH2_CORE_CLK_MODE = "", 
   parameter HBMC_CH3_CORE_CLK_MODE = "", 
   parameter HBMC_CH4_CORE_CLK_MODE = "", 
   parameter HBMC_CH5_CORE_CLK_MODE = "", 
   parameter HBMC_CH6_CORE_CLK_MODE = "", 
   parameter HBMC_CH7_CORE_CLK_MODE = "", 
   parameter HBMC_CH0_CFG_HBMC_BL = 0, 
   parameter HBMC_CH1_CFG_HBMC_BL = 0, 
   parameter HBMC_CH2_CFG_HBMC_BL = 0, 
   parameter HBMC_CH3_CFG_HBMC_BL = 0, 
   parameter HBMC_CH4_CFG_HBMC_BL = 0, 
   parameter HBMC_CH5_CFG_HBMC_BL = 0, 
   parameter HBMC_CH6_CFG_HBMC_BL = 0, 
   parameter HBMC_CH7_CFG_HBMC_BL = 0, 
   parameter HBMC_CH0_USER_STRB_EN = "", 
   parameter HBMC_CH1_USER_STRB_EN = "", 
   parameter HBMC_CH2_USER_STRB_EN = "", 
   parameter HBMC_CH3_USER_STRB_EN = "", 
   parameter HBMC_CH4_USER_STRB_EN = "", 
   parameter HBMC_CH5_USER_STRB_EN = "", 
   parameter HBMC_CH6_USER_STRB_EN = "", 
   parameter HBMC_CH7_USER_STRB_EN = "", 
   parameter HBMC_CH0_UFI_TRDEN = 0, 
   parameter HBMC_CH1_UFI_TRDEN = 0, 
   parameter HBMC_CH2_UFI_TRDEN = 0, 
   parameter HBMC_CH3_UFI_TRDEN = 0, 
   parameter HBMC_CH4_UFI_TRDEN = 0, 
   parameter HBMC_CH5_UFI_TRDEN = 0, 
   parameter HBMC_CH6_UFI_TRDEN = 0, 
   parameter HBMC_CH7_UFI_TRDEN = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_WTP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_WTP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_ITP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_ITP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RTP = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RTP = 0, 
   parameter HBMC_CH0_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH1_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH2_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH3_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH4_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH5_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH6_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH7_CFG_TBHMCRSTMIN = 0, 
   parameter HBMC_CH0_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH1_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH2_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH3_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH4_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH5_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH6_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH7_CFG_RESET_COUNT = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_WL = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC0_RL = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_WL = 0, 
   parameter HBMC_CH0_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH1_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH2_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH3_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH4_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH5_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH6_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH7_CFG_HBMC_PC1_RL = 0, 
   parameter HBMC_CH0_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH1_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH2_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH3_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH4_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH5_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH6_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH7_CFG_POSTCAL_STATE = "", 
   parameter HBMC_CH0_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH1_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH2_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH3_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH4_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH5_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH6_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH7_CFG_UFIC2PDLY = 0, 
   parameter HBMC_CH0_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH1_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH2_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH3_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH4_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH5_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH6_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH7_CFG_UFIP2CDLY = 0, 
   parameter HBMC_CH0_CFG_PAR_LAT = 0, 
   parameter HBMC_CH1_CFG_PAR_LAT = 0, 
   parameter HBMC_CH2_CFG_PAR_LAT = 0, 
   parameter HBMC_CH3_CFG_PAR_LAT = 0, 
   parameter HBMC_CH4_CFG_PAR_LAT = 0, 
   parameter HBMC_CH5_CFG_PAR_LAT = 0, 
   parameter HBMC_CH6_CFG_PAR_LAT = 0, 
   parameter HBMC_CH7_CFG_PAR_LAT = 0, 
   parameter HBMC_CH0_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH1_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH2_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH3_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH4_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH5_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH6_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH7_CFG_CB_RMW_RD_IDLE_WAIT_EN = "", 
   parameter HBMC_CH0_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH1_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH2_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH3_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH4_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH5_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH6_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH7_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN = "", 
   parameter HBMC_CH0_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH1_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH2_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH3_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH4_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH5_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH6_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH7_CFG_SB_POST_UPDATE_CYCLE = 0, 
   parameter HBMC_CH0_CFG_HBMC_MODES = "", 
   parameter HBMC_CH1_CFG_HBMC_MODES = "", 
   parameter HBMC_CH2_CFG_HBMC_MODES = "", 
   parameter HBMC_CH3_CFG_HBMC_MODES = "", 
   parameter HBMC_CH4_CFG_HBMC_MODES = "", 
   parameter HBMC_CH5_CFG_HBMC_MODES = "", 
   parameter HBMC_CH6_CFG_HBMC_MODES = "", 
   parameter HBMC_CH7_CFG_HBMC_MODES = "", 
   parameter HBMC_CH0_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH1_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH2_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH3_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH4_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH5_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH6_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH7_CORE_CLOCK_MHZ = 0, 
   parameter HBMC_CH0_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH1_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH2_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH3_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH4_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH5_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH6_CORE_CLOCK_PS = 0, 
   parameter HBMC_CH7_CORE_CLOCK_PS = 0, 
   parameter HBMC_PTR_EN_PHY = "enable",
   parameter HBMC_PTR_RST_N_PHY = "enable",

   // PLL parameters
   parameter PLL_VCO_FREQ_MHZ_INT                    = 0,
   parameter PLL_REF_CLK_FREQ_PS                     = 0,
   parameter PLL_VCO_TO_MEM_CLK_FREQ_RATIO           = 1,
   parameter PLL_PHY_CLK_VCO_PHASE                   = 0,
   parameter PLL_SIM_VCO_FREQ_PS                     = 0,
   parameter PLL_SIM_PHYCLK_0_FREQ_PS                = 0,
   parameter PLL_SIM_PHYCLK_1_FREQ_PS                = 0,
   parameter PLL_SIM_PHY_CLK_VCO_PHASE_PS            = 0,
   parameter PLL_REF_CLK_FREQ_PS_STR_FROM_API        = "",
   parameter PLL_VCO_FREQ_PS_STR_FROM_API            = "",
   parameter PLL_REF_CLK_FREQ_PS_STR                 = "",
   parameter PLL_VCO_FREQ_PS_STR                     = "",
   parameter PLL_NCNTR_SETTING                       = 1,
   parameter PLL_M_CNT_HIGH                          = 0,
   parameter PLL_M_CNT_LOW                           = 0,
   parameter PLL_N_CNT_HIGH                          = 0,
   parameter PLL_N_CNT_LOW                           = 0,
   parameter PLL_M_CNT_BYPASS_EN                     = "",
   parameter PLL_N_CNT_BYPASS_EN                     = "",
   parameter PLL_M_CNT_EVEN_DUTY_EN                  = "",
   parameter PLL_N_CNT_EVEN_DUTY_EN                  = "",
   parameter PLL_FBCLK_MUX_1                         = "",
   parameter PLL_FBCLK_MUX_2                         = "",
   parameter PLL_M_CNT_IN_SRC                        = "",
   parameter PLL_CP_SETTING                          = "",
   parameter PLL_RIPPLECAP_SETTING                   = "",
   parameter PLL_BW_CTRL                             = "",
   parameter PLL_BW_SEL                              = "",
   parameter PLL_C_CNT_HIGH_0                        = 0,
   parameter PLL_C_CNT_LOW_0                         = 0,
   parameter PLL_C_CNT_PRST_0                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_0                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_0                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_0                = "",
   parameter PLL_C_CNT_HIGH_1                        = 0,
   parameter PLL_C_CNT_LOW_1                         = 0,
   parameter PLL_C_CNT_PRST_1                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_1                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_1                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_1                = "",
   parameter PLL_C_CNT_HIGH_2                        = 0,
   parameter PLL_C_CNT_LOW_2                         = 0,
   parameter PLL_C_CNT_PRST_2                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_2                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_2                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_2                = "",
   parameter PLL_C_CNT_HIGH_3                        = 0,
   parameter PLL_C_CNT_LOW_3                         = 0,
   parameter PLL_C_CNT_PRST_3                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_3                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_3                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_3                = "",
   parameter PLL_C_CNT_HIGH_4                        = 0,
   parameter PLL_C_CNT_LOW_4                         = 0,
   parameter PLL_C_CNT_PRST_4                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_4                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_4                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_4                = "",
   parameter PLL_C_CNT_HIGH_5                        = 0,
   parameter PLL_C_CNT_LOW_5                         = 0,
   parameter PLL_C_CNT_PRST_5                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_5                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_5                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_5                = "",
   parameter PLL_C_CNT_HIGH_6                        = 0,
   parameter PLL_C_CNT_LOW_6                         = 0,
   parameter PLL_C_CNT_PRST_6                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_6                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_6                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_6                = "",
   parameter PLL_C_CNT_HIGH_7                        = 0,
   parameter PLL_C_CNT_LOW_7                         = 0,
   parameter PLL_C_CNT_PRST_7                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_7                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_7                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_7                = "",
   parameter PLL_C_CNT_HIGH_8                        = 0,
   parameter PLL_C_CNT_LOW_8                         = 0,
   parameter PLL_C_CNT_PRST_8                        = 0,
   parameter PLL_C_CNT_PH_MUX_PRST_8                 = 0,
   parameter PLL_C_CNT_BYPASS_EN_8                   = "",
   parameter PLL_C_CNT_EVEN_DUTY_EN_8                = "",
   parameter PLL_C_CNT_FREQ_PS_STR_0                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_0                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_0                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_1                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_1                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_1                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_2                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_2                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_2                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_3                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_3                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_3                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_4                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_4                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_4                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_5                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_5                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_5                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_6                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_6                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_6                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_7                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_7                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_7                  = 0,
   parameter PLL_C_CNT_FREQ_PS_STR_8                 = "",
   parameter PLL_C_CNT_PHASE_PS_STR_8                = "",
   parameter PLL_C_CNT_DUTY_CYCLE_8                  = 0,
   parameter PLL_C_CNT_OUT_EN_0                      = "",
   parameter PLL_C_CNT_OUT_EN_1                      = "",
   parameter PLL_C_CNT_OUT_EN_2                      = "",
   parameter PLL_C_CNT_OUT_EN_3                      = "",
   parameter PLL_C_CNT_OUT_EN_4                      = "",
   parameter PLL_C_CNT_OUT_EN_5                      = "",
   parameter PLL_C_CNT_OUT_EN_6                      = "",
   parameter PLL_C_CNT_OUT_EN_7                      = "",
   parameter PLL_C_CNT_OUT_EN_8                      = "",

   parameter MEM_IF_CLK_MHZ = 1,
   parameter FEEDTHROUGH_REF_CLK = 1,
   parameter PHYCLK_FREQ_PS = 1,
   parameter WMCCLK_FREQ_PS = 1,
   parameter ECC_DEC_EN = 0,
   parameter ECC_ENC_EN = 0,
   parameter RD_DBI_DIS = 0,
   parameter WR_DBI_0_DIS = 0,
   parameter WR_DBI_1_DIS = 0,
   parameter WR_DBI_2_DIS = 0,
   parameter WR_DBI_3_DIS = 0,
   parameter TXDBI_EN = 0,
   parameter RXDBI_EN = 0,
   parameter TXPAR_EN = 0,
   parameter PAR_LAT = 0,
   parameter RXPAR_EN = 0,
   parameter PAR_MODE = 0,
   parameter WR_DM_EN = 8'b11111111,
   parameter RD_DM_EN = 8'b11111111,
   parameter HR_WUFI = 1,
   parameter PHY_UFIC2PPTRDLY = 2'b01,
   parameter PHY_UFIP2CPTRDLY = 2'b01,
   parameter PHY_USE_HARD_CONTROLLER = 1,
   parameter PHY_CONFIG_ENUM = "",
   parameter DIAG_ABSTRACT_PHY = 1,
   parameter DIAG_FAST_SIM_PLL = 1,
   parameter DIAG_EXPORT_UIBPLL_LOCKED = 0,
   parameter DIAG_ENABLE_JTAG_UART = 0,
   parameter USE_HBMC_TB = 0,
   parameter UFI_TOP = 1,
   parameter UIB_FLIPPED = 0,
   parameter PROT_MODE = "HBM2",
   parameter HBMC_MODE = "hbmc",
   parameter PLL_CPA_ONLY_MODE = 0,
   parameter SKIP_CAL = 1,
   parameter EXPORT_DFT = 0,
   parameter SILICON_REV = "",
   parameter PA_FEEDBACK_DIVIDER_C0 = "",
   parameter PA_FEEDBACK_DIVIDER_C1 = "",
   parameter PA_FEEDBACK_DIVIDER_P0 = "",
   parameter PA_FEEDBACK_DIVIDER_P1 = "",
   parameter PA_EXPONENT0 = 0,
   parameter PA_EXPONENT1 = 0,
   parameter ENABLE_C2F = 0,

   parameter PHY_RESET_DEBOUNCE_EN = 0,
   parameter CORE_CLK_FREQ_MHZ = 0,
   parameter DEBOUNCE_PERIOD_MS = 0,

   // Calibration algorithm and parameter table
   parameter SEQ_SYNTH_CODE_HEX_FILENAME             = "hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_top_uibssm_synth.hex",
   parameter SEQ_SYNTH_CODE_FW_FILENAME              = "",
   parameter SEQ_SYNTH_PARAMS_HEX_FILENAME           = "hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_top_seq_params_synth.hex",
   parameter SEQ_SYNTH_CAL_CLK_DIVIDE                = 0,

   parameter SEQ_SIM_CODE_HEX_FILENAME               = "hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_top_uibssm_sim.hex",
   parameter SEQ_SIM_CODE_FW_FILENAME                = "",
   parameter SEQ_SIM_PARAMS_HEX_FILENAME             = "hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_top_seq_params_sim.hex",
   parameter SEQ_SIM_CAL_CLK_DIVIDE                  = 0,
   parameter SEQ_SIM_NIOS_PERIOD_PS                  = 0
  ) (
   input pll_ref_clk,
   input wmcrst_n_in,
   input ext_core_clk,
   input ext_core_clk_locked,
   output logic wmc_clk,
   output logic phy_clk,
   output wmcrst_n_0,
   output wmcrst_n_1,
   output wmcrst_n_2,
   output wmcrst_n_3,
   output logic local_cal_success,
   output local_cal_fail,
   input hbm_only_reset_in,

   output cal_sts,
   output cal_in_prog_0,
   output cal_in_prog_1,
   output cal_in_prog_2,
   output cal_in_prog_3,
   output [PORT_CAL_LAT_P_WIDTH-1:0] cal_lat,

   output logic                                               pll_extra_clk_0,
   output logic                                               pll_extra_clk_1,
   output logic                                               pll_extra_clk_2,
   output logic                                               pll_extra_clk_3,

`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(0)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(1)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(2)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(3)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(4)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(5)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(6)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(7)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(8)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(9)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(10)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(11)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(12)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(13)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(14)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(15)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(16)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(17)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(18)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(19)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(20)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(21)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(22)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(23)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(24)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(25)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(26)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(27)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(28)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(29)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(30)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(31)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(32)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(33)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(34)
`ALTERA_ABSTRACT_UIB_TOP_DECL_UB48_PORTS(35)

`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(0)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(1)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(2)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(3)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(4)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(5)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(6)
`ALTERA_ABSTRACT_UIB_TOP_DECL_HBM_PORTS(7)

`ALTERA_ABSTRACT_UIB_TOP_UFI_AXI_EXTRA_PORTS(0)
`ALTERA_ABSTRACT_UIB_TOP_UFI_AXI_EXTRA_PORTS(1)
`ALTERA_ABSTRACT_UIB_TOP_UFI_AXI_EXTRA_PORTS(2)
`ALTERA_ABSTRACT_UIB_TOP_UFI_AXI_EXTRA_PORTS(3)

    input cattrip,
    input [PORT_M2U_BRIDGE_TEMP_WIDTH - 1:0] temp,
    input [PORT_M2U_BRIDGE_WSO_WIDTH - 1 : 0] wso,

    output wrst_n,
    output wrck,
    output shiftwr,
    output capturewr,
    output updatewr,
    output selectwir,
    output wsi,
    output reset_n,

    output ufi_cattrip,
    output [PORT_MID_STACK_UFI_TEMP_WIDTH - 1:0] ufi_temp,
    output [PORT_MID_STACK_UFI_WSO_WIDTH - 1 : 0] ufi_wso,

    input ufi_wrst_n,
    input ufi_wrck,
    input ufi_shiftwr,
    input ufi_capturewr,
    input ufi_updatewr,
    input ufi_selectwir,
    input ufi_wsi,
    input ufi_reset_n,

    input [PORT_F2C_SLAVE_ADDRESS_WIDTH-1:0] nofifo_f2c_slave_address,
    input [PORT_F2C_SLAVE_WDATA_WIDTH-1:0] nofifo_f2c_slave_writedata,
    input [PORT_F2C_SLAVE_BYTEENABLE_WIDTH-1:0] nofifo_f2c_slave_byteenable,
    input nofifo_f2c_slave_read,
    input nofifo_f2c_slave_write,
    output [PORT_F2C_SLAVE_RDATA_WIDTH-1:0] nofifo_f2c_slave_readdata,
    output nofifo_f2c_slave_readdatavalid,
    output nofifo_f2c_slave_waitrequest,

    input dft_mbist_tck,
    input dft_mbist_tdi,
    input dft_mbist_tms,
    input dft_mbist_trst_n,
    output dft_mbist_tdo,
    input dft_ram_dftclken,
    input dft_ram_masken,

    input   logic           c2f_master_waitrequest,
    output  logic           c2f_master_write_n,
    output  logic           c2f_master_read_n,
    output  logic   [15:0]  c2f_master_address,
    output  logic   [3:0]   c2f_master_byteenable,
    output  logic   [31:0]  c2f_master_writedata,
    input   logic           c2f_master_readdatavalid,
    input   logic   [31:0]  c2f_master_readdata,
    input   logic           c2f_master_clk_in,

    output axifencereq_0,
    output axifencereq_1,
    output axifencereq_2,
    output axifencereq_3,

    input asic_hbmcfg_ready,
    input fpga_icm_reset_n
);

   // synthesis translate_off
   localparam LOCAL_DIAG_ABSTRACT_PHY = DIAG_ABSTRACT_PHY;
   localparam LOCAL_DIAG_FAST_SIM_PLL = DIAG_ABSTRACT_PHY ? DIAG_FAST_SIM_PLL : 0;
   // synthesis translate_on

   // synthesis read_comments_as_HDL on
   // localparam LOCAL_DIAG_ABSTRACT_PHY = 0;
   // localparam LOCAL_DIAG_FAST_SIM_PLL = 0;
   // synthesis read_comments_as_HDL off

   localparam HBMC_RMFIFO_RESET_WAIT = 20;
   localparam HBMC_PTR_RST_N_WAIT = 40;
   localparam HBMC_PTR_EN_WAIT = 60;
   localparam HBMC_RESET_WAIT = 100;
   localparam CAL_SUCCESS_WAIT = PHY_USE_HARD_CONTROLLER ? 150 : 20;

   logic [1:0] phy_clks;
   logic [8:0] pll_c_counters;
   logic wmcrst_to_use, wmcrst_sync_n, undebounced_rst;
   wire reset_n_real;
   wire apply_tg_rst_n, apply_ed_rst_n, apply_hbm_rst;   
   assign wmcrst_to_use = (USE_HBMC_TB ? wmcrst_n_in : wmcrst_sync_n) & apply_ed_rst_n;
   logic uib_ufi_clk;
   logic uib_half_clk;
   logic [1:0] cpa_core_clk_in;     
   logic [1:0] cpa_core_clk_out;    
   logic uib_io_phy_clk;

   logic ufi_dft_clk;
   logic core_clk_full_rate;
   logic core_clk_half_rate;

   logic [3:0] local_cal_success_pipe /*synthesis dont_merge */;
   logic [3:0] local_cal_fail_pipe /*synthesis dont_merge */;
   
   logic [1:0] cpa_core_clk_out_to_use;
   assign cpa_core_clk_out_to_use = LOCAL_DIAG_ABSTRACT_PHY ? phy_clks : cpa_core_clk_out;
   assign uib_io_phy_clk = cpa_core_clk_out_to_use[1];

   assign wmc_clk = USE_HBMC_TB ? uib_half_clk : 
      PHY_CONFIG_ENUM == "CONFIG_PHY_ONLY" ? core_clk_half_rate : 
      PHY_USE_HARD_CONTROLLER ? ext_core_clk : 
      LOCAL_DIAG_ABSTRACT_PHY ? phy_clks[1] : 
      core_clk_half_rate; 
   assign phy_clk = USE_HBMC_TB ? uib_ufi_clk :
      PHY_USE_HARD_CONTROLLER ? uib_io_phy_clk :
      LOCAL_DIAG_ABSTRACT_PHY ? phy_clks[0] :
      core_clk_full_rate;

   wire ufi_c2p_core_clk;
   assign ufi_c2p_core_clk = wmc_clk;
   wire nofifo_f2c_slave_clk /* synthesis keep = 1 */;
   assign nofifo_f2c_slave_clk = wmc_clk;

   assign reset_n = LOCAL_DIAG_ABSTRACT_PHY ? wmcrst_to_use : reset_n_real;

   wire [47:0] ms_byp_in;
   wire [47:0] ms_byp_out;

   localparam CATTRIP_OFFSET = UIB_FLIPPED ? 6 : 18;
   localparam TEMP_OFFSET = CATTRIP_OFFSET + 1;
   localparam IEEE1500_OFFSET = UIB_FLIPPED ? 12 : 0;
   localparam WSO_OFFSET = IEEE1500_OFFSET + 24;
   localparam RESET_N_OFFSET = IEEE1500_OFFSET + 2;
   localparam WRST_N_OFFSET = IEEE1500_OFFSET + 5;
   localparam WRCK_OFFSET = IEEE1500_OFFSET + 6;
   localparam SHIFTWR_OFFSET = IEEE1500_OFFSET + 7;
   localparam CAPTUREWR_OFFSET = IEEE1500_OFFSET + 8;
   localparam UPDATEWR_OFFSET = IEEE1500_OFFSET + 9;
   localparam SELECTWIR_OFFSET = IEEE1500_OFFSET + 10;
   localparam WSI_OFFSET = IEEE1500_OFFSET + 11;

   wire cattrip_int;
   wire [PORT_MID_STACK_UFI_TEMP_WIDTH - 1:0] temp_int;
   wire [PORT_MID_STACK_UFI_WSO_WIDTH - 1:0] wso_int;
   assign cattrip_int = LOCAL_DIAG_ABSTRACT_PHY ? cattrip : ms_byp_in[CATTRIP_OFFSET];
   assign temp_int = LOCAL_DIAG_ABSTRACT_PHY ? temp : ms_byp_in[TEMP_OFFSET + PORT_MID_STACK_UFI_TEMP_WIDTH - 1 : TEMP_OFFSET];
   assign wso_int = LOCAL_DIAG_ABSTRACT_PHY ? wso : ms_byp_in[WSO_OFFSET + PORT_MID_STACK_UFI_WSO_WIDTH - 1 : WSO_OFFSET];
   assign ufi_cattrip = cattrip_int;
   assign ufi_temp    = temp_int;
   assign ufi_wso     = wso_int;
   assign ms_byp_out = 48'b0 |
      (ufi_reset_n << RESET_N_OFFSET) |
      (ufi_wrst_n << WRST_N_OFFSET) |
      (ufi_wrck << WRCK_OFFSET) |
      (ufi_shiftwr << SHIFTWR_OFFSET) |
      (ufi_capturewr << CAPTUREWR_OFFSET) |
      (ufi_updatewr << UPDATEWR_OFFSET) |
      (ufi_selectwir << SELECTWIR_OFFSET) |
      (ufi_wsi << WSI_OFFSET);

   fourteennm_sdm_gpio_intr #(
      .bitpos(UFI_TOP ? 1 : 2),
      .role(UFI_TOP ? "cattrip_top" : "cattrip_bot")
   ) cattrip_intr (
      .intr( ufi_cattrip ),
      .dummy( )
   );
   logic probe_global_reset_n, global_reset_n_int, probe_hbm_only_reset;

`ifdef ALTERA_EMIF_ENABLE_ISSP
   altsource_probe #(
      .sld_auto_instance_index ("YES"),
      .sld_instance_index      (0),
      .instance_id             ("RSTN"),
      .probe_width             (0),
      .source_width            (1),
      .source_initial_value    ("1"),
      .enable_metastability    ("NO")
   ) global_reset_n_issp (
      .source  (probe_global_reset_n)
   );

   altsource_probe #(
      .sld_auto_instance_index ("YES"),
      .sld_instance_index      (0),
      .instance_id             ("HBMR"),
      .probe_width             (0),
      .source_width            (1),
      .source_initial_value    ("0"),
      .enable_metastability    ("NO")
   ) hbm_only_reset_issp (
      .source  (probe_hbm_only_reset)
   );

   altsource_probe #(
      .sld_auto_instance_index ("YES"),
      .sld_instance_index      (0),
      .instance_id             ("CLST"),
      .probe_width             (2),
      .source_width            (0),
      .source_initial_value    ("0"),
      .enable_metastability    ("NO")
   ) cal_success (
      .probe  ({local_cal_fail_pipe[3], local_cal_success_pipe[3]})
   );

`else
   assign probe_global_reset_n = 1'b1;
   assign probe_hbm_only_reset = 1'b0;
`endif

   wire real_cal_sts, real_cal_in_prog;
   wire real_axifencereq;
   logic [3:0] real_axifencereq_1, real_axifencereq_2,real_axifencereq_3,real_axifencereq_4/* synthesis dont_merge syn_preserve = 1 */;
   wire pll_locked;
   logic hipi_cal_in_prog;
   logic fake_cal_success, fake_cal_fail;
   logic sync_cal_sts/*synthesis dont_merge */;
   logic [3:0] sync_cal_in_prog_1, sync_cal_in_prog_2, sync_cal_in_prog_3, sync_cal_in_prog_4/* synthesis dont_merge syn_preserve = 1 */;
   logic c2f_bridge_reset;
   logic sync_ext_core_clk_locked_1/*synthesis dont_merge */;
   logic sync_asic_hbmcfg_ready/*synthesis dont_merge */;
   logic sync_fpga_icm_reset_n/*synthesis dont_merge */;
   logic hbm_only_reset_in_sync/*synthesis dont_merge */;
   logic sync_pll_locked, sync_pll_locked_1 /*synthesis dont_merge*/;
   logic hbmc_rmfifo_reset_n_fake, hbmc_rmfifo_ptren_fake, hbmc_reset_n_fake, hbmc_ptr_rst_n_fake, hbmc_ptr_en_fake;
   logic last_hbm_only_reset_int;
   wire wmcrst_n_w;
   logic [3:0] wmcrst_n/* synthesis dont_merge syn_preserve = 1 */;
   assign fake_cal_fail = 1'b0; 
   reg [15:0] count;

   assign global_reset_n_int = wmcrst_n_in & probe_global_reset_n;
   assign hbm_only_reset_int = hbm_only_reset_in | probe_hbm_only_reset;

   assign c2f_bridge_reset = PROT_MODE == "ASIC"? asic_hbmcfg_ready : wmcrst_to_use;

   wire lock_from_pll;
   wire pll_locked_source, real_uibpll_locked;
   // synthesis translate_off
   assign pll_locked_source = lock_from_pll;
   // synthesis translate_on
   // synthesis read_comments_as_HDL on
   // assign pll_locked_source = real_uibpll_locked;
   // synthesis read_comments_as_HDL off


	     
   altera_hbm_reset_sequencer rst_seq (
    .wmc_rst_n         (wmcrst_sync_n),
    .wmc_clk           (wmc_clk),
    .real_cal_in_prog  (real_cal_in_prog),
    .real_axifencereq  (real_axifencereq),
    .hbm_only_reset_in (hbm_only_reset_int),
    .apply_tg_rst_n    (apply_tg_rst_n),
    .apply_ed_rst_n    (apply_ed_rst_n),
    .apply_hbm_rst     (apply_hbm_rst)
  );
  
   altera_abstract_uib_reset_sync ureset_wmc_clk(
     .reset_n  (global_reset_n_int),
     .clk   (wmc_clk),
     .reset_n_sync (undebounced_rst)
   );


   generate
      ////////////////////////////////////////////////////////////////////////////
      // PLL
      ////////////////////////////////////////////////////////////////////////////
      //For synthesis, always use the "real" module (altera_hbm_arch_nd_pll)
	// synthesis translate_off
      	if (LOCAL_DIAG_FAST_SIM_PLL) begin : gen_fast_sim_debounce
             altera_reset_debounce # ( 
        	.CLK_IN_FREQ_MHZ      	(0.005),
		.PHY_RESET_DEBOUNCE_EN	(1),
		.DEBOUNCE_PERIOD_MS	(1)
      	     ) debounce (
	   	.clk	  	(wmc_clk),
     	    	.reset_signal_n	(undebounced_rst),
        	.debounced_rst	(wmcrst_sync_n));
      
      	end else begin : gen_normal_sim_debounce
      	// synthesis translate_on
            altera_reset_debounce # ( 
        	.CLK_IN_FREQ_MHZ      	(CORE_CLK_FREQ_MHZ),
		.PHY_RESET_DEBOUNCE_EN	(PHY_RESET_DEBOUNCE_EN),
		.DEBOUNCE_PERIOD_MS	(DEBOUNCE_PERIOD_MS)
      	     ) debounce (
	   	.clk	  	(wmc_clk),
     	    	.reset_signal_n	(undebounced_rst),
        	.debounced_rst	(wmcrst_sync_n));       
	// synthesis translate_off
      	end
	// synthesis translate_on

    endgenerate

   defparam ureset_wmc_clk.RESET_SYNC_STAGES = 15; 
   defparam ureset_wmc_clk.NUM_RESET_OUTPUT = 1;

   wire [3:0] axifencereq;
   assign axifencereq_0 = axifencereq[0];
   assign axifencereq_1 = axifencereq[1];
   assign axifencereq_2 = axifencereq[2];
   assign axifencereq_3 = axifencereq[3];

   wire [3:0] cal_in_prog;
   assign cal_in_prog_0 = cal_in_prog[0];
   assign cal_in_prog_1 = cal_in_prog[1];
   assign cal_in_prog_2 = cal_in_prog[2];
   assign cal_in_prog_3 = cal_in_prog[3];

   assign wmcrst_n_0 = wmcrst_n[0];
   assign wmcrst_n_1 = wmcrst_n[1];
   assign wmcrst_n_2 = wmcrst_n[2];
   assign wmcrst_n_3 = wmcrst_n[3];

   always_ff @ (posedge wmc_clk )
   begin
      if (!wmcrst_to_use) begin
        local_cal_success_pipe <= 'd0;
        local_cal_fail_pipe    <= 'd0;
      end
      else begin
        local_cal_success_pipe[3:1] <= local_cal_success_pipe[2:0];
        local_cal_success_pipe[0]   <= local_cal_success;
        local_cal_fail_pipe[3:1]    <= local_cal_fail_pipe[2:0];
        local_cal_fail_pipe[0]      <= local_cal_fail;
      end
   end
   always_ff @ (posedge wmc_clk)
   begin
     wmcrst_n <= {4{wmcrst_n_w}};
   end
   
   always_ff @ (posedge wmc_clk )
   begin
      if (!wmcrst_to_use) begin
         count       <=  0;
         fake_cal_success    <=  0;
         sync_cal_sts <= 1'b0;
         sync_cal_in_prog_1 <= 4'hf;
         sync_cal_in_prog_2 <= 4'hf;
         sync_cal_in_prog_3 <= 4'hf;
         sync_cal_in_prog_4 <= 4'hf;
         real_axifencereq_1 <= 4'hf;
         real_axifencereq_2 <= 4'hf;
	 real_axifencereq_3 <= 4'hf;
	 real_axifencereq_4 <= 4'hf;
         sync_ext_core_clk_locked_1 <= 1'b0;
         sync_asic_hbmcfg_ready <= 1'b0;
         sync_fpga_icm_reset_n <= 1'b0;
         hbm_only_reset_in_sync <= 1'b0;
         hbmc_reset_n_fake <= 1'b0;
         hbmc_rmfifo_reset_n_fake <= 1'b0;
         hbmc_ptr_rst_n_fake <= 1'b0;
         hbmc_ptr_en_fake <= 1'b0;
         last_hbm_only_reset_int <= 1'b0;
      end else begin
         if (&count) begin
            count <= count;
         end else begin
             count       <=  count + 1'b1;
         end

         if (count   > CAL_SUCCESS_WAIT)
             fake_cal_success    <=  1;
         if (count > HBMC_RESET_WAIT)
            hbmc_reset_n_fake <= 1'b1;
         if (count > HBMC_RMFIFO_RESET_WAIT)
            hbmc_rmfifo_reset_n_fake <= 1'b1;
         if (count > HBMC_PTR_RST_N_WAIT)
            hbmc_ptr_rst_n_fake <= 1'b1;
         if (count > HBMC_PTR_EN_WAIT)
            hbmc_ptr_en_fake <= 1'b1;

         sync_cal_sts <= real_cal_sts;
         sync_cal_in_prog_1 <= {4{real_cal_in_prog}};
         sync_cal_in_prog_2 <= sync_cal_in_prog_1;
         sync_cal_in_prog_3 <= sync_cal_in_prog_2;
         sync_cal_in_prog_4 <= sync_cal_in_prog_3;
         real_axifencereq_1 <= {4{real_axifencereq}};
         real_axifencereq_2 <= real_axifencereq_1;
         real_axifencereq_3 <= real_axifencereq_2;
         real_axifencereq_4 <= real_axifencereq_3;
         /* Avoid generating multiple interrupts from the same reset. Require the following conditions:
         1. Reset input is asserted
         2. axifencereq and cal_in_prog are both low (when the interrupt is acknowledged, hbm_only_reset_in_sync will go low)
         3. Previous cycle's reset input was low (starting a new reset request) OR holding an existing reset request */
         last_hbm_only_reset_int <= apply_hbm_rst;
         hbm_only_reset_in_sync <= apply_hbm_rst && !real_axifencereq && !real_cal_in_prog && (!last_hbm_only_reset_int || hbm_only_reset_in_sync);

         sync_ext_core_clk_locked_1 <= PHY_CONFIG_ENUM == "CONFIG_PHY_ONLY" ? 1'b1 : ext_core_clk_locked;
         if (DIAG_EXPORT_UIBPLL_LOCKED) begin
            sync_pll_locked_1 <= pll_locked_source;
            sync_pll_locked <= sync_pll_locked_1;
         end

         sync_asic_hbmcfg_ready <= ENABLE_C2F ? asic_hbmcfg_ready : 1'b0;
         sync_fpga_icm_reset_n <= PROT_MODE == "ASIC" ? fpga_icm_reset_n : 1'b0;
      end
   end
   wire [31:0] c2f_pio_out_port;
   wire [PORT_CAL_LAT_P_WIDTH-1:0] real_cal_lat;
   assign cal_sts = LOCAL_DIAG_ABSTRACT_PHY ? local_cal_success : sync_cal_sts;
   assign cal_in_prog = LOCAL_DIAG_ABSTRACT_PHY ? {4{!local_cal_success && !local_cal_fail}} : sync_cal_in_prog_4;
   assign axifencereq = LOCAL_DIAG_ABSTRACT_PHY ? 4'b0 : real_axifencereq_4;
   assign cal_lat = LOCAL_DIAG_ABSTRACT_PHY ? 0 : real_cal_lat;
   assign local_cal_success = LOCAL_DIAG_ABSTRACT_PHY ? fake_cal_success : (!cal_in_prog[0] && cal_sts);
   assign local_cal_fail = LOCAL_DIAG_ABSTRACT_PHY ? fake_cal_fail : (!cal_in_prog[0] && !cal_sts);
   // synthesis read_comments_as_HDL on
   // assign wmcrst_n_w = PHY_CONFIG_ENUM == "CONFIG_PHY_ONLY" ? cal_sts : (wmcrst_to_use & apply_tg_rst_n);
   // synthesis read_comments_as_HDL off
   // synthesis translate_off
   assign wmcrst_n_w = cal_sts;
   // synthesis translate_on
   generate
     if (DIAG_EXPORT_UIBPLL_LOCKED) begin
       assign pll_locked = sync_pll_locked;
     end
   endgenerate

   wire cfg_ptr_rst_b;
   assign cfg_ptr_rst_b = PHY_USE_HARD_CONTROLLER ? hbmc_ptr_rst_n_fake : cal_sts;
   wire ufiptrrst_n;
   assign ufiptrrst_n = (count > 10);

   wire [7:0] phy_clk_phs;
   wire [1:0] pll_loaden;

   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_0 = rdqs_t_0;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_1 = rdqs_t_1;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_2 = rdqs_t_2;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_3 = rdqs_t_3;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_4 = rdqs_t_4;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_5 = rdqs_t_5;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_6 = rdqs_t_6;
   wire [PORT_MEM_RDQS_T_WIDTH-1:0] tmp_rdqs_t_7 = rdqs_t_7;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_0 = rdqs_c_0;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_1 = rdqs_c_1;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_2 = rdqs_c_2;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_3 = rdqs_c_3;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_4 = rdqs_c_4;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_5 = rdqs_c_5;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_6 = rdqs_c_6;
   wire [PORT_MEM_RDQS_C_WIDTH-1:0] tmp_rdqs_c_7 = rdqs_c_7;
   wire tmp_aerr_0 = aerr_0;
   wire tmp_aerr_1 = aerr_1;
   wire tmp_aerr_2 = aerr_2;
   wire tmp_aerr_3 = aerr_3;
   wire tmp_aerr_4 = aerr_4;
   wire tmp_aerr_5 = aerr_5;
   wire tmp_aerr_6 = aerr_6;
   wire tmp_aerr_7 = aerr_7;

   wire            unused_2;

   wire ptr_rst_n, ptr_en, ptr_en_sync;
   /*wire [19:0] cal_addr;
   wire cal_clk;
   wire cal_rd;
   wire [31:0] cal_rddata;
   wire cal_wr;
   wire [31:0] cal_wrdata;*/
   wire cal_rdval;

   wire phy_update;
   wire phy_capture;
   wire phy_clr_n;
   wire ub48_capture;
   wire ub48_clr_n;
   wire ub48_update;
	wire		pri0_scan_clk;
	wire	 	pri0_scan_out;

   wire phy_scan_clk = pri0_scan_clk;
   wire phy_scan_out = pri0_scan_out;


   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(0)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(1)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(2)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(3)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(4)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(5)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(6)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(7)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(8)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(9)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(10)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(11)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(12)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(13)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(14)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(15)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(16)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(17)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(18)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(19)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(20)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(21)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(22)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(23)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(24)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(25)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(26)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(27)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(28)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(29)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(30)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(31)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(32)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(33)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(34)
   `ALTERA_ABSTRACT_UIB_TOP_UB48_WIRES(35)

   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_AXI_WIRES(4)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_AXI_WIRES(13)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_AXI_WIRES(22)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_AXI_WIRES(31)

   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(0 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(1 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(2 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(3 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(4 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(5 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(6 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(7 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(8 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(9 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(10)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(11)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(12)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(13)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(14)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(15)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(16)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(17)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(18)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(19)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(20)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(21)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(22)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(23)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(24)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(25)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(26)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(27)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(28)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(29)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(30)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(31)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(32)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(33)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(34)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UFI_WIRES(35)


   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(0 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(1 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(2 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(3 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(4 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(5 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(6 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(7 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(8 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(9 )
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(10)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(11)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(12)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(13)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(14)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(15)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(16)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(17)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(18)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(19)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(20)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(21)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(22)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(23)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(24)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(25)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(26)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(27)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(28)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(29)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(30)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(31)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(32)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(33)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(34)
   `ALTERA_ABSTRACT_UIB_TOP_DECL_UIBPHY_WIRES(35)

   wire  freeze_uib_ufi_test_ufi;
   wire   uibssm_iopll_lock2iohmc_ssm;
   wire  uibssm_iopll_lock2iohmc_ufi;
   wire  [47 :  0] ms_byp_out_ufi;
   wire [47 :  0] ms_byp_out_phy;
   wire  [47 :  0] ms_byp_in_phy;
   wire [47 :  0] ms_byp_in_ufi;
   wire  [31 :  0] f2c_pio_in_port_ufi;
   wire [31 :  0] f2c_pio_in_port_phy;
   wire  [31 :  0] c2f_pio_out_port_phy;
   wire  [31 :  0] c2f_pio_out_port_phy_mod = LOCAL_DIAG_ABSTRACT_PHY ? {cal_lat, cal_in_prog[0], cal_sts} : c2f_pio_out_port_phy;
   wire [31 :  0] c2f_pio_out_port_ufi;
   wire [ 1 :  0] uibssm_iopll_extclk_dft_ufi;
   wire   f2c_slave_clk_ufi;
   wire  f2c_slave_clk_ssm;
   wire  [31 :  0] f2c_slave_writedata_ufi;
   wire [31 :  0] f2c_slave_writedata_ssm;
   wire  [26 :  0] f2c_slave_address_ufi;
   wire [26 :  0] f2c_slave_address_ssm;
   wire   f2c_slave_write_ufi;
   wire  f2c_slave_write_ssm;
   wire   f2c_slave_read_ufi;
   wire  f2c_slave_read_ssm;
   wire  [ 3 :  0] f2c_slave_byteenable_ufi;
   wire [ 3 :  0] f2c_slave_byteenable_ssm;
   wire   f2c_slave_waitrequest_ssm;
   wire  f2c_slave_waitrequest_ufi;
   wire  [31 :  0] f2c_slave_readdata_ssm;
   wire [31 :  0] f2c_slave_readdata_ufi;
   wire   f2c_slave_readdatavalid_ssm;
   wire  f2c_slave_readdatavalid_ufi;
   wire  [ 3 :  0] f2c_irq_ufi;
   wire [ 3 :  0] f2c_irq_ssm;
   wire   c2f_master_clk_ufi;
   wire  c2f_master_clk_ssm;
   wire  [31 :  0] c2f_master_writedata_ssm;
   wire [31 :  0] c2f_master_writedata_ufi;
   wire  [15 :  0] c2f_master_address_ssm;
   wire [15 :  0] c2f_master_address_ufi;
   wire   c2f_master_write_ssm;
   wire  c2f_master_write_ufi;
   wire   c2f_master_read_ssm;
   wire  c2f_master_read_ufi;
   wire  [ 3 :  0] c2f_master_byteenable_ssm;
   wire [ 3 :  0] c2f_master_byteenable_ufi;
   wire   c2f_master_waitrequest_ufi;
   wire  c2f_master_waitrequest_ssm;
   wire  [31 :  0] c2f_master_readdata_ufi;
   wire [31 :  0] c2f_master_readdata_ssm;
   wire   c2f_master_readdatavalid_ufi;
   wire  c2f_master_readdatavalid_ssm;
   wire  soft_logic_reset_ufi;
   wire  ufi_nfrzdrv_ufi;
   wire [32 :  0] cnoc_in_data_o_ssm;
   wire [32 :  0] cnoc_out_data_i_ufi;
   wire  cnoc_out_clk_i_ufi;
   wire  cnoc_out_clk_n_i_ufi;
   wire  cnoc_out_por_i_ufi;
   wire  cnoc_out_por_n_i_ufi;
   wire  cnoc_out_warm_reset_n_i_ufi;
   wire  cnoc_out_valid_i_ufi;
   wire  cnoc_out_startofpacket_i_ufi;
   wire  cnoc_out_endofpacket_i_ufi;
   wire  cnoc_out_abort_i_ufi;
   wire  cnoc_out_interrupt_i_ufi;
   wire  cnoc_out_sync_i_ufi;
   wire  cnoc_in_warm_reset_n_o_ssm;
   wire  cnoc_in_abort_o_ssm;
   wire  cnoc_in_endofpacket_o_ssm;
   wire  cnoc_in_interrupt_o_ssm;
   wire  cnoc_in_startofpacket_o_ssm;
   wire  cnoc_in_valid_o_ssm;
   wire  cnoc_in_clk_o_ssm;
   wire  cnoc_in_clk_n_o_ssm;
   wire  cnoc_in_sync_o_ssm;
   wire  cnoc_in_por_n_o_ssm;
   wire  cnoc_in_por_o_ssm;
   wire [31 :  0] uibphy_scan_in_codec_phy;
   wire [31 :  0] uibphy_scan_out_codec_ufi;
   wire [47 :  0] uibphy_scan_in_ufi;
   wire [47 :  0] uibphy_scan_out_phy;
   wire  uibphy_scan_enable1_n_phy;
   wire   uibphy_atpg_clk_sel_n_ufi = 1'b1;
   wire  uibphy_atpg_clk_sel_n_phy;
   wire  uibphy_occ_enable_n_phy;
   wire  uibphy_compress_enable_n_phy;
   wire [ 1 :  0] uibphy_multi_mode_scan_n_phy;
   wire [ 9 :  0] uibphy_test_spare_out_ufi;
   wire [ 3 :  0] uibphy_test_spare_in_phy;
   wire  uibphy_ub48_testclk_phy;
   wire  uibphy_ro_enable_connect_from_core_phy;
   wire  uibphy_rokickstart_roreset_from_core_phy;
   wire [17 :  0] uibphy_rocount_to_counter_ufi;
   wire  uibphy_enable_max_bypass_delay_from_core_phy;
   wire  uibssm_beadbus_testclk_ssm;
   wire  uibssm_calbus_testclk_ssm;
   wire  uibssm_ub48_beadbus_testclk_ssm;
   wire   uibssm_atpg_mode_n_ufi = 1'b1;
   wire  uibssm_atpg_mode_n_ssm;
   wire  uibssm_pipeline_enable_n_ssm;
   wire  uibssm_test_reset_n_ssm;
   wire  uibssm_scan_enable0_n_ssm;
   wire  uibssm_scan_enable1_n_ssm;
   wire   uibssm_iopll_atpg_en_n_ufi = 1'b1;
   wire  uibssm_iopll_atpg_en_n_ssm;
   wire  uibssm_iopll_coreclkin_testclk_ssm;
   wire  uibssm_iopll_dprio_testclk_ssm;
   wire  uibssm_iopll_iocsr_testclk_ssm;
   wire  uibssm_iopll_nreset_ssm;
   wire  uibssm_iopll_pfden_ssm;
   wire  uibssm_iopll_test_pll_si_ssm;
   wire  uibssm_iocpa_pa_reset_n_ssm;
   wire  uibssm_cpa_testclk_ssm;
   wire  uibssm_iocpa_testin_coreclk_ssm;
   wire  sdm_osc_clk_uib_o_phy;
   wire   [  1 : 0] core_clk_u2f;
   wire  [  1 : 0] core_clk_f2u;
   wire  [1:0]           f2u_clk;
   wire            u2f_clk;
   wire   [  3 : 0] core_hbmc_clk;
   wire             cal_clk;

   wire             hbmc_early_reset_n;
   wire             hbmc_reset_n;
   wire             hbmc_rmfifo_reset_n;
   wire             uibssm_hbmc_early_reset_n;
   wire             uibssm_hbmc_reset_n;
   wire             uibssm_hbmc_rmfifo_reset_n;

   wire            hbmc_r_rclk;
   wire             hbmc_rscrst = 1'b0;
   wire   [  1 : 0] hbmc_rscin = 2'b0;
   wire  [  1 : 0] hbmc_rsout;
   wire             hbmc_fiso = 1'b0;
   wire             hbmc_rscen = 1'b0;

   wire  [ 31 : 0] hbmc_observation_sig0;
   wire  [ 31 : 0] hbmc_observation_sig1;
   wire  [ 31 : 0] hbmc_observation_sig2;
   wire  [ 31 : 0] hbmc_observation_sig3;
   wire  [ 31 : 0] nofifo_hbmc_observation_sig0;
   wire  [ 31 : 0] nofifo_hbmc_observation_sig1;
   wire  [ 31 : 0] nofifo_hbmc_observation_sig2;
   wire  [ 31 : 0] nofifo_hbmc_observation_sig3;

   wire            uibphy_scan_enable0_n_phy;
   wire            uibphy_atpg_mode_n_phy;
   wire             uibphy_atpg_mode_n_ufi = 1'b1;
   wire            uibphy_pipeline_enable_n_phy;
   wire            uibphy_calbus_testclk_phy;
   wire            uibphy_beadbus_testclk_phy;
   wire            hbmc_test_clock_phy;
   wire             hbmc_test_clock_ufi = 1'b0;
   wire   [  7 : 0] hbmc_clock_div2_enable;
   wire  [  7 : 0] hbmc_test_spare_out;
   wire [1099 : 0] hbmc_scan_out;

   wire             hbmc_mbist_tdi;
   wire             hbmc_mbist_tck;
   wire             hbmc_mbist_tms;
   wire             hbmc_mbist_trst_n;
   wire            hbmc_mbist_tdo;
   wire             hbmc_ram_dftclken;
   wire             hbmc_ram_masken;

   wire   [ 19 : 0] cal_addr;
   wire             cal_wr;
   wire   [ 31 : 0] cal_wrdata;
   wire             cal_rd;
   wire            cal_rd_val;
   wire  [ 31 : 0] cal_rddata;

   wire uibphy_uibssm_hbm_cattrip;

   wire uibphy_hbmc_cal_clk;
   wire [19:0] uibphy_hbmc_cal_addr;
   wire uibphy_hbmc_cal_wr;
   wire [31:0] uibphy_hbmc_cal_wrdata;
   wire uibphy_hbmc_cal_rd;
   wire hbmc_uibphy_cal_rdval;
   wire [31:0] hbmc_uibphy_cal_rddata;


   wire            h2u_scan_clk_out;
   wire            h2p_scan_clk_out;
   wire            h2u_scan_data_out;
   wire            h2u_capture_out;
   wire            h2u_update_out;
   wire            h2u_clr_n_out;
   wire            h2p_scan_data_out;

   wire  [7:0]     hbmc_intr;

   wire            ptr_en_sync_phy;
   wire             ptr_en_phy;
   wire             ptr_rst_n_phy;
   wire            ptr_rst_n_ufi;

   wire [47:0] mstack_rxdat_in;
   wire [47:0] mstack_rx_pdb;
   wire [47:0] mstack_txdatout;
   wire [47:0] mstack_txdatoutb;
   wire [47:0] mstack_oe_buf_tx;
   wire [47:0] xuibphy_ms_byp_in;
   wire [47:0] xuibphy_ms_byp_out;

   wire [8:0] dprio_pll_addr;
   wire  dprio_pll_clk;
   wire  dprio_pll_read;
   wire [7:0] dprio_pll_readdata;
   wire  dprio_pll_rst_n;
   wire  dprio_pll_write;
   wire [7:0] dprio_pll_writedata;

   wire [8:0] dprio_cpa_addr;
   wire  dprio_cpa_clk;
   wire  dprio_cpa_read;
   wire [7:0] dprio_cpa_readdata;
   wire  dprio_cpa_rst_n;
   wire  dprio_cpa_write;
   wire [7:0] dprio_cpa_writedata;

   wire uib_early_reset_n;
   wire uib_reset_n;
   wire cfg_ptr_rst_n;

   wire c2f_master_clk /* synthesis keep = 1 */;
   wire c2f_master_write;
   wire c2f_master_read;
   generate
      if ( ENABLE_C2F ) begin
         assign c2f_master_clk = c2f_master_clk_in; 
      end else begin
         assign c2f_master_clk = wmc_clk; 
      end
   endgenerate

   assign c2f_master_write_n = c2f_master_write;
   assign c2f_master_read_n = c2f_master_read;

   generate
      ////////////////////////////////////////////////////////////////////////////
      // PLL
      ////////////////////////////////////////////////////////////////////////////
      //For synthesis, always use the "real" module (altera_hbm_arch_nd_pll)
      // synthesis translate_off
      if (LOCAL_DIAG_FAST_SIM_PLL) begin : gen_fast_sim
         altera_hbm_arch_nd_pll_fast_sim # (
            .PLL_SIM_VCO_FREQ_PS                 (PLL_SIM_VCO_FREQ_PS),
            .PLL_SIM_PHYCLK_0_FREQ_PS            (PLL_SIM_PHYCLK_0_FREQ_PS),
            .PLL_SIM_PHYCLK_1_FREQ_PS            (PLL_SIM_PHYCLK_1_FREQ_PS),
            .PLL_SIM_PHY_CLK_VCO_PHASE_PS        (PLL_SIM_PHY_CLK_VCO_PHASE_PS)
         ) pll_inst (
            .*
         );
      end else begin : gen_normal
      // synthesis translate_on
         altera_hbm_arch_nd_pll_hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi pll_inst (
            .*
         );
      // synthesis translate_off
      end
      // synthesis translate_on


         if (PHY_USE_HARD_CONTROLLER) begin
            assign hbmc_early_reset_n = LOCAL_DIAG_ABSTRACT_PHY ? wmcrst_to_use : uibssm_hbmc_early_reset_n;
            assign hbmc_reset_n = LOCAL_DIAG_ABSTRACT_PHY ? hbmc_reset_n_fake : uibssm_hbmc_reset_n;
            assign hbmc_rmfifo_reset_n = LOCAL_DIAG_ABSTRACT_PHY ? hbmc_rmfifo_reset_n_fake : uibssm_hbmc_rmfifo_reset_n;
            assign ptr_en_phy = LOCAL_DIAG_ABSTRACT_PHY ? hbmc_ptr_en_fake : ptr_en;
            assign ptr_rst_n_phy = LOCAL_DIAG_ABSTRACT_PHY ? hbmc_ptr_rst_n_fake : ptr_rst_n;
            assign cfg_ptr_rst_n = LOCAL_DIAG_ABSTRACT_PHY ? cfg_ptr_rst_b : ptr_rst_n_ufi;
            assign clr_n_in = LOCAL_DIAG_ABSTRACT_PHY ? cfg_ptr_rst_b : h2u_clr_n_out;

            altera_hbm_arch_nd4h_ufi #(
               .PORT_UB48_GROUP_SDOUT0_WIDTH(PORT_UB48_GROUP_SDOUT0_WIDTH),
               .PORT_UB48_GROUP_SDOUT0_EN_WIDTH(PORT_UB48_GROUP_SDOUT0_EN_WIDTH),
               .PORT_UB48_GROUP_SDIN0_WIDTH(PORT_UB48_GROUP_SDIN0_WIDTH),
               .PORT_UB48_GROUP_SDIN0_EN_WIDTH(PORT_UB48_GROUP_SDIN0_EN_WIDTH),
               .PORT_UB48_GROUP_DDOUT0_WIDTH(PORT_UB48_GROUP_DDOUT0_WIDTH),
               .PORT_UB48_GROUP_DDOUT0_EN_WIDTH(PORT_UB48_GROUP_DDOUT0_EN_WIDTH),
               .PORT_UB48_GROUP_DDIN0_WIDTH(PORT_UB48_GROUP_DDIN0_WIDTH),
               .PORT_UB48_GROUP_DDIN0_EN_WIDTH(PORT_UB48_GROUP_DDIN0_EN_WIDTH),
               .PORT_UB48_GROUP_DDOUT1_WIDTH(PORT_UB48_GROUP_DDOUT1_WIDTH),
               .PORT_UB48_GROUP_DDOUT1_EN_WIDTH(PORT_UB48_GROUP_DDOUT1_EN_WIDTH),
               .PORT_UB48_GROUP_DDIN1_WIDTH(PORT_UB48_GROUP_DDIN1_WIDTH),
               .PORT_UB48_GROUP_DDIN1_EN_WIDTH(PORT_UB48_GROUP_DDIN1_EN_WIDTH),
               .PORT_UB48_RDEN_WIDTH(PORT_UB48_RDEN_WIDTH),
               .PORT_UB48_RD_VLD_WIDTH(PORT_UB48_RD_VLD_WIDTH),
               .PORT_UB48_REMAP_STS_WIDTH(PORT_UB48_REMAP_STS_WIDTH),

		         .PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH(PORT_UFI_AXI_EXTRA_AXDOUT0_P0_WIDTH),
               .PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH(PORT_UFI_AXI_EXTRA_AXDOUT0_P1_WIDTH),
               .PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH(PORT_UFI_AXI_EXTRA_AXDOUT1_P0_WIDTH),
               .PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH(PORT_UFI_AXI_EXTRA_AXDOUT1_P1_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT0_P0_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT0_P1_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT0_QOS_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT0_AP_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT1_P0_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT1_P1_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT1_QOS_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT1_AP_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT1_VLD_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT2_P0_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT2_P1_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT2_AP_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT2_QOS_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT3_P0_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT3_P1_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT3_QOS_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT3_AP_WIDTH),
               .PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH(PORT_UFI_AXI_EXTRA_ARDOUT3_VLD_WIDTH),
               .PORT_CAL_LAT_P_WIDTH(PORT_CAL_LAT_P_WIDTH),

               .HR_WUFI(HR_WUFI),
               .UFI_TOP(UFI_TOP),
               .PHY_USE_HARD_CONTROLLER(PHY_USE_HARD_CONTROLLER),
               .EXPORT_DFT(EXPORT_DFT),
               .SILICON_REV(SILICON_REV),
               .DIAG_ENABLE_JTAG_UART(DIAG_ENABLE_JTAG_UART),
               .ENABLE_C2F(ENABLE_C2F),
               .PHY_ONLY(PHY_CONFIG_ENUM == "CONFIG_PHY_ONLY" ? 1 : 0)
            ) ufi_inst (
              .*
            );

         altera_hbm_arch_nd_hbmc #(
            .SILICON_REV(SILICON_REV),
            .HBMC_MODE(HBMC_MODE),
            .HBMC_BB_INST0_A_CFG_DDEC_EN(HBMC_BB_INST0_A_CFG_DDEC_EN),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE0(HBMC_BB_INST0_A_CFG_DEC_TYPE0),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE1(HBMC_BB_INST0_A_CFG_DEC_TYPE1),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE2(HBMC_BB_INST0_A_CFG_DEC_TYPE2),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE3(HBMC_BB_INST0_A_CFG_DEC_TYPE3),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE4(HBMC_BB_INST0_A_CFG_DEC_TYPE4),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE5(HBMC_BB_INST0_A_CFG_DEC_TYPE5),
               .HBMC_BB_INST0_A_CFG_DEC_TYPE_INT(HBMC_BB_INST0_A_CFG_DEC_TYPE_INT),
            .HBMC_BB_INST0_A_CFG_HBMC_TIMEMOD(HBMC_BB_INST0_A_CFG_HBMC_TIMEMOD),
               .HBMC_BB_INST0_CFG_DBASE_ADDR(HBMC_BB_INST0_CFG_DBASE_ADDR),
            .HBMC_BB_INST0_CFG_DEC_ADDR0(HBMC_BB_INST0_CFG_DEC_ADDR0),
            .HBMC_BB_INST0_CFG_DEC_ADDR1(HBMC_BB_INST0_CFG_DEC_ADDR1),
            .HBMC_BB_INST0_CFG_DEC_ADDR2(HBMC_BB_INST0_CFG_DEC_ADDR2),
            .HBMC_BB_INST0_CFG_DEC_ADDR3(HBMC_BB_INST0_CFG_DEC_ADDR3),
            .HBMC_BB_INST0_CFG_DEC_ADDR4(HBMC_BB_INST0_CFG_DEC_ADDR4),
            .HBMC_BB_INST0_CFG_DEC_ADDR5(HBMC_BB_INST0_CFG_DEC_ADDR5),
            .HBMC_BB_INST0_CFG_DEC_ADDR_INT(HBMC_BB_INST0_CFG_DEC_ADDR_INT),
               .HBMC_BB_INST0_CFG_DEC_RD_DLY(HBMC_BB_INST0_CFG_DEC_RD_DLY),
               .HBMC_BB_INST0_CFG_DEC_SYNC_DLY(HBMC_BB_INST0_CFG_DEC_SYNC_DLY),
            .HBMC_BB_INST0_CFG_DLIMIT_ADDR(HBMC_BB_INST0_CFG_DLIMIT_ADDR),
            .HBMC_BB_INST1_A_CFG_DDEC_EN(HBMC_BB_INST1_A_CFG_DDEC_EN),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE0(HBMC_BB_INST1_A_CFG_DEC_TYPE0),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE1(HBMC_BB_INST1_A_CFG_DEC_TYPE1),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE2(HBMC_BB_INST1_A_CFG_DEC_TYPE2),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE3(HBMC_BB_INST1_A_CFG_DEC_TYPE3),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE4(HBMC_BB_INST1_A_CFG_DEC_TYPE4),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE5(HBMC_BB_INST1_A_CFG_DEC_TYPE5),
               .HBMC_BB_INST1_A_CFG_DEC_TYPE_INT(HBMC_BB_INST1_A_CFG_DEC_TYPE_INT),
            .HBMC_BB_INST1_A_CFG_HBMC_TIMEMOD(HBMC_BB_INST1_A_CFG_HBMC_TIMEMOD),
               .HBMC_BB_INST1_CFG_DBASE_ADDR(HBMC_BB_INST1_CFG_DBASE_ADDR),
            .HBMC_BB_INST1_CFG_DEC_ADDR0(HBMC_BB_INST1_CFG_DEC_ADDR0),
            .HBMC_BB_INST1_CFG_DEC_ADDR1(HBMC_BB_INST1_CFG_DEC_ADDR1),
            .HBMC_BB_INST1_CFG_DEC_ADDR2(HBMC_BB_INST1_CFG_DEC_ADDR2),
            .HBMC_BB_INST1_CFG_DEC_ADDR3(HBMC_BB_INST1_CFG_DEC_ADDR3),
            .HBMC_BB_INST1_CFG_DEC_ADDR4(HBMC_BB_INST1_CFG_DEC_ADDR4),
            .HBMC_BB_INST1_CFG_DEC_ADDR5(HBMC_BB_INST1_CFG_DEC_ADDR5),
            .HBMC_BB_INST1_CFG_DEC_ADDR_INT(HBMC_BB_INST1_CFG_DEC_ADDR_INT),
               .HBMC_BB_INST1_CFG_DEC_RD_DLY(HBMC_BB_INST1_CFG_DEC_RD_DLY),
               .HBMC_BB_INST1_CFG_DEC_SYNC_DLY(HBMC_BB_INST1_CFG_DEC_SYNC_DLY),
            .HBMC_BB_INST1_CFG_DLIMIT_ADDR(HBMC_BB_INST1_CFG_DLIMIT_ADDR),
            .HBMC_BB_INST2_A_CFG_DDEC_EN(HBMC_BB_INST2_A_CFG_DDEC_EN),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE0(HBMC_BB_INST2_A_CFG_DEC_TYPE0),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE1(HBMC_BB_INST2_A_CFG_DEC_TYPE1),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE2(HBMC_BB_INST2_A_CFG_DEC_TYPE2),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE3(HBMC_BB_INST2_A_CFG_DEC_TYPE3),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE4(HBMC_BB_INST2_A_CFG_DEC_TYPE4),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE5(HBMC_BB_INST2_A_CFG_DEC_TYPE5),
               .HBMC_BB_INST2_A_CFG_DEC_TYPE_INT(HBMC_BB_INST2_A_CFG_DEC_TYPE_INT),
            .HBMC_BB_INST2_A_CFG_HBMC_TIMEMOD(HBMC_BB_INST2_A_CFG_HBMC_TIMEMOD),
               .HBMC_BB_INST2_CFG_DBASE_ADDR(HBMC_BB_INST2_CFG_DBASE_ADDR),
            .HBMC_BB_INST2_CFG_DEC_ADDR0(HBMC_BB_INST2_CFG_DEC_ADDR0),
            .HBMC_BB_INST2_CFG_DEC_ADDR1(HBMC_BB_INST2_CFG_DEC_ADDR1),
            .HBMC_BB_INST2_CFG_DEC_ADDR2(HBMC_BB_INST2_CFG_DEC_ADDR2),
            .HBMC_BB_INST2_CFG_DEC_ADDR3(HBMC_BB_INST2_CFG_DEC_ADDR3),
            .HBMC_BB_INST2_CFG_DEC_ADDR4(HBMC_BB_INST2_CFG_DEC_ADDR4),
            .HBMC_BB_INST2_CFG_DEC_ADDR5(HBMC_BB_INST2_CFG_DEC_ADDR5),
            .HBMC_BB_INST2_CFG_DEC_ADDR_INT(HBMC_BB_INST2_CFG_DEC_ADDR_INT),
               .HBMC_BB_INST2_CFG_DEC_RD_DLY(HBMC_BB_INST2_CFG_DEC_RD_DLY),
               .HBMC_BB_INST2_CFG_DEC_SYNC_DLY(HBMC_BB_INST2_CFG_DEC_SYNC_DLY),
            .HBMC_BB_INST2_CFG_DLIMIT_ADDR(HBMC_BB_INST2_CFG_DLIMIT_ADDR),
            .HBMC_BB_INST3_A_CFG_DDEC_EN(HBMC_BB_INST3_A_CFG_DDEC_EN),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE0(HBMC_BB_INST3_A_CFG_DEC_TYPE0),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE1(HBMC_BB_INST3_A_CFG_DEC_TYPE1),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE2(HBMC_BB_INST3_A_CFG_DEC_TYPE2),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE3(HBMC_BB_INST3_A_CFG_DEC_TYPE3),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE4(HBMC_BB_INST3_A_CFG_DEC_TYPE4),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE5(HBMC_BB_INST3_A_CFG_DEC_TYPE5),
               .HBMC_BB_INST3_A_CFG_DEC_TYPE_INT(HBMC_BB_INST3_A_CFG_DEC_TYPE_INT),
            .HBMC_BB_INST3_A_CFG_HBMC_TIMEMOD(HBMC_BB_INST3_A_CFG_HBMC_TIMEMOD),
               .HBMC_BB_INST3_CFG_DBASE_ADDR(HBMC_BB_INST3_CFG_DBASE_ADDR),
            .HBMC_BB_INST3_CFG_DEC_ADDR0(HBMC_BB_INST3_CFG_DEC_ADDR0),
            .HBMC_BB_INST3_CFG_DEC_ADDR1(HBMC_BB_INST3_CFG_DEC_ADDR1),
            .HBMC_BB_INST3_CFG_DEC_ADDR2(HBMC_BB_INST3_CFG_DEC_ADDR2),
            .HBMC_BB_INST3_CFG_DEC_ADDR3(HBMC_BB_INST3_CFG_DEC_ADDR3),
            .HBMC_BB_INST3_CFG_DEC_ADDR4(HBMC_BB_INST3_CFG_DEC_ADDR4),
            .HBMC_BB_INST3_CFG_DEC_ADDR5(HBMC_BB_INST3_CFG_DEC_ADDR5),
            .HBMC_BB_INST3_CFG_DEC_ADDR_INT(HBMC_BB_INST3_CFG_DEC_ADDR_INT),
               .HBMC_BB_INST3_CFG_DEC_RD_DLY(HBMC_BB_INST3_CFG_DEC_RD_DLY),
               .HBMC_BB_INST3_CFG_DEC_SYNC_DLY(HBMC_BB_INST3_CFG_DEC_SYNC_DLY),
            .HBMC_BB_INST3_CFG_DLIMIT_ADDR(HBMC_BB_INST3_CFG_DLIMIT_ADDR),
            .HBMC_PTR_EN_PHY(HBMC_PTR_EN_PHY),
            .HBMC_PTR_RST_N_PHY(HBMC_PTR_RST_N_PHY),
   .HBMC_CH0_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH0_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH1_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH1_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH2_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH2_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH3_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH3_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH4_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH4_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH5_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH5_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH6_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH6_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH7_CFG_HBMC_PC0_SCR_SEEDSEL(HBMC_CH7_CFG_HBMC_PC0_SCR_SEEDSEL),
   .HBMC_CH0_CFG_HBMC_PC0_SCR_EN(HBMC_CH0_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH1_CFG_HBMC_PC0_SCR_EN(HBMC_CH1_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH2_CFG_HBMC_PC0_SCR_EN(HBMC_CH2_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH3_CFG_HBMC_PC0_SCR_EN(HBMC_CH3_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH4_CFG_HBMC_PC0_SCR_EN(HBMC_CH4_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH5_CFG_HBMC_PC0_SCR_EN(HBMC_CH5_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH6_CFG_HBMC_PC0_SCR_EN(HBMC_CH6_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH7_CFG_HBMC_PC0_SCR_EN(HBMC_CH7_CFG_HBMC_PC0_SCR_EN),
   .HBMC_CH0_CFG_HBMC_PC0_FAW(HBMC_CH0_CFG_HBMC_PC0_FAW),
   .HBMC_CH1_CFG_HBMC_PC0_FAW(HBMC_CH1_CFG_HBMC_PC0_FAW),
   .HBMC_CH2_CFG_HBMC_PC0_FAW(HBMC_CH2_CFG_HBMC_PC0_FAW),
   .HBMC_CH3_CFG_HBMC_PC0_FAW(HBMC_CH3_CFG_HBMC_PC0_FAW),
   .HBMC_CH4_CFG_HBMC_PC0_FAW(HBMC_CH4_CFG_HBMC_PC0_FAW),
   .HBMC_CH5_CFG_HBMC_PC0_FAW(HBMC_CH5_CFG_HBMC_PC0_FAW),
   .HBMC_CH6_CFG_HBMC_PC0_FAW(HBMC_CH6_CFG_HBMC_PC0_FAW),
   .HBMC_CH7_CFG_HBMC_PC0_FAW(HBMC_CH7_CFG_HBMC_PC0_FAW),
   .HBMC_CH0_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH0_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH1_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH1_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH2_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH2_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH3_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH3_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH4_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH4_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH5_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH5_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH6_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH6_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH7_CFG_HBMC_PC0_FIW_SHORT(HBMC_CH7_CFG_HBMC_PC0_FIW_SHORT),
   .HBMC_CH0_CFG_HBMC_PC0_ATI(HBMC_CH0_CFG_HBMC_PC0_ATI),
   .HBMC_CH1_CFG_HBMC_PC0_ATI(HBMC_CH1_CFG_HBMC_PC0_ATI),
   .HBMC_CH2_CFG_HBMC_PC0_ATI(HBMC_CH2_CFG_HBMC_PC0_ATI),
   .HBMC_CH3_CFG_HBMC_PC0_ATI(HBMC_CH3_CFG_HBMC_PC0_ATI),
   .HBMC_CH4_CFG_HBMC_PC0_ATI(HBMC_CH4_CFG_HBMC_PC0_ATI),
   .HBMC_CH5_CFG_HBMC_PC0_ATI(HBMC_CH5_CFG_HBMC_PC0_ATI),
   .HBMC_CH6_CFG_HBMC_PC0_ATI(HBMC_CH6_CFG_HBMC_PC0_ATI),
   .HBMC_CH7_CFG_HBMC_PC0_ATI(HBMC_CH7_CFG_HBMC_PC0_ATI),
   .HBMC_CH0_CFG_HBMC_PC0_ITI(HBMC_CH0_CFG_HBMC_PC0_ITI),
   .HBMC_CH1_CFG_HBMC_PC0_ITI(HBMC_CH1_CFG_HBMC_PC0_ITI),
   .HBMC_CH2_CFG_HBMC_PC0_ITI(HBMC_CH2_CFG_HBMC_PC0_ITI),
   .HBMC_CH3_CFG_HBMC_PC0_ITI(HBMC_CH3_CFG_HBMC_PC0_ITI),
   .HBMC_CH4_CFG_HBMC_PC0_ITI(HBMC_CH4_CFG_HBMC_PC0_ITI),
   .HBMC_CH5_CFG_HBMC_PC0_ITI(HBMC_CH5_CFG_HBMC_PC0_ITI),
   .HBMC_CH6_CFG_HBMC_PC0_ITI(HBMC_CH6_CFG_HBMC_PC0_ITI),
   .HBMC_CH7_CFG_HBMC_PC0_ITI(HBMC_CH7_CFG_HBMC_PC0_ITI),
   .HBMC_CH0_CFG_HBMC_PC0_ATA(HBMC_CH0_CFG_HBMC_PC0_ATA),
   .HBMC_CH1_CFG_HBMC_PC0_ATA(HBMC_CH1_CFG_HBMC_PC0_ATA),
   .HBMC_CH2_CFG_HBMC_PC0_ATA(HBMC_CH2_CFG_HBMC_PC0_ATA),
   .HBMC_CH3_CFG_HBMC_PC0_ATA(HBMC_CH3_CFG_HBMC_PC0_ATA),
   .HBMC_CH4_CFG_HBMC_PC0_ATA(HBMC_CH4_CFG_HBMC_PC0_ATA),
   .HBMC_CH5_CFG_HBMC_PC0_ATA(HBMC_CH5_CFG_HBMC_PC0_ATA),
   .HBMC_CH6_CFG_HBMC_PC0_ATA(HBMC_CH6_CFG_HBMC_PC0_ATA),
   .HBMC_CH7_CFG_HBMC_PC0_ATA(HBMC_CH7_CFG_HBMC_PC0_ATA),
   .HBMC_CH0_CFG_HBMC_PC0_ITA(HBMC_CH0_CFG_HBMC_PC0_ITA),
   .HBMC_CH1_CFG_HBMC_PC0_ITA(HBMC_CH1_CFG_HBMC_PC0_ITA),
   .HBMC_CH2_CFG_HBMC_PC0_ITA(HBMC_CH2_CFG_HBMC_PC0_ITA),
   .HBMC_CH3_CFG_HBMC_PC0_ITA(HBMC_CH3_CFG_HBMC_PC0_ITA),
   .HBMC_CH4_CFG_HBMC_PC0_ITA(HBMC_CH4_CFG_HBMC_PC0_ITA),
   .HBMC_CH5_CFG_HBMC_PC0_ITA(HBMC_CH5_CFG_HBMC_PC0_ITA),
   .HBMC_CH6_CFG_HBMC_PC0_ITA(HBMC_CH6_CFG_HBMC_PC0_ITA),
   .HBMC_CH7_CFG_HBMC_PC0_ITA(HBMC_CH7_CFG_HBMC_PC0_ITA),
   .HBMC_CH0_CFG_HBMC_PC0_ITA_DLY(HBMC_CH0_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH1_CFG_HBMC_PC0_ITA_DLY(HBMC_CH1_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH2_CFG_HBMC_PC0_ITA_DLY(HBMC_CH2_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH3_CFG_HBMC_PC0_ITA_DLY(HBMC_CH3_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH4_CFG_HBMC_PC0_ITA_DLY(HBMC_CH4_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH5_CFG_HBMC_PC0_ITA_DLY(HBMC_CH5_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH6_CFG_HBMC_PC0_ITA_DLY(HBMC_CH6_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH7_CFG_HBMC_PC0_ITA_DLY(HBMC_CH7_CFG_HBMC_PC0_ITA_DLY),
   .HBMC_CH0_CFG_HBMC_PC0_ATP(HBMC_CH0_CFG_HBMC_PC0_ATP),
   .HBMC_CH1_CFG_HBMC_PC0_ATP(HBMC_CH1_CFG_HBMC_PC0_ATP),
   .HBMC_CH2_CFG_HBMC_PC0_ATP(HBMC_CH2_CFG_HBMC_PC0_ATP),
   .HBMC_CH3_CFG_HBMC_PC0_ATP(HBMC_CH3_CFG_HBMC_PC0_ATP),
   .HBMC_CH4_CFG_HBMC_PC0_ATP(HBMC_CH4_CFG_HBMC_PC0_ATP),
   .HBMC_CH5_CFG_HBMC_PC0_ATP(HBMC_CH5_CFG_HBMC_PC0_ATP),
   .HBMC_CH6_CFG_HBMC_PC0_ATP(HBMC_CH6_CFG_HBMC_PC0_ATP),
   .HBMC_CH7_CFG_HBMC_PC0_ATP(HBMC_CH7_CFG_HBMC_PC0_ATP),
   .HBMC_CH0_CFG_HBMC_PC0_ATR(HBMC_CH0_CFG_HBMC_PC0_ATR),
   .HBMC_CH1_CFG_HBMC_PC0_ATR(HBMC_CH1_CFG_HBMC_PC0_ATR),
   .HBMC_CH2_CFG_HBMC_PC0_ATR(HBMC_CH2_CFG_HBMC_PC0_ATR),
   .HBMC_CH3_CFG_HBMC_PC0_ATR(HBMC_CH3_CFG_HBMC_PC0_ATR),
   .HBMC_CH4_CFG_HBMC_PC0_ATR(HBMC_CH4_CFG_HBMC_PC0_ATR),
   .HBMC_CH5_CFG_HBMC_PC0_ATR(HBMC_CH5_CFG_HBMC_PC0_ATR),
   .HBMC_CH6_CFG_HBMC_PC0_ATR(HBMC_CH6_CFG_HBMC_PC0_ATR),
   .HBMC_CH7_CFG_HBMC_PC0_ATR(HBMC_CH7_CFG_HBMC_PC0_ATR),
   .HBMC_CH0_CFG_HBMC_PC0_ITR(HBMC_CH0_CFG_HBMC_PC0_ITR),
   .HBMC_CH1_CFG_HBMC_PC0_ITR(HBMC_CH1_CFG_HBMC_PC0_ITR),
   .HBMC_CH2_CFG_HBMC_PC0_ITR(HBMC_CH2_CFG_HBMC_PC0_ITR),
   .HBMC_CH3_CFG_HBMC_PC0_ITR(HBMC_CH3_CFG_HBMC_PC0_ITR),
   .HBMC_CH4_CFG_HBMC_PC0_ITR(HBMC_CH4_CFG_HBMC_PC0_ITR),
   .HBMC_CH5_CFG_HBMC_PC0_ITR(HBMC_CH5_CFG_HBMC_PC0_ITR),
   .HBMC_CH6_CFG_HBMC_PC0_ITR(HBMC_CH6_CFG_HBMC_PC0_ITR),
   .HBMC_CH7_CFG_HBMC_PC0_ITR(HBMC_CH7_CFG_HBMC_PC0_ITR),
   .HBMC_CH0_CFG_HBMC_PC0_ATW(HBMC_CH0_CFG_HBMC_PC0_ATW),
   .HBMC_CH1_CFG_HBMC_PC0_ATW(HBMC_CH1_CFG_HBMC_PC0_ATW),
   .HBMC_CH2_CFG_HBMC_PC0_ATW(HBMC_CH2_CFG_HBMC_PC0_ATW),
   .HBMC_CH3_CFG_HBMC_PC0_ATW(HBMC_CH3_CFG_HBMC_PC0_ATW),
   .HBMC_CH4_CFG_HBMC_PC0_ATW(HBMC_CH4_CFG_HBMC_PC0_ATW),
   .HBMC_CH5_CFG_HBMC_PC0_ATW(HBMC_CH5_CFG_HBMC_PC0_ATW),
   .HBMC_CH6_CFG_HBMC_PC0_ATW(HBMC_CH6_CFG_HBMC_PC0_ATW),
   .HBMC_CH7_CFG_HBMC_PC0_ATW(HBMC_CH7_CFG_HBMC_PC0_ATW),
   .HBMC_CH0_CFG_HBMC_PC0_ITW(HBMC_CH0_CFG_HBMC_PC0_ITW),
   .HBMC_CH1_CFG_HBMC_PC0_ITW(HBMC_CH1_CFG_HBMC_PC0_ITW),
   .HBMC_CH2_CFG_HBMC_PC0_ITW(HBMC_CH2_CFG_HBMC_PC0_ITW),
   .HBMC_CH3_CFG_HBMC_PC0_ITW(HBMC_CH3_CFG_HBMC_PC0_ITW),
   .HBMC_CH4_CFG_HBMC_PC0_ITW(HBMC_CH4_CFG_HBMC_PC0_ITW),
   .HBMC_CH5_CFG_HBMC_PC0_ITW(HBMC_CH5_CFG_HBMC_PC0_ITW),
   .HBMC_CH6_CFG_HBMC_PC0_ITW(HBMC_CH6_CFG_HBMC_PC0_ITW),
   .HBMC_CH7_CFG_HBMC_PC0_ITW(HBMC_CH7_CFG_HBMC_PC0_ITW),
   .HBMC_CH0_CFG_HBMC_PC0_PTA(HBMC_CH0_CFG_HBMC_PC0_PTA),
   .HBMC_CH1_CFG_HBMC_PC0_PTA(HBMC_CH1_CFG_HBMC_PC0_PTA),
   .HBMC_CH2_CFG_HBMC_PC0_PTA(HBMC_CH2_CFG_HBMC_PC0_PTA),
   .HBMC_CH3_CFG_HBMC_PC0_PTA(HBMC_CH3_CFG_HBMC_PC0_PTA),
   .HBMC_CH4_CFG_HBMC_PC0_PTA(HBMC_CH4_CFG_HBMC_PC0_PTA),
   .HBMC_CH5_CFG_HBMC_PC0_PTA(HBMC_CH5_CFG_HBMC_PC0_PTA),
   .HBMC_CH6_CFG_HBMC_PC0_PTA(HBMC_CH6_CFG_HBMC_PC0_PTA),
   .HBMC_CH7_CFG_HBMC_PC0_PTA(HBMC_CH7_CFG_HBMC_PC0_PTA),
   .HBMC_CH0_CFG_HBMC_PC0_RTI(HBMC_CH0_CFG_HBMC_PC0_RTI),
   .HBMC_CH1_CFG_HBMC_PC0_RTI(HBMC_CH1_CFG_HBMC_PC0_RTI),
   .HBMC_CH2_CFG_HBMC_PC0_RTI(HBMC_CH2_CFG_HBMC_PC0_RTI),
   .HBMC_CH3_CFG_HBMC_PC0_RTI(HBMC_CH3_CFG_HBMC_PC0_RTI),
   .HBMC_CH4_CFG_HBMC_PC0_RTI(HBMC_CH4_CFG_HBMC_PC0_RTI),
   .HBMC_CH5_CFG_HBMC_PC0_RTI(HBMC_CH5_CFG_HBMC_PC0_RTI),
   .HBMC_CH6_CFG_HBMC_PC0_RTI(HBMC_CH6_CFG_HBMC_PC0_RTI),
   .HBMC_CH7_CFG_HBMC_PC0_RTI(HBMC_CH7_CFG_HBMC_PC0_RTI),
   .HBMC_CH0_CFG_HBMC_PC0_WTI(HBMC_CH0_CFG_HBMC_PC0_WTI),
   .HBMC_CH1_CFG_HBMC_PC0_WTI(HBMC_CH1_CFG_HBMC_PC0_WTI),
   .HBMC_CH2_CFG_HBMC_PC0_WTI(HBMC_CH2_CFG_HBMC_PC0_WTI),
   .HBMC_CH3_CFG_HBMC_PC0_WTI(HBMC_CH3_CFG_HBMC_PC0_WTI),
   .HBMC_CH4_CFG_HBMC_PC0_WTI(HBMC_CH4_CFG_HBMC_PC0_WTI),
   .HBMC_CH5_CFG_HBMC_PC0_WTI(HBMC_CH5_CFG_HBMC_PC0_WTI),
   .HBMC_CH6_CFG_HBMC_PC0_WTI(HBMC_CH6_CFG_HBMC_PC0_WTI),
   .HBMC_CH7_CFG_HBMC_PC0_WTI(HBMC_CH7_CFG_HBMC_PC0_WTI),
   .HBMC_CH0_CFG_HBMC_PC0_RTA(HBMC_CH0_CFG_HBMC_PC0_RTA),
   .HBMC_CH1_CFG_HBMC_PC0_RTA(HBMC_CH1_CFG_HBMC_PC0_RTA),
   .HBMC_CH2_CFG_HBMC_PC0_RTA(HBMC_CH2_CFG_HBMC_PC0_RTA),
   .HBMC_CH3_CFG_HBMC_PC0_RTA(HBMC_CH3_CFG_HBMC_PC0_RTA),
   .HBMC_CH4_CFG_HBMC_PC0_RTA(HBMC_CH4_CFG_HBMC_PC0_RTA),
   .HBMC_CH5_CFG_HBMC_PC0_RTA(HBMC_CH5_CFG_HBMC_PC0_RTA),
   .HBMC_CH6_CFG_HBMC_PC0_RTA(HBMC_CH6_CFG_HBMC_PC0_RTA),
   .HBMC_CH7_CFG_HBMC_PC0_RTA(HBMC_CH7_CFG_HBMC_PC0_RTA),
   .HBMC_CH0_CFG_HBMC_PC0_WTA(HBMC_CH0_CFG_HBMC_PC0_WTA),
   .HBMC_CH1_CFG_HBMC_PC0_WTA(HBMC_CH1_CFG_HBMC_PC0_WTA),
   .HBMC_CH2_CFG_HBMC_PC0_WTA(HBMC_CH2_CFG_HBMC_PC0_WTA),
   .HBMC_CH3_CFG_HBMC_PC0_WTA(HBMC_CH3_CFG_HBMC_PC0_WTA),
   .HBMC_CH4_CFG_HBMC_PC0_WTA(HBMC_CH4_CFG_HBMC_PC0_WTA),
   .HBMC_CH5_CFG_HBMC_PC0_WTA(HBMC_CH5_CFG_HBMC_PC0_WTA),
   .HBMC_CH6_CFG_HBMC_PC0_WTA(HBMC_CH6_CFG_HBMC_PC0_WTA),
   .HBMC_CH7_CFG_HBMC_PC0_WTA(HBMC_CH7_CFG_HBMC_PC0_WTA),
   .HBMC_CH0_CFG_HBMC_PC0_ATA_DBG(HBMC_CH0_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH1_CFG_HBMC_PC0_ATA_DBG(HBMC_CH1_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH2_CFG_HBMC_PC0_ATA_DBG(HBMC_CH2_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH3_CFG_HBMC_PC0_ATA_DBG(HBMC_CH3_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH4_CFG_HBMC_PC0_ATA_DBG(HBMC_CH4_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH5_CFG_HBMC_PC0_ATA_DBG(HBMC_CH5_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH6_CFG_HBMC_PC0_ATA_DBG(HBMC_CH6_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH7_CFG_HBMC_PC0_ATA_DBG(HBMC_CH7_CFG_HBMC_PC0_ATA_DBG),
   .HBMC_CH0_CFG_HBMC_PC0_ATI_DBG(HBMC_CH0_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH1_CFG_HBMC_PC0_ATI_DBG(HBMC_CH1_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH2_CFG_HBMC_PC0_ATI_DBG(HBMC_CH2_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH3_CFG_HBMC_PC0_ATI_DBG(HBMC_CH3_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH4_CFG_HBMC_PC0_ATI_DBG(HBMC_CH4_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH5_CFG_HBMC_PC0_ATI_DBG(HBMC_CH5_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH6_CFG_HBMC_PC0_ATI_DBG(HBMC_CH6_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH7_CFG_HBMC_PC0_ATI_DBG(HBMC_CH7_CFG_HBMC_PC0_ATI_DBG),
   .HBMC_CH0_CFG_HBMC_PC0_ITA_DBG(HBMC_CH0_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH1_CFG_HBMC_PC0_ITA_DBG(HBMC_CH1_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH2_CFG_HBMC_PC0_ITA_DBG(HBMC_CH2_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH3_CFG_HBMC_PC0_ITA_DBG(HBMC_CH3_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH4_CFG_HBMC_PC0_ITA_DBG(HBMC_CH4_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH5_CFG_HBMC_PC0_ITA_DBG(HBMC_CH5_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH6_CFG_HBMC_PC0_ITA_DBG(HBMC_CH6_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH7_CFG_HBMC_PC0_ITA_DBG(HBMC_CH7_CFG_HBMC_PC0_ITA_DBG),
   .HBMC_CH0_CFG_HBMC_PC0_ITI_DBG(HBMC_CH0_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH1_CFG_HBMC_PC0_ITI_DBG(HBMC_CH1_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH2_CFG_HBMC_PC0_ITI_DBG(HBMC_CH2_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH3_CFG_HBMC_PC0_ITI_DBG(HBMC_CH3_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH4_CFG_HBMC_PC0_ITI_DBG(HBMC_CH4_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH5_CFG_HBMC_PC0_ITI_DBG(HBMC_CH5_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH6_CFG_HBMC_PC0_ITI_DBG(HBMC_CH6_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH7_CFG_HBMC_PC0_ITI_DBG(HBMC_CH7_CFG_HBMC_PC0_ITI_DBG),
   .HBMC_CH0_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH0_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH1_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH1_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH2_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH2_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH3_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH3_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH4_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH4_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH5_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH5_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH6_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH6_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH7_CFG_HBMC_PC0_RTRWTW_DBG(HBMC_CH7_CFG_HBMC_PC0_RTRWTW_DBG),
   .HBMC_CH0_CFG_HBMC_PC0_WTR_DBG(HBMC_CH0_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH1_CFG_HBMC_PC0_WTR_DBG(HBMC_CH1_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH2_CFG_HBMC_PC0_WTR_DBG(HBMC_CH2_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH3_CFG_HBMC_PC0_WTR_DBG(HBMC_CH3_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH4_CFG_HBMC_PC0_WTR_DBG(HBMC_CH4_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH5_CFG_HBMC_PC0_WTR_DBG(HBMC_CH5_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH6_CFG_HBMC_PC0_WTR_DBG(HBMC_CH6_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH7_CFG_HBMC_PC0_WTR_DBG(HBMC_CH7_CFG_HBMC_PC0_WTR_DBG),
   .HBMC_CH0_CFG_HBMC_PC0_RTW(HBMC_CH0_CFG_HBMC_PC0_RTW),
   .HBMC_CH1_CFG_HBMC_PC0_RTW(HBMC_CH1_CFG_HBMC_PC0_RTW),
   .HBMC_CH2_CFG_HBMC_PC0_RTW(HBMC_CH2_CFG_HBMC_PC0_RTW),
   .HBMC_CH3_CFG_HBMC_PC0_RTW(HBMC_CH3_CFG_HBMC_PC0_RTW),
   .HBMC_CH4_CFG_HBMC_PC0_RTW(HBMC_CH4_CFG_HBMC_PC0_RTW),
   .HBMC_CH5_CFG_HBMC_PC0_RTW(HBMC_CH5_CFG_HBMC_PC0_RTW),
   .HBMC_CH6_CFG_HBMC_PC0_RTW(HBMC_CH6_CFG_HBMC_PC0_RTW),
   .HBMC_CH7_CFG_HBMC_PC0_RTW(HBMC_CH7_CFG_HBMC_PC0_RTW),
   .HBMC_CH0_CFG_HBMC_PC0_ATA_SBG(HBMC_CH0_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH1_CFG_HBMC_PC0_ATA_SBG(HBMC_CH1_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH2_CFG_HBMC_PC0_ATA_SBG(HBMC_CH2_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH3_CFG_HBMC_PC0_ATA_SBG(HBMC_CH3_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH4_CFG_HBMC_PC0_ATA_SBG(HBMC_CH4_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH5_CFG_HBMC_PC0_ATA_SBG(HBMC_CH5_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH6_CFG_HBMC_PC0_ATA_SBG(HBMC_CH6_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH7_CFG_HBMC_PC0_ATA_SBG(HBMC_CH7_CFG_HBMC_PC0_ATA_SBG),
   .HBMC_CH0_CFG_HBMC_PC0_ATI_SBG(HBMC_CH0_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH1_CFG_HBMC_PC0_ATI_SBG(HBMC_CH1_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH2_CFG_HBMC_PC0_ATI_SBG(HBMC_CH2_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH3_CFG_HBMC_PC0_ATI_SBG(HBMC_CH3_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH4_CFG_HBMC_PC0_ATI_SBG(HBMC_CH4_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH5_CFG_HBMC_PC0_ATI_SBG(HBMC_CH5_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH6_CFG_HBMC_PC0_ATI_SBG(HBMC_CH6_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH7_CFG_HBMC_PC0_ATI_SBG(HBMC_CH7_CFG_HBMC_PC0_ATI_SBG),
   .HBMC_CH0_CFG_HBMC_PC0_ITA_SBG(HBMC_CH0_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH1_CFG_HBMC_PC0_ITA_SBG(HBMC_CH1_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH2_CFG_HBMC_PC0_ITA_SBG(HBMC_CH2_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH3_CFG_HBMC_PC0_ITA_SBG(HBMC_CH3_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH4_CFG_HBMC_PC0_ITA_SBG(HBMC_CH4_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH5_CFG_HBMC_PC0_ITA_SBG(HBMC_CH5_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH6_CFG_HBMC_PC0_ITA_SBG(HBMC_CH6_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH7_CFG_HBMC_PC0_ITA_SBG(HBMC_CH7_CFG_HBMC_PC0_ITA_SBG),
   .HBMC_CH0_CFG_HBMC_PC0_ITI_SBG(HBMC_CH0_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH1_CFG_HBMC_PC0_ITI_SBG(HBMC_CH1_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH2_CFG_HBMC_PC0_ITI_SBG(HBMC_CH2_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH3_CFG_HBMC_PC0_ITI_SBG(HBMC_CH3_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH4_CFG_HBMC_PC0_ITI_SBG(HBMC_CH4_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH5_CFG_HBMC_PC0_ITI_SBG(HBMC_CH5_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH6_CFG_HBMC_PC0_ITI_SBG(HBMC_CH6_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH7_CFG_HBMC_PC0_ITI_SBG(HBMC_CH7_CFG_HBMC_PC0_ITI_SBG),
   .HBMC_CH0_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH0_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH1_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH1_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH2_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH2_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH3_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH3_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH4_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH4_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH5_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH5_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH6_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH6_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH7_CFG_HBMC_PC0_RTRWTW_SBG(HBMC_CH7_CFG_HBMC_PC0_RTRWTW_SBG),
   .HBMC_CH0_CFG_HBMC_PC0_WTR_SBG(HBMC_CH0_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH1_CFG_HBMC_PC0_WTR_SBG(HBMC_CH1_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH2_CFG_HBMC_PC0_WTR_SBG(HBMC_CH2_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH3_CFG_HBMC_PC0_WTR_SBG(HBMC_CH3_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH4_CFG_HBMC_PC0_WTR_SBG(HBMC_CH4_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH5_CFG_HBMC_PC0_WTR_SBG(HBMC_CH5_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH6_CFG_HBMC_PC0_WTR_SBG(HBMC_CH6_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH7_CFG_HBMC_PC0_WTR_SBG(HBMC_CH7_CFG_HBMC_PC0_WTR_SBG),
   .HBMC_CH0_CFG_HBMC_PC0_RTR_DSID(HBMC_CH0_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH1_CFG_HBMC_PC0_RTR_DSID(HBMC_CH1_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH2_CFG_HBMC_PC0_RTR_DSID(HBMC_CH2_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH3_CFG_HBMC_PC0_RTR_DSID(HBMC_CH3_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH4_CFG_HBMC_PC0_RTR_DSID(HBMC_CH4_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH5_CFG_HBMC_PC0_RTR_DSID(HBMC_CH5_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH6_CFG_HBMC_PC0_RTR_DSID(HBMC_CH6_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH7_CFG_HBMC_PC0_RTR_DSID(HBMC_CH7_CFG_HBMC_PC0_RTR_DSID),
   .HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_CK_DIS(HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_CK_DIS),
   .HBMC_CH0_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH0_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH1_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH1_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH2_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH2_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH3_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH3_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH4_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH4_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH5_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH5_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH6_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH6_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH7_CFG_HBMC_CK_DIS_TO_POWER_DOWN(HBMC_CH7_CFG_HBMC_CK_DIS_TO_POWER_DOWN),
   .HBMC_CH0_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH0_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH1_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH1_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH2_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH2_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH3_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH3_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH4_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH4_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH5_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH5_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH6_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH6_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH7_CFG_HBMC_MIN_POWER_DOWN(HBMC_CH7_CFG_HBMC_MIN_POWER_DOWN),
   .HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH0_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH1_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH2_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH3_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH4_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH5_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH6_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_VALID(HBMC_CH7_CFG_HBMC_POWER_DOWN_TO_VALID),
   .HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_CK_DIS(HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_CK_DIS),
   .HBMC_CH0_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH0_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH1_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH1_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH2_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH2_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH3_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH3_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH4_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH4_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH5_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH5_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH6_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH6_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH7_CFG_HBMC_CK_DIS_TO_SELF_RFSH(HBMC_CH7_CFG_HBMC_CK_DIS_TO_SELF_RFSH),
   .HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH0_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH1_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH2_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH3_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH4_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH5_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH6_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_VALID(HBMC_CH7_CFG_HBMC_SELF_RFSH_TO_VALID),
   .HBMC_CH0_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH0_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH1_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH1_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH2_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH2_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH3_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH3_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH4_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH4_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH5_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH5_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH6_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH6_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH7_CFG_HBMC_MIN_SELF_RFSH(HBMC_CH7_CFG_HBMC_MIN_SELF_RFSH),
   .HBMC_CH0_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH0_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH1_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH1_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH2_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH2_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH3_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH3_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH4_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH4_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH5_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH5_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH6_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH6_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH7_CFG_HBMC_RFSH_AB_TO_VALID(HBMC_CH7_CFG_HBMC_RFSH_AB_TO_VALID),
   .HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB(HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB),
   .HBMC_CH0_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH0_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH1_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH1_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH2_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH2_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH3_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH3_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH4_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH4_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH5_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH5_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH6_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH6_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH7_CFG_HBMC_RFSH_PB_TO_VALID(HBMC_CH7_CFG_HBMC_RFSH_PB_TO_VALID),
   .HBMC_CH0_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP000_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP000_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP001_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP001_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP011_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP011_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP010_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP010_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP110_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP110_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP111_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP111_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP101_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP101_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH0_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH1_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH1_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH2_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH2_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH3_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH3_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH4_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH4_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH5_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH5_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH6_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH6_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH7_CFG_HBMC_TEMP100_RFSH_PERIOD(HBMC_CH7_CFG_HBMC_TEMP100_RFSH_PERIOD),
   .HBMC_CH0_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH0_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH1_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH1_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH2_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH2_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH3_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH3_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH4_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH4_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH5_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH5_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH6_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH6_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH7_CFG_HBMC_RFSH_PB_BURST_GAP(HBMC_CH7_CFG_HBMC_RFSH_PB_BURST_GAP),
   .HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH0_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH1_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH2_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH3_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH4_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH5_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH6_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET(HBMC_CH7_CFG_HBMC_RFSH_PB_TO_RFSH_PB_OFFSET),
   .HBMC_CH0_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH0_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH1_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH1_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH2_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH2_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH3_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH3_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH4_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH4_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH5_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH5_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH6_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH6_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH7_CFG_HBMC_PCH_PB_TO_VALID(HBMC_CH7_CFG_HBMC_PCH_PB_TO_VALID),
   .HBMC_CH0_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH0_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH1_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH1_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH2_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH2_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH3_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH3_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH4_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH4_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH5_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH5_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH6_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH6_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH7_CFG_HBMC_PCH_AB_TO_VALID(HBMC_CH7_CFG_HBMC_PCH_AB_TO_VALID),
   .HBMC_CH0_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH0_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH1_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH1_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH2_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH2_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH3_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH3_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH4_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH4_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH5_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH5_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH6_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH6_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH7_CFG_HBMC_PC1_SCR_SEEDSEL(HBMC_CH7_CFG_HBMC_PC1_SCR_SEEDSEL),
   .HBMC_CH0_CFG_HBMC_PC1_SCR_EN(HBMC_CH0_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH1_CFG_HBMC_PC1_SCR_EN(HBMC_CH1_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH2_CFG_HBMC_PC1_SCR_EN(HBMC_CH2_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH3_CFG_HBMC_PC1_SCR_EN(HBMC_CH3_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH4_CFG_HBMC_PC1_SCR_EN(HBMC_CH4_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH5_CFG_HBMC_PC1_SCR_EN(HBMC_CH5_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH6_CFG_HBMC_PC1_SCR_EN(HBMC_CH6_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH7_CFG_HBMC_PC1_SCR_EN(HBMC_CH7_CFG_HBMC_PC1_SCR_EN),
   .HBMC_CH0_CFG_HBMC_PC1_FAW(HBMC_CH0_CFG_HBMC_PC1_FAW),
   .HBMC_CH1_CFG_HBMC_PC1_FAW(HBMC_CH1_CFG_HBMC_PC1_FAW),
   .HBMC_CH2_CFG_HBMC_PC1_FAW(HBMC_CH2_CFG_HBMC_PC1_FAW),
   .HBMC_CH3_CFG_HBMC_PC1_FAW(HBMC_CH3_CFG_HBMC_PC1_FAW),
   .HBMC_CH4_CFG_HBMC_PC1_FAW(HBMC_CH4_CFG_HBMC_PC1_FAW),
   .HBMC_CH5_CFG_HBMC_PC1_FAW(HBMC_CH5_CFG_HBMC_PC1_FAW),
   .HBMC_CH6_CFG_HBMC_PC1_FAW(HBMC_CH6_CFG_HBMC_PC1_FAW),
   .HBMC_CH7_CFG_HBMC_PC1_FAW(HBMC_CH7_CFG_HBMC_PC1_FAW),
   .HBMC_CH0_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH0_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH1_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH1_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH2_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH2_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH3_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH3_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH4_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH4_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH5_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH5_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH6_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH6_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH7_CFG_HBMC_PC1_FIW_SHORT(HBMC_CH7_CFG_HBMC_PC1_FIW_SHORT),
   .HBMC_CH0_CFG_HBMC_PC1_ATI(HBMC_CH0_CFG_HBMC_PC1_ATI),
   .HBMC_CH1_CFG_HBMC_PC1_ATI(HBMC_CH1_CFG_HBMC_PC1_ATI),
   .HBMC_CH2_CFG_HBMC_PC1_ATI(HBMC_CH2_CFG_HBMC_PC1_ATI),
   .HBMC_CH3_CFG_HBMC_PC1_ATI(HBMC_CH3_CFG_HBMC_PC1_ATI),
   .HBMC_CH4_CFG_HBMC_PC1_ATI(HBMC_CH4_CFG_HBMC_PC1_ATI),
   .HBMC_CH5_CFG_HBMC_PC1_ATI(HBMC_CH5_CFG_HBMC_PC1_ATI),
   .HBMC_CH6_CFG_HBMC_PC1_ATI(HBMC_CH6_CFG_HBMC_PC1_ATI),
   .HBMC_CH7_CFG_HBMC_PC1_ATI(HBMC_CH7_CFG_HBMC_PC1_ATI),
   .HBMC_CH0_CFG_HBMC_PC1_ITI(HBMC_CH0_CFG_HBMC_PC1_ITI),
   .HBMC_CH1_CFG_HBMC_PC1_ITI(HBMC_CH1_CFG_HBMC_PC1_ITI),
   .HBMC_CH2_CFG_HBMC_PC1_ITI(HBMC_CH2_CFG_HBMC_PC1_ITI),
   .HBMC_CH3_CFG_HBMC_PC1_ITI(HBMC_CH3_CFG_HBMC_PC1_ITI),
   .HBMC_CH4_CFG_HBMC_PC1_ITI(HBMC_CH4_CFG_HBMC_PC1_ITI),
   .HBMC_CH5_CFG_HBMC_PC1_ITI(HBMC_CH5_CFG_HBMC_PC1_ITI),
   .HBMC_CH6_CFG_HBMC_PC1_ITI(HBMC_CH6_CFG_HBMC_PC1_ITI),
   .HBMC_CH7_CFG_HBMC_PC1_ITI(HBMC_CH7_CFG_HBMC_PC1_ITI),
   .HBMC_CH0_CFG_HBMC_PC1_ATA(HBMC_CH0_CFG_HBMC_PC1_ATA),
   .HBMC_CH1_CFG_HBMC_PC1_ATA(HBMC_CH1_CFG_HBMC_PC1_ATA),
   .HBMC_CH2_CFG_HBMC_PC1_ATA(HBMC_CH2_CFG_HBMC_PC1_ATA),
   .HBMC_CH3_CFG_HBMC_PC1_ATA(HBMC_CH3_CFG_HBMC_PC1_ATA),
   .HBMC_CH4_CFG_HBMC_PC1_ATA(HBMC_CH4_CFG_HBMC_PC1_ATA),
   .HBMC_CH5_CFG_HBMC_PC1_ATA(HBMC_CH5_CFG_HBMC_PC1_ATA),
   .HBMC_CH6_CFG_HBMC_PC1_ATA(HBMC_CH6_CFG_HBMC_PC1_ATA),
   .HBMC_CH7_CFG_HBMC_PC1_ATA(HBMC_CH7_CFG_HBMC_PC1_ATA),
   .HBMC_CH0_CFG_HBMC_PC1_ITA(HBMC_CH0_CFG_HBMC_PC1_ITA),
   .HBMC_CH1_CFG_HBMC_PC1_ITA(HBMC_CH1_CFG_HBMC_PC1_ITA),
   .HBMC_CH2_CFG_HBMC_PC1_ITA(HBMC_CH2_CFG_HBMC_PC1_ITA),
   .HBMC_CH3_CFG_HBMC_PC1_ITA(HBMC_CH3_CFG_HBMC_PC1_ITA),
   .HBMC_CH4_CFG_HBMC_PC1_ITA(HBMC_CH4_CFG_HBMC_PC1_ITA),
   .HBMC_CH5_CFG_HBMC_PC1_ITA(HBMC_CH5_CFG_HBMC_PC1_ITA),
   .HBMC_CH6_CFG_HBMC_PC1_ITA(HBMC_CH6_CFG_HBMC_PC1_ITA),
   .HBMC_CH7_CFG_HBMC_PC1_ITA(HBMC_CH7_CFG_HBMC_PC1_ITA),
   .HBMC_CH0_CFG_HBMC_PC1_ITA_DLY(HBMC_CH0_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH1_CFG_HBMC_PC1_ITA_DLY(HBMC_CH1_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH2_CFG_HBMC_PC1_ITA_DLY(HBMC_CH2_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH3_CFG_HBMC_PC1_ITA_DLY(HBMC_CH3_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH4_CFG_HBMC_PC1_ITA_DLY(HBMC_CH4_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH5_CFG_HBMC_PC1_ITA_DLY(HBMC_CH5_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH6_CFG_HBMC_PC1_ITA_DLY(HBMC_CH6_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH7_CFG_HBMC_PC1_ITA_DLY(HBMC_CH7_CFG_HBMC_PC1_ITA_DLY),
   .HBMC_CH0_CFG_HBMC_PC1_ATP(HBMC_CH0_CFG_HBMC_PC1_ATP),
   .HBMC_CH1_CFG_HBMC_PC1_ATP(HBMC_CH1_CFG_HBMC_PC1_ATP),
   .HBMC_CH2_CFG_HBMC_PC1_ATP(HBMC_CH2_CFG_HBMC_PC1_ATP),
   .HBMC_CH3_CFG_HBMC_PC1_ATP(HBMC_CH3_CFG_HBMC_PC1_ATP),
   .HBMC_CH4_CFG_HBMC_PC1_ATP(HBMC_CH4_CFG_HBMC_PC1_ATP),
   .HBMC_CH5_CFG_HBMC_PC1_ATP(HBMC_CH5_CFG_HBMC_PC1_ATP),
   .HBMC_CH6_CFG_HBMC_PC1_ATP(HBMC_CH6_CFG_HBMC_PC1_ATP),
   .HBMC_CH7_CFG_HBMC_PC1_ATP(HBMC_CH7_CFG_HBMC_PC1_ATP),
   .HBMC_CH0_CFG_HBMC_PC1_ATR(HBMC_CH0_CFG_HBMC_PC1_ATR),
   .HBMC_CH1_CFG_HBMC_PC1_ATR(HBMC_CH1_CFG_HBMC_PC1_ATR),
   .HBMC_CH2_CFG_HBMC_PC1_ATR(HBMC_CH2_CFG_HBMC_PC1_ATR),
   .HBMC_CH3_CFG_HBMC_PC1_ATR(HBMC_CH3_CFG_HBMC_PC1_ATR),
   .HBMC_CH4_CFG_HBMC_PC1_ATR(HBMC_CH4_CFG_HBMC_PC1_ATR),
   .HBMC_CH5_CFG_HBMC_PC1_ATR(HBMC_CH5_CFG_HBMC_PC1_ATR),
   .HBMC_CH6_CFG_HBMC_PC1_ATR(HBMC_CH6_CFG_HBMC_PC1_ATR),
   .HBMC_CH7_CFG_HBMC_PC1_ATR(HBMC_CH7_CFG_HBMC_PC1_ATR),
   .HBMC_CH0_CFG_HBMC_PC1_ITR(HBMC_CH0_CFG_HBMC_PC1_ITR),
   .HBMC_CH1_CFG_HBMC_PC1_ITR(HBMC_CH1_CFG_HBMC_PC1_ITR),
   .HBMC_CH2_CFG_HBMC_PC1_ITR(HBMC_CH2_CFG_HBMC_PC1_ITR),
   .HBMC_CH3_CFG_HBMC_PC1_ITR(HBMC_CH3_CFG_HBMC_PC1_ITR),
   .HBMC_CH4_CFG_HBMC_PC1_ITR(HBMC_CH4_CFG_HBMC_PC1_ITR),
   .HBMC_CH5_CFG_HBMC_PC1_ITR(HBMC_CH5_CFG_HBMC_PC1_ITR),
   .HBMC_CH6_CFG_HBMC_PC1_ITR(HBMC_CH6_CFG_HBMC_PC1_ITR),
   .HBMC_CH7_CFG_HBMC_PC1_ITR(HBMC_CH7_CFG_HBMC_PC1_ITR),
   .HBMC_CH0_CFG_HBMC_PC1_ATW(HBMC_CH0_CFG_HBMC_PC1_ATW),
   .HBMC_CH1_CFG_HBMC_PC1_ATW(HBMC_CH1_CFG_HBMC_PC1_ATW),
   .HBMC_CH2_CFG_HBMC_PC1_ATW(HBMC_CH2_CFG_HBMC_PC1_ATW),
   .HBMC_CH3_CFG_HBMC_PC1_ATW(HBMC_CH3_CFG_HBMC_PC1_ATW),
   .HBMC_CH4_CFG_HBMC_PC1_ATW(HBMC_CH4_CFG_HBMC_PC1_ATW),
   .HBMC_CH5_CFG_HBMC_PC1_ATW(HBMC_CH5_CFG_HBMC_PC1_ATW),
   .HBMC_CH6_CFG_HBMC_PC1_ATW(HBMC_CH6_CFG_HBMC_PC1_ATW),
   .HBMC_CH7_CFG_HBMC_PC1_ATW(HBMC_CH7_CFG_HBMC_PC1_ATW),
   .HBMC_CH0_CFG_HBMC_PC1_ITW(HBMC_CH0_CFG_HBMC_PC1_ITW),
   .HBMC_CH1_CFG_HBMC_PC1_ITW(HBMC_CH1_CFG_HBMC_PC1_ITW),
   .HBMC_CH2_CFG_HBMC_PC1_ITW(HBMC_CH2_CFG_HBMC_PC1_ITW),
   .HBMC_CH3_CFG_HBMC_PC1_ITW(HBMC_CH3_CFG_HBMC_PC1_ITW),
   .HBMC_CH4_CFG_HBMC_PC1_ITW(HBMC_CH4_CFG_HBMC_PC1_ITW),
   .HBMC_CH5_CFG_HBMC_PC1_ITW(HBMC_CH5_CFG_HBMC_PC1_ITW),
   .HBMC_CH6_CFG_HBMC_PC1_ITW(HBMC_CH6_CFG_HBMC_PC1_ITW),
   .HBMC_CH7_CFG_HBMC_PC1_ITW(HBMC_CH7_CFG_HBMC_PC1_ITW),
   .HBMC_CH0_CFG_HBMC_PC1_PTA(HBMC_CH0_CFG_HBMC_PC1_PTA),
   .HBMC_CH1_CFG_HBMC_PC1_PTA(HBMC_CH1_CFG_HBMC_PC1_PTA),
   .HBMC_CH2_CFG_HBMC_PC1_PTA(HBMC_CH2_CFG_HBMC_PC1_PTA),
   .HBMC_CH3_CFG_HBMC_PC1_PTA(HBMC_CH3_CFG_HBMC_PC1_PTA),
   .HBMC_CH4_CFG_HBMC_PC1_PTA(HBMC_CH4_CFG_HBMC_PC1_PTA),
   .HBMC_CH5_CFG_HBMC_PC1_PTA(HBMC_CH5_CFG_HBMC_PC1_PTA),
   .HBMC_CH6_CFG_HBMC_PC1_PTA(HBMC_CH6_CFG_HBMC_PC1_PTA),
   .HBMC_CH7_CFG_HBMC_PC1_PTA(HBMC_CH7_CFG_HBMC_PC1_PTA),
   .HBMC_CH0_CFG_HBMC_PC1_RTI(HBMC_CH0_CFG_HBMC_PC1_RTI),
   .HBMC_CH1_CFG_HBMC_PC1_RTI(HBMC_CH1_CFG_HBMC_PC1_RTI),
   .HBMC_CH2_CFG_HBMC_PC1_RTI(HBMC_CH2_CFG_HBMC_PC1_RTI),
   .HBMC_CH3_CFG_HBMC_PC1_RTI(HBMC_CH3_CFG_HBMC_PC1_RTI),
   .HBMC_CH4_CFG_HBMC_PC1_RTI(HBMC_CH4_CFG_HBMC_PC1_RTI),
   .HBMC_CH5_CFG_HBMC_PC1_RTI(HBMC_CH5_CFG_HBMC_PC1_RTI),
   .HBMC_CH6_CFG_HBMC_PC1_RTI(HBMC_CH6_CFG_HBMC_PC1_RTI),
   .HBMC_CH7_CFG_HBMC_PC1_RTI(HBMC_CH7_CFG_HBMC_PC1_RTI),
   .HBMC_CH0_CFG_HBMC_PC1_WTI(HBMC_CH0_CFG_HBMC_PC1_WTI),
   .HBMC_CH1_CFG_HBMC_PC1_WTI(HBMC_CH1_CFG_HBMC_PC1_WTI),
   .HBMC_CH2_CFG_HBMC_PC1_WTI(HBMC_CH2_CFG_HBMC_PC1_WTI),
   .HBMC_CH3_CFG_HBMC_PC1_WTI(HBMC_CH3_CFG_HBMC_PC1_WTI),
   .HBMC_CH4_CFG_HBMC_PC1_WTI(HBMC_CH4_CFG_HBMC_PC1_WTI),
   .HBMC_CH5_CFG_HBMC_PC1_WTI(HBMC_CH5_CFG_HBMC_PC1_WTI),
   .HBMC_CH6_CFG_HBMC_PC1_WTI(HBMC_CH6_CFG_HBMC_PC1_WTI),
   .HBMC_CH7_CFG_HBMC_PC1_WTI(HBMC_CH7_CFG_HBMC_PC1_WTI),
   .HBMC_CH0_CFG_HBMC_PC1_RTA(HBMC_CH0_CFG_HBMC_PC1_RTA),
   .HBMC_CH1_CFG_HBMC_PC1_RTA(HBMC_CH1_CFG_HBMC_PC1_RTA),
   .HBMC_CH2_CFG_HBMC_PC1_RTA(HBMC_CH2_CFG_HBMC_PC1_RTA),
   .HBMC_CH3_CFG_HBMC_PC1_RTA(HBMC_CH3_CFG_HBMC_PC1_RTA),
   .HBMC_CH4_CFG_HBMC_PC1_RTA(HBMC_CH4_CFG_HBMC_PC1_RTA),
   .HBMC_CH5_CFG_HBMC_PC1_RTA(HBMC_CH5_CFG_HBMC_PC1_RTA),
   .HBMC_CH6_CFG_HBMC_PC1_RTA(HBMC_CH6_CFG_HBMC_PC1_RTA),
   .HBMC_CH7_CFG_HBMC_PC1_RTA(HBMC_CH7_CFG_HBMC_PC1_RTA),
   .HBMC_CH0_CFG_HBMC_PC1_WTA(HBMC_CH0_CFG_HBMC_PC1_WTA),
   .HBMC_CH1_CFG_HBMC_PC1_WTA(HBMC_CH1_CFG_HBMC_PC1_WTA),
   .HBMC_CH2_CFG_HBMC_PC1_WTA(HBMC_CH2_CFG_HBMC_PC1_WTA),
   .HBMC_CH3_CFG_HBMC_PC1_WTA(HBMC_CH3_CFG_HBMC_PC1_WTA),
   .HBMC_CH4_CFG_HBMC_PC1_WTA(HBMC_CH4_CFG_HBMC_PC1_WTA),
   .HBMC_CH5_CFG_HBMC_PC1_WTA(HBMC_CH5_CFG_HBMC_PC1_WTA),
   .HBMC_CH6_CFG_HBMC_PC1_WTA(HBMC_CH6_CFG_HBMC_PC1_WTA),
   .HBMC_CH7_CFG_HBMC_PC1_WTA(HBMC_CH7_CFG_HBMC_PC1_WTA),
   .HBMC_CH0_CFG_HBMC_PC1_ATA_DBG(HBMC_CH0_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH1_CFG_HBMC_PC1_ATA_DBG(HBMC_CH1_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH2_CFG_HBMC_PC1_ATA_DBG(HBMC_CH2_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH3_CFG_HBMC_PC1_ATA_DBG(HBMC_CH3_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH4_CFG_HBMC_PC1_ATA_DBG(HBMC_CH4_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH5_CFG_HBMC_PC1_ATA_DBG(HBMC_CH5_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH6_CFG_HBMC_PC1_ATA_DBG(HBMC_CH6_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH7_CFG_HBMC_PC1_ATA_DBG(HBMC_CH7_CFG_HBMC_PC1_ATA_DBG),
   .HBMC_CH0_CFG_HBMC_PC1_ATI_DBG(HBMC_CH0_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH1_CFG_HBMC_PC1_ATI_DBG(HBMC_CH1_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH2_CFG_HBMC_PC1_ATI_DBG(HBMC_CH2_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH3_CFG_HBMC_PC1_ATI_DBG(HBMC_CH3_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH4_CFG_HBMC_PC1_ATI_DBG(HBMC_CH4_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH5_CFG_HBMC_PC1_ATI_DBG(HBMC_CH5_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH6_CFG_HBMC_PC1_ATI_DBG(HBMC_CH6_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH7_CFG_HBMC_PC1_ATI_DBG(HBMC_CH7_CFG_HBMC_PC1_ATI_DBG),
   .HBMC_CH0_CFG_HBMC_PC1_ITA_DBG(HBMC_CH0_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH1_CFG_HBMC_PC1_ITA_DBG(HBMC_CH1_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH2_CFG_HBMC_PC1_ITA_DBG(HBMC_CH2_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH3_CFG_HBMC_PC1_ITA_DBG(HBMC_CH3_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH4_CFG_HBMC_PC1_ITA_DBG(HBMC_CH4_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH5_CFG_HBMC_PC1_ITA_DBG(HBMC_CH5_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH6_CFG_HBMC_PC1_ITA_DBG(HBMC_CH6_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH7_CFG_HBMC_PC1_ITA_DBG(HBMC_CH7_CFG_HBMC_PC1_ITA_DBG),
   .HBMC_CH0_CFG_HBMC_PC1_ITI_DBG(HBMC_CH0_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH1_CFG_HBMC_PC1_ITI_DBG(HBMC_CH1_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH2_CFG_HBMC_PC1_ITI_DBG(HBMC_CH2_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH3_CFG_HBMC_PC1_ITI_DBG(HBMC_CH3_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH4_CFG_HBMC_PC1_ITI_DBG(HBMC_CH4_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH5_CFG_HBMC_PC1_ITI_DBG(HBMC_CH5_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH6_CFG_HBMC_PC1_ITI_DBG(HBMC_CH6_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH7_CFG_HBMC_PC1_ITI_DBG(HBMC_CH7_CFG_HBMC_PC1_ITI_DBG),
   .HBMC_CH0_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH0_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH1_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH1_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH2_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH2_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH3_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH3_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH4_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH4_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH5_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH5_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH6_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH6_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH7_CFG_HBMC_PC1_RTRWTW_DBG(HBMC_CH7_CFG_HBMC_PC1_RTRWTW_DBG),
   .HBMC_CH0_CFG_HBMC_PC1_WTR_DBG(HBMC_CH0_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH1_CFG_HBMC_PC1_WTR_DBG(HBMC_CH1_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH2_CFG_HBMC_PC1_WTR_DBG(HBMC_CH2_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH3_CFG_HBMC_PC1_WTR_DBG(HBMC_CH3_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH4_CFG_HBMC_PC1_WTR_DBG(HBMC_CH4_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH5_CFG_HBMC_PC1_WTR_DBG(HBMC_CH5_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH6_CFG_HBMC_PC1_WTR_DBG(HBMC_CH6_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH7_CFG_HBMC_PC1_WTR_DBG(HBMC_CH7_CFG_HBMC_PC1_WTR_DBG),
   .HBMC_CH0_CFG_HBMC_PC1_RTW(HBMC_CH0_CFG_HBMC_PC1_RTW),
   .HBMC_CH1_CFG_HBMC_PC1_RTW(HBMC_CH1_CFG_HBMC_PC1_RTW),
   .HBMC_CH2_CFG_HBMC_PC1_RTW(HBMC_CH2_CFG_HBMC_PC1_RTW),
   .HBMC_CH3_CFG_HBMC_PC1_RTW(HBMC_CH3_CFG_HBMC_PC1_RTW),
   .HBMC_CH4_CFG_HBMC_PC1_RTW(HBMC_CH4_CFG_HBMC_PC1_RTW),
   .HBMC_CH5_CFG_HBMC_PC1_RTW(HBMC_CH5_CFG_HBMC_PC1_RTW),
   .HBMC_CH6_CFG_HBMC_PC1_RTW(HBMC_CH6_CFG_HBMC_PC1_RTW),
   .HBMC_CH7_CFG_HBMC_PC1_RTW(HBMC_CH7_CFG_HBMC_PC1_RTW),
   .HBMC_CH0_CFG_HBMC_PC1_ATA_SBG(HBMC_CH0_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH1_CFG_HBMC_PC1_ATA_SBG(HBMC_CH1_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH2_CFG_HBMC_PC1_ATA_SBG(HBMC_CH2_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH3_CFG_HBMC_PC1_ATA_SBG(HBMC_CH3_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH4_CFG_HBMC_PC1_ATA_SBG(HBMC_CH4_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH5_CFG_HBMC_PC1_ATA_SBG(HBMC_CH5_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH6_CFG_HBMC_PC1_ATA_SBG(HBMC_CH6_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH7_CFG_HBMC_PC1_ATA_SBG(HBMC_CH7_CFG_HBMC_PC1_ATA_SBG),
   .HBMC_CH0_CFG_HBMC_PC1_ATI_SBG(HBMC_CH0_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH1_CFG_HBMC_PC1_ATI_SBG(HBMC_CH1_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH2_CFG_HBMC_PC1_ATI_SBG(HBMC_CH2_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH3_CFG_HBMC_PC1_ATI_SBG(HBMC_CH3_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH4_CFG_HBMC_PC1_ATI_SBG(HBMC_CH4_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH5_CFG_HBMC_PC1_ATI_SBG(HBMC_CH5_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH6_CFG_HBMC_PC1_ATI_SBG(HBMC_CH6_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH7_CFG_HBMC_PC1_ATI_SBG(HBMC_CH7_CFG_HBMC_PC1_ATI_SBG),
   .HBMC_CH0_CFG_HBMC_PC1_ITA_SBG(HBMC_CH0_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH1_CFG_HBMC_PC1_ITA_SBG(HBMC_CH1_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH2_CFG_HBMC_PC1_ITA_SBG(HBMC_CH2_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH3_CFG_HBMC_PC1_ITA_SBG(HBMC_CH3_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH4_CFG_HBMC_PC1_ITA_SBG(HBMC_CH4_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH5_CFG_HBMC_PC1_ITA_SBG(HBMC_CH5_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH6_CFG_HBMC_PC1_ITA_SBG(HBMC_CH6_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH7_CFG_HBMC_PC1_ITA_SBG(HBMC_CH7_CFG_HBMC_PC1_ITA_SBG),
   .HBMC_CH0_CFG_HBMC_PC1_ITI_SBG(HBMC_CH0_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH1_CFG_HBMC_PC1_ITI_SBG(HBMC_CH1_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH2_CFG_HBMC_PC1_ITI_SBG(HBMC_CH2_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH3_CFG_HBMC_PC1_ITI_SBG(HBMC_CH3_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH4_CFG_HBMC_PC1_ITI_SBG(HBMC_CH4_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH5_CFG_HBMC_PC1_ITI_SBG(HBMC_CH5_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH6_CFG_HBMC_PC1_ITI_SBG(HBMC_CH6_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH7_CFG_HBMC_PC1_ITI_SBG(HBMC_CH7_CFG_HBMC_PC1_ITI_SBG),
   .HBMC_CH0_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH0_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH1_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH1_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH2_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH2_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH3_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH3_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH4_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH4_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH5_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH5_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH6_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH6_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH7_CFG_HBMC_PC1_RTRWTW_SBG(HBMC_CH7_CFG_HBMC_PC1_RTRWTW_SBG),
   .HBMC_CH0_CFG_HBMC_PC1_WTR_SBG(HBMC_CH0_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH1_CFG_HBMC_PC1_WTR_SBG(HBMC_CH1_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH2_CFG_HBMC_PC1_WTR_SBG(HBMC_CH2_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH3_CFG_HBMC_PC1_WTR_SBG(HBMC_CH3_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH4_CFG_HBMC_PC1_WTR_SBG(HBMC_CH4_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH5_CFG_HBMC_PC1_WTR_SBG(HBMC_CH5_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH6_CFG_HBMC_PC1_WTR_SBG(HBMC_CH6_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH7_CFG_HBMC_PC1_WTR_SBG(HBMC_CH7_CFG_HBMC_PC1_WTR_SBG),
   .HBMC_CH0_CFG_HBMC_PC1_RTR_DSID(HBMC_CH0_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH1_CFG_HBMC_PC1_RTR_DSID(HBMC_CH1_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH2_CFG_HBMC_PC1_RTR_DSID(HBMC_CH2_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH3_CFG_HBMC_PC1_RTR_DSID(HBMC_CH3_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH4_CFG_HBMC_PC1_RTR_DSID(HBMC_CH4_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH5_CFG_HBMC_PC1_RTR_DSID(HBMC_CH5_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH6_CFG_HBMC_PC1_RTR_DSID(HBMC_CH6_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH7_CFG_HBMC_PC1_RTR_DSID(HBMC_CH7_CFG_HBMC_PC1_RTR_DSID),
   .HBMC_CH0_CFG_FLIP_MODE(HBMC_CH0_CFG_FLIP_MODE),
   .HBMC_CH1_CFG_FLIP_MODE(HBMC_CH1_CFG_FLIP_MODE),
   .HBMC_CH2_CFG_FLIP_MODE(HBMC_CH2_CFG_FLIP_MODE),
   .HBMC_CH3_CFG_FLIP_MODE(HBMC_CH3_CFG_FLIP_MODE),
   .HBMC_CH4_CFG_FLIP_MODE(HBMC_CH4_CFG_FLIP_MODE),
   .HBMC_CH5_CFG_FLIP_MODE(HBMC_CH5_CFG_FLIP_MODE),
   .HBMC_CH6_CFG_FLIP_MODE(HBMC_CH6_CFG_FLIP_MODE),
   .HBMC_CH7_CFG_FLIP_MODE(HBMC_CH7_CFG_FLIP_MODE),
   .HBMC_CH0_CFG_DENSITY(HBMC_CH0_CFG_DENSITY),
   .HBMC_CH1_CFG_DENSITY(HBMC_CH1_CFG_DENSITY),
   .HBMC_CH2_CFG_DENSITY(HBMC_CH2_CFG_DENSITY),
   .HBMC_CH3_CFG_DENSITY(HBMC_CH3_CFG_DENSITY),
   .HBMC_CH4_CFG_DENSITY(HBMC_CH4_CFG_DENSITY),
   .HBMC_CH5_CFG_DENSITY(HBMC_CH5_CFG_DENSITY),
   .HBMC_CH6_CFG_DENSITY(HBMC_CH6_CFG_DENSITY),
   .HBMC_CH7_CFG_DENSITY(HBMC_CH7_CFG_DENSITY),
   .HBMC_CH0_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH0_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH1_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH1_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH2_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH2_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH3_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH3_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH4_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH4_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH5_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH5_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH6_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH6_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH7_CFG_AWFIFO_RSVD_ENTRY(HBMC_CH7_CFG_AWFIFO_RSVD_ENTRY),
   .HBMC_CH0_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH0_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH1_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH1_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH2_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH2_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH3_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH3_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH4_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH4_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH5_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH5_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH6_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH6_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH7_CFG_ARFIFO_RSVD_ENTRY(HBMC_CH7_CFG_ARFIFO_RSVD_ENTRY),
   .HBMC_CH0_CFG_PSEUDO_BL8_EN(HBMC_CH0_CFG_PSEUDO_BL8_EN),
   .HBMC_CH1_CFG_PSEUDO_BL8_EN(HBMC_CH1_CFG_PSEUDO_BL8_EN),
   .HBMC_CH2_CFG_PSEUDO_BL8_EN(HBMC_CH2_CFG_PSEUDO_BL8_EN),
   .HBMC_CH3_CFG_PSEUDO_BL8_EN(HBMC_CH3_CFG_PSEUDO_BL8_EN),
   .HBMC_CH4_CFG_PSEUDO_BL8_EN(HBMC_CH4_CFG_PSEUDO_BL8_EN),
   .HBMC_CH5_CFG_PSEUDO_BL8_EN(HBMC_CH5_CFG_PSEUDO_BL8_EN),
   .HBMC_CH6_CFG_PSEUDO_BL8_EN(HBMC_CH6_CFG_PSEUDO_BL8_EN),
   .HBMC_CH7_CFG_PSEUDO_BL8_EN(HBMC_CH7_CFG_PSEUDO_BL8_EN),
   .HBMC_CH0_CFG_CHANNEL_EN(HBMC_CH0_CFG_CHANNEL_EN),
   .HBMC_CH1_CFG_CHANNEL_EN(HBMC_CH1_CFG_CHANNEL_EN),
   .HBMC_CH2_CFG_CHANNEL_EN(HBMC_CH2_CFG_CHANNEL_EN),
   .HBMC_CH3_CFG_CHANNEL_EN(HBMC_CH3_CFG_CHANNEL_EN),
   .HBMC_CH4_CFG_CHANNEL_EN(HBMC_CH4_CFG_CHANNEL_EN),
   .HBMC_CH5_CFG_CHANNEL_EN(HBMC_CH5_CFG_CHANNEL_EN),
   .HBMC_CH6_CFG_CHANNEL_EN(HBMC_CH6_CFG_CHANNEL_EN),
   .HBMC_CH7_CFG_CHANNEL_EN(HBMC_CH7_CFG_CHANNEL_EN),
   .HBMC_CH0_CFG_USER_DATA_WIDTH(HBMC_CH0_CFG_USER_DATA_WIDTH),
   .HBMC_CH1_CFG_USER_DATA_WIDTH(HBMC_CH1_CFG_USER_DATA_WIDTH),
   .HBMC_CH2_CFG_USER_DATA_WIDTH(HBMC_CH2_CFG_USER_DATA_WIDTH),
   .HBMC_CH3_CFG_USER_DATA_WIDTH(HBMC_CH3_CFG_USER_DATA_WIDTH),
   .HBMC_CH4_CFG_USER_DATA_WIDTH(HBMC_CH4_CFG_USER_DATA_WIDTH),
   .HBMC_CH5_CFG_USER_DATA_WIDTH(HBMC_CH5_CFG_USER_DATA_WIDTH),
   .HBMC_CH6_CFG_USER_DATA_WIDTH(HBMC_CH6_CFG_USER_DATA_WIDTH),
   .HBMC_CH7_CFG_USER_DATA_WIDTH(HBMC_CH7_CFG_USER_DATA_WIDTH),
   .HBMC_CH0_CFG_CB_BREADY_BYPASS_EN(HBMC_CH0_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH1_CFG_CB_BREADY_BYPASS_EN(HBMC_CH1_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH2_CFG_CB_BREADY_BYPASS_EN(HBMC_CH2_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH3_CFG_CB_BREADY_BYPASS_EN(HBMC_CH3_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH4_CFG_CB_BREADY_BYPASS_EN(HBMC_CH4_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH5_CFG_CB_BREADY_BYPASS_EN(HBMC_CH5_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH6_CFG_CB_BREADY_BYPASS_EN(HBMC_CH6_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH7_CFG_CB_BREADY_BYPASS_EN(HBMC_CH7_CFG_CB_BREADY_BYPASS_EN),
   .HBMC_CH0_CFG_CB_RREADY_BYPASS_EN(HBMC_CH0_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH1_CFG_CB_RREADY_BYPASS_EN(HBMC_CH1_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH2_CFG_CB_RREADY_BYPASS_EN(HBMC_CH2_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH3_CFG_CB_RREADY_BYPASS_EN(HBMC_CH3_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH4_CFG_CB_RREADY_BYPASS_EN(HBMC_CH4_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH5_CFG_CB_RREADY_BYPASS_EN(HBMC_CH5_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH6_CFG_CB_RREADY_BYPASS_EN(HBMC_CH6_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH7_CFG_CB_RREADY_BYPASS_EN(HBMC_CH7_CFG_CB_RREADY_BYPASS_EN),
   .HBMC_CH0_CFG_CB_RVALID_GATE_EN(HBMC_CH0_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH1_CFG_CB_RVALID_GATE_EN(HBMC_CH1_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH2_CFG_CB_RVALID_GATE_EN(HBMC_CH2_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH3_CFG_CB_RVALID_GATE_EN(HBMC_CH3_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH4_CFG_CB_RVALID_GATE_EN(HBMC_CH4_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH5_CFG_CB_RVALID_GATE_EN(HBMC_CH5_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH6_CFG_CB_RVALID_GATE_EN(HBMC_CH6_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH7_CFG_CB_RVALID_GATE_EN(HBMC_CH7_CFG_CB_RVALID_GATE_EN),
   .HBMC_CH0_CFG_CB_BVALID_GATE_EN(HBMC_CH0_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH1_CFG_CB_BVALID_GATE_EN(HBMC_CH1_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH2_CFG_CB_BVALID_GATE_EN(HBMC_CH2_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH3_CFG_CB_BVALID_GATE_EN(HBMC_CH3_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH4_CFG_CB_BVALID_GATE_EN(HBMC_CH4_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH5_CFG_CB_BVALID_GATE_EN(HBMC_CH5_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH6_CFG_CB_BVALID_GATE_EN(HBMC_CH6_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH7_CFG_CB_BVALID_GATE_EN(HBMC_CH7_CFG_CB_BVALID_GATE_EN),
   .HBMC_CH0_CFG_CB_WREADY_GATE_EN(HBMC_CH0_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH1_CFG_CB_WREADY_GATE_EN(HBMC_CH1_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH2_CFG_CB_WREADY_GATE_EN(HBMC_CH2_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH3_CFG_CB_WREADY_GATE_EN(HBMC_CH3_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH4_CFG_CB_WREADY_GATE_EN(HBMC_CH4_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH5_CFG_CB_WREADY_GATE_EN(HBMC_CH5_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH6_CFG_CB_WREADY_GATE_EN(HBMC_CH6_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH7_CFG_CB_WREADY_GATE_EN(HBMC_CH7_CFG_CB_WREADY_GATE_EN),
   .HBMC_CH0_CFG_ADDRCHNLMUXEN(HBMC_CH0_CFG_ADDRCHNLMUXEN),
   .HBMC_CH1_CFG_ADDRCHNLMUXEN(HBMC_CH1_CFG_ADDRCHNLMUXEN),
   .HBMC_CH2_CFG_ADDRCHNLMUXEN(HBMC_CH2_CFG_ADDRCHNLMUXEN),
   .HBMC_CH3_CFG_ADDRCHNLMUXEN(HBMC_CH3_CFG_ADDRCHNLMUXEN),
   .HBMC_CH4_CFG_ADDRCHNLMUXEN(HBMC_CH4_CFG_ADDRCHNLMUXEN),
   .HBMC_CH5_CFG_ADDRCHNLMUXEN(HBMC_CH5_CFG_ADDRCHNLMUXEN),
   .HBMC_CH6_CFG_ADDRCHNLMUXEN(HBMC_CH6_CFG_ADDRCHNLMUXEN),
   .HBMC_CH7_CFG_ADDRCHNLMUXEN(HBMC_CH7_CFG_ADDRCHNLMUXEN),
   .HBMC_CH0_CFG_AXI_CMD_DEMUX_EN(HBMC_CH0_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH1_CFG_AXI_CMD_DEMUX_EN(HBMC_CH1_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH2_CFG_AXI_CMD_DEMUX_EN(HBMC_CH2_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH3_CFG_AXI_CMD_DEMUX_EN(HBMC_CH3_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH4_CFG_AXI_CMD_DEMUX_EN(HBMC_CH4_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH5_CFG_AXI_CMD_DEMUX_EN(HBMC_CH5_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH6_CFG_AXI_CMD_DEMUX_EN(HBMC_CH6_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH7_CFG_AXI_CMD_DEMUX_EN(HBMC_CH7_CFG_AXI_CMD_DEMUX_EN),
   .HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CNT(HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CNT(HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CNT),
   .HBMC_CH0_CFG_RCQ_AGE_LIMIT(HBMC_CH0_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH1_CFG_RCQ_AGE_LIMIT(HBMC_CH1_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH2_CFG_RCQ_AGE_LIMIT(HBMC_CH2_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH3_CFG_RCQ_AGE_LIMIT(HBMC_CH3_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH4_CFG_RCQ_AGE_LIMIT(HBMC_CH4_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH5_CFG_RCQ_AGE_LIMIT(HBMC_CH5_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH6_CFG_RCQ_AGE_LIMIT(HBMC_CH6_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH7_CFG_RCQ_AGE_LIMIT(HBMC_CH7_CFG_RCQ_AGE_LIMIT),
   .HBMC_CH0_CFG_RDB_RSVD_ENTRY(HBMC_CH0_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH1_CFG_RDB_RSVD_ENTRY(HBMC_CH1_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH2_CFG_RDB_RSVD_ENTRY(HBMC_CH2_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH3_CFG_RDB_RSVD_ENTRY(HBMC_CH3_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH4_CFG_RDB_RSVD_ENTRY(HBMC_CH4_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH5_CFG_RDB_RSVD_ENTRY(HBMC_CH5_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH6_CFG_RDB_RSVD_ENTRY(HBMC_CH6_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH7_CFG_RDB_RSVD_ENTRY(HBMC_CH7_CFG_RDB_RSVD_ENTRY),
   .HBMC_CH0_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH0_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH1_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH1_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH2_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH2_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH3_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH3_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH4_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH4_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH5_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH5_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH6_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH6_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH7_CFG_RD_STRB_IDLE_THRESHOLD(HBMC_CH7_CFG_RD_STRB_IDLE_THRESHOLD),
   .HBMC_CH0_CFG_TR_ORDER(HBMC_CH0_CFG_TR_ORDER),
   .HBMC_CH1_CFG_TR_ORDER(HBMC_CH1_CFG_TR_ORDER),
   .HBMC_CH2_CFG_TR_ORDER(HBMC_CH2_CFG_TR_ORDER),
   .HBMC_CH3_CFG_TR_ORDER(HBMC_CH3_CFG_TR_ORDER),
   .HBMC_CH4_CFG_TR_ORDER(HBMC_CH4_CFG_TR_ORDER),
   .HBMC_CH5_CFG_TR_ORDER(HBMC_CH5_CFG_TR_ORDER),
   .HBMC_CH6_CFG_TR_ORDER(HBMC_CH6_CFG_TR_ORDER),
   .HBMC_CH7_CFG_TR_ORDER(HBMC_CH7_CFG_TR_ORDER),
   .HBMC_CH0_CFG_PC0_RDEN_ON(HBMC_CH0_CFG_PC0_RDEN_ON),
   .HBMC_CH1_CFG_PC0_RDEN_ON(HBMC_CH1_CFG_PC0_RDEN_ON),
   .HBMC_CH2_CFG_PC0_RDEN_ON(HBMC_CH2_CFG_PC0_RDEN_ON),
   .HBMC_CH3_CFG_PC0_RDEN_ON(HBMC_CH3_CFG_PC0_RDEN_ON),
   .HBMC_CH4_CFG_PC0_RDEN_ON(HBMC_CH4_CFG_PC0_RDEN_ON),
   .HBMC_CH5_CFG_PC0_RDEN_ON(HBMC_CH5_CFG_PC0_RDEN_ON),
   .HBMC_CH6_CFG_PC0_RDEN_ON(HBMC_CH6_CFG_PC0_RDEN_ON),
   .HBMC_CH7_CFG_PC0_RDEN_ON(HBMC_CH7_CFG_PC0_RDEN_ON),
   .HBMC_CH0_CFG_PC1_RDEN_ON(HBMC_CH0_CFG_PC1_RDEN_ON),
   .HBMC_CH1_CFG_PC1_RDEN_ON(HBMC_CH1_CFG_PC1_RDEN_ON),
   .HBMC_CH2_CFG_PC1_RDEN_ON(HBMC_CH2_CFG_PC1_RDEN_ON),
   .HBMC_CH3_CFG_PC1_RDEN_ON(HBMC_CH3_CFG_PC1_RDEN_ON),
   .HBMC_CH4_CFG_PC1_RDEN_ON(HBMC_CH4_CFG_PC1_RDEN_ON),
   .HBMC_CH5_CFG_PC1_RDEN_ON(HBMC_CH5_CFG_PC1_RDEN_ON),
   .HBMC_CH6_CFG_PC1_RDEN_ON(HBMC_CH6_CFG_PC1_RDEN_ON),
   .HBMC_CH7_CFG_PC1_RDEN_ON(HBMC_CH7_CFG_PC1_RDEN_ON),
   .HBMC_CH0_CFG_PC0_RDIE_ON(HBMC_CH0_CFG_PC0_RDIE_ON),
   .HBMC_CH1_CFG_PC0_RDIE_ON(HBMC_CH1_CFG_PC0_RDIE_ON),
   .HBMC_CH2_CFG_PC0_RDIE_ON(HBMC_CH2_CFG_PC0_RDIE_ON),
   .HBMC_CH3_CFG_PC0_RDIE_ON(HBMC_CH3_CFG_PC0_RDIE_ON),
   .HBMC_CH4_CFG_PC0_RDIE_ON(HBMC_CH4_CFG_PC0_RDIE_ON),
   .HBMC_CH5_CFG_PC0_RDIE_ON(HBMC_CH5_CFG_PC0_RDIE_ON),
   .HBMC_CH6_CFG_PC0_RDIE_ON(HBMC_CH6_CFG_PC0_RDIE_ON),
   .HBMC_CH7_CFG_PC0_RDIE_ON(HBMC_CH7_CFG_PC0_RDIE_ON),
   .HBMC_CH0_CFG_PC1_RDIE_ON(HBMC_CH0_CFG_PC1_RDIE_ON),
   .HBMC_CH1_CFG_PC1_RDIE_ON(HBMC_CH1_CFG_PC1_RDIE_ON),
   .HBMC_CH2_CFG_PC1_RDIE_ON(HBMC_CH2_CFG_PC1_RDIE_ON),
   .HBMC_CH3_CFG_PC1_RDIE_ON(HBMC_CH3_CFG_PC1_RDIE_ON),
   .HBMC_CH4_CFG_PC1_RDIE_ON(HBMC_CH4_CFG_PC1_RDIE_ON),
   .HBMC_CH5_CFG_PC1_RDIE_ON(HBMC_CH5_CFG_PC1_RDIE_ON),
   .HBMC_CH6_CFG_PC1_RDIE_ON(HBMC_CH6_CFG_PC1_RDIE_ON),
   .HBMC_CH7_CFG_PC1_RDIE_ON(HBMC_CH7_CFG_PC1_RDIE_ON),
   .HBMC_CH0_CFG_PC0_CMD2RD(HBMC_CH0_CFG_PC0_CMD2RD),
   .HBMC_CH1_CFG_PC0_CMD2RD(HBMC_CH1_CFG_PC0_CMD2RD),
   .HBMC_CH2_CFG_PC0_CMD2RD(HBMC_CH2_CFG_PC0_CMD2RD),
   .HBMC_CH3_CFG_PC0_CMD2RD(HBMC_CH3_CFG_PC0_CMD2RD),
   .HBMC_CH4_CFG_PC0_CMD2RD(HBMC_CH4_CFG_PC0_CMD2RD),
   .HBMC_CH5_CFG_PC0_CMD2RD(HBMC_CH5_CFG_PC0_CMD2RD),
   .HBMC_CH6_CFG_PC0_CMD2RD(HBMC_CH6_CFG_PC0_CMD2RD),
   .HBMC_CH7_CFG_PC0_CMD2RD(HBMC_CH7_CFG_PC0_CMD2RD),
   .HBMC_CH0_CFG_PC1_CMD2RD(HBMC_CH0_CFG_PC1_CMD2RD),
   .HBMC_CH1_CFG_PC1_CMD2RD(HBMC_CH1_CFG_PC1_CMD2RD),
   .HBMC_CH2_CFG_PC1_CMD2RD(HBMC_CH2_CFG_PC1_CMD2RD),
   .HBMC_CH3_CFG_PC1_CMD2RD(HBMC_CH3_CFG_PC1_CMD2RD),
   .HBMC_CH4_CFG_PC1_CMD2RD(HBMC_CH4_CFG_PC1_CMD2RD),
   .HBMC_CH5_CFG_PC1_CMD2RD(HBMC_CH5_CFG_PC1_CMD2RD),
   .HBMC_CH6_CFG_PC1_CMD2RD(HBMC_CH6_CFG_PC1_CMD2RD),
   .HBMC_CH7_CFG_PC1_CMD2RD(HBMC_CH7_CFG_PC1_CMD2RD),
   .HBMC_CH0_CFG_PC0_CMD2RDEN(HBMC_CH0_CFG_PC0_CMD2RDEN),
   .HBMC_CH1_CFG_PC0_CMD2RDEN(HBMC_CH1_CFG_PC0_CMD2RDEN),
   .HBMC_CH2_CFG_PC0_CMD2RDEN(HBMC_CH2_CFG_PC0_CMD2RDEN),
   .HBMC_CH3_CFG_PC0_CMD2RDEN(HBMC_CH3_CFG_PC0_CMD2RDEN),
   .HBMC_CH4_CFG_PC0_CMD2RDEN(HBMC_CH4_CFG_PC0_CMD2RDEN),
   .HBMC_CH5_CFG_PC0_CMD2RDEN(HBMC_CH5_CFG_PC0_CMD2RDEN),
   .HBMC_CH6_CFG_PC0_CMD2RDEN(HBMC_CH6_CFG_PC0_CMD2RDEN),
   .HBMC_CH7_CFG_PC0_CMD2RDEN(HBMC_CH7_CFG_PC0_CMD2RDEN),
   .HBMC_CH0_CFG_PC1_CMD2RDEN(HBMC_CH0_CFG_PC1_CMD2RDEN),
   .HBMC_CH1_CFG_PC1_CMD2RDEN(HBMC_CH1_CFG_PC1_CMD2RDEN),
   .HBMC_CH2_CFG_PC1_CMD2RDEN(HBMC_CH2_CFG_PC1_CMD2RDEN),
   .HBMC_CH3_CFG_PC1_CMD2RDEN(HBMC_CH3_CFG_PC1_CMD2RDEN),
   .HBMC_CH4_CFG_PC1_CMD2RDEN(HBMC_CH4_CFG_PC1_CMD2RDEN),
   .HBMC_CH5_CFG_PC1_CMD2RDEN(HBMC_CH5_CFG_PC1_CMD2RDEN),
   .HBMC_CH6_CFG_PC1_CMD2RDEN(HBMC_CH6_CFG_PC1_CMD2RDEN),
   .HBMC_CH7_CFG_PC1_CMD2RDEN(HBMC_CH7_CFG_PC1_CMD2RDEN),
   .HBMC_CH0_CFG_PC0_CMD2RDPAR(HBMC_CH0_CFG_PC0_CMD2RDPAR),
   .HBMC_CH1_CFG_PC0_CMD2RDPAR(HBMC_CH1_CFG_PC0_CMD2RDPAR),
   .HBMC_CH2_CFG_PC0_CMD2RDPAR(HBMC_CH2_CFG_PC0_CMD2RDPAR),
   .HBMC_CH3_CFG_PC0_CMD2RDPAR(HBMC_CH3_CFG_PC0_CMD2RDPAR),
   .HBMC_CH4_CFG_PC0_CMD2RDPAR(HBMC_CH4_CFG_PC0_CMD2RDPAR),
   .HBMC_CH5_CFG_PC0_CMD2RDPAR(HBMC_CH5_CFG_PC0_CMD2RDPAR),
   .HBMC_CH6_CFG_PC0_CMD2RDPAR(HBMC_CH6_CFG_PC0_CMD2RDPAR),
   .HBMC_CH7_CFG_PC0_CMD2RDPAR(HBMC_CH7_CFG_PC0_CMD2RDPAR),
   .HBMC_CH0_CFG_PC1_CMD2RDPAR(HBMC_CH0_CFG_PC1_CMD2RDPAR),
   .HBMC_CH1_CFG_PC1_CMD2RDPAR(HBMC_CH1_CFG_PC1_CMD2RDPAR),
   .HBMC_CH2_CFG_PC1_CMD2RDPAR(HBMC_CH2_CFG_PC1_CMD2RDPAR),
   .HBMC_CH3_CFG_PC1_CMD2RDPAR(HBMC_CH3_CFG_PC1_CMD2RDPAR),
   .HBMC_CH4_CFG_PC1_CMD2RDPAR(HBMC_CH4_CFG_PC1_CMD2RDPAR),
   .HBMC_CH5_CFG_PC1_CMD2RDPAR(HBMC_CH5_CFG_PC1_CMD2RDPAR),
   .HBMC_CH6_CFG_PC1_CMD2RDPAR(HBMC_CH6_CFG_PC1_CMD2RDPAR),
   .HBMC_CH7_CFG_PC1_CMD2RDPAR(HBMC_CH7_CFG_PC1_CMD2RDPAR),
   .HBMC_CH0_CFG_PC0_CMD2RDIE(HBMC_CH0_CFG_PC0_CMD2RDIE),
   .HBMC_CH1_CFG_PC0_CMD2RDIE(HBMC_CH1_CFG_PC0_CMD2RDIE),
   .HBMC_CH2_CFG_PC0_CMD2RDIE(HBMC_CH2_CFG_PC0_CMD2RDIE),
   .HBMC_CH3_CFG_PC0_CMD2RDIE(HBMC_CH3_CFG_PC0_CMD2RDIE),
   .HBMC_CH4_CFG_PC0_CMD2RDIE(HBMC_CH4_CFG_PC0_CMD2RDIE),
   .HBMC_CH5_CFG_PC0_CMD2RDIE(HBMC_CH5_CFG_PC0_CMD2RDIE),
   .HBMC_CH6_CFG_PC0_CMD2RDIE(HBMC_CH6_CFG_PC0_CMD2RDIE),
   .HBMC_CH7_CFG_PC0_CMD2RDIE(HBMC_CH7_CFG_PC0_CMD2RDIE),
   .HBMC_CH0_CFG_PC1_CMD2RDIE(HBMC_CH0_CFG_PC1_CMD2RDIE),
   .HBMC_CH1_CFG_PC1_CMD2RDIE(HBMC_CH1_CFG_PC1_CMD2RDIE),
   .HBMC_CH2_CFG_PC1_CMD2RDIE(HBMC_CH2_CFG_PC1_CMD2RDIE),
   .HBMC_CH3_CFG_PC1_CMD2RDIE(HBMC_CH3_CFG_PC1_CMD2RDIE),
   .HBMC_CH4_CFG_PC1_CMD2RDIE(HBMC_CH4_CFG_PC1_CMD2RDIE),
   .HBMC_CH5_CFG_PC1_CMD2RDIE(HBMC_CH5_CFG_PC1_CMD2RDIE),
   .HBMC_CH6_CFG_PC1_CMD2RDIE(HBMC_CH6_CFG_PC1_CMD2RDIE),
   .HBMC_CH7_CFG_PC1_CMD2RDIE(HBMC_CH7_CFG_PC1_CMD2RDIE),
   .HBMC_CH0_CFG_PC0_DATAOE_ON(HBMC_CH0_CFG_PC0_DATAOE_ON),
   .HBMC_CH1_CFG_PC0_DATAOE_ON(HBMC_CH1_CFG_PC0_DATAOE_ON),
   .HBMC_CH2_CFG_PC0_DATAOE_ON(HBMC_CH2_CFG_PC0_DATAOE_ON),
   .HBMC_CH3_CFG_PC0_DATAOE_ON(HBMC_CH3_CFG_PC0_DATAOE_ON),
   .HBMC_CH4_CFG_PC0_DATAOE_ON(HBMC_CH4_CFG_PC0_DATAOE_ON),
   .HBMC_CH5_CFG_PC0_DATAOE_ON(HBMC_CH5_CFG_PC0_DATAOE_ON),
   .HBMC_CH6_CFG_PC0_DATAOE_ON(HBMC_CH6_CFG_PC0_DATAOE_ON),
   .HBMC_CH7_CFG_PC0_DATAOE_ON(HBMC_CH7_CFG_PC0_DATAOE_ON),
   .HBMC_CH0_CFG_PC1_DATAOE_ON(HBMC_CH0_CFG_PC1_DATAOE_ON),
   .HBMC_CH1_CFG_PC1_DATAOE_ON(HBMC_CH1_CFG_PC1_DATAOE_ON),
   .HBMC_CH2_CFG_PC1_DATAOE_ON(HBMC_CH2_CFG_PC1_DATAOE_ON),
   .HBMC_CH3_CFG_PC1_DATAOE_ON(HBMC_CH3_CFG_PC1_DATAOE_ON),
   .HBMC_CH4_CFG_PC1_DATAOE_ON(HBMC_CH4_CFG_PC1_DATAOE_ON),
   .HBMC_CH5_CFG_PC1_DATAOE_ON(HBMC_CH5_CFG_PC1_DATAOE_ON),
   .HBMC_CH6_CFG_PC1_DATAOE_ON(HBMC_CH6_CFG_PC1_DATAOE_ON),
   .HBMC_CH7_CFG_PC1_DATAOE_ON(HBMC_CH7_CFG_PC1_DATAOE_ON),
   .HBMC_CH0_CFG_PC0_CMD2DATA(HBMC_CH0_CFG_PC0_CMD2DATA),
   .HBMC_CH1_CFG_PC0_CMD2DATA(HBMC_CH1_CFG_PC0_CMD2DATA),
   .HBMC_CH2_CFG_PC0_CMD2DATA(HBMC_CH2_CFG_PC0_CMD2DATA),
   .HBMC_CH3_CFG_PC0_CMD2DATA(HBMC_CH3_CFG_PC0_CMD2DATA),
   .HBMC_CH4_CFG_PC0_CMD2DATA(HBMC_CH4_CFG_PC0_CMD2DATA),
   .HBMC_CH5_CFG_PC0_CMD2DATA(HBMC_CH5_CFG_PC0_CMD2DATA),
   .HBMC_CH6_CFG_PC0_CMD2DATA(HBMC_CH6_CFG_PC0_CMD2DATA),
   .HBMC_CH7_CFG_PC0_CMD2DATA(HBMC_CH7_CFG_PC0_CMD2DATA),
   .HBMC_CH0_CFG_PC1_CMD2DATA(HBMC_CH0_CFG_PC1_CMD2DATA),
   .HBMC_CH1_CFG_PC1_CMD2DATA(HBMC_CH1_CFG_PC1_CMD2DATA),
   .HBMC_CH2_CFG_PC1_CMD2DATA(HBMC_CH2_CFG_PC1_CMD2DATA),
   .HBMC_CH3_CFG_PC1_CMD2DATA(HBMC_CH3_CFG_PC1_CMD2DATA),
   .HBMC_CH4_CFG_PC1_CMD2DATA(HBMC_CH4_CFG_PC1_CMD2DATA),
   .HBMC_CH5_CFG_PC1_CMD2DATA(HBMC_CH5_CFG_PC1_CMD2DATA),
   .HBMC_CH6_CFG_PC1_CMD2DATA(HBMC_CH6_CFG_PC1_CMD2DATA),
   .HBMC_CH7_CFG_PC1_CMD2DATA(HBMC_CH7_CFG_PC1_CMD2DATA),
   .HBMC_CH0_CFG_WDB_RSVD_ENTRY(HBMC_CH0_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH1_CFG_WDB_RSVD_ENTRY(HBMC_CH1_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH2_CFG_WDB_RSVD_ENTRY(HBMC_CH2_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH3_CFG_WDB_RSVD_ENTRY(HBMC_CH3_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH4_CFG_WDB_RSVD_ENTRY(HBMC_CH4_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH5_CFG_WDB_RSVD_ENTRY(HBMC_CH5_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH6_CFG_WDB_RSVD_ENTRY(HBMC_CH6_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH7_CFG_WDB_RSVD_ENTRY(HBMC_CH7_CFG_WDB_RSVD_ENTRY),
   .HBMC_CH0_CFG_AWDB_RSVD_ENTRY(HBMC_CH0_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH1_CFG_AWDB_RSVD_ENTRY(HBMC_CH1_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH2_CFG_AWDB_RSVD_ENTRY(HBMC_CH2_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH3_CFG_AWDB_RSVD_ENTRY(HBMC_CH3_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH4_CFG_AWDB_RSVD_ENTRY(HBMC_CH4_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH5_CFG_AWDB_RSVD_ENTRY(HBMC_CH5_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH6_CFG_AWDB_RSVD_ENTRY(HBMC_CH6_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH7_CFG_AWDB_RSVD_ENTRY(HBMC_CH7_CFG_AWDB_RSVD_ENTRY),
   .HBMC_CH0_CFG_WCQ_BURST_THRESHOLD(HBMC_CH0_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH1_CFG_WCQ_BURST_THRESHOLD(HBMC_CH1_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH2_CFG_WCQ_BURST_THRESHOLD(HBMC_CH2_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH3_CFG_WCQ_BURST_THRESHOLD(HBMC_CH3_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH4_CFG_WCQ_BURST_THRESHOLD(HBMC_CH4_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH5_CFG_WCQ_BURST_THRESHOLD(HBMC_CH5_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH6_CFG_WCQ_BURST_THRESHOLD(HBMC_CH6_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH7_CFG_WCQ_BURST_THRESHOLD(HBMC_CH7_CFG_WCQ_BURST_THRESHOLD),
   .HBMC_CH0_CFG_WCQ_LWM(HBMC_CH0_CFG_WCQ_LWM),
   .HBMC_CH1_CFG_WCQ_LWM(HBMC_CH1_CFG_WCQ_LWM),
   .HBMC_CH2_CFG_WCQ_LWM(HBMC_CH2_CFG_WCQ_LWM),
   .HBMC_CH3_CFG_WCQ_LWM(HBMC_CH3_CFG_WCQ_LWM),
   .HBMC_CH4_CFG_WCQ_LWM(HBMC_CH4_CFG_WCQ_LWM),
   .HBMC_CH5_CFG_WCQ_LWM(HBMC_CH5_CFG_WCQ_LWM),
   .HBMC_CH6_CFG_WCQ_LWM(HBMC_CH6_CFG_WCQ_LWM),
   .HBMC_CH7_CFG_WCQ_LWM(HBMC_CH7_CFG_WCQ_LWM),
   .HBMC_CH0_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH0_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH1_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH1_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH2_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH2_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH3_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH3_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH4_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH4_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH5_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH5_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH6_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH6_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH7_CFG_WCQ_TIMEOUT_THRESHOLD(HBMC_CH7_CFG_WCQ_TIMEOUT_THRESHOLD),
   .HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH0_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH1_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH2_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH3_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH4_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH5_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH6_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CFG(HBMC_CH7_CFG_PC0_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH0_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH1_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH2_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH3_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH4_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH5_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH6_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CFG(HBMC_CH7_CFG_PC1_MAJOR_MODE_UPDATE_CFG),
   .HBMC_CH0_CFG_PC0_WDQS_ON(HBMC_CH0_CFG_PC0_WDQS_ON),
   .HBMC_CH1_CFG_PC0_WDQS_ON(HBMC_CH1_CFG_PC0_WDQS_ON),
   .HBMC_CH2_CFG_PC0_WDQS_ON(HBMC_CH2_CFG_PC0_WDQS_ON),
   .HBMC_CH3_CFG_PC0_WDQS_ON(HBMC_CH3_CFG_PC0_WDQS_ON),
   .HBMC_CH4_CFG_PC0_WDQS_ON(HBMC_CH4_CFG_PC0_WDQS_ON),
   .HBMC_CH5_CFG_PC0_WDQS_ON(HBMC_CH5_CFG_PC0_WDQS_ON),
   .HBMC_CH6_CFG_PC0_WDQS_ON(HBMC_CH6_CFG_PC0_WDQS_ON),
   .HBMC_CH7_CFG_PC0_WDQS_ON(HBMC_CH7_CFG_PC0_WDQS_ON),
   .HBMC_CH0_CFG_PC1_WDQS_ON(HBMC_CH0_CFG_PC1_WDQS_ON),
   .HBMC_CH1_CFG_PC1_WDQS_ON(HBMC_CH1_CFG_PC1_WDQS_ON),
   .HBMC_CH2_CFG_PC1_WDQS_ON(HBMC_CH2_CFG_PC1_WDQS_ON),
   .HBMC_CH3_CFG_PC1_WDQS_ON(HBMC_CH3_CFG_PC1_WDQS_ON),
   .HBMC_CH4_CFG_PC1_WDQS_ON(HBMC_CH4_CFG_PC1_WDQS_ON),
   .HBMC_CH5_CFG_PC1_WDQS_ON(HBMC_CH5_CFG_PC1_WDQS_ON),
   .HBMC_CH6_CFG_PC1_WDQS_ON(HBMC_CH6_CFG_PC1_WDQS_ON),
   .HBMC_CH7_CFG_PC1_WDQS_ON(HBMC_CH7_CFG_PC1_WDQS_ON),
   .HBMC_CH0_CFG_PC0_CMD2WDQS(HBMC_CH0_CFG_PC0_CMD2WDQS),
   .HBMC_CH1_CFG_PC0_CMD2WDQS(HBMC_CH1_CFG_PC0_CMD2WDQS),
   .HBMC_CH2_CFG_PC0_CMD2WDQS(HBMC_CH2_CFG_PC0_CMD2WDQS),
   .HBMC_CH3_CFG_PC0_CMD2WDQS(HBMC_CH3_CFG_PC0_CMD2WDQS),
   .HBMC_CH4_CFG_PC0_CMD2WDQS(HBMC_CH4_CFG_PC0_CMD2WDQS),
   .HBMC_CH5_CFG_PC0_CMD2WDQS(HBMC_CH5_CFG_PC0_CMD2WDQS),
   .HBMC_CH6_CFG_PC0_CMD2WDQS(HBMC_CH6_CFG_PC0_CMD2WDQS),
   .HBMC_CH7_CFG_PC0_CMD2WDQS(HBMC_CH7_CFG_PC0_CMD2WDQS),
   .HBMC_CH0_CFG_PC1_CMD2WDQS(HBMC_CH0_CFG_PC1_CMD2WDQS),
   .HBMC_CH1_CFG_PC1_CMD2WDQS(HBMC_CH1_CFG_PC1_CMD2WDQS),
   .HBMC_CH2_CFG_PC1_CMD2WDQS(HBMC_CH2_CFG_PC1_CMD2WDQS),
   .HBMC_CH3_CFG_PC1_CMD2WDQS(HBMC_CH3_CFG_PC1_CMD2WDQS),
   .HBMC_CH4_CFG_PC1_CMD2WDQS(HBMC_CH4_CFG_PC1_CMD2WDQS),
   .HBMC_CH5_CFG_PC1_CMD2WDQS(HBMC_CH5_CFG_PC1_CMD2WDQS),
   .HBMC_CH6_CFG_PC1_CMD2WDQS(HBMC_CH6_CFG_PC1_CMD2WDQS),
   .HBMC_CH7_CFG_PC1_CMD2WDQS(HBMC_CH7_CFG_PC1_CMD2WDQS),
   .HBMC_CH0_CFG_PC0_CMD2DATAOE(HBMC_CH0_CFG_PC0_CMD2DATAOE),
   .HBMC_CH1_CFG_PC0_CMD2DATAOE(HBMC_CH1_CFG_PC0_CMD2DATAOE),
   .HBMC_CH2_CFG_PC0_CMD2DATAOE(HBMC_CH2_CFG_PC0_CMD2DATAOE),
   .HBMC_CH3_CFG_PC0_CMD2DATAOE(HBMC_CH3_CFG_PC0_CMD2DATAOE),
   .HBMC_CH4_CFG_PC0_CMD2DATAOE(HBMC_CH4_CFG_PC0_CMD2DATAOE),
   .HBMC_CH5_CFG_PC0_CMD2DATAOE(HBMC_CH5_CFG_PC0_CMD2DATAOE),
   .HBMC_CH6_CFG_PC0_CMD2DATAOE(HBMC_CH6_CFG_PC0_CMD2DATAOE),
   .HBMC_CH7_CFG_PC0_CMD2DATAOE(HBMC_CH7_CFG_PC0_CMD2DATAOE),
   .HBMC_CH0_CFG_PC1_CMD2DATAOE(HBMC_CH0_CFG_PC1_CMD2DATAOE),
   .HBMC_CH1_CFG_PC1_CMD2DATAOE(HBMC_CH1_CFG_PC1_CMD2DATAOE),
   .HBMC_CH2_CFG_PC1_CMD2DATAOE(HBMC_CH2_CFG_PC1_CMD2DATAOE),
   .HBMC_CH3_CFG_PC1_CMD2DATAOE(HBMC_CH3_CFG_PC1_CMD2DATAOE),
   .HBMC_CH4_CFG_PC1_CMD2DATAOE(HBMC_CH4_CFG_PC1_CMD2DATAOE),
   .HBMC_CH5_CFG_PC1_CMD2DATAOE(HBMC_CH5_CFG_PC1_CMD2DATAOE),
   .HBMC_CH6_CFG_PC1_CMD2DATAOE(HBMC_CH6_CFG_PC1_CMD2DATAOE),
   .HBMC_CH7_CFG_PC1_CMD2DATAOE(HBMC_CH7_CFG_PC1_CMD2DATAOE),
   .HBMC_CH0_CFG_WCQ_HWM(HBMC_CH0_CFG_WCQ_HWM),
   .HBMC_CH1_CFG_WCQ_HWM(HBMC_CH1_CFG_WCQ_HWM),
   .HBMC_CH2_CFG_WCQ_HWM(HBMC_CH2_CFG_WCQ_HWM),
   .HBMC_CH3_CFG_WCQ_HWM(HBMC_CH3_CFG_WCQ_HWM),
   .HBMC_CH4_CFG_WCQ_HWM(HBMC_CH4_CFG_WCQ_HWM),
   .HBMC_CH5_CFG_WCQ_HWM(HBMC_CH5_CFG_WCQ_HWM),
   .HBMC_CH6_CFG_WCQ_HWM(HBMC_CH6_CFG_WCQ_HWM),
   .HBMC_CH7_CFG_WCQ_HWM(HBMC_CH7_CFG_WCQ_HWM),
   .HBMC_CH0_CFG_CB_MAJOR_MODE_EN(HBMC_CH0_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH1_CFG_CB_MAJOR_MODE_EN(HBMC_CH1_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH2_CFG_CB_MAJOR_MODE_EN(HBMC_CH2_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH3_CFG_CB_MAJOR_MODE_EN(HBMC_CH3_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH4_CFG_CB_MAJOR_MODE_EN(HBMC_CH4_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH5_CFG_CB_MAJOR_MODE_EN(HBMC_CH5_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH6_CFG_CB_MAJOR_MODE_EN(HBMC_CH6_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH7_CFG_CB_MAJOR_MODE_EN(HBMC_CH7_CFG_CB_MAJOR_MODE_EN),
   .HBMC_CH0_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH0_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH1_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH1_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH2_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH2_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH3_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH3_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH4_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH4_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH5_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH5_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH6_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH6_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH7_CFG_CB_STRICT_MAJOR_MODE_EN(HBMC_CH7_CFG_CB_STRICT_MAJOR_MODE_EN),
   .HBMC_CH0_CFG_RFSH_ALL_EN(HBMC_CH0_CFG_RFSH_ALL_EN),
   .HBMC_CH1_CFG_RFSH_ALL_EN(HBMC_CH1_CFG_RFSH_ALL_EN),
   .HBMC_CH2_CFG_RFSH_ALL_EN(HBMC_CH2_CFG_RFSH_ALL_EN),
   .HBMC_CH3_CFG_RFSH_ALL_EN(HBMC_CH3_CFG_RFSH_ALL_EN),
   .HBMC_CH4_CFG_RFSH_ALL_EN(HBMC_CH4_CFG_RFSH_ALL_EN),
   .HBMC_CH5_CFG_RFSH_ALL_EN(HBMC_CH5_CFG_RFSH_ALL_EN),
   .HBMC_CH6_CFG_RFSH_ALL_EN(HBMC_CH6_CFG_RFSH_ALL_EN),
   .HBMC_CH7_CFG_RFSH_ALL_EN(HBMC_CH7_CFG_RFSH_ALL_EN),
   .HBMC_CH0_CFG_RFSH_PB_EN(HBMC_CH0_CFG_RFSH_PB_EN),
   .HBMC_CH1_CFG_RFSH_PB_EN(HBMC_CH1_CFG_RFSH_PB_EN),
   .HBMC_CH2_CFG_RFSH_PB_EN(HBMC_CH2_CFG_RFSH_PB_EN),
   .HBMC_CH3_CFG_RFSH_PB_EN(HBMC_CH3_CFG_RFSH_PB_EN),
   .HBMC_CH4_CFG_RFSH_PB_EN(HBMC_CH4_CFG_RFSH_PB_EN),
   .HBMC_CH5_CFG_RFSH_PB_EN(HBMC_CH5_CFG_RFSH_PB_EN),
   .HBMC_CH6_CFG_RFSH_PB_EN(HBMC_CH6_CFG_RFSH_PB_EN),
   .HBMC_CH7_CFG_RFSH_PB_EN(HBMC_CH7_CFG_RFSH_PB_EN),
   .HBMC_CH0_CFG_USER_RFSH_PB_EN(HBMC_CH0_CFG_USER_RFSH_PB_EN),
   .HBMC_CH1_CFG_USER_RFSH_PB_EN(HBMC_CH1_CFG_USER_RFSH_PB_EN),
   .HBMC_CH2_CFG_USER_RFSH_PB_EN(HBMC_CH2_CFG_USER_RFSH_PB_EN),
   .HBMC_CH3_CFG_USER_RFSH_PB_EN(HBMC_CH3_CFG_USER_RFSH_PB_EN),
   .HBMC_CH4_CFG_USER_RFSH_PB_EN(HBMC_CH4_CFG_USER_RFSH_PB_EN),
   .HBMC_CH5_CFG_USER_RFSH_PB_EN(HBMC_CH5_CFG_USER_RFSH_PB_EN),
   .HBMC_CH6_CFG_USER_RFSH_PB_EN(HBMC_CH6_CFG_USER_RFSH_PB_EN),
   .HBMC_CH7_CFG_USER_RFSH_PB_EN(HBMC_CH7_CFG_USER_RFSH_PB_EN),
   .HBMC_CH0_CFG_RFSH_AB_TO_PB_EN(HBMC_CH0_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH1_CFG_RFSH_AB_TO_PB_EN(HBMC_CH1_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH2_CFG_RFSH_AB_TO_PB_EN(HBMC_CH2_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH3_CFG_RFSH_AB_TO_PB_EN(HBMC_CH3_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH4_CFG_RFSH_AB_TO_PB_EN(HBMC_CH4_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH5_CFG_RFSH_AB_TO_PB_EN(HBMC_CH5_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH6_CFG_RFSH_AB_TO_PB_EN(HBMC_CH6_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH7_CFG_RFSH_AB_TO_PB_EN(HBMC_CH7_CFG_RFSH_AB_TO_PB_EN),
   .HBMC_CH0_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH0_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH1_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH1_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH2_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH2_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH3_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH3_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH4_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH4_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH5_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH5_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH6_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH6_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH7_CFG_CB_TEMP_RFSH_FILTER_EN(HBMC_CH7_CFG_CB_TEMP_RFSH_FILTER_EN),
   .HBMC_CH0_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH0_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH1_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH1_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH2_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH2_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH3_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH3_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH4_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH4_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH5_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH5_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH6_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH6_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH7_CFG_RFSH_POST_UPPER_LIMIT(HBMC_CH7_CFG_RFSH_POST_UPPER_LIMIT),
   .HBMC_CH0_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH0_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH1_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH1_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH2_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH2_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH3_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH3_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH4_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH4_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH5_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH5_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH6_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH6_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH7_CFG_RFSH_POST_LOWER_LIMIT(HBMC_CH7_CFG_RFSH_POST_LOWER_LIMIT),
   .HBMC_CH0_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH0_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH1_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH1_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH2_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH2_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH3_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH3_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH4_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH4_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH5_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH5_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH6_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH6_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH7_CFG_RFSH_PRE_UPPER_LIMIT(HBMC_CH7_CFG_RFSH_PRE_UPPER_LIMIT),
   .HBMC_CH0_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH0_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH1_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH1_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH2_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH2_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH3_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH3_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH4_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH4_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH5_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH5_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH6_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH6_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH7_CFG_RFSH_IDLE_THRESHOLD(HBMC_CH7_CFG_RFSH_IDLE_THRESHOLD),
   .HBMC_CH0_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP000_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP001_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP011_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP010_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP110_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP111_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP101_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH0_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH1_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH1_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH2_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH2_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH3_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH3_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH4_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH4_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH5_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH5_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH6_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH6_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH7_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH(HBMC_CH7_CFG_TEMP100_NO_OF_RFSH_BEFORE_SELF_RFSH),
   .HBMC_CH0_CFG_THROTTLE_EN(HBMC_CH0_CFG_THROTTLE_EN),
   .HBMC_CH1_CFG_THROTTLE_EN(HBMC_CH1_CFG_THROTTLE_EN),
   .HBMC_CH2_CFG_THROTTLE_EN(HBMC_CH2_CFG_THROTTLE_EN),
   .HBMC_CH3_CFG_THROTTLE_EN(HBMC_CH3_CFG_THROTTLE_EN),
   .HBMC_CH4_CFG_THROTTLE_EN(HBMC_CH4_CFG_THROTTLE_EN),
   .HBMC_CH5_CFG_THROTTLE_EN(HBMC_CH5_CFG_THROTTLE_EN),
   .HBMC_CH6_CFG_THROTTLE_EN(HBMC_CH6_CFG_THROTTLE_EN),
   .HBMC_CH7_CFG_THROTTLE_EN(HBMC_CH7_CFG_THROTTLE_EN),
   .HBMC_CH0_CFG_TEMP_FILTER_EN(HBMC_CH0_CFG_TEMP_FILTER_EN),
   .HBMC_CH1_CFG_TEMP_FILTER_EN(HBMC_CH1_CFG_TEMP_FILTER_EN),
   .HBMC_CH2_CFG_TEMP_FILTER_EN(HBMC_CH2_CFG_TEMP_FILTER_EN),
   .HBMC_CH3_CFG_TEMP_FILTER_EN(HBMC_CH3_CFG_TEMP_FILTER_EN),
   .HBMC_CH4_CFG_TEMP_FILTER_EN(HBMC_CH4_CFG_TEMP_FILTER_EN),
   .HBMC_CH5_CFG_TEMP_FILTER_EN(HBMC_CH5_CFG_TEMP_FILTER_EN),
   .HBMC_CH6_CFG_TEMP_FILTER_EN(HBMC_CH6_CFG_TEMP_FILTER_EN),
   .HBMC_CH7_CFG_TEMP_FILTER_EN(HBMC_CH7_CFG_TEMP_FILTER_EN),
   .HBMC_CH0_CFG_CATTRIP_FILTER_EN(HBMC_CH0_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH1_CFG_CATTRIP_FILTER_EN(HBMC_CH1_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH2_CFG_CATTRIP_FILTER_EN(HBMC_CH2_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH3_CFG_CATTRIP_FILTER_EN(HBMC_CH3_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH4_CFG_CATTRIP_FILTER_EN(HBMC_CH4_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH5_CFG_CATTRIP_FILTER_EN(HBMC_CH5_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH6_CFG_CATTRIP_FILTER_EN(HBMC_CH6_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH7_CFG_CATTRIP_FILTER_EN(HBMC_CH7_CFG_CATTRIP_FILTER_EN),
   .HBMC_CH0_CFG_CB_BYPASS_CATTRIP(HBMC_CH0_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH1_CFG_CB_BYPASS_CATTRIP(HBMC_CH1_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH2_CFG_CB_BYPASS_CATTRIP(HBMC_CH2_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH3_CFG_CB_BYPASS_CATTRIP(HBMC_CH3_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH4_CFG_CB_BYPASS_CATTRIP(HBMC_CH4_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH5_CFG_CB_BYPASS_CATTRIP(HBMC_CH5_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH6_CFG_CB_BYPASS_CATTRIP(HBMC_CH6_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH7_CFG_CB_BYPASS_CATTRIP(HBMC_CH7_CFG_CB_BYPASS_CATTRIP),
   .HBMC_CH0_CFG_CB_TEMP_SELECT(HBMC_CH0_CFG_CB_TEMP_SELECT),
   .HBMC_CH1_CFG_CB_TEMP_SELECT(HBMC_CH1_CFG_CB_TEMP_SELECT),
   .HBMC_CH2_CFG_CB_TEMP_SELECT(HBMC_CH2_CFG_CB_TEMP_SELECT),
   .HBMC_CH3_CFG_CB_TEMP_SELECT(HBMC_CH3_CFG_CB_TEMP_SELECT),
   .HBMC_CH4_CFG_CB_TEMP_SELECT(HBMC_CH4_CFG_CB_TEMP_SELECT),
   .HBMC_CH5_CFG_CB_TEMP_SELECT(HBMC_CH5_CFG_CB_TEMP_SELECT),
   .HBMC_CH6_CFG_CB_TEMP_SELECT(HBMC_CH6_CFG_CB_TEMP_SELECT),
   .HBMC_CH7_CFG_CB_TEMP_SELECT(HBMC_CH7_CFG_CB_TEMP_SELECT),
   .HBMC_CH0_CFG_F2C_TEMP_UPDATE(HBMC_CH0_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH1_CFG_F2C_TEMP_UPDATE(HBMC_CH1_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH2_CFG_F2C_TEMP_UPDATE(HBMC_CH2_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH3_CFG_F2C_TEMP_UPDATE(HBMC_CH3_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH4_CFG_F2C_TEMP_UPDATE(HBMC_CH4_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH5_CFG_F2C_TEMP_UPDATE(HBMC_CH5_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH6_CFG_F2C_TEMP_UPDATE(HBMC_CH6_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH7_CFG_F2C_TEMP_UPDATE(HBMC_CH7_CFG_F2C_TEMP_UPDATE),
   .HBMC_CH0_CFG_F2C_TEMP(HBMC_CH0_CFG_F2C_TEMP),
   .HBMC_CH1_CFG_F2C_TEMP(HBMC_CH1_CFG_F2C_TEMP),
   .HBMC_CH2_CFG_F2C_TEMP(HBMC_CH2_CFG_F2C_TEMP),
   .HBMC_CH3_CFG_F2C_TEMP(HBMC_CH3_CFG_F2C_TEMP),
   .HBMC_CH4_CFG_F2C_TEMP(HBMC_CH4_CFG_F2C_TEMP),
   .HBMC_CH5_CFG_F2C_TEMP(HBMC_CH5_CFG_F2C_TEMP),
   .HBMC_CH6_CFG_F2C_TEMP(HBMC_CH6_CFG_F2C_TEMP),
   .HBMC_CH7_CFG_F2C_TEMP(HBMC_CH7_CFG_F2C_TEMP),
   .HBMC_CH0_CFG_TEMP000_ON_TIME(HBMC_CH0_CFG_TEMP000_ON_TIME),
   .HBMC_CH1_CFG_TEMP000_ON_TIME(HBMC_CH1_CFG_TEMP000_ON_TIME),
   .HBMC_CH2_CFG_TEMP000_ON_TIME(HBMC_CH2_CFG_TEMP000_ON_TIME),
   .HBMC_CH3_CFG_TEMP000_ON_TIME(HBMC_CH3_CFG_TEMP000_ON_TIME),
   .HBMC_CH4_CFG_TEMP000_ON_TIME(HBMC_CH4_CFG_TEMP000_ON_TIME),
   .HBMC_CH5_CFG_TEMP000_ON_TIME(HBMC_CH5_CFG_TEMP000_ON_TIME),
   .HBMC_CH6_CFG_TEMP000_ON_TIME(HBMC_CH6_CFG_TEMP000_ON_TIME),
   .HBMC_CH7_CFG_TEMP000_ON_TIME(HBMC_CH7_CFG_TEMP000_ON_TIME),
   .HBMC_CH0_CFG_TEMP001_ON_TIME(HBMC_CH0_CFG_TEMP001_ON_TIME),
   .HBMC_CH1_CFG_TEMP001_ON_TIME(HBMC_CH1_CFG_TEMP001_ON_TIME),
   .HBMC_CH2_CFG_TEMP001_ON_TIME(HBMC_CH2_CFG_TEMP001_ON_TIME),
   .HBMC_CH3_CFG_TEMP001_ON_TIME(HBMC_CH3_CFG_TEMP001_ON_TIME),
   .HBMC_CH4_CFG_TEMP001_ON_TIME(HBMC_CH4_CFG_TEMP001_ON_TIME),
   .HBMC_CH5_CFG_TEMP001_ON_TIME(HBMC_CH5_CFG_TEMP001_ON_TIME),
   .HBMC_CH6_CFG_TEMP001_ON_TIME(HBMC_CH6_CFG_TEMP001_ON_TIME),
   .HBMC_CH7_CFG_TEMP001_ON_TIME(HBMC_CH7_CFG_TEMP001_ON_TIME),
   .HBMC_CH0_CFG_TEMP010_ON_TIME(HBMC_CH0_CFG_TEMP010_ON_TIME),
   .HBMC_CH1_CFG_TEMP010_ON_TIME(HBMC_CH1_CFG_TEMP010_ON_TIME),
   .HBMC_CH2_CFG_TEMP010_ON_TIME(HBMC_CH2_CFG_TEMP010_ON_TIME),
   .HBMC_CH3_CFG_TEMP010_ON_TIME(HBMC_CH3_CFG_TEMP010_ON_TIME),
   .HBMC_CH4_CFG_TEMP010_ON_TIME(HBMC_CH4_CFG_TEMP010_ON_TIME),
   .HBMC_CH5_CFG_TEMP010_ON_TIME(HBMC_CH5_CFG_TEMP010_ON_TIME),
   .HBMC_CH6_CFG_TEMP010_ON_TIME(HBMC_CH6_CFG_TEMP010_ON_TIME),
   .HBMC_CH7_CFG_TEMP010_ON_TIME(HBMC_CH7_CFG_TEMP010_ON_TIME),
   .HBMC_CH0_CFG_TEMP011_ON_TIME(HBMC_CH0_CFG_TEMP011_ON_TIME),
   .HBMC_CH1_CFG_TEMP011_ON_TIME(HBMC_CH1_CFG_TEMP011_ON_TIME),
   .HBMC_CH2_CFG_TEMP011_ON_TIME(HBMC_CH2_CFG_TEMP011_ON_TIME),
   .HBMC_CH3_CFG_TEMP011_ON_TIME(HBMC_CH3_CFG_TEMP011_ON_TIME),
   .HBMC_CH4_CFG_TEMP011_ON_TIME(HBMC_CH4_CFG_TEMP011_ON_TIME),
   .HBMC_CH5_CFG_TEMP011_ON_TIME(HBMC_CH5_CFG_TEMP011_ON_TIME),
   .HBMC_CH6_CFG_TEMP011_ON_TIME(HBMC_CH6_CFG_TEMP011_ON_TIME),
   .HBMC_CH7_CFG_TEMP011_ON_TIME(HBMC_CH7_CFG_TEMP011_ON_TIME),
   .HBMC_CH0_CFG_TEMP100_ON_TIME(HBMC_CH0_CFG_TEMP100_ON_TIME),
   .HBMC_CH1_CFG_TEMP100_ON_TIME(HBMC_CH1_CFG_TEMP100_ON_TIME),
   .HBMC_CH2_CFG_TEMP100_ON_TIME(HBMC_CH2_CFG_TEMP100_ON_TIME),
   .HBMC_CH3_CFG_TEMP100_ON_TIME(HBMC_CH3_CFG_TEMP100_ON_TIME),
   .HBMC_CH4_CFG_TEMP100_ON_TIME(HBMC_CH4_CFG_TEMP100_ON_TIME),
   .HBMC_CH5_CFG_TEMP100_ON_TIME(HBMC_CH5_CFG_TEMP100_ON_TIME),
   .HBMC_CH6_CFG_TEMP100_ON_TIME(HBMC_CH6_CFG_TEMP100_ON_TIME),
   .HBMC_CH7_CFG_TEMP100_ON_TIME(HBMC_CH7_CFG_TEMP100_ON_TIME),
   .HBMC_CH0_CFG_TEMP101_ON_TIME(HBMC_CH0_CFG_TEMP101_ON_TIME),
   .HBMC_CH1_CFG_TEMP101_ON_TIME(HBMC_CH1_CFG_TEMP101_ON_TIME),
   .HBMC_CH2_CFG_TEMP101_ON_TIME(HBMC_CH2_CFG_TEMP101_ON_TIME),
   .HBMC_CH3_CFG_TEMP101_ON_TIME(HBMC_CH3_CFG_TEMP101_ON_TIME),
   .HBMC_CH4_CFG_TEMP101_ON_TIME(HBMC_CH4_CFG_TEMP101_ON_TIME),
   .HBMC_CH5_CFG_TEMP101_ON_TIME(HBMC_CH5_CFG_TEMP101_ON_TIME),
   .HBMC_CH6_CFG_TEMP101_ON_TIME(HBMC_CH6_CFG_TEMP101_ON_TIME),
   .HBMC_CH7_CFG_TEMP101_ON_TIME(HBMC_CH7_CFG_TEMP101_ON_TIME),
   .HBMC_CH0_CFG_TEMP110_ON_TIME(HBMC_CH0_CFG_TEMP110_ON_TIME),
   .HBMC_CH1_CFG_TEMP110_ON_TIME(HBMC_CH1_CFG_TEMP110_ON_TIME),
   .HBMC_CH2_CFG_TEMP110_ON_TIME(HBMC_CH2_CFG_TEMP110_ON_TIME),
   .HBMC_CH3_CFG_TEMP110_ON_TIME(HBMC_CH3_CFG_TEMP110_ON_TIME),
   .HBMC_CH4_CFG_TEMP110_ON_TIME(HBMC_CH4_CFG_TEMP110_ON_TIME),
   .HBMC_CH5_CFG_TEMP110_ON_TIME(HBMC_CH5_CFG_TEMP110_ON_TIME),
   .HBMC_CH6_CFG_TEMP110_ON_TIME(HBMC_CH6_CFG_TEMP110_ON_TIME),
   .HBMC_CH7_CFG_TEMP110_ON_TIME(HBMC_CH7_CFG_TEMP110_ON_TIME),
   .HBMC_CH0_CFG_TEMP111_ON_TIME(HBMC_CH0_CFG_TEMP111_ON_TIME),
   .HBMC_CH1_CFG_TEMP111_ON_TIME(HBMC_CH1_CFG_TEMP111_ON_TIME),
   .HBMC_CH2_CFG_TEMP111_ON_TIME(HBMC_CH2_CFG_TEMP111_ON_TIME),
   .HBMC_CH3_CFG_TEMP111_ON_TIME(HBMC_CH3_CFG_TEMP111_ON_TIME),
   .HBMC_CH4_CFG_TEMP111_ON_TIME(HBMC_CH4_CFG_TEMP111_ON_TIME),
   .HBMC_CH5_CFG_TEMP111_ON_TIME(HBMC_CH5_CFG_TEMP111_ON_TIME),
   .HBMC_CH6_CFG_TEMP111_ON_TIME(HBMC_CH6_CFG_TEMP111_ON_TIME),
   .HBMC_CH7_CFG_TEMP111_ON_TIME(HBMC_CH7_CFG_TEMP111_ON_TIME),
   .HBMC_CH0_CFG_TEMP000_OFF_TIME(HBMC_CH0_CFG_TEMP000_OFF_TIME),
   .HBMC_CH1_CFG_TEMP000_OFF_TIME(HBMC_CH1_CFG_TEMP000_OFF_TIME),
   .HBMC_CH2_CFG_TEMP000_OFF_TIME(HBMC_CH2_CFG_TEMP000_OFF_TIME),
   .HBMC_CH3_CFG_TEMP000_OFF_TIME(HBMC_CH3_CFG_TEMP000_OFF_TIME),
   .HBMC_CH4_CFG_TEMP000_OFF_TIME(HBMC_CH4_CFG_TEMP000_OFF_TIME),
   .HBMC_CH5_CFG_TEMP000_OFF_TIME(HBMC_CH5_CFG_TEMP000_OFF_TIME),
   .HBMC_CH6_CFG_TEMP000_OFF_TIME(HBMC_CH6_CFG_TEMP000_OFF_TIME),
   .HBMC_CH7_CFG_TEMP000_OFF_TIME(HBMC_CH7_CFG_TEMP000_OFF_TIME),
   .HBMC_CH0_CFG_TEMP001_OFF_TIME(HBMC_CH0_CFG_TEMP001_OFF_TIME),
   .HBMC_CH1_CFG_TEMP001_OFF_TIME(HBMC_CH1_CFG_TEMP001_OFF_TIME),
   .HBMC_CH2_CFG_TEMP001_OFF_TIME(HBMC_CH2_CFG_TEMP001_OFF_TIME),
   .HBMC_CH3_CFG_TEMP001_OFF_TIME(HBMC_CH3_CFG_TEMP001_OFF_TIME),
   .HBMC_CH4_CFG_TEMP001_OFF_TIME(HBMC_CH4_CFG_TEMP001_OFF_TIME),
   .HBMC_CH5_CFG_TEMP001_OFF_TIME(HBMC_CH5_CFG_TEMP001_OFF_TIME),
   .HBMC_CH6_CFG_TEMP001_OFF_TIME(HBMC_CH6_CFG_TEMP001_OFF_TIME),
   .HBMC_CH7_CFG_TEMP001_OFF_TIME(HBMC_CH7_CFG_TEMP001_OFF_TIME),
   .HBMC_CH0_CFG_TEMP010_OFF_TIME(HBMC_CH0_CFG_TEMP010_OFF_TIME),
   .HBMC_CH1_CFG_TEMP010_OFF_TIME(HBMC_CH1_CFG_TEMP010_OFF_TIME),
   .HBMC_CH2_CFG_TEMP010_OFF_TIME(HBMC_CH2_CFG_TEMP010_OFF_TIME),
   .HBMC_CH3_CFG_TEMP010_OFF_TIME(HBMC_CH3_CFG_TEMP010_OFF_TIME),
   .HBMC_CH4_CFG_TEMP010_OFF_TIME(HBMC_CH4_CFG_TEMP010_OFF_TIME),
   .HBMC_CH5_CFG_TEMP010_OFF_TIME(HBMC_CH5_CFG_TEMP010_OFF_TIME),
   .HBMC_CH6_CFG_TEMP010_OFF_TIME(HBMC_CH6_CFG_TEMP010_OFF_TIME),
   .HBMC_CH7_CFG_TEMP010_OFF_TIME(HBMC_CH7_CFG_TEMP010_OFF_TIME),
   .HBMC_CH0_CFG_TEMP011_OFF_TIME(HBMC_CH0_CFG_TEMP011_OFF_TIME),
   .HBMC_CH1_CFG_TEMP011_OFF_TIME(HBMC_CH1_CFG_TEMP011_OFF_TIME),
   .HBMC_CH2_CFG_TEMP011_OFF_TIME(HBMC_CH2_CFG_TEMP011_OFF_TIME),
   .HBMC_CH3_CFG_TEMP011_OFF_TIME(HBMC_CH3_CFG_TEMP011_OFF_TIME),
   .HBMC_CH4_CFG_TEMP011_OFF_TIME(HBMC_CH4_CFG_TEMP011_OFF_TIME),
   .HBMC_CH5_CFG_TEMP011_OFF_TIME(HBMC_CH5_CFG_TEMP011_OFF_TIME),
   .HBMC_CH6_CFG_TEMP011_OFF_TIME(HBMC_CH6_CFG_TEMP011_OFF_TIME),
   .HBMC_CH7_CFG_TEMP011_OFF_TIME(HBMC_CH7_CFG_TEMP011_OFF_TIME),
   .HBMC_CH0_CFG_TEMP100_OFF_TIME(HBMC_CH0_CFG_TEMP100_OFF_TIME),
   .HBMC_CH1_CFG_TEMP100_OFF_TIME(HBMC_CH1_CFG_TEMP100_OFF_TIME),
   .HBMC_CH2_CFG_TEMP100_OFF_TIME(HBMC_CH2_CFG_TEMP100_OFF_TIME),
   .HBMC_CH3_CFG_TEMP100_OFF_TIME(HBMC_CH3_CFG_TEMP100_OFF_TIME),
   .HBMC_CH4_CFG_TEMP100_OFF_TIME(HBMC_CH4_CFG_TEMP100_OFF_TIME),
   .HBMC_CH5_CFG_TEMP100_OFF_TIME(HBMC_CH5_CFG_TEMP100_OFF_TIME),
   .HBMC_CH6_CFG_TEMP100_OFF_TIME(HBMC_CH6_CFG_TEMP100_OFF_TIME),
   .HBMC_CH7_CFG_TEMP100_OFF_TIME(HBMC_CH7_CFG_TEMP100_OFF_TIME),
   .HBMC_CH0_CFG_TEMP101_OFF_TIME(HBMC_CH0_CFG_TEMP101_OFF_TIME),
   .HBMC_CH1_CFG_TEMP101_OFF_TIME(HBMC_CH1_CFG_TEMP101_OFF_TIME),
   .HBMC_CH2_CFG_TEMP101_OFF_TIME(HBMC_CH2_CFG_TEMP101_OFF_TIME),
   .HBMC_CH3_CFG_TEMP101_OFF_TIME(HBMC_CH3_CFG_TEMP101_OFF_TIME),
   .HBMC_CH4_CFG_TEMP101_OFF_TIME(HBMC_CH4_CFG_TEMP101_OFF_TIME),
   .HBMC_CH5_CFG_TEMP101_OFF_TIME(HBMC_CH5_CFG_TEMP101_OFF_TIME),
   .HBMC_CH6_CFG_TEMP101_OFF_TIME(HBMC_CH6_CFG_TEMP101_OFF_TIME),
   .HBMC_CH7_CFG_TEMP101_OFF_TIME(HBMC_CH7_CFG_TEMP101_OFF_TIME),
   .HBMC_CH0_CFG_TEMP110_OFF_TIME(HBMC_CH0_CFG_TEMP110_OFF_TIME),
   .HBMC_CH1_CFG_TEMP110_OFF_TIME(HBMC_CH1_CFG_TEMP110_OFF_TIME),
   .HBMC_CH2_CFG_TEMP110_OFF_TIME(HBMC_CH2_CFG_TEMP110_OFF_TIME),
   .HBMC_CH3_CFG_TEMP110_OFF_TIME(HBMC_CH3_CFG_TEMP110_OFF_TIME),
   .HBMC_CH4_CFG_TEMP110_OFF_TIME(HBMC_CH4_CFG_TEMP110_OFF_TIME),
   .HBMC_CH5_CFG_TEMP110_OFF_TIME(HBMC_CH5_CFG_TEMP110_OFF_TIME),
   .HBMC_CH6_CFG_TEMP110_OFF_TIME(HBMC_CH6_CFG_TEMP110_OFF_TIME),
   .HBMC_CH7_CFG_TEMP110_OFF_TIME(HBMC_CH7_CFG_TEMP110_OFF_TIME),
   .HBMC_CH0_CFG_TEMP111_OFF_TIME(HBMC_CH0_CFG_TEMP111_OFF_TIME),
   .HBMC_CH1_CFG_TEMP111_OFF_TIME(HBMC_CH1_CFG_TEMP111_OFF_TIME),
   .HBMC_CH2_CFG_TEMP111_OFF_TIME(HBMC_CH2_CFG_TEMP111_OFF_TIME),
   .HBMC_CH3_CFG_TEMP111_OFF_TIME(HBMC_CH3_CFG_TEMP111_OFF_TIME),
   .HBMC_CH4_CFG_TEMP111_OFF_TIME(HBMC_CH4_CFG_TEMP111_OFF_TIME),
   .HBMC_CH5_CFG_TEMP111_OFF_TIME(HBMC_CH5_CFG_TEMP111_OFF_TIME),
   .HBMC_CH6_CFG_TEMP111_OFF_TIME(HBMC_CH6_CFG_TEMP111_OFF_TIME),
   .HBMC_CH7_CFG_TEMP111_OFF_TIME(HBMC_CH7_CFG_TEMP111_OFF_TIME),
   .HBMC_CH0_CFG_ADDR_ORDER(HBMC_CH0_CFG_ADDR_ORDER),
   .HBMC_CH1_CFG_ADDR_ORDER(HBMC_CH1_CFG_ADDR_ORDER),
   .HBMC_CH2_CFG_ADDR_ORDER(HBMC_CH2_CFG_ADDR_ORDER),
   .HBMC_CH3_CFG_ADDR_ORDER(HBMC_CH3_CFG_ADDR_ORDER),
   .HBMC_CH4_CFG_ADDR_ORDER(HBMC_CH4_CFG_ADDR_ORDER),
   .HBMC_CH5_CFG_ADDR_ORDER(HBMC_CH5_CFG_ADDR_ORDER),
   .HBMC_CH6_CFG_ADDR_ORDER(HBMC_CH6_CFG_ADDR_ORDER),
   .HBMC_CH7_CFG_ADDR_ORDER(HBMC_CH7_CFG_ADDR_ORDER),
   .HBMC_CH0_CFG_ADDR_SCR(HBMC_CH0_CFG_ADDR_SCR),
   .HBMC_CH1_CFG_ADDR_SCR(HBMC_CH1_CFG_ADDR_SCR),
   .HBMC_CH2_CFG_ADDR_SCR(HBMC_CH2_CFG_ADDR_SCR),
   .HBMC_CH3_CFG_ADDR_SCR(HBMC_CH3_CFG_ADDR_SCR),
   .HBMC_CH4_CFG_ADDR_SCR(HBMC_CH4_CFG_ADDR_SCR),
   .HBMC_CH5_CFG_ADDR_SCR(HBMC_CH5_CFG_ADDR_SCR),
   .HBMC_CH6_CFG_ADDR_SCR(HBMC_CH6_CFG_ADDR_SCR),
   .HBMC_CH7_CFG_ADDR_SCR(HBMC_CH7_CFG_ADDR_SCR),
   .HBMC_CH0_CFG_ADDR_SPRD(HBMC_CH0_CFG_ADDR_SPRD),
   .HBMC_CH1_CFG_ADDR_SPRD(HBMC_CH1_CFG_ADDR_SPRD),
   .HBMC_CH2_CFG_ADDR_SPRD(HBMC_CH2_CFG_ADDR_SPRD),
   .HBMC_CH3_CFG_ADDR_SPRD(HBMC_CH3_CFG_ADDR_SPRD),
   .HBMC_CH4_CFG_ADDR_SPRD(HBMC_CH4_CFG_ADDR_SPRD),
   .HBMC_CH5_CFG_ADDR_SPRD(HBMC_CH5_CFG_ADDR_SPRD),
   .HBMC_CH6_CFG_ADDR_SPRD(HBMC_CH6_CFG_ADDR_SPRD),
   .HBMC_CH7_CFG_ADDR_SPRD(HBMC_CH7_CFG_ADDR_SPRD),
   .HBMC_CH0_CFG_USER_RD_AP_POL(HBMC_CH0_CFG_USER_RD_AP_POL),
   .HBMC_CH1_CFG_USER_RD_AP_POL(HBMC_CH1_CFG_USER_RD_AP_POL),
   .HBMC_CH2_CFG_USER_RD_AP_POL(HBMC_CH2_CFG_USER_RD_AP_POL),
   .HBMC_CH3_CFG_USER_RD_AP_POL(HBMC_CH3_CFG_USER_RD_AP_POL),
   .HBMC_CH4_CFG_USER_RD_AP_POL(HBMC_CH4_CFG_USER_RD_AP_POL),
   .HBMC_CH5_CFG_USER_RD_AP_POL(HBMC_CH5_CFG_USER_RD_AP_POL),
   .HBMC_CH6_CFG_USER_RD_AP_POL(HBMC_CH6_CFG_USER_RD_AP_POL),
   .HBMC_CH7_CFG_USER_RD_AP_POL(HBMC_CH7_CFG_USER_RD_AP_POL),
   .HBMC_CH0_CFG_USER_WR_AP_POL(HBMC_CH0_CFG_USER_WR_AP_POL),
   .HBMC_CH1_CFG_USER_WR_AP_POL(HBMC_CH1_CFG_USER_WR_AP_POL),
   .HBMC_CH2_CFG_USER_WR_AP_POL(HBMC_CH2_CFG_USER_WR_AP_POL),
   .HBMC_CH3_CFG_USER_WR_AP_POL(HBMC_CH3_CFG_USER_WR_AP_POL),
   .HBMC_CH4_CFG_USER_WR_AP_POL(HBMC_CH4_CFG_USER_WR_AP_POL),
   .HBMC_CH5_CFG_USER_WR_AP_POL(HBMC_CH5_CFG_USER_WR_AP_POL),
   .HBMC_CH6_CFG_USER_WR_AP_POL(HBMC_CH6_CFG_USER_WR_AP_POL),
   .HBMC_CH7_CFG_USER_WR_AP_POL(HBMC_CH7_CFG_USER_WR_AP_POL),
   .HBMC_CH0_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH0_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH1_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH1_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH2_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH2_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH3_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH3_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH4_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH4_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH5_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH5_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH6_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH6_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH7_CFG_CB_RD_COL_ARB_PRIORITY_EN(HBMC_CH7_CFG_CB_RD_COL_ARB_PRIORITY_EN),
   .HBMC_CH0_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH0_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH1_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH1_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH2_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH2_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH3_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH3_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH4_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH4_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH5_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH5_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH6_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH6_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH7_CFG_CB_WR_COL_ARB_PRIORITY_EN(HBMC_CH7_CFG_CB_WR_COL_ARB_PRIORITY_EN),
   .HBMC_CH0_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH0_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH1_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH1_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH2_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH2_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH3_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH3_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH4_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH4_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH5_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH5_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH6_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH6_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH7_CFG_CB_RD_ROW_ARB_PRIORITY_EN(HBMC_CH7_CFG_CB_RD_ROW_ARB_PRIORITY_EN),
   .HBMC_CH0_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH0_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH1_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH1_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH2_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH2_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH3_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH3_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH4_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH4_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH5_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH5_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH6_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH6_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH7_CFG_CB_WR_ROW_ARB_PRIORITY_EN(HBMC_CH7_CFG_CB_WR_ROW_ARB_PRIORITY_EN),
   .HBMC_CH0_CFG_RID_DEPENDENCY_EN(HBMC_CH0_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH1_CFG_RID_DEPENDENCY_EN(HBMC_CH1_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH2_CFG_RID_DEPENDENCY_EN(HBMC_CH2_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH3_CFG_RID_DEPENDENCY_EN(HBMC_CH3_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH4_CFG_RID_DEPENDENCY_EN(HBMC_CH4_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH5_CFG_RID_DEPENDENCY_EN(HBMC_CH5_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH6_CFG_RID_DEPENDENCY_EN(HBMC_CH6_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH7_CFG_RID_DEPENDENCY_EN(HBMC_CH7_CFG_RID_DEPENDENCY_EN),
   .HBMC_CH0_CFG_CB_DEPENDENCY_MODE(HBMC_CH0_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH1_CFG_CB_DEPENDENCY_MODE(HBMC_CH1_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH2_CFG_CB_DEPENDENCY_MODE(HBMC_CH2_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH3_CFG_CB_DEPENDENCY_MODE(HBMC_CH3_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH4_CFG_CB_DEPENDENCY_MODE(HBMC_CH4_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH5_CFG_CB_DEPENDENCY_MODE(HBMC_CH5_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH6_CFG_CB_DEPENDENCY_MODE(HBMC_CH6_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH7_CFG_CB_DEPENDENCY_MODE(HBMC_CH7_CFG_CB_DEPENDENCY_MODE),
   .HBMC_CH0_CFG_RMW_EN(HBMC_CH0_CFG_RMW_EN),
   .HBMC_CH1_CFG_RMW_EN(HBMC_CH1_CFG_RMW_EN),
   .HBMC_CH2_CFG_RMW_EN(HBMC_CH2_CFG_RMW_EN),
   .HBMC_CH3_CFG_RMW_EN(HBMC_CH3_CFG_RMW_EN),
   .HBMC_CH4_CFG_RMW_EN(HBMC_CH4_CFG_RMW_EN),
   .HBMC_CH5_CFG_RMW_EN(HBMC_CH5_CFG_RMW_EN),
   .HBMC_CH6_CFG_RMW_EN(HBMC_CH6_CFG_RMW_EN),
   .HBMC_CH7_CFG_RMW_EN(HBMC_CH7_CFG_RMW_EN),
   .HBMC_CH0_CFG_MECC_EN(HBMC_CH0_CFG_MECC_EN),
   .HBMC_CH1_CFG_MECC_EN(HBMC_CH1_CFG_MECC_EN),
   .HBMC_CH2_CFG_MECC_EN(HBMC_CH2_CFG_MECC_EN),
   .HBMC_CH3_CFG_MECC_EN(HBMC_CH3_CFG_MECC_EN),
   .HBMC_CH4_CFG_MECC_EN(HBMC_CH4_CFG_MECC_EN),
   .HBMC_CH5_CFG_MECC_EN(HBMC_CH5_CFG_MECC_EN),
   .HBMC_CH6_CFG_MECC_EN(HBMC_CH6_CFG_MECC_EN),
   .HBMC_CH7_CFG_MECC_EN(HBMC_CH7_CFG_MECC_EN),
   .HBMC_CH0_CFG_CA_PAR_EN(HBMC_CH0_CFG_CA_PAR_EN),
   .HBMC_CH1_CFG_CA_PAR_EN(HBMC_CH1_CFG_CA_PAR_EN),
   .HBMC_CH2_CFG_CA_PAR_EN(HBMC_CH2_CFG_CA_PAR_EN),
   .HBMC_CH3_CFG_CA_PAR_EN(HBMC_CH3_CFG_CA_PAR_EN),
   .HBMC_CH4_CFG_CA_PAR_EN(HBMC_CH4_CFG_CA_PAR_EN),
   .HBMC_CH5_CFG_CA_PAR_EN(HBMC_CH5_CFG_CA_PAR_EN),
   .HBMC_CH6_CFG_CA_PAR_EN(HBMC_CH6_CFG_CA_PAR_EN),
   .HBMC_CH7_CFG_CA_PAR_EN(HBMC_CH7_CFG_CA_PAR_EN),
   .HBMC_CH0_CFG_WR_PAR_EN(HBMC_CH0_CFG_WR_PAR_EN),
   .HBMC_CH1_CFG_WR_PAR_EN(HBMC_CH1_CFG_WR_PAR_EN),
   .HBMC_CH2_CFG_WR_PAR_EN(HBMC_CH2_CFG_WR_PAR_EN),
   .HBMC_CH3_CFG_WR_PAR_EN(HBMC_CH3_CFG_WR_PAR_EN),
   .HBMC_CH4_CFG_WR_PAR_EN(HBMC_CH4_CFG_WR_PAR_EN),
   .HBMC_CH5_CFG_WR_PAR_EN(HBMC_CH5_CFG_WR_PAR_EN),
   .HBMC_CH6_CFG_WR_PAR_EN(HBMC_CH6_CFG_WR_PAR_EN),
   .HBMC_CH7_CFG_WR_PAR_EN(HBMC_CH7_CFG_WR_PAR_EN),
   .HBMC_CH0_CFG_RD_PAR_EN(HBMC_CH0_CFG_RD_PAR_EN),
   .HBMC_CH1_CFG_RD_PAR_EN(HBMC_CH1_CFG_RD_PAR_EN),
   .HBMC_CH2_CFG_RD_PAR_EN(HBMC_CH2_CFG_RD_PAR_EN),
   .HBMC_CH3_CFG_RD_PAR_EN(HBMC_CH3_CFG_RD_PAR_EN),
   .HBMC_CH4_CFG_RD_PAR_EN(HBMC_CH4_CFG_RD_PAR_EN),
   .HBMC_CH5_CFG_RD_PAR_EN(HBMC_CH5_CFG_RD_PAR_EN),
   .HBMC_CH6_CFG_RD_PAR_EN(HBMC_CH6_CFG_RD_PAR_EN),
   .HBMC_CH7_CFG_RD_PAR_EN(HBMC_CH7_CFG_RD_PAR_EN),
   .HBMC_CH0_CFG_WR_DM_EN(HBMC_CH0_CFG_WR_DM_EN),
   .HBMC_CH1_CFG_WR_DM_EN(HBMC_CH1_CFG_WR_DM_EN),
   .HBMC_CH2_CFG_WR_DM_EN(HBMC_CH2_CFG_WR_DM_EN),
   .HBMC_CH3_CFG_WR_DM_EN(HBMC_CH3_CFG_WR_DM_EN),
   .HBMC_CH4_CFG_WR_DM_EN(HBMC_CH4_CFG_WR_DM_EN),
   .HBMC_CH5_CFG_WR_DM_EN(HBMC_CH5_CFG_WR_DM_EN),
   .HBMC_CH6_CFG_WR_DM_EN(HBMC_CH6_CFG_WR_DM_EN),
   .HBMC_CH7_CFG_WR_DM_EN(HBMC_CH7_CFG_WR_DM_EN),
   .HBMC_CH0_CFG_RD_DM_EN(HBMC_CH0_CFG_RD_DM_EN),
   .HBMC_CH1_CFG_RD_DM_EN(HBMC_CH1_CFG_RD_DM_EN),
   .HBMC_CH2_CFG_RD_DM_EN(HBMC_CH2_CFG_RD_DM_EN),
   .HBMC_CH3_CFG_RD_DM_EN(HBMC_CH3_CFG_RD_DM_EN),
   .HBMC_CH4_CFG_RD_DM_EN(HBMC_CH4_CFG_RD_DM_EN),
   .HBMC_CH5_CFG_RD_DM_EN(HBMC_CH5_CFG_RD_DM_EN),
   .HBMC_CH6_CFG_RD_DM_EN(HBMC_CH6_CFG_RD_DM_EN),
   .HBMC_CH7_CFG_RD_DM_EN(HBMC_CH7_CFG_RD_DM_EN),
   .HBMC_CH0_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH0_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH1_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH1_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH2_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH2_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH3_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH3_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH4_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH4_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH5_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH5_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH6_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH6_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH7_CFG_POWER_DOWN_IDLE_THRESHOLD(HBMC_CH7_CFG_POWER_DOWN_IDLE_THRESHOLD),
   .HBMC_CH0_CFG_POWER_DOWN_EN(HBMC_CH0_CFG_POWER_DOWN_EN),
   .HBMC_CH1_CFG_POWER_DOWN_EN(HBMC_CH1_CFG_POWER_DOWN_EN),
   .HBMC_CH2_CFG_POWER_DOWN_EN(HBMC_CH2_CFG_POWER_DOWN_EN),
   .HBMC_CH3_CFG_POWER_DOWN_EN(HBMC_CH3_CFG_POWER_DOWN_EN),
   .HBMC_CH4_CFG_POWER_DOWN_EN(HBMC_CH4_CFG_POWER_DOWN_EN),
   .HBMC_CH5_CFG_POWER_DOWN_EN(HBMC_CH5_CFG_POWER_DOWN_EN),
   .HBMC_CH6_CFG_POWER_DOWN_EN(HBMC_CH6_CFG_POWER_DOWN_EN),
   .HBMC_CH7_CFG_POWER_DOWN_EN(HBMC_CH7_CFG_POWER_DOWN_EN),
   .HBMC_CH0_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH0_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH1_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH1_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH2_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH2_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH3_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH3_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH4_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH4_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH5_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH5_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH6_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH6_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH7_CFG_POWER_DOWN_CK_DIS_EN(HBMC_CH7_CFG_POWER_DOWN_CK_DIS_EN),
   .HBMC_CH0_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH0_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH1_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH1_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH2_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH2_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH3_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH3_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH4_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH4_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH5_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH5_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH6_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH6_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH7_CFG_AUTO_RD_POWER_DOWN_EXIT_EN(HBMC_CH7_CFG_AUTO_RD_POWER_DOWN_EXIT_EN),
   .HBMC_CH0_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH0_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH1_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH1_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH2_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH2_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH3_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH3_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH4_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH4_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH5_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH5_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH6_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH6_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH7_CFG_AUTO_WR_POWER_DOWN_EXIT_EN(HBMC_CH7_CFG_AUTO_WR_POWER_DOWN_EXIT_EN),
   .HBMC_CH0_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH0_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH1_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH1_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH2_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH2_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH3_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH3_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH4_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH4_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH5_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH5_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH6_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH6_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH7_CFG_AUTO_RD_SELF_RFSH_EXIT_EN(HBMC_CH7_CFG_AUTO_RD_SELF_RFSH_EXIT_EN),
   .HBMC_CH0_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH0_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH1_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH1_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH2_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH2_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH3_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH3_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH4_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH4_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH5_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH5_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH6_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH6_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH7_CFG_AUTO_WR_SELF_RFSH_EXIT_EN(HBMC_CH7_CFG_AUTO_WR_SELF_RFSH_EXIT_EN),
   .HBMC_CH0_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH0_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH1_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH1_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH2_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH2_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH3_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH3_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH4_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH4_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH5_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH5_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH6_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH6_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH7_CFG_SELF_RFSH_CK_DIS_EN(HBMC_CH7_CFG_SELF_RFSH_CK_DIS_EN),
   .HBMC_CH0_CFG_SELF_RFSH_EN(HBMC_CH0_CFG_SELF_RFSH_EN),
   .HBMC_CH1_CFG_SELF_RFSH_EN(HBMC_CH1_CFG_SELF_RFSH_EN),
   .HBMC_CH2_CFG_SELF_RFSH_EN(HBMC_CH2_CFG_SELF_RFSH_EN),
   .HBMC_CH3_CFG_SELF_RFSH_EN(HBMC_CH3_CFG_SELF_RFSH_EN),
   .HBMC_CH4_CFG_SELF_RFSH_EN(HBMC_CH4_CFG_SELF_RFSH_EN),
   .HBMC_CH5_CFG_SELF_RFSH_EN(HBMC_CH5_CFG_SELF_RFSH_EN),
   .HBMC_CH6_CFG_SELF_RFSH_EN(HBMC_CH6_CFG_SELF_RFSH_EN),
   .HBMC_CH7_CFG_SELF_RFSH_EN(HBMC_CH7_CFG_SELF_RFSH_EN),
   .HBMC_CH0_H0_FR_CLK_STCFG_EN(HBMC_CH0_H0_FR_CLK_STCFG_EN),
   .HBMC_CH1_H0_FR_CLK_STCFG_EN(HBMC_CH1_H0_FR_CLK_STCFG_EN),
   .HBMC_CH2_H0_FR_CLK_STCFG_EN(HBMC_CH2_H0_FR_CLK_STCFG_EN),
   .HBMC_CH3_H0_FR_CLK_STCFG_EN(HBMC_CH3_H0_FR_CLK_STCFG_EN),
   .HBMC_CH4_H0_FR_CLK_STCFG_EN(HBMC_CH4_H0_FR_CLK_STCFG_EN),
   .HBMC_CH5_H0_FR_CLK_STCFG_EN(HBMC_CH5_H0_FR_CLK_STCFG_EN),
   .HBMC_CH6_H0_FR_CLK_STCFG_EN(HBMC_CH6_H0_FR_CLK_STCFG_EN),
   .HBMC_CH7_H0_FR_CLK_STCFG_EN(HBMC_CH7_H0_FR_CLK_STCFG_EN),
   .HBMC_CH0_CFG_SB_PRE_STALL_CYCLE(HBMC_CH0_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH1_CFG_SB_PRE_STALL_CYCLE(HBMC_CH1_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH2_CFG_SB_PRE_STALL_CYCLE(HBMC_CH2_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH3_CFG_SB_PRE_STALL_CYCLE(HBMC_CH3_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH4_CFG_SB_PRE_STALL_CYCLE(HBMC_CH4_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH5_CFG_SB_PRE_STALL_CYCLE(HBMC_CH5_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH6_CFG_SB_PRE_STALL_CYCLE(HBMC_CH6_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH7_CFG_SB_PRE_STALL_CYCLE(HBMC_CH7_CFG_SB_PRE_STALL_CYCLE),
   .HBMC_CH0_CFG_SB_POST_STALL_CYCLE(HBMC_CH0_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH1_CFG_SB_POST_STALL_CYCLE(HBMC_CH1_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH2_CFG_SB_POST_STALL_CYCLE(HBMC_CH2_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH3_CFG_SB_POST_STALL_CYCLE(HBMC_CH3_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH4_CFG_SB_POST_STALL_CYCLE(HBMC_CH4_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH5_CFG_SB_POST_STALL_CYCLE(HBMC_CH5_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH6_CFG_SB_POST_STALL_CYCLE(HBMC_CH6_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH7_CFG_SB_POST_STALL_CYCLE(HBMC_CH7_CFG_SB_POST_STALL_CYCLE),
   .HBMC_CH0_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH0_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH1_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH1_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH2_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH2_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH3_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH3_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH4_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH4_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH5_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH5_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH6_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH6_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH7_CFG_SB_PRE_UPDATE_CYCLE(HBMC_CH7_CFG_SB_PRE_UPDATE_CYCLE),
   .HBMC_CH0_CFG_HBMC_TX_BYPASS(HBMC_CH0_CFG_HBMC_TX_BYPASS),
   .HBMC_CH1_CFG_HBMC_TX_BYPASS(HBMC_CH1_CFG_HBMC_TX_BYPASS),
   .HBMC_CH2_CFG_HBMC_TX_BYPASS(HBMC_CH2_CFG_HBMC_TX_BYPASS),
   .HBMC_CH3_CFG_HBMC_TX_BYPASS(HBMC_CH3_CFG_HBMC_TX_BYPASS),
   .HBMC_CH4_CFG_HBMC_TX_BYPASS(HBMC_CH4_CFG_HBMC_TX_BYPASS),
   .HBMC_CH5_CFG_HBMC_TX_BYPASS(HBMC_CH5_CFG_HBMC_TX_BYPASS),
   .HBMC_CH6_CFG_HBMC_TX_BYPASS(HBMC_CH6_CFG_HBMC_TX_BYPASS),
   .HBMC_CH7_CFG_HBMC_TX_BYPASS(HBMC_CH7_CFG_HBMC_TX_BYPASS),
   .HBMC_CH0_CFG_HBMC_RX_BYPASS(HBMC_CH0_CFG_HBMC_RX_BYPASS),
   .HBMC_CH1_CFG_HBMC_RX_BYPASS(HBMC_CH1_CFG_HBMC_RX_BYPASS),
   .HBMC_CH2_CFG_HBMC_RX_BYPASS(HBMC_CH2_CFG_HBMC_RX_BYPASS),
   .HBMC_CH3_CFG_HBMC_RX_BYPASS(HBMC_CH3_CFG_HBMC_RX_BYPASS),
   .HBMC_CH4_CFG_HBMC_RX_BYPASS(HBMC_CH4_CFG_HBMC_RX_BYPASS),
   .HBMC_CH5_CFG_HBMC_RX_BYPASS(HBMC_CH5_CFG_HBMC_RX_BYPASS),
   .HBMC_CH6_CFG_HBMC_RX_BYPASS(HBMC_CH6_CFG_HBMC_RX_BYPASS),
   .HBMC_CH7_CFG_HBMC_RX_BYPASS(HBMC_CH7_CFG_HBMC_RX_BYPASS),
   .HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY1(HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY1),
   .HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH0_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH1_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH2_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH3_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH4_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH5_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH6_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY2(HBMC_CH7_CFG_HBMC_CORECLK_PROG_DELAY2),
   .HBMC_CH0_CFG_P2HPEMUEN(HBMC_CH0_CFG_P2HPEMUEN),
   .HBMC_CH1_CFG_P2HPEMUEN(HBMC_CH1_CFG_P2HPEMUEN),
   .HBMC_CH2_CFG_P2HPEMUEN(HBMC_CH2_CFG_P2HPEMUEN),
   .HBMC_CH3_CFG_P2HPEMUEN(HBMC_CH3_CFG_P2HPEMUEN),
   .HBMC_CH4_CFG_P2HPEMUEN(HBMC_CH4_CFG_P2HPEMUEN),
   .HBMC_CH5_CFG_P2HPEMUEN(HBMC_CH5_CFG_P2HPEMUEN),
   .HBMC_CH6_CFG_P2HPEMUEN(HBMC_CH6_CFG_P2HPEMUEN),
   .HBMC_CH7_CFG_P2HPEMUEN(HBMC_CH7_CFG_P2HPEMUEN),
   .HBMC_CH0_CFG_HBMCC2HPTRDLY(HBMC_CH0_CFG_HBMCC2HPTRDLY),
   .HBMC_CH1_CFG_HBMCC2HPTRDLY(HBMC_CH1_CFG_HBMCC2HPTRDLY),
   .HBMC_CH2_CFG_HBMCC2HPTRDLY(HBMC_CH2_CFG_HBMCC2HPTRDLY),
   .HBMC_CH3_CFG_HBMCC2HPTRDLY(HBMC_CH3_CFG_HBMCC2HPTRDLY),
   .HBMC_CH4_CFG_HBMCC2HPTRDLY(HBMC_CH4_CFG_HBMCC2HPTRDLY),
   .HBMC_CH5_CFG_HBMCC2HPTRDLY(HBMC_CH5_CFG_HBMCC2HPTRDLY),
   .HBMC_CH6_CFG_HBMCC2HPTRDLY(HBMC_CH6_CFG_HBMCC2HPTRDLY),
   .HBMC_CH7_CFG_HBMCC2HPTRDLY(HBMC_CH7_CFG_HBMCC2HPTRDLY),
   .HBMC_CH0_CFG_HBMCPTRENSYNCSEL(HBMC_CH0_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH1_CFG_HBMCPTRENSYNCSEL(HBMC_CH1_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH2_CFG_HBMCPTRENSYNCSEL(HBMC_CH2_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH3_CFG_HBMCPTRENSYNCSEL(HBMC_CH3_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH4_CFG_HBMCPTRENSYNCSEL(HBMC_CH4_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH5_CFG_HBMCPTRENSYNCSEL(HBMC_CH5_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH6_CFG_HBMCPTRENSYNCSEL(HBMC_CH6_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH7_CFG_HBMCPTRENSYNCSEL(HBMC_CH7_CFG_HBMCPTRENSYNCSEL),
   .HBMC_CH0_CFG_UB48MODE(HBMC_CH0_CFG_UB48MODE),
   .HBMC_CH1_CFG_UB48MODE(HBMC_CH1_CFG_UB48MODE),
   .HBMC_CH2_CFG_UB48MODE(HBMC_CH2_CFG_UB48MODE),
   .HBMC_CH3_CFG_UB48MODE(HBMC_CH3_CFG_UB48MODE),
   .HBMC_CH4_CFG_UB48MODE(HBMC_CH4_CFG_UB48MODE),
   .HBMC_CH5_CFG_UB48MODE(HBMC_CH5_CFG_UB48MODE),
   .HBMC_CH6_CFG_UB48MODE(HBMC_CH6_CFG_UB48MODE),
   .HBMC_CH7_CFG_UB48MODE(HBMC_CH7_CFG_UB48MODE),
   .HBMC_CH0_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH1_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH2_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH3_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH4_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH5_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH6_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH7_CFG_RMPTREN(LOCAL_DIAG_ABSTRACT_PHY ? "enable" : "disable"),
   .HBMC_CH0_CFG_HBMCH2CPTRSTART(HBMC_CH0_CFG_HBMCH2CPTRSTART),
   .HBMC_CH1_CFG_HBMCH2CPTRSTART(HBMC_CH1_CFG_HBMCH2CPTRSTART),
   .HBMC_CH2_CFG_HBMCH2CPTRSTART(HBMC_CH2_CFG_HBMCH2CPTRSTART),
   .HBMC_CH3_CFG_HBMCH2CPTRSTART(HBMC_CH3_CFG_HBMCH2CPTRSTART),
   .HBMC_CH4_CFG_HBMCH2CPTRSTART(HBMC_CH4_CFG_HBMCH2CPTRSTART),
   .HBMC_CH5_CFG_HBMCH2CPTRSTART(HBMC_CH5_CFG_HBMCH2CPTRSTART),
   .HBMC_CH6_CFG_HBMCH2CPTRSTART(HBMC_CH6_CFG_HBMCH2CPTRSTART),
   .HBMC_CH7_CFG_HBMCH2CPTRSTART(HBMC_CH7_CFG_HBMCH2CPTRSTART),
   .HBMC_CH0_CFG_RMPTRENDLY00(HBMC_CH0_CFG_RMPTRENDLY00),
   .HBMC_CH1_CFG_RMPTRENDLY00(HBMC_CH1_CFG_RMPTRENDLY00),
   .HBMC_CH2_CFG_RMPTRENDLY00(HBMC_CH2_CFG_RMPTRENDLY00),
   .HBMC_CH3_CFG_RMPTRENDLY00(HBMC_CH3_CFG_RMPTRENDLY00),
   .HBMC_CH4_CFG_RMPTRENDLY00(HBMC_CH4_CFG_RMPTRENDLY00),
   .HBMC_CH5_CFG_RMPTRENDLY00(HBMC_CH5_CFG_RMPTRENDLY00),
   .HBMC_CH6_CFG_RMPTRENDLY00(HBMC_CH6_CFG_RMPTRENDLY00),
   .HBMC_CH7_CFG_RMPTRENDLY00(HBMC_CH7_CFG_RMPTRENDLY00),
   .HBMC_CH0_CFG_RMPTRENDLY01(HBMC_CH0_CFG_RMPTRENDLY01),
   .HBMC_CH1_CFG_RMPTRENDLY01(HBMC_CH1_CFG_RMPTRENDLY01),
   .HBMC_CH2_CFG_RMPTRENDLY01(HBMC_CH2_CFG_RMPTRENDLY01),
   .HBMC_CH3_CFG_RMPTRENDLY01(HBMC_CH3_CFG_RMPTRENDLY01),
   .HBMC_CH4_CFG_RMPTRENDLY01(HBMC_CH4_CFG_RMPTRENDLY01),
   .HBMC_CH5_CFG_RMPTRENDLY01(HBMC_CH5_CFG_RMPTRENDLY01),
   .HBMC_CH6_CFG_RMPTRENDLY01(HBMC_CH6_CFG_RMPTRENDLY01),
   .HBMC_CH7_CFG_RMPTRENDLY01(HBMC_CH7_CFG_RMPTRENDLY01),
   .HBMC_CH0_CFG_RMPTRENDLY02(HBMC_CH0_CFG_RMPTRENDLY02),
   .HBMC_CH1_CFG_RMPTRENDLY02(HBMC_CH1_CFG_RMPTRENDLY02),
   .HBMC_CH2_CFG_RMPTRENDLY02(HBMC_CH2_CFG_RMPTRENDLY02),
   .HBMC_CH3_CFG_RMPTRENDLY02(HBMC_CH3_CFG_RMPTRENDLY02),
   .HBMC_CH4_CFG_RMPTRENDLY02(HBMC_CH4_CFG_RMPTRENDLY02),
   .HBMC_CH5_CFG_RMPTRENDLY02(HBMC_CH5_CFG_RMPTRENDLY02),
   .HBMC_CH6_CFG_RMPTRENDLY02(HBMC_CH6_CFG_RMPTRENDLY02),
   .HBMC_CH7_CFG_RMPTRENDLY02(HBMC_CH7_CFG_RMPTRENDLY02),
   .HBMC_CH0_CFG_RMPTRENDLY03(HBMC_CH0_CFG_RMPTRENDLY03),
   .HBMC_CH1_CFG_RMPTRENDLY03(HBMC_CH1_CFG_RMPTRENDLY03),
   .HBMC_CH2_CFG_RMPTRENDLY03(HBMC_CH2_CFG_RMPTRENDLY03),
   .HBMC_CH3_CFG_RMPTRENDLY03(HBMC_CH3_CFG_RMPTRENDLY03),
   .HBMC_CH4_CFG_RMPTRENDLY03(HBMC_CH4_CFG_RMPTRENDLY03),
   .HBMC_CH5_CFG_RMPTRENDLY03(HBMC_CH5_CFG_RMPTRENDLY03),
   .HBMC_CH6_CFG_RMPTRENDLY03(HBMC_CH6_CFG_RMPTRENDLY03),
   .HBMC_CH7_CFG_RMPTRENDLY03(HBMC_CH7_CFG_RMPTRENDLY03),
   .HBMC_CH0_CFG_RMPTRENDLY04(HBMC_CH0_CFG_RMPTRENDLY04),
   .HBMC_CH1_CFG_RMPTRENDLY04(HBMC_CH1_CFG_RMPTRENDLY04),
   .HBMC_CH2_CFG_RMPTRENDLY04(HBMC_CH2_CFG_RMPTRENDLY04),
   .HBMC_CH3_CFG_RMPTRENDLY04(HBMC_CH3_CFG_RMPTRENDLY04),
   .HBMC_CH4_CFG_RMPTRENDLY04(HBMC_CH4_CFG_RMPTRENDLY04),
   .HBMC_CH5_CFG_RMPTRENDLY04(HBMC_CH5_CFG_RMPTRENDLY04),
   .HBMC_CH6_CFG_RMPTRENDLY04(HBMC_CH6_CFG_RMPTRENDLY04),
   .HBMC_CH7_CFG_RMPTRENDLY04(HBMC_CH7_CFG_RMPTRENDLY04),
   .HBMC_CH0_CFG_DWORD_LPBKEN(HBMC_CH0_CFG_DWORD_LPBKEN),
   .HBMC_CH1_CFG_DWORD_LPBKEN(HBMC_CH1_CFG_DWORD_LPBKEN),
   .HBMC_CH2_CFG_DWORD_LPBKEN(HBMC_CH2_CFG_DWORD_LPBKEN),
   .HBMC_CH3_CFG_DWORD_LPBKEN(HBMC_CH3_CFG_DWORD_LPBKEN),
   .HBMC_CH4_CFG_DWORD_LPBKEN(HBMC_CH4_CFG_DWORD_LPBKEN),
   .HBMC_CH5_CFG_DWORD_LPBKEN(HBMC_CH5_CFG_DWORD_LPBKEN),
   .HBMC_CH6_CFG_DWORD_LPBKEN(HBMC_CH6_CFG_DWORD_LPBKEN),
   .HBMC_CH7_CFG_DWORD_LPBKEN(HBMC_CH7_CFG_DWORD_LPBKEN),
   .HBMC_CH0_CFG_AWORD_LPBEN(HBMC_CH0_CFG_AWORD_LPBEN),
   .HBMC_CH1_CFG_AWORD_LPBEN(HBMC_CH1_CFG_AWORD_LPBEN),
   .HBMC_CH2_CFG_AWORD_LPBEN(HBMC_CH2_CFG_AWORD_LPBEN),
   .HBMC_CH3_CFG_AWORD_LPBEN(HBMC_CH3_CFG_AWORD_LPBEN),
   .HBMC_CH4_CFG_AWORD_LPBEN(HBMC_CH4_CFG_AWORD_LPBEN),
   .HBMC_CH5_CFG_AWORD_LPBEN(HBMC_CH5_CFG_AWORD_LPBEN),
   .HBMC_CH6_CFG_AWORD_LPBEN(HBMC_CH6_CFG_AWORD_LPBEN),
   .HBMC_CH7_CFG_AWORD_LPBEN(HBMC_CH7_CFG_AWORD_LPBEN),
   .HBMC_CH0_CFG_DWORD_LPBKSEL(HBMC_CH0_CFG_DWORD_LPBKSEL),
   .HBMC_CH1_CFG_DWORD_LPBKSEL(HBMC_CH1_CFG_DWORD_LPBKSEL),
   .HBMC_CH2_CFG_DWORD_LPBKSEL(HBMC_CH2_CFG_DWORD_LPBKSEL),
   .HBMC_CH3_CFG_DWORD_LPBKSEL(HBMC_CH3_CFG_DWORD_LPBKSEL),
   .HBMC_CH4_CFG_DWORD_LPBKSEL(HBMC_CH4_CFG_DWORD_LPBKSEL),
   .HBMC_CH5_CFG_DWORD_LPBKSEL(HBMC_CH5_CFG_DWORD_LPBKSEL),
   .HBMC_CH6_CFG_DWORD_LPBKSEL(HBMC_CH6_CFG_DWORD_LPBKSEL),
   .HBMC_CH7_CFG_DWORD_LPBKSEL(HBMC_CH7_CFG_DWORD_LPBKSEL),
   .HBMC_CH0_CFG_AWORD_LPBKSEL(HBMC_CH0_CFG_AWORD_LPBKSEL),
   .HBMC_CH1_CFG_AWORD_LPBKSEL(HBMC_CH1_CFG_AWORD_LPBKSEL),
   .HBMC_CH2_CFG_AWORD_LPBKSEL(HBMC_CH2_CFG_AWORD_LPBKSEL),
   .HBMC_CH3_CFG_AWORD_LPBKSEL(HBMC_CH3_CFG_AWORD_LPBKSEL),
   .HBMC_CH4_CFG_AWORD_LPBKSEL(HBMC_CH4_CFG_AWORD_LPBKSEL),
   .HBMC_CH5_CFG_AWORD_LPBKSEL(HBMC_CH5_CFG_AWORD_LPBKSEL),
   .HBMC_CH6_CFG_AWORD_LPBKSEL(HBMC_CH6_CFG_AWORD_LPBKSEL),
   .HBMC_CH7_CFG_AWORD_LPBKSEL(HBMC_CH7_CFG_AWORD_LPBKSEL),
   .HBMC_CH0_CFG_OBSGRPSEL(HBMC_CH0_CFG_OBSGRPSEL),
   .HBMC_CH1_CFG_OBSGRPSEL(HBMC_CH1_CFG_OBSGRPSEL),
   .HBMC_CH2_CFG_OBSGRPSEL(HBMC_CH2_CFG_OBSGRPSEL),
   .HBMC_CH3_CFG_OBSGRPSEL(HBMC_CH3_CFG_OBSGRPSEL),
   .HBMC_CH4_CFG_OBSGRPSEL(HBMC_CH4_CFG_OBSGRPSEL),
   .HBMC_CH5_CFG_OBSGRPSEL(HBMC_CH5_CFG_OBSGRPSEL),
   .HBMC_CH6_CFG_OBSGRPSEL(HBMC_CH6_CFG_OBSGRPSEL),
   .HBMC_CH7_CFG_OBSGRPSEL(HBMC_CH7_CFG_OBSGRPSEL),
   .HBMC_CH0_CFG_OBSSIGSEL(HBMC_CH0_CFG_OBSSIGSEL),
   .HBMC_CH1_CFG_OBSSIGSEL(HBMC_CH1_CFG_OBSSIGSEL),
   .HBMC_CH2_CFG_OBSSIGSEL(HBMC_CH2_CFG_OBSSIGSEL),
   .HBMC_CH3_CFG_OBSSIGSEL(HBMC_CH3_CFG_OBSSIGSEL),
   .HBMC_CH4_CFG_OBSSIGSEL(HBMC_CH4_CFG_OBSSIGSEL),
   .HBMC_CH5_CFG_OBSSIGSEL(HBMC_CH5_CFG_OBSSIGSEL),
   .HBMC_CH6_CFG_OBSSIGSEL(HBMC_CH6_CFG_OBSSIGSEL),
   .HBMC_CH7_CFG_OBSSIGSEL(HBMC_CH7_CFG_OBSSIGSEL),
   .HBMC_CH0_CFG_MEM_MCE(HBMC_CH0_CFG_MEM_MCE),
   .HBMC_CH1_CFG_MEM_MCE(HBMC_CH1_CFG_MEM_MCE),
   .HBMC_CH2_CFG_MEM_MCE(HBMC_CH2_CFG_MEM_MCE),
   .HBMC_CH3_CFG_MEM_MCE(HBMC_CH3_CFG_MEM_MCE),
   .HBMC_CH4_CFG_MEM_MCE(HBMC_CH4_CFG_MEM_MCE),
   .HBMC_CH5_CFG_MEM_MCE(HBMC_CH5_CFG_MEM_MCE),
   .HBMC_CH6_CFG_MEM_MCE(HBMC_CH6_CFG_MEM_MCE),
   .HBMC_CH7_CFG_MEM_MCE(HBMC_CH7_CFG_MEM_MCE),
   .HBMC_CH0_CFG_MEM_WA(HBMC_CH0_CFG_MEM_WA),
   .HBMC_CH1_CFG_MEM_WA(HBMC_CH1_CFG_MEM_WA),
   .HBMC_CH2_CFG_MEM_WA(HBMC_CH2_CFG_MEM_WA),
   .HBMC_CH3_CFG_MEM_WA(HBMC_CH3_CFG_MEM_WA),
   .HBMC_CH4_CFG_MEM_WA(HBMC_CH4_CFG_MEM_WA),
   .HBMC_CH5_CFG_MEM_WA(HBMC_CH5_CFG_MEM_WA),
   .HBMC_CH6_CFG_MEM_WA(HBMC_CH6_CFG_MEM_WA),
   .HBMC_CH7_CFG_MEM_WA(HBMC_CH7_CFG_MEM_WA),
   .HBMC_CH0_CFG_MEM_RMCE(HBMC_CH0_CFG_MEM_RMCE),
   .HBMC_CH1_CFG_MEM_RMCE(HBMC_CH1_CFG_MEM_RMCE),
   .HBMC_CH2_CFG_MEM_RMCE(HBMC_CH2_CFG_MEM_RMCE),
   .HBMC_CH3_CFG_MEM_RMCE(HBMC_CH3_CFG_MEM_RMCE),
   .HBMC_CH4_CFG_MEM_RMCE(HBMC_CH4_CFG_MEM_RMCE),
   .HBMC_CH5_CFG_MEM_RMCE(HBMC_CH5_CFG_MEM_RMCE),
   .HBMC_CH6_CFG_MEM_RMCE(HBMC_CH6_CFG_MEM_RMCE),
   .HBMC_CH7_CFG_MEM_RMCE(HBMC_CH7_CFG_MEM_RMCE),
   .HBMC_CH0_CFG_MEM_WMCE(HBMC_CH0_CFG_MEM_WMCE),
   .HBMC_CH1_CFG_MEM_WMCE(HBMC_CH1_CFG_MEM_WMCE),
   .HBMC_CH2_CFG_MEM_WMCE(HBMC_CH2_CFG_MEM_WMCE),
   .HBMC_CH3_CFG_MEM_WMCE(HBMC_CH3_CFG_MEM_WMCE),
   .HBMC_CH4_CFG_MEM_WMCE(HBMC_CH4_CFG_MEM_WMCE),
   .HBMC_CH5_CFG_MEM_WMCE(HBMC_CH5_CFG_MEM_WMCE),
   .HBMC_CH6_CFG_MEM_WMCE(HBMC_CH6_CFG_MEM_WMCE),
   .HBMC_CH7_CFG_MEM_WMCE(HBMC_CH7_CFG_MEM_WMCE),
   .HBMC_CH0_CFG_MEM_WPULSE(HBMC_CH0_CFG_MEM_WPULSE),
   .HBMC_CH1_CFG_MEM_WPULSE(HBMC_CH1_CFG_MEM_WPULSE),
   .HBMC_CH2_CFG_MEM_WPULSE(HBMC_CH2_CFG_MEM_WPULSE),
   .HBMC_CH3_CFG_MEM_WPULSE(HBMC_CH3_CFG_MEM_WPULSE),
   .HBMC_CH4_CFG_MEM_WPULSE(HBMC_CH4_CFG_MEM_WPULSE),
   .HBMC_CH5_CFG_MEM_WPULSE(HBMC_CH5_CFG_MEM_WPULSE),
   .HBMC_CH6_CFG_MEM_WPULSE(HBMC_CH6_CFG_MEM_WPULSE),
   .HBMC_CH7_CFG_MEM_WPULSE(HBMC_CH7_CFG_MEM_WPULSE),
   .HBMC_CH0_CFG_SRAM_ECC_ENABLE(HBMC_CH0_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH1_CFG_SRAM_ECC_ENABLE(HBMC_CH1_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH2_CFG_SRAM_ECC_ENABLE(HBMC_CH2_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH3_CFG_SRAM_ECC_ENABLE(HBMC_CH3_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH4_CFG_SRAM_ECC_ENABLE(HBMC_CH4_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH5_CFG_SRAM_ECC_ENABLE(HBMC_CH5_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH6_CFG_SRAM_ECC_ENABLE(HBMC_CH6_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH7_CFG_SRAM_ECC_ENABLE(HBMC_CH7_CFG_SRAM_ECC_ENABLE),
   .HBMC_CH0_CFG_PC0_SRAM_INJD(HBMC_CH0_CFG_PC0_SRAM_INJD),
   .HBMC_CH1_CFG_PC0_SRAM_INJD(HBMC_CH1_CFG_PC0_SRAM_INJD),
   .HBMC_CH2_CFG_PC0_SRAM_INJD(HBMC_CH2_CFG_PC0_SRAM_INJD),
   .HBMC_CH3_CFG_PC0_SRAM_INJD(HBMC_CH3_CFG_PC0_SRAM_INJD),
   .HBMC_CH4_CFG_PC0_SRAM_INJD(HBMC_CH4_CFG_PC0_SRAM_INJD),
   .HBMC_CH5_CFG_PC0_SRAM_INJD(HBMC_CH5_CFG_PC0_SRAM_INJD),
   .HBMC_CH6_CFG_PC0_SRAM_INJD(HBMC_CH6_CFG_PC0_SRAM_INJD),
   .HBMC_CH7_CFG_PC0_SRAM_INJD(HBMC_CH7_CFG_PC0_SRAM_INJD),
   .HBMC_CH0_CFG_PC0_SRAM_INJS(HBMC_CH0_CFG_PC0_SRAM_INJS),
   .HBMC_CH1_CFG_PC0_SRAM_INJS(HBMC_CH1_CFG_PC0_SRAM_INJS),
   .HBMC_CH2_CFG_PC0_SRAM_INJS(HBMC_CH2_CFG_PC0_SRAM_INJS),
   .HBMC_CH3_CFG_PC0_SRAM_INJS(HBMC_CH3_CFG_PC0_SRAM_INJS),
   .HBMC_CH4_CFG_PC0_SRAM_INJS(HBMC_CH4_CFG_PC0_SRAM_INJS),
   .HBMC_CH5_CFG_PC0_SRAM_INJS(HBMC_CH5_CFG_PC0_SRAM_INJS),
   .HBMC_CH6_CFG_PC0_SRAM_INJS(HBMC_CH6_CFG_PC0_SRAM_INJS),
   .HBMC_CH7_CFG_PC0_SRAM_INJS(HBMC_CH7_CFG_PC0_SRAM_INJS),
   .HBMC_CH0_CFG_PC1_SRAM_INJD(HBMC_CH0_CFG_PC1_SRAM_INJD),
   .HBMC_CH1_CFG_PC1_SRAM_INJD(HBMC_CH1_CFG_PC1_SRAM_INJD),
   .HBMC_CH2_CFG_PC1_SRAM_INJD(HBMC_CH2_CFG_PC1_SRAM_INJD),
   .HBMC_CH3_CFG_PC1_SRAM_INJD(HBMC_CH3_CFG_PC1_SRAM_INJD),
   .HBMC_CH4_CFG_PC1_SRAM_INJD(HBMC_CH4_CFG_PC1_SRAM_INJD),
   .HBMC_CH5_CFG_PC1_SRAM_INJD(HBMC_CH5_CFG_PC1_SRAM_INJD),
   .HBMC_CH6_CFG_PC1_SRAM_INJD(HBMC_CH6_CFG_PC1_SRAM_INJD),
   .HBMC_CH7_CFG_PC1_SRAM_INJD(HBMC_CH7_CFG_PC1_SRAM_INJD),
   .HBMC_CH0_CFG_PC1_SRAM_INJS(HBMC_CH0_CFG_PC1_SRAM_INJS),
   .HBMC_CH1_CFG_PC1_SRAM_INJS(HBMC_CH1_CFG_PC1_SRAM_INJS),
   .HBMC_CH2_CFG_PC1_SRAM_INJS(HBMC_CH2_CFG_PC1_SRAM_INJS),
   .HBMC_CH3_CFG_PC1_SRAM_INJS(HBMC_CH3_CFG_PC1_SRAM_INJS),
   .HBMC_CH4_CFG_PC1_SRAM_INJS(HBMC_CH4_CFG_PC1_SRAM_INJS),
   .HBMC_CH5_CFG_PC1_SRAM_INJS(HBMC_CH5_CFG_PC1_SRAM_INJS),
   .HBMC_CH6_CFG_PC1_SRAM_INJS(HBMC_CH6_CFG_PC1_SRAM_INJS),
   .HBMC_CH7_CFG_PC1_SRAM_INJS(HBMC_CH7_CFG_PC1_SRAM_INJS),
   .HBMC_CH0_CFG_SRAM_SERRINTEN(HBMC_CH0_CFG_SRAM_SERRINTEN),
   .HBMC_CH1_CFG_SRAM_SERRINTEN(HBMC_CH1_CFG_SRAM_SERRINTEN),
   .HBMC_CH2_CFG_SRAM_SERRINTEN(HBMC_CH2_CFG_SRAM_SERRINTEN),
   .HBMC_CH3_CFG_SRAM_SERRINTEN(HBMC_CH3_CFG_SRAM_SERRINTEN),
   .HBMC_CH4_CFG_SRAM_SERRINTEN(HBMC_CH4_CFG_SRAM_SERRINTEN),
   .HBMC_CH5_CFG_SRAM_SERRINTEN(HBMC_CH5_CFG_SRAM_SERRINTEN),
   .HBMC_CH6_CFG_SRAM_SERRINTEN(HBMC_CH6_CFG_SRAM_SERRINTEN),
   .HBMC_CH7_CFG_SRAM_SERRINTEN(HBMC_CH7_CFG_SRAM_SERRINTEN),
   .HBMC_CH0_CFG_SRAM_SLVERR_DIS(HBMC_CH0_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH1_CFG_SRAM_SLVERR_DIS(HBMC_CH1_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH2_CFG_SRAM_SLVERR_DIS(HBMC_CH2_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH3_CFG_SRAM_SLVERR_DIS(HBMC_CH3_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH4_CFG_SRAM_SLVERR_DIS(HBMC_CH4_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH5_CFG_SRAM_SLVERR_DIS(HBMC_CH5_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH6_CFG_SRAM_SLVERR_DIS(HBMC_CH6_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH7_CFG_SRAM_SLVERR_DIS(HBMC_CH7_CFG_SRAM_SLVERR_DIS),
   .HBMC_CH0_MMR_USER_TRIGGER(HBMC_CH0_MMR_USER_TRIGGER),
   .HBMC_CH1_MMR_USER_TRIGGER(HBMC_CH1_MMR_USER_TRIGGER),
   .HBMC_CH2_MMR_USER_TRIGGER(HBMC_CH2_MMR_USER_TRIGGER),
   .HBMC_CH3_MMR_USER_TRIGGER(HBMC_CH3_MMR_USER_TRIGGER),
   .HBMC_CH4_MMR_USER_TRIGGER(HBMC_CH4_MMR_USER_TRIGGER),
   .HBMC_CH5_MMR_USER_TRIGGER(HBMC_CH5_MMR_USER_TRIGGER),
   .HBMC_CH6_MMR_USER_TRIGGER(HBMC_CH6_MMR_USER_TRIGGER),
   .HBMC_CH7_MMR_USER_TRIGGER(HBMC_CH7_MMR_USER_TRIGGER),
   .HBMC_CH0_MMR_USER_RDWR(HBMC_CH0_MMR_USER_RDWR),
   .HBMC_CH1_MMR_USER_RDWR(HBMC_CH1_MMR_USER_RDWR),
   .HBMC_CH2_MMR_USER_RDWR(HBMC_CH2_MMR_USER_RDWR),
   .HBMC_CH3_MMR_USER_RDWR(HBMC_CH3_MMR_USER_RDWR),
   .HBMC_CH4_MMR_USER_RDWR(HBMC_CH4_MMR_USER_RDWR),
   .HBMC_CH5_MMR_USER_RDWR(HBMC_CH5_MMR_USER_RDWR),
   .HBMC_CH6_MMR_USER_RDWR(HBMC_CH6_MMR_USER_RDWR),
   .HBMC_CH7_MMR_USER_RDWR(HBMC_CH7_MMR_USER_RDWR),
   .HBMC_CH0_MMR_USER_BYTEENABLE(HBMC_CH0_MMR_USER_BYTEENABLE),
   .HBMC_CH1_MMR_USER_BYTEENABLE(HBMC_CH1_MMR_USER_BYTEENABLE),
   .HBMC_CH2_MMR_USER_BYTEENABLE(HBMC_CH2_MMR_USER_BYTEENABLE),
   .HBMC_CH3_MMR_USER_BYTEENABLE(HBMC_CH3_MMR_USER_BYTEENABLE),
   .HBMC_CH4_MMR_USER_BYTEENABLE(HBMC_CH4_MMR_USER_BYTEENABLE),
   .HBMC_CH5_MMR_USER_BYTEENABLE(HBMC_CH5_MMR_USER_BYTEENABLE),
   .HBMC_CH6_MMR_USER_BYTEENABLE(HBMC_CH6_MMR_USER_BYTEENABLE),
   .HBMC_CH7_MMR_USER_BYTEENABLE(HBMC_CH7_MMR_USER_BYTEENABLE),
   .HBMC_CH0_MMR_USER_ADDR(HBMC_CH0_MMR_USER_ADDR),
   .HBMC_CH1_MMR_USER_ADDR(HBMC_CH1_MMR_USER_ADDR),
   .HBMC_CH2_MMR_USER_ADDR(HBMC_CH2_MMR_USER_ADDR),
   .HBMC_CH3_MMR_USER_ADDR(HBMC_CH3_MMR_USER_ADDR),
   .HBMC_CH4_MMR_USER_ADDR(HBMC_CH4_MMR_USER_ADDR),
   .HBMC_CH5_MMR_USER_ADDR(HBMC_CH5_MMR_USER_ADDR),
   .HBMC_CH6_MMR_USER_ADDR(HBMC_CH6_MMR_USER_ADDR),
   .HBMC_CH7_MMR_USER_ADDR(HBMC_CH7_MMR_USER_ADDR),
   .HBMC_CH0_MMR_USER_WRDATA(HBMC_CH0_MMR_USER_WRDATA),
   .HBMC_CH1_MMR_USER_WRDATA(HBMC_CH1_MMR_USER_WRDATA),
   .HBMC_CH2_MMR_USER_WRDATA(HBMC_CH2_MMR_USER_WRDATA),
   .HBMC_CH3_MMR_USER_WRDATA(HBMC_CH3_MMR_USER_WRDATA),
   .HBMC_CH4_MMR_USER_WRDATA(HBMC_CH4_MMR_USER_WRDATA),
   .HBMC_CH5_MMR_USER_WRDATA(HBMC_CH5_MMR_USER_WRDATA),
   .HBMC_CH6_MMR_USER_WRDATA(HBMC_CH6_MMR_USER_WRDATA),
   .HBMC_CH7_MMR_USER_WRDATA(HBMC_CH7_MMR_USER_WRDATA),
   .HBMC_CH0_MMR_SBOWN_REQ(HBMC_CH0_MMR_SBOWN_REQ),
   .HBMC_CH1_MMR_SBOWN_REQ(HBMC_CH1_MMR_SBOWN_REQ),
   .HBMC_CH2_MMR_SBOWN_REQ(HBMC_CH2_MMR_SBOWN_REQ),
   .HBMC_CH3_MMR_SBOWN_REQ(HBMC_CH3_MMR_SBOWN_REQ),
   .HBMC_CH4_MMR_SBOWN_REQ(HBMC_CH4_MMR_SBOWN_REQ),
   .HBMC_CH5_MMR_SBOWN_REQ(HBMC_CH5_MMR_SBOWN_REQ),
   .HBMC_CH6_MMR_SBOWN_REQ(HBMC_CH6_MMR_SBOWN_REQ),
   .HBMC_CH7_MMR_SBOWN_REQ(HBMC_CH7_MMR_SBOWN_REQ),
   .HBMC_CH0_MMR_SBOWN_DELAY(HBMC_CH0_MMR_SBOWN_DELAY),
   .HBMC_CH1_MMR_SBOWN_DELAY(HBMC_CH1_MMR_SBOWN_DELAY),
   .HBMC_CH2_MMR_SBOWN_DELAY(HBMC_CH2_MMR_SBOWN_DELAY),
   .HBMC_CH3_MMR_SBOWN_DELAY(HBMC_CH3_MMR_SBOWN_DELAY),
   .HBMC_CH4_MMR_SBOWN_DELAY(HBMC_CH4_MMR_SBOWN_DELAY),
   .HBMC_CH5_MMR_SBOWN_DELAY(HBMC_CH5_MMR_SBOWN_DELAY),
   .HBMC_CH6_MMR_SBOWN_DELAY(HBMC_CH6_MMR_SBOWN_DELAY),
   .HBMC_CH7_MMR_SBOWN_DELAY(HBMC_CH7_MMR_SBOWN_DELAY),
   .HBMC_CH0_CFG_SKETCH1(HBMC_CH0_CFG_SKETCH1),
   .HBMC_CH1_CFG_SKETCH1(HBMC_CH1_CFG_SKETCH1),
   .HBMC_CH2_CFG_SKETCH1(HBMC_CH2_CFG_SKETCH1),
   .HBMC_CH3_CFG_SKETCH1(HBMC_CH3_CFG_SKETCH1),
   .HBMC_CH4_CFG_SKETCH1(HBMC_CH4_CFG_SKETCH1),
   .HBMC_CH5_CFG_SKETCH1(HBMC_CH5_CFG_SKETCH1),
   .HBMC_CH6_CFG_SKETCH1(HBMC_CH6_CFG_SKETCH1),
   .HBMC_CH7_CFG_SKETCH1(HBMC_CH7_CFG_SKETCH1),
   .HBMC_CH0_CFG_SKETCH2(HBMC_CH0_CFG_SKETCH2),
   .HBMC_CH1_CFG_SKETCH2(HBMC_CH1_CFG_SKETCH2),
   .HBMC_CH2_CFG_SKETCH2(HBMC_CH2_CFG_SKETCH2),
   .HBMC_CH3_CFG_SKETCH2(HBMC_CH3_CFG_SKETCH2),
   .HBMC_CH4_CFG_SKETCH2(HBMC_CH4_CFG_SKETCH2),
   .HBMC_CH5_CFG_SKETCH2(HBMC_CH5_CFG_SKETCH2),
   .HBMC_CH6_CFG_SKETCH2(HBMC_CH6_CFG_SKETCH2),
   .HBMC_CH7_CFG_SKETCH2(HBMC_CH7_CFG_SKETCH2),
   .HBMC_CH0_CFG_TST_PATTERN(HBMC_CH0_CFG_TST_PATTERN),
   .HBMC_CH1_CFG_TST_PATTERN(HBMC_CH1_CFG_TST_PATTERN),
   .HBMC_CH2_CFG_TST_PATTERN(HBMC_CH2_CFG_TST_PATTERN),
   .HBMC_CH3_CFG_TST_PATTERN(HBMC_CH3_CFG_TST_PATTERN),
   .HBMC_CH4_CFG_TST_PATTERN(HBMC_CH4_CFG_TST_PATTERN),
   .HBMC_CH5_CFG_TST_PATTERN(HBMC_CH5_CFG_TST_PATTERN),
   .HBMC_CH6_CFG_TST_PATTERN(HBMC_CH6_CFG_TST_PATTERN),
   .HBMC_CH7_CFG_TST_PATTERN(HBMC_CH7_CFG_TST_PATTERN),
   .HBMC_CH0_CFG_TST_START_ADDR(HBMC_CH0_CFG_TST_START_ADDR),
   .HBMC_CH1_CFG_TST_START_ADDR(HBMC_CH1_CFG_TST_START_ADDR),
   .HBMC_CH2_CFG_TST_START_ADDR(HBMC_CH2_CFG_TST_START_ADDR),
   .HBMC_CH3_CFG_TST_START_ADDR(HBMC_CH3_CFG_TST_START_ADDR),
   .HBMC_CH4_CFG_TST_START_ADDR(HBMC_CH4_CFG_TST_START_ADDR),
   .HBMC_CH5_CFG_TST_START_ADDR(HBMC_CH5_CFG_TST_START_ADDR),
   .HBMC_CH6_CFG_TST_START_ADDR(HBMC_CH6_CFG_TST_START_ADDR),
   .HBMC_CH7_CFG_TST_START_ADDR(HBMC_CH7_CFG_TST_START_ADDR),
   .HBMC_CH0_CFG_TST_BURST_LEN(HBMC_CH0_CFG_TST_BURST_LEN),
   .HBMC_CH1_CFG_TST_BURST_LEN(HBMC_CH1_CFG_TST_BURST_LEN),
   .HBMC_CH2_CFG_TST_BURST_LEN(HBMC_CH2_CFG_TST_BURST_LEN),
   .HBMC_CH3_CFG_TST_BURST_LEN(HBMC_CH3_CFG_TST_BURST_LEN),
   .HBMC_CH4_CFG_TST_BURST_LEN(HBMC_CH4_CFG_TST_BURST_LEN),
   .HBMC_CH5_CFG_TST_BURST_LEN(HBMC_CH5_CFG_TST_BURST_LEN),
   .HBMC_CH6_CFG_TST_BURST_LEN(HBMC_CH6_CFG_TST_BURST_LEN),
   .HBMC_CH7_CFG_TST_BURST_LEN(HBMC_CH7_CFG_TST_BURST_LEN),
   .HBMC_CH0_CFG_TST_GEN_CMD(HBMC_CH0_CFG_TST_GEN_CMD),
   .HBMC_CH1_CFG_TST_GEN_CMD(HBMC_CH1_CFG_TST_GEN_CMD),
   .HBMC_CH2_CFG_TST_GEN_CMD(HBMC_CH2_CFG_TST_GEN_CMD),
   .HBMC_CH3_CFG_TST_GEN_CMD(HBMC_CH3_CFG_TST_GEN_CMD),
   .HBMC_CH4_CFG_TST_GEN_CMD(HBMC_CH4_CFG_TST_GEN_CMD),
   .HBMC_CH5_CFG_TST_GEN_CMD(HBMC_CH5_CFG_TST_GEN_CMD),
   .HBMC_CH6_CFG_TST_GEN_CMD(HBMC_CH6_CFG_TST_GEN_CMD),
   .HBMC_CH7_CFG_TST_GEN_CMD(HBMC_CH7_CFG_TST_GEN_CMD),
   .HBMC_CH0_CFG_AXI_TRAFFIC_SEL(HBMC_CH0_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH1_CFG_AXI_TRAFFIC_SEL(HBMC_CH1_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH2_CFG_AXI_TRAFFIC_SEL(HBMC_CH2_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH3_CFG_AXI_TRAFFIC_SEL(HBMC_CH3_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH4_CFG_AXI_TRAFFIC_SEL(HBMC_CH4_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH5_CFG_AXI_TRAFFIC_SEL(HBMC_CH5_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH6_CFG_AXI_TRAFFIC_SEL(HBMC_CH6_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH7_CFG_AXI_TRAFFIC_SEL(HBMC_CH7_CFG_AXI_TRAFFIC_SEL),
   .HBMC_CH0_CFG_TST_PC_SEL(HBMC_CH0_CFG_TST_PC_SEL),
   .HBMC_CH1_CFG_TST_PC_SEL(HBMC_CH1_CFG_TST_PC_SEL),
   .HBMC_CH2_CFG_TST_PC_SEL(HBMC_CH2_CFG_TST_PC_SEL),
   .HBMC_CH3_CFG_TST_PC_SEL(HBMC_CH3_CFG_TST_PC_SEL),
   .HBMC_CH4_CFG_TST_PC_SEL(HBMC_CH4_CFG_TST_PC_SEL),
   .HBMC_CH5_CFG_TST_PC_SEL(HBMC_CH5_CFG_TST_PC_SEL),
   .HBMC_CH6_CFG_TST_PC_SEL(HBMC_CH6_CFG_TST_PC_SEL),
   .HBMC_CH7_CFG_TST_PC_SEL(HBMC_CH7_CFG_TST_PC_SEL),
   .HBMC_CH0_CFG_TST_TRIGGER(HBMC_CH0_CFG_TST_TRIGGER),
   .HBMC_CH1_CFG_TST_TRIGGER(HBMC_CH1_CFG_TST_TRIGGER),
   .HBMC_CH2_CFG_TST_TRIGGER(HBMC_CH2_CFG_TST_TRIGGER),
   .HBMC_CH3_CFG_TST_TRIGGER(HBMC_CH3_CFG_TST_TRIGGER),
   .HBMC_CH4_CFG_TST_TRIGGER(HBMC_CH4_CFG_TST_TRIGGER),
   .HBMC_CH5_CFG_TST_TRIGGER(HBMC_CH5_CFG_TST_TRIGGER),
   .HBMC_CH6_CFG_TST_TRIGGER(HBMC_CH6_CFG_TST_TRIGGER),
   .HBMC_CH7_CFG_TST_TRIGGER(HBMC_CH7_CFG_TST_TRIGGER),
   .HBMC_CH0_CFG_TST_TIME_OUT(HBMC_CH0_CFG_TST_TIME_OUT),
   .HBMC_CH1_CFG_TST_TIME_OUT(HBMC_CH1_CFG_TST_TIME_OUT),
   .HBMC_CH2_CFG_TST_TIME_OUT(HBMC_CH2_CFG_TST_TIME_OUT),
   .HBMC_CH3_CFG_TST_TIME_OUT(HBMC_CH3_CFG_TST_TIME_OUT),
   .HBMC_CH4_CFG_TST_TIME_OUT(HBMC_CH4_CFG_TST_TIME_OUT),
   .HBMC_CH5_CFG_TST_TIME_OUT(HBMC_CH5_CFG_TST_TIME_OUT),
   .HBMC_CH6_CFG_TST_TIME_OUT(HBMC_CH6_CFG_TST_TIME_OUT),
   .HBMC_CH7_CFG_TST_TIME_OUT(HBMC_CH7_CFG_TST_TIME_OUT),
   .HBMC_CH0_HBM_DEVICE(HBMC_CH0_HBM_DEVICE),
   .HBMC_CH1_HBM_DEVICE(HBMC_CH1_HBM_DEVICE),
   .HBMC_CH2_HBM_DEVICE(HBMC_CH2_HBM_DEVICE),
   .HBMC_CH3_HBM_DEVICE(HBMC_CH3_HBM_DEVICE),
   .HBMC_CH4_HBM_DEVICE(HBMC_CH4_HBM_DEVICE),
   .HBMC_CH5_HBM_DEVICE(HBMC_CH5_HBM_DEVICE),
   .HBMC_CH6_HBM_DEVICE(HBMC_CH6_HBM_DEVICE),
   .HBMC_CH7_HBM_DEVICE(HBMC_CH7_HBM_DEVICE),
   .HBMC_CH0_HBM_TRAS(HBMC_CH0_HBM_TRAS),
   .HBMC_CH1_HBM_TRAS(HBMC_CH1_HBM_TRAS),
   .HBMC_CH2_HBM_TRAS(HBMC_CH2_HBM_TRAS),
   .HBMC_CH3_HBM_TRAS(HBMC_CH3_HBM_TRAS),
   .HBMC_CH4_HBM_TRAS(HBMC_CH4_HBM_TRAS),
   .HBMC_CH5_HBM_TRAS(HBMC_CH5_HBM_TRAS),
   .HBMC_CH6_HBM_TRAS(HBMC_CH6_HBM_TRAS),
   .HBMC_CH7_HBM_TRAS(HBMC_CH7_HBM_TRAS),
   .HBMC_CH0_HBM_TRRDL(HBMC_CH0_HBM_TRRDL),
   .HBMC_CH1_HBM_TRRDL(HBMC_CH1_HBM_TRRDL),
   .HBMC_CH2_HBM_TRRDL(HBMC_CH2_HBM_TRRDL),
   .HBMC_CH3_HBM_TRRDL(HBMC_CH3_HBM_TRRDL),
   .HBMC_CH4_HBM_TRRDL(HBMC_CH4_HBM_TRRDL),
   .HBMC_CH5_HBM_TRRDL(HBMC_CH5_HBM_TRRDL),
   .HBMC_CH6_HBM_TRRDL(HBMC_CH6_HBM_TRRDL),
   .HBMC_CH7_HBM_TRRDL(HBMC_CH7_HBM_TRRDL),
   .HBMC_CH0_HBM_TRRDS(HBMC_CH0_HBM_TRRDS),
   .HBMC_CH1_HBM_TRRDS(HBMC_CH1_HBM_TRRDS),
   .HBMC_CH2_HBM_TRRDS(HBMC_CH2_HBM_TRRDS),
   .HBMC_CH3_HBM_TRRDS(HBMC_CH3_HBM_TRRDS),
   .HBMC_CH4_HBM_TRRDS(HBMC_CH4_HBM_TRRDS),
   .HBMC_CH5_HBM_TRRDS(HBMC_CH5_HBM_TRRDS),
   .HBMC_CH6_HBM_TRRDS(HBMC_CH6_HBM_TRRDS),
   .HBMC_CH7_HBM_TRRDS(HBMC_CH7_HBM_TRRDS),
   .HBMC_CH0_HBM_TRCDRD(HBMC_CH0_HBM_TRCDRD),
   .HBMC_CH1_HBM_TRCDRD(HBMC_CH1_HBM_TRCDRD),
   .HBMC_CH2_HBM_TRCDRD(HBMC_CH2_HBM_TRCDRD),
   .HBMC_CH3_HBM_TRCDRD(HBMC_CH3_HBM_TRCDRD),
   .HBMC_CH4_HBM_TRCDRD(HBMC_CH4_HBM_TRCDRD),
   .HBMC_CH5_HBM_TRCDRD(HBMC_CH5_HBM_TRCDRD),
   .HBMC_CH6_HBM_TRCDRD(HBMC_CH6_HBM_TRCDRD),
   .HBMC_CH7_HBM_TRCDRD(HBMC_CH7_HBM_TRCDRD),
   .HBMC_CH0_HBM_TRCDWR(HBMC_CH0_HBM_TRCDWR),
   .HBMC_CH1_HBM_TRCDWR(HBMC_CH1_HBM_TRCDWR),
   .HBMC_CH2_HBM_TRCDWR(HBMC_CH2_HBM_TRCDWR),
   .HBMC_CH3_HBM_TRCDWR(HBMC_CH3_HBM_TRCDWR),
   .HBMC_CH4_HBM_TRCDWR(HBMC_CH4_HBM_TRCDWR),
   .HBMC_CH5_HBM_TRCDWR(HBMC_CH5_HBM_TRCDWR),
   .HBMC_CH6_HBM_TRCDWR(HBMC_CH6_HBM_TRCDWR),
   .HBMC_CH7_HBM_TRCDWR(HBMC_CH7_HBM_TRCDWR),
   .HBMC_CH0_HBM_TRTPL_BL4(HBMC_CH0_HBM_TRTPL_BL4),
   .HBMC_CH1_HBM_TRTPL_BL4(HBMC_CH1_HBM_TRTPL_BL4),
   .HBMC_CH2_HBM_TRTPL_BL4(HBMC_CH2_HBM_TRTPL_BL4),
   .HBMC_CH3_HBM_TRTPL_BL4(HBMC_CH3_HBM_TRTPL_BL4),
   .HBMC_CH4_HBM_TRTPL_BL4(HBMC_CH4_HBM_TRTPL_BL4),
   .HBMC_CH5_HBM_TRTPL_BL4(HBMC_CH5_HBM_TRTPL_BL4),
   .HBMC_CH6_HBM_TRTPL_BL4(HBMC_CH6_HBM_TRTPL_BL4),
   .HBMC_CH7_HBM_TRTPL_BL4(HBMC_CH7_HBM_TRTPL_BL4),
   .HBMC_CH0_HBM_TRTPS_BL4(HBMC_CH0_HBM_TRTPS_BL4),
   .HBMC_CH1_HBM_TRTPS_BL4(HBMC_CH1_HBM_TRTPS_BL4),
   .HBMC_CH2_HBM_TRTPS_BL4(HBMC_CH2_HBM_TRTPS_BL4),
   .HBMC_CH3_HBM_TRTPS_BL4(HBMC_CH3_HBM_TRTPS_BL4),
   .HBMC_CH4_HBM_TRTPS_BL4(HBMC_CH4_HBM_TRTPS_BL4),
   .HBMC_CH5_HBM_TRTPS_BL4(HBMC_CH5_HBM_TRTPS_BL4),
   .HBMC_CH6_HBM_TRTPS_BL4(HBMC_CH6_HBM_TRTPS_BL4),
   .HBMC_CH7_HBM_TRTPS_BL4(HBMC_CH7_HBM_TRTPS_BL4),
   .HBMC_CH0_HBM_TRP(HBMC_CH0_HBM_TRP),
   .HBMC_CH1_HBM_TRP(HBMC_CH1_HBM_TRP),
   .HBMC_CH2_HBM_TRP(HBMC_CH2_HBM_TRP),
   .HBMC_CH3_HBM_TRP(HBMC_CH3_HBM_TRP),
   .HBMC_CH4_HBM_TRP(HBMC_CH4_HBM_TRP),
   .HBMC_CH5_HBM_TRP(HBMC_CH5_HBM_TRP),
   .HBMC_CH6_HBM_TRP(HBMC_CH6_HBM_TRP),
   .HBMC_CH7_HBM_TRP(HBMC_CH7_HBM_TRP),
   .HBMC_CH0_HBM_TCCDL_BL4(HBMC_CH0_HBM_TCCDL_BL4),
   .HBMC_CH1_HBM_TCCDL_BL4(HBMC_CH1_HBM_TCCDL_BL4),
   .HBMC_CH2_HBM_TCCDL_BL4(HBMC_CH2_HBM_TCCDL_BL4),
   .HBMC_CH3_HBM_TCCDL_BL4(HBMC_CH3_HBM_TCCDL_BL4),
   .HBMC_CH4_HBM_TCCDL_BL4(HBMC_CH4_HBM_TCCDL_BL4),
   .HBMC_CH5_HBM_TCCDL_BL4(HBMC_CH5_HBM_TCCDL_BL4),
   .HBMC_CH6_HBM_TCCDL_BL4(HBMC_CH6_HBM_TCCDL_BL4),
   .HBMC_CH7_HBM_TCCDL_BL4(HBMC_CH7_HBM_TCCDL_BL4),
   .HBMC_CH0_HBM_TCCDS_BL4(HBMC_CH0_HBM_TCCDS_BL4),
   .HBMC_CH1_HBM_TCCDS_BL4(HBMC_CH1_HBM_TCCDS_BL4),
   .HBMC_CH2_HBM_TCCDS_BL4(HBMC_CH2_HBM_TCCDS_BL4),
   .HBMC_CH3_HBM_TCCDS_BL4(HBMC_CH3_HBM_TCCDS_BL4),
   .HBMC_CH4_HBM_TCCDS_BL4(HBMC_CH4_HBM_TCCDS_BL4),
   .HBMC_CH5_HBM_TCCDS_BL4(HBMC_CH5_HBM_TCCDS_BL4),
   .HBMC_CH6_HBM_TCCDS_BL4(HBMC_CH6_HBM_TCCDS_BL4),
   .HBMC_CH7_HBM_TCCDS_BL4(HBMC_CH7_HBM_TCCDS_BL4),
   .HBMC_CH0_HBM_TCCDR(HBMC_CH0_HBM_TCCDR),
   .HBMC_CH1_HBM_TCCDR(HBMC_CH1_HBM_TCCDR),
   .HBMC_CH2_HBM_TCCDR(HBMC_CH2_HBM_TCCDR),
   .HBMC_CH3_HBM_TCCDR(HBMC_CH3_HBM_TCCDR),
   .HBMC_CH4_HBM_TCCDR(HBMC_CH4_HBM_TCCDR),
   .HBMC_CH5_HBM_TCCDR(HBMC_CH5_HBM_TCCDR),
   .HBMC_CH6_HBM_TCCDR(HBMC_CH6_HBM_TCCDR),
   .HBMC_CH7_HBM_TCCDR(HBMC_CH7_HBM_TCCDR),
   .HBMC_CH0_HBM_TWR(HBMC_CH0_HBM_TWR),
   .HBMC_CH1_HBM_TWR(HBMC_CH1_HBM_TWR),
   .HBMC_CH2_HBM_TWR(HBMC_CH2_HBM_TWR),
   .HBMC_CH3_HBM_TWR(HBMC_CH3_HBM_TWR),
   .HBMC_CH4_HBM_TWR(HBMC_CH4_HBM_TWR),
   .HBMC_CH5_HBM_TWR(HBMC_CH5_HBM_TWR),
   .HBMC_CH6_HBM_TWR(HBMC_CH6_HBM_TWR),
   .HBMC_CH7_HBM_TWR(HBMC_CH7_HBM_TWR),
   .HBMC_CH0_HBM_TWTRL(HBMC_CH0_HBM_TWTRL),
   .HBMC_CH1_HBM_TWTRL(HBMC_CH1_HBM_TWTRL),
   .HBMC_CH2_HBM_TWTRL(HBMC_CH2_HBM_TWTRL),
   .HBMC_CH3_HBM_TWTRL(HBMC_CH3_HBM_TWTRL),
   .HBMC_CH4_HBM_TWTRL(HBMC_CH4_HBM_TWTRL),
   .HBMC_CH5_HBM_TWTRL(HBMC_CH5_HBM_TWTRL),
   .HBMC_CH6_HBM_TWTRL(HBMC_CH6_HBM_TWTRL),
   .HBMC_CH7_HBM_TWTRL(HBMC_CH7_HBM_TWTRL),
   .HBMC_CH0_HBM_TWTRS(HBMC_CH0_HBM_TWTRS),
   .HBMC_CH1_HBM_TWTRS(HBMC_CH1_HBM_TWTRS),
   .HBMC_CH2_HBM_TWTRS(HBMC_CH2_HBM_TWTRS),
   .HBMC_CH3_HBM_TWTRS(HBMC_CH3_HBM_TWTRS),
   .HBMC_CH4_HBM_TWTRS(HBMC_CH4_HBM_TWTRS),
   .HBMC_CH5_HBM_TWTRS(HBMC_CH5_HBM_TWTRS),
   .HBMC_CH6_HBM_TWTRS(HBMC_CH6_HBM_TWTRS),
   .HBMC_CH7_HBM_TWTRS(HBMC_CH7_HBM_TWTRS),
   .HBMC_CH0_HBM_TRTW(HBMC_CH0_HBM_TRTW),
   .HBMC_CH1_HBM_TRTW(HBMC_CH1_HBM_TRTW),
   .HBMC_CH2_HBM_TRTW(HBMC_CH2_HBM_TRTW),
   .HBMC_CH3_HBM_TRTW(HBMC_CH3_HBM_TRTW),
   .HBMC_CH4_HBM_TRTW(HBMC_CH4_HBM_TRTW),
   .HBMC_CH5_HBM_TRTW(HBMC_CH5_HBM_TRTW),
   .HBMC_CH6_HBM_TRTW(HBMC_CH6_HBM_TRTW),
   .HBMC_CH7_HBM_TRTW(HBMC_CH7_HBM_TRTW),
   .HBMC_CH0_HBMC_OFFSET(HBMC_CH0_HBMC_OFFSET),
   .HBMC_CH1_HBMC_OFFSET(HBMC_CH1_HBMC_OFFSET),
   .HBMC_CH2_HBMC_OFFSET(HBMC_CH2_HBMC_OFFSET),
   .HBMC_CH3_HBMC_OFFSET(HBMC_CH3_HBMC_OFFSET),
   .HBMC_CH4_HBMC_OFFSET(HBMC_CH4_HBMC_OFFSET),
   .HBMC_CH5_HBMC_OFFSET(HBMC_CH5_HBMC_OFFSET),
   .HBMC_CH6_HBMC_OFFSET(HBMC_CH6_HBMC_OFFSET),
   .HBMC_CH7_HBMC_OFFSET(HBMC_CH7_HBMC_OFFSET),
   .HBMC_CH0_HBMC_RATE(HBMC_CH0_HBMC_RATE),
   .HBMC_CH1_HBMC_RATE(HBMC_CH1_HBMC_RATE),
   .HBMC_CH2_HBMC_RATE(HBMC_CH2_HBMC_RATE),
   .HBMC_CH3_HBMC_RATE(HBMC_CH3_HBMC_RATE),
   .HBMC_CH4_HBMC_RATE(HBMC_CH4_HBMC_RATE),
   .HBMC_CH5_HBMC_RATE(HBMC_CH5_HBMC_RATE),
   .HBMC_CH6_HBMC_RATE(HBMC_CH6_HBMC_RATE),
   .HBMC_CH7_HBMC_RATE(HBMC_CH7_HBMC_RATE),
   .HBMC_CH0_HBMC_RATE_VALUE(HBMC_CH0_HBMC_RATE_VALUE),
   .HBMC_CH1_HBMC_RATE_VALUE(HBMC_CH1_HBMC_RATE_VALUE),
   .HBMC_CH2_HBMC_RATE_VALUE(HBMC_CH2_HBMC_RATE_VALUE),
   .HBMC_CH3_HBMC_RATE_VALUE(HBMC_CH3_HBMC_RATE_VALUE),
   .HBMC_CH4_HBMC_RATE_VALUE(HBMC_CH4_HBMC_RATE_VALUE),
   .HBMC_CH5_HBMC_RATE_VALUE(HBMC_CH5_HBMC_RATE_VALUE),
   .HBMC_CH6_HBMC_RATE_VALUE(HBMC_CH6_HBMC_RATE_VALUE),
   .HBMC_CH7_HBMC_RATE_VALUE(HBMC_CH7_HBMC_RATE_VALUE),
   .HBMC_CH0_HBM_TDQSS_MAX_PS(HBMC_CH0_HBM_TDQSS_MAX_PS),
   .HBMC_CH1_HBM_TDQSS_MAX_PS(HBMC_CH1_HBM_TDQSS_MAX_PS),
   .HBMC_CH2_HBM_TDQSS_MAX_PS(HBMC_CH2_HBM_TDQSS_MAX_PS),
   .HBMC_CH3_HBM_TDQSS_MAX_PS(HBMC_CH3_HBM_TDQSS_MAX_PS),
   .HBMC_CH4_HBM_TDQSS_MAX_PS(HBMC_CH4_HBM_TDQSS_MAX_PS),
   .HBMC_CH5_HBM_TDQSS_MAX_PS(HBMC_CH5_HBM_TDQSS_MAX_PS),
   .HBMC_CH6_HBM_TDQSS_MAX_PS(HBMC_CH6_HBM_TDQSS_MAX_PS),
   .HBMC_CH7_HBM_TDQSS_MAX_PS(HBMC_CH7_HBM_TDQSS_MAX_PS),
   .HBMC_CH0_HBM_TDQSS_MIN_PS(HBMC_CH0_HBM_TDQSS_MIN_PS),
   .HBMC_CH1_HBM_TDQSS_MIN_PS(HBMC_CH1_HBM_TDQSS_MIN_PS),
   .HBMC_CH2_HBM_TDQSS_MIN_PS(HBMC_CH2_HBM_TDQSS_MIN_PS),
   .HBMC_CH3_HBM_TDQSS_MIN_PS(HBMC_CH3_HBM_TDQSS_MIN_PS),
   .HBMC_CH4_HBM_TDQSS_MIN_PS(HBMC_CH4_HBM_TDQSS_MIN_PS),
   .HBMC_CH5_HBM_TDQSS_MIN_PS(HBMC_CH5_HBM_TDQSS_MIN_PS),
   .HBMC_CH6_HBM_TDQSS_MIN_PS(HBMC_CH6_HBM_TDQSS_MIN_PS),
   .HBMC_CH7_HBM_TDQSS_MIN_PS(HBMC_CH7_HBM_TDQSS_MIN_PS),
   .HBMC_CH0_HBM_TDQSCK_MAX_PS(HBMC_CH0_HBM_TDQSCK_MAX_PS),
   .HBMC_CH1_HBM_TDQSCK_MAX_PS(HBMC_CH1_HBM_TDQSCK_MAX_PS),
   .HBMC_CH2_HBM_TDQSCK_MAX_PS(HBMC_CH2_HBM_TDQSCK_MAX_PS),
   .HBMC_CH3_HBM_TDQSCK_MAX_PS(HBMC_CH3_HBM_TDQSCK_MAX_PS),
   .HBMC_CH4_HBM_TDQSCK_MAX_PS(HBMC_CH4_HBM_TDQSCK_MAX_PS),
   .HBMC_CH5_HBM_TDQSCK_MAX_PS(HBMC_CH5_HBM_TDQSCK_MAX_PS),
   .HBMC_CH6_HBM_TDQSCK_MAX_PS(HBMC_CH6_HBM_TDQSCK_MAX_PS),
   .HBMC_CH7_HBM_TDQSCK_MAX_PS(HBMC_CH7_HBM_TDQSCK_MAX_PS),
   .HBMC_CH0_HBM_TDQSQ_MAX_PS(HBMC_CH0_HBM_TDQSQ_MAX_PS),
   .HBMC_CH1_HBM_TDQSQ_MAX_PS(HBMC_CH1_HBM_TDQSQ_MAX_PS),
   .HBMC_CH2_HBM_TDQSQ_MAX_PS(HBMC_CH2_HBM_TDQSQ_MAX_PS),
   .HBMC_CH3_HBM_TDQSQ_MAX_PS(HBMC_CH3_HBM_TDQSQ_MAX_PS),
   .HBMC_CH4_HBM_TDQSQ_MAX_PS(HBMC_CH4_HBM_TDQSQ_MAX_PS),
   .HBMC_CH5_HBM_TDQSQ_MAX_PS(HBMC_CH5_HBM_TDQSQ_MAX_PS),
   .HBMC_CH6_HBM_TDQSQ_MAX_PS(HBMC_CH6_HBM_TDQSQ_MAX_PS),
   .HBMC_CH7_HBM_TDQSQ_MAX_PS(HBMC_CH7_HBM_TDQSQ_MAX_PS),
   .HBMC_CH0_HBM_TEAW(HBMC_CH0_HBM_TEAW),
   .HBMC_CH1_HBM_TEAW(HBMC_CH1_HBM_TEAW),
   .HBMC_CH2_HBM_TEAW(HBMC_CH2_HBM_TEAW),
   .HBMC_CH3_HBM_TEAW(HBMC_CH3_HBM_TEAW),
   .HBMC_CH4_HBM_TEAW(HBMC_CH4_HBM_TEAW),
   .HBMC_CH5_HBM_TEAW(HBMC_CH5_HBM_TEAW),
   .HBMC_CH6_HBM_TEAW(HBMC_CH6_HBM_TEAW),
   .HBMC_CH7_HBM_TEAW(HBMC_CH7_HBM_TEAW),
   .HBMC_CH0_HBM_TFAW(HBMC_CH0_HBM_TFAW),
   .HBMC_CH1_HBM_TFAW(HBMC_CH1_HBM_TFAW),
   .HBMC_CH2_HBM_TFAW(HBMC_CH2_HBM_TFAW),
   .HBMC_CH3_HBM_TFAW(HBMC_CH3_HBM_TFAW),
   .HBMC_CH4_HBM_TFAW(HBMC_CH4_HBM_TFAW),
   .HBMC_CH5_HBM_TFAW(HBMC_CH5_HBM_TFAW),
   .HBMC_CH6_HBM_TFAW(HBMC_CH6_HBM_TFAW),
   .HBMC_CH7_HBM_TFAW(HBMC_CH7_HBM_TFAW),
   .HBMC_CH0_HBM_CLOCK_MHZ(HBMC_CH0_HBM_CLOCK_MHZ),
   .HBMC_CH1_HBM_CLOCK_MHZ(HBMC_CH1_HBM_CLOCK_MHZ),
   .HBMC_CH2_HBM_CLOCK_MHZ(HBMC_CH2_HBM_CLOCK_MHZ),
   .HBMC_CH3_HBM_CLOCK_MHZ(HBMC_CH3_HBM_CLOCK_MHZ),
   .HBMC_CH4_HBM_CLOCK_MHZ(HBMC_CH4_HBM_CLOCK_MHZ),
   .HBMC_CH5_HBM_CLOCK_MHZ(HBMC_CH5_HBM_CLOCK_MHZ),
   .HBMC_CH6_HBM_CLOCK_MHZ(HBMC_CH6_HBM_CLOCK_MHZ),
   .HBMC_CH7_HBM_CLOCK_MHZ(HBMC_CH7_HBM_CLOCK_MHZ),
   .HBMC_CH0_HBM_CLOCK_PS(HBMC_CH0_HBM_CLOCK_PS),
   .HBMC_CH1_HBM_CLOCK_PS(HBMC_CH1_HBM_CLOCK_PS),
   .HBMC_CH2_HBM_CLOCK_PS(HBMC_CH2_HBM_CLOCK_PS),
   .HBMC_CH3_HBM_CLOCK_PS(HBMC_CH3_HBM_CLOCK_PS),
   .HBMC_CH4_HBM_CLOCK_PS(HBMC_CH4_HBM_CLOCK_PS),
   .HBMC_CH5_HBM_CLOCK_PS(HBMC_CH5_HBM_CLOCK_PS),
   .HBMC_CH6_HBM_CLOCK_PS(HBMC_CH6_HBM_CLOCK_PS),
   .HBMC_CH7_HBM_CLOCK_PS(HBMC_CH7_HBM_CLOCK_PS),
   .HBMC_CH0_HBM_PARAM_TYPE(HBMC_CH0_HBM_PARAM_TYPE),
   .HBMC_CH1_HBM_PARAM_TYPE(HBMC_CH1_HBM_PARAM_TYPE),
   .HBMC_CH2_HBM_PARAM_TYPE(HBMC_CH2_HBM_PARAM_TYPE),
   .HBMC_CH3_HBM_PARAM_TYPE(HBMC_CH3_HBM_PARAM_TYPE),
   .HBMC_CH4_HBM_PARAM_TYPE(HBMC_CH4_HBM_PARAM_TYPE),
   .HBMC_CH5_HBM_PARAM_TYPE(HBMC_CH5_HBM_PARAM_TYPE),
   .HBMC_CH6_HBM_PARAM_TYPE(HBMC_CH6_HBM_PARAM_TYPE),
   .HBMC_CH7_HBM_PARAM_TYPE(HBMC_CH7_HBM_PARAM_TYPE),
   .HBMC_CH0_RFSH_MODE(HBMC_CH0_RFSH_MODE),
   .HBMC_CH1_RFSH_MODE(HBMC_CH1_RFSH_MODE),
   .HBMC_CH2_RFSH_MODE(HBMC_CH2_RFSH_MODE),
   .HBMC_CH3_RFSH_MODE(HBMC_CH3_RFSH_MODE),
   .HBMC_CH4_RFSH_MODE(HBMC_CH4_RFSH_MODE),
   .HBMC_CH5_RFSH_MODE(HBMC_CH5_RFSH_MODE),
   .HBMC_CH6_RFSH_MODE(HBMC_CH6_RFSH_MODE),
   .HBMC_CH7_RFSH_MODE(HBMC_CH7_RFSH_MODE),
   .HBMC_CH0_RFSH_POLICY(HBMC_CH0_RFSH_POLICY),
   .HBMC_CH1_RFSH_POLICY(HBMC_CH1_RFSH_POLICY),
   .HBMC_CH2_RFSH_POLICY(HBMC_CH2_RFSH_POLICY),
   .HBMC_CH3_RFSH_POLICY(HBMC_CH3_RFSH_POLICY),
   .HBMC_CH4_RFSH_POLICY(HBMC_CH4_RFSH_POLICY),
   .HBMC_CH5_RFSH_POLICY(HBMC_CH5_RFSH_POLICY),
   .HBMC_CH6_RFSH_POLICY(HBMC_CH6_RFSH_POLICY),
   .HBMC_CH7_RFSH_POLICY(HBMC_CH7_RFSH_POLICY),
   .HBMC_CH0_HBM_TRFCSB(HBMC_CH0_HBM_TRFCSB),
   .HBMC_CH1_HBM_TRFCSB(HBMC_CH1_HBM_TRFCSB),
   .HBMC_CH2_HBM_TRFCSB(HBMC_CH2_HBM_TRFCSB),
   .HBMC_CH3_HBM_TRFCSB(HBMC_CH3_HBM_TRFCSB),
   .HBMC_CH4_HBM_TRFCSB(HBMC_CH4_HBM_TRFCSB),
   .HBMC_CH5_HBM_TRFCSB(HBMC_CH5_HBM_TRFCSB),
   .HBMC_CH6_HBM_TRFCSB(HBMC_CH6_HBM_TRFCSB),
   .HBMC_CH7_HBM_TRFCSB(HBMC_CH7_HBM_TRFCSB),
   .HBMC_CH0_HBM_TRREFD(HBMC_CH0_HBM_TRREFD),
   .HBMC_CH1_HBM_TRREFD(HBMC_CH1_HBM_TRREFD),
   .HBMC_CH2_HBM_TRREFD(HBMC_CH2_HBM_TRREFD),
   .HBMC_CH3_HBM_TRREFD(HBMC_CH3_HBM_TRREFD),
   .HBMC_CH4_HBM_TRREFD(HBMC_CH4_HBM_TRREFD),
   .HBMC_CH5_HBM_TRREFD(HBMC_CH5_HBM_TRREFD),
   .HBMC_CH6_HBM_TRREFD(HBMC_CH6_HBM_TRREFD),
   .HBMC_CH7_HBM_TRREFD(HBMC_CH7_HBM_TRREFD),
   .HBMC_CH0_HBM_TRFC(HBMC_CH0_HBM_TRFC),
   .HBMC_CH1_HBM_TRFC(HBMC_CH1_HBM_TRFC),
   .HBMC_CH2_HBM_TRFC(HBMC_CH2_HBM_TRFC),
   .HBMC_CH3_HBM_TRFC(HBMC_CH3_HBM_TRFC),
   .HBMC_CH4_HBM_TRFC(HBMC_CH4_HBM_TRFC),
   .HBMC_CH5_HBM_TRFC(HBMC_CH5_HBM_TRFC),
   .HBMC_CH6_HBM_TRFC(HBMC_CH6_HBM_TRFC),
   .HBMC_CH7_HBM_TRFC(HBMC_CH7_HBM_TRFC),
   .HBMC_CH0_HBM_TREFI(HBMC_CH0_HBM_TREFI),
   .HBMC_CH1_HBM_TREFI(HBMC_CH1_HBM_TREFI),
   .HBMC_CH2_HBM_TREFI(HBMC_CH2_HBM_TREFI),
   .HBMC_CH3_HBM_TREFI(HBMC_CH3_HBM_TREFI),
   .HBMC_CH4_HBM_TREFI(HBMC_CH4_HBM_TREFI),
   .HBMC_CH5_HBM_TREFI(HBMC_CH5_HBM_TREFI),
   .HBMC_CH6_HBM_TREFI(HBMC_CH6_HBM_TREFI),
   .HBMC_CH7_HBM_TREFI(HBMC_CH7_HBM_TREFI),
   .HBMC_CH0_HBM_TCKSRE(HBMC_CH0_HBM_TCKSRE),
   .HBMC_CH1_HBM_TCKSRE(HBMC_CH1_HBM_TCKSRE),
   .HBMC_CH2_HBM_TCKSRE(HBMC_CH2_HBM_TCKSRE),
   .HBMC_CH3_HBM_TCKSRE(HBMC_CH3_HBM_TCKSRE),
   .HBMC_CH4_HBM_TCKSRE(HBMC_CH4_HBM_TCKSRE),
   .HBMC_CH5_HBM_TCKSRE(HBMC_CH5_HBM_TCKSRE),
   .HBMC_CH6_HBM_TCKSRE(HBMC_CH6_HBM_TCKSRE),
   .HBMC_CH7_HBM_TCKSRE(HBMC_CH7_HBM_TCKSRE),
   .HBMC_CH0_HBM_TCKSRX(HBMC_CH0_HBM_TCKSRX),
   .HBMC_CH1_HBM_TCKSRX(HBMC_CH1_HBM_TCKSRX),
   .HBMC_CH2_HBM_TCKSRX(HBMC_CH2_HBM_TCKSRX),
   .HBMC_CH3_HBM_TCKSRX(HBMC_CH3_HBM_TCKSRX),
   .HBMC_CH4_HBM_TCKSRX(HBMC_CH4_HBM_TCKSRX),
   .HBMC_CH5_HBM_TCKSRX(HBMC_CH5_HBM_TCKSRX),
   .HBMC_CH6_HBM_TCKSRX(HBMC_CH6_HBM_TCKSRX),
   .HBMC_CH7_HBM_TCKSRX(HBMC_CH7_HBM_TCKSRX),
   .HBMC_CH0_HBM_TXS(HBMC_CH0_HBM_TXS),
   .HBMC_CH1_HBM_TXS(HBMC_CH1_HBM_TXS),
   .HBMC_CH2_HBM_TXS(HBMC_CH2_HBM_TXS),
   .HBMC_CH3_HBM_TXS(HBMC_CH3_HBM_TXS),
   .HBMC_CH4_HBM_TXS(HBMC_CH4_HBM_TXS),
   .HBMC_CH5_HBM_TXS(HBMC_CH5_HBM_TXS),
   .HBMC_CH6_HBM_TXS(HBMC_CH6_HBM_TXS),
   .HBMC_CH7_HBM_TXS(HBMC_CH7_HBM_TXS),
   .HBMC_CH0_HBM_TCKESR(HBMC_CH0_HBM_TCKESR),
   .HBMC_CH1_HBM_TCKESR(HBMC_CH1_HBM_TCKESR),
   .HBMC_CH2_HBM_TCKESR(HBMC_CH2_HBM_TCKESR),
   .HBMC_CH3_HBM_TCKESR(HBMC_CH3_HBM_TCKESR),
   .HBMC_CH4_HBM_TCKESR(HBMC_CH4_HBM_TCKESR),
   .HBMC_CH5_HBM_TCKESR(HBMC_CH5_HBM_TCKESR),
   .HBMC_CH6_HBM_TCKESR(HBMC_CH6_HBM_TCKESR),
   .HBMC_CH7_HBM_TCKESR(HBMC_CH7_HBM_TCKESR),
   .HBMC_CH0_HBM_TXP(HBMC_CH0_HBM_TXP),
   .HBMC_CH1_HBM_TXP(HBMC_CH1_HBM_TXP),
   .HBMC_CH2_HBM_TXP(HBMC_CH2_HBM_TXP),
   .HBMC_CH3_HBM_TXP(HBMC_CH3_HBM_TXP),
   .HBMC_CH4_HBM_TXP(HBMC_CH4_HBM_TXP),
   .HBMC_CH5_HBM_TXP(HBMC_CH5_HBM_TXP),
   .HBMC_CH6_HBM_TXP(HBMC_CH6_HBM_TXP),
   .HBMC_CH7_HBM_TXP(HBMC_CH7_HBM_TXP),
   .HBMC_CH0_HBM_TPD(HBMC_CH0_HBM_TPD),
   .HBMC_CH1_HBM_TPD(HBMC_CH1_HBM_TPD),
   .HBMC_CH2_HBM_TPD(HBMC_CH2_HBM_TPD),
   .HBMC_CH3_HBM_TPD(HBMC_CH3_HBM_TPD),
   .HBMC_CH4_HBM_TPD(HBMC_CH4_HBM_TPD),
   .HBMC_CH5_HBM_TPD(HBMC_CH5_HBM_TPD),
   .HBMC_CH6_HBM_TPD(HBMC_CH6_HBM_TPD),
   .HBMC_CH7_HBM_TPD(HBMC_CH7_HBM_TPD),
   .HBMC_CH0_DATA_WIDTH_MODE(HBMC_CH0_DATA_WIDTH_MODE),
   .HBMC_CH1_DATA_WIDTH_MODE(HBMC_CH1_DATA_WIDTH_MODE),
   .HBMC_CH2_DATA_WIDTH_MODE(HBMC_CH2_DATA_WIDTH_MODE),
   .HBMC_CH3_DATA_WIDTH_MODE(HBMC_CH3_DATA_WIDTH_MODE),
   .HBMC_CH4_DATA_WIDTH_MODE(HBMC_CH4_DATA_WIDTH_MODE),
   .HBMC_CH5_DATA_WIDTH_MODE(HBMC_CH5_DATA_WIDTH_MODE),
   .HBMC_CH6_DATA_WIDTH_MODE(HBMC_CH6_DATA_WIDTH_MODE),
   .HBMC_CH7_DATA_WIDTH_MODE(HBMC_CH7_DATA_WIDTH_MODE),
   .HBMC_CH0_EXT_RDIE(HBMC_CH0_EXT_RDIE),
   .HBMC_CH1_EXT_RDIE(HBMC_CH1_EXT_RDIE),
   .HBMC_CH2_EXT_RDIE(HBMC_CH2_EXT_RDIE),
   .HBMC_CH3_EXT_RDIE(HBMC_CH3_EXT_RDIE),
   .HBMC_CH4_EXT_RDIE(HBMC_CH4_EXT_RDIE),
   .HBMC_CH5_EXT_RDIE(HBMC_CH5_EXT_RDIE),
   .HBMC_CH6_EXT_RDIE(HBMC_CH6_EXT_RDIE),
   .HBMC_CH7_EXT_RDIE(HBMC_CH7_EXT_RDIE),
   .HBMC_CH0_TEMP000_THROTTLE_RATIO(HBMC_CH0_TEMP000_THROTTLE_RATIO),
   .HBMC_CH1_TEMP000_THROTTLE_RATIO(HBMC_CH1_TEMP000_THROTTLE_RATIO),
   .HBMC_CH2_TEMP000_THROTTLE_RATIO(HBMC_CH2_TEMP000_THROTTLE_RATIO),
   .HBMC_CH3_TEMP000_THROTTLE_RATIO(HBMC_CH3_TEMP000_THROTTLE_RATIO),
   .HBMC_CH4_TEMP000_THROTTLE_RATIO(HBMC_CH4_TEMP000_THROTTLE_RATIO),
   .HBMC_CH5_TEMP000_THROTTLE_RATIO(HBMC_CH5_TEMP000_THROTTLE_RATIO),
   .HBMC_CH6_TEMP000_THROTTLE_RATIO(HBMC_CH6_TEMP000_THROTTLE_RATIO),
   .HBMC_CH7_TEMP000_THROTTLE_RATIO(HBMC_CH7_TEMP000_THROTTLE_RATIO),
   .HBMC_CH0_TEMP001_THROTTLE_RATIO(HBMC_CH0_TEMP001_THROTTLE_RATIO),
   .HBMC_CH1_TEMP001_THROTTLE_RATIO(HBMC_CH1_TEMP001_THROTTLE_RATIO),
   .HBMC_CH2_TEMP001_THROTTLE_RATIO(HBMC_CH2_TEMP001_THROTTLE_RATIO),
   .HBMC_CH3_TEMP001_THROTTLE_RATIO(HBMC_CH3_TEMP001_THROTTLE_RATIO),
   .HBMC_CH4_TEMP001_THROTTLE_RATIO(HBMC_CH4_TEMP001_THROTTLE_RATIO),
   .HBMC_CH5_TEMP001_THROTTLE_RATIO(HBMC_CH5_TEMP001_THROTTLE_RATIO),
   .HBMC_CH6_TEMP001_THROTTLE_RATIO(HBMC_CH6_TEMP001_THROTTLE_RATIO),
   .HBMC_CH7_TEMP001_THROTTLE_RATIO(HBMC_CH7_TEMP001_THROTTLE_RATIO),
   .HBMC_CH0_TEMP010_THROTTLE_RATIO(HBMC_CH0_TEMP010_THROTTLE_RATIO),
   .HBMC_CH1_TEMP010_THROTTLE_RATIO(HBMC_CH1_TEMP010_THROTTLE_RATIO),
   .HBMC_CH2_TEMP010_THROTTLE_RATIO(HBMC_CH2_TEMP010_THROTTLE_RATIO),
   .HBMC_CH3_TEMP010_THROTTLE_RATIO(HBMC_CH3_TEMP010_THROTTLE_RATIO),
   .HBMC_CH4_TEMP010_THROTTLE_RATIO(HBMC_CH4_TEMP010_THROTTLE_RATIO),
   .HBMC_CH5_TEMP010_THROTTLE_RATIO(HBMC_CH5_TEMP010_THROTTLE_RATIO),
   .HBMC_CH6_TEMP010_THROTTLE_RATIO(HBMC_CH6_TEMP010_THROTTLE_RATIO),
   .HBMC_CH7_TEMP010_THROTTLE_RATIO(HBMC_CH7_TEMP010_THROTTLE_RATIO),
   .HBMC_CH0_TEMP011_THROTTLE_RATIO(HBMC_CH0_TEMP011_THROTTLE_RATIO),
   .HBMC_CH1_TEMP011_THROTTLE_RATIO(HBMC_CH1_TEMP011_THROTTLE_RATIO),
   .HBMC_CH2_TEMP011_THROTTLE_RATIO(HBMC_CH2_TEMP011_THROTTLE_RATIO),
   .HBMC_CH3_TEMP011_THROTTLE_RATIO(HBMC_CH3_TEMP011_THROTTLE_RATIO),
   .HBMC_CH4_TEMP011_THROTTLE_RATIO(HBMC_CH4_TEMP011_THROTTLE_RATIO),
   .HBMC_CH5_TEMP011_THROTTLE_RATIO(HBMC_CH5_TEMP011_THROTTLE_RATIO),
   .HBMC_CH6_TEMP011_THROTTLE_RATIO(HBMC_CH6_TEMP011_THROTTLE_RATIO),
   .HBMC_CH7_TEMP011_THROTTLE_RATIO(HBMC_CH7_TEMP011_THROTTLE_RATIO),
   .HBMC_CH0_TEMP100_THROTTLE_RATIO(HBMC_CH0_TEMP100_THROTTLE_RATIO),
   .HBMC_CH1_TEMP100_THROTTLE_RATIO(HBMC_CH1_TEMP100_THROTTLE_RATIO),
   .HBMC_CH2_TEMP100_THROTTLE_RATIO(HBMC_CH2_TEMP100_THROTTLE_RATIO),
   .HBMC_CH3_TEMP100_THROTTLE_RATIO(HBMC_CH3_TEMP100_THROTTLE_RATIO),
   .HBMC_CH4_TEMP100_THROTTLE_RATIO(HBMC_CH4_TEMP100_THROTTLE_RATIO),
   .HBMC_CH5_TEMP100_THROTTLE_RATIO(HBMC_CH5_TEMP100_THROTTLE_RATIO),
   .HBMC_CH6_TEMP100_THROTTLE_RATIO(HBMC_CH6_TEMP100_THROTTLE_RATIO),
   .HBMC_CH7_TEMP100_THROTTLE_RATIO(HBMC_CH7_TEMP100_THROTTLE_RATIO),
   .HBMC_CH0_TEMP101_THROTTLE_RATIO(HBMC_CH0_TEMP101_THROTTLE_RATIO),
   .HBMC_CH1_TEMP101_THROTTLE_RATIO(HBMC_CH1_TEMP101_THROTTLE_RATIO),
   .HBMC_CH2_TEMP101_THROTTLE_RATIO(HBMC_CH2_TEMP101_THROTTLE_RATIO),
   .HBMC_CH3_TEMP101_THROTTLE_RATIO(HBMC_CH3_TEMP101_THROTTLE_RATIO),
   .HBMC_CH4_TEMP101_THROTTLE_RATIO(HBMC_CH4_TEMP101_THROTTLE_RATIO),
   .HBMC_CH5_TEMP101_THROTTLE_RATIO(HBMC_CH5_TEMP101_THROTTLE_RATIO),
   .HBMC_CH6_TEMP101_THROTTLE_RATIO(HBMC_CH6_TEMP101_THROTTLE_RATIO),
   .HBMC_CH7_TEMP101_THROTTLE_RATIO(HBMC_CH7_TEMP101_THROTTLE_RATIO),
   .HBMC_CH0_TEMP110_THROTTLE_RATIO(HBMC_CH0_TEMP110_THROTTLE_RATIO),
   .HBMC_CH1_TEMP110_THROTTLE_RATIO(HBMC_CH1_TEMP110_THROTTLE_RATIO),
   .HBMC_CH2_TEMP110_THROTTLE_RATIO(HBMC_CH2_TEMP110_THROTTLE_RATIO),
   .HBMC_CH3_TEMP110_THROTTLE_RATIO(HBMC_CH3_TEMP110_THROTTLE_RATIO),
   .HBMC_CH4_TEMP110_THROTTLE_RATIO(HBMC_CH4_TEMP110_THROTTLE_RATIO),
   .HBMC_CH5_TEMP110_THROTTLE_RATIO(HBMC_CH5_TEMP110_THROTTLE_RATIO),
   .HBMC_CH6_TEMP110_THROTTLE_RATIO(HBMC_CH6_TEMP110_THROTTLE_RATIO),
   .HBMC_CH7_TEMP110_THROTTLE_RATIO(HBMC_CH7_TEMP110_THROTTLE_RATIO),
   .HBMC_CH0_TEMP111_THROTTLE_RATIO(HBMC_CH0_TEMP111_THROTTLE_RATIO),
   .HBMC_CH1_TEMP111_THROTTLE_RATIO(HBMC_CH1_TEMP111_THROTTLE_RATIO),
   .HBMC_CH2_TEMP111_THROTTLE_RATIO(HBMC_CH2_TEMP111_THROTTLE_RATIO),
   .HBMC_CH3_TEMP111_THROTTLE_RATIO(HBMC_CH3_TEMP111_THROTTLE_RATIO),
   .HBMC_CH4_TEMP111_THROTTLE_RATIO(HBMC_CH4_TEMP111_THROTTLE_RATIO),
   .HBMC_CH5_TEMP111_THROTTLE_RATIO(HBMC_CH5_TEMP111_THROTTLE_RATIO),
   .HBMC_CH6_TEMP111_THROTTLE_RATIO(HBMC_CH6_TEMP111_THROTTLE_RATIO),
   .HBMC_CH7_TEMP111_THROTTLE_RATIO(HBMC_CH7_TEMP111_THROTTLE_RATIO),
   .HBMC_CH0_CORE_CLK_MODE(HBMC_CH0_CORE_CLK_MODE),
   .HBMC_CH1_CORE_CLK_MODE(HBMC_CH1_CORE_CLK_MODE),
   .HBMC_CH2_CORE_CLK_MODE(HBMC_CH2_CORE_CLK_MODE),
   .HBMC_CH3_CORE_CLK_MODE(HBMC_CH3_CORE_CLK_MODE),
   .HBMC_CH4_CORE_CLK_MODE(HBMC_CH4_CORE_CLK_MODE),
   .HBMC_CH5_CORE_CLK_MODE(HBMC_CH5_CORE_CLK_MODE),
   .HBMC_CH6_CORE_CLK_MODE(HBMC_CH6_CORE_CLK_MODE),
   .HBMC_CH7_CORE_CLK_MODE(HBMC_CH7_CORE_CLK_MODE),
   .HBMC_CH0_CFG_HBMC_BL(HBMC_CH0_CFG_HBMC_BL),
   .HBMC_CH1_CFG_HBMC_BL(HBMC_CH1_CFG_HBMC_BL),
   .HBMC_CH2_CFG_HBMC_BL(HBMC_CH2_CFG_HBMC_BL),
   .HBMC_CH3_CFG_HBMC_BL(HBMC_CH3_CFG_HBMC_BL),
   .HBMC_CH4_CFG_HBMC_BL(HBMC_CH4_CFG_HBMC_BL),
   .HBMC_CH5_CFG_HBMC_BL(HBMC_CH5_CFG_HBMC_BL),
   .HBMC_CH6_CFG_HBMC_BL(HBMC_CH6_CFG_HBMC_BL),
   .HBMC_CH7_CFG_HBMC_BL(HBMC_CH7_CFG_HBMC_BL),
   .HBMC_CH0_USER_STRB_EN(HBMC_CH0_USER_STRB_EN),
   .HBMC_CH1_USER_STRB_EN(HBMC_CH1_USER_STRB_EN),
   .HBMC_CH2_USER_STRB_EN(HBMC_CH2_USER_STRB_EN),
   .HBMC_CH3_USER_STRB_EN(HBMC_CH3_USER_STRB_EN),
   .HBMC_CH4_USER_STRB_EN(HBMC_CH4_USER_STRB_EN),
   .HBMC_CH5_USER_STRB_EN(HBMC_CH5_USER_STRB_EN),
   .HBMC_CH6_USER_STRB_EN(HBMC_CH6_USER_STRB_EN),
   .HBMC_CH7_USER_STRB_EN(HBMC_CH7_USER_STRB_EN),
   .HBMC_CH0_UFI_TRDEN(HBMC_CH0_UFI_TRDEN),
   .HBMC_CH1_UFI_TRDEN(HBMC_CH1_UFI_TRDEN),
   .HBMC_CH2_UFI_TRDEN(HBMC_CH2_UFI_TRDEN),
   .HBMC_CH3_UFI_TRDEN(HBMC_CH3_UFI_TRDEN),
   .HBMC_CH4_UFI_TRDEN(HBMC_CH4_UFI_TRDEN),
   .HBMC_CH5_UFI_TRDEN(HBMC_CH5_UFI_TRDEN),
   .HBMC_CH6_UFI_TRDEN(HBMC_CH6_UFI_TRDEN),
   .HBMC_CH7_UFI_TRDEN(HBMC_CH7_UFI_TRDEN),
   .HBMC_CH0_CFG_HBMC_PC0_WTP(HBMC_CH0_CFG_HBMC_PC0_WTP),
   .HBMC_CH1_CFG_HBMC_PC0_WTP(HBMC_CH1_CFG_HBMC_PC0_WTP),
   .HBMC_CH2_CFG_HBMC_PC0_WTP(HBMC_CH2_CFG_HBMC_PC0_WTP),
   .HBMC_CH3_CFG_HBMC_PC0_WTP(HBMC_CH3_CFG_HBMC_PC0_WTP),
   .HBMC_CH4_CFG_HBMC_PC0_WTP(HBMC_CH4_CFG_HBMC_PC0_WTP),
   .HBMC_CH5_CFG_HBMC_PC0_WTP(HBMC_CH5_CFG_HBMC_PC0_WTP),
   .HBMC_CH6_CFG_HBMC_PC0_WTP(HBMC_CH6_CFG_HBMC_PC0_WTP),
   .HBMC_CH7_CFG_HBMC_PC0_WTP(HBMC_CH7_CFG_HBMC_PC0_WTP),
   .HBMC_CH0_CFG_HBMC_PC1_WTP(HBMC_CH0_CFG_HBMC_PC1_WTP),
   .HBMC_CH1_CFG_HBMC_PC1_WTP(HBMC_CH1_CFG_HBMC_PC1_WTP),
   .HBMC_CH2_CFG_HBMC_PC1_WTP(HBMC_CH2_CFG_HBMC_PC1_WTP),
   .HBMC_CH3_CFG_HBMC_PC1_WTP(HBMC_CH3_CFG_HBMC_PC1_WTP),
   .HBMC_CH4_CFG_HBMC_PC1_WTP(HBMC_CH4_CFG_HBMC_PC1_WTP),
   .HBMC_CH5_CFG_HBMC_PC1_WTP(HBMC_CH5_CFG_HBMC_PC1_WTP),
   .HBMC_CH6_CFG_HBMC_PC1_WTP(HBMC_CH6_CFG_HBMC_PC1_WTP),
   .HBMC_CH7_CFG_HBMC_PC1_WTP(HBMC_CH7_CFG_HBMC_PC1_WTP),
   .HBMC_CH0_CFG_HBMC_PC0_ITP(HBMC_CH0_CFG_HBMC_PC0_ITP),
   .HBMC_CH1_CFG_HBMC_PC0_ITP(HBMC_CH1_CFG_HBMC_PC0_ITP),
   .HBMC_CH2_CFG_HBMC_PC0_ITP(HBMC_CH2_CFG_HBMC_PC0_ITP),
   .HBMC_CH3_CFG_HBMC_PC0_ITP(HBMC_CH3_CFG_HBMC_PC0_ITP),
   .HBMC_CH4_CFG_HBMC_PC0_ITP(HBMC_CH4_CFG_HBMC_PC0_ITP),
   .HBMC_CH5_CFG_HBMC_PC0_ITP(HBMC_CH5_CFG_HBMC_PC0_ITP),
   .HBMC_CH6_CFG_HBMC_PC0_ITP(HBMC_CH6_CFG_HBMC_PC0_ITP),
   .HBMC_CH7_CFG_HBMC_PC0_ITP(HBMC_CH7_CFG_HBMC_PC0_ITP),
   .HBMC_CH0_CFG_HBMC_PC1_ITP(HBMC_CH0_CFG_HBMC_PC1_ITP),
   .HBMC_CH1_CFG_HBMC_PC1_ITP(HBMC_CH1_CFG_HBMC_PC1_ITP),
   .HBMC_CH2_CFG_HBMC_PC1_ITP(HBMC_CH2_CFG_HBMC_PC1_ITP),
   .HBMC_CH3_CFG_HBMC_PC1_ITP(HBMC_CH3_CFG_HBMC_PC1_ITP),
   .HBMC_CH4_CFG_HBMC_PC1_ITP(HBMC_CH4_CFG_HBMC_PC1_ITP),
   .HBMC_CH5_CFG_HBMC_PC1_ITP(HBMC_CH5_CFG_HBMC_PC1_ITP),
   .HBMC_CH6_CFG_HBMC_PC1_ITP(HBMC_CH6_CFG_HBMC_PC1_ITP),
   .HBMC_CH7_CFG_HBMC_PC1_ITP(HBMC_CH7_CFG_HBMC_PC1_ITP),
   .HBMC_CH0_CFG_HBMC_PC0_RTP(HBMC_CH0_CFG_HBMC_PC0_RTP),
   .HBMC_CH1_CFG_HBMC_PC0_RTP(HBMC_CH1_CFG_HBMC_PC0_RTP),
   .HBMC_CH2_CFG_HBMC_PC0_RTP(HBMC_CH2_CFG_HBMC_PC0_RTP),
   .HBMC_CH3_CFG_HBMC_PC0_RTP(HBMC_CH3_CFG_HBMC_PC0_RTP),
   .HBMC_CH4_CFG_HBMC_PC0_RTP(HBMC_CH4_CFG_HBMC_PC0_RTP),
   .HBMC_CH5_CFG_HBMC_PC0_RTP(HBMC_CH5_CFG_HBMC_PC0_RTP),
   .HBMC_CH6_CFG_HBMC_PC0_RTP(HBMC_CH6_CFG_HBMC_PC0_RTP),
   .HBMC_CH7_CFG_HBMC_PC0_RTP(HBMC_CH7_CFG_HBMC_PC0_RTP),
   .HBMC_CH0_CFG_HBMC_PC1_RTP(HBMC_CH0_CFG_HBMC_PC1_RTP),
   .HBMC_CH1_CFG_HBMC_PC1_RTP(HBMC_CH1_CFG_HBMC_PC1_RTP),
   .HBMC_CH2_CFG_HBMC_PC1_RTP(HBMC_CH2_CFG_HBMC_PC1_RTP),
   .HBMC_CH3_CFG_HBMC_PC1_RTP(HBMC_CH3_CFG_HBMC_PC1_RTP),
   .HBMC_CH4_CFG_HBMC_PC1_RTP(HBMC_CH4_CFG_HBMC_PC1_RTP),
   .HBMC_CH5_CFG_HBMC_PC1_RTP(HBMC_CH5_CFG_HBMC_PC1_RTP),
   .HBMC_CH6_CFG_HBMC_PC1_RTP(HBMC_CH6_CFG_HBMC_PC1_RTP),
   .HBMC_CH7_CFG_HBMC_PC1_RTP(HBMC_CH7_CFG_HBMC_PC1_RTP),
   .HBMC_CH0_CFG_TBHMCRSTMIN(HBMC_CH0_CFG_TBHMCRSTMIN),
   .HBMC_CH1_CFG_TBHMCRSTMIN(HBMC_CH1_CFG_TBHMCRSTMIN),
   .HBMC_CH2_CFG_TBHMCRSTMIN(HBMC_CH2_CFG_TBHMCRSTMIN),
   .HBMC_CH3_CFG_TBHMCRSTMIN(HBMC_CH3_CFG_TBHMCRSTMIN),
   .HBMC_CH4_CFG_TBHMCRSTMIN(HBMC_CH4_CFG_TBHMCRSTMIN),
   .HBMC_CH5_CFG_TBHMCRSTMIN(HBMC_CH5_CFG_TBHMCRSTMIN),
   .HBMC_CH6_CFG_TBHMCRSTMIN(HBMC_CH6_CFG_TBHMCRSTMIN),
   .HBMC_CH7_CFG_TBHMCRSTMIN(HBMC_CH7_CFG_TBHMCRSTMIN),
   .HBMC_CH0_CFG_RESET_COUNT(HBMC_CH0_CFG_RESET_COUNT),
   .HBMC_CH1_CFG_RESET_COUNT(HBMC_CH1_CFG_RESET_COUNT),
   .HBMC_CH2_CFG_RESET_COUNT(HBMC_CH2_CFG_RESET_COUNT),
   .HBMC_CH3_CFG_RESET_COUNT(HBMC_CH3_CFG_RESET_COUNT),
   .HBMC_CH4_CFG_RESET_COUNT(HBMC_CH4_CFG_RESET_COUNT),
   .HBMC_CH5_CFG_RESET_COUNT(HBMC_CH5_CFG_RESET_COUNT),
   .HBMC_CH6_CFG_RESET_COUNT(HBMC_CH6_CFG_RESET_COUNT),
   .HBMC_CH7_CFG_RESET_COUNT(HBMC_CH7_CFG_RESET_COUNT),
   .HBMC_CH0_CFG_HBMC_PC0_WL(HBMC_CH0_CFG_HBMC_PC0_WL),
   .HBMC_CH1_CFG_HBMC_PC0_WL(HBMC_CH1_CFG_HBMC_PC0_WL),
   .HBMC_CH2_CFG_HBMC_PC0_WL(HBMC_CH2_CFG_HBMC_PC0_WL),
   .HBMC_CH3_CFG_HBMC_PC0_WL(HBMC_CH3_CFG_HBMC_PC0_WL),
   .HBMC_CH4_CFG_HBMC_PC0_WL(HBMC_CH4_CFG_HBMC_PC0_WL),
   .HBMC_CH5_CFG_HBMC_PC0_WL(HBMC_CH5_CFG_HBMC_PC0_WL),
   .HBMC_CH6_CFG_HBMC_PC0_WL(HBMC_CH6_CFG_HBMC_PC0_WL),
   .HBMC_CH7_CFG_HBMC_PC0_WL(HBMC_CH7_CFG_HBMC_PC0_WL),
   .HBMC_CH0_CFG_HBMC_PC0_RL(HBMC_CH0_CFG_HBMC_PC0_RL),
   .HBMC_CH1_CFG_HBMC_PC0_RL(HBMC_CH1_CFG_HBMC_PC0_RL),
   .HBMC_CH2_CFG_HBMC_PC0_RL(HBMC_CH2_CFG_HBMC_PC0_RL),
   .HBMC_CH3_CFG_HBMC_PC0_RL(HBMC_CH3_CFG_HBMC_PC0_RL),
   .HBMC_CH4_CFG_HBMC_PC0_RL(HBMC_CH4_CFG_HBMC_PC0_RL),
   .HBMC_CH5_CFG_HBMC_PC0_RL(HBMC_CH5_CFG_HBMC_PC0_RL),
   .HBMC_CH6_CFG_HBMC_PC0_RL(HBMC_CH6_CFG_HBMC_PC0_RL),
   .HBMC_CH7_CFG_HBMC_PC0_RL(HBMC_CH7_CFG_HBMC_PC0_RL),
   .HBMC_CH0_CFG_HBMC_PC1_WL(HBMC_CH0_CFG_HBMC_PC1_WL),
   .HBMC_CH1_CFG_HBMC_PC1_WL(HBMC_CH1_CFG_HBMC_PC1_WL),
   .HBMC_CH2_CFG_HBMC_PC1_WL(HBMC_CH2_CFG_HBMC_PC1_WL),
   .HBMC_CH3_CFG_HBMC_PC1_WL(HBMC_CH3_CFG_HBMC_PC1_WL),
   .HBMC_CH4_CFG_HBMC_PC1_WL(HBMC_CH4_CFG_HBMC_PC1_WL),
   .HBMC_CH5_CFG_HBMC_PC1_WL(HBMC_CH5_CFG_HBMC_PC1_WL),
   .HBMC_CH6_CFG_HBMC_PC1_WL(HBMC_CH6_CFG_HBMC_PC1_WL),
   .HBMC_CH7_CFG_HBMC_PC1_WL(HBMC_CH7_CFG_HBMC_PC1_WL),
   .HBMC_CH0_CFG_HBMC_PC1_RL(HBMC_CH0_CFG_HBMC_PC1_RL),
   .HBMC_CH1_CFG_HBMC_PC1_RL(HBMC_CH1_CFG_HBMC_PC1_RL),
   .HBMC_CH2_CFG_HBMC_PC1_RL(HBMC_CH2_CFG_HBMC_PC1_RL),
   .HBMC_CH3_CFG_HBMC_PC1_RL(HBMC_CH3_CFG_HBMC_PC1_RL),
   .HBMC_CH4_CFG_HBMC_PC1_RL(HBMC_CH4_CFG_HBMC_PC1_RL),
   .HBMC_CH5_CFG_HBMC_PC1_RL(HBMC_CH5_CFG_HBMC_PC1_RL),
   .HBMC_CH6_CFG_HBMC_PC1_RL(HBMC_CH6_CFG_HBMC_PC1_RL),
   .HBMC_CH7_CFG_HBMC_PC1_RL(HBMC_CH7_CFG_HBMC_PC1_RL),
   .HBMC_CH0_CFG_POSTCAL_STATE(HBMC_CH0_CFG_POSTCAL_STATE),
   .HBMC_CH1_CFG_POSTCAL_STATE(HBMC_CH1_CFG_POSTCAL_STATE),
   .HBMC_CH2_CFG_POSTCAL_STATE(HBMC_CH2_CFG_POSTCAL_STATE),
   .HBMC_CH3_CFG_POSTCAL_STATE(HBMC_CH3_CFG_POSTCAL_STATE),
   .HBMC_CH4_CFG_POSTCAL_STATE(HBMC_CH4_CFG_POSTCAL_STATE),
   .HBMC_CH5_CFG_POSTCAL_STATE(HBMC_CH5_CFG_POSTCAL_STATE),
   .HBMC_CH6_CFG_POSTCAL_STATE(HBMC_CH6_CFG_POSTCAL_STATE),
   .HBMC_CH7_CFG_POSTCAL_STATE(HBMC_CH7_CFG_POSTCAL_STATE),
   .HBMC_CH0_CFG_UFIC2PDLY(HBMC_CH0_CFG_UFIC2PDLY),
   .HBMC_CH1_CFG_UFIC2PDLY(HBMC_CH1_CFG_UFIC2PDLY),
   .HBMC_CH2_CFG_UFIC2PDLY(HBMC_CH2_CFG_UFIC2PDLY),
   .HBMC_CH3_CFG_UFIC2PDLY(HBMC_CH3_CFG_UFIC2PDLY),
   .HBMC_CH4_CFG_UFIC2PDLY(HBMC_CH4_CFG_UFIC2PDLY),
   .HBMC_CH5_CFG_UFIC2PDLY(HBMC_CH5_CFG_UFIC2PDLY),
   .HBMC_CH6_CFG_UFIC2PDLY(HBMC_CH6_CFG_UFIC2PDLY),
   .HBMC_CH7_CFG_UFIC2PDLY(HBMC_CH7_CFG_UFIC2PDLY),
   .HBMC_CH0_CFG_UFIP2CDLY(HBMC_CH0_CFG_UFIP2CDLY),
   .HBMC_CH1_CFG_UFIP2CDLY(HBMC_CH1_CFG_UFIP2CDLY),
   .HBMC_CH2_CFG_UFIP2CDLY(HBMC_CH2_CFG_UFIP2CDLY),
   .HBMC_CH3_CFG_UFIP2CDLY(HBMC_CH3_CFG_UFIP2CDLY),
   .HBMC_CH4_CFG_UFIP2CDLY(HBMC_CH4_CFG_UFIP2CDLY),
   .HBMC_CH5_CFG_UFIP2CDLY(HBMC_CH5_CFG_UFIP2CDLY),
   .HBMC_CH6_CFG_UFIP2CDLY(HBMC_CH6_CFG_UFIP2CDLY),
   .HBMC_CH7_CFG_UFIP2CDLY(HBMC_CH7_CFG_UFIP2CDLY),
   .HBMC_CH0_CFG_PAR_LAT(HBMC_CH0_CFG_PAR_LAT),
   .HBMC_CH1_CFG_PAR_LAT(HBMC_CH1_CFG_PAR_LAT),
   .HBMC_CH2_CFG_PAR_LAT(HBMC_CH2_CFG_PAR_LAT),
   .HBMC_CH3_CFG_PAR_LAT(HBMC_CH3_CFG_PAR_LAT),
   .HBMC_CH4_CFG_PAR_LAT(HBMC_CH4_CFG_PAR_LAT),
   .HBMC_CH5_CFG_PAR_LAT(HBMC_CH5_CFG_PAR_LAT),
   .HBMC_CH6_CFG_PAR_LAT(HBMC_CH6_CFG_PAR_LAT),
   .HBMC_CH7_CFG_PAR_LAT(HBMC_CH7_CFG_PAR_LAT),
   .HBMC_CH0_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH0_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH1_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH1_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH2_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH2_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH3_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH3_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH4_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH4_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH5_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH5_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH6_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH6_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH7_CFG_CB_RMW_RD_IDLE_WAIT_EN(HBMC_CH7_CFG_CB_RMW_RD_IDLE_WAIT_EN),
   .HBMC_CH0_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH0_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH1_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH1_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH2_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH2_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH3_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH3_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH4_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH4_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH5_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH5_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH6_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH6_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH7_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN(HBMC_CH7_CFG_CB_RMW_FIFO_EMPTY_WAIT_EN),
   .HBMC_CH0_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH0_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH1_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH1_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH2_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH2_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH3_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH3_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH4_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH4_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH5_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH5_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH6_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH6_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH7_CFG_SB_POST_UPDATE_CYCLE(HBMC_CH7_CFG_SB_POST_UPDATE_CYCLE),
   .HBMC_CH0_CFG_HBMC_MODES(HBMC_CH0_CFG_HBMC_MODES),
   .HBMC_CH1_CFG_HBMC_MODES(HBMC_CH1_CFG_HBMC_MODES),
   .HBMC_CH2_CFG_HBMC_MODES(HBMC_CH2_CFG_HBMC_MODES),
   .HBMC_CH3_CFG_HBMC_MODES(HBMC_CH3_CFG_HBMC_MODES),
   .HBMC_CH4_CFG_HBMC_MODES(HBMC_CH4_CFG_HBMC_MODES),
   .HBMC_CH5_CFG_HBMC_MODES(HBMC_CH5_CFG_HBMC_MODES),
   .HBMC_CH6_CFG_HBMC_MODES(HBMC_CH6_CFG_HBMC_MODES),
   .HBMC_CH7_CFG_HBMC_MODES(HBMC_CH7_CFG_HBMC_MODES),
   .HBMC_CH0_CORE_CLOCK_MHZ(HBMC_CH0_CORE_CLOCK_MHZ),
   .HBMC_CH1_CORE_CLOCK_MHZ(HBMC_CH1_CORE_CLOCK_MHZ),
   .HBMC_CH2_CORE_CLOCK_MHZ(HBMC_CH2_CORE_CLOCK_MHZ),
   .HBMC_CH3_CORE_CLOCK_MHZ(HBMC_CH3_CORE_CLOCK_MHZ),
   .HBMC_CH4_CORE_CLOCK_MHZ(HBMC_CH4_CORE_CLOCK_MHZ),
   .HBMC_CH5_CORE_CLOCK_MHZ(HBMC_CH5_CORE_CLOCK_MHZ),
   .HBMC_CH6_CORE_CLOCK_MHZ(HBMC_CH6_CORE_CLOCK_MHZ),
   .HBMC_CH7_CORE_CLOCK_MHZ(HBMC_CH7_CORE_CLOCK_MHZ),
   .HBMC_CH0_CORE_CLOCK_PS(HBMC_CH0_CORE_CLOCK_PS),
   .HBMC_CH1_CORE_CLOCK_PS(HBMC_CH1_CORE_CLOCK_PS),
   .HBMC_CH2_CORE_CLOCK_PS(HBMC_CH2_CORE_CLOCK_PS),
   .HBMC_CH3_CORE_CLOCK_PS(HBMC_CH3_CORE_CLOCK_PS),
   .HBMC_CH4_CORE_CLOCK_PS(HBMC_CH4_CORE_CLOCK_PS),
   .HBMC_CH5_CORE_CLOCK_PS(HBMC_CH5_CORE_CLOCK_PS),
   .HBMC_CH6_CORE_CLOCK_PS(HBMC_CH6_CORE_CLOCK_PS),
   .HBMC_CH7_CORE_CLOCK_PS(HBMC_CH7_CORE_CLOCK_PS)
            ) hbmc_inst (
              .*
            );
      end

      // synthesis translate_off
      if (LOCAL_DIAG_ABSTRACT_PHY) begin
         if (PHY_USE_HARD_CONTROLLER) begin
            if (UIB_FLIPPED) begin
               altera_abstract_uib_nd4h_uib #(
                  .USE_INPUT_CLKS     (1),
                  .MEM_IF_CLK_MHZ     (MEM_IF_CLK_MHZ),
                  .NUM_UB48           (36),
                  .FEEDTHROUGH_REF_CLK(FEEDTHROUGH_REF_CLK),
                  .PHYCLK_FREQ_PS(PHYCLK_FREQ_PS),
                  .WMCCLK_FREQ_PS(WMCCLK_FREQ_PS),
                  .USE_FORCES(1),
                  .ECC_DEC_EN(ECC_DEC_EN),
                  .ECC_ENC_EN(ECC_ENC_EN),
                  .RD_DBI_DIS(RD_DBI_DIS),
                  .WR_DBI_0_DIS(WR_DBI_0_DIS),
                  .WR_DBI_1_DIS(WR_DBI_1_DIS),
                  .WR_DBI_2_DIS(WR_DBI_2_DIS),
                  .WR_DBI_3_DIS(WR_DBI_3_DIS),
                  .TXDBI_EN(TXDBI_EN),
                  .RXDBI_EN(RXDBI_EN),
                  .TXPAR_EN(TXPAR_EN),
                  .RXPAR_EN(RXPAR_EN),
                  .HBMC_CH0_CFG_PAR_LAT(HBMC_CH0_CFG_PAR_LAT),
                  .HBMC_CH1_CFG_PAR_LAT(HBMC_CH1_CFG_PAR_LAT),
                  .HBMC_CH2_CFG_PAR_LAT(HBMC_CH2_CFG_PAR_LAT),
                  .HBMC_CH3_CFG_PAR_LAT(HBMC_CH3_CFG_PAR_LAT),
                  .HBMC_CH4_CFG_PAR_LAT(HBMC_CH4_CFG_PAR_LAT),
                  .HBMC_CH5_CFG_PAR_LAT(HBMC_CH5_CFG_PAR_LAT),
                  .HBMC_CH6_CFG_PAR_LAT(HBMC_CH6_CFG_PAR_LAT),
                  .HBMC_CH7_CFG_PAR_LAT(HBMC_CH7_CFG_PAR_LAT),
                  .WR_DM_EN(WR_DM_EN),
                  .HR_WUFI(0), 
                  .UFIC2PPTRDLY(PHY_UFIC2PPTRDLY),
                  .UFIP2CPTRDLY(PHY_UFIP2CPTRDLY),
                  .UIB_FLOORPLAN(UIB_FLIPPED == 0 ? "NO_FLIP" : "FLIP"),
                  .SILICON_REV(SILICON_REV),
                  .PORT_M2U_BRIDGE_TEMP_WIDTH(PORT_M2U_BRIDGE_TEMP_WIDTH)
               ) uib_inst (
                   .pad ({
                   dbi_7[0],
                   dq_7[7],
                   dq_7[6],
                   dq_7[5],
                   dq_7[4],
                   dq_7[3],
                   dq_7[2],
                   dq_7[1],
                   dq_7[0],
                   dm_7[0],
                   dbi_7[1],
                   dq_7[15],
                   dq_7[14],
                   dq_7[13],
                   dq_7[12],
                   dq_7[11],
                   dq_7[10],
                   dq_7[9],
                   dq_7[8],
                   dm_7[1],
                   dbi_7[2],
                   dq_7[23],
                   dq_7[22],
                   dq_7[21],
                   dq_7[20],
                   dq_7[19],
                   dq_7[18],
                   dq_7[17],
                   dq_7[16],
                   dm_7[2],
                   dbi_7[3],
                   dq_7[31],
                   dq_7[30],
                   dq_7[29],
                   dq_7[28],
                   dq_7[27],
                   dq_7[26],
                   dq_7[25],
                   dq_7[24],
                   dm_7[3],
                   dbi_6[0],
                   dq_6[7],
                   dq_6[6],
                   dq_6[5],
                   dq_6[4],
                   dq_6[3],
                   dq_6[2],
                   dq_6[1],
                   dq_6[0],
                   dm_6[0],
                   dbi_6[1],
                   dq_6[15],
                   dq_6[14],
                   dq_6[13],
                   dq_6[12],
                   dq_6[11],
                   dq_6[10],
                   dq_6[9],
                   dq_6[8],
                   dm_6[1],
                   dbi_6[2],
                   dq_6[23],
                   dq_6[22],
                   dq_6[21],
                   dq_6[20],
                   dq_6[19],
                   dq_6[18],
                   dq_6[17],
                   dq_6[16],
                   dm_6[2],
                   dbi_6[3],
                   dq_6[31],
                   dq_6[30],
                   dq_6[29],
                   dq_6[28],
                   dq_6[27],
                   dq_6[26],
                   dq_6[25],
                   dq_6[24],
                   dm_6[3],
                   dbi_7[4],
                   dq_7[39],
                   dq_7[38],
                   dq_7[37],
                   dq_7[36],
                   dq_7[35],
                   dq_7[34],
                   dq_7[33],
                   dq_7[32],
                   dm_7[4],
                   dbi_7[5],
                   dq_7[47],
                   dq_7[46],
                   dq_7[45],
                   dq_7[44],
                   dq_7[43],
                   dq_7[42],
                   dq_7[41],
                   dq_7[40],
                   dm_7[5],
                   dbi_7[6],
                   dq_7[55],
                   dq_7[54],
                   dq_7[53],
                   dq_7[52],
                   dq_7[51],
                   dq_7[50],
                   dq_7[49],
                   dq_7[48],
                   dm_7[6],
                   dbi_7[7],
                   dq_7[63],
                   dq_7[62],
                   dq_7[61],
                   dq_7[60],
                   dq_7[59],
                   dq_7[58],
                   dq_7[57],
                   dq_7[56],
                   dm_7[7],
                   dbi_6[4],
                   dq_6[39],
                   dq_6[38],
                   dq_6[37],
                   dq_6[36],
                   dq_6[35],
                   dq_6[34],
                   dq_6[33],
                   dq_6[32],
                   dm_6[4],
                   dbi_6[5],
                   dq_6[47],
                   dq_6[46],
                   dq_6[45],
                   dq_6[44],
                   dq_6[43],
                   dq_6[42],
                   dq_6[41],
                   dq_6[40],
                   dm_6[5],
                   dbi_6[6],
                   dq_6[55],
                   dq_6[54],
                   dq_6[53],
                   dq_6[52],
                   dq_6[51],
                   dq_6[50],
                   dq_6[49],
                   dq_6[48],
                   dm_6[6],
                   dbi_6[7],
                   dq_6[63],
                   dq_6[62],
                   dq_6[61],
                   dq_6[60],
                   dq_6[59],
                   dq_6[58],
                   dq_6[57],
                   dq_6[56],
                   dm_6[7],
                   rc_7,
                   c_7[7],
                   c_7[6],
                   c_7[5],
                   c_7[4],
                   c_7[3],
                   c_7[2],
                   c_7[1],
                   c_7[0],
                   unused_2,
                   tmp_aerr_7,
                   unused_2,
                   rr_7,
                   r_7[5],
                   r_7[4],
                   r_7[3],
                   r_7[2],
                   r_7[1],
                   r_7[0],
                   unused_2,
                   rc_6,
                   c_6[7],
                   c_6[6],
                   c_6[5],
                   c_6[4],
                   c_6[3],
                   c_6[2],
                   c_6[1],
                   c_6[0],
                   unused_2,
                   tmp_aerr_6,
                   unused_2,
                   rr_6,
                   r_6[5],
                   r_6[4],
                   r_6[3],
                   r_6[2],
                   r_6[1],
                   r_6[0],
                   unused_2,
                   dbi_7[8],
                   dq_7[71],
                   dq_7[70],
                   dq_7[69],
                   dq_7[68],
                   dq_7[67],
                   dq_7[66],
                   dq_7[65],
                   dq_7[64],
                   dm_7[8],
                   dbi_7[9],
                   dq_7[79],
                   dq_7[78],
                   dq_7[77],
                   dq_7[76],
                   dq_7[75],
                   dq_7[74],
                   dq_7[73],
                   dq_7[72],
                   dm_7[9],
                   dbi_7[10],
                   dq_7[87],
                   dq_7[86],
                   dq_7[85],
                   dq_7[84],
                   dq_7[83],
                   dq_7[82],
                   dq_7[81],
                   dq_7[80],
                   dm_7[10],
                   dbi_7[11],
                   dq_7[95],
                   dq_7[94],
                   dq_7[93],
                   dq_7[92],
                   dq_7[91],
                   dq_7[90],
                   dq_7[89],
                   dq_7[88],
                   dm_7[11],
                   dbi_6[8],
                   dq_6[71],
                   dq_6[70],
                   dq_6[69],
                   dq_6[68],
                   dq_6[67],
                   dq_6[66],
                   dq_6[65],
                   dq_6[64],
                   dm_6[8],
                   dbi_6[9],
                   dq_6[79],
                   dq_6[78],
                   dq_6[77],
                   dq_6[76],
                   dq_6[75],
                   dq_6[74],
                   dq_6[73],
                   dq_6[72],
                   dm_6[9],
                   dbi_6[10],
                   dq_6[87],
                   dq_6[86],
                   dq_6[85],
                   dq_6[84],
                   dq_6[83],
                   dq_6[82],
                   dq_6[81],
                   dq_6[80],
                   dm_6[10],
                   dbi_6[11],
                   dq_6[95],
                   dq_6[94],
                   dq_6[93],
                   dq_6[92],
                   dq_6[91],
                   dq_6[90],
                   dq_6[89],
                   dq_6[88],
                   dm_6[11],
                   dbi_7[12],
                   dq_7[103],
                   dq_7[102],
                   dq_7[101],
                   dq_7[100],
                   dq_7[99],
                   dq_7[98],
                   dq_7[97],
                   dq_7[96],
                   dm_7[12],
                   dbi_7[13],
                   dq_7[111],
                   dq_7[110],
                   dq_7[109],
                   dq_7[108],
                   dq_7[107],
                   dq_7[106],
                   dq_7[105],
                   dq_7[104],
                   dm_7[13],
                   dbi_7[14],
                   dq_7[119],
                   dq_7[118],
                   dq_7[117],
                   dq_7[116],
                   dq_7[115],
                   dq_7[114],
                   dq_7[113],
                   dq_7[112],
                   dm_7[14],
                   dbi_7[15],
                   dq_7[127],
                   dq_7[126],
                   dq_7[125],
                   dq_7[124],
                   dq_7[123],
                   dq_7[122],
                   dq_7[121],
                   dq_7[120],
                   dm_7[15],
                   dbi_6[12],
                   dq_6[103],
                   dq_6[102],
                   dq_6[101],
                   dq_6[100],
                   dq_6[99],
                   dq_6[98],
                   dq_6[97],
                   dq_6[96],
                   dm_6[12],
                   dbi_6[13],
                   dq_6[111],
                   dq_6[110],
                   dq_6[109],
                   dq_6[108],
                   dq_6[107],
                   dq_6[106],
                   dq_6[105],
                   dq_6[104],
                   dm_6[13],
                   dbi_6[14],
                   dq_6[119],
                   dq_6[118],
                   dq_6[117],
                   dq_6[116],
                   dq_6[115],
                   dq_6[114],
                   dq_6[113],
                   dq_6[112],
                   dm_6[14],
                   dbi_6[15],
                   dq_6[127],
                   dq_6[126],
                   dq_6[125],
                   dq_6[124],
                   dq_6[123],
                   dq_6[122],
                   dq_6[121],
                   dq_6[120],
                   dm_6[15],
                   dbi_5[0],
                   dq_5[7],
                   dq_5[6],
                   dq_5[5],
                   dq_5[4],
                   dq_5[3],
                   dq_5[2],
                   dq_5[1],
                   dq_5[0],
                   dm_5[0],
                   dbi_5[1],
                   dq_5[15],
                   dq_5[14],
                   dq_5[13],
                   dq_5[12],
                   dq_5[11],
                   dq_5[10],
                   dq_5[9],
                   dq_5[8],
                   dm_5[1],
                   dbi_5[2],
                   dq_5[23],
                   dq_5[22],
                   dq_5[21],
                   dq_5[20],
                   dq_5[19],
                   dq_5[18],
                   dq_5[17],
                   dq_5[16],
                   dm_5[2],
                   dbi_5[3],
                   dq_5[31],
                   dq_5[30],
                   dq_5[29],
                   dq_5[28],
                   dq_5[27],
                   dq_5[26],
                   dq_5[25],
                   dq_5[24],
                   dm_5[3],
                   dbi_4[0],
                   dq_4[7],
                   dq_4[6],
                   dq_4[5],
                   dq_4[4],
                   dq_4[3],
                   dq_4[2],
                   dq_4[1],
                   dq_4[0],
                   dm_4[0],
                   dbi_4[1],
                   dq_4[15],
                   dq_4[14],
                   dq_4[13],
                   dq_4[12],
                   dq_4[11],
                   dq_4[10],
                   dq_4[9],
                   dq_4[8],
                   dm_4[1],
                   dbi_4[2],
                   dq_4[23],
                   dq_4[22],
                   dq_4[21],
                   dq_4[20],
                   dq_4[19],
                   dq_4[18],
                   dq_4[17],
                   dq_4[16],
                   dm_4[2],
                   dbi_4[3],
                   dq_4[31],
                   dq_4[30],
                   dq_4[29],
                   dq_4[28],
                   dq_4[27],
                   dq_4[26],
                   dq_4[25],
                   dq_4[24],
                   dm_4[3],
                   dbi_5[4],
                   dq_5[39],
                   dq_5[38],
                   dq_5[37],
                   dq_5[36],
                   dq_5[35],
                   dq_5[34],
                   dq_5[33],
                   dq_5[32],
                   dm_5[4],
                   dbi_5[5],
                   dq_5[47],
                   dq_5[46],
                   dq_5[45],
                   dq_5[44],
                   dq_5[43],
                   dq_5[42],
                   dq_5[41],
                   dq_5[40],
                   dm_5[5],
                   dbi_5[6],
                   dq_5[55],
                   dq_5[54],
                   dq_5[53],
                   dq_5[52],
                   dq_5[51],
                   dq_5[50],
                   dq_5[49],
                   dq_5[48],
                   dm_5[6],
                   dbi_5[7],
                   dq_5[63],
                   dq_5[62],
                   dq_5[61],
                   dq_5[60],
                   dq_5[59],
                   dq_5[58],
                   dq_5[57],
                   dq_5[56],
                   dm_5[7],
                   dbi_4[4],
                   dq_4[39],
                   dq_4[38],
                   dq_4[37],
                   dq_4[36],
                   dq_4[35],
                   dq_4[34],
                   dq_4[33],
                   dq_4[32],
                   dm_4[4],
                   dbi_4[5],
                   dq_4[47],
                   dq_4[46],
                   dq_4[45],
                   dq_4[44],
                   dq_4[43],
                   dq_4[42],
                   dq_4[41],
                   dq_4[40],
                   dm_4[5],
                   dbi_4[6],
                   dq_4[55],
                   dq_4[54],
                   dq_4[53],
                   dq_4[52],
                   dq_4[51],
                   dq_4[50],
                   dq_4[49],
                   dq_4[48],
                   dm_4[6],
                   dbi_4[7],
                   dq_4[63],
                   dq_4[62],
                   dq_4[61],
                   dq_4[60],
                   dq_4[59],
                   dq_4[58],
                   dq_4[57],
                   dq_4[56],
                   dm_4[7],
                   rc_5,
                   c_5[7],
                   c_5[6],
                   c_5[5],
                   c_5[4],
                   c_5[3],
                   c_5[2],
                   c_5[1],
                   c_5[0],
                   unused_2,
                   tmp_aerr_5,
                   unused_2,
                   rr_5,
                   r_5[5],
                   r_5[4],
                   r_5[3],
                   r_5[2],
                   r_5[1],
                   r_5[0],
                   unused_2,
                   rc_4,
                   c_4[7],
                   c_4[6],
                   c_4[5],
                   c_4[4],
                   c_4[3],
                   c_4[2],
                   c_4[1],
                   c_4[0],
                   unused_2,
                   tmp_aerr_4,
                   unused_2,
                   rr_4,
                   r_4[5],
                   r_4[4],
                   r_4[3],
                   r_4[2],
                   r_4[1],
                   r_4[0],
                   unused_2,
                   dbi_5[8],
                   dq_5[71],
                   dq_5[70],
                   dq_5[69],
                   dq_5[68],
                   dq_5[67],
                   dq_5[66],
                   dq_5[65],
                   dq_5[64],
                   dm_5[8],
                   dbi_5[9],
                   dq_5[79],
                   dq_5[78],
                   dq_5[77],
                   dq_5[76],
                   dq_5[75],
                   dq_5[74],
                   dq_5[73],
                   dq_5[72],
                   dm_5[9],
                   dbi_5[10],
                   dq_5[87],
                   dq_5[86],
                   dq_5[85],
                   dq_5[84],
                   dq_5[83],
                   dq_5[82],
                   dq_5[81],
                   dq_5[80],
                   dm_5[10],
                   dbi_5[11],
                   dq_5[95],
                   dq_5[94],
                   dq_5[93],
                   dq_5[92],
                   dq_5[91],
                   dq_5[90],
                   dq_5[89],
                   dq_5[88],
                   dm_5[11],
                   dbi_4[8],
                   dq_4[71],
                   dq_4[70],
                   dq_4[69],
                   dq_4[68],
                   dq_4[67],
                   dq_4[66],
                   dq_4[65],
                   dq_4[64],
                   dm_4[8],
                   dbi_4[9],
                   dq_4[79],
                   dq_4[78],
                   dq_4[77],
                   dq_4[76],
                   dq_4[75],
                   dq_4[74],
                   dq_4[73],
                   dq_4[72],
                   dm_4[9],
                   dbi_4[10],
                   dq_4[87],
                   dq_4[86],
                   dq_4[85],
                   dq_4[84],
                   dq_4[83],
                   dq_4[82],
                   dq_4[81],
                   dq_4[80],
                   dm_4[10],
                   dbi_4[11],
                   dq_4[95],
                   dq_4[94],
                   dq_4[93],
                   dq_4[92],
                   dq_4[91],
                   dq_4[90],
                   dq_4[89],
                   dq_4[88],
                   dm_4[11],
                   dbi_5[12],
                   dq_5[103],
                   dq_5[102],
                   dq_5[101],
                   dq_5[100],
                   dq_5[99],
                   dq_5[98],
                   dq_5[97],
                   dq_5[96],
                   dm_5[12],
                   dbi_5[13],
                   dq_5[111],
                   dq_5[110],
                   dq_5[109],
                   dq_5[108],
                   dq_5[107],
                   dq_5[106],
                   dq_5[105],
                   dq_5[104],
                   dm_5[13],
                   dbi_5[14],
                   dq_5[119],
                   dq_5[118],
                   dq_5[117],
                   dq_5[116],
                   dq_5[115],
                   dq_5[114],
                   dq_5[113],
                   dq_5[112],
                   dm_5[14],
                   dbi_5[15],
                   dq_5[127],
                   dq_5[126],
                   dq_5[125],
                   dq_5[124],
                   dq_5[123],
                   dq_5[122],
                   dq_5[121],
                   dq_5[120],
                   dm_5[15],
                   dbi_4[12],
                   dq_4[103],
                   dq_4[102],
                   dq_4[101],
                   dq_4[100],
                   dq_4[99],
                   dq_4[98],
                   dq_4[97],
                   dq_4[96],
                   dm_4[12],
                   dbi_4[13],
                   dq_4[111],
                   dq_4[110],
                   dq_4[109],
                   dq_4[108],
                   dq_4[107],
                   dq_4[106],
                   dq_4[105],
                   dq_4[104],
                   dm_4[13],
                   dbi_4[14],
                   dq_4[119],
                   dq_4[118],
                   dq_4[117],
                   dq_4[116],
                   dq_4[115],
                   dq_4[114],
                   dq_4[113],
                   dq_4[112],
                   dm_4[14],
                   dbi_4[15],
                   dq_4[127],
                   dq_4[126],
                   dq_4[125],
                   dq_4[124],
                   dq_4[123],
                   dq_4[122],
                   dq_4[121],
                   dq_4[120],
                   dm_4[15],
                   dbi_3[0],
                   dq_3[7],
                   dq_3[6],
                   dq_3[5],
                   dq_3[4],
                   dq_3[3],
                   dq_3[2],
                   dq_3[1],
                   dq_3[0],
                   dm_3[0],
                   dbi_3[1],
                   dq_3[15],
                   dq_3[14],
                   dq_3[13],
                   dq_3[12],
                   dq_3[11],
                   dq_3[10],
                   dq_3[9],
                   dq_3[8],
                   dm_3[1],
                   dbi_3[2],
                   dq_3[23],
                   dq_3[22],
                   dq_3[21],
                   dq_3[20],
                   dq_3[19],
                   dq_3[18],
                   dq_3[17],
                   dq_3[16],
                   dm_3[2],
                   dbi_3[3],
                   dq_3[31],
                   dq_3[30],
                   dq_3[29],
                   dq_3[28],
                   dq_3[27],
                   dq_3[26],
                   dq_3[25],
                   dq_3[24],
                   dm_3[3],
                   dbi_2[0],
                   dq_2[7],
                   dq_2[6],
                   dq_2[5],
                   dq_2[4],
                   dq_2[3],
                   dq_2[2],
                   dq_2[1],
                   dq_2[0],
                   dm_2[0],
                   dbi_2[1],
                   dq_2[15],
                   dq_2[14],
                   dq_2[13],
                   dq_2[12],
                   dq_2[11],
                   dq_2[10],
                   dq_2[9],
                   dq_2[8],
                   dm_2[1],
                   dbi_2[2],
                   dq_2[23],
                   dq_2[22],
                   dq_2[21],
                   dq_2[20],
                   dq_2[19],
                   dq_2[18],
                   dq_2[17],
                   dq_2[16],
                   dm_2[2],
                   dbi_2[3],
                   dq_2[31],
                   dq_2[30],
                   dq_2[29],
                   dq_2[28],
                   dq_2[27],
                   dq_2[26],
                   dq_2[25],
                   dq_2[24],
                   dm_2[3],
                   dbi_3[4],
                   dq_3[39],
                   dq_3[38],
                   dq_3[37],
                   dq_3[36],
                   dq_3[35],
                   dq_3[34],
                   dq_3[33],
                   dq_3[32],
                   dm_3[4],
                   dbi_3[5],
                   dq_3[47],
                   dq_3[46],
                   dq_3[45],
                   dq_3[44],
                   dq_3[43],
                   dq_3[42],
                   dq_3[41],
                   dq_3[40],
                   dm_3[5],
                   dbi_3[6],
                   dq_3[55],
                   dq_3[54],
                   dq_3[53],
                   dq_3[52],
                   dq_3[51],
                   dq_3[50],
                   dq_3[49],
                   dq_3[48],
                   dm_3[6],
                   dbi_3[7],
                   dq_3[63],
                   dq_3[62],
                   dq_3[61],
                   dq_3[60],
                   dq_3[59],
                   dq_3[58],
                   dq_3[57],
                   dq_3[56],
                   dm_3[7],
                   dbi_2[4],
                   dq_2[39],
                   dq_2[38],
                   dq_2[37],
                   dq_2[36],
                   dq_2[35],
                   dq_2[34],
                   dq_2[33],
                   dq_2[32],
                   dm_2[4],
                   dbi_2[5],
                   dq_2[47],
                   dq_2[46],
                   dq_2[45],
                   dq_2[44],
                   dq_2[43],
                   dq_2[42],
                   dq_2[41],
                   dq_2[40],
                   dm_2[5],
                   dbi_2[6],
                   dq_2[55],
                   dq_2[54],
                   dq_2[53],
                   dq_2[52],
                   dq_2[51],
                   dq_2[50],
                   dq_2[49],
                   dq_2[48],
                   dm_2[6],
                   dbi_2[7],
                   dq_2[63],
                   dq_2[62],
                   dq_2[61],
                   dq_2[60],
                   dq_2[59],
                   dq_2[58],
                   dq_2[57],
                   dq_2[56],
                   dm_2[7],
                   rc_3,
                   c_3[7],
                   c_3[6],
                   c_3[5],
                   c_3[4],
                   c_3[3],
                   c_3[2],
                   c_3[1],
                   c_3[0],
                   unused_2,
                   tmp_aerr_3,
                   unused_2,
                   rr_3,
                   r_3[5],
                   r_3[4],
                   r_3[3],
                   r_3[2],
                   r_3[1],
                   r_3[0],
                   unused_2,
                   rc_2,
                   c_2[7],
                   c_2[6],
                   c_2[5],
                   c_2[4],
                   c_2[3],
                   c_2[2],
                   c_2[1],
                   c_2[0],
                   unused_2,
                   tmp_aerr_2,
                   unused_2,
                   rr_2,
                   r_2[5],
                   r_2[4],
                   r_2[3],
                   r_2[2],
                   r_2[1],
                   r_2[0],
                   unused_2,
                   dbi_3[8],
                   dq_3[71],
                   dq_3[70],
                   dq_3[69],
                   dq_3[68],
                   dq_3[67],
                   dq_3[66],
                   dq_3[65],
                   dq_3[64],
                   dm_3[8],
                   dbi_3[9],
                   dq_3[79],
                   dq_3[78],
                   dq_3[77],
                   dq_3[76],
                   dq_3[75],
                   dq_3[74],
                   dq_3[73],
                   dq_3[72],
                   dm_3[9],
                   dbi_3[10],
                   dq_3[87],
                   dq_3[86],
                   dq_3[85],
                   dq_3[84],
                   dq_3[83],
                   dq_3[82],
                   dq_3[81],
                   dq_3[80],
                   dm_3[10],
                   dbi_3[11],
                   dq_3[95],
                   dq_3[94],
                   dq_3[93],
                   dq_3[92],
                   dq_3[91],
                   dq_3[90],
                   dq_3[89],
                   dq_3[88],
                   dm_3[11],
                   dbi_2[8],
                   dq_2[71],
                   dq_2[70],
                   dq_2[69],
                   dq_2[68],
                   dq_2[67],
                   dq_2[66],
                   dq_2[65],
                   dq_2[64],
                   dm_2[8],
                   dbi_2[9],
                   dq_2[79],
                   dq_2[78],
                   dq_2[77],
                   dq_2[76],
                   dq_2[75],
                   dq_2[74],
                   dq_2[73],
                   dq_2[72],
                   dm_2[9],
                   dbi_2[10],
                   dq_2[87],
                   dq_2[86],
                   dq_2[85],
                   dq_2[84],
                   dq_2[83],
                   dq_2[82],
                   dq_2[81],
                   dq_2[80],
                   dm_2[10],
                   dbi_2[11],
                   dq_2[95],
                   dq_2[94],
                   dq_2[93],
                   dq_2[92],
                   dq_2[91],
                   dq_2[90],
                   dq_2[89],
                   dq_2[88],
                   dm_2[11],
                   dbi_3[12],
                   dq_3[103],
                   dq_3[102],
                   dq_3[101],
                   dq_3[100],
                   dq_3[99],
                   dq_3[98],
                   dq_3[97],
                   dq_3[96],
                   dm_3[12],
                   dbi_3[13],
                   dq_3[111],
                   dq_3[110],
                   dq_3[109],
                   dq_3[108],
                   dq_3[107],
                   dq_3[106],
                   dq_3[105],
                   dq_3[104],
                   dm_3[13],
                   dbi_3[14],
                   dq_3[119],
                   dq_3[118],
                   dq_3[117],
                   dq_3[116],
                   dq_3[115],
                   dq_3[114],
                   dq_3[113],
                   dq_3[112],
                   dm_3[14],
                   dbi_3[15],
                   dq_3[127],
                   dq_3[126],
                   dq_3[125],
                   dq_3[124],
                   dq_3[123],
                   dq_3[122],
                   dq_3[121],
                   dq_3[120],
                   dm_3[15],
                   dbi_2[12],
                   dq_2[103],
                   dq_2[102],
                   dq_2[101],
                   dq_2[100],
                   dq_2[99],
                   dq_2[98],
                   dq_2[97],
                   dq_2[96],
                   dm_2[12],
                   dbi_2[13],
                   dq_2[111],
                   dq_2[110],
                   dq_2[109],
                   dq_2[108],
                   dq_2[107],
                   dq_2[106],
                   dq_2[105],
                   dq_2[104],
                   dm_2[13],
                   dbi_2[14],
                   dq_2[119],
                   dq_2[118],
                   dq_2[117],
                   dq_2[116],
                   dq_2[115],
                   dq_2[114],
                   dq_2[113],
                   dq_2[112],
                   dm_2[14],
                   dbi_2[15],
                   dq_2[127],
                   dq_2[126],
                   dq_2[125],
                   dq_2[124],
                   dq_2[123],
                   dq_2[122],
                   dq_2[121],
                   dq_2[120],
                   dm_2[15],
                   dbi_1[0],
                   dq_1[7],
                   dq_1[6],
                   dq_1[5],
                   dq_1[4],
                   dq_1[3],
                   dq_1[2],
                   dq_1[1],
                   dq_1[0],
                   dm_1[0],
                   dbi_1[1],
                   dq_1[15],
                   dq_1[14],
                   dq_1[13],
                   dq_1[12],
                   dq_1[11],
                   dq_1[10],
                   dq_1[9],
                   dq_1[8],
                   dm_1[1],
                   dbi_1[2],
                   dq_1[23],
                   dq_1[22],
                   dq_1[21],
                   dq_1[20],
                   dq_1[19],
                   dq_1[18],
                   dq_1[17],
                   dq_1[16],
                   dm_1[2],
                   dbi_1[3],
                   dq_1[31],
                   dq_1[30],
                   dq_1[29],
                   dq_1[28],
                   dq_1[27],
                   dq_1[26],
                   dq_1[25],
                   dq_1[24],
                   dm_1[3],
                   dbi_0[0],
                   dq_0[7],
                   dq_0[6],
                   dq_0[5],
                   dq_0[4],
                   dq_0[3],
                   dq_0[2],
                   dq_0[1],
                   dq_0[0],
                   dm_0[0],
                   dbi_0[1],
                   dq_0[15],
                   dq_0[14],
                   dq_0[13],
                   dq_0[12],
                   dq_0[11],
                   dq_0[10],
                   dq_0[9],
                   dq_0[8],
                   dm_0[1],
                   dbi_0[2],
                   dq_0[23],
                   dq_0[22],
                   dq_0[21],
                   dq_0[20],
                   dq_0[19],
                   dq_0[18],
                   dq_0[17],
                   dq_0[16],
                   dm_0[2],
                   dbi_0[3],
                   dq_0[31],
                   dq_0[30],
                   dq_0[29],
                   dq_0[28],
                   dq_0[27],
                   dq_0[26],
                   dq_0[25],
                   dq_0[24],
                   dm_0[3],
                   dbi_1[4],
                   dq_1[39],
                   dq_1[38],
                   dq_1[37],
                   dq_1[36],
                   dq_1[35],
                   dq_1[34],
                   dq_1[33],
                   dq_1[32],
                   dm_1[4],
                   dbi_1[5],
                   dq_1[47],
                   dq_1[46],
                   dq_1[45],
                   dq_1[44],
                   dq_1[43],
                   dq_1[42],
                   dq_1[41],
                   dq_1[40],
                   dm_1[5],
                   dbi_1[6],
                   dq_1[55],
                   dq_1[54],
                   dq_1[53],
                   dq_1[52],
                   dq_1[51],
                   dq_1[50],
                   dq_1[49],
                   dq_1[48],
                   dm_1[6],
                   dbi_1[7],
                   dq_1[63],
                   dq_1[62],
                   dq_1[61],
                   dq_1[60],
                   dq_1[59],
                   dq_1[58],
                   dq_1[57],
                   dq_1[56],
                   dm_1[7],
                   dbi_0[4],
                   dq_0[39],
                   dq_0[38],
                   dq_0[37],
                   dq_0[36],
                   dq_0[35],
                   dq_0[34],
                   dq_0[33],
                   dq_0[32],
                   dm_0[4],
                   dbi_0[5],
                   dq_0[47],
                   dq_0[46],
                   dq_0[45],
                   dq_0[44],
                   dq_0[43],
                   dq_0[42],
                   dq_0[41],
                   dq_0[40],
                   dm_0[5],
                   dbi_0[6],
                   dq_0[55],
                   dq_0[54],
                   dq_0[53],
                   dq_0[52],
                   dq_0[51],
                   dq_0[50],
                   dq_0[49],
                   dq_0[48],
                   dm_0[6],
                   dbi_0[7],
                   dq_0[63],
                   dq_0[62],
                   dq_0[61],
                   dq_0[60],
                   dq_0[59],
                   dq_0[58],
                   dq_0[57],
                   dq_0[56],
                   dm_0[7],
                   rc_1,
                   c_1[7],
                   c_1[6],
                   c_1[5],
                   c_1[4],
                   c_1[3],
                   c_1[2],
                   c_1[1],
                   c_1[0],
                   unused_2,
                   tmp_aerr_1,
                   unused_2,
                   rr_1,
                   r_1[5],
                   r_1[4],
                   r_1[3],
                   r_1[2],
                   r_1[1],
                   r_1[0],
                   unused_2,
                   rc_0,
                   c_0[7],
                   c_0[6],
                   c_0[5],
                   c_0[4],
                   c_0[3],
                   c_0[2],
                   c_0[1],
                   c_0[0],
                   unused_2,
                   tmp_aerr_0,
                   unused_2,
                   rr_0,
                   r_0[5],
                   r_0[4],
                   r_0[3],
                   r_0[2],
                   r_0[1],
                   r_0[0],
                   unused_2,
                   dbi_1[8],
                   dq_1[71],
                   dq_1[70],
                   dq_1[69],
                   dq_1[68],
                   dq_1[67],
                   dq_1[66],
                   dq_1[65],
                   dq_1[64],
                   dm_1[8],
                   dbi_1[9],
                   dq_1[79],
                   dq_1[78],
                   dq_1[77],
                   dq_1[76],
                   dq_1[75],
                   dq_1[74],
                   dq_1[73],
                   dq_1[72],
                   dm_1[9],
                   dbi_1[10],
                   dq_1[87],
                   dq_1[86],
                   dq_1[85],
                   dq_1[84],
                   dq_1[83],
                   dq_1[82],
                   dq_1[81],
                   dq_1[80],
                   dm_1[10],
                   dbi_1[11],
                   dq_1[95],
                   dq_1[94],
                   dq_1[93],
                   dq_1[92],
                   dq_1[91],
                   dq_1[90],
                   dq_1[89],
                   dq_1[88],
                   dm_1[11],
                   dbi_0[8],
                   dq_0[71],
                   dq_0[70],
                   dq_0[69],
                   dq_0[68],
                   dq_0[67],
                   dq_0[66],
                   dq_0[65],
                   dq_0[64],
                   dm_0[8],
                   dbi_0[9],
                   dq_0[79],
                   dq_0[78],
                   dq_0[77],
                   dq_0[76],
                   dq_0[75],
                   dq_0[74],
                   dq_0[73],
                   dq_0[72],
                   dm_0[9],
                   dbi_0[10],
                   dq_0[87],
                   dq_0[86],
                   dq_0[85],
                   dq_0[84],
                   dq_0[83],
                   dq_0[82],
                   dq_0[81],
                   dq_0[80],
                   dm_0[10],
                   dbi_0[11],
                   dq_0[95],
                   dq_0[94],
                   dq_0[93],
                   dq_0[92],
                   dq_0[91],
                   dq_0[90],
                   dq_0[89],
                   dq_0[88],
                   dm_0[11],
                   dbi_1[12],
                   dq_1[103],
                   dq_1[102],
                   dq_1[101],
                   dq_1[100],
                   dq_1[99],
                   dq_1[98],
                   dq_1[97],
                   dq_1[96],
                   dm_1[12],
                   dbi_1[13],
                   dq_1[111],
                   dq_1[110],
                   dq_1[109],
                   dq_1[108],
                   dq_1[107],
                   dq_1[106],
                   dq_1[105],
                   dq_1[104],
                   dm_1[13],
                   dbi_1[14],
                   dq_1[119],
                   dq_1[118],
                   dq_1[117],
                   dq_1[116],
                   dq_1[115],
                   dq_1[114],
                   dq_1[113],
                   dq_1[112],
                   dm_1[14],
                   dbi_1[15],
                   dq_1[127],
                   dq_1[126],
                   dq_1[125],
                   dq_1[124],
                   dq_1[123],
                   dq_1[122],
                   dq_1[121],
                   dq_1[120],
                   dm_1[15],
                   dbi_0[12],
                   dq_0[103],
                   dq_0[102],
                   dq_0[101],
                   dq_0[100],
                   dq_0[99],
                   dq_0[98],
                   dq_0[97],
                   dq_0[96],
                   dm_0[12],
                   dbi_0[13],
                   dq_0[111],
                   dq_0[110],
                   dq_0[109],
                   dq_0[108],
                   dq_0[107],
                   dq_0[106],
                   dq_0[105],
                   dq_0[104],
                   dm_0[13],
                   dbi_0[14],
                   dq_0[119],
                   dq_0[118],
                   dq_0[117],
                   dq_0[116],
                   dq_0[115],
                   dq_0[114],
                   dq_0[113],
                   dq_0[112],
                   dm_0[14],
                   dbi_0[15],
                   dq_0[127],
                   dq_0[126],
                   dq_0[125],
                   dq_0[124],
                   dq_0[123],
                   dq_0[122],
                   dq_0[121],
                   dq_0[120],
                   dm_0[15]}),
                   .diff_pad ({
                   par_7[0],
                   wdqs_t_7[0],
                   tmp_rdqs_t_7[0],
                   derr_7[0],
                   par_6[0],
                   wdqs_t_6[0],
                   tmp_rdqs_t_6[0],
                   derr_6[0],
                   par_7[1],
                   wdqs_t_7[1],
                   tmp_rdqs_t_7[1],
                   derr_7[1],
                   par_6[1],
                   wdqs_t_6[1],
                   tmp_rdqs_t_6[1],
                   derr_6[1],
                   unused_2,
                   ck_t_7,
                   unused_2,
                   ck_t_6,
                   par_7[2],
                   wdqs_t_7[2],
                   tmp_rdqs_t_7[2],
                   derr_7[2],
                   par_6[2],
                   wdqs_t_6[2],
                   tmp_rdqs_t_6[2],
                   derr_6[2],
                   par_7[3],
                   wdqs_t_7[3],
                   tmp_rdqs_t_7[3],
                   derr_7[3],
                   par_6[3],
                   wdqs_t_6[3],
                   tmp_rdqs_t_6[3],
                   derr_6[3],
                   par_5[0],
                   wdqs_t_5[0],
                   tmp_rdqs_t_5[0],
                   derr_5[0],
                   par_4[0],
                   wdqs_t_4[0],
                   tmp_rdqs_t_4[0],
                   derr_4[0],
                   par_5[1],
                   wdqs_t_5[1],
                   tmp_rdqs_t_5[1],
                   derr_5[1],
                   par_4[1],
                   wdqs_t_4[1],
                   tmp_rdqs_t_4[1],
                   derr_4[1],
                   unused_2,
                   ck_t_5,
                   unused_2,
                   ck_t_4,
                   par_5[2],
                   wdqs_t_5[2],
                   tmp_rdqs_t_5[2],
                   derr_5[2],
                   par_4[2],
                   wdqs_t_4[2],
                   tmp_rdqs_t_4[2],
                   derr_4[2],
                   par_5[3],
                   wdqs_t_5[3],
                   tmp_rdqs_t_5[3],
                   derr_5[3],
                   par_4[3],
                   wdqs_t_4[3],
                   tmp_rdqs_t_4[3],
                   derr_4[3],
                   par_3[0],
                   wdqs_t_3[0],
                   tmp_rdqs_t_3[0],
                   derr_3[0],
                   par_2[0],
                   wdqs_t_2[0],
                   tmp_rdqs_t_2[0],
                   derr_2[0],
                   par_3[1],
                   wdqs_t_3[1],
                   tmp_rdqs_t_3[1],
                   derr_3[1],
                   par_2[1],
                   wdqs_t_2[1],
                   tmp_rdqs_t_2[1],
                   derr_2[1],
                   unused_2,
                   ck_t_3,
                   unused_2,
                   ck_t_2,
                   par_3[2],
                   wdqs_t_3[2],
                   tmp_rdqs_t_3[2],
                   derr_3[2],
                   par_2[2],
                   wdqs_t_2[2],
                   tmp_rdqs_t_2[2],
                   derr_2[2],
                   par_3[3],
                   wdqs_t_3[3],
                   tmp_rdqs_t_3[3],
                   derr_3[3],
                   par_2[3],
                   wdqs_t_2[3],
                   tmp_rdqs_t_2[3],
                   derr_2[3],
                   par_1[0],
                   wdqs_t_1[0],
                   tmp_rdqs_t_1[0],
                   derr_1[0],
                   par_0[0],
                   wdqs_t_0[0],
                   tmp_rdqs_t_0[0],
                   derr_0[0],
                   par_1[1],
                   wdqs_t_1[1],
                   tmp_rdqs_t_1[1],
                   derr_1[1],
                   par_0[1],
                   wdqs_t_0[1],
                   tmp_rdqs_t_0[1],
                   derr_0[1],
                   unused_2,
                   ck_t_1,
                   unused_2,
                   ck_t_0,
                   par_1[2],
                   wdqs_t_1[2],
                   tmp_rdqs_t_1[2],
                   derr_1[2],
                   par_0[2],
                   wdqs_t_0[2],
                   tmp_rdqs_t_0[2],
                   derr_0[2],
                   par_1[3],
                   wdqs_t_1[3],
                   tmp_rdqs_t_1[3],
                   derr_1[3],
                   par_0[3],
                   wdqs_t_0[3],
                   tmp_rdqs_t_0[3],
                   derr_0[3]}),
                   .diff_pad_b ({
                   rd_7[0],
                   wdqs_c_7[0],
                   tmp_rdqs_c_7[0],
                   rd_7[1],
                   rd_6[0],
                   wdqs_c_6[0],
                   tmp_rdqs_c_6[0],
                   rd_6[1],
                   rd_7[2],
                   wdqs_c_7[1],
                   tmp_rdqs_c_7[1],
                   rd_7[3],
                   rd_6[2],
                   wdqs_c_6[1],
                   tmp_rdqs_c_6[1],
                   rd_6[3],
                   cke_7,
                   ck_c_7,
                   cke_6,
                   ck_c_6,
                   rd_7[4],
                   wdqs_c_7[2],
                   tmp_rdqs_c_7[2],
                   rd_7[5],
                   rd_6[4],
                   wdqs_c_6[2],
                   tmp_rdqs_c_6[2],
                   rd_6[5],
                   rd_7[6],
                   wdqs_c_7[3],
                   tmp_rdqs_c_7[3],
                   rd_7[7],
                   rd_6[6],
                   wdqs_c_6[3],
                   tmp_rdqs_c_6[3],
                   rd_6[7],
                   rd_5[0],
                   wdqs_c_5[0],
                   tmp_rdqs_c_5[0],
                   rd_5[1],
                   rd_4[0],
                   wdqs_c_4[0],
                   tmp_rdqs_c_4[0],
                   rd_4[1],
                   rd_5[2],
                   wdqs_c_5[1],
                   tmp_rdqs_c_5[1],
                   rd_5[3],
                   rd_4[2],
                   wdqs_c_4[1],
                   tmp_rdqs_c_4[1],
                   rd_4[3],
                   cke_5,
                   ck_c_5,
                   cke_4,
                   ck_c_4,
                   rd_5[4],
                   wdqs_c_5[2],
                   tmp_rdqs_c_5[2],
                   rd_5[5],
                   rd_4[4],
                   wdqs_c_4[2],
                   tmp_rdqs_c_4[2],
                   rd_4[5],
                   rd_5[6],
                   wdqs_c_5[3],
                   tmp_rdqs_c_5[3],
                   rd_5[7],
                   rd_4[6],
                   wdqs_c_4[3],
                   tmp_rdqs_c_4[3],
                   rd_4[7],
                   rd_3[0],
                   wdqs_c_3[0],
                   tmp_rdqs_c_3[0],
                   rd_3[1],
                   rd_2[0],
                   wdqs_c_2[0],
                   tmp_rdqs_c_2[0],
                   rd_2[1],
                   rd_3[2],
                   wdqs_c_3[1],
                   tmp_rdqs_c_3[1],
                   rd_3[3],
                   rd_2[2],
                   wdqs_c_2[1],
                   tmp_rdqs_c_2[1],
                   rd_2[3],
                   cke_3,
                   ck_c_3,
                   cke_2,
                   ck_c_2,
                   rd_3[4],
                   wdqs_c_3[2],
                   tmp_rdqs_c_3[2],
                   rd_3[5],
                   rd_2[4],
                   wdqs_c_2[2],
                   tmp_rdqs_c_2[2],
                   rd_2[5],
                   rd_3[6],
                   wdqs_c_3[3],
                   tmp_rdqs_c_3[3],
                   rd_3[7],
                   rd_2[6],
                   wdqs_c_2[3],
                   tmp_rdqs_c_2[3],
                   rd_2[7],
                   rd_1[0],
                   wdqs_c_1[0],
                   tmp_rdqs_c_1[0],
                   rd_1[1],
                   rd_0[0],
                   wdqs_c_0[0],
                   tmp_rdqs_c_0[0],
                   rd_0[1],
                   rd_1[2],
                   wdqs_c_1[1],
                   tmp_rdqs_c_1[1],
                   rd_1[3],
                   rd_0[2],
                   wdqs_c_0[1],
                   tmp_rdqs_c_0[1],
                   rd_0[3],
                   cke_1,
                   ck_c_1,
                   cke_0,
                   ck_c_0,
                   rd_1[4],
                   wdqs_c_1[2],
                   tmp_rdqs_c_1[2],
                   rd_1[5],
                   rd_0[4],
                   wdqs_c_0[2],
                   tmp_rdqs_c_0[2],
                   rd_0[5],
                   rd_1[6],
                   wdqs_c_1[3],
                   tmp_rdqs_c_1[3],
                   rd_1[7],
                   rd_0[6],
                   wdqs_c_0[3],
                   tmp_rdqs_c_0[3],
                   rd_0[7]}),


                       .cal_in_prog    (cal_in_prog[0]),
                       .ptr_en_sync_phy(ptr_en_sync),
                       .sdout0_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua0)),
                       .sdout0_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua0)),
                       .sdin0_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua0)),
                       .sdin0_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua0)),
                       .ddout0_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua0)),
                       .ddout0_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua0)),
                       .ddin0_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua0)),
                       .ddin0_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua0)),
                       .ddout1_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua0)),
                       .ddout1_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua0)),
                       .ddin1_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua0)),
                       .ddin1_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua0)),
                       .sdout1_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua0)),
                       .sdout1_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua0)),
                       .sdin1_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua0)),
                       .sdin1_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua0)),
                       .ddout2_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua0)),
                       .ddout2_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua0)),
                       .ddin2_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua0)),
                       .ddin2_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua0)),
                       .ddout3_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua0)),
                       .ddout3_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua0)),
                       .ddin3_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua0)),
                       .ddin3_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua0)),
                       .rden_ua0       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua0)),

                       .sdout0_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua1)),
                       .sdout0_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua1)),
                       .sdin0_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua1)),
                       .sdin0_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua1)),
                       .ddout0_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua1)),
                       .ddout0_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua1)),
                       .ddin0_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua1)),
                       .ddin0_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua1)),
                       .ddout1_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua1)),
                       .ddout1_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua1)),
                       .ddin1_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua1)),
                       .ddin1_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua1)),
                       .sdout1_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua1)),
                       .sdout1_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua1)),
                       .sdin1_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua1)),
                       .sdin1_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua1)),
                       .ddout2_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua1)),
                       .ddout2_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua1)),
                       .ddin2_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua1)),
                       .ddin2_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua1)),
                       .ddout3_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua1)),
                       .ddout3_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua1)),
                       .ddin3_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua1)),
                       .ddin3_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua1)),
                       .rden_ua1       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua1)),

                       .sdout0_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua2)),
                       .sdout0_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua2)),
                       .sdin0_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua2)),
                       .sdin0_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua2)),
                       .ddout0_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua2)),
                       .ddout0_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua2)),
                       .ddin0_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua2)),
                       .ddin0_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua2)),
                       .ddout1_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua2)),
                       .ddout1_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua2)),
                       .ddin1_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua2)),
                       .ddin1_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua2)),
                       .sdout1_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua2)),
                       .sdout1_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua2)),
                       .sdin1_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua2)),
                       .sdin1_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua2)),
                       .ddout2_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua2)),
                       .ddout2_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua2)),
                       .ddin2_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua2)),
                       .ddin2_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua2)),
                       .ddout3_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua2)),
                       .ddout3_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua2)),
                       .ddin3_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua2)),
                       .ddin3_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua2)),
                       .rden_ua2       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua2)),

                       .sdout0_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua3)),
                       .sdout0_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua3)),
                       .sdin0_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua3)),
                       .sdin0_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua3)),
                       .ddout0_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua3)),
                       .ddout0_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua3)),
                       .ddin0_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua3)),
                       .ddin0_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua3)),
                       .ddout1_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua3)),
                       .ddout1_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua3)),
                       .ddin1_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua3)),
                       .ddin1_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua3)),
                       .sdout1_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua3)),
                       .sdout1_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua3)),
                       .sdin1_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua3)),
                       .sdin1_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua3)),
                       .ddout2_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua3)),
                       .ddout2_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua3)),
                       .ddin2_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua3)),
                       .ddin2_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua3)),
                       .ddout3_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua3)),
                       .ddout3_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua3)),
                       .ddin3_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua3)),
                       .ddin3_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua3)),
                       .rden_ua3       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua3)),

                       .remap_sts  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(remap_sts)),

                       .diff_cfg_db_sel    ('0),

                       .cattrip            (cattrip),
                       .temp               (temp),
                       .ms_byp_in_phy      (ms_byp_in_phy),

                       .ref_clk            (USE_HBMC_TB ? pll_ref_clk : phy_clk),
                       .half_clk_in        (wmc_clk         ),
                       .ufi_clk            (uib_ufi_clk     ),
                       .half_clk           (uib_half_clk    ),
                       .reset_n            (wmcrst_to_use   ),
                       .cfg_ptr_rst_b      (cfg_ptr_rst_b   ),
                       .ufiptrrst_n        (ufiptrrst_n     )
                     );
            end else begin 
               altera_abstract_uib_nd4h_uib #(
                  .USE_INPUT_CLKS     (1),
                  .MEM_IF_CLK_MHZ     (MEM_IF_CLK_MHZ),
                  .NUM_UB48           (36),
                  .FEEDTHROUGH_REF_CLK(FEEDTHROUGH_REF_CLK),
                  .PHYCLK_FREQ_PS(PHYCLK_FREQ_PS),
                  .WMCCLK_FREQ_PS(WMCCLK_FREQ_PS),
                  .USE_FORCES(1),
                  .ECC_DEC_EN(ECC_DEC_EN),
                  .ECC_ENC_EN(ECC_ENC_EN),
                  .RD_DBI_DIS(RD_DBI_DIS),
                  .WR_DBI_0_DIS(WR_DBI_0_DIS),
                  .WR_DBI_1_DIS(WR_DBI_1_DIS),
                  .WR_DBI_2_DIS(WR_DBI_2_DIS),
                  .WR_DBI_3_DIS(WR_DBI_3_DIS),
                  .TXDBI_EN(TXDBI_EN),
                  .RXDBI_EN(RXDBI_EN),
                  .TXPAR_EN(TXPAR_EN),
                  .RXPAR_EN(RXPAR_EN),
                  .HBMC_CH0_CFG_PAR_LAT(HBMC_CH0_CFG_PAR_LAT),
                  .HBMC_CH1_CFG_PAR_LAT(HBMC_CH1_CFG_PAR_LAT),
                  .HBMC_CH2_CFG_PAR_LAT(HBMC_CH2_CFG_PAR_LAT),
                  .HBMC_CH3_CFG_PAR_LAT(HBMC_CH3_CFG_PAR_LAT),
                  .HBMC_CH4_CFG_PAR_LAT(HBMC_CH4_CFG_PAR_LAT),
                  .HBMC_CH5_CFG_PAR_LAT(HBMC_CH5_CFG_PAR_LAT),
                  .HBMC_CH6_CFG_PAR_LAT(HBMC_CH6_CFG_PAR_LAT),
                  .HBMC_CH7_CFG_PAR_LAT(HBMC_CH7_CFG_PAR_LAT),
                  .WR_DM_EN(WR_DM_EN),
                  .HR_WUFI(0), 
                  .UFIC2PPTRDLY(PHY_UFIC2PPTRDLY),
                  .UFIP2CPTRDLY(PHY_UFIP2CPTRDLY),
                  .UIB_FLOORPLAN(UIB_FLIPPED == 0 ? "NO_FLIP" : "FLIP"),
                  .SILICON_REV(SILICON_REV),
                  .PORT_M2U_BRIDGE_TEMP_WIDTH(PORT_M2U_BRIDGE_TEMP_WIDTH)
               ) uib_inst (
                   .pad ({
                   dbi_7[15],
                   dq_7[127],
                   dq_7[126],
                   dq_7[125],
                   dq_7[124],
                   dq_7[123],
                   dq_7[122],
                   dq_7[121],
                   dq_7[120],
                   dm_7[15],
                   dbi_7[14],
                   dq_7[119],
                   dq_7[118],
                   dq_7[117],
                   dq_7[116],
                   dq_7[115],
                   dq_7[114],
                   dq_7[113],
                   dq_7[112],
                   dm_7[14],
                   dbi_7[13],
                   dq_7[111],
                   dq_7[110],
                   dq_7[109],
                   dq_7[108],
                   dq_7[107],
                   dq_7[106],
                   dq_7[105],
                   dq_7[104],
                   dm_7[13],
                   dbi_7[12],
                   dq_7[103],
                   dq_7[102],
                   dq_7[101],
                   dq_7[100],
                   dq_7[99],
                   dq_7[98],
                   dq_7[97],
                   dq_7[96],
                   dm_7[12],
                   dbi_6[15],
                   dq_6[127],
                   dq_6[126],
                   dq_6[125],
                   dq_6[124],
                   dq_6[123],
                   dq_6[122],
                   dq_6[121],
                   dq_6[120],
                   dm_6[15],
                   dbi_6[14],
                   dq_6[119],
                   dq_6[118],
                   dq_6[117],
                   dq_6[116],
                   dq_6[115],
                   dq_6[114],
                   dq_6[113],
                   dq_6[112],
                   dm_6[14],
                   dbi_6[13],
                   dq_6[111],
                   dq_6[110],
                   dq_6[109],
                   dq_6[108],
                   dq_6[107],
                   dq_6[106],
                   dq_6[105],
                   dq_6[104],
                   dm_6[13],
                   dbi_6[12],
                   dq_6[103],
                   dq_6[102],
                   dq_6[101],
                   dq_6[100],
                   dq_6[99],
                   dq_6[98],
                   dq_6[97],
                   dq_6[96],
                   dm_6[12],
                   dbi_7[11],
                   dq_7[95],
                   dq_7[94],
                   dq_7[93],
                   dq_7[92],
                   dq_7[91],
                   dq_7[90],
                   dq_7[89],
                   dq_7[88],
                   dm_7[11],
                   dbi_7[10],
                   dq_7[87],
                   dq_7[86],
                   dq_7[85],
                   dq_7[84],
                   dq_7[83],
                   dq_7[82],
                   dq_7[81],
                   dq_7[80],
                   dm_7[10],
                   dbi_7[9],
                   dq_7[79],
                   dq_7[78],
                   dq_7[77],
                   dq_7[76],
                   dq_7[75],
                   dq_7[74],
                   dq_7[73],
                   dq_7[72],
                   dm_7[9],
                   dbi_7[8],
                   dq_7[71],
                   dq_7[70],
                   dq_7[69],
                   dq_7[68],
                   dq_7[67],
                   dq_7[66],
                   dq_7[65],
                   dq_7[64],
                   dm_7[8],
                   dbi_6[11],
                   dq_6[95],
                   dq_6[94],
                   dq_6[93],
                   dq_6[92],
                   dq_6[91],
                   dq_6[90],
                   dq_6[89],
                   dq_6[88],
                   dm_6[11],
                   dbi_6[10],
                   dq_6[87],
                   dq_6[86],
                   dq_6[85],
                   dq_6[84],
                   dq_6[83],
                   dq_6[82],
                   dq_6[81],
                   dq_6[80],
                   dm_6[10],
                   dbi_6[9],
                   dq_6[79],
                   dq_6[78],
                   dq_6[77],
                   dq_6[76],
                   dq_6[75],
                   dq_6[74],
                   dq_6[73],
                   dq_6[72],
                   dm_6[9],
                   dbi_6[8],
                   dq_6[71],
                   dq_6[70],
                   dq_6[69],
                   dq_6[68],
                   dq_6[67],
                   dq_6[66],
                   dq_6[65],
                   dq_6[64],
                   dm_6[8],
                   tmp_aerr_7,
                   unused_2,
                   rr_7,
                   r_7[5],
                   r_7[4],
                   r_7[3],
                   r_7[2],
                   r_7[1],
                   r_7[0],
                   unused_2,
                   rc_7,
                   c_7[7],
                   c_7[6],
                   c_7[5],
                   c_7[4],
                   c_7[3],
                   c_7[2],
                   c_7[1],
                   c_7[0],
                   unused_2,
                   tmp_aerr_6,
                   unused_2,
                   rr_6,
                   r_6[5],
                   r_6[4],
                   r_6[3],
                   r_6[2],
                   r_6[1],
                   r_6[0],
                   unused_2,
                   rc_6,
                   c_6[7],
                   c_6[6],
                   c_6[5],
                   c_6[4],
                   c_6[3],
                   c_6[2],
                   c_6[1],
                   c_6[0],
                   unused_2,
                   dbi_7[7],
                   dq_7[63],
                   dq_7[62],
                   dq_7[61],
                   dq_7[60],
                   dq_7[59],
                   dq_7[58],
                   dq_7[57],
                   dq_7[56],
                   dm_7[7],
                   dbi_7[6],
                   dq_7[55],
                   dq_7[54],
                   dq_7[53],
                   dq_7[52],
                   dq_7[51],
                   dq_7[50],
                   dq_7[49],
                   dq_7[48],
                   dm_7[6],
                   dbi_7[5],
                   dq_7[47],
                   dq_7[46],
                   dq_7[45],
                   dq_7[44],
                   dq_7[43],
                   dq_7[42],
                   dq_7[41],
                   dq_7[40],
                   dm_7[5],
                   dbi_7[4],
                   dq_7[39],
                   dq_7[38],
                   dq_7[37],
                   dq_7[36],
                   dq_7[35],
                   dq_7[34],
                   dq_7[33],
                   dq_7[32],
                   dm_7[4],
                   dbi_6[7],
                   dq_6[63],
                   dq_6[62],
                   dq_6[61],
                   dq_6[60],
                   dq_6[59],
                   dq_6[58],
                   dq_6[57],
                   dq_6[56],
                   dm_6[7],
                   dbi_6[6],
                   dq_6[55],
                   dq_6[54],
                   dq_6[53],
                   dq_6[52],
                   dq_6[51],
                   dq_6[50],
                   dq_6[49],
                   dq_6[48],
                   dm_6[6],
                   dbi_6[5],
                   dq_6[47],
                   dq_6[46],
                   dq_6[45],
                   dq_6[44],
                   dq_6[43],
                   dq_6[42],
                   dq_6[41],
                   dq_6[40],
                   dm_6[5],
                   dbi_6[4],
                   dq_6[39],
                   dq_6[38],
                   dq_6[37],
                   dq_6[36],
                   dq_6[35],
                   dq_6[34],
                   dq_6[33],
                   dq_6[32],
                   dm_6[4],
                   dbi_7[3],
                   dq_7[31],
                   dq_7[30],
                   dq_7[29],
                   dq_7[28],
                   dq_7[27],
                   dq_7[26],
                   dq_7[25],
                   dq_7[24],
                   dm_7[3],
                   dbi_7[2],
                   dq_7[23],
                   dq_7[22],
                   dq_7[21],
                   dq_7[20],
                   dq_7[19],
                   dq_7[18],
                   dq_7[17],
                   dq_7[16],
                   dm_7[2],
                   dbi_7[1],
                   dq_7[15],
                   dq_7[14],
                   dq_7[13],
                   dq_7[12],
                   dq_7[11],
                   dq_7[10],
                   dq_7[9],
                   dq_7[8],
                   dm_7[1],
                   dbi_7[0],
                   dq_7[7],
                   dq_7[6],
                   dq_7[5],
                   dq_7[4],
                   dq_7[3],
                   dq_7[2],
                   dq_7[1],
                   dq_7[0],
                   dm_7[0],
                   dbi_6[3],
                   dq_6[31],
                   dq_6[30],
                   dq_6[29],
                   dq_6[28],
                   dq_6[27],
                   dq_6[26],
                   dq_6[25],
                   dq_6[24],
                   dm_6[3],
                   dbi_6[2],
                   dq_6[23],
                   dq_6[22],
                   dq_6[21],
                   dq_6[20],
                   dq_6[19],
                   dq_6[18],
                   dq_6[17],
                   dq_6[16],
                   dm_6[2],
                   dbi_6[1],
                   dq_6[15],
                   dq_6[14],
                   dq_6[13],
                   dq_6[12],
                   dq_6[11],
                   dq_6[10],
                   dq_6[9],
                   dq_6[8],
                   dm_6[1],
                   dbi_6[0],
                   dq_6[7],
                   dq_6[6],
                   dq_6[5],
                   dq_6[4],
                   dq_6[3],
                   dq_6[2],
                   dq_6[1],
                   dq_6[0],
                   dm_6[0],
                   dbi_5[15],
                   dq_5[127],
                   dq_5[126],
                   dq_5[125],
                   dq_5[124],
                   dq_5[123],
                   dq_5[122],
                   dq_5[121],
                   dq_5[120],
                   dm_5[15],
                   dbi_5[14],
                   dq_5[119],
                   dq_5[118],
                   dq_5[117],
                   dq_5[116],
                   dq_5[115],
                   dq_5[114],
                   dq_5[113],
                   dq_5[112],
                   dm_5[14],
                   dbi_5[13],
                   dq_5[111],
                   dq_5[110],
                   dq_5[109],
                   dq_5[108],
                   dq_5[107],
                   dq_5[106],
                   dq_5[105],
                   dq_5[104],
                   dm_5[13],
                   dbi_5[12],
                   dq_5[103],
                   dq_5[102],
                   dq_5[101],
                   dq_5[100],
                   dq_5[99],
                   dq_5[98],
                   dq_5[97],
                   dq_5[96],
                   dm_5[12],
                   dbi_4[15],
                   dq_4[127],
                   dq_4[126],
                   dq_4[125],
                   dq_4[124],
                   dq_4[123],
                   dq_4[122],
                   dq_4[121],
                   dq_4[120],
                   dm_4[15],
                   dbi_4[14],
                   dq_4[119],
                   dq_4[118],
                   dq_4[117],
                   dq_4[116],
                   dq_4[115],
                   dq_4[114],
                   dq_4[113],
                   dq_4[112],
                   dm_4[14],
                   dbi_4[13],
                   dq_4[111],
                   dq_4[110],
                   dq_4[109],
                   dq_4[108],
                   dq_4[107],
                   dq_4[106],
                   dq_4[105],
                   dq_4[104],
                   dm_4[13],
                   dbi_4[12],
                   dq_4[103],
                   dq_4[102],
                   dq_4[101],
                   dq_4[100],
                   dq_4[99],
                   dq_4[98],
                   dq_4[97],
                   dq_4[96],
                   dm_4[12],
                   dbi_5[11],
                   dq_5[95],
                   dq_5[94],
                   dq_5[93],
                   dq_5[92],
                   dq_5[91],
                   dq_5[90],
                   dq_5[89],
                   dq_5[88],
                   dm_5[11],
                   dbi_5[10],
                   dq_5[87],
                   dq_5[86],
                   dq_5[85],
                   dq_5[84],
                   dq_5[83],
                   dq_5[82],
                   dq_5[81],
                   dq_5[80],
                   dm_5[10],
                   dbi_5[9],
                   dq_5[79],
                   dq_5[78],
                   dq_5[77],
                   dq_5[76],
                   dq_5[75],
                   dq_5[74],
                   dq_5[73],
                   dq_5[72],
                   dm_5[9],
                   dbi_5[8],
                   dq_5[71],
                   dq_5[70],
                   dq_5[69],
                   dq_5[68],
                   dq_5[67],
                   dq_5[66],
                   dq_5[65],
                   dq_5[64],
                   dm_5[8],
                   dbi_4[11],
                   dq_4[95],
                   dq_4[94],
                   dq_4[93],
                   dq_4[92],
                   dq_4[91],
                   dq_4[90],
                   dq_4[89],
                   dq_4[88],
                   dm_4[11],
                   dbi_4[10],
                   dq_4[87],
                   dq_4[86],
                   dq_4[85],
                   dq_4[84],
                   dq_4[83],
                   dq_4[82],
                   dq_4[81],
                   dq_4[80],
                   dm_4[10],
                   dbi_4[9],
                   dq_4[79],
                   dq_4[78],
                   dq_4[77],
                   dq_4[76],
                   dq_4[75],
                   dq_4[74],
                   dq_4[73],
                   dq_4[72],
                   dm_4[9],
                   dbi_4[8],
                   dq_4[71],
                   dq_4[70],
                   dq_4[69],
                   dq_4[68],
                   dq_4[67],
                   dq_4[66],
                   dq_4[65],
                   dq_4[64],
                   dm_4[8],
                   tmp_aerr_5,
                   unused_2,
                   rr_5,
                   r_5[5],
                   r_5[4],
                   r_5[3],
                   r_5[2],
                   r_5[1],
                   r_5[0],
                   unused_2,
                   rc_5,
                   c_5[7],
                   c_5[6],
                   c_5[5],
                   c_5[4],
                   c_5[3],
                   c_5[2],
                   c_5[1],
                   c_5[0],
                   unused_2,
                   tmp_aerr_4,
                   unused_2,
                   rr_4,
                   r_4[5],
                   r_4[4],
                   r_4[3],
                   r_4[2],
                   r_4[1],
                   r_4[0],
                   unused_2,
                   rc_4,
                   c_4[7],
                   c_4[6],
                   c_4[5],
                   c_4[4],
                   c_4[3],
                   c_4[2],
                   c_4[1],
                   c_4[0],
                   unused_2,
                   dbi_5[7],
                   dq_5[63],
                   dq_5[62],
                   dq_5[61],
                   dq_5[60],
                   dq_5[59],
                   dq_5[58],
                   dq_5[57],
                   dq_5[56],
                   dm_5[7],
                   dbi_5[6],
                   dq_5[55],
                   dq_5[54],
                   dq_5[53],
                   dq_5[52],
                   dq_5[51],
                   dq_5[50],
                   dq_5[49],
                   dq_5[48],
                   dm_5[6],
                   dbi_5[5],
                   dq_5[47],
                   dq_5[46],
                   dq_5[45],
                   dq_5[44],
                   dq_5[43],
                   dq_5[42],
                   dq_5[41],
                   dq_5[40],
                   dm_5[5],
                   dbi_5[4],
                   dq_5[39],
                   dq_5[38],
                   dq_5[37],
                   dq_5[36],
                   dq_5[35],
                   dq_5[34],
                   dq_5[33],
                   dq_5[32],
                   dm_5[4],
                   dbi_4[7],
                   dq_4[63],
                   dq_4[62],
                   dq_4[61],
                   dq_4[60],
                   dq_4[59],
                   dq_4[58],
                   dq_4[57],
                   dq_4[56],
                   dm_4[7],
                   dbi_4[6],
                   dq_4[55],
                   dq_4[54],
                   dq_4[53],
                   dq_4[52],
                   dq_4[51],
                   dq_4[50],
                   dq_4[49],
                   dq_4[48],
                   dm_4[6],
                   dbi_4[5],
                   dq_4[47],
                   dq_4[46],
                   dq_4[45],
                   dq_4[44],
                   dq_4[43],
                   dq_4[42],
                   dq_4[41],
                   dq_4[40],
                   dm_4[5],
                   dbi_4[4],
                   dq_4[39],
                   dq_4[38],
                   dq_4[37],
                   dq_4[36],
                   dq_4[35],
                   dq_4[34],
                   dq_4[33],
                   dq_4[32],
                   dm_4[4],
                   dbi_5[3],
                   dq_5[31],
                   dq_5[30],
                   dq_5[29],
                   dq_5[28],
                   dq_5[27],
                   dq_5[26],
                   dq_5[25],
                   dq_5[24],
                   dm_5[3],
                   dbi_5[2],
                   dq_5[23],
                   dq_5[22],
                   dq_5[21],
                   dq_5[20],
                   dq_5[19],
                   dq_5[18],
                   dq_5[17],
                   dq_5[16],
                   dm_5[2],
                   dbi_5[1],
                   dq_5[15],
                   dq_5[14],
                   dq_5[13],
                   dq_5[12],
                   dq_5[11],
                   dq_5[10],
                   dq_5[9],
                   dq_5[8],
                   dm_5[1],
                   dbi_5[0],
                   dq_5[7],
                   dq_5[6],
                   dq_5[5],
                   dq_5[4],
                   dq_5[3],
                   dq_5[2],
                   dq_5[1],
                   dq_5[0],
                   dm_5[0],
                   dbi_4[3],
                   dq_4[31],
                   dq_4[30],
                   dq_4[29],
                   dq_4[28],
                   dq_4[27],
                   dq_4[26],
                   dq_4[25],
                   dq_4[24],
                   dm_4[3],
                   dbi_4[2],
                   dq_4[23],
                   dq_4[22],
                   dq_4[21],
                   dq_4[20],
                   dq_4[19],
                   dq_4[18],
                   dq_4[17],
                   dq_4[16],
                   dm_4[2],
                   dbi_4[1],
                   dq_4[15],
                   dq_4[14],
                   dq_4[13],
                   dq_4[12],
                   dq_4[11],
                   dq_4[10],
                   dq_4[9],
                   dq_4[8],
                   dm_4[1],
                   dbi_4[0],
                   dq_4[7],
                   dq_4[6],
                   dq_4[5],
                   dq_4[4],
                   dq_4[3],
                   dq_4[2],
                   dq_4[1],
                   dq_4[0],
                   dm_4[0],
                   dbi_3[15],
                   dq_3[127],
                   dq_3[126],
                   dq_3[125],
                   dq_3[124],
                   dq_3[123],
                   dq_3[122],
                   dq_3[121],
                   dq_3[120],
                   dm_3[15],
                   dbi_3[14],
                   dq_3[119],
                   dq_3[118],
                   dq_3[117],
                   dq_3[116],
                   dq_3[115],
                   dq_3[114],
                   dq_3[113],
                   dq_3[112],
                   dm_3[14],
                   dbi_3[13],
                   dq_3[111],
                   dq_3[110],
                   dq_3[109],
                   dq_3[108],
                   dq_3[107],
                   dq_3[106],
                   dq_3[105],
                   dq_3[104],
                   dm_3[13],
                   dbi_3[12],
                   dq_3[103],
                   dq_3[102],
                   dq_3[101],
                   dq_3[100],
                   dq_3[99],
                   dq_3[98],
                   dq_3[97],
                   dq_3[96],
                   dm_3[12],
                   dbi_2[15],
                   dq_2[127],
                   dq_2[126],
                   dq_2[125],
                   dq_2[124],
                   dq_2[123],
                   dq_2[122],
                   dq_2[121],
                   dq_2[120],
                   dm_2[15],
                   dbi_2[14],
                   dq_2[119],
                   dq_2[118],
                   dq_2[117],
                   dq_2[116],
                   dq_2[115],
                   dq_2[114],
                   dq_2[113],
                   dq_2[112],
                   dm_2[14],
                   dbi_2[13],
                   dq_2[111],
                   dq_2[110],
                   dq_2[109],
                   dq_2[108],
                   dq_2[107],
                   dq_2[106],
                   dq_2[105],
                   dq_2[104],
                   dm_2[13],
                   dbi_2[12],
                   dq_2[103],
                   dq_2[102],
                   dq_2[101],
                   dq_2[100],
                   dq_2[99],
                   dq_2[98],
                   dq_2[97],
                   dq_2[96],
                   dm_2[12],
                   dbi_3[11],
                   dq_3[95],
                   dq_3[94],
                   dq_3[93],
                   dq_3[92],
                   dq_3[91],
                   dq_3[90],
                   dq_3[89],
                   dq_3[88],
                   dm_3[11],
                   dbi_3[10],
                   dq_3[87],
                   dq_3[86],
                   dq_3[85],
                   dq_3[84],
                   dq_3[83],
                   dq_3[82],
                   dq_3[81],
                   dq_3[80],
                   dm_3[10],
                   dbi_3[9],
                   dq_3[79],
                   dq_3[78],
                   dq_3[77],
                   dq_3[76],
                   dq_3[75],
                   dq_3[74],
                   dq_3[73],
                   dq_3[72],
                   dm_3[9],
                   dbi_3[8],
                   dq_3[71],
                   dq_3[70],
                   dq_3[69],
                   dq_3[68],
                   dq_3[67],
                   dq_3[66],
                   dq_3[65],
                   dq_3[64],
                   dm_3[8],
                   dbi_2[11],
                   dq_2[95],
                   dq_2[94],
                   dq_2[93],
                   dq_2[92],
                   dq_2[91],
                   dq_2[90],
                   dq_2[89],
                   dq_2[88],
                   dm_2[11],
                   dbi_2[10],
                   dq_2[87],
                   dq_2[86],
                   dq_2[85],
                   dq_2[84],
                   dq_2[83],
                   dq_2[82],
                   dq_2[81],
                   dq_2[80],
                   dm_2[10],
                   dbi_2[9],
                   dq_2[79],
                   dq_2[78],
                   dq_2[77],
                   dq_2[76],
                   dq_2[75],
                   dq_2[74],
                   dq_2[73],
                   dq_2[72],
                   dm_2[9],
                   dbi_2[8],
                   dq_2[71],
                   dq_2[70],
                   dq_2[69],
                   dq_2[68],
                   dq_2[67],
                   dq_2[66],
                   dq_2[65],
                   dq_2[64],
                   dm_2[8],
                   tmp_aerr_3,
                   unused_2,
                   rr_3,
                   r_3[5],
                   r_3[4],
                   r_3[3],
                   r_3[2],
                   r_3[1],
                   r_3[0],
                   unused_2,
                   rc_3,
                   c_3[7],
                   c_3[6],
                   c_3[5],
                   c_3[4],
                   c_3[3],
                   c_3[2],
                   c_3[1],
                   c_3[0],
                   unused_2,
                   tmp_aerr_2,
                   unused_2,
                   rr_2,
                   r_2[5],
                   r_2[4],
                   r_2[3],
                   r_2[2],
                   r_2[1],
                   r_2[0],
                   unused_2,
                   rc_2,
                   c_2[7],
                   c_2[6],
                   c_2[5],
                   c_2[4],
                   c_2[3],
                   c_2[2],
                   c_2[1],
                   c_2[0],
                   unused_2,
                   dbi_3[7],
                   dq_3[63],
                   dq_3[62],
                   dq_3[61],
                   dq_3[60],
                   dq_3[59],
                   dq_3[58],
                   dq_3[57],
                   dq_3[56],
                   dm_3[7],
                   dbi_3[6],
                   dq_3[55],
                   dq_3[54],
                   dq_3[53],
                   dq_3[52],
                   dq_3[51],
                   dq_3[50],
                   dq_3[49],
                   dq_3[48],
                   dm_3[6],
                   dbi_3[5],
                   dq_3[47],
                   dq_3[46],
                   dq_3[45],
                   dq_3[44],
                   dq_3[43],
                   dq_3[42],
                   dq_3[41],
                   dq_3[40],
                   dm_3[5],
                   dbi_3[4],
                   dq_3[39],
                   dq_3[38],
                   dq_3[37],
                   dq_3[36],
                   dq_3[35],
                   dq_3[34],
                   dq_3[33],
                   dq_3[32],
                   dm_3[4],
                   dbi_2[7],
                   dq_2[63],
                   dq_2[62],
                   dq_2[61],
                   dq_2[60],
                   dq_2[59],
                   dq_2[58],
                   dq_2[57],
                   dq_2[56],
                   dm_2[7],
                   dbi_2[6],
                   dq_2[55],
                   dq_2[54],
                   dq_2[53],
                   dq_2[52],
                   dq_2[51],
                   dq_2[50],
                   dq_2[49],
                   dq_2[48],
                   dm_2[6],
                   dbi_2[5],
                   dq_2[47],
                   dq_2[46],
                   dq_2[45],
                   dq_2[44],
                   dq_2[43],
                   dq_2[42],
                   dq_2[41],
                   dq_2[40],
                   dm_2[5],
                   dbi_2[4],
                   dq_2[39],
                   dq_2[38],
                   dq_2[37],
                   dq_2[36],
                   dq_2[35],
                   dq_2[34],
                   dq_2[33],
                   dq_2[32],
                   dm_2[4],
                   dbi_3[3],
                   dq_3[31],
                   dq_3[30],
                   dq_3[29],
                   dq_3[28],
                   dq_3[27],
                   dq_3[26],
                   dq_3[25],
                   dq_3[24],
                   dm_3[3],
                   dbi_3[2],
                   dq_3[23],
                   dq_3[22],
                   dq_3[21],
                   dq_3[20],
                   dq_3[19],
                   dq_3[18],
                   dq_3[17],
                   dq_3[16],
                   dm_3[2],
                   dbi_3[1],
                   dq_3[15],
                   dq_3[14],
                   dq_3[13],
                   dq_3[12],
                   dq_3[11],
                   dq_3[10],
                   dq_3[9],
                   dq_3[8],
                   dm_3[1],
                   dbi_3[0],
                   dq_3[7],
                   dq_3[6],
                   dq_3[5],
                   dq_3[4],
                   dq_3[3],
                   dq_3[2],
                   dq_3[1],
                   dq_3[0],
                   dm_3[0],
                   dbi_2[3],
                   dq_2[31],
                   dq_2[30],
                   dq_2[29],
                   dq_2[28],
                   dq_2[27],
                   dq_2[26],
                   dq_2[25],
                   dq_2[24],
                   dm_2[3],
                   dbi_2[2],
                   dq_2[23],
                   dq_2[22],
                   dq_2[21],
                   dq_2[20],
                   dq_2[19],
                   dq_2[18],
                   dq_2[17],
                   dq_2[16],
                   dm_2[2],
                   dbi_2[1],
                   dq_2[15],
                   dq_2[14],
                   dq_2[13],
                   dq_2[12],
                   dq_2[11],
                   dq_2[10],
                   dq_2[9],
                   dq_2[8],
                   dm_2[1],
                   dbi_2[0],
                   dq_2[7],
                   dq_2[6],
                   dq_2[5],
                   dq_2[4],
                   dq_2[3],
                   dq_2[2],
                   dq_2[1],
                   dq_2[0],
                   dm_2[0],
                   dbi_1[15],
                   dq_1[127],
                   dq_1[126],
                   dq_1[125],
                   dq_1[124],
                   dq_1[123],
                   dq_1[122],
                   dq_1[121],
                   dq_1[120],
                   dm_1[15],
                   dbi_1[14],
                   dq_1[119],
                   dq_1[118],
                   dq_1[117],
                   dq_1[116],
                   dq_1[115],
                   dq_1[114],
                   dq_1[113],
                   dq_1[112],
                   dm_1[14],
                   dbi_1[13],
                   dq_1[111],
                   dq_1[110],
                   dq_1[109],
                   dq_1[108],
                   dq_1[107],
                   dq_1[106],
                   dq_1[105],
                   dq_1[104],
                   dm_1[13],
                   dbi_1[12],
                   dq_1[103],
                   dq_1[102],
                   dq_1[101],
                   dq_1[100],
                   dq_1[99],
                   dq_1[98],
                   dq_1[97],
                   dq_1[96],
                   dm_1[12],
                   dbi_0[15],
                   dq_0[127],
                   dq_0[126],
                   dq_0[125],
                   dq_0[124],
                   dq_0[123],
                   dq_0[122],
                   dq_0[121],
                   dq_0[120],
                   dm_0[15],
                   dbi_0[14],
                   dq_0[119],
                   dq_0[118],
                   dq_0[117],
                   dq_0[116],
                   dq_0[115],
                   dq_0[114],
                   dq_0[113],
                   dq_0[112],
                   dm_0[14],
                   dbi_0[13],
                   dq_0[111],
                   dq_0[110],
                   dq_0[109],
                   dq_0[108],
                   dq_0[107],
                   dq_0[106],
                   dq_0[105],
                   dq_0[104],
                   dm_0[13],
                   dbi_0[12],
                   dq_0[103],
                   dq_0[102],
                   dq_0[101],
                   dq_0[100],
                   dq_0[99],
                   dq_0[98],
                   dq_0[97],
                   dq_0[96],
                   dm_0[12],
                   dbi_1[11],
                   dq_1[95],
                   dq_1[94],
                   dq_1[93],
                   dq_1[92],
                   dq_1[91],
                   dq_1[90],
                   dq_1[89],
                   dq_1[88],
                   dm_1[11],
                   dbi_1[10],
                   dq_1[87],
                   dq_1[86],
                   dq_1[85],
                   dq_1[84],
                   dq_1[83],
                   dq_1[82],
                   dq_1[81],
                   dq_1[80],
                   dm_1[10],
                   dbi_1[9],
                   dq_1[79],
                   dq_1[78],
                   dq_1[77],
                   dq_1[76],
                   dq_1[75],
                   dq_1[74],
                   dq_1[73],
                   dq_1[72],
                   dm_1[9],
                   dbi_1[8],
                   dq_1[71],
                   dq_1[70],
                   dq_1[69],
                   dq_1[68],
                   dq_1[67],
                   dq_1[66],
                   dq_1[65],
                   dq_1[64],
                   dm_1[8],
                   dbi_0[11],
                   dq_0[95],
                   dq_0[94],
                   dq_0[93],
                   dq_0[92],
                   dq_0[91],
                   dq_0[90],
                   dq_0[89],
                   dq_0[88],
                   dm_0[11],
                   dbi_0[10],
                   dq_0[87],
                   dq_0[86],
                   dq_0[85],
                   dq_0[84],
                   dq_0[83],
                   dq_0[82],
                   dq_0[81],
                   dq_0[80],
                   dm_0[10],
                   dbi_0[9],
                   dq_0[79],
                   dq_0[78],
                   dq_0[77],
                   dq_0[76],
                   dq_0[75],
                   dq_0[74],
                   dq_0[73],
                   dq_0[72],
                   dm_0[9],
                   dbi_0[8],
                   dq_0[71],
                   dq_0[70],
                   dq_0[69],
                   dq_0[68],
                   dq_0[67],
                   dq_0[66],
                   dq_0[65],
                   dq_0[64],
                   dm_0[8],
                   tmp_aerr_1,
                   unused_2,
                   rr_1,
                   r_1[5],
                   r_1[4],
                   r_1[3],
                   r_1[2],
                   r_1[1],
                   r_1[0],
                   unused_2,
                   rc_1,
                   c_1[7],
                   c_1[6],
                   c_1[5],
                   c_1[4],
                   c_1[3],
                   c_1[2],
                   c_1[1],
                   c_1[0],
                   unused_2,
                   tmp_aerr_0,
                   unused_2,
                   rr_0,
                   r_0[5],
                   r_0[4],
                   r_0[3],
                   r_0[2],
                   r_0[1],
                   r_0[0],
                   unused_2,
                   rc_0,
                   c_0[7],
                   c_0[6],
                   c_0[5],
                   c_0[4],
                   c_0[3],
                   c_0[2],
                   c_0[1],
                   c_0[0],
                   unused_2,
                   dbi_1[7],
                   dq_1[63],
                   dq_1[62],
                   dq_1[61],
                   dq_1[60],
                   dq_1[59],
                   dq_1[58],
                   dq_1[57],
                   dq_1[56],
                   dm_1[7],
                   dbi_1[6],
                   dq_1[55],
                   dq_1[54],
                   dq_1[53],
                   dq_1[52],
                   dq_1[51],
                   dq_1[50],
                   dq_1[49],
                   dq_1[48],
                   dm_1[6],
                   dbi_1[5],
                   dq_1[47],
                   dq_1[46],
                   dq_1[45],
                   dq_1[44],
                   dq_1[43],
                   dq_1[42],
                   dq_1[41],
                   dq_1[40],
                   dm_1[5],
                   dbi_1[4],
                   dq_1[39],
                   dq_1[38],
                   dq_1[37],
                   dq_1[36],
                   dq_1[35],
                   dq_1[34],
                   dq_1[33],
                   dq_1[32],
                   dm_1[4],
                   dbi_0[7],
                   dq_0[63],
                   dq_0[62],
                   dq_0[61],
                   dq_0[60],
                   dq_0[59],
                   dq_0[58],
                   dq_0[57],
                   dq_0[56],
                   dm_0[7],
                   dbi_0[6],
                   dq_0[55],
                   dq_0[54],
                   dq_0[53],
                   dq_0[52],
                   dq_0[51],
                   dq_0[50],
                   dq_0[49],
                   dq_0[48],
                   dm_0[6],
                   dbi_0[5],
                   dq_0[47],
                   dq_0[46],
                   dq_0[45],
                   dq_0[44],
                   dq_0[43],
                   dq_0[42],
                   dq_0[41],
                   dq_0[40],
                   dm_0[5],
                   dbi_0[4],
                   dq_0[39],
                   dq_0[38],
                   dq_0[37],
                   dq_0[36],
                   dq_0[35],
                   dq_0[34],
                   dq_0[33],
                   dq_0[32],
                   dm_0[4],
                   dbi_1[3],
                   dq_1[31],
                   dq_1[30],
                   dq_1[29],
                   dq_1[28],
                   dq_1[27],
                   dq_1[26],
                   dq_1[25],
                   dq_1[24],
                   dm_1[3],
                   dbi_1[2],
                   dq_1[23],
                   dq_1[22],
                   dq_1[21],
                   dq_1[20],
                   dq_1[19],
                   dq_1[18],
                   dq_1[17],
                   dq_1[16],
                   dm_1[2],
                   dbi_1[1],
                   dq_1[15],
                   dq_1[14],
                   dq_1[13],
                   dq_1[12],
                   dq_1[11],
                   dq_1[10],
                   dq_1[9],
                   dq_1[8],
                   dm_1[1],
                   dbi_1[0],
                   dq_1[7],
                   dq_1[6],
                   dq_1[5],
                   dq_1[4],
                   dq_1[3],
                   dq_1[2],
                   dq_1[1],
                   dq_1[0],
                   dm_1[0],
                   dbi_0[3],
                   dq_0[31],
                   dq_0[30],
                   dq_0[29],
                   dq_0[28],
                   dq_0[27],
                   dq_0[26],
                   dq_0[25],
                   dq_0[24],
                   dm_0[3],
                   dbi_0[2],
                   dq_0[23],
                   dq_0[22],
                   dq_0[21],
                   dq_0[20],
                   dq_0[19],
                   dq_0[18],
                   dq_0[17],
                   dq_0[16],
                   dm_0[2],
                   dbi_0[1],
                   dq_0[15],
                   dq_0[14],
                   dq_0[13],
                   dq_0[12],
                   dq_0[11],
                   dq_0[10],
                   dq_0[9],
                   dq_0[8],
                   dm_0[1],
                   dbi_0[0],
                   dq_0[7],
                   dq_0[6],
                   dq_0[5],
                   dq_0[4],
                   dq_0[3],
                   dq_0[2],
                   dq_0[1],
                   dq_0[0],
                   dm_0[0]}),
                   .diff_pad ({
                   derr_7[3],
                   tmp_rdqs_t_7[3],
                   wdqs_t_7[3],
                   par_7[3],
                   derr_6[3],
                   tmp_rdqs_t_6[3],
                   wdqs_t_6[3],
                   par_6[3],
                   derr_7[2],
                   tmp_rdqs_t_7[2],
                   wdqs_t_7[2],
                   par_7[2],
                   derr_6[2],
                   tmp_rdqs_t_6[2],
                   wdqs_t_6[2],
                   par_6[2],
                   ck_t_7,
                   unused_2,
                   ck_t_6,
                   unused_2,
                   derr_7[1],
                   tmp_rdqs_t_7[1],
                   wdqs_t_7[1],
                   par_7[1],
                   derr_6[1],
                   tmp_rdqs_t_6[1],
                   wdqs_t_6[1],
                   par_6[1],
                   derr_7[0],
                   tmp_rdqs_t_7[0],
                   wdqs_t_7[0],
                   par_7[0],
                   derr_6[0],
                   tmp_rdqs_t_6[0],
                   wdqs_t_6[0],
                   par_6[0],
                   derr_5[3],
                   tmp_rdqs_t_5[3],
                   wdqs_t_5[3],
                   par_5[3],
                   derr_4[3],
                   tmp_rdqs_t_4[3],
                   wdqs_t_4[3],
                   par_4[3],
                   derr_5[2],
                   tmp_rdqs_t_5[2],
                   wdqs_t_5[2],
                   par_5[2],
                   derr_4[2],
                   tmp_rdqs_t_4[2],
                   wdqs_t_4[2],
                   par_4[2],
                   ck_t_5,
                   unused_2,
                   ck_t_4,
                   unused_2,
                   derr_5[1],
                   tmp_rdqs_t_5[1],
                   wdqs_t_5[1],
                   par_5[1],
                   derr_4[1],
                   tmp_rdqs_t_4[1],
                   wdqs_t_4[1],
                   par_4[1],
                   derr_5[0],
                   tmp_rdqs_t_5[0],
                   wdqs_t_5[0],
                   par_5[0],
                   derr_4[0],
                   tmp_rdqs_t_4[0],
                   wdqs_t_4[0],
                   par_4[0],
                   derr_3[3],
                   tmp_rdqs_t_3[3],
                   wdqs_t_3[3],
                   par_3[3],
                   derr_2[3],
                   tmp_rdqs_t_2[3],
                   wdqs_t_2[3],
                   par_2[3],
                   derr_3[2],
                   tmp_rdqs_t_3[2],
                   wdqs_t_3[2],
                   par_3[2],
                   derr_2[2],
                   tmp_rdqs_t_2[2],
                   wdqs_t_2[2],
                   par_2[2],
                   ck_t_3,
                   unused_2,
                   ck_t_2,
                   unused_2,
                   derr_3[1],
                   tmp_rdqs_t_3[1],
                   wdqs_t_3[1],
                   par_3[1],
                   derr_2[1],
                   tmp_rdqs_t_2[1],
                   wdqs_t_2[1],
                   par_2[1],
                   derr_3[0],
                   tmp_rdqs_t_3[0],
                   wdqs_t_3[0],
                   par_3[0],
                   derr_2[0],
                   tmp_rdqs_t_2[0],
                   wdqs_t_2[0],
                   par_2[0],
                   derr_1[3],
                   tmp_rdqs_t_1[3],
                   wdqs_t_1[3],
                   par_1[3],
                   derr_0[3],
                   tmp_rdqs_t_0[3],
                   wdqs_t_0[3],
                   par_0[3],
                   derr_1[2],
                   tmp_rdqs_t_1[2],
                   wdqs_t_1[2],
                   par_1[2],
                   derr_0[2],
                   tmp_rdqs_t_0[2],
                   wdqs_t_0[2],
                   par_0[2],
                   ck_t_1,
                   unused_2,
                   ck_t_0,
                   unused_2,
                   derr_1[1],
                   tmp_rdqs_t_1[1],
                   wdqs_t_1[1],
                   par_1[1],
                   derr_0[1],
                   tmp_rdqs_t_0[1],
                   wdqs_t_0[1],
                   par_0[1],
                   derr_1[0],
                   tmp_rdqs_t_1[0],
                   wdqs_t_1[0],
                   par_1[0],
                   derr_0[0],
                   tmp_rdqs_t_0[0],
                   wdqs_t_0[0],
                   par_0[0]}),
                   .diff_pad_b ({
                   rd_7[7],
                   tmp_rdqs_c_7[3],
                   wdqs_c_7[3],
                   rd_7[6],
                   rd_6[7],
                   tmp_rdqs_c_6[3],
                   wdqs_c_6[3],
                   rd_6[6],
                   rd_7[5],
                   tmp_rdqs_c_7[2],
                   wdqs_c_7[2],
                   rd_7[4],
                   rd_6[5],
                   tmp_rdqs_c_6[2],
                   wdqs_c_6[2],
                   rd_6[4],
                   ck_c_7,
                   cke_7,
                   ck_c_6,
                   cke_6,
                   rd_7[3],
                   tmp_rdqs_c_7[1],
                   wdqs_c_7[1],
                   rd_7[2],
                   rd_6[3],
                   tmp_rdqs_c_6[1],
                   wdqs_c_6[1],
                   rd_6[2],
                   rd_7[1],
                   tmp_rdqs_c_7[0],
                   wdqs_c_7[0],
                   rd_7[0],
                   rd_6[1],
                   tmp_rdqs_c_6[0],
                   wdqs_c_6[0],
                   rd_6[0],
                   rd_5[7],
                   tmp_rdqs_c_5[3],
                   wdqs_c_5[3],
                   rd_5[6],
                   rd_4[7],
                   tmp_rdqs_c_4[3],
                   wdqs_c_4[3],
                   rd_4[6],
                   rd_5[5],
                   tmp_rdqs_c_5[2],
                   wdqs_c_5[2],
                   rd_5[4],
                   rd_4[5],
                   tmp_rdqs_c_4[2],
                   wdqs_c_4[2],
                   rd_4[4],
                   ck_c_5,
                   cke_5,
                   ck_c_4,
                   cke_4,
                   rd_5[3],
                   tmp_rdqs_c_5[1],
                   wdqs_c_5[1],
                   rd_5[2],
                   rd_4[3],
                   tmp_rdqs_c_4[1],
                   wdqs_c_4[1],
                   rd_4[2],
                   rd_5[1],
                   tmp_rdqs_c_5[0],
                   wdqs_c_5[0],
                   rd_5[0],
                   rd_4[1],
                   tmp_rdqs_c_4[0],
                   wdqs_c_4[0],
                   rd_4[0],
                   rd_3[7],
                   tmp_rdqs_c_3[3],
                   wdqs_c_3[3],
                   rd_3[6],
                   rd_2[7],
                   tmp_rdqs_c_2[3],
                   wdqs_c_2[3],
                   rd_2[6],
                   rd_3[5],
                   tmp_rdqs_c_3[2],
                   wdqs_c_3[2],
                   rd_3[4],
                   rd_2[5],
                   tmp_rdqs_c_2[2],
                   wdqs_c_2[2],
                   rd_2[4],
                   ck_c_3,
                   cke_3,
                   ck_c_2,
                   cke_2,
                   rd_3[3],
                   tmp_rdqs_c_3[1],
                   wdqs_c_3[1],
                   rd_3[2],
                   rd_2[3],
                   tmp_rdqs_c_2[1],
                   wdqs_c_2[1],
                   rd_2[2],
                   rd_3[1],
                   tmp_rdqs_c_3[0],
                   wdqs_c_3[0],
                   rd_3[0],
                   rd_2[1],
                   tmp_rdqs_c_2[0],
                   wdqs_c_2[0],
                   rd_2[0],
                   rd_1[7],
                   tmp_rdqs_c_1[3],
                   wdqs_c_1[3],
                   rd_1[6],
                   rd_0[7],
                   tmp_rdqs_c_0[3],
                   wdqs_c_0[3],
                   rd_0[6],
                   rd_1[5],
                   tmp_rdqs_c_1[2],
                   wdqs_c_1[2],
                   rd_1[4],
                   rd_0[5],
                   tmp_rdqs_c_0[2],
                   wdqs_c_0[2],
                   rd_0[4],
                   ck_c_1,
                   cke_1,
                   ck_c_0,
                   cke_0,
                   rd_1[3],
                   tmp_rdqs_c_1[1],
                   wdqs_c_1[1],
                   rd_1[2],
                   rd_0[3],
                   tmp_rdqs_c_0[1],
                   wdqs_c_0[1],
                   rd_0[2],
                   rd_1[1],
                   tmp_rdqs_c_1[0],
                   wdqs_c_1[0],
                   rd_1[0],
                   rd_0[1],
                   tmp_rdqs_c_0[0],
                   wdqs_c_0[0],
                   rd_0[0]}),

                       .cal_in_prog    (cal_in_prog[0]),
                       .ptr_en_sync_phy(ptr_en_sync),
                       .sdout0_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua0)),
                       .sdout0_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua0)),
                       .sdin0_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua0)),
                       .sdin0_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua0)),
                       .ddout0_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua0)),
                       .ddout0_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua0)),
                       .ddin0_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua0)),
                       .ddin0_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua0)),
                       .ddout1_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua0)),
                       .ddout1_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua0)),
                       .ddin1_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua0)),
                       .ddin1_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua0)),
                       .sdout1_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua0)),
                       .sdout1_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua0)),
                       .sdin1_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua0)),
                       .sdin1_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua0)),
                       .ddout2_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua0)),
                       .ddout2_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua0)),
                       .ddin2_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua0)),
                       .ddin2_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua0)),
                       .ddout3_en_ua0  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua0)),
                       .ddout3_ua0     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua0)),
                       .ddin3_en_ua0   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua0)),
                       .ddin3_ua0      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua0)),
                       .rden_ua0       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua0)),

                       .sdout0_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua1)),
                       .sdout0_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua1)),
                       .sdin0_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua1)),
                       .sdin0_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua1)),
                       .ddout0_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua1)),
                       .ddout0_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua1)),
                       .ddin0_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua1)),
                       .ddin0_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua1)),
                       .ddout1_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua1)),
                       .ddout1_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua1)),
                       .ddin1_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua1)),
                       .ddin1_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua1)),
                       .sdout1_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua1)),
                       .sdout1_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua1)),
                       .sdin1_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua1)),
                       .sdin1_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua1)),
                       .ddout2_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua1)),
                       .ddout2_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua1)),
                       .ddin2_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua1)),
                       .ddin2_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua1)),
                       .ddout3_en_ua1  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua1)),
                       .ddout3_ua1     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua1)),
                       .ddin3_en_ua1   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua1)),
                       .ddin3_ua1      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua1)),
                       .rden_ua1       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua1)),

                       .sdout0_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua2)),
                       .sdout0_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua2)),
                       .sdin0_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua2)),
                       .sdin0_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua2)),
                       .ddout0_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua2)),
                       .ddout0_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua2)),
                       .ddin0_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua2)),
                       .ddin0_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua2)),
                       .ddout1_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua2)),
                       .ddout1_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua2)),
                       .ddin1_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua2)),
                       .ddin1_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua2)),
                       .sdout1_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua2)),
                       .sdout1_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua2)),
                       .sdin1_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua2)),
                       .sdin1_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua2)),
                       .ddout2_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua2)),
                       .ddout2_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua2)),
                       .ddin2_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua2)),
                       .ddin2_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua2)),
                       .ddout3_en_ua2  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua2)),
                       .ddout3_ua2     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua2)),
                       .ddin3_en_ua2   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua2)),
                       .ddin3_ua2      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua2)),
                       .rden_ua2       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua2)),

                       .sdout0_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout0_en_ua3)),
                       .sdout0_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout0, ua3)),
                       .sdin0_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin0_en_ua3)),
                       .sdin0_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin0, ua3)),
                       .ddout0_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout0_en_ua3)),
                       .ddout0_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout0, ua3)),
                       .ddin0_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin0_en_ua3)),
                       .ddin0_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin0, ua3)),
                       .ddout1_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout1_en_ua3)),
                       .ddout1_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout1, ua3)),
                       .ddin1_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin1_en_ua3)),
                       .ddin1_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin1, ua3)),
                       .sdout1_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdout1_en_ua3)),
                       .sdout1_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdout1, ua3)),
                       .sdin1_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(sdin1_en_ua3)),
                       .sdin1_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(sdin1, ua3)),
                       .ddout2_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout2_en_ua3)),
                       .ddout2_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout2, ua3)),
                       .ddin2_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin2_en_ua3)),
                       .ddin2_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin2, ua3)),
                       .ddout3_en_ua3  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddout3_en_ua3)),
                       .ddout3_ua3     (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddout3, ua3)),
                       .ddin3_en_ua3   (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(ddin3_en_ua3)),
                       .ddin3_ua3      (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE_PHASE(ddin3, ua3)),
                       .rden_ua3       (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(rden_ua3)),

                       .remap_sts  (`ALTERA_ABSTRACT_UIB_TOP_UA_BUNDLE(remap_sts)),

                       .diff_cfg_db_sel    ('0),

                       .cattrip            (cattrip),
                       .temp               (temp),
                       .ms_byp_in_phy      (ms_byp_in_phy),

                       .ref_clk            (USE_HBMC_TB ? pll_ref_clk : phy_clk),
                       .half_clk_in        (wmc_clk         ),
                       .ufi_clk            (uib_ufi_clk     ),
                       .half_clk           (uib_half_clk    ),
                       .reset_n            (wmcrst_to_use   ),
                       .cfg_ptr_rst_b      (cfg_ptr_rst_b   ),
                       .ufiptrrst_n        (ufiptrrst_n     )
                     );
                  end

            assign remap_sts_0     = '0;
            assign remap_sts_1     = '0;
            assign remap_sts_2     = '0;
            assign remap_sts_3     = '0;
            assign remap_sts_4     = '0;
            assign remap_sts_5     = '0;
            assign remap_sts_6     = '0;
            assign remap_sts_7     = '0;
            assign remap_sts_8     = '0;
            assign remap_sts_9     = '0;
            assign remap_sts_10    = '0;
            assign remap_sts_11    = '0;
            assign remap_sts_12    = '0;
            assign remap_sts_13    = '0;
            assign remap_sts_14    = '0;
            assign remap_sts_15    = '0;
            assign remap_sts_16    = '0;
            assign remap_sts_17    = '0;
            assign remap_sts_18    = '0;
            assign remap_sts_19    = '0;
            assign remap_sts_20    = '0;
            assign remap_sts_21    = '0;
            assign remap_sts_22    = '0;
            assign remap_sts_23    = '0;
            assign remap_sts_24    = '0;
            assign remap_sts_25    = '0;
            assign remap_sts_26    = '0;
            assign remap_sts_27    = '0;
            assign remap_sts_28    = '0;
            assign remap_sts_29    = '0;
            assign remap_sts_30    = '0;
            assign remap_sts_31    = '0;
            assign remap_sts_32    = '0;
            assign remap_sts_33    = '0;
            assign remap_sts_34    = '0;
            assign remap_sts_35    = '0;

        end else begin 
           altera_abstract_uib_uib #(
               .USE_INPUT_CLKS     (1),
               .MEM_IF_CLK_MHZ     (MEM_IF_CLK_MHZ),
               .NUM_UB48           (36),
               .FEEDTHROUGH_REF_CLK(FEEDTHROUGH_REF_CLK),
               .PHYCLK_FREQ_PS(PHYCLK_FREQ_PS),
               .WMCCLK_FREQ_PS(WMCCLK_FREQ_PS),
               .USE_FORCES(1),
               .ECC_DEC_EN(ECC_DEC_EN),
               .ECC_ENC_EN(ECC_ENC_EN),
               .RD_DBI_DIS(RD_DBI_DIS),
               .WR_DBI_0_DIS(WR_DBI_0_DIS),
               .WR_DBI_1_DIS(WR_DBI_1_DIS),
               .WR_DBI_2_DIS(WR_DBI_2_DIS),
               .WR_DBI_3_DIS(WR_DBI_3_DIS),
               .TXDBI_EN(TXDBI_EN),
               .RXDBI_EN(RXDBI_EN),
               .TXPAR_EN(TXPAR_EN),
               .TXPAR_LAT(PAR_LAT),
               .RXPAR_EN(RXPAR_EN),
               .WR_DM_EN(WR_DM_EN),
               .HR_WUFI(HR_WUFI),
               .UFIC2PPTRDLY(PHY_UFIC2PPTRDLY),
               .UFIP2CPTRDLY(PHY_UFIP2CPTRDLY)
           ) uib_inst (
               .pad                ({
                   dbi_7[15],dq_7[127:120],dm_7[15],dbi_7[14],dq_7[119:112],dm_7[14],dbi_7[13],dq_7[111:104],dm_7[13],dbi_7[12],dq_7[103:96],dm_7[12],
                   dbi_6[15],dq_6[127:120],dm_6[15],dbi_6[14],dq_6[119:112],dm_6[14],dbi_6[13],dq_6[111:104],dm_6[13],dbi_6[12],dq_6[103:96],dm_6[12],
                   dbi_7[11],dq_7[95:88],  dm_7[11],dbi_7[10],dq_7[87:80],  dm_7[10],dbi_7[9], dq_7[79:72],  dm_7[9], dbi_7[8], dq_7[71:64], dm_7[8],
                   dbi_6[11],dq_6[95:88],  dm_6[11],dbi_6[10],dq_6[87:80],  dm_6[10],dbi_6[9], dq_6[79:72],  dm_6[9], dbi_6[8], dq_6[71:64], dm_6[8],

                   tmp_aerr_7,unused_2,rr_7,r_7,unused_2,rc_7,c_7,unused_2,
                   tmp_aerr_6,unused_2,rr_6,r_6,unused_2,rc_6,c_6,unused_2,

                   dbi_7[7], dq_7[63:56],  dm_7[7], dbi_7[6], dq_7[55:48],  dm_7[6], dbi_7[5], dq_7[47:40],  dm_7[5], dbi_7[4], dq_7[39:32], dm_7[4],
                   dbi_6[7], dq_6[63:56],  dm_6[7], dbi_6[6], dq_6[55:48],  dm_6[6], dbi_6[5], dq_6[47:40],  dm_6[5], dbi_6[4], dq_6[39:32], dm_6[4],
                   dbi_7[3], dq_7[31:24],  dm_7[3], dbi_7[2], dq_7[23:16],  dm_7[2], dbi_7[1], dq_7[15:8],   dm_7[1], dbi_7[0], dq_7[7:0],   dm_7[0],
                   dbi_6[3], dq_6[31:24],  dm_6[3], dbi_6[2], dq_6[23:16],  dm_6[2], dbi_6[1], dq_6[15:8],   dm_6[1], dbi_6[0], dq_6[7:0],   dm_6[0],

                   dbi_5[15],dq_5[127:120],dm_5[15],dbi_5[14],dq_5[119:112],dm_5[14],dbi_5[13],dq_5[111:104],dm_5[13],dbi_5[12],dq_5[103:96],dm_5[12],
                   dbi_4[15],dq_4[127:120],dm_4[15],dbi_4[14],dq_4[119:112],dm_4[14],dbi_4[13],dq_4[111:104],dm_4[13],dbi_4[12],dq_4[103:96],dm_4[12],
                   dbi_5[11],dq_5[95:88],  dm_5[11],dbi_5[10],dq_5[87:80],  dm_5[10],dbi_5[9], dq_5[79:72],  dm_5[9], dbi_5[8], dq_5[71:64], dm_5[8],
                   dbi_4[11],dq_4[95:88],  dm_4[11],dbi_4[10],dq_4[87:80],  dm_4[10],dbi_4[9], dq_4[79:72],  dm_4[9], dbi_4[8], dq_4[71:64], dm_4[8],

                   tmp_aerr_5,unused_2,rr_5,r_5,unused_2,rc_5,c_5,unused_2,
                   tmp_aerr_4,unused_2,rr_4,r_4,unused_2,rc_4,c_4,unused_2,

                   dbi_5[7], dq_5[63:56],  dm_5[7], dbi_5[6], dq_5[55:48],  dm_5[6], dbi_5[5], dq_5[47:40],  dm_5[5], dbi_5[4], dq_5[39:32], dm_5[4],
                   dbi_4[7], dq_4[63:56],  dm_4[7], dbi_4[6], dq_4[55:48],  dm_4[6], dbi_4[5], dq_4[47:40],  dm_4[5], dbi_4[4], dq_4[39:32], dm_4[4],
                   dbi_5[3], dq_5[31:24],  dm_5[3], dbi_5[2], dq_5[23:16],  dm_5[2], dbi_5[1], dq_5[15:8],   dm_5[1], dbi_5[0], dq_5[7:0],   dm_5[0],
                   dbi_4[3], dq_4[31:24],  dm_4[3], dbi_4[2], dq_4[23:16],  dm_4[2], dbi_4[1], dq_4[15:8],   dm_4[1], dbi_4[0], dq_4[7:0],   dm_4[0],

                   dbi_3[15],dq_3[127:120],dm_3[15],dbi_3[14],dq_3[119:112],dm_3[14],dbi_3[13],dq_3[111:104],dm_3[13],dbi_3[12],dq_3[103:96],dm_3[12],
                   dbi_2[15],dq_2[127:120],dm_2[15],dbi_2[14],dq_2[119:112],dm_2[14],dbi_2[13],dq_2[111:104],dm_2[13],dbi_2[12],dq_2[103:96],dm_2[12],
                   dbi_3[11],dq_3[95:88],  dm_3[11],dbi_3[10],dq_3[87:80],  dm_3[10],dbi_3[9], dq_3[79:72],  dm_3[9], dbi_3[8], dq_3[71:64], dm_3[8],
                   dbi_2[11],dq_2[95:88],  dm_2[11],dbi_2[10],dq_2[87:80],  dm_2[10],dbi_2[9], dq_2[79:72],  dm_2[9], dbi_2[8], dq_2[71:64], dm_2[8],

                   tmp_aerr_3,unused_2,rr_3,r_3,unused_2,rc_3,c_3,unused_2,
                   tmp_aerr_2,unused_2,rr_2,r_2,unused_2,rc_2,c_2,unused_2,

                   dbi_3[7], dq_3[63:56],  dm_3[7], dbi_3[6], dq_3[55:48],  dm_3[6], dbi_3[5], dq_3[47:40],  dm_3[5], dbi_3[4], dq_3[39:32], dm_3[4],
                   dbi_2[7], dq_2[63:56],  dm_2[7], dbi_2[6], dq_2[55:48],  dm_2[6], dbi_2[5], dq_2[47:40],  dm_2[5], dbi_2[4], dq_2[39:32], dm_2[4],
                   dbi_3[3], dq_3[31:24],  dm_3[3], dbi_3[2], dq_3[23:16],  dm_3[2], dbi_3[1], dq_3[15:8],   dm_3[1], dbi_3[0], dq_3[7:0],   dm_3[0],
                   dbi_2[3], dq_2[31:24],  dm_2[3], dbi_2[2], dq_2[23:16],  dm_2[2], dbi_2[1], dq_2[15:8],   dm_2[1], dbi_2[0], dq_2[7:0],   dm_2[0],

                   dbi_1[15],dq_1[127:120],dm_1[15],dbi_1[14],dq_1[119:112],dm_1[14],dbi_1[13],dq_1[111:104],dm_1[13],dbi_1[12],dq_1[103:96],dm_1[12],
                   dbi_0[15],dq_0[127:120],dm_0[15],dbi_0[14],dq_0[119:112],dm_0[14],dbi_0[13],dq_0[111:104],dm_0[13],dbi_0[12],dq_0[103:96],dm_0[12],
                   dbi_1[11],dq_1[95:88],  dm_1[11],dbi_1[10],dq_1[87:80],  dm_1[10],dbi_1[9], dq_1[79:72],  dm_1[9], dbi_1[8], dq_1[71:64], dm_1[8],
                   dbi_0[11],dq_0[95:88],  dm_0[11],dbi_0[10],dq_0[87:80],  dm_0[10],dbi_0[9], dq_0[79:72],  dm_0[9], dbi_0[8], dq_0[71:64], dm_0[8],

                   tmp_aerr_1,unused_2,rr_1,r_1,unused_2,rc_1,c_1,unused_2,
                   tmp_aerr_0,unused_2,rr_0,r_0,unused_2,rc_0,c_0,unused_2,

                   dbi_1[7], dq_1[63:56],  dm_1[7], dbi_1[6], dq_1[55:48],  dm_1[6], dbi_1[5], dq_1[47:40],  dm_1[5], dbi_1[4], dq_1[39:32], dm_1[4],
                   dbi_0[7], dq_0[63:56],  dm_0[7], dbi_0[6], dq_0[55:48],  dm_0[6], dbi_0[5], dq_0[47:40],  dm_0[5], dbi_0[4], dq_0[39:32], dm_0[4],
                   dbi_1[3], dq_1[31:24],  dm_1[3], dbi_1[2], dq_1[23:16],  dm_1[2], dbi_1[1], dq_1[15:8],   dm_1[1], dbi_1[0], dq_1[7:0],   dm_1[0],
                   dbi_0[3], dq_0[31:24],  dm_0[3], dbi_0[2], dq_0[23:16],  dm_0[2], dbi_0[1], dq_0[15:8],   dm_0[1], dbi_0[0], dq_0[7:0],   dm_0[0]
                   }),
               .diff_pad           ({
                   derr_7[3],tmp_rdqs_t_7[3],wdqs_t_7[3],par_7[3],
                   derr_6[3],tmp_rdqs_t_6[3],wdqs_t_6[3],par_6[3],
                   derr_7[2],tmp_rdqs_t_7[2],wdqs_t_7[2],par_7[2],
                   derr_6[2],tmp_rdqs_t_6[2],wdqs_t_6[2],par_6[2],
                   ck_t_7,unused_2,ck_t_6,unused_2,
                   derr_7[1],tmp_rdqs_t_7[1],wdqs_t_7[1],par_7[1],
                   derr_6[1],tmp_rdqs_t_6[1],wdqs_t_6[1],par_6[1],
                   derr_7[0],tmp_rdqs_t_7[0],wdqs_t_7[0],par_7[0],
                   derr_6[0],tmp_rdqs_t_6[0],wdqs_t_6[0],par_6[0],

                   derr_5[3],tmp_rdqs_t_5[3],wdqs_t_5[3],par_5[3],
                   derr_4[3],tmp_rdqs_t_4[3],wdqs_t_4[3],par_4[3],
                   derr_5[2],tmp_rdqs_t_5[2],wdqs_t_5[2],par_5[2],
                   derr_4[2],tmp_rdqs_t_4[2],wdqs_t_4[2],par_4[2],
                   ck_t_5,unused_2,ck_t_4,unused_2,
                   derr_5[1],tmp_rdqs_t_5[1],wdqs_t_5[1],par_5[1],
                   derr_4[1],tmp_rdqs_t_4[1],wdqs_t_4[1],par_4[1],
                   derr_5[0],tmp_rdqs_t_5[0],wdqs_t_5[0],par_5[0],
                   derr_4[0],tmp_rdqs_t_4[0],wdqs_t_4[0],par_4[0],

                   derr_3[3],tmp_rdqs_t_3[3],wdqs_t_3[3],par_3[3],
                   derr_2[3],tmp_rdqs_t_2[3],wdqs_t_2[3],par_2[3],
                   derr_3[2],tmp_rdqs_t_3[2],wdqs_t_3[2],par_3[2],
                   derr_2[2],tmp_rdqs_t_2[2],wdqs_t_2[2],par_2[2],
                   ck_t_3,unused_2,ck_t_2,unused_2,
                   derr_3[1],tmp_rdqs_t_3[1],wdqs_t_3[1],par_3[1],
                   derr_2[1],tmp_rdqs_t_2[1],wdqs_t_2[1],par_2[1],
                   derr_3[0],tmp_rdqs_t_3[0],wdqs_t_3[0],par_3[0],
                   derr_2[0],tmp_rdqs_t_2[0],wdqs_t_2[0],par_2[0],

                   derr_1[3],tmp_rdqs_t_1[3],wdqs_t_1[3],par_1[3],
                   derr_0[3],tmp_rdqs_t_0[3],wdqs_t_0[3],par_0[3],
                   derr_1[2],tmp_rdqs_t_1[2],wdqs_t_1[2],par_1[2],
                   derr_0[2],tmp_rdqs_t_0[2],wdqs_t_0[2],par_0[2],
                   ck_t_1,unused_2,ck_t_0,unused_2,
                   derr_1[1],tmp_rdqs_t_1[1],wdqs_t_1[1],par_1[1],
                   derr_0[1],tmp_rdqs_t_0[1],wdqs_t_0[1],par_0[1],
                   derr_1[0],tmp_rdqs_t_1[0],wdqs_t_1[0],par_1[0],
                   derr_0[0],tmp_rdqs_t_0[0],wdqs_t_0[0],par_0[0]
                   }),
               .diff_pad_b         ({
                   rd_7[7],tmp_rdqs_c_7[3],wdqs_c_7[3],rd_7[6],
                   rd_6[7],tmp_rdqs_c_6[3],wdqs_c_6[3],rd_6[6],
                   rd_7[5],tmp_rdqs_c_7[2],wdqs_c_7[2],rd_7[4],
                   rd_6[5],tmp_rdqs_c_6[2],wdqs_c_6[2],rd_6[4],
                   ck_c_7,cke_7,ck_c_6,cke_6,
                   rd_7[3],tmp_rdqs_c_7[1],wdqs_c_7[1],rd_7[2],
                   rd_6[3],tmp_rdqs_c_6[1],wdqs_c_6[1],rd_6[2],
                   rd_7[1],tmp_rdqs_c_7[0],wdqs_c_7[0],rd_7[0],
                   rd_6[1],tmp_rdqs_c_6[0],wdqs_c_6[0],rd_6[0],

                   rd_5[7],tmp_rdqs_c_5[3],wdqs_c_5[3],rd_5[6],
                   rd_4[7],tmp_rdqs_c_4[3],wdqs_c_4[3],rd_4[6],
                   rd_5[5],tmp_rdqs_c_5[2],wdqs_c_5[2],rd_5[4],
                   rd_4[5],tmp_rdqs_c_4[2],wdqs_c_4[2],rd_4[4],
                   ck_c_5,cke_5,ck_c_4,cke_4,
                   rd_5[3],tmp_rdqs_c_5[1],wdqs_c_5[1],rd_5[2],
                   rd_4[3],tmp_rdqs_c_4[1],wdqs_c_4[1],rd_4[2],
                   rd_5[1],tmp_rdqs_c_5[0],wdqs_c_5[0],rd_5[0],
                   rd_4[1],tmp_rdqs_c_4[0],wdqs_c_4[0],rd_4[0],

                   rd_3[7],tmp_rdqs_c_3[3],wdqs_c_3[3],rd_3[6],
                   rd_2[7],tmp_rdqs_c_2[3],wdqs_c_2[3],rd_2[6],
                   rd_3[5],tmp_rdqs_c_3[2],wdqs_c_3[2],rd_3[4],
                   rd_2[5],tmp_rdqs_c_2[2],wdqs_c_2[2],rd_2[4],
                   ck_c_3,cke_3,ck_c_2,cke_2,
                   rd_3[3],tmp_rdqs_c_3[1],wdqs_c_3[1],rd_3[2],
                   rd_2[3],tmp_rdqs_c_2[1],wdqs_c_2[1],rd_2[2],
                   rd_3[1],tmp_rdqs_c_3[0],wdqs_c_3[0],rd_3[0],
                   rd_2[1],tmp_rdqs_c_2[0],wdqs_c_2[0],rd_2[0],

                   rd_1[7],tmp_rdqs_c_1[3],wdqs_c_1[3],rd_1[6],
                   rd_0[7],tmp_rdqs_c_0[3],wdqs_c_0[3],rd_0[6],
                   rd_1[5],tmp_rdqs_c_1[2],wdqs_c_1[2],rd_1[4],
                   rd_0[5],tmp_rdqs_c_0[2],wdqs_c_0[2],rd_0[4],
                   ck_c_1,cke_1,ck_c_0,cke_0,
                   rd_1[3],tmp_rdqs_c_1[1],wdqs_c_1[1],rd_1[2],
                   rd_0[3],tmp_rdqs_c_0[1],wdqs_c_0[1],rd_0[2],
                   rd_1[1],tmp_rdqs_c_1[0],wdqs_c_1[0],rd_1[0],
                   rd_0[1],tmp_rdqs_c_0[0],wdqs_c_0[0],rd_0[0]
                   }),

               .ufi_sdout0_en ({sdout0_en_35_0,sdout0_en_34_0,sdout0_en_33_0,sdout0_en_32_0,sdout0_en_31_0,sdout0_en_30_0,sdout0_en_29_0,sdout0_en_28_0,sdout0_en_27_0,sdout0_en_26_0,sdout0_en_25_0,sdout0_en_24_0,sdout0_en_23_0,sdout0_en_22_0,sdout0_en_21_0,sdout0_en_20_0,sdout0_en_19_0,sdout0_en_18_0,sdout0_en_17_0,sdout0_en_16_0,sdout0_en_15_0,sdout0_en_14_0,sdout0_en_13_0,sdout0_en_12_0,sdout0_en_11_0,sdout0_en_10_0,sdout0_en_9_0,sdout0_en_8_0,sdout0_en_7_0,sdout0_en_6_0,sdout0_en_5_0,sdout0_en_4_0,sdout0_en_3_0,sdout0_en_2_0,sdout0_en_1_0,sdout0_en_0_0}),
               .ufi_sdout0 ({sdout0_35_0,sdout0_34_0,sdout0_33_0,sdout0_32_0,sdout0_31_0,sdout0_30_0,sdout0_29_0,sdout0_28_0,sdout0_27_0,sdout0_26_0,sdout0_25_0,sdout0_24_0,sdout0_23_0,sdout0_22_0,sdout0_21_0,sdout0_20_0,sdout0_19_0,sdout0_18_0,sdout0_17_0,sdout0_16_0,sdout0_15_0,sdout0_14_0,sdout0_13_0,sdout0_12_0,sdout0_11_0,sdout0_10_0,sdout0_9_0,sdout0_8_0,sdout0_7_0,sdout0_6_0,sdout0_5_0,sdout0_4_0,sdout0_3_0,sdout0_2_0,sdout0_1_0,sdout0_0_0}),
               .ufi_sdin0_en ({sdin0_en_35_0,sdin0_en_34_0,sdin0_en_33_0,sdin0_en_32_0,sdin0_en_31_0,sdin0_en_30_0,sdin0_en_29_0,sdin0_en_28_0,sdin0_en_27_0,sdin0_en_26_0,sdin0_en_25_0,sdin0_en_24_0,sdin0_en_23_0,sdin0_en_22_0,sdin0_en_21_0,sdin0_en_20_0,sdin0_en_19_0,sdin0_en_18_0,sdin0_en_17_0,sdin0_en_16_0,sdin0_en_15_0,sdin0_en_14_0,sdin0_en_13_0,sdin0_en_12_0,sdin0_en_11_0,sdin0_en_10_0,sdin0_en_9_0,sdin0_en_8_0,sdin0_en_7_0,sdin0_en_6_0,sdin0_en_5_0,sdin0_en_4_0,sdin0_en_3_0,sdin0_en_2_0,sdin0_en_1_0,sdin0_en_0_0}),
               .ufi_sdin0 ({sdin0_35_0,sdin0_34_0,sdin0_33_0,sdin0_32_0,sdin0_31_0,sdin0_30_0,sdin0_29_0,sdin0_28_0,sdin0_27_0,sdin0_26_0,sdin0_25_0,sdin0_24_0,sdin0_23_0,sdin0_22_0,sdin0_21_0,sdin0_20_0,sdin0_19_0,sdin0_18_0,sdin0_17_0,sdin0_16_0,sdin0_15_0,sdin0_14_0,sdin0_13_0,sdin0_12_0,sdin0_11_0,sdin0_10_0,sdin0_9_0,sdin0_8_0,sdin0_7_0,sdin0_6_0,sdin0_5_0,sdin0_4_0,sdin0_3_0,sdin0_2_0,sdin0_1_0,sdin0_0_0}),
               .ufi_ddout0_en ({ddout0_en_35_0,ddout0_en_34_0,ddout0_en_33_0,ddout0_en_32_0,ddout0_en_31_0,ddout0_en_30_0,ddout0_en_29_0,ddout0_en_28_0,ddout0_en_27_0,ddout0_en_26_0,ddout0_en_25_0,ddout0_en_24_0,ddout0_en_23_0,ddout0_en_22_0,ddout0_en_21_0,ddout0_en_20_0,ddout0_en_19_0,ddout0_en_18_0,ddout0_en_17_0,ddout0_en_16_0,ddout0_en_15_0,ddout0_en_14_0,ddout0_en_13_0,ddout0_en_12_0,ddout0_en_11_0,ddout0_en_10_0,ddout0_en_9_0,ddout0_en_8_0,ddout0_en_7_0,ddout0_en_6_0,ddout0_en_5_0,ddout0_en_4_0,ddout0_en_3_0,ddout0_en_2_0,ddout0_en_1_0,ddout0_en_0_0}),
               .ufi_ddout0 ({ddout0_35_0,ddout0_34_0,ddout0_33_0,ddout0_32_0,ddout0_31_0,ddout0_30_0,ddout0_29_0,ddout0_28_0,ddout0_27_0,ddout0_26_0,ddout0_25_0,ddout0_24_0,ddout0_23_0,ddout0_22_0,ddout0_21_0,ddout0_20_0,ddout0_19_0,ddout0_18_0,ddout0_17_0,ddout0_16_0,ddout0_15_0,ddout0_14_0,ddout0_13_0,ddout0_12_0,ddout0_11_0,ddout0_10_0,ddout0_9_0,ddout0_8_0,ddout0_7_0,ddout0_6_0,ddout0_5_0,ddout0_4_0,ddout0_3_0,ddout0_2_0,ddout0_1_0,ddout0_0_0}),
               .ufi_ddin0_en ({ddin0_en_35_0,ddin0_en_34_0,ddin0_en_33_0,ddin0_en_32_0,ddin0_en_31_0,ddin0_en_30_0,ddin0_en_29_0,ddin0_en_28_0,ddin0_en_27_0,ddin0_en_26_0,ddin0_en_25_0,ddin0_en_24_0,ddin0_en_23_0,ddin0_en_22_0,ddin0_en_21_0,ddin0_en_20_0,ddin0_en_19_0,ddin0_en_18_0,ddin0_en_17_0,ddin0_en_16_0,ddin0_en_15_0,ddin0_en_14_0,ddin0_en_13_0,ddin0_en_12_0,ddin0_en_11_0,ddin0_en_10_0,ddin0_en_9_0,ddin0_en_8_0,ddin0_en_7_0,ddin0_en_6_0,ddin0_en_5_0,ddin0_en_4_0,ddin0_en_3_0,ddin0_en_2_0,ddin0_en_1_0,ddin0_en_0_0}),
               .ufi_ddin0 ({ddin0_35_0,ddin0_34_0,ddin0_33_0,ddin0_32_0,ddin0_31_0,ddin0_30_0,ddin0_29_0,ddin0_28_0,ddin0_27_0,ddin0_26_0,ddin0_25_0,ddin0_24_0,ddin0_23_0,ddin0_22_0,ddin0_21_0,ddin0_20_0,ddin0_19_0,ddin0_18_0,ddin0_17_0,ddin0_16_0,ddin0_15_0,ddin0_14_0,ddin0_13_0,ddin0_12_0,ddin0_11_0,ddin0_10_0,ddin0_9_0,ddin0_8_0,ddin0_7_0,ddin0_6_0,ddin0_5_0,ddin0_4_0,ddin0_3_0,ddin0_2_0,ddin0_1_0,ddin0_0_0}),
               .ufi_ddout1_en ({ddout1_en_35_0,ddout1_en_34_0,ddout1_en_33_0,ddout1_en_32_0,ddout1_en_31_0,ddout1_en_30_0,ddout1_en_29_0,ddout1_en_28_0,ddout1_en_27_0,ddout1_en_26_0,ddout1_en_25_0,ddout1_en_24_0,ddout1_en_23_0,ddout1_en_22_0,ddout1_en_21_0,ddout1_en_20_0,ddout1_en_19_0,ddout1_en_18_0,ddout1_en_17_0,ddout1_en_16_0,ddout1_en_15_0,ddout1_en_14_0,ddout1_en_13_0,ddout1_en_12_0,ddout1_en_11_0,ddout1_en_10_0,ddout1_en_9_0,ddout1_en_8_0,ddout1_en_7_0,ddout1_en_6_0,ddout1_en_5_0,ddout1_en_4_0,ddout1_en_3_0,ddout1_en_2_0,ddout1_en_1_0,ddout1_en_0_0}),
               .ufi_ddout1 ({ddout1_35_0,ddout1_34_0,ddout1_33_0,ddout1_32_0,ddout1_31_0,ddout1_30_0,ddout1_29_0,ddout1_28_0,ddout1_27_0,ddout1_26_0,ddout1_25_0,ddout1_24_0,ddout1_23_0,ddout1_22_0,ddout1_21_0,ddout1_20_0,ddout1_19_0,ddout1_18_0,ddout1_17_0,ddout1_16_0,ddout1_15_0,ddout1_14_0,ddout1_13_0,ddout1_12_0,ddout1_11_0,ddout1_10_0,ddout1_9_0,ddout1_8_0,ddout1_7_0,ddout1_6_0,ddout1_5_0,ddout1_4_0,ddout1_3_0,ddout1_2_0,ddout1_1_0,ddout1_0_0}),
               .ufi_ddin1_en ({ddin1_en_35_0,ddin1_en_34_0,ddin1_en_33_0,ddin1_en_32_0,ddin1_en_31_0,ddin1_en_30_0,ddin1_en_29_0,ddin1_en_28_0,ddin1_en_27_0,ddin1_en_26_0,ddin1_en_25_0,ddin1_en_24_0,ddin1_en_23_0,ddin1_en_22_0,ddin1_en_21_0,ddin1_en_20_0,ddin1_en_19_0,ddin1_en_18_0,ddin1_en_17_0,ddin1_en_16_0,ddin1_en_15_0,ddin1_en_14_0,ddin1_en_13_0,ddin1_en_12_0,ddin1_en_11_0,ddin1_en_10_0,ddin1_en_9_0,ddin1_en_8_0,ddin1_en_7_0,ddin1_en_6_0,ddin1_en_5_0,ddin1_en_4_0,ddin1_en_3_0,ddin1_en_2_0,ddin1_en_1_0,ddin1_en_0_0}),
               .ufi_ddin1 ({ddin1_35_0,ddin1_34_0,ddin1_33_0,ddin1_32_0,ddin1_31_0,ddin1_30_0,ddin1_29_0,ddin1_28_0,ddin1_27_0,ddin1_26_0,ddin1_25_0,ddin1_24_0,ddin1_23_0,ddin1_22_0,ddin1_21_0,ddin1_20_0,ddin1_19_0,ddin1_18_0,ddin1_17_0,ddin1_16_0,ddin1_15_0,ddin1_14_0,ddin1_13_0,ddin1_12_0,ddin1_11_0,ddin1_10_0,ddin1_9_0,ddin1_8_0,ddin1_7_0,ddin1_6_0,ddin1_5_0,ddin1_4_0,ddin1_3_0,ddin1_2_0,ddin1_1_0,ddin1_0_0}),
               .ufi_sdout1_en ({sdout0_en_35_1,sdout0_en_34_1,sdout0_en_33_1,sdout0_en_32_1,sdout0_en_31_1,sdout0_en_30_1,sdout0_en_29_1,sdout0_en_28_1,sdout0_en_27_1,sdout0_en_26_1,sdout0_en_25_1,sdout0_en_24_1,sdout0_en_23_1,sdout0_en_22_1,sdout0_en_21_1,sdout0_en_20_1,sdout0_en_19_1,sdout0_en_18_1,sdout0_en_17_1,sdout0_en_16_1,sdout0_en_15_1,sdout0_en_14_1,sdout0_en_13_1,sdout0_en_12_1,sdout0_en_11_1,sdout0_en_10_1,sdout0_en_9_1,sdout0_en_8_1,sdout0_en_7_1,sdout0_en_6_1,sdout0_en_5_1,sdout0_en_4_1,sdout0_en_3_1,sdout0_en_2_1,sdout0_en_1_1,sdout0_en_0_1}),
               .ufi_sdout1 ({sdout0_35_1,sdout0_34_1,sdout0_33_1,sdout0_32_1,sdout0_31_1,sdout0_30_1,sdout0_29_1,sdout0_28_1,sdout0_27_1,sdout0_26_1,sdout0_25_1,sdout0_24_1,sdout0_23_1,sdout0_22_1,sdout0_21_1,sdout0_20_1,sdout0_19_1,sdout0_18_1,sdout0_17_1,sdout0_16_1,sdout0_15_1,sdout0_14_1,sdout0_13_1,sdout0_12_1,sdout0_11_1,sdout0_10_1,sdout0_9_1,sdout0_8_1,sdout0_7_1,sdout0_6_1,sdout0_5_1,sdout0_4_1,sdout0_3_1,sdout0_2_1,sdout0_1_1,sdout0_0_1}),
               .ufi_sdin1_en ({sdin0_en_35_1,sdin0_en_34_1,sdin0_en_33_1,sdin0_en_32_1,sdin0_en_31_1,sdin0_en_30_1,sdin0_en_29_1,sdin0_en_28_1,sdin0_en_27_1,sdin0_en_26_1,sdin0_en_25_1,sdin0_en_24_1,sdin0_en_23_1,sdin0_en_22_1,sdin0_en_21_1,sdin0_en_20_1,sdin0_en_19_1,sdin0_en_18_1,sdin0_en_17_1,sdin0_en_16_1,sdin0_en_15_1,sdin0_en_14_1,sdin0_en_13_1,sdin0_en_12_1,sdin0_en_11_1,sdin0_en_10_1,sdin0_en_9_1,sdin0_en_8_1,sdin0_en_7_1,sdin0_en_6_1,sdin0_en_5_1,sdin0_en_4_1,sdin0_en_3_1,sdin0_en_2_1,sdin0_en_1_1,sdin0_en_0_1}),
               .ufi_sdin1 ({sdin0_35_1,sdin0_34_1,sdin0_33_1,sdin0_32_1,sdin0_31_1,sdin0_30_1,sdin0_29_1,sdin0_28_1,sdin0_27_1,sdin0_26_1,sdin0_25_1,sdin0_24_1,sdin0_23_1,sdin0_22_1,sdin0_21_1,sdin0_20_1,sdin0_19_1,sdin0_18_1,sdin0_17_1,sdin0_16_1,sdin0_15_1,sdin0_14_1,sdin0_13_1,sdin0_12_1,sdin0_11_1,sdin0_10_1,sdin0_9_1,sdin0_8_1,sdin0_7_1,sdin0_6_1,sdin0_5_1,sdin0_4_1,sdin0_3_1,sdin0_2_1,sdin0_1_1,sdin0_0_1}),
               .ufi_ddout2_en ({ddout0_en_35_1,ddout0_en_34_1,ddout0_en_33_1,ddout0_en_32_1,ddout0_en_31_1,ddout0_en_30_1,ddout0_en_29_1,ddout0_en_28_1,ddout0_en_27_1,ddout0_en_26_1,ddout0_en_25_1,ddout0_en_24_1,ddout0_en_23_1,ddout0_en_22_1,ddout0_en_21_1,ddout0_en_20_1,ddout0_en_19_1,ddout0_en_18_1,ddout0_en_17_1,ddout0_en_16_1,ddout0_en_15_1,ddout0_en_14_1,ddout0_en_13_1,ddout0_en_12_1,ddout0_en_11_1,ddout0_en_10_1,ddout0_en_9_1,ddout0_en_8_1,ddout0_en_7_1,ddout0_en_6_1,ddout0_en_5_1,ddout0_en_4_1,ddout0_en_3_1,ddout0_en_2_1,ddout0_en_1_1,ddout0_en_0_1}),
               .ufi_ddout2 ({ddout0_35_1,ddout0_34_1,ddout0_33_1,ddout0_32_1,ddout0_31_1,ddout0_30_1,ddout0_29_1,ddout0_28_1,ddout0_27_1,ddout0_26_1,ddout0_25_1,ddout0_24_1,ddout0_23_1,ddout0_22_1,ddout0_21_1,ddout0_20_1,ddout0_19_1,ddout0_18_1,ddout0_17_1,ddout0_16_1,ddout0_15_1,ddout0_14_1,ddout0_13_1,ddout0_12_1,ddout0_11_1,ddout0_10_1,ddout0_9_1,ddout0_8_1,ddout0_7_1,ddout0_6_1,ddout0_5_1,ddout0_4_1,ddout0_3_1,ddout0_2_1,ddout0_1_1,ddout0_0_1}),
               .ufi_ddin2_en ({ddin0_en_35_1,ddin0_en_34_1,ddin0_en_33_1,ddin0_en_32_1,ddin0_en_31_1,ddin0_en_30_1,ddin0_en_29_1,ddin0_en_28_1,ddin0_en_27_1,ddin0_en_26_1,ddin0_en_25_1,ddin0_en_24_1,ddin0_en_23_1,ddin0_en_22_1,ddin0_en_21_1,ddin0_en_20_1,ddin0_en_19_1,ddin0_en_18_1,ddin0_en_17_1,ddin0_en_16_1,ddin0_en_15_1,ddin0_en_14_1,ddin0_en_13_1,ddin0_en_12_1,ddin0_en_11_1,ddin0_en_10_1,ddin0_en_9_1,ddin0_en_8_1,ddin0_en_7_1,ddin0_en_6_1,ddin0_en_5_1,ddin0_en_4_1,ddin0_en_3_1,ddin0_en_2_1,ddin0_en_1_1,ddin0_en_0_1}),
               .ufi_ddin2 ({ddin0_35_1,ddin0_34_1,ddin0_33_1,ddin0_32_1,ddin0_31_1,ddin0_30_1,ddin0_29_1,ddin0_28_1,ddin0_27_1,ddin0_26_1,ddin0_25_1,ddin0_24_1,ddin0_23_1,ddin0_22_1,ddin0_21_1,ddin0_20_1,ddin0_19_1,ddin0_18_1,ddin0_17_1,ddin0_16_1,ddin0_15_1,ddin0_14_1,ddin0_13_1,ddin0_12_1,ddin0_11_1,ddin0_10_1,ddin0_9_1,ddin0_8_1,ddin0_7_1,ddin0_6_1,ddin0_5_1,ddin0_4_1,ddin0_3_1,ddin0_2_1,ddin0_1_1,ddin0_0_1}),
               .ufi_ddout3_en ({ddout1_en_35_1,ddout1_en_34_1,ddout1_en_33_1,ddout1_en_32_1,ddout1_en_31_1,ddout1_en_30_1,ddout1_en_29_1,ddout1_en_28_1,ddout1_en_27_1,ddout1_en_26_1,ddout1_en_25_1,ddout1_en_24_1,ddout1_en_23_1,ddout1_en_22_1,ddout1_en_21_1,ddout1_en_20_1,ddout1_en_19_1,ddout1_en_18_1,ddout1_en_17_1,ddout1_en_16_1,ddout1_en_15_1,ddout1_en_14_1,ddout1_en_13_1,ddout1_en_12_1,ddout1_en_11_1,ddout1_en_10_1,ddout1_en_9_1,ddout1_en_8_1,ddout1_en_7_1,ddout1_en_6_1,ddout1_en_5_1,ddout1_en_4_1,ddout1_en_3_1,ddout1_en_2_1,ddout1_en_1_1,ddout1_en_0_1}),
               .ufi_ddout3 ({ddout1_35_1,ddout1_34_1,ddout1_33_1,ddout1_32_1,ddout1_31_1,ddout1_30_1,ddout1_29_1,ddout1_28_1,ddout1_27_1,ddout1_26_1,ddout1_25_1,ddout1_24_1,ddout1_23_1,ddout1_22_1,ddout1_21_1,ddout1_20_1,ddout1_19_1,ddout1_18_1,ddout1_17_1,ddout1_16_1,ddout1_15_1,ddout1_14_1,ddout1_13_1,ddout1_12_1,ddout1_11_1,ddout1_10_1,ddout1_9_1,ddout1_8_1,ddout1_7_1,ddout1_6_1,ddout1_5_1,ddout1_4_1,ddout1_3_1,ddout1_2_1,ddout1_1_1,ddout1_0_1}),
               .ufi_ddin3_en ({ddin1_en_35_1,ddin1_en_34_1,ddin1_en_33_1,ddin1_en_32_1,ddin1_en_31_1,ddin1_en_30_1,ddin1_en_29_1,ddin1_en_28_1,ddin1_en_27_1,ddin1_en_26_1,ddin1_en_25_1,ddin1_en_24_1,ddin1_en_23_1,ddin1_en_22_1,ddin1_en_21_1,ddin1_en_20_1,ddin1_en_19_1,ddin1_en_18_1,ddin1_en_17_1,ddin1_en_16_1,ddin1_en_15_1,ddin1_en_14_1,ddin1_en_13_1,ddin1_en_12_1,ddin1_en_11_1,ddin1_en_10_1,ddin1_en_9_1,ddin1_en_8_1,ddin1_en_7_1,ddin1_en_6_1,ddin1_en_5_1,ddin1_en_4_1,ddin1_en_3_1,ddin1_en_2_1,ddin1_en_1_1,ddin1_en_0_1}),
               .ufi_ddin3 ({ddin1_35_1,ddin1_34_1,ddin1_33_1,ddin1_32_1,ddin1_31_1,ddin1_30_1,ddin1_29_1,ddin1_28_1,ddin1_27_1,ddin1_26_1,ddin1_25_1,ddin1_24_1,ddin1_23_1,ddin1_22_1,ddin1_21_1,ddin1_20_1,ddin1_19_1,ddin1_18_1,ddin1_17_1,ddin1_16_1,ddin1_15_1,ddin1_14_1,ddin1_13_1,ddin1_12_1,ddin1_11_1,ddin1_10_1,ddin1_9_1,ddin1_8_1,ddin1_7_1,ddin1_6_1,ddin1_5_1,ddin1_4_1,ddin1_3_1,ddin1_2_1,ddin1_1_1,ddin1_0_1}),
               .ufi_rden ({rden_35,rden_34,rden_33,rden_32,rden_31,rden_30,rden_29,rden_28,rden_27,rden_26,rden_25,rden_24,rden_23,rden_22,rden_21,rden_20,rden_19,rden_18,rden_17,rden_16,rden_15,rden_14,rden_13,rden_12,rden_11,rden_10,rden_9,rden_8,rden_7,rden_6,rden_5,rden_4,rden_3,rden_2,rden_1,rden_0}),
               .ufi_remap_sts ({remap_sts_35,remap_sts_34,remap_sts_33,remap_sts_32,remap_sts_31,remap_sts_30,remap_sts_29,remap_sts_28,remap_sts_27,remap_sts_26,remap_sts_25,remap_sts_24,remap_sts_23,remap_sts_22,remap_sts_21,remap_sts_20,remap_sts_19,remap_sts_18,remap_sts_17,remap_sts_16,remap_sts_15,remap_sts_14,remap_sts_13,remap_sts_12,remap_sts_11,remap_sts_10,remap_sts_9,remap_sts_8,remap_sts_7,remap_sts_6,remap_sts_5,remap_sts_4,remap_sts_3,remap_sts_2,remap_sts_1,remap_sts_0}),

               .diff_cfg_db_sel    ('0),

               .ref_clk            (USE_HBMC_TB ? pll_ref_clk : phy_clk),
               .half_clk_in        (wmc_clk         ),
               .ufi_clk            (uib_ufi_clk     ),
               .half_clk           (uib_half_clk    ),
               .reset_n            (wmcrst_to_use   ),
               .cfg_ptr_rst_b      (cfg_ptr_rst_b   ),
               .ufiptrrst_n        (ufiptrrst_n     )
            );
         end
      end else begin 
         // synthesis translate_on
         if (!PLL_CPA_ONLY_MODE) begin
            if (PHY_USE_HARD_CONTROLLER) begin
               altera_hbm_arch_nd4h_uib_io_phy #(
                  .PORT_MEM_R_WIDTH(PORT_MEM_R_WIDTH),
                  .PORT_MEM_C_WIDTH(PORT_MEM_C_WIDTH),
                  .PORT_MEM_DQ_WIDTH(PORT_MEM_DQ_WIDTH),
                  .PORT_MEM_DM_WIDTH(PORT_MEM_DM_WIDTH),
                  .PORT_MEM_DBI_WIDTH(PORT_MEM_DBI_WIDTH),
                  .PORT_MEM_PAR_WIDTH(PORT_MEM_PAR_WIDTH),
                  .PORT_MEM_DERR_WIDTH(PORT_MEM_DERR_WIDTH),
                  .PORT_MEM_RDQS_T_WIDTH(PORT_MEM_RDQS_T_WIDTH),
                  .PORT_MEM_RDQS_C_WIDTH(PORT_MEM_RDQS_C_WIDTH),
                  .PORT_MEM_WDQS_T_WIDTH(PORT_MEM_WDQS_T_WIDTH),
                  .PORT_MEM_WDQS_C_WIDTH(PORT_MEM_WDQS_C_WIDTH),
                  .PORT_MEM_RD_WIDTH(PORT_MEM_RD_WIDTH),
                  .PORT_MEM_TEMP_WIDTH(PORT_MEM_TEMP_WIDTH),
                  .PORT_CAL_LAT_P_WIDTH(PORT_CAL_LAT_P_WIDTH),
                  .UFIC2PPTRDLY(PHY_UFIC2PPTRDLY),
                  .UFIP2CPTRDLY(PHY_UFIP2CPTRDLY),
                  .ECC_DEC_EN(ECC_DEC_EN),
                  .ECC_ENC_EN(ECC_ENC_EN),
                  .TXDBI_EN(TXDBI_EN),
                  .RXDBI_EN(RXDBI_EN),
                  .RXPAR_EN(RXPAR_EN),
                  .RXPAR_LAT(PAR_LAT),
                  .PAR_MODE(PAR_MODE),
                  .TXPAR_EN(TXPAR_EN),
                  .TXPAR_LAT(PAR_LAT),
                  .RD_DM_EN(RD_DM_EN),
                  .UFI_TOP(UFI_TOP),
                  .UIB_FLOORPLAN(UIB_FLIPPED == 0 ? "NO_FLIP" : "FLIP"),
                  .PROT_MODE(PROT_MODE),
                  .SKIP_CAL(SKIP_CAL),
                  .SILICON_REV(SILICON_REV)
               ) uib_io_phy_inst (
                 .*
               );
            end else begin

             altera_hbm_arch_nd_ufi #(
               .PORT_UB48_GROUP_SDOUT0_WIDTH(PORT_UB48_GROUP_SDOUT0_WIDTH),
               .PORT_UB48_GROUP_SDOUT0_EN_WIDTH(PORT_UB48_GROUP_SDOUT0_EN_WIDTH),
               .PORT_UB48_GROUP_SDIN0_WIDTH(PORT_UB48_GROUP_SDIN0_WIDTH),
               .PORT_UB48_GROUP_SDIN0_EN_WIDTH(PORT_UB48_GROUP_SDIN0_EN_WIDTH),
               .PORT_UB48_GROUP_DDOUT0_WIDTH(PORT_UB48_GROUP_DDOUT0_WIDTH),
               .PORT_UB48_GROUP_DDOUT0_EN_WIDTH(PORT_UB48_GROUP_DDOUT0_EN_WIDTH),
               .PORT_UB48_GROUP_DDIN0_WIDTH(PORT_UB48_GROUP_DDIN0_WIDTH),
               .PORT_UB48_GROUP_DDIN0_EN_WIDTH(PORT_UB48_GROUP_DDIN0_EN_WIDTH),
               .PORT_UB48_GROUP_DDOUT1_WIDTH(PORT_UB48_GROUP_DDOUT1_WIDTH),
               .PORT_UB48_GROUP_DDOUT1_EN_WIDTH(PORT_UB48_GROUP_DDOUT1_EN_WIDTH),
               .PORT_UB48_GROUP_DDIN1_WIDTH(PORT_UB48_GROUP_DDIN1_WIDTH),
               .PORT_UB48_GROUP_DDIN1_EN_WIDTH(PORT_UB48_GROUP_DDIN1_EN_WIDTH),
               .PORT_CAL_LAT_P_WIDTH(PORT_CAL_LAT_P_WIDTH),
               .PORT_UB48_RDEN_WIDTH(PORT_UB48_RDEN_WIDTH),
               .PORT_UB48_REMAP_STS_WIDTH(PORT_UB48_REMAP_STS_WIDTH),

               .HR_WUFI(HR_WUFI),
               .UFI_TOP(UFI_TOP)
            ) ufi_inst (
              .*
            );

            altera_hbm_arch_nd_uib_io_phy #(
               .PORT_MEM_R_WIDTH(PORT_MEM_R_WIDTH),
               .PORT_MEM_C_WIDTH(PORT_MEM_C_WIDTH),
               .PORT_MEM_DQ_WIDTH(PORT_MEM_DQ_WIDTH),
               .PORT_MEM_DM_WIDTH(PORT_MEM_DM_WIDTH),
               .PORT_MEM_DBI_WIDTH(PORT_MEM_DBI_WIDTH),
               .PORT_MEM_PAR_WIDTH(PORT_MEM_PAR_WIDTH),
               .PORT_MEM_DERR_WIDTH(PORT_MEM_DERR_WIDTH),
               .PORT_MEM_RDQS_T_WIDTH(PORT_MEM_RDQS_T_WIDTH),
               .PORT_MEM_RDQS_C_WIDTH(PORT_MEM_RDQS_C_WIDTH),
               .PORT_MEM_WDQS_T_WIDTH(PORT_MEM_WDQS_T_WIDTH),
               .PORT_MEM_WDQS_C_WIDTH(PORT_MEM_WDQS_C_WIDTH),
               .PORT_MEM_RD_WIDTH(PORT_MEM_RD_WIDTH),
               .PORT_MEM_TEMP_WIDTH(PORT_MEM_TEMP_WIDTH),
               .UFIC2PPTRDLY(PHY_UFIC2PPTRDLY),
               .UFIP2CPTRDLY(PHY_UFIP2CPTRDLY),
               .ECC_DEC_EN(ECC_DEC_EN),
               .ECC_ENC_EN(ECC_ENC_EN),
               .TXDBI_EN(TXDBI_EN),
               .RXDBI_EN(RXDBI_EN),
               .RXPAR_EN(RXPAR_EN),
               .RXPAR_LAT(PAR_LAT),
               .TXPAR_EN(TXPAR_EN),
               .TXPAR_LAT(PAR_LAT),
               .RD_DM_EN(RD_DM_EN),
               .UFI_TOP(UFI_TOP),
               .UIB_FLOORPLAN(UIB_FLIPPED == 0 ? "NO_FLIP" : "FLIP"),
               .PROT_MODE(PROT_MODE)

            ) uib_io_phy_inst (
              .*
            );
            end

            hbm_bottom_example_design_altera_abstract_uib_191_b3v3bdi_uibssm #(
                .SEQ_SYNTH_CODE_HEX_FILENAME         (SEQ_SYNTH_CODE_HEX_FILENAME),
                .SEQ_SYNTH_CODE_FW_FILENAME          (SEQ_SYNTH_CODE_FW_FILENAME),
                .SEQ_SYNTH_PARAMS_HEX_FILENAME       (SEQ_SYNTH_PARAMS_HEX_FILENAME),
                .SEQ_SIM_CODE_HEX_FILENAME           (SEQ_SIM_CODE_HEX_FILENAME),
                .SEQ_SIM_CODE_FW_FILENAME            (SEQ_SIM_CODE_FW_FILENAME),
                .SEQ_SIM_PARAMS_HEX_FILENAME         (SEQ_SIM_PARAMS_HEX_FILENAME),
                .SEQ_SIM_NIOS_PERIOD_PS              (SEQ_SIM_NIOS_PERIOD_PS),
               .UIB_FLIPPED(UIB_FLIPPED),
               .UFI_TOP(UFI_TOP),
               .SILICON_REV(SILICON_REV)
            ) uibssm_inst (
               .*
            );

            if ( PROT_MODE != "ASIC" ) begin : gen_nd_buf
            altera_hbm_arch_nd_bufs #(
               .PORT_M2U_BRIDGE_TEMP_WIDTH(PORT_M2U_BRIDGE_TEMP_WIDTH),
               .PORT_M2U_BRIDGE_WSO_WIDTH(PORT_M2U_BRIDGE_WSO_WIDTH),
               .UIB_FLIPPED(UIB_FLIPPED)
            ) bufs_inst (
               .*
            );
            end
            else begin: no_gen_nd_buf
              assign mstack_rxdat_in = 'd0;
              assign reset_n_real    = 1'b1;
            end
         end

        altera_hbm_arch_nd_cpa #(
           .PLL_VCO_FREQ_MHZ_INT(PLL_VCO_FREQ_MHZ_INT),
           .PHY_CONFIG_ENUM(PHY_CONFIG_ENUM),
           .PA_FEEDBACK_DIVIDER_C0(PA_FEEDBACK_DIVIDER_C0),
           .PA_FEEDBACK_DIVIDER_C1(PA_FEEDBACK_DIVIDER_C1),
           .PA_FEEDBACK_DIVIDER_P0(PA_FEEDBACK_DIVIDER_P0),
           .PA_FEEDBACK_DIVIDER_P1(PA_FEEDBACK_DIVIDER_P1),
           .PA_EXPONENT0(PA_EXPONENT0),
           .PA_EXPONENT1(PA_EXPONENT1)
        ) cpa_inst (
           .*
        );

         assign remap_sts_0     = '0;
         assign remap_sts_1     = '0;
         assign remap_sts_2     = '0;
         assign remap_sts_3     = '0;
         assign remap_sts_4     = '0;
         assign remap_sts_5     = '0;
         assign remap_sts_6     = '0;
         assign remap_sts_7     = '0;
         assign remap_sts_8     = '0;
         assign remap_sts_9     = '0;
         assign remap_sts_10    = '0;
         assign remap_sts_11    = '0;
         assign remap_sts_12    = '0;
         assign remap_sts_13    = '0;
         assign remap_sts_14    = '0;
         assign remap_sts_15    = '0;
         assign remap_sts_16    = '0;
         assign remap_sts_17    = '0;
         assign remap_sts_18    = '0;
         assign remap_sts_19    = '0;
         assign remap_sts_20    = '0;
         assign remap_sts_21    = '0;
         assign remap_sts_22    = '0;
         assign remap_sts_23    = '0;
         assign remap_sts_24    = '0;
         assign remap_sts_25    = '0;
         assign remap_sts_26    = '0;
         assign remap_sts_27    = '0;
         assign remap_sts_28    = '0;
         assign remap_sts_29    = '0;
         assign remap_sts_30    = '0;
         assign remap_sts_31    = '0;
         assign remap_sts_32    = '0;
         assign remap_sts_33    = '0;
         assign remap_sts_34    = '0;
         assign remap_sts_35    = '0;
     // synthesis translate_off
     end
     // synthesis translate_on
  endgenerate

   assign pll_extra_clk_0 = '0;
   assign pll_extra_clk_1 = '0;
   assign pll_extra_clk_2 = '0;
   assign pll_extra_clk_3 = '0;

endmodule

