DESIGN=BaseDesign
DESDIR=C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\designer\BaseDesign
TARGET_DIR=C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\designer\BaseDesign
FAM=PolarFire
DIE=PA5M300TS
PACKAGE=fcg1152
PINRPT_BY_NAME=1
PINRPT_BY_NUMBER=1
PINRPT_BOARDLAYOUT=1
BANK_REPORT=1
IOREG_REPORT=1
