// Seed: 910899425
module module_0 (
    output supply1 id_0
    , id_27 = -1,
    output tri0 id_1,
    input wire id_2,
    input wor id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input tri1 id_8,
    output tri1 id_9,
    input tri0 id_10,
    output supply0 id_11,
    output wor id_12,
    input tri1 id_13,
    input wire id_14
    , id_28,
    input uwire id_15,
    output supply1 id_16,
    input wire id_17,
    input wand id_18,
    output supply0 id_19,
    input supply0 id_20,
    input uwire id_21,
    input wand id_22,
    output tri1 id_23,
    input wand id_24,
    output tri0 id_25
);
  assign id_23 = id_22;
  assign id_5 = 1;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 _id_3,
    input wand id_4,
    input wire id_5,
    output wand id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri id_10,
    input tri id_11,
    input wand id_12,
    output tri id_13,
    input tri0 id_14,
    input uwire id_15
);
  supply0 [1 : id_3  >  1] id_17;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_1,
      id_2,
      id_11,
      id_6,
      id_14,
      id_2,
      id_12,
      id_6,
      id_6,
      id_11,
      id_1,
      id_11,
      id_0,
      id_14,
      id_8,
      id_10,
      id_8,
      id_7,
      id_8,
      id_2,
      id_7,
      id_13
  );
  wire id_18;
  ;
  assign id_17 = 1;
  logic id_19 = -1;
endmodule
