<html>
  <head>
  <meta name="generator" content="HTML Tidy for Linux/x86 (vers 11 February 2007), see www.w3.org">
  <style type="text/css">
    /* Color scheme stolen from Sergey Karayev */
    a {
    color: #1772d0;
    text-decoration:none;
    }
    a:focus, a:hover {
    color: #f09228;
    text-decoration:none;
    }
    body,td,th,tr,p,a {
    font-family: 'Lato', Verdana, Helvetica, sans-serif;
    font-size: 14px
    }
    strong {
    font-family: 'Lato', Verdana, Helvetica, sans-serif;
    font-size: 14px;
    }
    heading {
    font-family: 'Lato', Verdana, Helvetica, sans-serif;
    font-size: 22px;
    }
    papertitle {
    font-family: 'Lato', Verdana, Helvetica, sans-serif;
    font-size: 14px;
    font-weight: 700
    }
    name {
    font-family: 'Lato', Verdana, Helvetica, sans-serif;
    font-size: 32px;
    }
    .one
    {
    width: 160px;
    height: 160px;
    position: relative;
    }
    .two
    {
    width: 160px;
    height: 160px;
    position: absolute;
    transition: opacity .2s ease-in-out;
    -moz-transition: opacity .2s ease-in-out;
    -webkit-transition: opacity .2s ease-in-out;
    }
    .fade {
     transition: opacity .2s ease-in-out;
     -moz-transition: opacity .2s ease-in-out;
     -webkit-transition: opacity .2s ease-in-out;
    }
    span.highlight {
        background-color: #ffffd0;
    }
  </style>
  <link rel="icon" type="image/png" href="adsc_icon.png">
  <title>Yao Chen</title>
  <meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
  <link href='http://fonts.googleapis.com/css?family=Lato:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
  </head>
  <body>
  <table width="800" border="0" align="center" cellspacing="0" cellpadding="0">
    <tr>
    <td>

      <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
      <tr>
        <td width="80%" valign="middle">
        <p align="center">
          <name>Yao Chen</name>
        </p>
        <p>I am a Postdoc researcher at <a href="https://adsc.illinois.edu/">Advanced Digital Sciences Center (ADSC)</a>, a research center of University of Illinois at Urbana-Champaign (UIUC) based in Singapore.
        </p>
        <p>
          I did my Bachelor and PhD at <a href="http://it.nankai.edu.cn/itemis/College/depart1.aspx">Nankai University</a> from 2006 to 2016, both majored in Electronic Science and Technology. I have also spent two years (2013.9-2015.7) in UIUC in the CSL lab as a visiting scholar.
        </p>
        <p align=center>
          <a href="mailto:yao.chen@adsc-create.edu.sg">Email</a> &nbsp/&nbsp
          <a href="Yao-CV.pdf">CV</a> &nbsp/&nbsp
          <a href="https://scholar.google.com/citations?user=R-GbxYsAAAAJ&hl=en">Google Scholar</a> &nbsp/&nbsp
          <a href="https://www.linkedin.com/in/chen-yao-2b039682/"> LinkedIn </a>
        </p>
        </td>
        <td width="20%" valign="middle">
          <img src="yao.jpg">
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
      <tr>
        <td width="100%" valign="middle">
          <heading>Research Interests</heading>
          <p>
          I'm interested in <strong>FPGA enabled High Performance Computing</strong>, <strong>High Level Synthesis</strong>, <strong>Distributed Systems</strong>. Some of my work also related to <strong>Internet of Things</strong>, <strong>Bioinformatics</strong> and <strong>High Precision/Accuracy Analog ASIC Design</strong>. For the details, please refer to my Projects and Publications.
          </p>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellspacing="0" cellpadding="20">
      <tr>
        <td width="100%" valign="middle">
        <heading>Projects Collaborators</heading>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10">
      <tr>
        <td width="10%"><a href="http://www.nankai.edu.cn"><img src="NKlogo.png" alt="prl" width="100" height="100">
        </td>
        <td width="10%" valign="top">
        </td>
        <td width="10%"><a href="AIRlogo.png"><img src="AIRlogo.png" alt="prl" width="200" height="50"></a>
        </td>
        <td width="10%" valign="top">
        </td>      
       <!--  <td width="10%"><img src="AISGlogo.png" alt="prl" width="100" height="100"></td>
        <td width="10%" valign="top">
        </td> -->
        <td width="10%"><img src="UIUC_logo.png" alt="prl" width="100" height="100"></td>
        <td width="10%" valign="top">
        </td>
        <td width="10%"><img src="gdut1.png" alt="prl" width="230" height="50"></td>
        <td width="10%" valign="top">
        </td>
        <!-- <td width="10%"><img src="YITU_logo.png" alt="prl" width="100" height="100"></td>
        <td width="10%" valign="top">
        </td> -->
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10">
      <tr>
        <td>
        <heading>Publications</heading>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10">
      <tr>
        <td>
        <heading>2019</heading>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10"> 
        <tr>
          <td width="75" valign="top">
        <p>
        [<strong>Accepted</strong>] On-the-fly parallel data shuffling for graph processing on OpenCL based FPGAs.
        <br>
          Xinyu Chen, Ronak Bajaj, <strong>Yao Chen</strong>, Jiong He, Wong-Fai Wong, Bingsheng He, Deming Chen.
          FPL, 2019.
        </p>
        <p>
        [<strong>Accepted</strong>] WMsorting: Wavelet Packets Decomposition and Mutual Information Based Spike Sorting Method.
        <br>
        Libo Huang, Bingo Wing-Kuen Ling, Ruichu Cai, Yan Zeng, Jiong He, <strong>Yao Chen</strong>. IEEE Transactions on NanoBioscience. 2019.
        </p>
        <p>
        [<strong>Accepted</strong>] T-DLA: An open-source deep learning accelerator for ternarized DNN models on embedded FPGA.
          <br>
          <strong>Yao Chen</strong>, Kai Zhang, Cheng Gong, Cong Hao, Xiaofan Zhang, Tao Li and Deming Chen.
          ISVLSI, 2019.
        </p>
        <p>
        [<strong>Accepted</strong>] uL2Q: Ultra-low loss quantization for DNN compression.
          <br>
          Cheng Gong, Ye Lu, Tao Li, Cong Hao, Xiaofan Zhang, Deming Chen and <strong>Yao Chen</strong>.
          IJCNN, 2019.
        </p>           
        <p>
          [2] Pico-Ampere Voltage References for IoT Systems.
          Huachao Xu, <strong>Yao Chen</strong>, Chao Lu and Guofeng Li.
          ISCAS, 2019.
        </p>
          </td>
        </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10">
      <tr>
        <td>
        <heading>2018</heading>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="20">
      <tr>
        <td width="50%"><img src="Flow.png" alt="prl" width="400" height="150"></td>
        <td width="50%" valign="top">
        <p>
          [3] Cloud-DNN: An open framework for mapping DNN models to cloud FPGAs.
          <br>
          <strong>Yao Chen</strong>, Jiong He, Xiaofan Zhang, Cong Hao, Deming Chen.
          27th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2019.
        </p>
       </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="20">
      <tr>
        <td width="100%" valign="top">
        <p>
          [4] HASS: High accuracy spike sorting with mutual information
          <br>
          <strong>Yao Chen</strong>, Libo Huang, Jiong He, Zhifeng Hao and Ruichu Cai.
          BIBM, 2018.
        </p>
        <p>
          [5] 73 pA, 250 ppm/V, -74 dB@100Hz voltage reference using one type of MOSFETs
          <br>
          Huachao Xu, <strong>Yao Chen</strong>, Yuanzhi Zhang, Jinlong Hu, Chao Lu, Guofeng Li. ICSICT 2018.
        </p>
        <p>
          [6] 110 pA, 170 ppm/V, -77 dB@100Hz voltage reference for IoT systems
          <br>
          Huachao Xu, Yuanzhi Zhang, <strong>Yao Chen</strong>, Jinlong Hu, Chao Lu, Guofeng Li. ICSICT 2018.
        </p>
        <p>
          [7] A Novel 1.03 ppm/Â°C Wide-Temperature-Range Curvature-Compensated Bandgap Voltage Reference
          <br>
          Jinlong Hu, Huachao Xu, Tao Du, Guofeng Li, <strong>Yao Chen</strong>. ICCSS 2018.
        </p>
       </td>
      </tr>
      </table>


      <table width="100%" align="center" border="0" cellpadding="20">
      <tr>
        <td width="25%"><img src="icdcs1.png" alt="prl" width="160" height="160"></td>
        <td width="75%" valign="top">
        <p>
          [8] <a href="Haas_ICDCS.pdf">HaaS: Cloud-based Real-time Data Analytics with Heterogeneity-aware Scheduling</a>
          <br>
          Jiong He, <strong>Yao Chen</strong>, Tom Z. J. Fu, Xin Long, Marianne Winslett, Liang You, Zhenjie Zhang.
          38th IEEE International Conference on Distributed Computing Systems (ICDCS), 2018
         <!--  <p> -->
          <br>
          HaaS is designed to exploit existing data analytics tools and libraries as well as distributed computing technologies to embrace heterogeneous computation resources in the cloud. It provides users with flexible and optimized usage with CPUs, GPUs and FPGAs in the cloud.
        </p>
        </p>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10">
      <tr>
        <td>
        <heading>2017 and earlier</heading>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="20">
      <tr>
        <td width="25%"><img src="shuffle.png" alt="prl" width="160" height="160"></td>
        <td width="75%" valign="top">
        <p>
          [9] A Locality-Aware Shuffle Optimization on Fat-Tree Data Centers.
          <br>
          Jihe Wang, Danghui Wang, Meikang Qiu, <strong>Yao Chen</strong>, Bing Guo. Future Generation Computing Systems, Volume 89, 2018, Pages 31-43, ISSN 0167-739X
          <br>
          We reduce the core bandwidth consumption of data center network by scheduling the location of adjacent computing workers based on our proposed similarity-based distance model to evaluate the dynamic distance between fat-tree leaf-nodes. 
        </p>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="20">
      <tr>
        <td width="75%" valign="top">
        <p>
          [10] SoC, NoC and Hierarchical Bus Implementations of Applications on FPGAs Using the FCUDA Flow
          <br>
          Tan Nguyen, <strong>Yao Chen</strong>, Kyle Rupnow, Swathi T. Gurumani, Deming Chen.  IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016.
        </p>
        <p>
          [11] FCUDA-HB: Hierarchical and Scalable Bus Architecture Generation on FPGAs with the FCUDA Flow
          <br>
          Ying Chen, Tan Nguyen, <strong>Yao Chen</strong>, Swathi T. Gurumani, Yun Liang, Kyle Rupnow, Jason Cong, Wen-Mei Hwu, Deming Chen. Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2016.
        </p>
        <p>
          [12] High Leven Synthesis of Complex Applications: An H.264 Decoder
          <br>
          Xingheng Liu, <strong>Yao Chen</strong>, Tan Nguyen, Swathi T. Gurumani, Kyle Rupnow, Deming Chen. 24th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), 2016.
        </p>
        <p>
          [13] System-Level Design Solutions: Enabling the IoT Explosion
          <br>
          L. Yang, <strong>Yao Chen</strong>, W. Zuo, T. Nguyen, S.T. Gurumani, K. Rupnow, D. Chen. The 11th International Conference on ASIC (ASICON), 2015.
        </p>
        <p>
        [14] FCUDA-NoC: A Scalable and Efficient Network-on-Chip Implementation for the CUDA-to-FPGA Flow
          <br>
          <strong>Yao Chen</strong>, S.T. Gurumani, K. Rupnow, Y. Liang, D. Guo, G. Li and D. Chen. IEEE Transaction on Very Large Scale Integrated Systems (TVLSI), pp. 2220-2233, 2015.
        </p>
        <p>
        [15] Integrated CUDA-to-FPGA Synthesis with Network-on-Chip
          <br>
          S.T. Gurumani, J. Talor, <strong>Yao Chen</strong>, Y. Liang, K. Rupnow, D. Chen. IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM), 2014.
        </p>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10">
      <tr>
        <td>
        <heading>Patents</heading>
        </td>
      </tr>
      </table>

      <table width="100%" align="center" border="0" cellpadding="10"> 
        <tr>
          <td width="75" valign="top">
          <p>
          <em> 
            [1] C. Lin, Z. Guo, H. Xu, Y. Chen, K. Liang, G. Li, âBi-CMOS based Fifth Order High Accuracy Temperature Compensated Circuitâ, 201610443932.2
          </em>
        </p>
        <p>
          <em>
          [2] C. Lin, Z. Guo, H. Xu, K. Liang, Y. Chen, G. Li, âFifth Order High Accuracy Temperature Compensated Crystal Oscillator ASIC Designâ, 201610443932.2
          </em>
          </p>
          <p>
          <em>
          [3] X. Gao, L. Wang, Y. Chen, âNandflash Based Data Acquisition Systemâ, patent No. CN20111005119.8
          </em>
          </p>
          <p>
          <em>
          [4] Y. Chen, P. Chang, L. Wang, R. Chen, H. Wu, âIC Card Identity Authentication System Used in Public Transportationâ, patent No.ZL200810152397.0
          </em>
          </p>
          </td>
        </tr>
      </table>

</td>
</tr>
</table>
  </body>
</html>
