#!/usr/bin/env python3

# Copyright (c) 2025 Vyges, Inc.
# All rights reserved.
#
# Use is subject to LICENSE terms.
#
# SPI Controller FPGA Resource Analysis Script
# Version: 1.0
# Date: 2025-07-18
#
# This script analyzes FPGA synthesis results for the SPI controller
# and generates a comprehensive resource utilization report

import os
import re
import json
import datetime
from pathlib import Path

def parse_stats_file(stats_file):
    """Parse Yosys statistics file"""
    stats = {}
    if not os.path.exists(stats_file):
        return stats
    
    with open(stats_file, 'r') as f:
        content = f.read()
        
        # Extract key statistics from Yosys output
        patterns = {
            'cells': r'Number of cells:\s+(\d+)',
            'wires': r'Number of wires:\s+(\d+)',
            'wire_bits': r'Number of wire bits:\s+(\d+)',
            'ports': r'Number of ports:\s+(\d+)',
            'memories': r'Number of memories:\s+(\d+)',
            'processes': r'Number of processes:\s+(\d+)',
            # Cell types from Yosys synthesis
            'and': r'\$_AND_\s+(\d+)',
            'andnot': r'\$_ANDNOT_\s+(\d+)',
            'or': r'\$_OR_\s+(\d+)',
            'ornot': r'\$_ORNOT_\s+(\d+)',
            'xor': r'\$_XOR_\s+(\d+)',
            'xnor': r'\$_XNOR_\s+(\d+)',
            'not': r'\$_NOT_\s+(\d+)',
            'nand': r'\$_NAND_\s+(\d+)',
            'nor': r'\$_NOR_\s+(\d+)',
            'mux': r'\$_MUX_\s+(\d+)',
            'dff': r'\$_DFF_\w*\s+(\d+)',
            'dffe': r'\$_DFFE_\w*\s+(\d+)',
            'aldffe': r'\$_ALDFFE_\w*\s+(\d+)'
        }
        
        for key, pattern in patterns.items():
            match = re.search(pattern, content)
            if match:
                stats[key] = int(match.group(1))
            else:
                stats[key] = 0
    
    return stats

def parse_resources_file(resources_file):
    """Parse FPGA resources file"""
    resources = {}
    if not os.path.exists(resources_file):
        return resources
    
    with open(resources_file, 'r') as f:
        content = f.read()
        
        # Extract resource utilization
        patterns = {
            'lut_utilization': r'LUT\s+(\d+)/(\d+)\s+\(([\d.]+)%\)',
            'ff_utilization': r'FF\s+(\d+)/(\d+)\s+\(([\d.]+)%\)',
            'dsp_utilization': r'DSP\s+(\d+)/(\d+)\s+\(([\d.]+)%\)',
            'bram_utilization': r'BRAM\s+(\d+)/(\d+)\s+\(([\d.]+)%\)',
            'io_utilization': r'IO\s+(\d+)/(\d+)\s+\(([\d.]+)%\)'
        }
        
        for key, pattern in patterns.items():
            match = re.search(pattern, content)
            if match:
                resources[key] = {
                    'used': int(match.group(1)),
                    'total': int(match.group(2)),
                    'percentage': float(match.group(3))
                }
            else:
                resources[key] = {'used': 0, 'total': 0, 'percentage': 0.0}
    
    return resources

def generate_fpga_report():
    """Generate comprehensive FPGA analysis report"""
    
    # Parse SPI controller synthesis results
    spi_stats = parse_stats_file('spi_controller_fpga_stats.txt')
    spi_resources = parse_resources_file('spi_controller_fpga_resources.txt')
    
    # Generate report
    report = f"""# SPI Controller FPGA Resource Analysis Report

**Generated On**: {datetime.datetime.now().strftime("%Y-%m-%d %H:%M:%S UTC")}  
**Target Platform**: Xilinx 7-series FPGAs  
**Design**: SPI Controller with APB Interface, FIFO, and Interrupt Support

---

## 1. Design Overview

The SPI controller is a configurable master controller with the following features:
- APB v2.0 compliant interface
- Configurable SPI modes (CPOL/CPHA combinations)
- FIFO buffering for transmit and receive
- Interrupt generation capabilities
- DMA support for high-throughput applications

---

## 2. Resource Utilization Summary

### Design Statistics
- **Total Cells**: {spi_stats.get('cells', 'N/A')}
- **Total Wires**: {spi_stats.get('wires', 'N/A')}
- **Wire Bits**: {spi_stats.get('wire_bits', 'N/A')}
- **Ports**: {spi_stats.get('ports', 'N/A')}
- **Memories**: {spi_stats.get('memories', 'N/A')}
- **Processes**: {spi_stats.get('processes', 'N/A')}

### Logic Element Breakdown
- **AND Gates**: {spi_stats.get('and', 'N/A')}
- **AND-NOT Gates**: {spi_stats.get('andnot', 'N/A')}
- **OR Gates**: {spi_stats.get('or', 'N/A')}
- **OR-NOT Gates**: {spi_stats.get('ornot', 'N/A')}
- **XOR Gates**: {spi_stats.get('xor', 'N/A')}
- **XNOR Gates**: {spi_stats.get('xnor', 'N/A')}
- **NOT Gates**: {spi_stats.get('not', 'N/A')}
- **NAND Gates**: {spi_stats.get('nand', 'N/A')}
- **NOR Gates**: {spi_stats.get('nor', 'N/A')}
- **Multiplexers**: {spi_stats.get('mux', 'N/A')}
- **Flip-Flops**: {spi_stats.get('dff', 0) + spi_stats.get('dffe', 0) + spi_stats.get('aldffe', 0)}

---

## 3. Synthesis Analysis

### Design Complexity
- **Total Logic Cells**: {spi_stats.get('cells', 'N/A')}
- **Combinational Logic**: {spi_stats.get('and', 0) + spi_stats.get('andnot', 0) + spi_stats.get('or', 0) + spi_stats.get('ornot', 0) + spi_stats.get('xor', 0) + spi_stats.get('xnor', 0) + spi_stats.get('not', 0) + spi_stats.get('nand', 0) + spi_stats.get('nor', 0)}
- **Sequential Logic**: {spi_stats.get('dff', 0) + spi_stats.get('dffe', 0) + spi_stats.get('aldffe', 0)}
- **Multiplexers**: {spi_stats.get('mux', 'N/A')}
- **Wire Connections**: {spi_stats.get('wires', 'N/A')}

### Estimated FPGA Resources
Based on the synthesis results, the design would require approximately:
- **LUTs**: ~{spi_stats.get('cells', 0) // 2} (estimated from cell count)
- **Flip-Flops**: {spi_stats.get('dff', 0) + spi_stats.get('dffe', 0) + spi_stats.get('aldffe', 0)}
- **I/O Pins**: {spi_stats.get('ports', 'N/A')}
- **Memory Blocks**: {spi_stats.get('memories', 'N/A')}

---

## 4. Design Analysis

### Resource Efficiency
The SPI controller design demonstrates efficient resource utilization:
- **LUT Efficiency**: The design uses LUTs efficiently for combinational logic
- **FF Efficiency**: Flip-flops are used for sequential logic and state machines
- **Memory Usage**: FIFO implementation uses BRAM blocks efficiently
- **I/O Requirements**: APB interface and SPI signals require moderate I/O count

### Performance Characteristics
- **Clock Domain**: Single clock domain design (APB clock)
- **Timing**: Optimized for Xilinx 7-series timing constraints
- **Power**: Low-power design with clock gating support
- **Area**: Compact implementation suitable for embedded applications

---

## 5. Recommendations

### Target FPGA Selection
Based on the resource utilization:
- **Small FPGAs**: Suitable for Artix-7 35T or larger
- **Medium FPGAs**: Well-suited for Kintex-7 70T or larger
- **Large FPGAs**: Can be integrated into Virtex-7 designs

### Optimization Opportunities
- **FIFO Depth**: Adjustable based on application requirements
- **Clock Frequency**: Can be optimized for specific performance needs
- **Interface Options**: APB interface can be extended for AHB/AXI

---

## 6. Conclusion

The SPI controller FPGA implementation provides:
- **Efficient Resource Usage**: Minimal resource footprint
- **Scalable Design**: Adaptable to different FPGA families
- **Standard Compliance**: APB v2.0 and SPI protocol compliance
- **Feature Rich**: Comprehensive functionality with FIFO and interrupts

This implementation is suitable for integration into larger FPGA-based systems requiring SPI communication capabilities.

---

*Generated by Vyges FPGA Analysis Tool v1.0*
"""
    
    # Write report
    with open('fpga_analysis_report.md', 'w') as f:
        f.write(report)
    
    print(f"[âœ“] FPGA analysis report generated: fpga_analysis_report.md")

if __name__ == "__main__":
    generate_fpga_report() 