# SoC-design-and-Planninig--Nasscom-VSD
SOC design and Planning Nassocm VSD Workshop project Doc
Openlane Asic Flow

![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/edbb7d81-13ee-4900-9bb9-b4ee95d1426e)
Lab 1
Preparation Step
Commands for preparation step
working area
/Desktop/work/tools/openlane_working_dir/openlane
here type docker
![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/131994a2-d271-4d9a-8cdd-e666f13c5101)
Need to add Packages 
![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/d4b9731e-08c7-49b6-ab2d-afe0f69a8f9f)
in another cmd window
![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/ac9d0a64-bb2d-4a3e-8a95-208c20faefbf)
then back to docker run synthesis command
Syntrhesis was sucessful. 
![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/61213765-df1f-4bd0-9f95-444ca7b479f4)
Now check the runs folder inside the date file. synthesis results available in this folder.
![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/25189fdd-1eec-40e3-ace1-4470d84c5165)
After synthesis. will do floor plan.
Floor Plan: Arranging thr macros inside the work area.It consist of macroblocks and tapcells.
run the command run_floorplan
![image](https://github.com/Arul-Github/SoC-design-and-Planninig--Nasscom-VSD/assets/113671884/12305adf-f750-4ce2-9199-02a3770b2244)
