

================================================================
== Vitis HLS Report for 'A_IO_L2_in_5_x1'
================================================================
* Date:           Sun Sep 18 12:36:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36871|    36871|  0.123 ms|  0.123 ms|  36871|  36871|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                Loop Name                               |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- A_IO_L2_in_5_x1_loop_1_A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3  |     4097|     4097|         3|          1|          1|   4096|       yes|
        |- A_IO_L2_in_5_x1_loop_4_A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6  |    32770|    32770|         4|          1|          1|  32768|       yes|
        +------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 4, States = { 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_5_0_x131, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_6_x17, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_A_IO_L2_in_5_x16, void @empty_272, i32 0, i32 0, void @empty_822, i32 0, i32 0, void @empty_822, void @empty_822, void @empty_822, i32 0, i32 0, i32 0, i32 0, void @empty_822, void @empty_822"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_A_pong_V = alloca i64 1" [./dut.cpp:6783]   --->   Operation 14 'alloca' 'local_A_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln6783 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_A_pong_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:6783]   --->   Operation 15 'specmemcore' 'specmemcore_ln6783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%br_ln6790 = br void" [./dut.cpp:6790]   --->   Operation 16 'br' 'br_ln6790' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 0, void, i13 %add_ln890_198, void"   --->   Operation 17 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c3_V = phi i4 5, void, i4 %select_ln890, void"   --->   Operation 18 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %select_ln890_502, void"   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c4_V = phi i5 0, void, i5 %select_ln890_499, void"   --->   Operation 20 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c5_V_23 = phi i6 0, void, i6 %add_ln691_819, void"   --->   Operation 21 'phi' 'c5_V_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.75ns)   --->   "%add_ln890_198 = add i13 %indvar_flatten13, i13 1"   --->   Operation 22 'add' 'add_ln890_198' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.64ns)   --->   "%icmp_ln890 = icmp_eq  i13 %indvar_flatten13, i13 4096"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split10, void %.preheader.preheader.preheader"   --->   Operation 24 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %c3_V, i4 1"   --->   Operation 25 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.61ns)   --->   "%icmp_ln890_628 = icmp_eq  i11 %indvar_flatten, i11 512"   --->   Operation 26 'icmp' 'icmp_ln890_628' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.27ns)   --->   "%select_ln6790 = select i1 %icmp_ln890_628, i5 0, i5 %c4_V" [./dut.cpp:6790]   --->   Operation 27 'select' 'select_ln6790' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%cmp_i_i72_mid1 = icmp_eq  i4 %add_ln691, i4 5"   --->   Operation 28 'icmp' 'cmp_i_i72_mid1' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "%cmp_i_i7244 = icmp_eq  i4 %c3_V, i4 5"   --->   Operation 29 'icmp' 'cmp_i_i7244' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln6790_1 = select i1 %icmp_ln890_628, i1 %cmp_i_i72_mid1, i1 %cmp_i_i7244" [./dut.cpp:6790]   --->   Operation 30 'select' 'select_ln6790_1' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln6790)   --->   "%xor_ln6790 = xor i1 %icmp_ln890_628, i1 1" [./dut.cpp:6790]   --->   Operation 31 'xor' 'xor_ln6790' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln89052 = icmp_eq  i6 %c5_V_23, i6 32"   --->   Operation 32 'icmp' 'icmp_ln89052' <Predicate = (!icmp_ln890)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln6790 = and i1 %icmp_ln89052, i1 %xor_ln6790" [./dut.cpp:6790]   --->   Operation 33 'and' 'and_ln6790' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.35ns)   --->   "%select_ln890 = select i1 %icmp_ln890_628, i4 %add_ln691, i4 %c3_V"   --->   Operation 34 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln691_816 = add i5 %select_ln6790, i5 1"   --->   Operation 35 'add' 'add_ln691_816' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_497)   --->   "%or_ln890 = or i1 %and_ln6790, i1 %icmp_ln890_628"   --->   Operation 36 'or' 'or_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_497 = select i1 %or_ln890, i6 0, i6 %c5_V_23"   --->   Operation 37 'select' 'select_ln890_497' <Predicate = (!icmp_ln890)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln6799)   --->   "%trunc_ln6799 = trunc i5 %add_ln691_816" [./dut.cpp:6799]   --->   Operation 38 'trunc' 'trunc_ln6799' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln6799)   --->   "%trunc_ln6799_1 = trunc i5 %c4_V" [./dut.cpp:6799]   --->   Operation 39 'trunc' 'trunc_ln6799_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln6799)   --->   "%select_ln6790_2 = select i1 %icmp_ln890_628, i4 0, i4 %trunc_ln6799_1" [./dut.cpp:6790]   --->   Operation 40 'select' 'select_ln6790_2' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node add_ln6799)   --->   "%select_ln890_498 = select i1 %and_ln6790, i4 %trunc_ln6799, i4 %select_ln6790_2"   --->   Operation 41 'select' 'select_ln890_498' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln6799)   --->   "%tmp_1248_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_498, i5 0"   --->   Operation 42 'bitconcatenate' 'tmp_1248_cast' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.27ns)   --->   "%select_ln890_499 = select i1 %and_ln6790, i5 %add_ln691_816, i5 %select_ln6790"   --->   Operation 43 'select' 'select_ln890_499' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln6799)   --->   "%zext_ln6799 = zext i6 %select_ln890_497" [./dut.cpp:6799]   --->   Operation 44 'zext' 'zext_ln6799' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln6799 = add i9 %tmp_1248_cast, i9 %zext_ln6799" [./dut.cpp:6799]   --->   Operation 45 'add' 'add_ln6799' <Predicate = (!icmp_ln890)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln6798 = br i1 %select_ln6790_1, void, void" [./dut.cpp:6798]   --->   Operation 46 'br' 'br_ln6798' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.70ns)   --->   "%add_ln691_819 = add i6 %select_ln890_497, i6 1"   --->   Operation 47 'add' 'add_ln691_819' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln890_197 = add i11 %indvar_flatten, i11 1"   --->   Operation 48 'add' 'add_ln890_197' <Predicate = (!icmp_ln890)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln890_502 = select i1 %icmp_ln890_628, i11 1, i11 %add_ln890_197"   --->   Operation 49 'select' 'select_ln890_502' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_5_x1_loop_1_A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_5_x1_loop_2_A_IO_L2_in_5_x1_loop_3_str"   --->   Operation 53 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln6799_1 = zext i9 %add_ln6799" [./dut.cpp:6799]   --->   Operation 54 'zext' 'zext_ln6799_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6799_1" [./dut.cpp:6799]   --->   Operation 55 'getelementptr' 'local_A_pong_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln6795 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6795]   --->   Operation 56 'specpipeline' 'specpipeline_ln6795' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln6795 = specloopname void @_ssdm_op_SpecLoopName, void @empty_311" [./dut.cpp:6795]   --->   Operation 57 'specloopname' 'specloopname_ln6795' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.21ns)   --->   "%tmp = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_5_x16" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'tmp' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_A_IO_L2_in_6_x17, i256 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!select_ln6790_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!select_ln6790_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/1] (1.64ns)   --->   "%store_ln6799 = store i256 %tmp, i9 %local_A_pong_V_addr" [./dut.cpp:6799]   --->   Operation 61 'store' 'store_ln6799' <Predicate = (select_ln6790_1)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln6800 = br void" [./dut.cpp:6800]   --->   Operation 62 'br' 'br_ln6800' <Predicate = (select_ln6790_1)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.38>
ST_5 : Operation 63 [1/1] (0.38ns)   --->   "%br_ln6809 = br void %.preheader.preheader" [./dut.cpp:6809]   --->   Operation 63 'br' 'br_ln6809' <Predicate = true> <Delay = 0.38>

State 6 <SV = 3> <Delay = 1.62>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%indvar_flatten33 = phi i16 %add_ln890_196, void %.preheader, i16 0, void %.preheader.preheader.preheader"   --->   Operation 64 'phi' 'indvar_flatten33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%c5_V = phi i6 %select_ln890_500, void %.preheader, i6 0, void %.preheader.preheader.preheader"   --->   Operation 65 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 %select_ln890_501, void %.preheader, i12 0, void %.preheader.preheader.preheader"   --->   Operation 66 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%c7_V = phi i5 %add_ln691_818, void %.preheader, i5 0, void %.preheader.preheader.preheader"   --->   Operation 67 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.78ns)   --->   "%add_ln890_196 = add i16 %indvar_flatten33, i16 1"   --->   Operation 68 'add' 'add_ln890_196' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.67ns)   --->   "%icmp_ln890_629 = icmp_eq  i16 %indvar_flatten33, i16 32768"   --->   Operation 69 'icmp' 'icmp_ln890_629' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_629, void %.preheader, void"   --->   Operation 70 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.70ns)   --->   "%add_ln691_817 = add i6 %c5_V, i6 1"   --->   Operation 71 'add' 'add_ln691_817' <Predicate = (!icmp_ln890_629)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.62ns)   --->   "%icmp_ln890_630 = icmp_eq  i12 %indvar_flatten21, i12 1024"   --->   Operation 72 'icmp' 'icmp_ln890_630' <Predicate = (!icmp_ln890_629)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.29ns)   --->   "%select_ln890_500 = select i1 %icmp_ln890_630, i6 %add_ln691_817, i6 %c5_V"   --->   Operation 73 'select' 'select_ln890_500' <Predicate = (!icmp_ln890_629)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln6811)   --->   "%xor_ln890 = xor i1 %icmp_ln890_630, i1 1"   --->   Operation 74 'xor' 'xor_ln890' <Predicate = (!icmp_ln890_629)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.63ns)   --->   "%icmp_ln890_631 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 75 'icmp' 'icmp_ln890_631' <Predicate = (!icmp_ln890_629)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln6811)   --->   "%and_ln890 = and i1 %icmp_ln890_631, i1 %xor_ln890"   --->   Operation 76 'and' 'and_ln890' <Predicate = (!icmp_ln890_629)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln6811)   --->   "%or_ln6811 = or i1 %and_ln890, i1 %icmp_ln890_630" [./dut.cpp:6811]   --->   Operation 77 'or' 'or_ln6811' <Predicate = (!icmp_ln890_629)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln6811 = select i1 %or_ln6811, i5 0, i5 %c7_V" [./dut.cpp:6811]   --->   Operation 78 'select' 'select_ln6811' <Predicate = (!icmp_ln890_629)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln6816 = trunc i5 %select_ln6811" [./dut.cpp:6816]   --->   Operation 79 'trunc' 'trunc_ln6816' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.70ns)   --->   "%add_ln691_818 = add i5 %select_ln6811, i5 1"   --->   Operation 80 'add' 'add_ln691_818' <Predicate = (!icmp_ln890_629)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln890 = add i12 %indvar_flatten21, i12 1"   --->   Operation 81 'add' 'add_ln890' <Predicate = (!icmp_ln890_629)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.29ns)   --->   "%select_ln890_501 = select i1 %icmp_ln890_630, i12 1, i12 %add_ln890"   --->   Operation 82 'select' 'select_ln890_501' <Predicate = (!icmp_ln890_629)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 4> <Delay = 2.36>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i6 %select_ln890_500"   --->   Operation 83 'zext' 'zext_ln890' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %trunc_ln6816, i5 0" [./dut.cpp:6816]   --->   Operation 84 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln6816 = add i9 %tmp_cast, i9 %zext_ln890" [./dut.cpp:6816]   --->   Operation 85 'add' 'add_ln6816' <Predicate = (!icmp_ln890_629)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln6816 = zext i9 %add_ln6816" [./dut.cpp:6816]   --->   Operation 86 'zext' 'zext_ln6816' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%local_A_pong_V_addr_17 = getelementptr i256 %local_A_pong_V, i64 0, i64 %zext_ln6816" [./dut.cpp:6816]   --->   Operation 87 'getelementptr' 'local_A_pong_V_addr_17' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_17" [./dut.cpp:6816]   --->   Operation 88 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_629)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 8 <SV = 5> <Delay = 1.64>
ST_8 : Operation 89 [1/2] (1.64ns)   --->   "%local_A_pong_V_load = load i9 %local_A_pong_V_addr_17" [./dut.cpp:6816]   --->   Operation 89 'load' 'local_A_pong_V_load' <Predicate = (!icmp_ln890_629)> <Delay = 1.64> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 512> <RAM>

State 9 <SV = 6> <Delay = 1.21>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_5_x1_loop_4_A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_5_x1_loop_5_A_IO_L2_in_5_x1_loop_6_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln6813 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_822" [./dut.cpp:6813]   --->   Operation 93 'specpipeline' 'specpipeline_ln6813' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln6813 = specloopname void @_ssdm_op_SpecLoopName, void @empty_278" [./dut.cpp:6813]   --->   Operation 94 'specloopname' 'specloopname_ln6813' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_5_0_x131, i256 %local_A_pong_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'write' 'write_ln174' <Predicate = (!icmp_ln890_629)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln890_629)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln6821 = ret" [./dut.cpp:6821]   --->   Operation 97 'ret' 'ret_ln6821' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten13') with incoming values : ('add_ln890_198') [11]  (0.387 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('select_ln890_502') [13]  (0 ns)
	'icmp' operation ('icmp_ln890_628') [23]  (0.617 ns)
	'select' operation ('select_ln6790', ./dut.cpp:6790) [24]  (0.278 ns)
	'add' operation ('add_ln691_816') [32]  (0.707 ns)
	'select' operation ('select_ln890_498') [39]  (0 ns)
	'add' operation ('add_ln6799', ./dut.cpp:6799) [43]  (0.715 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_A_A_IO_L2_in_5_x16' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [48]  (1.22 ns)
	fifo write on port 'fifo_A_A_IO_L2_in_6_x17' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [51]  (1.22 ns)

 <State 4>: 1.65ns
The critical path consists of the following:
	'store' operation ('store_ln6799', ./dut.cpp:6799) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_A_pong.V', ./dut.cpp:6783 [54]  (1.65 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten33') with incoming values : ('add_ln890_196') [64]  (0.387 ns)

 <State 6>: 1.62ns
The critical path consists of the following:
	'phi' operation ('c7.V') with incoming values : ('add_ln691_818') [67]  (0 ns)
	'icmp' operation ('icmp_ln890_631') [79]  (0.637 ns)
	'and' operation ('and_ln890') [80]  (0 ns)
	'or' operation ('or_ln6811', ./dut.cpp:6811) [82]  (0 ns)
	'select' operation ('select_ln6811', ./dut.cpp:6811) [83]  (0.278 ns)
	'add' operation ('add_ln691_818') [93]  (0.707 ns)

 <State 7>: 2.36ns
The critical path consists of the following:
	'add' operation ('add_ln6816', ./dut.cpp:6816) [86]  (0.715 ns)
	'getelementptr' operation ('local_A_pong_V_addr_17', ./dut.cpp:6816) [88]  (0 ns)
	'load' operation ('local_A_pong_V_load', ./dut.cpp:6816) on array 'local_A_pong.V', ./dut.cpp:6783 [91]  (1.65 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'load' operation ('local_A_pong_V_load', ./dut.cpp:6816) on array 'local_A_pong.V', ./dut.cpp:6783 [91]  (1.65 ns)

 <State 9>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_A_PE_5_0_x131' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [92]  (1.22 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
