{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451181936533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451181936534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:05:26 2015 " "Processing started: Sun Dec 27 11:05:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451181936534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451181936534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picoProcessorBL -c picoProcessorBL " "Command: quartus_map --read_settings_files=on --write_settings_files=off picoProcessorBL -c picoProcessorBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451181936535 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1451181936921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state_buffer " "Found entity 1: tri_state_buffer" {  } { { "tri_state_buffer.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/tri_state_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_display.v 1 1 " "Found 1 design units, including 1 entities, in source file time_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_display " "Found entity 1: time_display" {  } { { "time_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/time_display.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pico_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pico_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pico_processor " "Found entity 1: tb_pico_processor" {  } { { "tb_pico_processor.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/tb_pico_processor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file t_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FF " "Found entity 1: T_FF" {  } { { "T_FF.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/T_FF.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/stack.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file picoprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoProcessor " "Found entity 1: picoProcessor" {  } { { "picoProcessor.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux3.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interrupt_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file interrupt_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_pc " "Found entity 1: interrupt_pc" {  } { { "interrupt_pc.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/interrupt_pc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945153 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "gpr.v(27) " "Verilog HDL information at gpr.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "gpr.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/gpr.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1451181945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 gpr " "Found entity 1: gpr" {  } { { "gpr.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/gpr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/full_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extension.v 1 1 " "Found 1 design units, including 1 entities, in source file extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 extension " "Found entity 1: extension" {  } { { "extension.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_display.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_display " "Found entity 1: dynamic_display" {  } { { "dynamic_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dynamic_display.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945159 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dmem.v(21) " "Verilog HDL information at dmem.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "dmem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dmem.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1451181945161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dmem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_module " "Found entity 1: display_module" {  } { { "display_module.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/display_module.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_code.v 1 1 " "Found 1 design units, including 1 entities, in source file condition_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 condition_code " "Found entity 1: condition_code" {  } { { "condition_code.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/condition_code.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chattering.v 1 1 " "Found 1 design units, including 1 entities, in source file chattering.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chattering " "Found entity 1: Chattering" {  } { { "Chattering.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Chattering.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alushifter.v 1 1 " "Found 1 design units, including 1 entities, in source file alushifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alushifter " "Found entity 1: alushifter" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoprocessorbl.v 1 1 " "Found 1 design units, including 1 entities, in source file picoprocessorbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoProcessorBL " "Found entity 1: picoProcessorBL" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_pico_processorbl.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_pico_processorbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_pico_processorBL " "Found entity 1: tb_pico_processorBL" {  } { { "tb_pico_processorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/tb_pico_processorBL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider10mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider10mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider10Mhz " "Found entity 1: Clock_Divider10Mhz" {  } { { "Clock_Divider10Mhz.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Clock_Divider10Mhz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider5mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider5mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider5Mhz " "Found entity 1: Clock_Divider5Mhz" {  } { { "Clock_Divider5Mhz.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Clock_Divider5Mhz.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1451181945182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1451181945182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "picoProcessorBL " "Elaborating entity \"picoProcessorBL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1451181945265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoProcessor picoProcessor:ppBL " "Elaborating entity \"picoProcessor\" for hierarchy \"picoProcessor:ppBL\"" {  } { { "picoProcessorBL.v" "ppBL" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller picoProcessor:ppBL\|controller:pico_controller " "Elaborating entity \"controller\" for hierarchy \"picoProcessor:ppBL\|controller:pico_controller\"" {  } { { "picoProcessor.v" "pico_controller" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945269 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_alu_fn controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_alu_fn\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_dmem_write_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_dmem_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux2_1_1_or_disp controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux2_1_1_or_disp\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux5_1 controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux5_1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux2_1_r2_rd controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux2_1_r2_rd\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux3_1 controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux3_1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_mux2_1_gpr2_const controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_mux2_1_gpr2_const\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_gpr_write_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_gpr_write_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_reti_signal controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_reti_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_int_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_int_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_port_write controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_port_write\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_port_read controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_port_read\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_push_pop controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_push_pop\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_tri_state_buffer controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_tri_state_buffer\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_stack_en controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_stack_en\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controller_branch_taken controller.v(132) " "Verilog HDL Always Construct warning at controller.v(132): inferring latch(es) for variable \"controller_branch_taken\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 132 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_branch_taken controller.v(178) " "Inferred latch for \"controller_branch_taken\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_stack_en controller.v(178) " "Inferred latch for \"controller_stack_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_tri_state_buffer controller.v(178) " "Inferred latch for \"controller_tri_state_buffer\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_push_pop controller.v(178) " "Inferred latch for \"controller_push_pop\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_port_read controller.v(178) " "Inferred latch for \"controller_port_read\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_port_write controller.v(178) " "Inferred latch for \"controller_port_write\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_int_en controller.v(178) " "Inferred latch for \"controller_int_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_reti_signal controller.v(178) " "Inferred latch for \"controller_reti_signal\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945271 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_gpr_write_en controller.v(178) " "Inferred latch for \"controller_gpr_write_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux2_1_gpr2_const\[0\] controller.v(178) " "Inferred latch for \"controller_mux2_1_gpr2_const\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux3_1\[0\] controller.v(178) " "Inferred latch for \"controller_mux3_1\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux3_1\[1\] controller.v(178) " "Inferred latch for \"controller_mux3_1\[1\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux2_1_r2_rd\[0\] controller.v(178) " "Inferred latch for \"controller_mux2_1_r2_rd\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux5_1\[0\] controller.v(178) " "Inferred latch for \"controller_mux5_1\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux5_1\[1\] controller.v(178) " "Inferred latch for \"controller_mux5_1\[1\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux5_1\[2\] controller.v(178) " "Inferred latch for \"controller_mux5_1\[2\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_mux2_1_1_or_disp\[0\] controller.v(178) " "Inferred latch for \"controller_mux2_1_1_or_disp\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_dmem_write_en controller.v(178) " "Inferred latch for \"controller_dmem_write_en\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[0\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[0\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[1\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[1\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[2\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[2\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_alu_fn\[3\] controller.v(178) " "Inferred latch for \"controller_alu_fn\[3\]\" at controller.v(178)" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1451181945272 "|picoProcessorBL|picoProcessor:ppBL|controller:pico_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 picoProcessor:ppBL\|mux5:pico_mux5 " "Elaborating entity \"mux5\" for hierarchy \"picoProcessor:ppBL\|mux5:pico_mux5\"" {  } { { "picoProcessor.v" "pico_mux5" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 picoProcessor:ppBL\|mux3:pico_mux3 " "Elaborating entity \"mux3\" for hierarchy \"picoProcessor:ppBL\|mux3:pico_mux3\"" {  } { { "picoProcessor.v" "pico_mux3" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 mux3.v(27) " "Verilog HDL assignment warning at mux3.v(27): truncated value with size 12 to match size of target (8)" {  } { { "mux3.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/mux3.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451181945274 "|picoProcessorBL|picoProcessor:ppBL|mux3:pico_mux3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 picoProcessor:ppBL\|mux2:pico_mux2_1_r2_rd " "Elaborating entity \"mux2\" for hierarchy \"picoProcessor:ppBL\|mux2:pico_mux2_1_r2_rd\"" {  } { { "picoProcessor.v" "pico_mux2_1_r2_rd" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 picoProcessor:ppBL\|mux2:pico_mux2_1_gpr2_const " "Elaborating entity \"mux2\" for hierarchy \"picoProcessor:ppBL\|mux2:pico_mux2_1_gpr2_const\"" {  } { { "picoProcessor.v" "pico_mux2_1_gpr2_const" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack picoProcessor:ppBL\|stack:pico_stack " "Elaborating entity \"stack\" for hierarchy \"picoProcessor:ppBL\|stack:pico_stack\"" {  } { { "picoProcessor.v" "pico_stack" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter picoProcessor:ppBL\|program_counter:pico_program_counter " "Elaborating entity \"program_counter\" for hierarchy \"picoProcessor:ppBL\|program_counter:pico_program_counter\"" {  } { { "picoProcessor.v" "pico_program_counter" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem picoProcessor:ppBL\|imem:pico_imem " "Elaborating entity \"imem\" for hierarchy \"picoProcessor:ppBL\|imem:pico_imem\"" {  } { { "picoProcessor.v" "pico_imem" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945280 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 imem.v(31) " "Net \"imem.data_a\" at imem.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1451181945280 "|picoProcessorBL|picoProcessor:ppBL|imem:pico_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 imem.v(31) " "Net \"imem.waddr_a\" at imem.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1451181945280 "|picoProcessorBL|picoProcessor:ppBL|imem:pico_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 imem.v(31) " "Net \"imem.we_a\" at imem.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/imem.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1451181945280 "|picoProcessorBL|picoProcessor:ppBL|imem:pico_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension picoProcessor:ppBL\|extension:pico_extension " "Elaborating entity \"extension\" for hierarchy \"picoProcessor:ppBL\|extension:pico_extension\"" {  } { { "picoProcessor.v" "pico_extension" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder picoProcessor:ppBL\|full_adder:pico_full_adder " "Elaborating entity \"full_adder\" for hierarchy \"picoProcessor:ppBL\|full_adder:pico_full_adder\"" {  } { { "picoProcessor.v" "pico_full_adder" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpr picoProcessor:ppBL\|gpr:pico_gpr " "Elaborating entity \"gpr\" for hierarchy \"picoProcessor:ppBL\|gpr:pico_gpr\"" {  } { { "picoProcessor.v" "pico_gpr" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem picoProcessor:ppBL\|dmem:pico_dmem " "Elaborating entity \"dmem\" for hierarchy \"picoProcessor:ppBL\|dmem:pico_dmem\"" {  } { { "picoProcessor.v" "pico_dmem" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alushifter picoProcessor:ppBL\|alushifter:pico_alushifter " "Elaborating entity \"alushifter\" for hierarchy \"picoProcessor:ppBL\|alushifter:pico_alushifter\"" {  } { { "picoProcessor.v" "pico_alushifter" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945296 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset alushifter.v(26) " "Verilog HDL Always Construct warning at alushifter.v(26): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1451181945298 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 alushifter.v(148) " "Verilog HDL assignment warning at alushifter.v(148): truncated value with size 16 to match size of target (9)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451181945298 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 alushifter.v(161) " "Verilog HDL assignment warning at alushifter.v(161): truncated value with size 16 to match size of target (9)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451181945298 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alushifter.v(175) " "Verilog HDL assignment warning at alushifter.v(175): truncated value with size 8 to match size of target (1)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451181945298 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 alushifter.v(189) " "Verilog HDL assignment warning at alushifter.v(189): truncated value with size 8 to match size of target (1)" {  } { { "alushifter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/alushifter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1451181945298 "|picoProcessorBL|picoProcessor:ppBL|alushifter:pico_alushifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condition_code picoProcessor:ppBL\|condition_code:pico_condition_code " "Elaborating entity \"condition_code\" for hierarchy \"picoProcessor:ppBL\|condition_code:pico_condition_code\"" {  } { { "picoProcessor.v" "pico_condition_code" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_pc picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc " "Elaborating entity \"interrupt_pc\" for hierarchy \"picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc\"" {  } { { "picoProcessor.v" "pico_interrupt_pc" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_state_buffer picoProcessor:ppBL\|tri_state_buffer:pico_tri_state_buffer " "Elaborating entity \"tri_state_buffer\" for hierarchy \"picoProcessor:ppBL\|tri_state_buffer:pico_tri_state_buffer\"" {  } { { "picoProcessor.v" "pico_tri_state_buffer" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer picoProcessor:ppBL\|buffer:pico_buffer " "Elaborating entity \"buffer\" for hierarchy \"picoProcessor:ppBL\|buffer:pico_buffer\"" {  } { { "picoProcessor.v" "pico_buffer" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider5Mhz Clock_Divider5Mhz:CD_5Mhz " "Elaborating entity \"Clock_Divider5Mhz\" for hierarchy \"Clock_Divider5Mhz:CD_5Mhz\"" {  } { { "picoProcessorBL.v" "CD_5Mhz" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FF Clock_Divider5Mhz:CD_5Mhz\|T_FF:T_FF_00 " "Elaborating entity \"T_FF\" for hierarchy \"Clock_Divider5Mhz:CD_5Mhz\|T_FF:T_FF_00\"" {  } { { "Clock_Divider5Mhz.v" "T_FF_00" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/Clock_Divider5Mhz.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:program_counter_bcd " "Elaborating entity \"bcd\" for hierarchy \"bcd:program_counter_bcd\"" {  } { { "picoProcessorBL.v" "program_counter_bcd" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_display time_display:td_A " "Elaborating entity \"time_display\" for hierarchy \"time_display:td_A\"" {  } { { "picoProcessorBL.v" "td_A" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_module time_display:td_A\|display_module:dm1 " "Elaborating entity \"display_module\" for hierarchy \"time_display:td_A\|display_module:dm1\"" {  } { { "time_display.v" "dm1" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/time_display.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_display dynamic_display:dynamic_disp_A " "Elaborating entity \"dynamic_display\" for hierarchy \"dynamic_display:dynamic_disp_A\"" {  } { { "picoProcessorBL.v" "dynamic_disp_A" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181945313 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "dynamic_display.v(91) " "Verilog HDL Case Statement information at dynamic_display.v(91): all case item expressions in this case statement are onehot" {  } { { "dynamic_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dynamic_display.v" 91 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1451181945313 "|picoProcessorBL|dynamic_display:dynamic_disp_A"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_address_bcd\|Ram0 " "RAM logic \"bcd:port_address_bcd\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram0" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451181946075 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_address_bcd\|Ram1 " "RAM logic \"bcd:port_address_bcd\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram1" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451181946075 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_address_bcd\|Ram2 " "RAM logic \"bcd:port_address_bcd\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram2" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451181946075 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_data_bcd\|Ram0 " "RAM logic \"bcd:port_data_bcd\|Ram0\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram0" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451181946075 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_data_bcd\|Ram1 " "RAM logic \"bcd:port_data_bcd\|Ram1\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram1" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451181946075 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bcd:port_data_bcd\|Ram2 " "RAM logic \"bcd:port_data_bcd\|Ram2\" is uninferred due to asynchronous read logic" {  } { { "bcd.v" "Ram2" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/bcd.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1451181946075 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1451181946075 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 4097 C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (4097) in the Memory Initialization File \"C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1451181946104 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Jay/Desktop/picoProcessor Board Level/db/picoProcessorBL.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1451181946129 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1451181949923 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_gpr2_const\[0\] picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\] " "Duplicate LATCH primitive \"picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_gpr2_const\[0\]\" merged with LATCH primitive \"picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\]\"" {  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1451181949968 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1451181949968 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_branch_taken " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_branch_taken has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949969 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 75 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[2\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949969 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949969 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[3\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_r2_rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[1\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_alu_fn\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_reti_signal " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_reti_signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[2\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports ENA and CLR on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949970 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949970 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[1\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949971 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports ENA and CLR on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949971 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_1_or_disp\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux2_1_1_or_disp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949971 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949971 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports ENA and CLR on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949971 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[0\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949971 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[1\] " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux3_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949972 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 178 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_gpr_write_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_gpr_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949972 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_int_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc\|int_ack " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|interrupt_pc:pico_interrupt_pc\|int_ack" {  } { { "interrupt_pc.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/interrupt_pc.v" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949972 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_stack_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_stack_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949972 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 74 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_push_pop " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_push_pop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949972 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 72 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_dmem_write_en " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_dmem_write_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949973 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949973 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "picoProcessor:ppBL\|controller:pico_controller\|controller_tri_state_buffer " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_tri_state_buffer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\] " "Ports D and ENA on the latch are fed by the same signal picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[11\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1451181949973 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 73 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1451181949973 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dynamic_display.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/dynamic_display.v" 75 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1451181949983 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1451181949983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_A\[0\] GND " "Pin \"SEG_A\[0\]\" is stuck at GND" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1451181952346 "|picoProcessorBL|SEG_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_B\[0\] GND " "Pin \"SEG_B\[0\]\" is stuck at GND" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1451181952346 "|picoProcessorBL|SEG_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1451181952346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1451181952589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jay/Desktop/picoProcessor Board Level/output_files/picoProcessorBL.map.smsg " "Generated suppressed messages file C:/Users/Jay/Desktop/picoProcessor Board Level/output_files/picoProcessorBL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1451181956493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1451181956763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451181956763 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop_btn " "No output dependent on input pin \"start_stop_btn\"" {  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1451181957066 "|picoProcessorBL|start_stop_btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1451181957066 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4692 " "Implemented 4692 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1451181957067 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1451181957067 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1451181957067 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4631 " "Implemented 4631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1451181957067 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1451181957067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "721 " "Peak virtual memory: 721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451181957106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:05:57 2015 " "Processing ended: Sun Dec 27 11:05:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451181957106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451181957106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451181957106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451181957106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451181969573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451181969574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:05:58 2015 " "Processing started: Sun Dec 27 11:05:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451181969574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1451181969574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off picoProcessorBL -c picoProcessorBL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off picoProcessorBL -c picoProcessorBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1451181969574 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1451181969756 ""}
{ "Info" "0" "" "Project  = picoProcessorBL" {  } {  } 0 0 "Project  = picoProcessorBL" 0 0 "Fitter" 0 0 1451181969756 ""}
{ "Info" "0" "" "Revision = picoProcessorBL" {  } {  } 0 0 "Revision = picoProcessorBL" 0 0 "Fitter" 0 0 1451181969756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1451181969866 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "picoProcessorBL EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"picoProcessorBL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1451181972479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1451181972547 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1451181972547 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1451181972743 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1451181972856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1451181972856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 5513 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1451181972868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 5515 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1451181972868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 5517 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1451181972868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 5519 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1451181972868 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 5521 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1451181972868 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1451181972868 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1451181972872 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 61 " "No exact pin location assignment(s) for 20 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1451181973682 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1451181974159 ""}
{ "Info" "ISTA_SDC_FOUND" "picoProcessor.out.sdc " "Reading SDC File: 'picoProcessor.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1451181974164 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "port_ready_btn " "Node: port_ready_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_push_pop port_ready_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_push_pop is being clocked by port_ready_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451181974194 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1451181974194 "|picoProcessorBL|port_ready_btn"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "int_req_btn " "Node: int_req_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en int_req_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en is being clocked by int_req_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451181974194 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1451181974194 "|picoProcessorBL|int_req_btn"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1451181974226 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1451181974227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1451181974227 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000          clk " "  50.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1451181974227 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1451181974227 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Automatically promoted node clk~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[0\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[0\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2651 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[1\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[1\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2662 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[2\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[2\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2661 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[3\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[3\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2660 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[4\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[4\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2659 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[5\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[5\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2658 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[6\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[6\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2657 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[7\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[7\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2656 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[8\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[8\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2655 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[9\] " "Destination node picoProcessor:ppBL\|program_counter:pico_program_counter\|pc_out\[9\]" {  } { { "program_counter.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/program_counter.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 2654 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1451181974513 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1451181974513 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1451181974513 ""}  } { { "picoProcessorBL.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/picoProcessorBL.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 5507 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1451181974513 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "picoProcessor:ppBL\|controller:pico_controller\|Selector29~1  " "Automatically promoted node picoProcessor:ppBL\|controller:pico_controller\|Selector29~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1451181974514 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 3450 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1451181974514 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "picoProcessor:ppBL\|controller:pico_controller\|Selector20~1  " "Automatically promoted node picoProcessor:ppBL\|controller:pico_controller\|Selector20~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1451181974514 ""}  } { { "controller.v" "" { Text "C:/Users/Jay/Desktop/picoProcessor Board Level/controller.v" 180 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 0 { 0 ""} 0 3256 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1451181974514 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1451181975195 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1451181975202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1451181975202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1451181975211 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1451181975226 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1451181975240 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1451181975241 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1451181975247 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1451181975496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1451181975504 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1451181975504 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "20 unused 2.5V 0 20 0 " "Number of I/O pins in group: 20 (unused VREF, 2.5V VCCIO, 0 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1451181975519 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1451181975519 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1451181975519 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 45 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 36 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 32 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 30 13 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1451181975521 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1451181975521 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1451181975521 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451181975800 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1451181975807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1451181977149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451181978021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1451181978062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1451181979572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451181979573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1451181980372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/Jay/Desktop/picoProcessor Board Level/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 12 { 0 ""} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1451181984458 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1451181984458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451181985447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1451181985448 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1451181985448 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1451181985448 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.68 " "Total time spent on timing analysis during the Fitter is 2.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1451181985563 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1451181985642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1451181986102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1451181986156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1451181986845 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1451181990478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jay/Desktop/picoProcessor Board Level/output_files/picoProcessorBL.fit.smsg " "Generated suppressed messages file C:/Users/Jay/Desktop/picoProcessor Board Level/output_files/picoProcessorBL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1451181991391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1526 " "Peak virtual memory: 1526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451181992223 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:06:32 2015 " "Processing ended: Sun Dec 27 11:06:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451181992223 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451181992223 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451181992223 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1451181992223 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1451182004448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451182004450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:06:34 2015 " "Processing started: Sun Dec 27 11:06:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451182004450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1451182004450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off picoProcessorBL -c picoProcessorBL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off picoProcessorBL -c picoProcessorBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1451182004450 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1451182005832 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1451182005874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451182014036 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:06:54 2015 " "Processing ended: Sun Dec 27 11:06:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451182014036 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451182014036 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451182014036 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1451182014036 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1451182014708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1451182026466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451182026467 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:06:55 2015 " "Processing started: Sun Dec 27 11:06:55 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451182026467 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451182026467 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta picoProcessorBL -c picoProcessorBL " "Command: quartus_sta picoProcessorBL -c picoProcessorBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451182026467 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1451182026622 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1451182026803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1451182026859 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1451182026859 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1451182027195 ""}
{ "Info" "ISTA_SDC_FOUND" "picoProcessor.out.sdc " "Reading SDC File: 'picoProcessor.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1451182027269 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "port_ready_btn " "Node: port_ready_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] port_ready_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] is being clocked by port_ready_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451182027300 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1451182027300 "|picoProcessorBL|port_ready_btn"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "int_req_btn " "Node: int_req_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en int_req_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en is being clocked by int_req_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451182027301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1451182027301 "|picoProcessorBL|int_req_btn"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1451182027427 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1451182027438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.861 " "Worst-case setup slack is 18.861" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.861               0.000 clk  " "   18.861               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182027585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 clk  " "    0.415               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182027610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 38.764 " "Worst-case recovery slack is 38.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.764               0.000 clk  " "   38.764               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182027621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.526 " "Worst-case removal slack is 4.526" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.526               0.000 clk  " "    4.526               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182027632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.702 " "Worst-case minimum pulse width slack is 24.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.702               0.000 clk  " "   24.702               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182027635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182027635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1451182027969 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1451182028000 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1451182028660 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "port_ready_btn " "Node: port_ready_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] port_ready_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] is being clocked by port_ready_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451182028875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1451182028875 "|picoProcessorBL|port_ready_btn"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "int_req_btn " "Node: int_req_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en int_req_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en is being clocked by int_req_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451182028875 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1451182028875 "|picoProcessorBL|int_req_btn"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 22.036 " "Worst-case setup slack is 22.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   22.036               0.000 clk  " "   22.036               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182028958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk  " "    0.342               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182028988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 40.116 " "Worst-case recovery slack is 40.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.116               0.000 clk  " "   40.116               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182028999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182028999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.122 " "Worst-case removal slack is 4.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.122               0.000 clk  " "    4.122               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.640 " "Worst-case minimum pulse width slack is 24.640" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029014 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.640               0.000 clk  " "   24.640               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029014 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029014 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1451182029530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "port_ready_btn " "Node: port_ready_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] port_ready_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_mux5_1\[0\] is being clocked by port_ready_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451182029792 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1451182029792 "|picoProcessorBL|port_ready_btn"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "int_req_btn " "Node: int_req_btn was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en int_req_btn " "Latch picoProcessor:ppBL\|controller:pico_controller\|controller_int_en is being clocked by int_req_btn" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1451182029793 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1451182029793 "|picoProcessorBL|int_req_btn"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 33.620 " "Worst-case setup slack is 33.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.620               0.000 clk  " "   33.620               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 42.271 " "Worst-case recovery slack is 42.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.271               0.000 clk  " "   42.271               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.180 " "Worst-case removal slack is 3.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.180               0.000 clk  " "    3.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 24.447 " "Worst-case minimum pulse width slack is 24.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.447               0.000 clk  " "   24.447               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1451182029896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1451182029896 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1451182030720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1451182030721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "791 " "Peak virtual memory: 791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451182030846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:07:10 2015 " "Processing ended: Sun Dec 27 11:07:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451182030846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451182030846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451182030846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451182030846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451182043055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451182043057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:07:12 2015 " "Processing started: Sun Dec 27 11:07:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451182043057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1451182043057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off picoProcessorBL -c picoProcessorBL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off picoProcessorBL -c picoProcessorBL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1451182043057 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_7_1200mv_100c_slow.vo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_7_1200mv_100c_slow.vo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182044239 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_7_1200mv_-40c_slow.vo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_7_1200mv_-40c_slow.vo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182044647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_min_1200mv_-40c_fast.vo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_min_1200mv_-40c_fast.vo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182045047 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL.vo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL.vo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182045451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_7_1200mv_100c_v_slow.sdo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182045798 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_7_1200mv_-40c_v_slow.sdo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182046142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_min_1200mv_-40c_v_fast.sdo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182046488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "picoProcessorBL_v.sdo C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/ simulation " "Generated file picoProcessorBL_v.sdo in folder \"C:/Users/Jay/Desktop/picoProcessor Board Level/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1451182046835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451182046917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:07:26 2015 " "Processing ended: Sun Dec 27 11:07:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451182046917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451182046917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451182046917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1451182046917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1451182059033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451182059035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:07:28 2015 " "Processing started: Sun Dec 27 11:07:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451182059035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182059035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp picoProcessorBL -c picoProcessorBL --netlist_type=sgate " "Command: quartus_npp picoProcessorBL -c picoProcessorBL --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182059036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451182059487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:07:39 2015 " "Processing ended: Sun Dec 27 11:07:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451182059487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451182059487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451182059487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182059487 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182071567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451182071570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:07:41 2015 " "Processing started: Sun Dec 27 11:07:41 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451182071570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182071570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp picoProcessorBL -c picoProcessorBL --netlist_type=atom_map " "Command: quartus_npp picoProcessorBL -c picoProcessorBL --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182071570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451182072089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:07:52 2015 " "Processing ended: Sun Dec 27 11:07:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451182072089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451182072089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451182072089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182072089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182084182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1451182084184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 11:07:53 2015 " "Processing started: Sun Dec 27 11:07:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1451182084184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182084184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp picoProcessorBL -c picoProcessorBL --netlist_type=atom_fit " "Command: quartus_npp picoProcessorBL -c picoProcessorBL --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182084184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "554 " "Peak virtual memory: 554 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1451182084758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 11:08:04 2015 " "Processing ended: Sun Dec 27 11:08:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1451182084758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1451182084758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1451182084758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182084758 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 86 s " "Quartus II Full Compilation was successful. 0 errors, 86 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1451182085404 ""}
