m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123
Efile_stim_tb
w1572408554
DPx3 std 3 env 0 22 d?`1ck@NdeD@H3RZG7FgZ2
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 7
R0
8C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd
FC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd
l0
L8 1
VbUbZcF=Pn6OgKEWdTTikz2
!s100 FBz9_l6FNVL?IU8TF6K0U0
Z4 OV;C;2020.1;71
32
Z5 !s110 1626142583
!i10b 1
Z6 !s108 1626142583.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd|
!s107 C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/file_stim_tb.vhd|
!i113 1
Z7 o-work work -2002 -explicit
Z8 tExplicit 1 CvgOpt 0
Emux_4
Z9 w1572317808
R1
R2
R3
!i122 6
R0
Z10 8C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/mux_4.vhd
Z11 FC:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/mux_4.vhd
l0
L5 1
VX4Z`3:n4=<B`=nj7NW:2k3
!s100 7aCI>?faO<8;=hi@RAXn82
R4
32
R5
!i10b 1
R6
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/mux_4.vhd|
Z13 !s107 C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/teste123/mux_4.vhd|
!i113 1
R7
R8
Artl
R1
R2
R3
DEx4 work 5 mux_4 0 22 X4Z`3:n4=<B`=nj7NW:2k3
!i122 6
l21
L20 22
VA0CVBe2Nn=PncH?8JANb]0
!s100 XCoRNa2z8lg=4:D?25JEC2
R4
32
R5
!i10b 1
R6
R12
R13
!i113 1
R7
R8
