// Seed: 183166599
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = (id_2);
  module_2(
      id_1, id_2, id_2, id_1
  );
  wire id_4;
endmodule
module module_1;
  wire id_1;
  wor  id_2 = !id_2;
  module_0(
      id_2, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  supply1 id_5 = 1;
  assign id_2 = 1'b0;
  assign id_3 = id_2;
  supply1 id_6;
  assign id_6 = 1;
endmodule
