Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\Users\Grant\Documents\UW\EE371\lab5 --output-directory=C:\Users\Grant\Documents\UW\EE371\lab5\Qsys --report-file=bsf:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\RLC_game_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\Users\Grant\Documents\UW\EE371\lab5\RLC_game_system.qsys
Progress: Loading lab5/RLC_game_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_mem
Progress: Adding switches_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module switches_pio
Progress: Adding DataIn_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module DataIn_pio
Progress: Adding KEYin_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module KEYin_pio
Progress: Adding DataOut_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module DataOut_pio
Progress: Adding seven_seg_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module seven_seg_pio
Progress: Adding OutputClockEnable_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module OutputClockEnable_pio
Progress: Adding VGAreset [altera_avalon_pio 14.0]
Progress: Parameterizing module VGAreset
Progress: Adding VGAout [altera_avalon_pio 14.0]
Progress: Parameterizing module VGAout
Progress: Adding VGA_X_cord [altera_avalon_pio 14.0]
Progress: Parameterizing module VGA_X_cord
Progress: Adding VGA_Y_cord [altera_avalon_pio 14.0]
Progress: Parameterizing module VGA_Y_cord
Progress: Adding VGA_clock_out [altera_avalon_pio 14.0]
Progress: Parameterizing module VGA_clock_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RLC_game_system.cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: RLC_game_system.switches_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.DataIn_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.KEYin_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.VGA_X_cord: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.VGA_Y_cord: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\Users\Grant\Documents\UW\EE371\lab5 --output-directory=C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\RLC_game_system.html --report-file=sopcinfo:C:\Users\Grant\Documents\UW\EE371\lab5\RLC_game_system.sopcinfo --report-file=cmp:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\RLC_game_system.cmp --report-file=qip:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\synthesis\RLC_game_system.qip --report-file=svd:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\synthesis\RLC_game_system.svd --report-file=regmap:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\synthesis\RLC_game_system.regmap --report-file=xml:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\RLC_game_system.xml --report-file=debuginfo:C:\Users\Grant\Documents\UW\EE371\lab5\Qsys\synthesis\RLC_game_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:\Users\Grant\Documents\UW\EE371\lab5\RLC_game_system.qsys --language=VERILOG
Progress: Loading lab5/RLC_game_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 14.0]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_qsys 14.0]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module led_pio
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 14.0]
Progress: Parameterizing module onchip_mem
Progress: Adding switches_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module switches_pio
Progress: Adding DataIn_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module DataIn_pio
Progress: Adding KEYin_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module KEYin_pio
Progress: Adding DataOut_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module DataOut_pio
Progress: Adding seven_seg_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module seven_seg_pio
Progress: Adding OutputClockEnable_pio [altera_avalon_pio 14.0]
Progress: Parameterizing module OutputClockEnable_pio
Progress: Adding VGAreset [altera_avalon_pio 14.0]
Progress: Parameterizing module VGAreset
Progress: Adding VGAout [altera_avalon_pio 14.0]
Progress: Parameterizing module VGAout
Progress: Adding VGA_X_cord [altera_avalon_pio 14.0]
Progress: Parameterizing module VGA_X_cord
Progress: Adding VGA_Y_cord [altera_avalon_pio 14.0]
Progress: Parameterizing module VGA_Y_cord
Progress: Adding VGA_clock_out [altera_avalon_pio 14.0]
Progress: Parameterizing module VGA_clock_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: RLC_game_system.cpu: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: RLC_game_system.switches_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.DataIn_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.KEYin_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.VGA_X_cord: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system.VGA_Y_cord: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: RLC_game_system: Generating RLC_game_system "RLC_game_system" for QUARTUS_SYNTH
Info: cpu: Starting RTL generation for module 'RLC_game_system_cpu'
Info: cpu:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=RLC_game_system_cpu --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0001_cpu_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0001_cpu_gen//RLC_game_system_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.05.29 18:51:50 (*) Starting Nios II generation
Info: cpu: # 2017.05.29 18:51:50 (*)   Checking for plaintext license.
Info: cpu: # 2017.05.29 18:51:51 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: cpu: # 2017.05.29 18:51:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.05.29 18:51:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.05.29 18:51:51 (*)   Plaintext license not found.
Info: cpu: # 2017.05.29 18:51:51 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2017.05.29 18:51:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.05.29 18:51:51 (*)   Creating all objects for CPU
Info: cpu: # 2017.05.29 18:51:53 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.05.29 18:51:53 (*)   Creating plain-text RTL
Info: cpu: # 2017.05.29 18:51:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'RLC_game_system_cpu'
Info: cpu: "RLC_game_system" instantiated altera_nios2_qsys "cpu"
Info: jtag_uart: Starting RTL generation for module 'RLC_game_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=RLC_game_system_jtag_uart --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0002_jtag_uart_gen//RLC_game_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'RLC_game_system_jtag_uart'
Info: jtag_uart: "RLC_game_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'RLC_game_system_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_led_pio --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0003_led_pio_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0003_led_pio_gen//RLC_game_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'RLC_game_system_led_pio'
Info: led_pio: "RLC_game_system" instantiated altera_avalon_pio "led_pio"
Info: onchip_mem: Starting RTL generation for module 'RLC_game_system_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=RLC_game_system_onchip_mem --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0004_onchip_mem_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0004_onchip_mem_gen//RLC_game_system_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'RLC_game_system_onchip_mem'
Info: onchip_mem: "RLC_game_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: switches_pio: Starting RTL generation for module 'RLC_game_system_switches_pio'
Info: switches_pio:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_switches_pio --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0005_switches_pio_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0005_switches_pio_gen//RLC_game_system_switches_pio_component_configuration.pl  --do_build_sim=0  ]
Info: switches_pio: Done RTL generation for module 'RLC_game_system_switches_pio'
Info: switches_pio: "RLC_game_system" instantiated altera_avalon_pio "switches_pio"
Info: KEYin_pio: Starting RTL generation for module 'RLC_game_system_KEYin_pio'
Info: KEYin_pio:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_KEYin_pio --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0006_KEYin_pio_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0006_KEYin_pio_gen//RLC_game_system_KEYin_pio_component_configuration.pl  --do_build_sim=0  ]
Info: KEYin_pio: Done RTL generation for module 'RLC_game_system_KEYin_pio'
Info: KEYin_pio: "RLC_game_system" instantiated altera_avalon_pio "KEYin_pio"
Info: seven_seg_pio: Starting RTL generation for module 'RLC_game_system_seven_seg_pio'
Info: seven_seg_pio:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_seven_seg_pio --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0007_seven_seg_pio_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0007_seven_seg_pio_gen//RLC_game_system_seven_seg_pio_component_configuration.pl  --do_build_sim=0  ]
Info: seven_seg_pio: Done RTL generation for module 'RLC_game_system_seven_seg_pio'
Info: seven_seg_pio: "RLC_game_system" instantiated altera_avalon_pio "seven_seg_pio"
Info: OutputClockEnable_pio: Starting RTL generation for module 'RLC_game_system_OutputClockEnable_pio'
Info: OutputClockEnable_pio:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_OutputClockEnable_pio --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0008_OutputClockEnable_pio_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0008_OutputClockEnable_pio_gen//RLC_game_system_OutputClockEnable_pio_component_configuration.pl  --do_build_sim=0  ]
Info: OutputClockEnable_pio: Done RTL generation for module 'RLC_game_system_OutputClockEnable_pio'
Info: OutputClockEnable_pio: "RLC_game_system" instantiated altera_avalon_pio "OutputClockEnable_pio"
Info: VGAout: Starting RTL generation for module 'RLC_game_system_VGAout'
Info: VGAout:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_VGAout --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0009_VGAout_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0009_VGAout_gen//RLC_game_system_VGAout_component_configuration.pl  --do_build_sim=0  ]
Info: VGAout: Done RTL generation for module 'RLC_game_system_VGAout'
Info: VGAout: "RLC_game_system" instantiated altera_avalon_pio "VGAout"
Info: VGA_X_cord: Starting RTL generation for module 'RLC_game_system_VGA_X_cord'
Info: VGA_X_cord:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_VGA_X_cord --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0010_VGA_X_cord_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0010_VGA_X_cord_gen//RLC_game_system_VGA_X_cord_component_configuration.pl  --do_build_sim=0  ]
Info: VGA_X_cord: Done RTL generation for module 'RLC_game_system_VGA_X_cord'
Info: VGA_X_cord: "RLC_game_system" instantiated altera_avalon_pio "VGA_X_cord"
Info: VGA_Y_cord: Starting RTL generation for module 'RLC_game_system_VGA_Y_cord'
Info: VGA_Y_cord:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=RLC_game_system_VGA_Y_cord --dir=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0011_VGA_Y_cord_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/Grant/AppData/Local/Temp/alt7316_2536759468275615086.dir/0011_VGA_Y_cord_gen//RLC_game_system_VGA_Y_cord_component_configuration.pl  --do_build_sim=0  ]
Info: VGA_Y_cord: Done RTL generation for module 'RLC_game_system_VGA_Y_cord'
Info: VGA_Y_cord: "RLC_game_system" instantiated altera_avalon_pio "VGA_Y_cord"
Info: mm_interconnect_0: "RLC_game_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "RLC_game_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "RLC_game_system" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: RLC_game_system: Done "RLC_game_system" with 31 modules, 45 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
