########################################
#  This file was generated by hdlmake  #
#  http://ohwr.org/projects/hdl-make/  #
########################################

TOP_MODULE := si5340_config_loader_tb

MODELSIM_INI_PATH := /home/rds/intelFPGA_lite/23.1std/questa_fse/bin/..

VCOM_FLAGS := -quiet -modelsimini modelsim.ini 
VSIM_FLAGS := 
VLOG_FLAGS := -quiet -modelsimini modelsim.ini 
VMAP_FLAGS := -modelsimini modelsim.ini 
#target for performing local simulation
local: sim_pre_cmd simulation sim_post_cmd

VERILOG_SRC := ../../../src/cfg_pkg.svh \
../../../src/i2c_ctrl_if.sv \
../../../src/i2c_master_bit_ctrl.v \
../../../src/i2c_master_byte_ctrl.v \
../../../src/si5340_config_loader.sv \
../../../src/tb/si5340_config_loader_if.sv \
../../../src/tb/si5340_config_loader_tb.sv \

VERILOG_OBJ := work/cfg_pkg/.cfg_pkg_svh \
work/i2c_ctrl_if/.i2c_ctrl_if_sv \
work/i2c_master_bit_ctrl/.i2c_master_bit_ctrl_v \
work/i2c_master_byte_ctrl/.i2c_master_byte_ctrl_v \
work/si5340_config_loader/.si5340_config_loader_sv \
work/si5340_config_loader_if/.si5340_config_loader_if_sv \
work/si5340_config_loader_tb/.si5340_config_loader_tb_sv \

VHDL_SRC := 
VHDL_OBJ := 
INCLUDE_DIRS :=
LIBS := work
LIB_IND := work/.work

simulation: modelsim.ini $(LIB_IND) $(VERILOG_OBJ) $(VHDL_OBJ)
$(VERILOG_OBJ): modelsim.ini
$(VHDL_OBJ): $(LIB_IND) modelsim.ini

modelsim.ini: $(MODELSIM_INI_PATH)/modelsim.ini
		cp $< . 2>&1
work/.work:
	(vlib work && vmap $(VMAP_FLAGS) work && touch work/.work) || rm -rf work

work/cfg_pkg/.cfg_pkg_svh: ../../../src/cfg_pkg.svh \
../../../src/timescale.v
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/i2c_ctrl_if/.i2c_ctrl_if_sv: ../../../src/i2c_ctrl_if.sv \
work/cfg_pkg/.cfg_pkg_svh \
work/si5340_config_loader/.si5340_config_loader_sv \
../../../src/cfg_pkg.svh \
../../../src/timescale.v
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/i2c_master_bit_ctrl/.i2c_master_bit_ctrl_v: ../../../src/i2c_master_bit_ctrl.v \
../../../src/i2c_master_defines.v \
../../../src/timescale.v
		vlog -work work $(VLOG_FLAGS)  $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/i2c_master_byte_ctrl/.i2c_master_byte_ctrl_v: ../../../src/i2c_master_byte_ctrl.v \
work/i2c_master_bit_ctrl/.i2c_master_bit_ctrl_v \
../../../src/i2c_master_defines.v \
../../../src/timescale.v
		vlog -work work $(VLOG_FLAGS)  $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/si5340_config_loader/.si5340_config_loader_sv: ../../../src/si5340_config_loader.sv \
work/cfg_pkg/.cfg_pkg_svh \
work/i2c_ctrl_if/.i2c_ctrl_if_sv \
work/i2c_master_byte_ctrl/.i2c_master_byte_ctrl_v \
../../../src/cfg_pkg.svh \
../../../src/timescale.v
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/si5340_config_loader_if/.si5340_config_loader_if_sv: ../../../src/tb/si5340_config_loader_if.sv
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


work/si5340_config_loader_tb/.si5340_config_loader_tb_sv: ../../../src/tb/si5340_config_loader_tb.sv \
work/si5340_config_loader/.si5340_config_loader_sv \
work/si5340_config_loader_if/.si5340_config_loader_if_sv \
../../../src/tb/environment.sv
		vlog -work work $(VLOG_FLAGS) -sv $(INCLUDE_DIRS) $<
		@mkdir -p $(dir $@) && touch $@


# USER SIM COMMANDS
sim_pre_cmd:
		
sim_post_cmd:
		vsim -do wave.do -i si5340_config_loader_tb

CLEAN_TARGETS := $(LIBS) modelsim.ini transcript

clean:
		rm -rf $(CLEAN_TARGETS)
mrproper: clean
		rm -rf *.vcd *.wlf

.PHONY: mrproper clean sim_pre_cmd sim_post_cmd simulation
