{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581407937966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581407937976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 13:58:57 2020 " "Processing started: Tue Feb 11 13:58:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581407937976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581407937976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581407937976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581407942156 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581407942156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 1 1 " "Found 1 design units, including 1 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581407964917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581407964917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R0 part3.v(22) " "Verilog HDL Implicit Net warning at part3.v(22): created implicit net for \"R0\"" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581407964924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "R1 part3.v(23) " "Verilog HDL Implicit Net warning at part3.v(23): created implicit net for \"R1\"" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581407964924 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "D0 part3.v(4) " "Verilog HDL Module Declaration error at part3.v(4): top module port \"D0\" is not found in the port list" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1581407964924 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "D1 part3.v(5) " "Verilog HDL Module Declaration error at part3.v(5): top module port \"D1\" is not found in the port list" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1581407964924 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "D2 part3.v(6) " "Verilog HDL Module Declaration error at part3.v(6): top module port \"D2\" is not found in the port list" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1581407964924 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "D3 part3.v(7) " "Verilog HDL Module Declaration error at part3.v(7): top module port \"D3\" is not found in the port list" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1581407964925 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "D0 part3.v(17) " "Verilog HDL error at part3.v(17): value cannot be assigned to input \"D0\"" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 17 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581407964925 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "D1 part3.v(18) " "Verilog HDL error at part3.v(18): value cannot be assigned to input \"D1\"" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 18 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581407964925 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "D2 part3.v(19) " "Verilog HDL error at part3.v(19): value cannot be assigned to input \"D2\"" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 19 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581407964925 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "D3 part3.v(20) " "Verilog HDL error at part3.v(20): value cannot be assigned to input \"D3\"" {  } { { "part3.v" "" { Text "Z:/DICD/part3/part3.v" 20 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581407964925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581407966596 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 11 13:59:26 2020 " "Processing ended: Tue Feb 11 13:59:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581407966596 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581407966596 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581407966596 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581407966596 ""}
