// Seed: 1032571268
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wor   id_3
);
  assign id_1 = id_2;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input tri1 id_2,
    input uwire id_3,
    output wor id_4,
    id_6
);
  integer id_7 = id_6;
  shortint id_8 (
      .id_0(id_3),
      .id_1(id_2)
  );
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_3
  );
  wire id_10;
  assign id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3[(-1*-1)] = id_2;
  module_2 modCall_1 (
      id_1,
      id_2
  );
endmodule
