// Seed: 2630419093
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  inout id_7;
  input id_6;
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  input id_1;
  always @(posedge 1) begin
    id_8 = 1;
  end
endmodule
module module_1 (
    inout logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7
);
  assign id_5 = 1;
endmodule
