ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"tim.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_TIM2_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_TIM2_Init
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_TIM2_Init:
  25              	.LFB66:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** 
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 2


  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  42:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  44:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  45:Core/Src/tim.c **** 
  46:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  47:Core/Src/tim.c **** 
  48:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  49:Core/Src/tim.c ****   htim1.Instance = TIM1;
  50:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
  51:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  52:Core/Src/tim.c ****   htim1.Init.Period = 999;
  53:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  54:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  55:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  61:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  66:Core/Src/tim.c ****   {
  67:Core/Src/tim.c ****     Error_Handler();
  68:Core/Src/tim.c ****   }
  69:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  70:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  71:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  72:Core/Src/tim.c ****   {
  73:Core/Src/tim.c ****     Error_Handler();
  74:Core/Src/tim.c ****   }
  75:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  76:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  77:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  78:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  79:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  80:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  81:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  82:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  83:Core/Src/tim.c ****   {
  84:Core/Src/tim.c ****     Error_Handler();
  85:Core/Src/tim.c ****   }
  86:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
  87:Core/Src/tim.c ****   {
  88:Core/Src/tim.c ****     Error_Handler();
  89:Core/Src/tim.c ****   }
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 3


  90:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  91:Core/Src/tim.c ****   {
  92:Core/Src/tim.c ****     Error_Handler();
  93:Core/Src/tim.c ****   }
  94:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  95:Core/Src/tim.c ****   {
  96:Core/Src/tim.c ****     Error_Handler();
  97:Core/Src/tim.c ****   }
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 104:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 105:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 112:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c **** }
 115:Core/Src/tim.c **** /* TIM2 init function */
 116:Core/Src/tim.c **** void MX_TIM2_Init(void)
 117:Core/Src/tim.c **** {
  27              		.loc 1 117 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 56
 118:Core/Src/tim.c **** 
 119:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 123 3 view .LVU1
  39              		.loc 1 123 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
 124:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 124 3 is_stmt 1 view .LVU3
  46              		.loc 1 124 27 is_stmt 0 view .LVU4
  47 000e 0023     		movs	r3, #0
  48 0010 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 4


  49 0012 0293     		str	r3, [sp, #8]
 125:Core/Src/tim.c **** 
 126:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 129:Core/Src/tim.c ****   htim2.Instance = TIM2;
  50              		.loc 1 129 3 is_stmt 1 view .LVU5
  51              		.loc 1 129 18 is_stmt 0 view .LVU6
  52 0014 1248     		ldr	r0, .L7
  53 0016 4FF08042 		mov	r2, #1073741824
  54 001a 0260     		str	r2, [r0]
 130:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  55              		.loc 1 130 3 is_stmt 1 view .LVU7
  56              		.loc 1 130 24 is_stmt 0 view .LVU8
  57 001c 4360     		str	r3, [r0, #4]
 131:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  58              		.loc 1 131 3 is_stmt 1 view .LVU9
  59              		.loc 1 131 26 is_stmt 0 view .LVU10
  60 001e 8360     		str	r3, [r0, #8]
 132:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  61              		.loc 1 132 3 is_stmt 1 view .LVU11
  62              		.loc 1 132 21 is_stmt 0 view .LVU12
  63 0020 4FF6FF72 		movw	r2, #65535
  64 0024 C260     		str	r2, [r0, #12]
 133:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  65              		.loc 1 133 3 is_stmt 1 view .LVU13
  66              		.loc 1 133 28 is_stmt 0 view .LVU14
  67 0026 0361     		str	r3, [r0, #16]
 134:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  68              		.loc 1 134 3 is_stmt 1 view .LVU15
  69              		.loc 1 134 32 is_stmt 0 view .LVU16
  70 0028 8361     		str	r3, [r0, #24]
 135:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  71              		.loc 1 135 3 is_stmt 1 view .LVU17
  72              		.loc 1 135 23 is_stmt 0 view .LVU18
  73 002a 0323     		movs	r3, #3
  74 002c 0393     		str	r3, [sp, #12]
 136:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  75              		.loc 1 136 3 is_stmt 1 view .LVU19
 137:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  76              		.loc 1 137 3 view .LVU20
  77              		.loc 1 137 24 is_stmt 0 view .LVU21
  78 002e 0123     		movs	r3, #1
  79 0030 0593     		str	r3, [sp, #20]
 138:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 138 3 is_stmt 1 view .LVU22
 139:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 139 3 view .LVU23
 140:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 140 3 view .LVU24
 141:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 141 3 view .LVU25
  84              		.loc 1 141 24 is_stmt 0 view .LVU26
  85 0032 0993     		str	r3, [sp, #36]
 142:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 142 3 is_stmt 1 view .LVU27
 143:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 5


  87              		.loc 1 143 3 view .LVU28
 144:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
  88              		.loc 1 144 3 view .LVU29
  89              		.loc 1 144 7 is_stmt 0 view .LVU30
  90 0034 03A9     		add	r1, sp, #12
  91 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 144 6 view .LVU31
  94 003a 50B9     		cbnz	r0, .L5
  95              	.L2:
 145:Core/Src/tim.c ****   {
 146:Core/Src/tim.c ****     Error_Handler();
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 148 3 is_stmt 1 view .LVU32
  97              		.loc 1 148 37 is_stmt 0 view .LVU33
  98 003c 0023     		movs	r3, #0
  99 003e 0193     		str	r3, [sp, #4]
 149:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 149 3 is_stmt 1 view .LVU34
 101              		.loc 1 149 33 is_stmt 0 view .LVU35
 102 0040 0293     		str	r3, [sp, #8]
 150:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 103              		.loc 1 150 3 is_stmt 1 view .LVU36
 104              		.loc 1 150 7 is_stmt 0 view .LVU37
 105 0042 01A9     		add	r1, sp, #4
 106 0044 0648     		ldr	r0, .L7
 107 0046 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 150 6 view .LVU38
 110 004a 28B9     		cbnz	r0, .L6
 111              	.L1:
 151:Core/Src/tim.c ****   {
 152:Core/Src/tim.c ****     Error_Handler();
 153:Core/Src/tim.c ****   }
 154:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c **** }
 112              		.loc 1 158 1 view .LVU39
 113 004c 0DB0     		add	sp, sp, #52
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 004e 5DF804FB 		ldr	pc, [sp], #4
 119              	.L5:
 120              	.LCFI3:
 121              		.cfi_restore_state
 146:Core/Src/tim.c ****   }
 122              		.loc 1 146 5 is_stmt 1 view .LVU40
 123 0052 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 0056 F1E7     		b	.L2
 126              	.L6:
 152:Core/Src/tim.c ****   }
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 6


 127              		.loc 1 152 5 view .LVU41
 128 0058 FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130              		.loc 1 158 1 is_stmt 0 view .LVU42
 131 005c F6E7     		b	.L1
 132              	.L8:
 133 005e 00BF     		.align	2
 134              	.L7:
 135 0060 00000000 		.word	.LANCHOR0
 136              		.cfi_endproc
 137              	.LFE66:
 139              		.section	.text.MX_TIM3_Init,"ax",%progbits
 140              		.align	1
 141              		.global	MX_TIM3_Init
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu softvfp
 147              	MX_TIM3_Init:
 148              	.LFB67:
 159:Core/Src/tim.c **** /* TIM3 init function */
 160:Core/Src/tim.c **** void MX_TIM3_Init(void)
 161:Core/Src/tim.c **** {
 149              		.loc 1 161 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 48
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153 0000 00B5     		push	{lr}
 154              	.LCFI4:
 155              		.cfi_def_cfa_offset 4
 156              		.cfi_offset 14, -4
 157 0002 8DB0     		sub	sp, sp, #52
 158              	.LCFI5:
 159              		.cfi_def_cfa_offset 56
 162:Core/Src/tim.c **** 
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 166:Core/Src/tim.c **** 
 167:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 160              		.loc 1 167 3 view .LVU44
 161              		.loc 1 167 27 is_stmt 0 view .LVU45
 162 0004 2422     		movs	r2, #36
 163 0006 0021     		movs	r1, #0
 164 0008 03A8     		add	r0, sp, #12
 165 000a FFF7FEFF 		bl	memset
 166              	.LVL5:
 168:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 167              		.loc 1 168 3 is_stmt 1 view .LVU46
 168              		.loc 1 168 27 is_stmt 0 view .LVU47
 169 000e 0023     		movs	r3, #0
 170 0010 0193     		str	r3, [sp, #4]
 171 0012 0293     		str	r3, [sp, #8]
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 7


 173:Core/Src/tim.c ****   htim3.Instance = TIM3;
 172              		.loc 1 173 3 is_stmt 1 view .LVU48
 173              		.loc 1 173 18 is_stmt 0 view .LVU49
 174 0014 1148     		ldr	r0, .L15
 175 0016 124A     		ldr	r2, .L15+4
 176 0018 0260     		str	r2, [r0]
 174:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 177              		.loc 1 174 3 is_stmt 1 view .LVU50
 178              		.loc 1 174 24 is_stmt 0 view .LVU51
 179 001a 4360     		str	r3, [r0, #4]
 175:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 180              		.loc 1 175 3 is_stmt 1 view .LVU52
 181              		.loc 1 175 26 is_stmt 0 view .LVU53
 182 001c 8360     		str	r3, [r0, #8]
 176:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 183              		.loc 1 176 3 is_stmt 1 view .LVU54
 184              		.loc 1 176 21 is_stmt 0 view .LVU55
 185 001e 4FF6FF72 		movw	r2, #65535
 186 0022 C260     		str	r2, [r0, #12]
 177:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 187              		.loc 1 177 3 is_stmt 1 view .LVU56
 188              		.loc 1 177 28 is_stmt 0 view .LVU57
 189 0024 0361     		str	r3, [r0, #16]
 178:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 190              		.loc 1 178 3 is_stmt 1 view .LVU58
 191              		.loc 1 178 32 is_stmt 0 view .LVU59
 192 0026 8361     		str	r3, [r0, #24]
 179:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 193              		.loc 1 179 3 is_stmt 1 view .LVU60
 194              		.loc 1 179 23 is_stmt 0 view .LVU61
 195 0028 0323     		movs	r3, #3
 196 002a 0393     		str	r3, [sp, #12]
 180:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 197              		.loc 1 180 3 is_stmt 1 view .LVU62
 181:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 198              		.loc 1 181 3 view .LVU63
 199              		.loc 1 181 24 is_stmt 0 view .LVU64
 200 002c 0123     		movs	r3, #1
 201 002e 0593     		str	r3, [sp, #20]
 182:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 202              		.loc 1 182 3 is_stmt 1 view .LVU65
 183:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 203              		.loc 1 183 3 view .LVU66
 184:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 204              		.loc 1 184 3 view .LVU67
 185:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 205              		.loc 1 185 3 view .LVU68
 206              		.loc 1 185 24 is_stmt 0 view .LVU69
 207 0030 0993     		str	r3, [sp, #36]
 186:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 208              		.loc 1 186 3 is_stmt 1 view .LVU70
 187:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 209              		.loc 1 187 3 view .LVU71
 188:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 210              		.loc 1 188 3 view .LVU72
 211              		.loc 1 188 7 is_stmt 0 view .LVU73
 212 0032 03A9     		add	r1, sp, #12
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 8


 213 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 214              	.LVL6:
 215              		.loc 1 188 6 view .LVU74
 216 0038 50B9     		cbnz	r0, .L13
 217              	.L10:
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 218              		.loc 1 192 3 is_stmt 1 view .LVU75
 219              		.loc 1 192 37 is_stmt 0 view .LVU76
 220 003a 0023     		movs	r3, #0
 221 003c 0193     		str	r3, [sp, #4]
 193:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 222              		.loc 1 193 3 is_stmt 1 view .LVU77
 223              		.loc 1 193 33 is_stmt 0 view .LVU78
 224 003e 0293     		str	r3, [sp, #8]
 194:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 225              		.loc 1 194 3 is_stmt 1 view .LVU79
 226              		.loc 1 194 7 is_stmt 0 view .LVU80
 227 0040 01A9     		add	r1, sp, #4
 228 0042 0648     		ldr	r0, .L15
 229 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 230              	.LVL7:
 231              		.loc 1 194 6 view .LVU81
 232 0048 28B9     		cbnz	r0, .L14
 233              	.L9:
 195:Core/Src/tim.c ****   {
 196:Core/Src/tim.c ****     Error_Handler();
 197:Core/Src/tim.c ****   }
 198:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 199:Core/Src/tim.c **** 
 200:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c **** }
 234              		.loc 1 202 1 view .LVU82
 235 004a 0DB0     		add	sp, sp, #52
 236              	.LCFI6:
 237              		.cfi_remember_state
 238              		.cfi_def_cfa_offset 4
 239              		@ sp needed
 240 004c 5DF804FB 		ldr	pc, [sp], #4
 241              	.L13:
 242              	.LCFI7:
 243              		.cfi_restore_state
 190:Core/Src/tim.c ****   }
 244              		.loc 1 190 5 is_stmt 1 view .LVU83
 245 0050 FFF7FEFF 		bl	Error_Handler
 246              	.LVL8:
 247 0054 F1E7     		b	.L10
 248              	.L14:
 196:Core/Src/tim.c ****   }
 249              		.loc 1 196 5 view .LVU84
 250 0056 FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252              		.loc 1 202 1 is_stmt 0 view .LVU85
 253 005a F6E7     		b	.L9
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 9


 254              	.L16:
 255              		.align	2
 256              	.L15:
 257 005c 00000000 		.word	.LANCHOR1
 258 0060 00040040 		.word	1073742848
 259              		.cfi_endproc
 260              	.LFE67:
 262              		.section	.text.MX_TIM4_Init,"ax",%progbits
 263              		.align	1
 264              		.global	MX_TIM4_Init
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu softvfp
 270              	MX_TIM4_Init:
 271              	.LFB68:
 203:Core/Src/tim.c **** /* TIM4 init function */
 204:Core/Src/tim.c **** void MX_TIM4_Init(void)
 205:Core/Src/tim.c **** {
 272              		.loc 1 205 1 is_stmt 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 48
 275              		@ frame_needed = 0, uses_anonymous_args = 0
 276 0000 00B5     		push	{lr}
 277              	.LCFI8:
 278              		.cfi_def_cfa_offset 4
 279              		.cfi_offset 14, -4
 280 0002 8DB0     		sub	sp, sp, #52
 281              	.LCFI9:
 282              		.cfi_def_cfa_offset 56
 206:Core/Src/tim.c **** 
 207:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 283              		.loc 1 211 3 view .LVU87
 284              		.loc 1 211 27 is_stmt 0 view .LVU88
 285 0004 2422     		movs	r2, #36
 286 0006 0021     		movs	r1, #0
 287 0008 03A8     		add	r0, sp, #12
 288 000a FFF7FEFF 		bl	memset
 289              	.LVL10:
 212:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 290              		.loc 1 212 3 is_stmt 1 view .LVU89
 291              		.loc 1 212 27 is_stmt 0 view .LVU90
 292 000e 0023     		movs	r3, #0
 293 0010 0193     		str	r3, [sp, #4]
 294 0012 0293     		str	r3, [sp, #8]
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 217:Core/Src/tim.c ****   htim4.Instance = TIM4;
 295              		.loc 1 217 3 is_stmt 1 view .LVU91
 296              		.loc 1 217 18 is_stmt 0 view .LVU92
 297 0014 1148     		ldr	r0, .L23
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 10


 298 0016 124A     		ldr	r2, .L23+4
 299 0018 0260     		str	r2, [r0]
 218:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 300              		.loc 1 218 3 is_stmt 1 view .LVU93
 301              		.loc 1 218 24 is_stmt 0 view .LVU94
 302 001a 4360     		str	r3, [r0, #4]
 219:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 303              		.loc 1 219 3 is_stmt 1 view .LVU95
 304              		.loc 1 219 26 is_stmt 0 view .LVU96
 305 001c 8360     		str	r3, [r0, #8]
 220:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 306              		.loc 1 220 3 is_stmt 1 view .LVU97
 307              		.loc 1 220 21 is_stmt 0 view .LVU98
 308 001e 4FF6FF72 		movw	r2, #65535
 309 0022 C260     		str	r2, [r0, #12]
 221:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 310              		.loc 1 221 3 is_stmt 1 view .LVU99
 311              		.loc 1 221 28 is_stmt 0 view .LVU100
 312 0024 0361     		str	r3, [r0, #16]
 222:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 313              		.loc 1 222 3 is_stmt 1 view .LVU101
 314              		.loc 1 222 32 is_stmt 0 view .LVU102
 315 0026 8361     		str	r3, [r0, #24]
 223:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 316              		.loc 1 223 3 is_stmt 1 view .LVU103
 317              		.loc 1 223 23 is_stmt 0 view .LVU104
 318 0028 0323     		movs	r3, #3
 319 002a 0393     		str	r3, [sp, #12]
 224:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 320              		.loc 1 224 3 is_stmt 1 view .LVU105
 225:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 321              		.loc 1 225 3 view .LVU106
 322              		.loc 1 225 24 is_stmt 0 view .LVU107
 323 002c 0123     		movs	r3, #1
 324 002e 0593     		str	r3, [sp, #20]
 226:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 325              		.loc 1 226 3 is_stmt 1 view .LVU108
 227:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 326              		.loc 1 227 3 view .LVU109
 228:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 327              		.loc 1 228 3 view .LVU110
 229:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 328              		.loc 1 229 3 view .LVU111
 329              		.loc 1 229 24 is_stmt 0 view .LVU112
 330 0030 0993     		str	r3, [sp, #36]
 230:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 331              		.loc 1 230 3 is_stmt 1 view .LVU113
 231:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 332              		.loc 1 231 3 view .LVU114
 232:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 333              		.loc 1 232 3 view .LVU115
 334              		.loc 1 232 7 is_stmt 0 view .LVU116
 335 0032 03A9     		add	r1, sp, #12
 336 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 337              	.LVL11:
 338              		.loc 1 232 6 view .LVU117
 339 0038 50B9     		cbnz	r0, .L21
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 11


 340              	.L18:
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****     Error_Handler();
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 341              		.loc 1 236 3 is_stmt 1 view .LVU118
 342              		.loc 1 236 37 is_stmt 0 view .LVU119
 343 003a 0023     		movs	r3, #0
 344 003c 0193     		str	r3, [sp, #4]
 237:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 345              		.loc 1 237 3 is_stmt 1 view .LVU120
 346              		.loc 1 237 33 is_stmt 0 view .LVU121
 347 003e 0293     		str	r3, [sp, #8]
 238:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 348              		.loc 1 238 3 is_stmt 1 view .LVU122
 349              		.loc 1 238 7 is_stmt 0 view .LVU123
 350 0040 01A9     		add	r1, sp, #4
 351 0042 0648     		ldr	r0, .L23
 352 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 353              	.LVL12:
 354              		.loc 1 238 6 view .LVU124
 355 0048 28B9     		cbnz	r0, .L22
 356              	.L17:
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****     Error_Handler();
 241:Core/Src/tim.c ****   }
 242:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 243:Core/Src/tim.c **** 
 244:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 245:Core/Src/tim.c **** 
 246:Core/Src/tim.c **** }
 357              		.loc 1 246 1 view .LVU125
 358 004a 0DB0     		add	sp, sp, #52
 359              	.LCFI10:
 360              		.cfi_remember_state
 361              		.cfi_def_cfa_offset 4
 362              		@ sp needed
 363 004c 5DF804FB 		ldr	pc, [sp], #4
 364              	.L21:
 365              	.LCFI11:
 366              		.cfi_restore_state
 234:Core/Src/tim.c ****   }
 367              		.loc 1 234 5 is_stmt 1 view .LVU126
 368 0050 FFF7FEFF 		bl	Error_Handler
 369              	.LVL13:
 370 0054 F1E7     		b	.L18
 371              	.L22:
 240:Core/Src/tim.c ****   }
 372              		.loc 1 240 5 view .LVU127
 373 0056 FFF7FEFF 		bl	Error_Handler
 374              	.LVL14:
 375              		.loc 1 246 1 is_stmt 0 view .LVU128
 376 005a F6E7     		b	.L17
 377              	.L24:
 378              		.align	2
 379              	.L23:
 380 005c 00000000 		.word	.LANCHOR2
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 12


 381 0060 00080040 		.word	1073743872
 382              		.cfi_endproc
 383              	.LFE68:
 385              		.section	.text.MX_TIM5_Init,"ax",%progbits
 386              		.align	1
 387              		.global	MX_TIM5_Init
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 391              		.fpu softvfp
 393              	MX_TIM5_Init:
 394              	.LFB69:
 247:Core/Src/tim.c **** /* TIM5 init function */
 248:Core/Src/tim.c **** void MX_TIM5_Init(void)
 249:Core/Src/tim.c **** {
 395              		.loc 1 249 1 is_stmt 1 view -0
 396              		.cfi_startproc
 397              		@ args = 0, pretend = 0, frame = 48
 398              		@ frame_needed = 0, uses_anonymous_args = 0
 399 0000 00B5     		push	{lr}
 400              	.LCFI12:
 401              		.cfi_def_cfa_offset 4
 402              		.cfi_offset 14, -4
 403 0002 8DB0     		sub	sp, sp, #52
 404              	.LCFI13:
 405              		.cfi_def_cfa_offset 56
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 252:Core/Src/tim.c **** 
 253:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 254:Core/Src/tim.c **** 
 255:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 406              		.loc 1 255 3 view .LVU130
 407              		.loc 1 255 27 is_stmt 0 view .LVU131
 408 0004 2422     		movs	r2, #36
 409 0006 0021     		movs	r1, #0
 410 0008 03A8     		add	r0, sp, #12
 411 000a FFF7FEFF 		bl	memset
 412              	.LVL15:
 256:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 413              		.loc 1 256 3 is_stmt 1 view .LVU132
 414              		.loc 1 256 27 is_stmt 0 view .LVU133
 415 000e 0023     		movs	r3, #0
 416 0010 0193     		str	r3, [sp, #4]
 417 0012 0293     		str	r3, [sp, #8]
 257:Core/Src/tim.c **** 
 258:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 259:Core/Src/tim.c **** 
 260:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 261:Core/Src/tim.c ****   htim5.Instance = TIM5;
 418              		.loc 1 261 3 is_stmt 1 view .LVU134
 419              		.loc 1 261 18 is_stmt 0 view .LVU135
 420 0014 1148     		ldr	r0, .L31
 421 0016 124A     		ldr	r2, .L31+4
 422 0018 0260     		str	r2, [r0]
 262:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 423              		.loc 1 262 3 is_stmt 1 view .LVU136
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 13


 424              		.loc 1 262 24 is_stmt 0 view .LVU137
 425 001a 4360     		str	r3, [r0, #4]
 263:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 426              		.loc 1 263 3 is_stmt 1 view .LVU138
 427              		.loc 1 263 26 is_stmt 0 view .LVU139
 428 001c 8360     		str	r3, [r0, #8]
 264:Core/Src/tim.c ****   htim5.Init.Period = 65535;
 429              		.loc 1 264 3 is_stmt 1 view .LVU140
 430              		.loc 1 264 21 is_stmt 0 view .LVU141
 431 001e 4FF6FF72 		movw	r2, #65535
 432 0022 C260     		str	r2, [r0, #12]
 265:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 433              		.loc 1 265 3 is_stmt 1 view .LVU142
 434              		.loc 1 265 28 is_stmt 0 view .LVU143
 435 0024 0361     		str	r3, [r0, #16]
 266:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 436              		.loc 1 266 3 is_stmt 1 view .LVU144
 437              		.loc 1 266 32 is_stmt 0 view .LVU145
 438 0026 8361     		str	r3, [r0, #24]
 267:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 439              		.loc 1 267 3 is_stmt 1 view .LVU146
 440              		.loc 1 267 23 is_stmt 0 view .LVU147
 441 0028 0323     		movs	r3, #3
 442 002a 0393     		str	r3, [sp, #12]
 268:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 443              		.loc 1 268 3 is_stmt 1 view .LVU148
 269:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 444              		.loc 1 269 3 view .LVU149
 445              		.loc 1 269 24 is_stmt 0 view .LVU150
 446 002c 0123     		movs	r3, #1
 447 002e 0593     		str	r3, [sp, #20]
 270:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 448              		.loc 1 270 3 is_stmt 1 view .LVU151
 271:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 449              		.loc 1 271 3 view .LVU152
 272:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 450              		.loc 1 272 3 view .LVU153
 273:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 451              		.loc 1 273 3 view .LVU154
 452              		.loc 1 273 24 is_stmt 0 view .LVU155
 453 0030 0993     		str	r3, [sp, #36]
 274:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 454              		.loc 1 274 3 is_stmt 1 view .LVU156
 275:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 455              		.loc 1 275 3 view .LVU157
 276:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 456              		.loc 1 276 3 view .LVU158
 457              		.loc 1 276 7 is_stmt 0 view .LVU159
 458 0032 03A9     		add	r1, sp, #12
 459 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 460              	.LVL16:
 461              		.loc 1 276 6 view .LVU160
 462 0038 50B9     		cbnz	r0, .L29
 463              	.L26:
 277:Core/Src/tim.c ****   {
 278:Core/Src/tim.c ****     Error_Handler();
 279:Core/Src/tim.c ****   }
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 14


 280:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 464              		.loc 1 280 3 is_stmt 1 view .LVU161
 465              		.loc 1 280 37 is_stmt 0 view .LVU162
 466 003a 0023     		movs	r3, #0
 467 003c 0193     		str	r3, [sp, #4]
 281:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 468              		.loc 1 281 3 is_stmt 1 view .LVU163
 469              		.loc 1 281 33 is_stmt 0 view .LVU164
 470 003e 0293     		str	r3, [sp, #8]
 282:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 471              		.loc 1 282 3 is_stmt 1 view .LVU165
 472              		.loc 1 282 7 is_stmt 0 view .LVU166
 473 0040 01A9     		add	r1, sp, #4
 474 0042 0648     		ldr	r0, .L31
 475 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 476              	.LVL17:
 477              		.loc 1 282 6 view .LVU167
 478 0048 28B9     		cbnz	r0, .L30
 479              	.L25:
 283:Core/Src/tim.c ****   {
 284:Core/Src/tim.c ****     Error_Handler();
 285:Core/Src/tim.c ****   }
 286:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 287:Core/Src/tim.c **** 
 288:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c **** }
 480              		.loc 1 290 1 view .LVU168
 481 004a 0DB0     		add	sp, sp, #52
 482              	.LCFI14:
 483              		.cfi_remember_state
 484              		.cfi_def_cfa_offset 4
 485              		@ sp needed
 486 004c 5DF804FB 		ldr	pc, [sp], #4
 487              	.L29:
 488              	.LCFI15:
 489              		.cfi_restore_state
 278:Core/Src/tim.c ****   }
 490              		.loc 1 278 5 is_stmt 1 view .LVU169
 491 0050 FFF7FEFF 		bl	Error_Handler
 492              	.LVL18:
 493 0054 F1E7     		b	.L26
 494              	.L30:
 284:Core/Src/tim.c ****   }
 495              		.loc 1 284 5 view .LVU170
 496 0056 FFF7FEFF 		bl	Error_Handler
 497              	.LVL19:
 498              		.loc 1 290 1 is_stmt 0 view .LVU171
 499 005a F6E7     		b	.L25
 500              	.L32:
 501              		.align	2
 502              	.L31:
 503 005c 00000000 		.word	.LANCHOR3
 504 0060 000C0040 		.word	1073744896
 505              		.cfi_endproc
 506              	.LFE69:
 508              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 15


 509              		.align	1
 510              		.global	HAL_TIM_Base_MspInit
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 514              		.fpu softvfp
 516              	HAL_TIM_Base_MspInit:
 517              	.LVL20:
 518              	.LFB70:
 291:Core/Src/tim.c **** 
 292:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 293:Core/Src/tim.c **** {
 519              		.loc 1 293 1 is_stmt 1 view -0
 520              		.cfi_startproc
 521              		@ args = 0, pretend = 0, frame = 8
 522              		@ frame_needed = 0, uses_anonymous_args = 0
 294:Core/Src/tim.c **** 
 295:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 523              		.loc 1 295 3 view .LVU173
 524              		.loc 1 295 20 is_stmt 0 view .LVU174
 525 0000 0268     		ldr	r2, [r0]
 526              		.loc 1 295 5 view .LVU175
 527 0002 1A4B     		ldr	r3, .L40
 528 0004 9A42     		cmp	r2, r3
 529 0006 00D0     		beq	.L39
 530 0008 7047     		bx	lr
 531              	.L39:
 293:Core/Src/tim.c **** 
 532              		.loc 1 293 1 view .LVU176
 533 000a 00B5     		push	{lr}
 534              	.LCFI16:
 535              		.cfi_def_cfa_offset 4
 536              		.cfi_offset 14, -4
 537 000c 83B0     		sub	sp, sp, #12
 538              	.LCFI17:
 539              		.cfi_def_cfa_offset 16
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 300:Core/Src/tim.c ****     /* TIM1 clock enable */
 301:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 540              		.loc 1 301 5 is_stmt 1 view .LVU177
 541              	.LBB2:
 542              		.loc 1 301 5 view .LVU178
 543              		.loc 1 301 5 view .LVU179
 544 000e 03F56443 		add	r3, r3, #58368
 545 0012 9A69     		ldr	r2, [r3, #24]
 546 0014 42F40062 		orr	r2, r2, #2048
 547 0018 9A61     		str	r2, [r3, #24]
 548              		.loc 1 301 5 view .LVU180
 549 001a 9B69     		ldr	r3, [r3, #24]
 550 001c 03F40063 		and	r3, r3, #2048
 551 0020 0193     		str	r3, [sp, #4]
 552              		.loc 1 301 5 view .LVU181
 553 0022 019B     		ldr	r3, [sp, #4]
 554              	.LBE2:
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 16


 555              		.loc 1 301 5 view .LVU182
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 304:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 556              		.loc 1 304 5 view .LVU183
 557 0024 0022     		movs	r2, #0
 558 0026 1146     		mov	r1, r2
 559 0028 1820     		movs	r0, #24
 560              	.LVL21:
 561              		.loc 1 304 5 is_stmt 0 view .LVU184
 562 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 563              	.LVL22:
 305:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 564              		.loc 1 305 5 is_stmt 1 view .LVU185
 565 002e 1820     		movs	r0, #24
 566 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 567              	.LVL23:
 306:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 568              		.loc 1 306 5 view .LVU186
 569 0034 0022     		movs	r2, #0
 570 0036 1146     		mov	r1, r2
 571 0038 1920     		movs	r0, #25
 572 003a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 573              	.LVL24:
 307:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 574              		.loc 1 307 5 view .LVU187
 575 003e 1920     		movs	r0, #25
 576 0040 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 577              	.LVL25:
 308:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 578              		.loc 1 308 5 view .LVU188
 579 0044 0022     		movs	r2, #0
 580 0046 1146     		mov	r1, r2
 581 0048 1A20     		movs	r0, #26
 582 004a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 583              	.LVL26:
 309:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 584              		.loc 1 309 5 view .LVU189
 585 004e 1A20     		movs	r0, #26
 586 0050 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 587              	.LVL27:
 310:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 588              		.loc 1 310 5 view .LVU190
 589 0054 0022     		movs	r2, #0
 590 0056 1146     		mov	r1, r2
 591 0058 1B20     		movs	r0, #27
 592 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 593              	.LVL28:
 311:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 594              		.loc 1 311 5 view .LVU191
 595 005e 1B20     		movs	r0, #27
 596 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 597              	.LVL29:
 312:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 313:Core/Src/tim.c **** 
 314:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 315:Core/Src/tim.c ****   }
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 17


 316:Core/Src/tim.c **** }
 598              		.loc 1 316 1 is_stmt 0 view .LVU192
 599 0064 03B0     		add	sp, sp, #12
 600              	.LCFI18:
 601              		.cfi_def_cfa_offset 4
 602              		@ sp needed
 603 0066 5DF804FB 		ldr	pc, [sp], #4
 604              	.L41:
 605 006a 00BF     		.align	2
 606              	.L40:
 607 006c 002C0140 		.word	1073818624
 608              		.cfi_endproc
 609              	.LFE70:
 611              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 612              		.align	1
 613              		.global	HAL_TIM_Encoder_MspInit
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu softvfp
 619              	HAL_TIM_Encoder_MspInit:
 620              	.LVL30:
 621              	.LFB71:
 317:Core/Src/tim.c **** 
 318:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 319:Core/Src/tim.c **** {
 622              		.loc 1 319 1 is_stmt 1 view -0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 56
 625              		@ frame_needed = 0, uses_anonymous_args = 0
 626              		.loc 1 319 1 is_stmt 0 view .LVU194
 627 0000 10B5     		push	{r4, lr}
 628              	.LCFI19:
 629              		.cfi_def_cfa_offset 8
 630              		.cfi_offset 4, -8
 631              		.cfi_offset 14, -4
 632 0002 8EB0     		sub	sp, sp, #56
 633              	.LCFI20:
 634              		.cfi_def_cfa_offset 64
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 635              		.loc 1 321 3 is_stmt 1 view .LVU195
 636              		.loc 1 321 20 is_stmt 0 view .LVU196
 637 0004 0023     		movs	r3, #0
 638 0006 0A93     		str	r3, [sp, #40]
 639 0008 0B93     		str	r3, [sp, #44]
 640 000a 0C93     		str	r3, [sp, #48]
 641 000c 0D93     		str	r3, [sp, #52]
 322:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 642              		.loc 1 322 3 is_stmt 1 view .LVU197
 643              		.loc 1 322 23 is_stmt 0 view .LVU198
 644 000e 0368     		ldr	r3, [r0]
 645              		.loc 1 322 5 view .LVU199
 646 0010 B3F1804F 		cmp	r3, #1073741824
 647 0014 0BD0     		beq	.L48
 323:Core/Src/tim.c ****   {
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 18


 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 327:Core/Src/tim.c ****     /* TIM2 clock enable */
 328:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 329:Core/Src/tim.c **** 
 330:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 331:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 332:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 333:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 334:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 335:Core/Src/tim.c ****     */
 336:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Encoder1_A_Pin;
 337:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 338:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339:Core/Src/tim.c ****     HAL_GPIO_Init(Encoder1_A_GPIO_Port, &GPIO_InitStruct);
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Encoder1_B_Pin;
 342:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 343:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344:Core/Src/tim.c ****     HAL_GPIO_Init(Encoder1_B_GPIO_Port, &GPIO_InitStruct);
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 347:Core/Src/tim.c **** 
 348:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 349:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 350:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 351:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 352:Core/Src/tim.c **** 
 353:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 354:Core/Src/tim.c ****   }
 355:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 648              		.loc 1 355 8 is_stmt 1 view .LVU200
 649              		.loc 1 355 10 is_stmt 0 view .LVU201
 650 0016 584A     		ldr	r2, .L52
 651 0018 9342     		cmp	r3, r2
 652 001a 47D0     		beq	.L49
 356:Core/Src/tim.c ****   {
 357:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 360:Core/Src/tim.c ****     /* TIM3 clock enable */
 361:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 362:Core/Src/tim.c **** 
 363:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 364:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 365:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 366:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 367:Core/Src/tim.c ****     */
 368:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Encoder2_A_Pin|Encoder2_B_Pin;
 369:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 370:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 372:Core/Src/tim.c **** 
 373:Core/Src/tim.c ****     /* TIM3 interrupt Init */
 374:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 375:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 376:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 19


 377:Core/Src/tim.c **** 
 378:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 379:Core/Src/tim.c ****   }
 380:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 653              		.loc 1 380 8 is_stmt 1 view .LVU202
 654              		.loc 1 380 10 is_stmt 0 view .LVU203
 655 001c 574A     		ldr	r2, .L52+4
 656 001e 9342     		cmp	r3, r2
 657 0020 66D0     		beq	.L50
 381:Core/Src/tim.c ****   {
 382:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 385:Core/Src/tim.c ****     /* TIM4 clock enable */
 386:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 387:Core/Src/tim.c **** 
 388:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 389:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 390:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 391:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 392:Core/Src/tim.c ****     */
 393:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Encoder3_A_Pin|Encoder3_B_Pin;
 394:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 395:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 396:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 397:Core/Src/tim.c **** 
 398:Core/Src/tim.c ****     /* TIM4 interrupt Init */
 399:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 400:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 401:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 402:Core/Src/tim.c **** 
 403:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 404:Core/Src/tim.c ****   }
 405:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 658              		.loc 1 405 8 is_stmt 1 view .LVU204
 659              		.loc 1 405 10 is_stmt 0 view .LVU205
 660 0022 574A     		ldr	r2, .L52+8
 661 0024 9342     		cmp	r3, r2
 662 0026 00F08580 		beq	.L51
 663              	.LVL31:
 664              	.L42:
 406:Core/Src/tim.c ****   {
 407:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 410:Core/Src/tim.c ****     /* TIM5 clock enable */
 411:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 414:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 415:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 416:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 417:Core/Src/tim.c ****     */
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Encoder4_A_Pin|Encoder4_B_Pin;
 419:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 420:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 20


 422:Core/Src/tim.c **** 
 423:Core/Src/tim.c ****     /* TIM5 interrupt Init */
 424:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 425:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 426:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 427:Core/Src/tim.c **** 
 428:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 429:Core/Src/tim.c ****   }
 430:Core/Src/tim.c **** }
 665              		.loc 1 430 1 view .LVU206
 666 002a 0EB0     		add	sp, sp, #56
 667              	.LCFI21:
 668              		.cfi_remember_state
 669              		.cfi_def_cfa_offset 8
 670              		@ sp needed
 671 002c 10BD     		pop	{r4, pc}
 672              	.LVL32:
 673              	.L48:
 674              	.LCFI22:
 675              		.cfi_restore_state
 328:Core/Src/tim.c **** 
 676              		.loc 1 328 5 is_stmt 1 view .LVU207
 677              	.LBB3:
 328:Core/Src/tim.c **** 
 678              		.loc 1 328 5 view .LVU208
 328:Core/Src/tim.c **** 
 679              		.loc 1 328 5 view .LVU209
 680 002e 03F50433 		add	r3, r3, #135168
 681 0032 DA69     		ldr	r2, [r3, #28]
 682 0034 42F00102 		orr	r2, r2, #1
 683 0038 DA61     		str	r2, [r3, #28]
 328:Core/Src/tim.c **** 
 684              		.loc 1 328 5 view .LVU210
 685 003a DA69     		ldr	r2, [r3, #28]
 686 003c 02F00102 		and	r2, r2, #1
 687 0040 0192     		str	r2, [sp, #4]
 328:Core/Src/tim.c **** 
 688              		.loc 1 328 5 view .LVU211
 689 0042 019A     		ldr	r2, [sp, #4]
 690              	.LBE3:
 328:Core/Src/tim.c **** 
 691              		.loc 1 328 5 view .LVU212
 330:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 692              		.loc 1 330 5 view .LVU213
 693              	.LBB4:
 330:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 694              		.loc 1 330 5 view .LVU214
 330:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 695              		.loc 1 330 5 view .LVU215
 696 0044 9A69     		ldr	r2, [r3, #24]
 697 0046 42F00402 		orr	r2, r2, #4
 698 004a 9A61     		str	r2, [r3, #24]
 330:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 699              		.loc 1 330 5 view .LVU216
 700 004c 9A69     		ldr	r2, [r3, #24]
 701 004e 02F00402 		and	r2, r2, #4
 702 0052 0292     		str	r2, [sp, #8]
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 21


 330:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 703              		.loc 1 330 5 view .LVU217
 704 0054 029A     		ldr	r2, [sp, #8]
 705              	.LBE4:
 330:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 706              		.loc 1 330 5 view .LVU218
 331:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 707              		.loc 1 331 5 view .LVU219
 708              	.LBB5:
 331:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 709              		.loc 1 331 5 view .LVU220
 331:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 710              		.loc 1 331 5 view .LVU221
 711 0056 9A69     		ldr	r2, [r3, #24]
 712 0058 42F00802 		orr	r2, r2, #8
 713 005c 9A61     		str	r2, [r3, #24]
 331:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 714              		.loc 1 331 5 view .LVU222
 715 005e 9B69     		ldr	r3, [r3, #24]
 716 0060 03F00803 		and	r3, r3, #8
 717 0064 0393     		str	r3, [sp, #12]
 331:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 718              		.loc 1 331 5 view .LVU223
 719 0066 039B     		ldr	r3, [sp, #12]
 720              	.LBE5:
 331:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 721              		.loc 1 331 5 view .LVU224
 336:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 722              		.loc 1 336 5 view .LVU225
 336:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 723              		.loc 1 336 25 is_stmt 0 view .LVU226
 724 0068 4FF40043 		mov	r3, #32768
 725 006c 0A93     		str	r3, [sp, #40]
 337:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 726              		.loc 1 337 5 is_stmt 1 view .LVU227
 338:Core/Src/tim.c ****     HAL_GPIO_Init(Encoder1_A_GPIO_Port, &GPIO_InitStruct);
 727              		.loc 1 338 5 view .LVU228
 339:Core/Src/tim.c **** 
 728              		.loc 1 339 5 view .LVU229
 729 006e 0AA9     		add	r1, sp, #40
 730 0070 4448     		ldr	r0, .L52+12
 731              	.LVL33:
 339:Core/Src/tim.c **** 
 732              		.loc 1 339 5 is_stmt 0 view .LVU230
 733 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 734              	.LVL34:
 341:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 735              		.loc 1 341 5 is_stmt 1 view .LVU231
 341:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 736              		.loc 1 341 25 is_stmt 0 view .LVU232
 737 0076 0823     		movs	r3, #8
 738 0078 0A93     		str	r3, [sp, #40]
 342:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 739              		.loc 1 342 5 is_stmt 1 view .LVU233
 342:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 740              		.loc 1 342 26 is_stmt 0 view .LVU234
 741 007a 0024     		movs	r4, #0
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 22


 742 007c 0B94     		str	r4, [sp, #44]
 343:Core/Src/tim.c ****     HAL_GPIO_Init(Encoder1_B_GPIO_Port, &GPIO_InitStruct);
 743              		.loc 1 343 5 is_stmt 1 view .LVU235
 343:Core/Src/tim.c ****     HAL_GPIO_Init(Encoder1_B_GPIO_Port, &GPIO_InitStruct);
 744              		.loc 1 343 26 is_stmt 0 view .LVU236
 745 007e 0C94     		str	r4, [sp, #48]
 344:Core/Src/tim.c **** 
 746              		.loc 1 344 5 is_stmt 1 view .LVU237
 747 0080 0AA9     		add	r1, sp, #40
 748 0082 4148     		ldr	r0, .L52+16
 749 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL35:
 346:Core/Src/tim.c **** 
 751              		.loc 1 346 5 view .LVU238
 752              	.LBB6:
 346:Core/Src/tim.c **** 
 753              		.loc 1 346 5 view .LVU239
 754 0088 404A     		ldr	r2, .L52+20
 755 008a 5368     		ldr	r3, [r2, #4]
 756              	.LVL36:
 346:Core/Src/tim.c **** 
 757              		.loc 1 346 5 view .LVU240
 758 008c 23F44073 		bic	r3, r3, #768
 759              	.LVL37:
 346:Core/Src/tim.c **** 
 760              		.loc 1 346 5 view .LVU241
 346:Core/Src/tim.c **** 
 761              		.loc 1 346 5 view .LVU242
 762 0090 43F0E063 		orr	r3, r3, #117440512
 763              	.LVL38:
 346:Core/Src/tim.c **** 
 764              		.loc 1 346 5 is_stmt 0 view .LVU243
 765 0094 43F48073 		orr	r3, r3, #256
 766              	.LVL39:
 346:Core/Src/tim.c **** 
 767              		.loc 1 346 5 is_stmt 1 view .LVU244
 768 0098 5360     		str	r3, [r2, #4]
 769              	.LBE6:
 346:Core/Src/tim.c **** 
 770              		.loc 1 346 5 view .LVU245
 349:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 771              		.loc 1 349 5 view .LVU246
 772 009a 2246     		mov	r2, r4
 773 009c 2146     		mov	r1, r4
 774 009e 1C20     		movs	r0, #28
 775 00a0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 776              	.LVL40:
 350:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 777              		.loc 1 350 5 view .LVU247
 778 00a4 1C20     		movs	r0, #28
 779 00a6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 780              	.LVL41:
 781 00aa BEE7     		b	.L42
 782              	.LVL42:
 783              	.L49:
 361:Core/Src/tim.c **** 
 784              		.loc 1 361 5 view .LVU248
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 23


 785              	.LBB7:
 361:Core/Src/tim.c **** 
 786              		.loc 1 361 5 view .LVU249
 361:Core/Src/tim.c **** 
 787              		.loc 1 361 5 view .LVU250
 788 00ac 384B     		ldr	r3, .L52+24
 789 00ae DA69     		ldr	r2, [r3, #28]
 790 00b0 42F00202 		orr	r2, r2, #2
 791 00b4 DA61     		str	r2, [r3, #28]
 361:Core/Src/tim.c **** 
 792              		.loc 1 361 5 view .LVU251
 793 00b6 DA69     		ldr	r2, [r3, #28]
 794 00b8 02F00202 		and	r2, r2, #2
 795 00bc 0492     		str	r2, [sp, #16]
 361:Core/Src/tim.c **** 
 796              		.loc 1 361 5 view .LVU252
 797 00be 049A     		ldr	r2, [sp, #16]
 798              	.LBE7:
 361:Core/Src/tim.c **** 
 799              		.loc 1 361 5 view .LVU253
 363:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 800              		.loc 1 363 5 view .LVU254
 801              	.LBB8:
 363:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 802              		.loc 1 363 5 view .LVU255
 363:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 803              		.loc 1 363 5 view .LVU256
 804 00c0 9A69     		ldr	r2, [r3, #24]
 805 00c2 42F00402 		orr	r2, r2, #4
 806 00c6 9A61     		str	r2, [r3, #24]
 363:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 807              		.loc 1 363 5 view .LVU257
 808 00c8 9B69     		ldr	r3, [r3, #24]
 809 00ca 03F00403 		and	r3, r3, #4
 810 00ce 0593     		str	r3, [sp, #20]
 363:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 811              		.loc 1 363 5 view .LVU258
 812 00d0 059B     		ldr	r3, [sp, #20]
 813              	.LBE8:
 363:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 814              		.loc 1 363 5 view .LVU259
 368:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 815              		.loc 1 368 5 view .LVU260
 368:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 816              		.loc 1 368 25 is_stmt 0 view .LVU261
 817 00d2 C023     		movs	r3, #192
 818 00d4 0A93     		str	r3, [sp, #40]
 369:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 819              		.loc 1 369 5 is_stmt 1 view .LVU262
 370:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 820              		.loc 1 370 5 view .LVU263
 371:Core/Src/tim.c **** 
 821              		.loc 1 371 5 view .LVU264
 822 00d6 0AA9     		add	r1, sp, #40
 823 00d8 2A48     		ldr	r0, .L52+12
 824              	.LVL43:
 371:Core/Src/tim.c **** 
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 24


 825              		.loc 1 371 5 is_stmt 0 view .LVU265
 826 00da FFF7FEFF 		bl	HAL_GPIO_Init
 827              	.LVL44:
 374:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 828              		.loc 1 374 5 is_stmt 1 view .LVU266
 829 00de 0022     		movs	r2, #0
 830 00e0 1146     		mov	r1, r2
 831 00e2 1D20     		movs	r0, #29
 832 00e4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 833              	.LVL45:
 375:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 834              		.loc 1 375 5 view .LVU267
 835 00e8 1D20     		movs	r0, #29
 836 00ea FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 837              	.LVL46:
 838 00ee 9CE7     		b	.L42
 839              	.LVL47:
 840              	.L50:
 386:Core/Src/tim.c **** 
 841              		.loc 1 386 5 view .LVU268
 842              	.LBB9:
 386:Core/Src/tim.c **** 
 843              		.loc 1 386 5 view .LVU269
 386:Core/Src/tim.c **** 
 844              		.loc 1 386 5 view .LVU270
 845 00f0 274B     		ldr	r3, .L52+24
 846 00f2 DA69     		ldr	r2, [r3, #28]
 847 00f4 42F00402 		orr	r2, r2, #4
 848 00f8 DA61     		str	r2, [r3, #28]
 386:Core/Src/tim.c **** 
 849              		.loc 1 386 5 view .LVU271
 850 00fa DA69     		ldr	r2, [r3, #28]
 851 00fc 02F00402 		and	r2, r2, #4
 852 0100 0692     		str	r2, [sp, #24]
 386:Core/Src/tim.c **** 
 853              		.loc 1 386 5 view .LVU272
 854 0102 069A     		ldr	r2, [sp, #24]
 855              	.LBE9:
 386:Core/Src/tim.c **** 
 856              		.loc 1 386 5 view .LVU273
 388:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 857              		.loc 1 388 5 view .LVU274
 858              	.LBB10:
 388:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 859              		.loc 1 388 5 view .LVU275
 388:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 860              		.loc 1 388 5 view .LVU276
 861 0104 9A69     		ldr	r2, [r3, #24]
 862 0106 42F00802 		orr	r2, r2, #8
 863 010a 9A61     		str	r2, [r3, #24]
 388:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 864              		.loc 1 388 5 view .LVU277
 865 010c 9B69     		ldr	r3, [r3, #24]
 866 010e 03F00803 		and	r3, r3, #8
 867 0112 0793     		str	r3, [sp, #28]
 388:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 868              		.loc 1 388 5 view .LVU278
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 25


 869 0114 079B     		ldr	r3, [sp, #28]
 870              	.LBE10:
 388:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 871              		.loc 1 388 5 view .LVU279
 393:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 872              		.loc 1 393 5 view .LVU280
 393:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 873              		.loc 1 393 25 is_stmt 0 view .LVU281
 874 0116 C023     		movs	r3, #192
 875 0118 0A93     		str	r3, [sp, #40]
 394:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 876              		.loc 1 394 5 is_stmt 1 view .LVU282
 395:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 877              		.loc 1 395 5 view .LVU283
 396:Core/Src/tim.c **** 
 878              		.loc 1 396 5 view .LVU284
 879 011a 0AA9     		add	r1, sp, #40
 880 011c 1A48     		ldr	r0, .L52+16
 881              	.LVL48:
 396:Core/Src/tim.c **** 
 882              		.loc 1 396 5 is_stmt 0 view .LVU285
 883 011e FFF7FEFF 		bl	HAL_GPIO_Init
 884              	.LVL49:
 399:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 885              		.loc 1 399 5 is_stmt 1 view .LVU286
 886 0122 0022     		movs	r2, #0
 887 0124 1146     		mov	r1, r2
 888 0126 1E20     		movs	r0, #30
 889 0128 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 890              	.LVL50:
 400:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 891              		.loc 1 400 5 view .LVU287
 892 012c 1E20     		movs	r0, #30
 893 012e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 894              	.LVL51:
 895 0132 7AE7     		b	.L42
 896              	.LVL52:
 897              	.L51:
 411:Core/Src/tim.c **** 
 898              		.loc 1 411 5 view .LVU288
 899              	.LBB11:
 411:Core/Src/tim.c **** 
 900              		.loc 1 411 5 view .LVU289
 411:Core/Src/tim.c **** 
 901              		.loc 1 411 5 view .LVU290
 902 0134 164B     		ldr	r3, .L52+24
 903 0136 DA69     		ldr	r2, [r3, #28]
 904 0138 42F00802 		orr	r2, r2, #8
 905 013c DA61     		str	r2, [r3, #28]
 411:Core/Src/tim.c **** 
 906              		.loc 1 411 5 view .LVU291
 907 013e DA69     		ldr	r2, [r3, #28]
 908 0140 02F00802 		and	r2, r2, #8
 909 0144 0892     		str	r2, [sp, #32]
 411:Core/Src/tim.c **** 
 910              		.loc 1 411 5 view .LVU292
 911 0146 089A     		ldr	r2, [sp, #32]
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 26


 912              	.LBE11:
 411:Core/Src/tim.c **** 
 913              		.loc 1 411 5 view .LVU293
 413:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 914              		.loc 1 413 5 view .LVU294
 915              	.LBB12:
 413:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 916              		.loc 1 413 5 view .LVU295
 413:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 917              		.loc 1 413 5 view .LVU296
 918 0148 9A69     		ldr	r2, [r3, #24]
 919 014a 42F00402 		orr	r2, r2, #4
 920 014e 9A61     		str	r2, [r3, #24]
 413:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 921              		.loc 1 413 5 view .LVU297
 922 0150 9B69     		ldr	r3, [r3, #24]
 923 0152 03F00403 		and	r3, r3, #4
 924 0156 0993     		str	r3, [sp, #36]
 413:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 925              		.loc 1 413 5 view .LVU298
 926 0158 099B     		ldr	r3, [sp, #36]
 927              	.LBE12:
 413:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 928              		.loc 1 413 5 view .LVU299
 418:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 929              		.loc 1 418 5 view .LVU300
 418:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 930              		.loc 1 418 25 is_stmt 0 view .LVU301
 931 015a 0323     		movs	r3, #3
 932 015c 0A93     		str	r3, [sp, #40]
 419:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 933              		.loc 1 419 5 is_stmt 1 view .LVU302
 420:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 934              		.loc 1 420 5 view .LVU303
 421:Core/Src/tim.c **** 
 935              		.loc 1 421 5 view .LVU304
 936 015e 0AA9     		add	r1, sp, #40
 937 0160 0848     		ldr	r0, .L52+12
 938              	.LVL53:
 421:Core/Src/tim.c **** 
 939              		.loc 1 421 5 is_stmt 0 view .LVU305
 940 0162 FFF7FEFF 		bl	HAL_GPIO_Init
 941              	.LVL54:
 424:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 942              		.loc 1 424 5 is_stmt 1 view .LVU306
 943 0166 0022     		movs	r2, #0
 944 0168 1146     		mov	r1, r2
 945 016a 3220     		movs	r0, #50
 946 016c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 947              	.LVL55:
 425:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 948              		.loc 1 425 5 view .LVU307
 949 0170 3220     		movs	r0, #50
 950 0172 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 951              	.LVL56:
 952              		.loc 1 430 1 is_stmt 0 view .LVU308
 953 0176 58E7     		b	.L42
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 27


 954              	.L53:
 955              		.align	2
 956              	.L52:
 957 0178 00040040 		.word	1073742848
 958 017c 00080040 		.word	1073743872
 959 0180 000C0040 		.word	1073744896
 960 0184 00080140 		.word	1073809408
 961 0188 000C0140 		.word	1073810432
 962 018c 00000140 		.word	1073807360
 963 0190 00100240 		.word	1073876992
 964              		.cfi_endproc
 965              	.LFE71:
 967              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 968              		.align	1
 969              		.global	HAL_TIM_MspPostInit
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
 973              		.fpu softvfp
 975              	HAL_TIM_MspPostInit:
 976              	.LVL57:
 977              	.LFB72:
 431:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 432:Core/Src/tim.c **** {
 978              		.loc 1 432 1 is_stmt 1 view -0
 979              		.cfi_startproc
 980              		@ args = 0, pretend = 0, frame = 24
 981              		@ frame_needed = 0, uses_anonymous_args = 0
 982              		.loc 1 432 1 is_stmt 0 view .LVU310
 983 0000 00B5     		push	{lr}
 984              	.LCFI23:
 985              		.cfi_def_cfa_offset 4
 986              		.cfi_offset 14, -4
 987 0002 87B0     		sub	sp, sp, #28
 988              	.LCFI24:
 989              		.cfi_def_cfa_offset 32
 433:Core/Src/tim.c **** 
 434:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 990              		.loc 1 434 3 is_stmt 1 view .LVU311
 991              		.loc 1 434 20 is_stmt 0 view .LVU312
 992 0004 0023     		movs	r3, #0
 993 0006 0293     		str	r3, [sp, #8]
 994 0008 0393     		str	r3, [sp, #12]
 995 000a 0493     		str	r3, [sp, #16]
 996 000c 0593     		str	r3, [sp, #20]
 435:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 997              		.loc 1 435 3 is_stmt 1 view .LVU313
 998              		.loc 1 435 15 is_stmt 0 view .LVU314
 999 000e 0268     		ldr	r2, [r0]
 1000              		.loc 1 435 5 view .LVU315
 1001 0010 0D4B     		ldr	r3, .L58
 1002 0012 9A42     		cmp	r2, r3
 1003 0014 02D0     		beq	.L57
 1004              	.LVL58:
 1005              	.L54:
 436:Core/Src/tim.c ****   {
 437:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 28


 438:Core/Src/tim.c **** 
 439:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 440:Core/Src/tim.c **** 
 441:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 442:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 443:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 444:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 445:Core/Src/tim.c ****     PA10     ------> TIM1_CH3
 446:Core/Src/tim.c ****     PA11     ------> TIM1_CH4
 447:Core/Src/tim.c ****     */
 448:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Motor1_pwm_Pin|Motor2_pwm_Pin|Motor3_pwm_Pin|Motor4_pwm_Pin;
 449:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 450:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 451:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 452:Core/Src/tim.c **** 
 453:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 454:Core/Src/tim.c **** 
 455:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 456:Core/Src/tim.c ****   }
 457:Core/Src/tim.c **** 
 458:Core/Src/tim.c **** }
 1006              		.loc 1 458 1 view .LVU316
 1007 0016 07B0     		add	sp, sp, #28
 1008              	.LCFI25:
 1009              		.cfi_remember_state
 1010              		.cfi_def_cfa_offset 4
 1011              		@ sp needed
 1012 0018 5DF804FB 		ldr	pc, [sp], #4
 1013              	.LVL59:
 1014              	.L57:
 1015              	.LCFI26:
 1016              		.cfi_restore_state
 441:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1017              		.loc 1 441 5 is_stmt 1 view .LVU317
 1018              	.LBB13:
 441:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1019              		.loc 1 441 5 view .LVU318
 441:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1020              		.loc 1 441 5 view .LVU319
 1021 001c 03F56443 		add	r3, r3, #58368
 1022 0020 9A69     		ldr	r2, [r3, #24]
 1023 0022 42F00402 		orr	r2, r2, #4
 1024 0026 9A61     		str	r2, [r3, #24]
 441:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1025              		.loc 1 441 5 view .LVU320
 1026 0028 9B69     		ldr	r3, [r3, #24]
 1027 002a 03F00403 		and	r3, r3, #4
 1028 002e 0193     		str	r3, [sp, #4]
 441:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1029              		.loc 1 441 5 view .LVU321
 1030 0030 019B     		ldr	r3, [sp, #4]
 1031              	.LBE13:
 441:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 1032              		.loc 1 441 5 view .LVU322
 448:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1033              		.loc 1 448 5 view .LVU323
 448:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 29


 1034              		.loc 1 448 25 is_stmt 0 view .LVU324
 1035 0032 4FF47063 		mov	r3, #3840
 1036 0036 0293     		str	r3, [sp, #8]
 449:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1037              		.loc 1 449 5 is_stmt 1 view .LVU325
 449:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1038              		.loc 1 449 26 is_stmt 0 view .LVU326
 1039 0038 0223     		movs	r3, #2
 1040 003a 0393     		str	r3, [sp, #12]
 450:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1041              		.loc 1 450 5 is_stmt 1 view .LVU327
 450:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1042              		.loc 1 450 27 is_stmt 0 view .LVU328
 1043 003c 0593     		str	r3, [sp, #20]
 451:Core/Src/tim.c **** 
 1044              		.loc 1 451 5 is_stmt 1 view .LVU329
 1045 003e 02A9     		add	r1, sp, #8
 1046 0040 0248     		ldr	r0, .L58+4
 1047              	.LVL60:
 451:Core/Src/tim.c **** 
 1048              		.loc 1 451 5 is_stmt 0 view .LVU330
 1049 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 1050              	.LVL61:
 1051              		.loc 1 458 1 view .LVU331
 1052 0046 E6E7     		b	.L54
 1053              	.L59:
 1054              		.align	2
 1055              	.L58:
 1056 0048 002C0140 		.word	1073818624
 1057 004c 00080140 		.word	1073809408
 1058              		.cfi_endproc
 1059              	.LFE72:
 1061              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1062              		.align	1
 1063              		.global	MX_TIM1_Init
 1064              		.syntax unified
 1065              		.thumb
 1066              		.thumb_func
 1067              		.fpu softvfp
 1069              	MX_TIM1_Init:
 1070              	.LFB65:
  35:Core/Src/tim.c **** 
 1071              		.loc 1 35 1 is_stmt 1 view -0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 88
 1074              		@ frame_needed = 0, uses_anonymous_args = 0
 1075 0000 10B5     		push	{r4, lr}
 1076              	.LCFI27:
 1077              		.cfi_def_cfa_offset 8
 1078              		.cfi_offset 4, -8
 1079              		.cfi_offset 14, -4
 1080 0002 96B0     		sub	sp, sp, #88
 1081              	.LCFI28:
 1082              		.cfi_def_cfa_offset 96
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1083              		.loc 1 41 3 view .LVU333
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 30


 1084              		.loc 1 41 26 is_stmt 0 view .LVU334
 1085 0004 0024     		movs	r4, #0
 1086 0006 1294     		str	r4, [sp, #72]
 1087 0008 1394     		str	r4, [sp, #76]
 1088 000a 1494     		str	r4, [sp, #80]
 1089 000c 1594     		str	r4, [sp, #84]
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1090              		.loc 1 42 3 is_stmt 1 view .LVU335
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1091              		.loc 1 42 27 is_stmt 0 view .LVU336
 1092 000e 1094     		str	r4, [sp, #64]
 1093 0010 1194     		str	r4, [sp, #68]
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1094              		.loc 1 43 3 is_stmt 1 view .LVU337
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1095              		.loc 1 43 22 is_stmt 0 view .LVU338
 1096 0012 0994     		str	r4, [sp, #36]
 1097 0014 0A94     		str	r4, [sp, #40]
 1098 0016 0B94     		str	r4, [sp, #44]
 1099 0018 0C94     		str	r4, [sp, #48]
 1100 001a 0D94     		str	r4, [sp, #52]
 1101 001c 0E94     		str	r4, [sp, #56]
 1102 001e 0F94     		str	r4, [sp, #60]
  44:Core/Src/tim.c **** 
 1103              		.loc 1 44 3 is_stmt 1 view .LVU339
  44:Core/Src/tim.c **** 
 1104              		.loc 1 44 34 is_stmt 0 view .LVU340
 1105 0020 2022     		movs	r2, #32
 1106 0022 2146     		mov	r1, r4
 1107 0024 01A8     		add	r0, sp, #4
 1108 0026 FFF7FEFF 		bl	memset
 1109              	.LVL62:
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
 1110              		.loc 1 49 3 is_stmt 1 view .LVU341
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 71;
 1111              		.loc 1 49 18 is_stmt 0 view .LVU342
 1112 002a 3B48     		ldr	r0, .L80
 1113 002c 3B4B     		ldr	r3, .L80+4
 1114 002e 0360     		str	r3, [r0]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1115              		.loc 1 50 3 is_stmt 1 view .LVU343
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1116              		.loc 1 50 24 is_stmt 0 view .LVU344
 1117 0030 4723     		movs	r3, #71
 1118 0032 4360     		str	r3, [r0, #4]
  51:Core/Src/tim.c ****   htim1.Init.Period = 999;
 1119              		.loc 1 51 3 is_stmt 1 view .LVU345
  51:Core/Src/tim.c ****   htim1.Init.Period = 999;
 1120              		.loc 1 51 26 is_stmt 0 view .LVU346
 1121 0034 8460     		str	r4, [r0, #8]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1122              		.loc 1 52 3 is_stmt 1 view .LVU347
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1123              		.loc 1 52 21 is_stmt 0 view .LVU348
 1124 0036 40F2E733 		movw	r3, #999
 1125 003a C360     		str	r3, [r0, #12]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 31


 1126              		.loc 1 53 3 is_stmt 1 view .LVU349
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 1127              		.loc 1 53 28 is_stmt 0 view .LVU350
 1128 003c 0461     		str	r4, [r0, #16]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1129              		.loc 1 54 3 is_stmt 1 view .LVU351
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1130              		.loc 1 54 32 is_stmt 0 view .LVU352
 1131 003e 4461     		str	r4, [r0, #20]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1132              		.loc 1 55 3 is_stmt 1 view .LVU353
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1133              		.loc 1 55 32 is_stmt 0 view .LVU354
 1134 0040 8461     		str	r4, [r0, #24]
  56:Core/Src/tim.c ****   {
 1135              		.loc 1 56 3 is_stmt 1 view .LVU355
  56:Core/Src/tim.c ****   {
 1136              		.loc 1 56 7 is_stmt 0 view .LVU356
 1137 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1138              	.LVL63:
  56:Core/Src/tim.c ****   {
 1139              		.loc 1 56 6 view .LVU357
 1140 0046 0028     		cmp	r0, #0
 1141 0048 4BD1     		bne	.L71
 1142              	.L61:
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1143              		.loc 1 60 3 is_stmt 1 view .LVU358
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1144              		.loc 1 60 34 is_stmt 0 view .LVU359
 1145 004a 4FF48053 		mov	r3, #4096
 1146 004e 1293     		str	r3, [sp, #72]
  61:Core/Src/tim.c ****   {
 1147              		.loc 1 61 3 is_stmt 1 view .LVU360
  61:Core/Src/tim.c ****   {
 1148              		.loc 1 61 7 is_stmt 0 view .LVU361
 1149 0050 12A9     		add	r1, sp, #72
 1150 0052 3148     		ldr	r0, .L80
 1151 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1152              	.LVL64:
  61:Core/Src/tim.c ****   {
 1153              		.loc 1 61 6 view .LVU362
 1154 0058 0028     		cmp	r0, #0
 1155 005a 45D1     		bne	.L72
 1156              	.L62:
  65:Core/Src/tim.c ****   {
 1157              		.loc 1 65 3 is_stmt 1 view .LVU363
  65:Core/Src/tim.c ****   {
 1158              		.loc 1 65 7 is_stmt 0 view .LVU364
 1159 005c 2E48     		ldr	r0, .L80
 1160 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1161              	.LVL65:
  65:Core/Src/tim.c ****   {
 1162              		.loc 1 65 6 view .LVU365
 1163 0062 0028     		cmp	r0, #0
 1164 0064 43D1     		bne	.L73
 1165              	.L63:
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 32


 1166              		.loc 1 69 3 is_stmt 1 view .LVU366
  69:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1167              		.loc 1 69 37 is_stmt 0 view .LVU367
 1168 0066 0023     		movs	r3, #0
 1169 0068 1093     		str	r3, [sp, #64]
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1170              		.loc 1 70 3 is_stmt 1 view .LVU368
  70:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1171              		.loc 1 70 33 is_stmt 0 view .LVU369
 1172 006a 1193     		str	r3, [sp, #68]
  71:Core/Src/tim.c ****   {
 1173              		.loc 1 71 3 is_stmt 1 view .LVU370
  71:Core/Src/tim.c ****   {
 1174              		.loc 1 71 7 is_stmt 0 view .LVU371
 1175 006c 10A9     		add	r1, sp, #64
 1176 006e 2A48     		ldr	r0, .L80
 1177 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1178              	.LVL66:
  71:Core/Src/tim.c ****   {
 1179              		.loc 1 71 6 view .LVU372
 1180 0074 0028     		cmp	r0, #0
 1181 0076 3DD1     		bne	.L74
 1182              	.L64:
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1183              		.loc 1 75 3 is_stmt 1 view .LVU373
  75:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1184              		.loc 1 75 20 is_stmt 0 view .LVU374
 1185 0078 6023     		movs	r3, #96
 1186 007a 0993     		str	r3, [sp, #36]
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1187              		.loc 1 76 3 is_stmt 1 view .LVU375
  76:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1188              		.loc 1 76 19 is_stmt 0 view .LVU376
 1189 007c 0022     		movs	r2, #0
 1190 007e 0A92     		str	r2, [sp, #40]
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1191              		.loc 1 77 3 is_stmt 1 view .LVU377
  77:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1192              		.loc 1 77 24 is_stmt 0 view .LVU378
 1193 0080 0B92     		str	r2, [sp, #44]
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1194              		.loc 1 78 3 is_stmt 1 view .LVU379
  78:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1195              		.loc 1 78 25 is_stmt 0 view .LVU380
 1196 0082 0C92     		str	r2, [sp, #48]
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1197              		.loc 1 79 3 is_stmt 1 view .LVU381
  79:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1198              		.loc 1 79 24 is_stmt 0 view .LVU382
 1199 0084 0D92     		str	r2, [sp, #52]
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1200              		.loc 1 80 3 is_stmt 1 view .LVU383
  80:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1201              		.loc 1 80 25 is_stmt 0 view .LVU384
 1202 0086 0E92     		str	r2, [sp, #56]
  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1203              		.loc 1 81 3 is_stmt 1 view .LVU385
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 33


  81:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1204              		.loc 1 81 26 is_stmt 0 view .LVU386
 1205 0088 0F92     		str	r2, [sp, #60]
  82:Core/Src/tim.c ****   {
 1206              		.loc 1 82 3 is_stmt 1 view .LVU387
  82:Core/Src/tim.c ****   {
 1207              		.loc 1 82 7 is_stmt 0 view .LVU388
 1208 008a 09A9     		add	r1, sp, #36
 1209 008c 2248     		ldr	r0, .L80
 1210 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1211              	.LVL67:
  82:Core/Src/tim.c ****   {
 1212              		.loc 1 82 6 view .LVU389
 1213 0092 0028     		cmp	r0, #0
 1214 0094 31D1     		bne	.L75
 1215              	.L65:
  86:Core/Src/tim.c ****   {
 1216              		.loc 1 86 3 is_stmt 1 view .LVU390
  86:Core/Src/tim.c ****   {
 1217              		.loc 1 86 7 is_stmt 0 view .LVU391
 1218 0096 0422     		movs	r2, #4
 1219 0098 09A9     		add	r1, sp, #36
 1220 009a 1F48     		ldr	r0, .L80
 1221 009c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1222              	.LVL68:
  86:Core/Src/tim.c ****   {
 1223              		.loc 1 86 6 view .LVU392
 1224 00a0 70BB     		cbnz	r0, .L76
 1225              	.L66:
  90:Core/Src/tim.c ****   {
 1226              		.loc 1 90 3 is_stmt 1 view .LVU393
  90:Core/Src/tim.c ****   {
 1227              		.loc 1 90 7 is_stmt 0 view .LVU394
 1228 00a2 0822     		movs	r2, #8
 1229 00a4 09A9     		add	r1, sp, #36
 1230 00a6 1C48     		ldr	r0, .L80
 1231 00a8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1232              	.LVL69:
  90:Core/Src/tim.c ****   {
 1233              		.loc 1 90 6 view .LVU395
 1234 00ac 58BB     		cbnz	r0, .L77
 1235              	.L67:
  94:Core/Src/tim.c ****   {
 1236              		.loc 1 94 3 is_stmt 1 view .LVU396
  94:Core/Src/tim.c ****   {
 1237              		.loc 1 94 7 is_stmt 0 view .LVU397
 1238 00ae 0C22     		movs	r2, #12
 1239 00b0 09A9     		add	r1, sp, #36
 1240 00b2 1948     		ldr	r0, .L80
 1241 00b4 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1242              	.LVL70:
  94:Core/Src/tim.c ****   {
 1243              		.loc 1 94 6 view .LVU398
 1244 00b8 40BB     		cbnz	r0, .L78
 1245              	.L68:
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1246              		.loc 1 98 3 is_stmt 1 view .LVU399
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 34


  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1247              		.loc 1 98 40 is_stmt 0 view .LVU400
 1248 00ba 0023     		movs	r3, #0
 1249 00bc 0193     		str	r3, [sp, #4]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1250              		.loc 1 99 3 is_stmt 1 view .LVU401
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1251              		.loc 1 99 41 is_stmt 0 view .LVU402
 1252 00be 0293     		str	r3, [sp, #8]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1253              		.loc 1 100 3 is_stmt 1 view .LVU403
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1254              		.loc 1 100 34 is_stmt 0 view .LVU404
 1255 00c0 0393     		str	r3, [sp, #12]
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1256              		.loc 1 101 3 is_stmt 1 view .LVU405
 101:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1257              		.loc 1 101 33 is_stmt 0 view .LVU406
 1258 00c2 0493     		str	r3, [sp, #16]
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1259              		.loc 1 102 3 is_stmt 1 view .LVU407
 102:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1260              		.loc 1 102 35 is_stmt 0 view .LVU408
 1261 00c4 0593     		str	r3, [sp, #20]
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1262              		.loc 1 103 3 is_stmt 1 view .LVU409
 103:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1263              		.loc 1 103 38 is_stmt 0 view .LVU410
 1264 00c6 4FF40052 		mov	r2, #8192
 1265 00ca 0692     		str	r2, [sp, #24]
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1266              		.loc 1 104 3 is_stmt 1 view .LVU411
 104:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1267              		.loc 1 104 40 is_stmt 0 view .LVU412
 1268 00cc 0893     		str	r3, [sp, #32]
 105:Core/Src/tim.c ****   {
 1269              		.loc 1 105 3 is_stmt 1 view .LVU413
 105:Core/Src/tim.c ****   {
 1270              		.loc 1 105 7 is_stmt 0 view .LVU414
 1271 00ce 01A9     		add	r1, sp, #4
 1272 00d0 1148     		ldr	r0, .L80
 1273 00d2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1274              	.LVL71:
 105:Core/Src/tim.c ****   {
 1275              		.loc 1 105 6 view .LVU415
 1276 00d6 E0B9     		cbnz	r0, .L79
 1277              	.L69:
 112:Core/Src/tim.c **** 
 1278              		.loc 1 112 3 is_stmt 1 view .LVU416
 1279 00d8 0F48     		ldr	r0, .L80
 1280 00da FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1281              	.LVL72:
 114:Core/Src/tim.c **** /* TIM2 init function */
 1282              		.loc 1 114 1 is_stmt 0 view .LVU417
 1283 00de 16B0     		add	sp, sp, #88
 1284              	.LCFI29:
 1285              		.cfi_remember_state
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 35


 1286              		.cfi_def_cfa_offset 8
 1287              		@ sp needed
 1288 00e0 10BD     		pop	{r4, pc}
 1289              	.L71:
 1290              	.LCFI30:
 1291              		.cfi_restore_state
  58:Core/Src/tim.c ****   }
 1292              		.loc 1 58 5 is_stmt 1 view .LVU418
 1293 00e2 FFF7FEFF 		bl	Error_Handler
 1294              	.LVL73:
 1295 00e6 B0E7     		b	.L61
 1296              	.L72:
  63:Core/Src/tim.c ****   }
 1297              		.loc 1 63 5 view .LVU419
 1298 00e8 FFF7FEFF 		bl	Error_Handler
 1299              	.LVL74:
 1300 00ec B6E7     		b	.L62
 1301              	.L73:
  67:Core/Src/tim.c ****   }
 1302              		.loc 1 67 5 view .LVU420
 1303 00ee FFF7FEFF 		bl	Error_Handler
 1304              	.LVL75:
 1305 00f2 B8E7     		b	.L63
 1306              	.L74:
  73:Core/Src/tim.c ****   }
 1307              		.loc 1 73 5 view .LVU421
 1308 00f4 FFF7FEFF 		bl	Error_Handler
 1309              	.LVL76:
 1310 00f8 BEE7     		b	.L64
 1311              	.L75:
  84:Core/Src/tim.c ****   }
 1312              		.loc 1 84 5 view .LVU422
 1313 00fa FFF7FEFF 		bl	Error_Handler
 1314              	.LVL77:
 1315 00fe CAE7     		b	.L65
 1316              	.L76:
  88:Core/Src/tim.c ****   }
 1317              		.loc 1 88 5 view .LVU423
 1318 0100 FFF7FEFF 		bl	Error_Handler
 1319              	.LVL78:
 1320 0104 CDE7     		b	.L66
 1321              	.L77:
  92:Core/Src/tim.c ****   }
 1322              		.loc 1 92 5 view .LVU424
 1323 0106 FFF7FEFF 		bl	Error_Handler
 1324              	.LVL79:
 1325 010a D0E7     		b	.L67
 1326              	.L78:
  96:Core/Src/tim.c ****   }
 1327              		.loc 1 96 5 view .LVU425
 1328 010c FFF7FEFF 		bl	Error_Handler
 1329              	.LVL80:
 1330 0110 D3E7     		b	.L68
 1331              	.L79:
 107:Core/Src/tim.c ****   }
 1332              		.loc 1 107 5 view .LVU426
 1333 0112 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 36


 1334              	.LVL81:
 1335 0116 DFE7     		b	.L69
 1336              	.L81:
 1337              		.align	2
 1338              	.L80:
 1339 0118 00000000 		.word	.LANCHOR4
 1340 011c 002C0140 		.word	1073818624
 1341              		.cfi_endproc
 1342              	.LFE65:
 1344              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1345              		.align	1
 1346              		.global	HAL_TIM_Base_MspDeInit
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1350              		.fpu softvfp
 1352              	HAL_TIM_Base_MspDeInit:
 1353              	.LVL82:
 1354              	.LFB73:
 459:Core/Src/tim.c **** 
 460:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 461:Core/Src/tim.c **** {
 1355              		.loc 1 461 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		.loc 1 461 1 is_stmt 0 view .LVU428
 1360 0000 08B5     		push	{r3, lr}
 1361              	.LCFI31:
 1362              		.cfi_def_cfa_offset 8
 1363              		.cfi_offset 3, -8
 1364              		.cfi_offset 14, -4
 462:Core/Src/tim.c **** 
 463:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1365              		.loc 1 463 3 is_stmt 1 view .LVU429
 1366              		.loc 1 463 20 is_stmt 0 view .LVU430
 1367 0002 0268     		ldr	r2, [r0]
 1368              		.loc 1 463 5 view .LVU431
 1369 0004 0A4B     		ldr	r3, .L86
 1370 0006 9A42     		cmp	r2, r3
 1371 0008 00D0     		beq	.L85
 1372              	.LVL83:
 1373              	.L82:
 464:Core/Src/tim.c ****   {
 465:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 466:Core/Src/tim.c **** 
 467:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 468:Core/Src/tim.c ****     /* Peripheral clock disable */
 469:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 470:Core/Src/tim.c **** 
 471:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 472:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_BRK_IRQn);
 473:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 474:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_IRQn);
 475:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 476:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 477:Core/Src/tim.c **** 
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 37


 478:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 479:Core/Src/tim.c ****   }
 480:Core/Src/tim.c **** }
 1374              		.loc 1 480 1 view .LVU432
 1375 000a 08BD     		pop	{r3, pc}
 1376              	.LVL84:
 1377              	.L85:
 469:Core/Src/tim.c **** 
 1378              		.loc 1 469 5 is_stmt 1 view .LVU433
 1379 000c 094A     		ldr	r2, .L86+4
 1380 000e 9369     		ldr	r3, [r2, #24]
 1381 0010 23F40063 		bic	r3, r3, #2048
 1382 0014 9361     		str	r3, [r2, #24]
 472:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 1383              		.loc 1 472 5 view .LVU434
 1384 0016 1820     		movs	r0, #24
 1385              	.LVL85:
 472:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 1386              		.loc 1 472 5 is_stmt 0 view .LVU435
 1387 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1388              	.LVL86:
 473:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_IRQn);
 1389              		.loc 1 473 5 is_stmt 1 view .LVU436
 1390 001c 1920     		movs	r0, #25
 1391 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1392              	.LVL87:
 474:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 1393              		.loc 1 474 5 view .LVU437
 1394 0022 1A20     		movs	r0, #26
 1395 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1396              	.LVL88:
 475:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1397              		.loc 1 475 5 view .LVU438
 1398 0028 1B20     		movs	r0, #27
 1399 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1400              	.LVL89:
 1401              		.loc 1 480 1 is_stmt 0 view .LVU439
 1402 002e ECE7     		b	.L82
 1403              	.L87:
 1404              		.align	2
 1405              	.L86:
 1406 0030 002C0140 		.word	1073818624
 1407 0034 00100240 		.word	1073876992
 1408              		.cfi_endproc
 1409              	.LFE73:
 1411              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1412              		.align	1
 1413              		.global	HAL_TIM_Encoder_MspDeInit
 1414              		.syntax unified
 1415              		.thumb
 1416              		.thumb_func
 1417              		.fpu softvfp
 1419              	HAL_TIM_Encoder_MspDeInit:
 1420              	.LVL90:
 1421              	.LFB74:
 481:Core/Src/tim.c **** 
 482:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 38


 483:Core/Src/tim.c **** {
 1422              		.loc 1 483 1 is_stmt 1 view -0
 1423              		.cfi_startproc
 1424              		@ args = 0, pretend = 0, frame = 0
 1425              		@ frame_needed = 0, uses_anonymous_args = 0
 1426              		.loc 1 483 1 is_stmt 0 view .LVU441
 1427 0000 08B5     		push	{r3, lr}
 1428              	.LCFI32:
 1429              		.cfi_def_cfa_offset 8
 1430              		.cfi_offset 3, -8
 1431              		.cfi_offset 14, -4
 484:Core/Src/tim.c **** 
 485:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM2)
 1432              		.loc 1 485 3 is_stmt 1 view .LVU442
 1433              		.loc 1 485 23 is_stmt 0 view .LVU443
 1434 0002 0368     		ldr	r3, [r0]
 1435              		.loc 1 485 5 view .LVU444
 1436 0004 B3F1804F 		cmp	r3, #1073741824
 1437 0008 09D0     		beq	.L94
 486:Core/Src/tim.c ****   {
 487:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 488:Core/Src/tim.c **** 
 489:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 490:Core/Src/tim.c ****     /* Peripheral clock disable */
 491:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 492:Core/Src/tim.c **** 
 493:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 494:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 495:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 496:Core/Src/tim.c ****     */
 497:Core/Src/tim.c ****     HAL_GPIO_DeInit(Encoder1_A_GPIO_Port, Encoder1_A_Pin);
 498:Core/Src/tim.c **** 
 499:Core/Src/tim.c ****     HAL_GPIO_DeInit(Encoder1_B_GPIO_Port, Encoder1_B_Pin);
 500:Core/Src/tim.c **** 
 501:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 502:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 503:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 504:Core/Src/tim.c **** 
 505:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 506:Core/Src/tim.c ****   }
 507:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM3)
 1438              		.loc 1 507 8 is_stmt 1 view .LVU445
 1439              		.loc 1 507 10 is_stmt 0 view .LVU446
 1440 000a 234A     		ldr	r2, .L98
 1441 000c 9342     		cmp	r3, r2
 1442 000e 18D0     		beq	.L95
 508:Core/Src/tim.c ****   {
 509:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 510:Core/Src/tim.c **** 
 511:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 512:Core/Src/tim.c ****     /* Peripheral clock disable */
 513:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 514:Core/Src/tim.c **** 
 515:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 516:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 517:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 518:Core/Src/tim.c ****     */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 39


 519:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, Encoder2_A_Pin|Encoder2_B_Pin);
 520:Core/Src/tim.c **** 
 521:Core/Src/tim.c ****     /* TIM3 interrupt Deinit */
 522:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 523:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 524:Core/Src/tim.c **** 
 525:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 526:Core/Src/tim.c ****   }
 527:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1443              		.loc 1 527 8 is_stmt 1 view .LVU447
 1444              		.loc 1 527 10 is_stmt 0 view .LVU448
 1445 0010 224A     		ldr	r2, .L98+4
 1446 0012 9342     		cmp	r3, r2
 1447 0014 23D0     		beq	.L96
 528:Core/Src/tim.c ****   {
 529:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 530:Core/Src/tim.c **** 
 531:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 532:Core/Src/tim.c ****     /* Peripheral clock disable */
 533:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 534:Core/Src/tim.c **** 
 535:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 536:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 537:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 538:Core/Src/tim.c ****     */
 539:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, Encoder3_A_Pin|Encoder3_B_Pin);
 540:Core/Src/tim.c **** 
 541:Core/Src/tim.c ****     /* TIM4 interrupt Deinit */
 542:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM4_IRQn);
 543:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 544:Core/Src/tim.c **** 
 545:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 546:Core/Src/tim.c ****   }
 547:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM5)
 1448              		.loc 1 547 8 is_stmt 1 view .LVU449
 1449              		.loc 1 547 10 is_stmt 0 view .LVU450
 1450 0016 224A     		ldr	r2, .L98+8
 1451 0018 9342     		cmp	r3, r2
 1452 001a 2ED0     		beq	.L97
 1453              	.LVL91:
 1454              	.L88:
 548:Core/Src/tim.c ****   {
 549:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 550:Core/Src/tim.c **** 
 551:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 552:Core/Src/tim.c ****     /* Peripheral clock disable */
 553:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 554:Core/Src/tim.c **** 
 555:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 556:Core/Src/tim.c ****     PA0-WKUP     ------> TIM5_CH1
 557:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 558:Core/Src/tim.c ****     */
 559:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, Encoder4_A_Pin|Encoder4_B_Pin);
 560:Core/Src/tim.c **** 
 561:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 562:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 563:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 40


 564:Core/Src/tim.c **** 
 565:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 566:Core/Src/tim.c ****   }
 567:Core/Src/tim.c **** }
 1455              		.loc 1 567 1 view .LVU451
 1456 001c 08BD     		pop	{r3, pc}
 1457              	.LVL92:
 1458              	.L94:
 491:Core/Src/tim.c **** 
 1459              		.loc 1 491 5 is_stmt 1 view .LVU452
 1460 001e 214A     		ldr	r2, .L98+12
 1461 0020 D369     		ldr	r3, [r2, #28]
 1462 0022 23F00103 		bic	r3, r3, #1
 1463 0026 D361     		str	r3, [r2, #28]
 497:Core/Src/tim.c **** 
 1464              		.loc 1 497 5 view .LVU453
 1465 0028 4FF40041 		mov	r1, #32768
 1466 002c 1E48     		ldr	r0, .L98+16
 1467              	.LVL93:
 497:Core/Src/tim.c **** 
 1468              		.loc 1 497 5 is_stmt 0 view .LVU454
 1469 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1470              	.LVL94:
 499:Core/Src/tim.c **** 
 1471              		.loc 1 499 5 is_stmt 1 view .LVU455
 1472 0032 0821     		movs	r1, #8
 1473 0034 1D48     		ldr	r0, .L98+20
 1474 0036 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1475              	.LVL95:
 502:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1476              		.loc 1 502 5 view .LVU456
 1477 003a 1C20     		movs	r0, #28
 1478 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1479              	.LVL96:
 1480 0040 ECE7     		b	.L88
 1481              	.LVL97:
 1482              	.L95:
 513:Core/Src/tim.c **** 
 1483              		.loc 1 513 5 view .LVU457
 1484 0042 02F50332 		add	r2, r2, #134144
 1485 0046 D369     		ldr	r3, [r2, #28]
 1486 0048 23F00203 		bic	r3, r3, #2
 1487 004c D361     		str	r3, [r2, #28]
 519:Core/Src/tim.c **** 
 1488              		.loc 1 519 5 view .LVU458
 1489 004e C021     		movs	r1, #192
 1490 0050 1548     		ldr	r0, .L98+16
 1491              	.LVL98:
 519:Core/Src/tim.c **** 
 1492              		.loc 1 519 5 is_stmt 0 view .LVU459
 1493 0052 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1494              	.LVL99:
 522:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1495              		.loc 1 522 5 is_stmt 1 view .LVU460
 1496 0056 1D20     		movs	r0, #29
 1497 0058 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1498              	.LVL100:
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 41


 1499 005c DEE7     		b	.L88
 1500              	.LVL101:
 1501              	.L96:
 533:Core/Src/tim.c **** 
 1502              		.loc 1 533 5 view .LVU461
 1503 005e 02F50232 		add	r2, r2, #133120
 1504 0062 D369     		ldr	r3, [r2, #28]
 1505 0064 23F00403 		bic	r3, r3, #4
 1506 0068 D361     		str	r3, [r2, #28]
 539:Core/Src/tim.c **** 
 1507              		.loc 1 539 5 view .LVU462
 1508 006a C021     		movs	r1, #192
 1509 006c 0F48     		ldr	r0, .L98+20
 1510              	.LVL102:
 539:Core/Src/tim.c **** 
 1511              		.loc 1 539 5 is_stmt 0 view .LVU463
 1512 006e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1513              	.LVL103:
 542:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1514              		.loc 1 542 5 is_stmt 1 view .LVU464
 1515 0072 1E20     		movs	r0, #30
 1516 0074 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1517              	.LVL104:
 1518 0078 D0E7     		b	.L88
 1519              	.LVL105:
 1520              	.L97:
 553:Core/Src/tim.c **** 
 1521              		.loc 1 553 5 view .LVU465
 1522 007a 02F50132 		add	r2, r2, #132096
 1523 007e D369     		ldr	r3, [r2, #28]
 1524 0080 23F00803 		bic	r3, r3, #8
 1525 0084 D361     		str	r3, [r2, #28]
 559:Core/Src/tim.c **** 
 1526              		.loc 1 559 5 view .LVU466
 1527 0086 0321     		movs	r1, #3
 1528 0088 0748     		ldr	r0, .L98+16
 1529              	.LVL106:
 559:Core/Src/tim.c **** 
 1530              		.loc 1 559 5 is_stmt 0 view .LVU467
 1531 008a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1532              	.LVL107:
 562:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1533              		.loc 1 562 5 is_stmt 1 view .LVU468
 1534 008e 3220     		movs	r0, #50
 1535 0090 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1536              	.LVL108:
 1537              		.loc 1 567 1 is_stmt 0 view .LVU469
 1538 0094 C2E7     		b	.L88
 1539              	.L99:
 1540 0096 00BF     		.align	2
 1541              	.L98:
 1542 0098 00040040 		.word	1073742848
 1543 009c 00080040 		.word	1073743872
 1544 00a0 000C0040 		.word	1073744896
 1545 00a4 00100240 		.word	1073876992
 1546 00a8 00080140 		.word	1073809408
 1547 00ac 000C0140 		.word	1073810432
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 42


 1548              		.cfi_endproc
 1549              	.LFE74:
 1551              		.global	htim5
 1552              		.global	htim4
 1553              		.global	htim3
 1554              		.global	htim2
 1555              		.global	htim1
 1556              		.section	.bss.htim1,"aw",%nobits
 1557              		.align	2
 1558              		.set	.LANCHOR4,. + 0
 1561              	htim1:
 1562 0000 00000000 		.space	72
 1562      00000000 
 1562      00000000 
 1562      00000000 
 1562      00000000 
 1563              		.section	.bss.htim2,"aw",%nobits
 1564              		.align	2
 1565              		.set	.LANCHOR0,. + 0
 1568              	htim2:
 1569 0000 00000000 		.space	72
 1569      00000000 
 1569      00000000 
 1569      00000000 
 1569      00000000 
 1570              		.section	.bss.htim3,"aw",%nobits
 1571              		.align	2
 1572              		.set	.LANCHOR1,. + 0
 1575              	htim3:
 1576 0000 00000000 		.space	72
 1576      00000000 
 1576      00000000 
 1576      00000000 
 1576      00000000 
 1577              		.section	.bss.htim4,"aw",%nobits
 1578              		.align	2
 1579              		.set	.LANCHOR2,. + 0
 1582              	htim4:
 1583 0000 00000000 		.space	72
 1583      00000000 
 1583      00000000 
 1583      00000000 
 1583      00000000 
 1584              		.section	.bss.htim5,"aw",%nobits
 1585              		.align	2
 1586              		.set	.LANCHOR3,. + 0
 1589              	htim5:
 1590 0000 00000000 		.space	72
 1590      00000000 
 1590      00000000 
 1590      00000000 
 1590      00000000 
 1591              		.text
 1592              	.Letext0:
 1593              		.file 2 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 1594              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.07\\arm-none-eabi\\include\\
 1595              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 43


 1596              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1597              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1598              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1599              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1600              		.file 9 "Core/Inc/tim.h"
 1601              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 1602              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1603              		.file 12 "Core/Inc/main.h"
 1604              		.file 13 "<built-in>"
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 44


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:16     .text.MX_TIM2_Init:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:24     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:135    .text.MX_TIM2_Init:00000060 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:140    .text.MX_TIM3_Init:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:147    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:257    .text.MX_TIM3_Init:0000005c $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:263    .text.MX_TIM4_Init:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:270    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:380    .text.MX_TIM4_Init:0000005c $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:386    .text.MX_TIM5_Init:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:393    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:503    .text.MX_TIM5_Init:0000005c $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:509    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:516    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:607    .text.HAL_TIM_Base_MspInit:0000006c $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:612    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:619    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:957    .text.HAL_TIM_Encoder_MspInit:00000178 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:968    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:975    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1056   .text.HAL_TIM_MspPostInit:00000048 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1062   .text.MX_TIM1_Init:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1069   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1339   .text.MX_TIM1_Init:00000118 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1345   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1352   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1406   .text.HAL_TIM_Base_MspDeInit:00000030 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1412   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1419   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1542   .text.HAL_TIM_Encoder_MspDeInit:00000098 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1589   .bss.htim5:00000000 htim5
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1582   .bss.htim4:00000000 htim4
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1575   .bss.htim3:00000000 htim3
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1568   .bss.htim2:00000000 htim2
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1561   .bss.htim1:00000000 htim1
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1557   .bss.htim1:00000000 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1564   .bss.htim2:00000000 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1571   .bss.htim3:00000000 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1578   .bss.htim4:00000000 $d
C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s:1585   .bss.htim5:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
ARM GAS  C:\Users\86138\AppData\Local\Temp\ccWEuUDA.s 			page 45


HAL_GPIO_DeInit
