OpenROAD 1 4d4d7205fd0292dbf3fae55fad9109b3f0bd5786
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openLANE_flow/cmp/runs/run_three/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 440 library cells
[INFO ODB-0226] Finished LEF file:  /openLANE_flow/cmp/runs/run_three/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openLANE_flow/cmp/runs/run_three/results/placement/cmp.placement.def
[INFO ODB-0128] Design: cmp
[INFO ODB-0130]     Created 12 pins.
[INFO ODB-0131]     Created 32 components and 168 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 120 connections.
[INFO ODB-0133]     Created 25 nets and 48 connections.
[INFO ODB-0134] Finished DEF file: /openLANE_flow/cmp/runs/run_three/results/placement/cmp.placement.def
[INFO]: Setting output delay to: 20.0
[INFO]: Setting input delay to: 20.0
[INFO]: Setting load to: 0.01765
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0038] Number of created patterns = 150000.
[INFO CTS-0038] Number of created patterns = 200000.
[INFO CTS-0038] Number of created patterns = 250000.
[INFO CTS-0038] Number of created patterns = 300000.
[INFO CTS-0039] Number of created patterns = 313632.
[INFO CTS-0084] Compiling LUT
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           39          1           318         
[WARNING CTS-0043] 6336 wires are pure wire and no slew degration.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Num wire segments: 313632
[INFO CTS-0047]     Num keys in characterization LUT: 2039
[INFO CTS-0048]     Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
[INFO CTS-0001]  Running TritonCTS with user-specified clock roots: clk
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
[INFO CTS-0095]  Net "clk" found
[INFO CTS-0009]  Initializing clock net for : "clk"
[WARNING CTS-0041] Net "clk" has 1 sinks. Skipping...
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008]  TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design. Skipping CTS...
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 3048um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement         11.0 u
average displacement        0.3 u
max displacement            4.1 u
original HPWL             296.8 u
legalized HPWL            303.2 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 8 instances
[INFO DPL-0021] HPWL before             303.2 u
[INFO DPL-0022] HPWL after              295.6 u
[INFO DPL-0023] HPWL delta               -2.5 %
No paths found.
Startpoint: clk (clock source 'clk')
Endpoint: out (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.26    0.26   clock network delay
                                  0.26 ^ out (out)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                        -20.00  -20.00   output external delay
                                -20.00   data required time
-----------------------------------------------------------------------------
                                -20.00   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                 20.26   slack (MET)


Startpoint: clk (clock source 'clk')
Endpoint: out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock clk (fall edge)
                          0.55   50.55   clock network delay
                                 50.55 v out (out)
                                 50.55   data arrival time

                  0.00  100.00  100.00   clock clk (rise edge)
                          0.00  100.00   clock network delay (ideal)
                          0.00  100.00   clock reconvergence pessimism
                        -20.00   80.00   output external delay
                                 80.00   data required time
-----------------------------------------------------------------------------
                                 80.00   data required time
                                -50.55   data arrival time
-----------------------------------------------------------------------------
                                 29.45   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock clk
No launch/capture paths found.

