
Alchemiac-fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f690  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001690  0800f7d0  0800f7d0  000107d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010e60  08010e60  00011e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08010e68  08010e68  00011e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08010e6c  08010e6c  00011e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000080  20000008  08010e70  00012008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 0000001d  20000088  08010ef0  00012088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  200000a8  08010f0d  000120a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002314  200000bc  08010f1e  000120bc  2**2
                  ALLOC
 10 ._user_heap_stack 00001400  200023d0  08010f1e  000123d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012d8b  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00013000  2**2
                  ALLOC
 13 MB_MEM1       000001bb  20030028  20030028  00013000  2**2
                  ALLOC
 14 .MB_MEM2      00000ba7  200301e4  08010f1e  000121e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 15 .debug_info   0003873c  00000000  00000000  00012dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00007382  00000000  00000000  0004b4f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000033c0  00000000  00000000  00052880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 0000281e  00000000  00000000  00055c40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002f4e5  00000000  00000000  0005845e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   0003d01d  00000000  00000000  00087943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    00109722  00000000  00000000  000c4960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  001ce082  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000e644  00000000  00000000  001ce0c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 0000005a  00000000  00000000  001dc70c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000bc 	.word	0x200000bc
 800015c:	00000000 	.word	0x00000000
 8000160:	0800f7b8 	.word	0x0800f7b8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000c0 	.word	0x200000c0
 800017c:	0800f7b8 	.word	0x0800f7b8

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_dmul>:
 8000230:	b570      	push	{r4, r5, r6, lr}
 8000232:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000236:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800023a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800023e:	bf1d      	ittte	ne
 8000240:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000244:	ea94 0f0c 	teqne	r4, ip
 8000248:	ea95 0f0c 	teqne	r5, ip
 800024c:	f000 f8de 	bleq	800040c <__aeabi_dmul+0x1dc>
 8000250:	442c      	add	r4, r5
 8000252:	ea81 0603 	eor.w	r6, r1, r3
 8000256:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800025a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800025e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000262:	bf18      	it	ne
 8000264:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000268:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800026c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000270:	d038      	beq.n	80002e4 <__aeabi_dmul+0xb4>
 8000272:	fba0 ce02 	umull	ip, lr, r0, r2
 8000276:	f04f 0500 	mov.w	r5, #0
 800027a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800027e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000282:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000286:	f04f 0600 	mov.w	r6, #0
 800028a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800028e:	f09c 0f00 	teq	ip, #0
 8000292:	bf18      	it	ne
 8000294:	f04e 0e01 	orrne.w	lr, lr, #1
 8000298:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800029c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002a0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002a4:	d204      	bcs.n	80002b0 <__aeabi_dmul+0x80>
 80002a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002aa:	416d      	adcs	r5, r5
 80002ac:	eb46 0606 	adc.w	r6, r6, r6
 80002b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002c4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002c8:	bf88      	it	hi
 80002ca:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002ce:	d81e      	bhi.n	800030e <__aeabi_dmul+0xde>
 80002d0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002d4:	bf08      	it	eq
 80002d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002da:	f150 0000 	adcs.w	r0, r0, #0
 80002de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002e2:	bd70      	pop	{r4, r5, r6, pc}
 80002e4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002e8:	ea46 0101 	orr.w	r1, r6, r1
 80002ec:	ea40 0002 	orr.w	r0, r0, r2
 80002f0:	ea81 0103 	eor.w	r1, r1, r3
 80002f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002f8:	bfc2      	ittt	gt
 80002fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000302:	bd70      	popgt	{r4, r5, r6, pc}
 8000304:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000308:	f04f 0e00 	mov.w	lr, #0
 800030c:	3c01      	subs	r4, #1
 800030e:	f300 80ab 	bgt.w	8000468 <__aeabi_dmul+0x238>
 8000312:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000316:	bfde      	ittt	le
 8000318:	2000      	movle	r0, #0
 800031a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800031e:	bd70      	pople	{r4, r5, r6, pc}
 8000320:	f1c4 0400 	rsb	r4, r4, #0
 8000324:	3c20      	subs	r4, #32
 8000326:	da35      	bge.n	8000394 <__aeabi_dmul+0x164>
 8000328:	340c      	adds	r4, #12
 800032a:	dc1b      	bgt.n	8000364 <__aeabi_dmul+0x134>
 800032c:	f104 0414 	add.w	r4, r4, #20
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f305 	lsl.w	r3, r0, r5
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea40 0002 	orr.w	r0, r0, r2
 8000344:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000348:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800034c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000350:	fa21 f604 	lsr.w	r6, r1, r4
 8000354:	eb42 0106 	adc.w	r1, r2, r6
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f1c4 040c 	rsb	r4, r4, #12
 8000368:	f1c4 0520 	rsb	r5, r4, #32
 800036c:	fa00 f304 	lsl.w	r3, r0, r4
 8000370:	fa20 f005 	lsr.w	r0, r0, r5
 8000374:	fa01 f204 	lsl.w	r2, r1, r4
 8000378:	ea40 0002 	orr.w	r0, r0, r2
 800037c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000380:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000384:	f141 0100 	adc.w	r1, r1, #0
 8000388:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800038c:	bf08      	it	eq
 800038e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000392:	bd70      	pop	{r4, r5, r6, pc}
 8000394:	f1c4 0520 	rsb	r5, r4, #32
 8000398:	fa00 f205 	lsl.w	r2, r0, r5
 800039c:	ea4e 0e02 	orr.w	lr, lr, r2
 80003a0:	fa20 f304 	lsr.w	r3, r0, r4
 80003a4:	fa01 f205 	lsl.w	r2, r1, r5
 80003a8:	ea43 0302 	orr.w	r3, r3, r2
 80003ac:	fa21 f004 	lsr.w	r0, r1, r4
 80003b0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	fa21 f204 	lsr.w	r2, r1, r4
 80003b8:	ea20 0002 	bic.w	r0, r0, r2
 80003bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003c4:	bf08      	it	eq
 80003c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003ca:	bd70      	pop	{r4, r5, r6, pc}
 80003cc:	f094 0f00 	teq	r4, #0
 80003d0:	d10f      	bne.n	80003f2 <__aeabi_dmul+0x1c2>
 80003d2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003d6:	0040      	lsls	r0, r0, #1
 80003d8:	eb41 0101 	adc.w	r1, r1, r1
 80003dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003e0:	bf08      	it	eq
 80003e2:	3c01      	subeq	r4, #1
 80003e4:	d0f7      	beq.n	80003d6 <__aeabi_dmul+0x1a6>
 80003e6:	ea41 0106 	orr.w	r1, r1, r6
 80003ea:	f095 0f00 	teq	r5, #0
 80003ee:	bf18      	it	ne
 80003f0:	4770      	bxne	lr
 80003f2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003f6:	0052      	lsls	r2, r2, #1
 80003f8:	eb43 0303 	adc.w	r3, r3, r3
 80003fc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000400:	bf08      	it	eq
 8000402:	3d01      	subeq	r5, #1
 8000404:	d0f7      	beq.n	80003f6 <__aeabi_dmul+0x1c6>
 8000406:	ea43 0306 	orr.w	r3, r3, r6
 800040a:	4770      	bx	lr
 800040c:	ea94 0f0c 	teq	r4, ip
 8000410:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000414:	bf18      	it	ne
 8000416:	ea95 0f0c 	teqne	r5, ip
 800041a:	d00c      	beq.n	8000436 <__aeabi_dmul+0x206>
 800041c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000420:	bf18      	it	ne
 8000422:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000426:	d1d1      	bne.n	80003cc <__aeabi_dmul+0x19c>
 8000428:	ea81 0103 	eor.w	r1, r1, r3
 800042c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000430:	f04f 0000 	mov.w	r0, #0
 8000434:	bd70      	pop	{r4, r5, r6, pc}
 8000436:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800043a:	bf06      	itte	eq
 800043c:	4610      	moveq	r0, r2
 800043e:	4619      	moveq	r1, r3
 8000440:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000444:	d019      	beq.n	800047a <__aeabi_dmul+0x24a>
 8000446:	ea94 0f0c 	teq	r4, ip
 800044a:	d102      	bne.n	8000452 <__aeabi_dmul+0x222>
 800044c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000450:	d113      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000452:	ea95 0f0c 	teq	r5, ip
 8000456:	d105      	bne.n	8000464 <__aeabi_dmul+0x234>
 8000458:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800045c:	bf1c      	itt	ne
 800045e:	4610      	movne	r0, r2
 8000460:	4619      	movne	r1, r3
 8000462:	d10a      	bne.n	800047a <__aeabi_dmul+0x24a>
 8000464:	ea81 0103 	eor.w	r1, r1, r3
 8000468:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd70      	pop	{r4, r5, r6, pc}
 800047a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800047e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000482:	bd70      	pop	{r4, r5, r6, pc}

08000484 <__aeabi_drsub>:
 8000484:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000488:	e002      	b.n	8000490 <__adddf3>
 800048a:	bf00      	nop

0800048c <__aeabi_dsub>:
 800048c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000490 <__adddf3>:
 8000490:	b530      	push	{r4, r5, lr}
 8000492:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000496:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	bf1f      	itttt	ne
 80004a6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004aa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b6:	f000 80e2 	beq.w	800067e <__adddf3+0x1ee>
 80004ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004c2:	bfb8      	it	lt
 80004c4:	426d      	neglt	r5, r5
 80004c6:	dd0c      	ble.n	80004e2 <__adddf3+0x52>
 80004c8:	442c      	add	r4, r5
 80004ca:	ea80 0202 	eor.w	r2, r0, r2
 80004ce:	ea81 0303 	eor.w	r3, r1, r3
 80004d2:	ea82 0000 	eor.w	r0, r2, r0
 80004d6:	ea83 0101 	eor.w	r1, r3, r1
 80004da:	ea80 0202 	eor.w	r2, r0, r2
 80004de:	ea81 0303 	eor.w	r3, r1, r3
 80004e2:	2d36      	cmp	r5, #54	@ 0x36
 80004e4:	bf88      	it	hi
 80004e6:	bd30      	pophi	{r4, r5, pc}
 80004e8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004f0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004f8:	d002      	beq.n	8000500 <__adddf3+0x70>
 80004fa:	4240      	negs	r0, r0
 80004fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000500:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000504:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000508:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800050c:	d002      	beq.n	8000514 <__adddf3+0x84>
 800050e:	4252      	negs	r2, r2
 8000510:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000514:	ea94 0f05 	teq	r4, r5
 8000518:	f000 80a7 	beq.w	800066a <__adddf3+0x1da>
 800051c:	f1a4 0401 	sub.w	r4, r4, #1
 8000520:	f1d5 0e20 	rsbs	lr, r5, #32
 8000524:	db0d      	blt.n	8000542 <__adddf3+0xb2>
 8000526:	fa02 fc0e 	lsl.w	ip, r2, lr
 800052a:	fa22 f205 	lsr.w	r2, r2, r5
 800052e:	1880      	adds	r0, r0, r2
 8000530:	f141 0100 	adc.w	r1, r1, #0
 8000534:	fa03 f20e 	lsl.w	r2, r3, lr
 8000538:	1880      	adds	r0, r0, r2
 800053a:	fa43 f305 	asr.w	r3, r3, r5
 800053e:	4159      	adcs	r1, r3
 8000540:	e00e      	b.n	8000560 <__adddf3+0xd0>
 8000542:	f1a5 0520 	sub.w	r5, r5, #32
 8000546:	f10e 0e20 	add.w	lr, lr, #32
 800054a:	2a01      	cmp	r2, #1
 800054c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000550:	bf28      	it	cs
 8000552:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000556:	fa43 f305 	asr.w	r3, r3, r5
 800055a:	18c0      	adds	r0, r0, r3
 800055c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000560:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000564:	d507      	bpl.n	8000576 <__adddf3+0xe6>
 8000566:	f04f 0e00 	mov.w	lr, #0
 800056a:	f1dc 0c00 	rsbs	ip, ip, #0
 800056e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000572:	eb6e 0101 	sbc.w	r1, lr, r1
 8000576:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800057a:	d31b      	bcc.n	80005b4 <__adddf3+0x124>
 800057c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000580:	d30c      	bcc.n	800059c <__adddf3+0x10c>
 8000582:	0849      	lsrs	r1, r1, #1
 8000584:	ea5f 0030 	movs.w	r0, r0, rrx
 8000588:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800058c:	f104 0401 	add.w	r4, r4, #1
 8000590:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000594:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000598:	f080 809a 	bcs.w	80006d0 <__adddf3+0x240>
 800059c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005a0:	bf08      	it	eq
 80005a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005a6:	f150 0000 	adcs.w	r0, r0, #0
 80005aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ae:	ea41 0105 	orr.w	r1, r1, r5
 80005b2:	bd30      	pop	{r4, r5, pc}
 80005b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005b8:	4140      	adcs	r0, r0
 80005ba:	eb41 0101 	adc.w	r1, r1, r1
 80005be:	3c01      	subs	r4, #1
 80005c0:	bf28      	it	cs
 80005c2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005c6:	d2e9      	bcs.n	800059c <__adddf3+0x10c>
 80005c8:	f091 0f00 	teq	r1, #0
 80005cc:	bf04      	itt	eq
 80005ce:	4601      	moveq	r1, r0
 80005d0:	2000      	moveq	r0, #0
 80005d2:	fab1 f381 	clz	r3, r1
 80005d6:	bf08      	it	eq
 80005d8:	3320      	addeq	r3, #32
 80005da:	f1a3 030b 	sub.w	r3, r3, #11
 80005de:	f1b3 0220 	subs.w	r2, r3, #32
 80005e2:	da0c      	bge.n	80005fe <__adddf3+0x16e>
 80005e4:	320c      	adds	r2, #12
 80005e6:	dd08      	ble.n	80005fa <__adddf3+0x16a>
 80005e8:	f102 0c14 	add.w	ip, r2, #20
 80005ec:	f1c2 020c 	rsb	r2, r2, #12
 80005f0:	fa01 f00c 	lsl.w	r0, r1, ip
 80005f4:	fa21 f102 	lsr.w	r1, r1, r2
 80005f8:	e00c      	b.n	8000614 <__adddf3+0x184>
 80005fa:	f102 0214 	add.w	r2, r2, #20
 80005fe:	bfd8      	it	le
 8000600:	f1c2 0c20 	rsble	ip, r2, #32
 8000604:	fa01 f102 	lsl.w	r1, r1, r2
 8000608:	fa20 fc0c 	lsr.w	ip, r0, ip
 800060c:	bfdc      	itt	le
 800060e:	ea41 010c 	orrle.w	r1, r1, ip
 8000612:	4090      	lslle	r0, r2
 8000614:	1ae4      	subs	r4, r4, r3
 8000616:	bfa2      	ittt	ge
 8000618:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800061c:	4329      	orrge	r1, r5
 800061e:	bd30      	popge	{r4, r5, pc}
 8000620:	ea6f 0404 	mvn.w	r4, r4
 8000624:	3c1f      	subs	r4, #31
 8000626:	da1c      	bge.n	8000662 <__adddf3+0x1d2>
 8000628:	340c      	adds	r4, #12
 800062a:	dc0e      	bgt.n	800064a <__adddf3+0x1ba>
 800062c:	f104 0414 	add.w	r4, r4, #20
 8000630:	f1c4 0220 	rsb	r2, r4, #32
 8000634:	fa20 f004 	lsr.w	r0, r0, r4
 8000638:	fa01 f302 	lsl.w	r3, r1, r2
 800063c:	ea40 0003 	orr.w	r0, r0, r3
 8000640:	fa21 f304 	lsr.w	r3, r1, r4
 8000644:	ea45 0103 	orr.w	r1, r5, r3
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	f1c4 040c 	rsb	r4, r4, #12
 800064e:	f1c4 0220 	rsb	r2, r4, #32
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 f304 	lsl.w	r3, r1, r4
 800065a:	ea40 0003 	orr.w	r0, r0, r3
 800065e:	4629      	mov	r1, r5
 8000660:	bd30      	pop	{r4, r5, pc}
 8000662:	fa21 f004 	lsr.w	r0, r1, r4
 8000666:	4629      	mov	r1, r5
 8000668:	bd30      	pop	{r4, r5, pc}
 800066a:	f094 0f00 	teq	r4, #0
 800066e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000672:	bf06      	itte	eq
 8000674:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000678:	3401      	addeq	r4, #1
 800067a:	3d01      	subne	r5, #1
 800067c:	e74e      	b.n	800051c <__adddf3+0x8c>
 800067e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000682:	bf18      	it	ne
 8000684:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000688:	d029      	beq.n	80006de <__adddf3+0x24e>
 800068a:	ea94 0f05 	teq	r4, r5
 800068e:	bf08      	it	eq
 8000690:	ea90 0f02 	teqeq	r0, r2
 8000694:	d005      	beq.n	80006a2 <__adddf3+0x212>
 8000696:	ea54 0c00 	orrs.w	ip, r4, r0
 800069a:	bf04      	itt	eq
 800069c:	4619      	moveq	r1, r3
 800069e:	4610      	moveq	r0, r2
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	ea91 0f03 	teq	r1, r3
 80006a6:	bf1e      	ittt	ne
 80006a8:	2100      	movne	r1, #0
 80006aa:	2000      	movne	r0, #0
 80006ac:	bd30      	popne	{r4, r5, pc}
 80006ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006b2:	d105      	bne.n	80006c0 <__adddf3+0x230>
 80006b4:	0040      	lsls	r0, r0, #1
 80006b6:	4149      	adcs	r1, r1
 80006b8:	bf28      	it	cs
 80006ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006be:	bd30      	pop	{r4, r5, pc}
 80006c0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006c4:	bf3c      	itt	cc
 80006c6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006ca:	bd30      	popcc	{r4, r5, pc}
 80006cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006d0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006d4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd30      	pop	{r4, r5, pc}
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf1a      	itte	ne
 80006e4:	4619      	movne	r1, r3
 80006e6:	4610      	movne	r0, r2
 80006e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006ec:	bf1c      	itt	ne
 80006ee:	460b      	movne	r3, r1
 80006f0:	4602      	movne	r2, r0
 80006f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006f6:	bf06      	itte	eq
 80006f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006fc:	ea91 0f03 	teqeq	r1, r3
 8000700:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000704:	bd30      	pop	{r4, r5, pc}
 8000706:	bf00      	nop

08000708 <__aeabi_ui2d>:
 8000708:	f090 0f00 	teq	r0, #0
 800070c:	bf04      	itt	eq
 800070e:	2100      	moveq	r1, #0
 8000710:	4770      	bxeq	lr
 8000712:	b530      	push	{r4, r5, lr}
 8000714:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000718:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800071c:	f04f 0500 	mov.w	r5, #0
 8000720:	f04f 0100 	mov.w	r1, #0
 8000724:	e750      	b.n	80005c8 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_i2d>:
 8000728:	f090 0f00 	teq	r0, #0
 800072c:	bf04      	itt	eq
 800072e:	2100      	moveq	r1, #0
 8000730:	4770      	bxeq	lr
 8000732:	b530      	push	{r4, r5, lr}
 8000734:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000738:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800073c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000740:	bf48      	it	mi
 8000742:	4240      	negmi	r0, r0
 8000744:	f04f 0100 	mov.w	r1, #0
 8000748:	e73e      	b.n	80005c8 <__adddf3+0x138>
 800074a:	bf00      	nop

0800074c <__aeabi_f2d>:
 800074c:	0042      	lsls	r2, r0, #1
 800074e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000752:	ea4f 0131 	mov.w	r1, r1, rrx
 8000756:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800075a:	bf1f      	itttt	ne
 800075c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000760:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000764:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000768:	4770      	bxne	lr
 800076a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800076e:	bf08      	it	eq
 8000770:	4770      	bxeq	lr
 8000772:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000776:	bf04      	itt	eq
 8000778:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800077c:	4770      	bxeq	lr
 800077e:	b530      	push	{r4, r5, lr}
 8000780:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000784:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	e71c      	b.n	80005c8 <__adddf3+0x138>
 800078e:	bf00      	nop

08000790 <__aeabi_ul2d>:
 8000790:	ea50 0201 	orrs.w	r2, r0, r1
 8000794:	bf08      	it	eq
 8000796:	4770      	bxeq	lr
 8000798:	b530      	push	{r4, r5, lr}
 800079a:	f04f 0500 	mov.w	r5, #0
 800079e:	e00a      	b.n	80007b6 <__aeabi_l2d+0x16>

080007a0 <__aeabi_l2d>:
 80007a0:	ea50 0201 	orrs.w	r2, r0, r1
 80007a4:	bf08      	it	eq
 80007a6:	4770      	bxeq	lr
 80007a8:	b530      	push	{r4, r5, lr}
 80007aa:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ae:	d502      	bpl.n	80007b6 <__aeabi_l2d+0x16>
 80007b0:	4240      	negs	r0, r0
 80007b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007b6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007ba:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007be:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007c2:	f43f aed8 	beq.w	8000576 <__adddf3+0xe6>
 80007c6:	f04f 0203 	mov.w	r2, #3
 80007ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007ce:	bf18      	it	ne
 80007d0:	3203      	addne	r2, #3
 80007d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007d6:	bf18      	it	ne
 80007d8:	3203      	addne	r2, #3
 80007da:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007de:	f1c2 0320 	rsb	r3, r2, #32
 80007e2:	fa00 fc03 	lsl.w	ip, r0, r3
 80007e6:	fa20 f002 	lsr.w	r0, r0, r2
 80007ea:	fa01 fe03 	lsl.w	lr, r1, r3
 80007ee:	ea40 000e 	orr.w	r0, r0, lr
 80007f2:	fa21 f102 	lsr.w	r1, r1, r2
 80007f6:	4414      	add	r4, r2
 80007f8:	e6bd      	b.n	8000576 <__adddf3+0xe6>
 80007fa:	bf00      	nop

080007fc <__aeabi_uldivmod>:
 80007fc:	b953      	cbnz	r3, 8000814 <__aeabi_uldivmod+0x18>
 80007fe:	b94a      	cbnz	r2, 8000814 <__aeabi_uldivmod+0x18>
 8000800:	2900      	cmp	r1, #0
 8000802:	bf08      	it	eq
 8000804:	2800      	cmpeq	r0, #0
 8000806:	bf1c      	itt	ne
 8000808:	f04f 31ff 	movne.w	r1, #4294967295
 800080c:	f04f 30ff 	movne.w	r0, #4294967295
 8000810:	f000 b96a 	b.w	8000ae8 <__aeabi_idiv0>
 8000814:	f1ad 0c08 	sub.w	ip, sp, #8
 8000818:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800081c:	f000 f806 	bl	800082c <__udivmoddi4>
 8000820:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000828:	b004      	add	sp, #16
 800082a:	4770      	bx	lr

0800082c <__udivmoddi4>:
 800082c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000830:	9d08      	ldr	r5, [sp, #32]
 8000832:	460c      	mov	r4, r1
 8000834:	2b00      	cmp	r3, #0
 8000836:	d14e      	bne.n	80008d6 <__udivmoddi4+0xaa>
 8000838:	4694      	mov	ip, r2
 800083a:	458c      	cmp	ip, r1
 800083c:	4686      	mov	lr, r0
 800083e:	fab2 f282 	clz	r2, r2
 8000842:	d962      	bls.n	800090a <__udivmoddi4+0xde>
 8000844:	b14a      	cbz	r2, 800085a <__udivmoddi4+0x2e>
 8000846:	f1c2 0320 	rsb	r3, r2, #32
 800084a:	4091      	lsls	r1, r2
 800084c:	fa20 f303 	lsr.w	r3, r0, r3
 8000850:	fa0c fc02 	lsl.w	ip, ip, r2
 8000854:	4319      	orrs	r1, r3
 8000856:	fa00 fe02 	lsl.w	lr, r0, r2
 800085a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800085e:	fa1f f68c 	uxth.w	r6, ip
 8000862:	fbb1 f4f7 	udiv	r4, r1, r7
 8000866:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800086a:	fb07 1114 	mls	r1, r7, r4, r1
 800086e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000872:	fb04 f106 	mul.w	r1, r4, r6
 8000876:	4299      	cmp	r1, r3
 8000878:	d90a      	bls.n	8000890 <__udivmoddi4+0x64>
 800087a:	eb1c 0303 	adds.w	r3, ip, r3
 800087e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000882:	f080 8112 	bcs.w	8000aaa <__udivmoddi4+0x27e>
 8000886:	4299      	cmp	r1, r3
 8000888:	f240 810f 	bls.w	8000aaa <__udivmoddi4+0x27e>
 800088c:	3c02      	subs	r4, #2
 800088e:	4463      	add	r3, ip
 8000890:	1a59      	subs	r1, r3, r1
 8000892:	fa1f f38e 	uxth.w	r3, lr
 8000896:	fbb1 f0f7 	udiv	r0, r1, r7
 800089a:	fb07 1110 	mls	r1, r7, r0, r1
 800089e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80008a2:	fb00 f606 	mul.w	r6, r0, r6
 80008a6:	429e      	cmp	r6, r3
 80008a8:	d90a      	bls.n	80008c0 <__udivmoddi4+0x94>
 80008aa:	eb1c 0303 	adds.w	r3, ip, r3
 80008ae:	f100 31ff 	add.w	r1, r0, #4294967295
 80008b2:	f080 80fc 	bcs.w	8000aae <__udivmoddi4+0x282>
 80008b6:	429e      	cmp	r6, r3
 80008b8:	f240 80f9 	bls.w	8000aae <__udivmoddi4+0x282>
 80008bc:	4463      	add	r3, ip
 80008be:	3802      	subs	r0, #2
 80008c0:	1b9b      	subs	r3, r3, r6
 80008c2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80008c6:	2100      	movs	r1, #0
 80008c8:	b11d      	cbz	r5, 80008d2 <__udivmoddi4+0xa6>
 80008ca:	40d3      	lsrs	r3, r2
 80008cc:	2200      	movs	r2, #0
 80008ce:	e9c5 3200 	strd	r3, r2, [r5]
 80008d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008d6:	428b      	cmp	r3, r1
 80008d8:	d905      	bls.n	80008e6 <__udivmoddi4+0xba>
 80008da:	b10d      	cbz	r5, 80008e0 <__udivmoddi4+0xb4>
 80008dc:	e9c5 0100 	strd	r0, r1, [r5]
 80008e0:	2100      	movs	r1, #0
 80008e2:	4608      	mov	r0, r1
 80008e4:	e7f5      	b.n	80008d2 <__udivmoddi4+0xa6>
 80008e6:	fab3 f183 	clz	r1, r3
 80008ea:	2900      	cmp	r1, #0
 80008ec:	d146      	bne.n	800097c <__udivmoddi4+0x150>
 80008ee:	42a3      	cmp	r3, r4
 80008f0:	d302      	bcc.n	80008f8 <__udivmoddi4+0xcc>
 80008f2:	4290      	cmp	r0, r2
 80008f4:	f0c0 80f0 	bcc.w	8000ad8 <__udivmoddi4+0x2ac>
 80008f8:	1a86      	subs	r6, r0, r2
 80008fa:	eb64 0303 	sbc.w	r3, r4, r3
 80008fe:	2001      	movs	r0, #1
 8000900:	2d00      	cmp	r5, #0
 8000902:	d0e6      	beq.n	80008d2 <__udivmoddi4+0xa6>
 8000904:	e9c5 6300 	strd	r6, r3, [r5]
 8000908:	e7e3      	b.n	80008d2 <__udivmoddi4+0xa6>
 800090a:	2a00      	cmp	r2, #0
 800090c:	f040 8090 	bne.w	8000a30 <__udivmoddi4+0x204>
 8000910:	eba1 040c 	sub.w	r4, r1, ip
 8000914:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000918:	fa1f f78c 	uxth.w	r7, ip
 800091c:	2101      	movs	r1, #1
 800091e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000922:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000926:	fb08 4416 	mls	r4, r8, r6, r4
 800092a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800092e:	fb07 f006 	mul.w	r0, r7, r6
 8000932:	4298      	cmp	r0, r3
 8000934:	d908      	bls.n	8000948 <__udivmoddi4+0x11c>
 8000936:	eb1c 0303 	adds.w	r3, ip, r3
 800093a:	f106 34ff 	add.w	r4, r6, #4294967295
 800093e:	d202      	bcs.n	8000946 <__udivmoddi4+0x11a>
 8000940:	4298      	cmp	r0, r3
 8000942:	f200 80cd 	bhi.w	8000ae0 <__udivmoddi4+0x2b4>
 8000946:	4626      	mov	r6, r4
 8000948:	1a1c      	subs	r4, r3, r0
 800094a:	fa1f f38e 	uxth.w	r3, lr
 800094e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000952:	fb08 4410 	mls	r4, r8, r0, r4
 8000956:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800095a:	fb00 f707 	mul.w	r7, r0, r7
 800095e:	429f      	cmp	r7, r3
 8000960:	d908      	bls.n	8000974 <__udivmoddi4+0x148>
 8000962:	eb1c 0303 	adds.w	r3, ip, r3
 8000966:	f100 34ff 	add.w	r4, r0, #4294967295
 800096a:	d202      	bcs.n	8000972 <__udivmoddi4+0x146>
 800096c:	429f      	cmp	r7, r3
 800096e:	f200 80b0 	bhi.w	8000ad2 <__udivmoddi4+0x2a6>
 8000972:	4620      	mov	r0, r4
 8000974:	1bdb      	subs	r3, r3, r7
 8000976:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800097a:	e7a5      	b.n	80008c8 <__udivmoddi4+0x9c>
 800097c:	f1c1 0620 	rsb	r6, r1, #32
 8000980:	408b      	lsls	r3, r1
 8000982:	fa22 f706 	lsr.w	r7, r2, r6
 8000986:	431f      	orrs	r7, r3
 8000988:	fa20 fc06 	lsr.w	ip, r0, r6
 800098c:	fa04 f301 	lsl.w	r3, r4, r1
 8000990:	ea43 030c 	orr.w	r3, r3, ip
 8000994:	40f4      	lsrs	r4, r6
 8000996:	fa00 f801 	lsl.w	r8, r0, r1
 800099a:	0c38      	lsrs	r0, r7, #16
 800099c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80009a0:	fbb4 fef0 	udiv	lr, r4, r0
 80009a4:	fa1f fc87 	uxth.w	ip, r7
 80009a8:	fb00 441e 	mls	r4, r0, lr, r4
 80009ac:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009b0:	fb0e f90c 	mul.w	r9, lr, ip
 80009b4:	45a1      	cmp	r9, r4
 80009b6:	fa02 f201 	lsl.w	r2, r2, r1
 80009ba:	d90a      	bls.n	80009d2 <__udivmoddi4+0x1a6>
 80009bc:	193c      	adds	r4, r7, r4
 80009be:	f10e 3aff 	add.w	sl, lr, #4294967295
 80009c2:	f080 8084 	bcs.w	8000ace <__udivmoddi4+0x2a2>
 80009c6:	45a1      	cmp	r9, r4
 80009c8:	f240 8081 	bls.w	8000ace <__udivmoddi4+0x2a2>
 80009cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80009d0:	443c      	add	r4, r7
 80009d2:	eba4 0409 	sub.w	r4, r4, r9
 80009d6:	fa1f f983 	uxth.w	r9, r3
 80009da:	fbb4 f3f0 	udiv	r3, r4, r0
 80009de:	fb00 4413 	mls	r4, r0, r3, r4
 80009e2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80009e6:	fb03 fc0c 	mul.w	ip, r3, ip
 80009ea:	45a4      	cmp	ip, r4
 80009ec:	d907      	bls.n	80009fe <__udivmoddi4+0x1d2>
 80009ee:	193c      	adds	r4, r7, r4
 80009f0:	f103 30ff 	add.w	r0, r3, #4294967295
 80009f4:	d267      	bcs.n	8000ac6 <__udivmoddi4+0x29a>
 80009f6:	45a4      	cmp	ip, r4
 80009f8:	d965      	bls.n	8000ac6 <__udivmoddi4+0x29a>
 80009fa:	3b02      	subs	r3, #2
 80009fc:	443c      	add	r4, r7
 80009fe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000a02:	fba0 9302 	umull	r9, r3, r0, r2
 8000a06:	eba4 040c 	sub.w	r4, r4, ip
 8000a0a:	429c      	cmp	r4, r3
 8000a0c:	46ce      	mov	lr, r9
 8000a0e:	469c      	mov	ip, r3
 8000a10:	d351      	bcc.n	8000ab6 <__udivmoddi4+0x28a>
 8000a12:	d04e      	beq.n	8000ab2 <__udivmoddi4+0x286>
 8000a14:	b155      	cbz	r5, 8000a2c <__udivmoddi4+0x200>
 8000a16:	ebb8 030e 	subs.w	r3, r8, lr
 8000a1a:	eb64 040c 	sbc.w	r4, r4, ip
 8000a1e:	fa04 f606 	lsl.w	r6, r4, r6
 8000a22:	40cb      	lsrs	r3, r1
 8000a24:	431e      	orrs	r6, r3
 8000a26:	40cc      	lsrs	r4, r1
 8000a28:	e9c5 6400 	strd	r6, r4, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	e750      	b.n	80008d2 <__udivmoddi4+0xa6>
 8000a30:	f1c2 0320 	rsb	r3, r2, #32
 8000a34:	fa20 f103 	lsr.w	r1, r0, r3
 8000a38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a3c:	fa24 f303 	lsr.w	r3, r4, r3
 8000a40:	4094      	lsls	r4, r2
 8000a42:	430c      	orrs	r4, r1
 8000a44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000a48:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a4c:	fa1f f78c 	uxth.w	r7, ip
 8000a50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a54:	fb08 3110 	mls	r1, r8, r0, r3
 8000a58:	0c23      	lsrs	r3, r4, #16
 8000a5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a5e:	fb00 f107 	mul.w	r1, r0, r7
 8000a62:	4299      	cmp	r1, r3
 8000a64:	d908      	bls.n	8000a78 <__udivmoddi4+0x24c>
 8000a66:	eb1c 0303 	adds.w	r3, ip, r3
 8000a6a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000a6e:	d22c      	bcs.n	8000aca <__udivmoddi4+0x29e>
 8000a70:	4299      	cmp	r1, r3
 8000a72:	d92a      	bls.n	8000aca <__udivmoddi4+0x29e>
 8000a74:	3802      	subs	r0, #2
 8000a76:	4463      	add	r3, ip
 8000a78:	1a5b      	subs	r3, r3, r1
 8000a7a:	b2a4      	uxth	r4, r4
 8000a7c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000a80:	fb08 3311 	mls	r3, r8, r1, r3
 8000a84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a88:	fb01 f307 	mul.w	r3, r1, r7
 8000a8c:	42a3      	cmp	r3, r4
 8000a8e:	d908      	bls.n	8000aa2 <__udivmoddi4+0x276>
 8000a90:	eb1c 0404 	adds.w	r4, ip, r4
 8000a94:	f101 36ff 	add.w	r6, r1, #4294967295
 8000a98:	d213      	bcs.n	8000ac2 <__udivmoddi4+0x296>
 8000a9a:	42a3      	cmp	r3, r4
 8000a9c:	d911      	bls.n	8000ac2 <__udivmoddi4+0x296>
 8000a9e:	3902      	subs	r1, #2
 8000aa0:	4464      	add	r4, ip
 8000aa2:	1ae4      	subs	r4, r4, r3
 8000aa4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000aa8:	e739      	b.n	800091e <__udivmoddi4+0xf2>
 8000aaa:	4604      	mov	r4, r0
 8000aac:	e6f0      	b.n	8000890 <__udivmoddi4+0x64>
 8000aae:	4608      	mov	r0, r1
 8000ab0:	e706      	b.n	80008c0 <__udivmoddi4+0x94>
 8000ab2:	45c8      	cmp	r8, r9
 8000ab4:	d2ae      	bcs.n	8000a14 <__udivmoddi4+0x1e8>
 8000ab6:	ebb9 0e02 	subs.w	lr, r9, r2
 8000aba:	eb63 0c07 	sbc.w	ip, r3, r7
 8000abe:	3801      	subs	r0, #1
 8000ac0:	e7a8      	b.n	8000a14 <__udivmoddi4+0x1e8>
 8000ac2:	4631      	mov	r1, r6
 8000ac4:	e7ed      	b.n	8000aa2 <__udivmoddi4+0x276>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	e799      	b.n	80009fe <__udivmoddi4+0x1d2>
 8000aca:	4630      	mov	r0, r6
 8000acc:	e7d4      	b.n	8000a78 <__udivmoddi4+0x24c>
 8000ace:	46d6      	mov	lr, sl
 8000ad0:	e77f      	b.n	80009d2 <__udivmoddi4+0x1a6>
 8000ad2:	4463      	add	r3, ip
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	e74d      	b.n	8000974 <__udivmoddi4+0x148>
 8000ad8:	4606      	mov	r6, r0
 8000ada:	4623      	mov	r3, r4
 8000adc:	4608      	mov	r0, r1
 8000ade:	e70f      	b.n	8000900 <__udivmoddi4+0xd4>
 8000ae0:	3e02      	subs	r6, #2
 8000ae2:	4463      	add	r3, ip
 8000ae4:	e730      	b.n	8000948 <__udivmoddi4+0x11c>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_idiv0>:
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <ADS1299_Init>:
static void PowerUpSequence();
void EEGRecordingSequence();



void ADS1299_Init(){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

    //send_ads1299_command(ADS1299_SDATAC);
	PowerUpSequence();
 8000af0:	f000 f802 	bl	8000af8 <PowerUpSequence>

}
 8000af4:	bf00      	nop
 8000af6:	bd80      	pop	{r7, pc}

08000af8 <PowerUpSequence>:



static void PowerUpSequence(){
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b084      	sub	sp, #16
 8000afc:	af00      	add	r7, sp, #0

	uint8_t i = 0;
 8000afe:	2300      	movs	r3, #0
 8000b00:	73fb      	strb	r3, [r7, #15]
	uint8_t register_value = 0x00;
 8000b02:	2300      	movs	r3, #0
 8000b04:	73bb      	strb	r3, [r7, #14]
	uint8_t channset_value[ADS1299_CHANNELS] = {0};
 8000b06:	2300      	movs	r3, #0
 8000b08:	607b      	str	r3, [r7, #4]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	60bb      	str	r3, [r7, #8]

	setnReset(GPIO_PIN_RESET);
 8000b0e:	2000      	movs	r0, #0
 8000b10:	f000 f908 	bl	8000d24 <setnReset>
	setnPWRdown(GPIO_PIN_RESET);
 8000b14:	2000      	movs	r0, #0
 8000b16:	f000 f917 	bl	8000d48 <setnPWRdown>
	setADS1299Start(GPIO_PIN_RESET);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 f926 	bl	8000d6c <setADS1299Start>
	setADS1299CS(GPIO_PIN_SET);
 8000b20:	2001      	movs	r0, #1
 8000b22:	f000 f935 	bl	8000d90 <setADS1299CS>

	// Minimum delay after power on.
	HAL_Delay(POWER_UP_DELAY_MS);
 8000b26:	20c8      	movs	r0, #200	@ 0xc8
 8000b28:	f000 fcb4 	bl	8001494 <HAL_Delay>

	setnReset(GPIO_PIN_SET);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f000 f8f9 	bl	8000d24 <setnReset>
	setnPWRdown(GPIO_PIN_SET);
 8000b32:	2001      	movs	r0, #1
 8000b34:	f000 f908 	bl	8000d48 <setnPWRdown>
	HAL_Delay(1);
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f000 fcab 	bl	8001494 <HAL_Delay>

	setnReset(GPIO_PIN_RESET);
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f000 f8f0 	bl	8000d24 <setnReset>
	HAL_Delay(1);
 8000b44:	2001      	movs	r0, #1
 8000b46:	f000 fca5 	bl	8001494 <HAL_Delay>
	setnReset(GPIO_PIN_SET);
 8000b4a:	2001      	movs	r0, #1
 8000b4c:	f000 f8ea 	bl	8000d24 <setnReset>

	// Minimum delay after power on.
	HAL_Delay(POWER_UP_DELAY_MS);
 8000b50:	20c8      	movs	r0, #200	@ 0xc8
 8000b52:	f000 fc9f 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000b56:	2011      	movs	r0, #17
 8000b58:	f000 f92a 	bl	8000db0 <send_ads1299_command>

	register_value = 0x96;
 8000b5c:	2396      	movs	r3, #150	@ 0x96
 8000b5e:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG1, 1, &register_value);
 8000b60:	f107 030e 	add.w	r3, r7, #14
 8000b64:	461a      	mov	r2, r3
 8000b66:	2101      	movs	r1, #1
 8000b68:	2001      	movs	r0, #1
 8000b6a:	f000 f943 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b6e:	2001      	movs	r0, #1
 8000b70:	f000 fc90 	bl	8001494 <HAL_Delay>
	register_value = 0xC0;
 8000b74:	23c0      	movs	r3, #192	@ 0xc0
 8000b76:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000b78:	f107 030e 	add.w	r3, r7, #14
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	2101      	movs	r1, #1
 8000b80:	2002      	movs	r0, #2
 8000b82:	f000 f937 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b86:	2001      	movs	r0, #1
 8000b88:	f000 fc84 	bl	8001494 <HAL_Delay>
	register_value = 0xE0;
 8000b8c:	23e0      	movs	r3, #224	@ 0xe0
 8000b8e:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG3, 1, &register_value);
 8000b90:	f107 030e 	add.w	r3, r7, #14
 8000b94:	461a      	mov	r2, r3
 8000b96:	2101      	movs	r1, #1
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 f92b 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000b9e:	2001      	movs	r0, #1
 8000ba0:	f000 fc78 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	73fb      	strb	r3, [r7, #15]
 8000ba8:	e008      	b.n	8000bbc <PowerUpSequence+0xc4>
		channset_value[i] = 0x01;
 8000baa:	7bfb      	ldrb	r3, [r7, #15]
 8000bac:	3310      	adds	r3, #16
 8000bae:	443b      	add	r3, r7
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000bb6:	7bfb      	ldrb	r3, [r7, #15]
 8000bb8:	3301      	adds	r3, #1
 8000bba:	73fb      	strb	r3, [r7, #15]
 8000bbc:	7bfb      	ldrb	r3, [r7, #15]
 8000bbe:	2b07      	cmp	r3, #7
 8000bc0:	d9f3      	bls.n	8000baa <PowerUpSequence+0xb2>
	}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000bc2:	1d3b      	adds	r3, r7, #4
 8000bc4:	461a      	mov	r2, r3
 8000bc6:	2108      	movs	r1, #8
 8000bc8:	2005      	movs	r0, #5
 8000bca:	f000 f913 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000bce:	2001      	movs	r0, #1
 8000bd0:	f000 fc60 	bl	8001494 <HAL_Delay>

	setADS1299Start(GPIO_PIN_SET);
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	f000 f8c9 	bl	8000d6c <setADS1299Start>

	// Wait 1ms.
	HAL_Delay(1);
 8000bda:	2001      	movs	r0, #1
 8000bdc:	f000 fc5a 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_RDATAC);
 8000be0:	2010      	movs	r0, #16
 8000be2:	f000 f8e5 	bl	8000db0 <send_ads1299_command>

	// Wait 1ms.
	HAL_Delay(20);
 8000be6:	2014      	movs	r0, #20
 8000be8:	f000 fc54 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000bec:	2011      	movs	r0, #17
 8000bee:	f000 f8df 	bl	8000db0 <send_ads1299_command>
	register_value = 0xD0;
 8000bf2:	23d0      	movs	r3, #208	@ 0xd0
 8000bf4:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000bf6:	f107 030e 	add.w	r3, r7, #14
 8000bfa:	461a      	mov	r2, r3
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2002      	movs	r0, #2
 8000c00:	f000 f8f8 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c04:	2001      	movs	r0, #1
 8000c06:	f000 fc45 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	73fb      	strb	r3, [r7, #15]
 8000c0e:	e008      	b.n	8000c22 <PowerUpSequence+0x12a>
		channset_value[i] = 0x55;
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
 8000c12:	3310      	adds	r3, #16
 8000c14:	443b      	add	r3, r7
 8000c16:	2255      	movs	r2, #85	@ 0x55
 8000c18:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	73fb      	strb	r3, [r7, #15]
 8000c22:	7bfb      	ldrb	r3, [r7, #15]
 8000c24:	2b07      	cmp	r3, #7
 8000c26:	d9f3      	bls.n	8000c10 <PowerUpSequence+0x118>
	}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000c28:	1d3b      	adds	r3, r7, #4
 8000c2a:	461a      	mov	r2, r3
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	2005      	movs	r0, #5
 8000c30:	f000 f8e0 	bl	8000df4 <write_ads1299_register>

	HAL_Delay(1);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f000 fc2d 	bl	8001494 <HAL_Delay>


	EEGRecordingSequence();
 8000c3a:	f000 f807 	bl	8000c4c <EEGRecordingSequence>

	send_ads1299_command(ADS1299_RDATAC);
 8000c3e:	2010      	movs	r0, #16
 8000c40:	f000 f8b6 	bl	8000db0 <send_ads1299_command>

}
 8000c44:	bf00      	nop
 8000c46:	3710      	adds	r7, #16
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <EEGRecordingSequence>:





void EEGRecordingSequence(){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0

	uint8_t i = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	73fb      	strb	r3, [r7, #15]
	uint8_t register_value = 0x00;
 8000c56:	2300      	movs	r3, #0
 8000c58:	73bb      	strb	r3, [r7, #14]
	uint8_t channset_value[ADS1299_CHANNELS] = {0};
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60bb      	str	r3, [r7, #8]

	// Wait 1ms.
	HAL_Delay(20);
 8000c62:	2014      	movs	r0, #20
 8000c64:	f000 fc16 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_SDATAC);
 8000c68:	2011      	movs	r0, #17
 8000c6a:	f000 f8a1 	bl	8000db0 <send_ads1299_command>
	register_value = 0xC0;
 8000c6e:	23c0      	movs	r3, #192	@ 0xc0
 8000c70:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_CONFIG2, 1, &register_value);
 8000c72:	f107 030e 	add.w	r3, r7, #14
 8000c76:	461a      	mov	r2, r3
 8000c78:	2101      	movs	r1, #1
 8000c7a:	2002      	movs	r0, #2
 8000c7c:	f000 f8ba 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c80:	2001      	movs	r0, #1
 8000c82:	f000 fc07 	bl	8001494 <HAL_Delay>


	register_value = 0xEC; //BIAS-enabled
 8000c86:	23ec      	movs	r3, #236	@ 0xec
 8000c88:	73bb      	strb	r3, [r7, #14]
	//register_value = 0xE0; //BIAS-disabled
	write_ads1299_register(ADS1299_REG_CONFIG3, 1, &register_value);
 8000c8a:	f107 030e 	add.w	r3, r7, #14
 8000c8e:	461a      	mov	r2, r3
 8000c90:	2101      	movs	r1, #1
 8000c92:	2003      	movs	r0, #3
 8000c94:	f000 f8ae 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000c98:	2001      	movs	r0, #1
 8000c9a:	f000 fbfb 	bl	8001494 <HAL_Delay>
	//register_value = 0x00; //BIAS-disabled
	register_value = 0xFF; //BIAS-enabled
 8000c9e:	23ff      	movs	r3, #255	@ 0xff
 8000ca0:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_BIAS_SENSP, 1, &register_value);
 8000ca2:	f107 030e 	add.w	r3, r7, #14
 8000ca6:	461a      	mov	r2, r3
 8000ca8:	2101      	movs	r1, #1
 8000caa:	200d      	movs	r0, #13
 8000cac:	f000 f8a2 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	f000 fbef 	bl	8001494 <HAL_Delay>
	register_value = 0x00;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_BIAS_SENSN, 1, &register_value);
 8000cba:	f107 030e 	add.w	r3, r7, #14
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	2101      	movs	r1, #1
 8000cc2:	200e      	movs	r0, #14
 8000cc4:	f000 f896 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000cc8:	2001      	movs	r0, #1
 8000cca:	f000 fbe3 	bl	8001494 <HAL_Delay>
	register_value = 0x20;
 8000cce:	2320      	movs	r3, #32
 8000cd0:	73bb      	strb	r3, [r7, #14]
	write_ads1299_register(ADS1299_REG_MISC1, 1, &register_value);
 8000cd2:	f107 030e 	add.w	r3, r7, #14
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	2101      	movs	r1, #1
 8000cda:	2015      	movs	r0, #21
 8000cdc:	f000 f88a 	bl	8000df4 <write_ads1299_register>
	HAL_Delay(1);
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	f000 fbd7 	bl	8001494 <HAL_Delay>

	for(i=0;i<ADS1299_CHANNELS;i++){
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	73fb      	strb	r3, [r7, #15]
 8000cea:	e008      	b.n	8000cfe <EEGRecordingSequence+0xb2>
		channset_value[i] = 0x50;
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	3310      	adds	r3, #16
 8000cf0:	443b      	add	r3, r7
 8000cf2:	2250      	movs	r2, #80	@ 0x50
 8000cf4:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(i=0;i<ADS1299_CHANNELS;i++){
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	3301      	adds	r3, #1
 8000cfc:	73fb      	strb	r3, [r7, #15]
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	2b07      	cmp	r3, #7
 8000d02:	d9f3      	bls.n	8000cec <EEGRecordingSequence+0xa0>

	//for(i=4;i<ADS1299_CHANNELS;i++){
	//	channset_value[i] = 0x01;
	//}

	write_ads1299_register(ADS1299_REG_CH1SET, ADS1299_CHANNELS, channset_value);
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	461a      	mov	r2, r3
 8000d08:	2108      	movs	r1, #8
 8000d0a:	2005      	movs	r0, #5
 8000d0c:	f000 f872 	bl	8000df4 <write_ads1299_register>

	HAL_Delay(1);
 8000d10:	2001      	movs	r0, #1
 8000d12:	f000 fbbf 	bl	8001494 <HAL_Delay>

	send_ads1299_command(ADS1299_RDATAC);
 8000d16:	2010      	movs	r0, #16
 8000d18:	f000 f84a 	bl	8000db0 <send_ads1299_command>

}
 8000d1c:	bf00      	nop
 8000d1e:	3710      	adds	r7, #16
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <setnReset>:
}*/




static void setnReset(uint8_t value){
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b082      	sub	sp, #8
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_nRESET_GPIO_Port, ADS1299_nRESET_Pin, value);
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	461a      	mov	r2, r3
 8000d32:	2180      	movs	r1, #128	@ 0x80
 8000d34:	4803      	ldr	r0, [pc, #12]	@ (8000d44 <setnReset+0x20>)
 8000d36:	f003 f947 	bl	8003fc8 <HAL_GPIO_WritePin>
}
 8000d3a:	bf00      	nop
 8000d3c:	3708      	adds	r7, #8
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	48000800 	.word	0x48000800

08000d48 <setnPWRdown>:

static void setnPWRdown(uint8_t value){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b082      	sub	sp, #8
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	4603      	mov	r3, r0
 8000d50:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_nPWDN_GPIO_Port, ADS1299_nPWDN_Pin, value);
 8000d52:	79fb      	ldrb	r3, [r7, #7]
 8000d54:	461a      	mov	r2, r3
 8000d56:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d5a:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <setnPWRdown+0x20>)
 8000d5c:	f003 f934 	bl	8003fc8 <HAL_GPIO_WritePin>
}
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	48000800 	.word	0x48000800

08000d6c <setADS1299Start>:

static void setADS1299Start(uint8_t value){
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_START_GPIO_Port, ADS1299_START_Pin, value);
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	2140      	movs	r1, #64	@ 0x40
 8000d7c:	4803      	ldr	r0, [pc, #12]	@ (8000d8c <setADS1299Start+0x20>)
 8000d7e:	f003 f923 	bl	8003fc8 <HAL_GPIO_WritePin>
}
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	48000800 	.word	0x48000800

08000d90 <setADS1299CS>:

static void setADS1299CS(uint8_t value){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ADS1299_CS_GPIO_Port, ADS1299_CS_Pin, value);
 8000d9a:	79fb      	ldrb	r3, [r7, #7]
 8000d9c:	461a      	mov	r2, r3
 8000d9e:	2110      	movs	r1, #16
 8000da0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da4:	f003 f910 	bl	8003fc8 <HAL_GPIO_WritePin>
}
 8000da8:	bf00      	nop
 8000daa:	3708      	adds	r7, #8
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <send_ads1299_command>:

static uint8_t send_ads1299_command(uint8_t command)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	71fb      	strb	r3, [r7, #7]
    // Pull CS (Chip Select) low to begin the SPI communication
	setADS1299CS(GPIO_PIN_RESET);  // Assuming CS is on GPIOA pin 4
 8000dba:	2000      	movs	r0, #0
 8000dbc:	f7ff ffe8 	bl	8000d90 <setADS1299CS>

    // Transmit the command to ADS1299
    if (HAL_SPI_Transmit(&hspi1, &command, 1, HAL_MAX_DELAY) != HAL_OK)
 8000dc0:	1df9      	adds	r1, r7, #7
 8000dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <send_ads1299_command+0x40>)
 8000dca:	f005 ff1c 	bl	8006c06 <HAL_SPI_Transmit>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d004      	beq.n	8000dde <send_ads1299_command+0x2e>
    {
    	setADS1299CS(GPIO_PIN_SET);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f7ff ffdb 	bl	8000d90 <setADS1299CS>
        return HAL_ERROR;  // Return error if transmission fails
 8000dda:	2301      	movs	r3, #1
 8000ddc:	e003      	b.n	8000de6 <send_ads1299_command+0x36>
    }

    // Pull CS (Chip Select) high to end the SPI communication
    setADS1299CS(GPIO_PIN_SET);
 8000dde:	2001      	movs	r0, #1
 8000de0:	f7ff ffd6 	bl	8000d90 <setADS1299CS>

    return HAL_OK;  // Return success
 8000de4:	2300      	movs	r3, #0
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3708      	adds	r7, #8
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200002dc 	.word	0x200002dc

08000df4 <write_ads1299_register>:
}



static uint8_t write_ads1299_register(uint8_t start_addr, uint8_t num_regs, uint8_t *data)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	603a      	str	r2, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
 8000e00:	460b      	mov	r3, r1
 8000e02:	71bb      	strb	r3, [r7, #6]
    // Buffer to hold the command sequence
    uint8_t tx_buffer[2];
    tx_buffer[0] = ADS1299_WREG | start_addr;  // Write command with starting register address
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	733b      	strb	r3, [r7, #12]
    tx_buffer[1] = num_regs - 1;                        // Number of registers to write (0-indexed)
 8000e0e:	79bb      	ldrb	r3, [r7, #6]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	737b      	strb	r3, [r7, #13]

    // Pull CS (Chip Select) low to begin the SPI communication
    setADS1299CS(GPIO_PIN_RESET);  // Assuming CS is on GPIOA pin 4
 8000e16:	2000      	movs	r0, #0
 8000e18:	f7ff ffba 	bl	8000d90 <setADS1299CS>

    // Transmit the write command and register address
    if (HAL_SPI_Transmit(&hspi1, tx_buffer, 2, HAL_MAX_DELAY) != HAL_OK)
 8000e1c:	f107 010c 	add.w	r1, r7, #12
 8000e20:	f04f 33ff 	mov.w	r3, #4294967295
 8000e24:	2202      	movs	r2, #2
 8000e26:	4814      	ldr	r0, [pc, #80]	@ (8000e78 <write_ads1299_register+0x84>)
 8000e28:	f005 feed 	bl	8006c06 <HAL_SPI_Transmit>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d007      	beq.n	8000e42 <write_ads1299_register+0x4e>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // End SPI communication
 8000e32:	2201      	movs	r2, #1
 8000e34:	2110      	movs	r1, #16
 8000e36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e3a:	f003 f8c5 	bl	8003fc8 <HAL_GPIO_WritePin>
        return HAL_ERROR;  // Return error if transmission fails
 8000e3e:	2301      	movs	r3, #1
 8000e40:	e016      	b.n	8000e70 <write_ads1299_register+0x7c>
    }

    // Transmit the data to be written to the registers
    if (HAL_SPI_Transmit(&hspi1, data, num_regs, HAL_MAX_DELAY) != HAL_OK)
 8000e42:	79bb      	ldrb	r3, [r7, #6]
 8000e44:	b29a      	uxth	r2, r3
 8000e46:	f04f 33ff 	mov.w	r3, #4294967295
 8000e4a:	6839      	ldr	r1, [r7, #0]
 8000e4c:	480a      	ldr	r0, [pc, #40]	@ (8000e78 <write_ads1299_register+0x84>)
 8000e4e:	f005 feda 	bl	8006c06 <HAL_SPI_Transmit>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d007      	beq.n	8000e68 <write_ads1299_register+0x74>
    {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);  // End SPI communication
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2110      	movs	r1, #16
 8000e5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e60:	f003 f8b2 	bl	8003fc8 <HAL_GPIO_WritePin>
        return HAL_ERROR;  // Return error if data transmission fails
 8000e64:	2301      	movs	r3, #1
 8000e66:	e003      	b.n	8000e70 <write_ads1299_register+0x7c>
    }

    setADS1299CS(GPIO_PIN_SET);
 8000e68:	2001      	movs	r0, #1
 8000e6a:	f7ff ff91 	bl	8000d90 <setADS1299CS>

    return HAL_OK;  // Return success
 8000e6e:	2300      	movs	r3, #0
}
 8000e70:	4618      	mov	r0, r3
 8000e72:	3710      	adds	r7, #16
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	200002dc 	.word	0x200002dc

08000e7c <ADS1299_ReadSamples>:
 * @brief Reads samples from the ADS1299 via SPI.
 * @param statusBuffer Pointer to a buffer to store the 3 status bytes.
 * @param dataBuffer Pointer to a buffer to store the 24 data bytes (8 channels x 3 bytes each).
 * @retval HAL_StatusTypeDef HAL status indicating success or error.
 */
HAL_StatusTypeDef ADS1299_ReadSamples(uint8_t *statusBuffer, uint8_t *dataBuffer) {
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08c      	sub	sp, #48	@ 0x30
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]

    uint8_t spiRxBuffer[27] = {0}; // Buffer to store all received bytes (3 status + 24 data)
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	f107 0310 	add.w	r3, r7, #16
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
 8000e98:	611a      	str	r2, [r3, #16]
 8000e9a:	f8c3 2013 	str.w	r2, [r3, #19]
    HAL_StatusTypeDef result;

    // Ensure that statusBuffer and dataBuffer are not NULL
    if (statusBuffer == NULL || dataBuffer == NULL) {
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d002      	beq.n	8000eaa <ADS1299_ReadSamples+0x2e>
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d101      	bne.n	8000eae <ADS1299_ReadSamples+0x32>
        return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e03d      	b.n	8000f2a <ADS1299_ReadSamples+0xae>
    }

    setADS1299CS(GPIO_PIN_RESET);
 8000eae:	2000      	movs	r0, #0
 8000eb0:	f7ff ff6e 	bl	8000d90 <setADS1299CS>

    // Perform SPI reception of 27 bytes
    result = HAL_SPI_Receive(&hspi1, spiRxBuffer, 27, HAL_MAX_DELAY);
 8000eb4:	f107 010c 	add.w	r1, r7, #12
 8000eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8000ebc:	221b      	movs	r2, #27
 8000ebe:	481d      	ldr	r0, [pc, #116]	@ (8000f34 <ADS1299_ReadSamples+0xb8>)
 8000ec0:	f006 f816 	bl	8006ef0 <HAL_SPI_Receive>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    setADS1299CS(GPIO_PIN_SET);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff60 	bl	8000d90 <setADS1299CS>

    if (result != HAL_OK) {
 8000ed0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d002      	beq.n	8000ede <ADS1299_ReadSamples+0x62>
        return result; // Return if there is an SPI error
 8000ed8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000edc:	e025      	b.n	8000f2a <ADS1299_ReadSamples+0xae>
    }

    // Copy the first 3 bytes to the status buffer
    for (int i = 0; i < 3; i++) {
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000ee2:	e00b      	b.n	8000efc <ADS1299_ReadSamples+0x80>
        statusBuffer[i] = spiRxBuffer[i];
 8000ee4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	4413      	add	r3, r2
 8000eea:	f107 010c 	add.w	r1, r7, #12
 8000eee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ef0:	440a      	add	r2, r1
 8000ef2:	7812      	ldrb	r2, [r2, #0]
 8000ef4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 3; i++) {
 8000ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ef8:	3301      	adds	r3, #1
 8000efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000efc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000efe:	2b02      	cmp	r3, #2
 8000f00:	ddf0      	ble.n	8000ee4 <ADS1299_ReadSamples+0x68>
    }

    // Copy the next 24 bytes to the data buffer
    for (int i = 0; i < 24; i++) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f06:	e00c      	b.n	8000f22 <ADS1299_ReadSamples+0xa6>
        dataBuffer[i] = spiRxBuffer[i + 3];
 8000f08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0a:	1cda      	adds	r2, r3, #3
 8000f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f0e:	6839      	ldr	r1, [r7, #0]
 8000f10:	440b      	add	r3, r1
 8000f12:	3230      	adds	r2, #48	@ 0x30
 8000f14:	443a      	add	r2, r7
 8000f16:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000f1a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 24; i++) {
 8000f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f1e:	3301      	adds	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f24:	2b17      	cmp	r3, #23
 8000f26:	ddef      	ble.n	8000f08 <ADS1299_ReadSamples+0x8c>
    }

    return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3730      	adds	r7, #48	@ 0x30
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	200002dc 	.word	0x200002dc

08000f38 <APPD_EnableCPU2>:
/* USER CODE END APPD_Init */
  return;
}

void APPD_EnableCPU2( void )
{
 8000f38:	b5b0      	push	{r4, r5, r7, lr}
 8000f3a:	b088      	sub	sp, #32
 8000f3c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f6c <APPD_EnableCPU2+0x34>)
 8000f40:	1d3c      	adds	r4, r7, #4
 8000f42:	461d      	mov	r5, r3
 8000f44:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f46:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f48:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f4c:	c403      	stmia	r4!, {r0, r1}
 8000f4e:	8022      	strh	r2, [r4, #0]
 8000f50:	3402      	adds	r4, #2
 8000f52:	0c13      	lsrs	r3, r2, #16
 8000f54:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f56:	f00a fb81 	bl	800b65c <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f5a:	1d3b      	adds	r3, r7, #4
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f009 fe12 	bl	800ab86 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f62:	bf00      	nop
}
 8000f64:	3720      	adds	r7, #32
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bdb0      	pop	{r4, r5, r7, pc}
 8000f6a:	bf00      	nop
 8000f6c:	0800f7d0 	.word	0x0800f7d0

08000f70 <DbgOutputTraces>:
/* USER CODE END DbgOutputInit */
  return;
}

void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b084      	sub	sp, #16
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	60f8      	str	r0, [r7, #12]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	607a      	str	r2, [r7, #4]
 8000f7c:	817b      	strh	r3, [r7, #10]
/* USER CODE END DbgOutputTraces */
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8000f7e:	897a      	ldrh	r2, [r7, #10]
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68f9      	ldr	r1, [r7, #12]
 8000f84:	2000      	movs	r0, #0
 8000f86:	f001 f989 	bl	800229c <HW_UART_Transmit_DMA>

/* USER CODE END DbgOutputTraces */
  return;
 8000f8a:	bf00      	nop
}
 8000f8c:	3710      	adds	r7, #16
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
	...

08000f94 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000f9c:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <LL_C2_PWR_SetPowerMode+0x28>)
 8000f9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000fa2:	f023 0207 	bic.w	r2, r3, #7
 8000fa6:	4905      	ldr	r1, [pc, #20]	@ (8000fbc <LL_C2_PWR_SetPowerMode+0x28>)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	58000400 	.word	0x58000400

08000fc0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000fc8:	4b06      	ldr	r3, [pc, #24]	@ (8000fe4 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fca:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000fce:	4905      	ldr	r1, [pc, #20]	@ (8000fe4 <LL_EXTI_EnableIT_32_63+0x24>)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	58000800 	.word	0x58000800

08000fe8 <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b083      	sub	sp, #12
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8000ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8001020 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 8000ff6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 8000ffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ffe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001002:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	021b      	lsls	r3, r3, #8
 800100a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800100e:	4313      	orrs	r3, r2
 8001010:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	cafecafe 	.word	0xcafecafe

08001024 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001024:	b480      	push	{r7}
 8001026:	b083      	sub	sp, #12
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800102c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001036:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4313      	orrs	r3, r2
 800103e:	608b      	str	r3, [r1, #8]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr

0800104c <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 8001050:	4b04      	ldr	r3, [pc, #16]	@ (8001064 <LL_DBGMCU_GetDeviceID+0x18>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e0042000 	.word	0xe0042000

08001068 <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 8001068:	b480      	push	{r7}
 800106a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 800106c:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <LL_DBGMCU_GetRevisionID+0x18>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	0c1b      	lsrs	r3, r3, #16
 8001072:	b29b      	uxth	r3, r3
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	e0042000 	.word	0xe0042000

08001084 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001088:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <LL_LPM_EnableSleep+0x1c>)
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	4a04      	ldr	r2, [pc, #16]	@ (80010a0 <LL_LPM_EnableSleep+0x1c>)
 800108e:	f023 0304 	bic.w	r3, r3, #4
 8001092:	6113      	str	r3, [r2, #16]
}
 8001094:	bf00      	nop
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 80010a4:	b480      	push	{r7}
 80010a6:	b083      	sub	sp, #12
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	22ff      	movs	r2, #255	@ 0xff
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010b2:	bf00      	nop
 80010b4:	370c      	adds	r7, #12
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr

080010be <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 80010be:	b480      	push	{r7}
 80010c0:	b083      	sub	sp, #12
 80010c2:	af00      	add	r7, sp, #0
 80010c4:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	22ca      	movs	r2, #202	@ 0xca
 80010ca:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2253      	movs	r2, #83	@ 0x53
 80010d0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010dc:	4770      	bx	lr

080010de <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 80010de:	b480      	push	{r7}
 80010e0:	b083      	sub	sp, #12
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
 80010e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	f023 0207 	bic.w	r2, r3, #7
 80010f0:	683b      	ldr	r3, [r7, #0]
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	609a      	str	r2, [r3, #8]
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001108:	4b04      	ldr	r3, [pc, #16]	@ (800111c <MX_APPE_Config+0x18>)
 800110a:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800110e:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001110:	f000 f828 	bl	8001164 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001114:	f000 f82d 	bl	8001172 <Config_HSE>

  return;
 8001118:	bf00      	nop
}
 800111a:	bd80      	pop	{r7, pc}
 800111c:	58004000 	.word	0x58004000

08001120 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001124:	f000 f839 	bl	800119a <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 8001128:	f000 f852 	bl	80011d0 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 800112c:	4905      	ldr	r1, [pc, #20]	@ (8001144 <MX_APPE_Init+0x24>)
 800112e:	2000      	movs	r0, #0
 8001130:	f000 fe48 	bl	8001dc4 <HW_TS_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8001134:	2101      	movs	r1, #1
 8001136:	2001      	movs	r0, #1
 8001138:	f00c ff24 	bl	800df84 <UTIL_LPM_SetOffMode>
  //Button_Init();

  //RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 800113c:	f000 f856 	bl	80011ec <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001140:	bf00      	nop
}
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200001c4 	.word	0x200001c4

08001148 <Init_Smps>:

void Init_Smps(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 800114c:	bf00      	nop
}
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <Init_Exti>:

void Init_Exti(void)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800115a:	2050      	movs	r0, #80	@ 0x50
 800115c:	f7ff ff30 	bl	8000fc0 <LL_EXTI_EnableIT_32_63>

  return;
 8001160:	bf00      	nop
}
 8001162:	bd80      	pop	{r7, pc}

08001164 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 8001168:	bf00      	nop
}
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 8001178:	2000      	movs	r0, #0
 800117a:	f00a fb9b 	bl	800b8b4 <OTP_Read>
 800117e:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d005      	beq.n	8001192 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	799b      	ldrb	r3, [r3, #6]
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff ff2c 	bl	8000fe8 <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001190:	bf00      	nop
 8001192:	bf00      	nop
}
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}

0800119a <System_Init>:

static void System_Init(void)
{
 800119a:	b580      	push	{r7, lr}
 800119c:	af00      	add	r7, sp, #0
  Init_Smps();
 800119e:	f7ff ffd3 	bl	8001148 <Init_Smps>

  Init_Exti();
 80011a2:	f7ff ffd8 	bl	8001156 <Init_Exti>

  Init_Rtc();
 80011a6:	f000 f803 	bl	80011b0 <Init_Rtc>

  return;
 80011aa:	bf00      	nop
}
 80011ac:	bd80      	pop	{r7, pc}
	...

080011b0 <Init_Rtc>:

static void Init_Rtc(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 80011b4:	4805      	ldr	r0, [pc, #20]	@ (80011cc <Init_Rtc+0x1c>)
 80011b6:	f7ff ff82 	bl	80010be <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 80011ba:	2100      	movs	r1, #0
 80011bc:	4803      	ldr	r0, [pc, #12]	@ (80011cc <Init_Rtc+0x1c>)
 80011be:	f7ff ff8e 	bl	80010de <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80011c2:	4802      	ldr	r0, [pc, #8]	@ (80011cc <Init_Rtc+0x1c>)
 80011c4:	f7ff ff6e 	bl	80010a4 <LL_RTC_EnableWriteProtection>

  return;
 80011c8:	bf00      	nop
}
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	40002800 	.word	0x40002800

080011d0 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80011d4:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80011d8:	f7ff ff24 	bl	8001024 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80011dc:	f00c fec0 	bl	800df60 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80011e0:	2004      	movs	r0, #4
 80011e2:	f7ff fed7 	bl	8000f94 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80011e6:	bf00      	nop
}
 80011e8:	bd80      	pop	{r7, pc}
	...

080011ec <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80011f2:	f00a f87d 	bl	800b2f0 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80011f6:	4a11      	ldr	r2, [pc, #68]	@ (800123c <appe_Tl_Init+0x50>)
 80011f8:	2100      	movs	r1, #0
 80011fa:	2080      	movs	r0, #128	@ 0x80
 80011fc:	f00c ffee 	bl	800e1dc <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <appe_Tl_Init+0x54>)
 8001202:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8001204:	4b0f      	ldr	r3, [pc, #60]	@ (8001244 <appe_Tl_Init+0x58>)
 8001206:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	480e      	ldr	r0, [pc, #56]	@ (8001248 <appe_Tl_Init+0x5c>)
 800120e:	f009 ff31 	bl	800b074 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 8001212:	4b0e      	ldr	r3, [pc, #56]	@ (800124c <appe_Tl_Init+0x60>)
 8001214:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <appe_Tl_Init+0x64>)
 8001218:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 800121a:	4b0e      	ldr	r3, [pc, #56]	@ (8001254 <appe_Tl_Init+0x68>)
 800121c:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 800121e:	f44f 6306 	mov.w	r3, #2144	@ 0x860
 8001222:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001224:	f107 0308 	add.w	r3, r7, #8
 8001228:	4618      	mov	r0, r3
 800122a:	f00a f9a3 	bl	800b574 <TL_MM_Init>

  TL_Enable();
 800122e:	f00a f859 	bl	800b2e4 <TL_Enable>

  return;
 8001232:	bf00      	nop
}
 8001234:	3720      	adds	r7, #32
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	0800b0ad 	.word	0x0800b0ad
 8001240:	20030a58 	.word	0x20030a58
 8001244:	08001259 	.word	0x08001259
 8001248:	08001271 	.word	0x08001271
 800124c:	20030c70 	.word	0x20030c70
 8001250:	20030b64 	.word	0x20030b64
 8001254:	200301f8 	.word	0x200301f8

08001258 <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001262:	bf00      	nop
}
 8001264:	370c      	adds	r7, #12
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
	...

08001270 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b088      	sub	sp, #32
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	330b      	adds	r3, #11
 800127e:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	b29b      	uxth	r3, r3
 8001286:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800128a:	2b07      	cmp	r3, #7
 800128c:	d860      	bhi.n	8001350 <APPE_SysUserEvtRx+0xe0>
 800128e:	a201      	add	r2, pc, #4	@ (adr r2, 8001294 <APPE_SysUserEvtRx+0x24>)
 8001290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001294:	080012b5 	.word	0x080012b5
 8001298:	080012f7 	.word	0x080012f7
 800129c:	08001305 	.word	0x08001305
 80012a0:	08001351 	.word	0x08001351
 80012a4:	08001321 	.word	0x08001321
 80012a8:	08001331 	.word	0x08001331
 80012ac:	08001339 	.word	0x08001339
 80012b0:	08001349 	.word	0x08001349
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 80012b4:	f107 030c 	add.w	r3, r7, #12
 80012b8:	4618      	mov	r0, r3
 80012ba:	f009 fc91 	bl	800abe0 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80012be:	7b3b      	ldrb	r3, [r7, #12]
 80012c0:	4619      	mov	r1, r3
 80012c2:	7b7b      	ldrb	r3, [r7, #13]
 80012c4:	461a      	mov	r2, r3
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	4824      	ldr	r0, [pc, #144]	@ (800135c <APPE_SysUserEvtRx+0xec>)
 80012ca:	f00d f967 	bl	800e59c <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80012ce:	7c3b      	ldrb	r3, [r7, #16]
 80012d0:	4619      	mov	r1, r3
 80012d2:	4823      	ldr	r0, [pc, #140]	@ (8001360 <APPE_SysUserEvtRx+0xf0>)
 80012d4:	f00d f962 	bl	800e59c <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80012d8:	7dbb      	ldrb	r3, [r7, #22]
 80012da:	4619      	mov	r1, r3
 80012dc:	7dfb      	ldrb	r3, [r7, #23]
 80012de:	461a      	mov	r2, r3
 80012e0:	7e3b      	ldrb	r3, [r7, #24]
 80012e2:	4820      	ldr	r0, [pc, #128]	@ (8001364 <APPE_SysUserEvtRx+0xf4>)
 80012e4:	f00d f95a 	bl	800e59c <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 80012e8:	481f      	ldr	r0, [pc, #124]	@ (8001368 <APPE_SysUserEvtRx+0xf8>)
 80012ea:	f00d f957 	bl	800e59c <iprintf>
    APPE_SysEvtReadyProcessing(pPayload);
 80012ee:	6878      	ldr	r0, [r7, #4]
 80012f0:	f000 f870 	bl	80013d4 <APPE_SysEvtReadyProcessing>
    break;
 80012f4:	e02d      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 80012f6:	481d      	ldr	r0, [pc, #116]	@ (800136c <APPE_SysUserEvtRx+0xfc>)
 80012f8:	f00d f950 	bl	800e59c <iprintf>
    APPE_SysEvtError(pPayload);
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f000 f843 	bl	8001388 <APPE_SysEvtError>
    break;
 8001302:	e026      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001304:	481a      	ldr	r0, [pc, #104]	@ (8001370 <APPE_SysUserEvtRx+0x100>)
 8001306:	f00d f9b9 	bl	800e67c <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800130e:	6819      	ldr	r1, [r3, #0]
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	3302      	adds	r3, #2
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	461a      	mov	r2, r3
 8001318:	4816      	ldr	r0, [pc, #88]	@ (8001374 <APPE_SysUserEvtRx+0x104>)
 800131a:	f00d f93f 	bl	800e59c <iprintf>
    break;
 800131e:	e018      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	3302      	adds	r3, #2
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4619      	mov	r1, r3
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <APPE_SysUserEvtRx+0x108>)
 800132a:	f00d f937 	bl	800e59c <iprintf>
    break;
 800132e:	e010      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 8001330:	4812      	ldr	r0, [pc, #72]	@ (800137c <APPE_SysUserEvtRx+0x10c>)
 8001332:	f00d f933 	bl	800e59c <iprintf>
    break;
 8001336:	e00c      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
 8001338:	69fb      	ldr	r3, [r7, #28]
 800133a:	3302      	adds	r3, #2
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4619      	mov	r1, r3
 8001340:	480f      	ldr	r0, [pc, #60]	@ (8001380 <APPE_SysUserEvtRx+0x110>)
 8001342:	f00d f92b 	bl	800e59c <iprintf>
    break;
 8001346:	e004      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 8001348:	480e      	ldr	r0, [pc, #56]	@ (8001384 <APPE_SysUserEvtRx+0x114>)
 800134a:	f00d f927 	bl	800e59c <iprintf>
    break;
 800134e:	e000      	b.n	8001352 <APPE_SysUserEvtRx+0xe2>

  default:
    break;
 8001350:	bf00      	nop
  }

  return;
 8001352:	bf00      	nop
}
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	0800f7ec 	.word	0x0800f7ec
 8001360:	0800f810 	.word	0x0800f810
 8001364:	0800f82c 	.word	0x0800f82c
 8001368:	0800f844 	.word	0x0800f844
 800136c:	0800f864 	.word	0x0800f864
 8001370:	0800f888 	.word	0x0800f888
 8001374:	0800f8d8 	.word	0x0800f8d8
 8001378:	0800f900 	.word	0x0800f900
 800137c:	0800f93c 	.word	0x0800f93c
 8001380:	0800f960 	.word	0x0800f960
 8001384:	0800f99c 	.word	0x0800f99c

08001388 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	330b      	adds	r3, #11
 8001396:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3302      	adds	r3, #2
 800139c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4808      	ldr	r0, [pc, #32]	@ (80013c8 <APPE_SysEvtError+0x40>)
 80013a6:	f00d f8f9 	bl	800e59c <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	781b      	ldrb	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d103      	bne.n	80013ba <APPE_SysEvtError+0x32>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 80013b2:	4806      	ldr	r0, [pc, #24]	@ (80013cc <APPE_SysEvtError+0x44>)
 80013b4:	f00d f962 	bl	800e67c <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80013b8:	e003      	b.n	80013c2 <APPE_SysEvtError+0x3a>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <APPE_SysEvtError+0x48>)
 80013bc:	f00d f95e 	bl	800e67c <puts>
  return;
 80013c0:	bf00      	nop
}
 80013c2:	3710      	adds	r7, #16
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	0800f9c0 	.word	0x0800f9c0
 80013cc:	0800f9f0 	.word	0x0800f9f0
 80013d0:	0800fa2c 	.word	0x0800fa2c

080013d4 <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80013dc:	f107 0308 	add.w	r3, r7, #8
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 80013ee:	2300      	movs	r3, #0
 80013f0:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	330b      	adds	r3, #11
 80013f8:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	3302      	adds	r3, #2
 80013fe:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d128      	bne.n	800145a <APPE_SysEvtReadyProcessing+0x86>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001408:	481d      	ldr	r0, [pc, #116]	@ (8001480 <APPE_SysEvtReadyProcessing+0xac>)
 800140a:	f00d f937 	bl	800e67c <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800140e:	f7ff fd93 	bl	8000f38 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 8001412:	230f      	movs	r3, #15
 8001414:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001416:	237f      	movs	r3, #127	@ 0x7f
 8001418:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 800141a:	f7ff fe25 	bl	8001068 <LL_DBGMCU_GetRevisionID>
 800141e:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 8001420:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001422:	4818      	ldr	r0, [pc, #96]	@ (8001484 <APPE_SysEvtReadyProcessing+0xb0>)
 8001424:	f00d f8ba 	bl	800e59c <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800142a:	b29b      	uxth	r3, r3
 800142c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800142e:	f7ff fe0d 	bl	800104c <LL_DBGMCU_GetDeviceID>
 8001432:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001434:	6a39      	ldr	r1, [r7, #32]
 8001436:	4814      	ldr	r0, [pc, #80]	@ (8001488 <APPE_SysEvtReadyProcessing+0xb4>)
 8001438:	f00d f8b0 	bl	800e59c <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 800143c:	6a3b      	ldr	r3, [r7, #32]
 800143e:	b29b      	uxth	r3, r3
 8001440:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001442:	f107 0308 	add.w	r3, r7, #8
 8001446:	4618      	mov	r0, r3
 8001448:	f009 fbb4 	bl	800abb4 <SHCI_C2_Config>

    APP_BLE_Init();
 800144c:	f00a ff06 	bl	800c25c <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 8001450:	2100      	movs	r1, #0
 8001452:	2001      	movs	r0, #1
 8001454:	f00c fd96 	bl	800df84 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 8001458:	e00e      	b.n	8001478 <APPE_SysEvtReadyProcessing+0xa4>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 800145a:	69bb      	ldr	r3, [r7, #24]
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d106      	bne.n	8001470 <APPE_SysEvtReadyProcessing+0x9c>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 8001462:	480a      	ldr	r0, [pc, #40]	@ (800148c <APPE_SysEvtReadyProcessing+0xb8>)
 8001464:	f00d f89a 	bl	800e59c <iprintf>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
  return;
 800146e:	e003      	b.n	8001478 <APPE_SysEvtReadyProcessing+0xa4>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 8001470:	4807      	ldr	r0, [pc, #28]	@ (8001490 <APPE_SysEvtReadyProcessing+0xbc>)
 8001472:	f00d f893 	bl	800e59c <iprintf>
  return;
 8001476:	bf00      	nop
}
 8001478:	3728      	adds	r7, #40	@ 0x28
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	0800fa64 	.word	0x0800fa64
 8001484:	0800fa80 	.word	0x0800fa80
 8001488:	0800faa4 	.word	0x0800faa4
 800148c:	0800fac4 	.word	0x0800fac4
 8001490:	0800faf8 	.word	0x0800faf8

08001494 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800149c:	f001 ff34 	bl	8003308 <HAL_GetTick>
 80014a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014ac:	d00a      	beq.n	80014c4 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 80014ae:	f001 ff43 	bl	8003338 <HAL_GetTickFreq>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80014bc:	e002      	b.n	80014c4 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 80014be:	f7ff fde1 	bl	8001084 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 80014c2:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 80014c4:	f001 ff20 	bl	8003308 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d8f4      	bhi.n	80014be <HAL_Delay+0x2a>
  }
}
 80014d4:	bf00      	nop
 80014d6:	bf00      	nop
 80014d8:	3710      	adds	r7, #16
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 80014de:	b580      	push	{r7, lr}
 80014e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80014e2:	f04f 30ff 	mov.w	r0, #4294967295
 80014e6:	f00c fd7d 	bl	800dfe4 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}

080014ee <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 80014ee:	b480      	push	{r7}
 80014f0:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 80014f2:	bf00      	nop
}
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001506:	f04f 30ff 	mov.w	r0, #4294967295
 800150a:	f00c fd6b 	bl	800dfe4 <UTIL_SEQ_Run>
  return;
 800150e:	bf00      	nop
}
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 8001516:	b580      	push	{r7, lr}
 8001518:	b082      	sub	sp, #8
 800151a:	af00      	add	r7, sp, #0
 800151c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800151e:	2100      	movs	r1, #0
 8001520:	2080      	movs	r0, #128	@ 0x80
 8001522:	f00c fe7d 	bl	800e220 <UTIL_SEQ_SetTask>
  return;
 8001526:	bf00      	nop
}
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b082      	sub	sp, #8
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 8001536:	2002      	movs	r0, #2
 8001538:	f00c fede 	bl	800e2f8 <UTIL_SEQ_SetEvt>
  return;
 800153c:	bf00      	nop
}
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 800154c:	2002      	movs	r0, #2
 800154e:	f00c fef3 	bl	800e338 <UTIL_SEQ_WaitEvt>
  return;
 8001552:	bf00      	nop
}
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001564:	88fb      	ldrh	r3, [r7, #6]
 8001566:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800156a:	d00b      	beq.n	8001584 <HAL_GPIO_EXTI_Callback+0x2a>
 800156c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001570:	dc0e      	bgt.n	8001590 <HAL_GPIO_EXTI_Callback+0x36>
 8001572:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001576:	d008      	beq.n	800158a <HAL_GPIO_EXTI_Callback+0x30>
 8001578:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800157c:	d108      	bne.n	8001590 <HAL_GPIO_EXTI_Callback+0x36>
  {
  case GPIO_PIN_12:
    /* SW button 1 */
    APP_SWA_Button_Action();
 800157e:	f00c f975 	bl	800d86c <APP_SWA_Button_Action>
    break; 
 8001582:	e006      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>
    
  case GPIO_PIN_13:
    /* SW button 2 */
	APP_SWB_Button_Action();
 8001584:	f00c f97a 	bl	800d87c <APP_SWB_Button_Action>
    break;
 8001588:	e003      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>

  case ADS1299_nDRDY_Pin:
    APP_BLE_Manage_ADS1299_event();
 800158a:	f00c f97f 	bl	800d88c <APP_BLE_Manage_ADS1299_event>
    break; 
 800158e:	e000      	b.n	8001592 <HAL_GPIO_EXTI_Callback+0x38>

  default:
    break;
 8001590:	bf00      	nop
  }
  return;
 8001592:	bf00      	nop
}
 8001594:	3708      	adds	r7, #8
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}
	...

0800159c <LL_EXTI_EnableIT_0_31>:
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80015a4:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015a6:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80015aa:	4905      	ldr	r1, [pc, #20]	@ (80015c0 <LL_EXTI_EnableIT_0_31+0x24>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	4313      	orrs	r3, r2
 80015b0:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	58000800 	.word	0x58000800

080015c4 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 80015cc:	4b05      	ldr	r3, [pc, #20]	@ (80015e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	4904      	ldr	r1, [pc, #16]	@ (80015e4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	600b      	str	r3, [r1, #0]

}
 80015d8:	bf00      	nop
 80015da:	370c      	adds	r7, #12
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	58000800 	.word	0x58000800

080015e8 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80015ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 80015f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80015f6:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 80015f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80015fe:	e005      	b.n	800160c <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001604:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <ReadRtcSsrValue+0x3c>)
 8001606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001608:	b29b      	uxth	r3, r3
 800160a:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	429a      	cmp	r2, r3
 8001612:	d1f5      	bne.n	8001600 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 8001614:	683b      	ldr	r3, [r7, #0]
}
 8001616:	4618      	mov	r0, r3
 8001618:	370c      	adds	r7, #12
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
 8001622:	bf00      	nop
 8001624:	40002800 	.word	0x40002800

08001628 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	460a      	mov	r2, r1
 8001632:	71fb      	strb	r3, [r7, #7]
 8001634:	4613      	mov	r3, r2
 8001636:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001638:	79ba      	ldrb	r2, [r7, #6]
 800163a:	491d      	ldr	r1, [pc, #116]	@ (80016b0 <LinkTimerAfter+0x88>)
 800163c:	4613      	mov	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	4413      	add	r3, r2
 8001642:	00db      	lsls	r3, r3, #3
 8001644:	440b      	add	r3, r1
 8001646:	3315      	adds	r3, #21
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800164c:	7bfb      	ldrb	r3, [r7, #15]
 800164e:	2b06      	cmp	r3, #6
 8001650:	d009      	beq.n	8001666 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001652:	7bfa      	ldrb	r2, [r7, #15]
 8001654:	4916      	ldr	r1, [pc, #88]	@ (80016b0 <LinkTimerAfter+0x88>)
 8001656:	4613      	mov	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4413      	add	r3, r2
 800165c:	00db      	lsls	r3, r3, #3
 800165e:	440b      	add	r3, r1
 8001660:	3314      	adds	r3, #20
 8001662:	79fa      	ldrb	r2, [r7, #7]
 8001664:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001666:	79fa      	ldrb	r2, [r7, #7]
 8001668:	4911      	ldr	r1, [pc, #68]	@ (80016b0 <LinkTimerAfter+0x88>)
 800166a:	4613      	mov	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	4413      	add	r3, r2
 8001670:	00db      	lsls	r3, r3, #3
 8001672:	440b      	add	r3, r1
 8001674:	3315      	adds	r3, #21
 8001676:	7bfa      	ldrb	r2, [r7, #15]
 8001678:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 800167a:	79fa      	ldrb	r2, [r7, #7]
 800167c:	490c      	ldr	r1, [pc, #48]	@ (80016b0 <LinkTimerAfter+0x88>)
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	00db      	lsls	r3, r3, #3
 8001686:	440b      	add	r3, r1
 8001688:	3314      	adds	r3, #20
 800168a:	79ba      	ldrb	r2, [r7, #6]
 800168c:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 800168e:	79ba      	ldrb	r2, [r7, #6]
 8001690:	4907      	ldr	r1, [pc, #28]	@ (80016b0 <LinkTimerAfter+0x88>)
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	00db      	lsls	r3, r3, #3
 800169a:	440b      	add	r3, r1
 800169c:	3315      	adds	r3, #21
 800169e:	79fa      	ldrb	r2, [r7, #7]
 80016a0:	701a      	strb	r2, [r3, #0]

  return;
 80016a2:	bf00      	nop
}
 80016a4:	3714      	adds	r7, #20
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	200000d8 	.word	0x200000d8

080016b4 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	460a      	mov	r2, r1
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	4613      	mov	r3, r2
 80016c2:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 80016c4:	4b29      	ldr	r3, [pc, #164]	@ (800176c <LinkTimerBefore+0xb8>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	79ba      	ldrb	r2, [r7, #6]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d032      	beq.n	8001736 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 80016d0:	79ba      	ldrb	r2, [r7, #6]
 80016d2:	4927      	ldr	r1, [pc, #156]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016d4:	4613      	mov	r3, r2
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4413      	add	r3, r2
 80016da:	00db      	lsls	r3, r3, #3
 80016dc:	440b      	add	r3, r1
 80016de:	3314      	adds	r3, #20
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 80016e4:	7bfa      	ldrb	r2, [r7, #15]
 80016e6:	4922      	ldr	r1, [pc, #136]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016e8:	4613      	mov	r3, r2
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	4413      	add	r3, r2
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	440b      	add	r3, r1
 80016f2:	3315      	adds	r3, #21
 80016f4:	79fa      	ldrb	r2, [r7, #7]
 80016f6:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80016f8:	79fa      	ldrb	r2, [r7, #7]
 80016fa:	491d      	ldr	r1, [pc, #116]	@ (8001770 <LinkTimerBefore+0xbc>)
 80016fc:	4613      	mov	r3, r2
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	4413      	add	r3, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	440b      	add	r3, r1
 8001706:	3315      	adds	r3, #21
 8001708:	79ba      	ldrb	r2, [r7, #6]
 800170a:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 800170c:	79fa      	ldrb	r2, [r7, #7]
 800170e:	4918      	ldr	r1, [pc, #96]	@ (8001770 <LinkTimerBefore+0xbc>)
 8001710:	4613      	mov	r3, r2
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	4413      	add	r3, r2
 8001716:	00db      	lsls	r3, r3, #3
 8001718:	440b      	add	r3, r1
 800171a:	3314      	adds	r3, #20
 800171c:	7bfa      	ldrb	r2, [r7, #15]
 800171e:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001720:	79ba      	ldrb	r2, [r7, #6]
 8001722:	4913      	ldr	r1, [pc, #76]	@ (8001770 <LinkTimerBefore+0xbc>)
 8001724:	4613      	mov	r3, r2
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	4413      	add	r3, r2
 800172a:	00db      	lsls	r3, r3, #3
 800172c:	440b      	add	r3, r1
 800172e:	3314      	adds	r3, #20
 8001730:	79fa      	ldrb	r2, [r7, #7]
 8001732:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001734:	e014      	b.n	8001760 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001736:	79fa      	ldrb	r2, [r7, #7]
 8001738:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LinkTimerBefore+0xbc>)
 800173a:	4613      	mov	r3, r2
 800173c:	005b      	lsls	r3, r3, #1
 800173e:	4413      	add	r3, r2
 8001740:	00db      	lsls	r3, r3, #3
 8001742:	440b      	add	r3, r1
 8001744:	3315      	adds	r3, #21
 8001746:	79ba      	ldrb	r2, [r7, #6]
 8001748:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 800174a:	79ba      	ldrb	r2, [r7, #6]
 800174c:	4908      	ldr	r1, [pc, #32]	@ (8001770 <LinkTimerBefore+0xbc>)
 800174e:	4613      	mov	r3, r2
 8001750:	005b      	lsls	r3, r3, #1
 8001752:	4413      	add	r3, r2
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	440b      	add	r3, r1
 8001758:	3314      	adds	r3, #20
 800175a:	79fa      	ldrb	r2, [r7, #7]
 800175c:	701a      	strb	r2, [r3, #0]
  return;
 800175e:	bf00      	nop
}
 8001760:	3714      	adds	r7, #20
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	20000168 	.word	0x20000168
 8001770:	200000d8 	.word	0x200000d8

08001774 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	4603      	mov	r3, r0
 800177c:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800177e:	4b4e      	ldr	r3, [pc, #312]	@ (80018b8 <linkTimer+0x144>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b06      	cmp	r3, #6
 8001786:	d118      	bne.n	80017ba <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001788:	4b4b      	ldr	r3, [pc, #300]	@ (80018b8 <linkTimer+0x144>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4b4b      	ldr	r3, [pc, #300]	@ (80018bc <linkTimer+0x148>)
 8001790:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001792:	4a49      	ldr	r2, [pc, #292]	@ (80018b8 <linkTimer+0x144>)
 8001794:	79fb      	ldrb	r3, [r7, #7]
 8001796:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001798:	79fa      	ldrb	r2, [r7, #7]
 800179a:	4949      	ldr	r1, [pc, #292]	@ (80018c0 <linkTimer+0x14c>)
 800179c:	4613      	mov	r3, r2
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	4413      	add	r3, r2
 80017a2:	00db      	lsls	r3, r3, #3
 80017a4:	440b      	add	r3, r1
 80017a6:	3315      	adds	r3, #21
 80017a8:	2206      	movs	r2, #6
 80017aa:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80017ac:	4b45      	ldr	r3, [pc, #276]	@ (80018c4 <linkTimer+0x150>)
 80017ae:	f04f 32ff 	mov.w	r2, #4294967295
 80017b2:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 80017b4:	2300      	movs	r3, #0
 80017b6:	81fb      	strh	r3, [r7, #14]
 80017b8:	e078      	b.n	80018ac <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 80017ba:	f000 f909 	bl	80019d0 <ReturnTimeElapsed>
 80017be:	4603      	mov	r3, r0
 80017c0:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 80017c2:	79fa      	ldrb	r2, [r7, #7]
 80017c4:	493e      	ldr	r1, [pc, #248]	@ (80018c0 <linkTimer+0x14c>)
 80017c6:	4613      	mov	r3, r2
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	4413      	add	r3, r2
 80017cc:	00db      	lsls	r3, r3, #3
 80017ce:	440b      	add	r3, r1
 80017d0:	3308      	adds	r3, #8
 80017d2:	6819      	ldr	r1, [r3, #0]
 80017d4:	89fb      	ldrh	r3, [r7, #14]
 80017d6:	79fa      	ldrb	r2, [r7, #7]
 80017d8:	4419      	add	r1, r3
 80017da:	4839      	ldr	r0, [pc, #228]	@ (80018c0 <linkTimer+0x14c>)
 80017dc:	4613      	mov	r3, r2
 80017de:	005b      	lsls	r3, r3, #1
 80017e0:	4413      	add	r3, r2
 80017e2:	00db      	lsls	r3, r3, #3
 80017e4:	4403      	add	r3, r0
 80017e6:	3308      	adds	r3, #8
 80017e8:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	4934      	ldr	r1, [pc, #208]	@ (80018c0 <linkTimer+0x14c>)
 80017ee:	4613      	mov	r3, r2
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	4413      	add	r3, r2
 80017f4:	00db      	lsls	r3, r3, #3
 80017f6:	440b      	add	r3, r1
 80017f8:	3308      	adds	r3, #8
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80017fe:	4b2e      	ldr	r3, [pc, #184]	@ (80018b8 <linkTimer+0x144>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	4619      	mov	r1, r3
 8001806:	4a2e      	ldr	r2, [pc, #184]	@ (80018c0 <linkTimer+0x14c>)
 8001808:	460b      	mov	r3, r1
 800180a:	005b      	lsls	r3, r3, #1
 800180c:	440b      	add	r3, r1
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4413      	add	r3, r2
 8001812:	3308      	adds	r3, #8
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	429a      	cmp	r2, r3
 800181a:	d337      	bcc.n	800188c <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 800181c:	4b26      	ldr	r3, [pc, #152]	@ (80018b8 <linkTimer+0x144>)
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001822:	7b7a      	ldrb	r2, [r7, #13]
 8001824:	4926      	ldr	r1, [pc, #152]	@ (80018c0 <linkTimer+0x14c>)
 8001826:	4613      	mov	r3, r2
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	4413      	add	r3, r2
 800182c:	00db      	lsls	r3, r3, #3
 800182e:	440b      	add	r3, r1
 8001830:	3315      	adds	r3, #21
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001836:	e013      	b.n	8001860 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001838:	7b7a      	ldrb	r2, [r7, #13]
 800183a:	4921      	ldr	r1, [pc, #132]	@ (80018c0 <linkTimer+0x14c>)
 800183c:	4613      	mov	r3, r2
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	4413      	add	r3, r2
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	440b      	add	r3, r1
 8001846:	3315      	adds	r3, #21
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 800184c:	7b7a      	ldrb	r2, [r7, #13]
 800184e:	491c      	ldr	r1, [pc, #112]	@ (80018c0 <linkTimer+0x14c>)
 8001850:	4613      	mov	r3, r2
 8001852:	005b      	lsls	r3, r3, #1
 8001854:	4413      	add	r3, r2
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	440b      	add	r3, r1
 800185a:	3315      	adds	r3, #21
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001860:	7b3b      	ldrb	r3, [r7, #12]
 8001862:	2b06      	cmp	r3, #6
 8001864:	d00b      	beq.n	800187e <linkTimer+0x10a>
 8001866:	7b3a      	ldrb	r2, [r7, #12]
 8001868:	4915      	ldr	r1, [pc, #84]	@ (80018c0 <linkTimer+0x14c>)
 800186a:	4613      	mov	r3, r2
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	4413      	add	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	440b      	add	r3, r1
 8001874:	3308      	adds	r3, #8
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	68ba      	ldr	r2, [r7, #8]
 800187a:	429a      	cmp	r2, r3
 800187c:	d2dc      	bcs.n	8001838 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 800187e:	7b7a      	ldrb	r2, [r7, #13]
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	4611      	mov	r1, r2
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fecf 	bl	8001628 <LinkTimerAfter>
 800188a:	e00f      	b.n	80018ac <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 800188c:	4b0a      	ldr	r3, [pc, #40]	@ (80018b8 <linkTimer+0x144>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b2da      	uxtb	r2, r3
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff0c 	bl	80016b4 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <linkTimer+0x144>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	4b06      	ldr	r3, [pc, #24]	@ (80018bc <linkTimer+0x148>)
 80018a4:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 80018a6:	4a04      	ldr	r2, [pc, #16]	@ (80018b8 <linkTimer+0x144>)
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 80018ac:	89fb      	ldrh	r3, [r7, #14]
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3710      	adds	r7, #16
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	20000168 	.word	0x20000168
 80018bc:	20000169 	.word	0x20000169
 80018c0:	200000d8 	.word	0x200000d8
 80018c4:	2000016c 	.word	0x2000016c

080018c8 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	460a      	mov	r2, r1
 80018d2:	71fb      	strb	r3, [r7, #7]
 80018d4:	4613      	mov	r3, r2
 80018d6:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 80018d8:	4b39      	ldr	r3, [pc, #228]	@ (80019c0 <UnlinkTimer+0xf8>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	b2db      	uxtb	r3, r3
 80018de:	79fa      	ldrb	r2, [r7, #7]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d111      	bne.n	8001908 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 80018e4:	4b36      	ldr	r3, [pc, #216]	@ (80019c0 <UnlinkTimer+0xf8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	b2da      	uxtb	r2, r3
 80018ea:	4b36      	ldr	r3, [pc, #216]	@ (80019c4 <UnlinkTimer+0xfc>)
 80018ec:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 80018ee:	79fa      	ldrb	r2, [r7, #7]
 80018f0:	4935      	ldr	r1, [pc, #212]	@ (80019c8 <UnlinkTimer+0x100>)
 80018f2:	4613      	mov	r3, r2
 80018f4:	005b      	lsls	r3, r3, #1
 80018f6:	4413      	add	r3, r2
 80018f8:	00db      	lsls	r3, r3, #3
 80018fa:	440b      	add	r3, r1
 80018fc:	3315      	adds	r3, #21
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	b2da      	uxtb	r2, r3
 8001902:	4b2f      	ldr	r3, [pc, #188]	@ (80019c0 <UnlinkTimer+0xf8>)
 8001904:	701a      	strb	r2, [r3, #0]
 8001906:	e03e      	b.n	8001986 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001908:	79fa      	ldrb	r2, [r7, #7]
 800190a:	492f      	ldr	r1, [pc, #188]	@ (80019c8 <UnlinkTimer+0x100>)
 800190c:	4613      	mov	r3, r2
 800190e:	005b      	lsls	r3, r3, #1
 8001910:	4413      	add	r3, r2
 8001912:	00db      	lsls	r3, r3, #3
 8001914:	440b      	add	r3, r1
 8001916:	3314      	adds	r3, #20
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 800191c:	79fa      	ldrb	r2, [r7, #7]
 800191e:	492a      	ldr	r1, [pc, #168]	@ (80019c8 <UnlinkTimer+0x100>)
 8001920:	4613      	mov	r3, r2
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4413      	add	r3, r2
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	440b      	add	r3, r1
 800192a:	3315      	adds	r3, #21
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001930:	79f9      	ldrb	r1, [r7, #7]
 8001932:	7bfa      	ldrb	r2, [r7, #15]
 8001934:	4824      	ldr	r0, [pc, #144]	@ (80019c8 <UnlinkTimer+0x100>)
 8001936:	460b      	mov	r3, r1
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	440b      	add	r3, r1
 800193c:	00db      	lsls	r3, r3, #3
 800193e:	4403      	add	r3, r0
 8001940:	3315      	adds	r3, #21
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	b2d8      	uxtb	r0, r3
 8001946:	4920      	ldr	r1, [pc, #128]	@ (80019c8 <UnlinkTimer+0x100>)
 8001948:	4613      	mov	r3, r2
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	4413      	add	r3, r2
 800194e:	00db      	lsls	r3, r3, #3
 8001950:	440b      	add	r3, r1
 8001952:	3315      	adds	r3, #21
 8001954:	4602      	mov	r2, r0
 8001956:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001958:	7bbb      	ldrb	r3, [r7, #14]
 800195a:	2b06      	cmp	r3, #6
 800195c:	d013      	beq.n	8001986 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 800195e:	79f9      	ldrb	r1, [r7, #7]
 8001960:	7bba      	ldrb	r2, [r7, #14]
 8001962:	4819      	ldr	r0, [pc, #100]	@ (80019c8 <UnlinkTimer+0x100>)
 8001964:	460b      	mov	r3, r1
 8001966:	005b      	lsls	r3, r3, #1
 8001968:	440b      	add	r3, r1
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	4403      	add	r3, r0
 800196e:	3314      	adds	r3, #20
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	b2d8      	uxtb	r0, r3
 8001974:	4914      	ldr	r1, [pc, #80]	@ (80019c8 <UnlinkTimer+0x100>)
 8001976:	4613      	mov	r3, r2
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	4413      	add	r3, r2
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	440b      	add	r3, r1
 8001980:	3314      	adds	r3, #20
 8001982:	4602      	mov	r2, r0
 8001984:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001986:	79fa      	ldrb	r2, [r7, #7]
 8001988:	490f      	ldr	r1, [pc, #60]	@ (80019c8 <UnlinkTimer+0x100>)
 800198a:	4613      	mov	r3, r2
 800198c:	005b      	lsls	r3, r3, #1
 800198e:	4413      	add	r3, r2
 8001990:	00db      	lsls	r3, r3, #3
 8001992:	440b      	add	r3, r1
 8001994:	330c      	adds	r3, #12
 8001996:	2201      	movs	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 800199a:	4b09      	ldr	r3, [pc, #36]	@ (80019c0 <UnlinkTimer+0xf8>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	2b06      	cmp	r3, #6
 80019a2:	d107      	bne.n	80019b4 <UnlinkTimer+0xec>
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d104      	bne.n	80019b4 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <UnlinkTimer+0x104>)
 80019ac:	f04f 32ff 	mov.w	r2, #4294967295
 80019b0:	601a      	str	r2, [r3, #0]
  }

  return;
 80019b2:	bf00      	nop
 80019b4:	bf00      	nop
}
 80019b6:	3714      	adds	r7, #20
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr
 80019c0:	20000168 	.word	0x20000168
 80019c4:	20000169 	.word	0x20000169
 80019c8:	200000d8 	.word	0x200000d8
 80019cc:	2000016c 	.word	0x2000016c

080019d0 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 80019d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019de:	d026      	beq.n	8001a2e <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 80019e0:	f7ff fe02 	bl	80015e8 <ReadRtcSsrValue>
 80019e4:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 80019e6:	4b16      	ldr	r3, [pc, #88]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	687a      	ldr	r2, [r7, #4]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d805      	bhi.n	80019fc <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 80019f0:	4b13      	ldr	r3, [pc, #76]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	1ad3      	subs	r3, r2, r3
 80019f8:	607b      	str	r3, [r7, #4]
 80019fa:	e00a      	b.n	8001a12 <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80019fc:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <ReturnTimeElapsed+0x74>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001a08:	4b0d      	ldr	r3, [pc, #52]	@ (8001a40 <ReturnTimeElapsed+0x70>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	683a      	ldr	r2, [r7, #0]
 8001a0e:	4413      	add	r3, r2
 8001a10:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <ReturnTimeElapsed+0x78>)
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	461a      	mov	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	fb02 f303 	mul.w	r3, r2, r3
 8001a1e:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <ReturnTimeElapsed+0x7c>)
 8001a22:	781b      	ldrb	r3, [r3, #0]
 8001a24:	461a      	mov	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	40d3      	lsrs	r3, r2
 8001a2a:	607b      	str	r3, [r7, #4]
 8001a2c:	e001      	b.n	8001a32 <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	b29b      	uxth	r3, r3
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	2000016c 	.word	0x2000016c
 8001a44:	20000174 	.word	0x20000174
 8001a48:	20000172 	.word	0x20000172
 8001a4c:	20000171 	.word	0x20000171

08001a50 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d108      	bne.n	8001a72 <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001a60:	f7ff fdc2 	bl	80015e8 <ReadRtcSsrValue>
 8001a64:	4603      	mov	r3, r0
 8001a66:	4a21      	ldr	r2, [pc, #132]	@ (8001aec <RestartWakeupCounter+0x9c>)
 8001a68:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001a6a:	2003      	movs	r0, #3
 8001a6c:	f001 fded 	bl	800364a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001a70:	e039      	b.n	8001ae6 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001a72:	88fb      	ldrh	r3, [r7, #6]
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d803      	bhi.n	8001a80 <RestartWakeupCounter+0x30>
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <RestartWakeupCounter+0xa0>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d002      	beq.n	8001a86 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001a80:	88fb      	ldrh	r3, [r7, #6]
 8001a82:	3b01      	subs	r3, #1
 8001a84:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001a86:	bf00      	nop
 8001a88:	4b1a      	ldr	r3, [pc, #104]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f003 0304 	and.w	r3, r3, #4
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d0f8      	beq.n	8001a88 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001a96:	4b17      	ldr	r3, [pc, #92]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	b2da      	uxtb	r2, r3
 8001a9e:	4b15      	ldr	r3, [pc, #84]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001aa6:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001aa8:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <RestartWakeupCounter+0xa8>)
 8001aaa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001aae:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001ab0:	2003      	movs	r0, #3
 8001ab2:	f001 fdd8 	bl	8003666 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <RestartWakeupCounter+0xac>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	0c1b      	lsrs	r3, r3, #16
 8001abc:	041b      	lsls	r3, r3, #16
 8001abe:	88fa      	ldrh	r2, [r7, #6]
 8001ac0:	490e      	ldr	r1, [pc, #56]	@ (8001afc <RestartWakeupCounter+0xac>)
 8001ac2:	4313      	orrs	r3, r2
 8001ac4:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001ac6:	f7ff fd8f 	bl	80015e8 <ReadRtcSsrValue>
 8001aca:	4603      	mov	r3, r0
 8001acc:	4a07      	ldr	r2, [pc, #28]	@ (8001aec <RestartWakeupCounter+0x9c>)
 8001ace:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001ad0:	4b08      	ldr	r3, [pc, #32]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	689a      	ldr	r2, [r3, #8]
 8001ad6:	4b07      	ldr	r3, [pc, #28]	@ (8001af4 <RestartWakeupCounter+0xa4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ade:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001ae0:	f3af 8000 	nop.w
  return ;
 8001ae4:	bf00      	nop
}
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	2000016c 	.word	0x2000016c
 8001af0:	20000171 	.word	0x20000171
 8001af4:	200001c4 	.word	0x200001c4
 8001af8:	58000800 	.word	0x58000800
 8001afc:	40002800 	.word	0x40002800

08001b00 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001b06:	4b45      	ldr	r3, [pc, #276]	@ (8001c1c <RescheduleTimerList+0x11c>)
 8001b08:	689b      	ldr	r3, [r3, #8]
 8001b0a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b0e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b12:	d107      	bne.n	8001b24 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001b14:	bf00      	nop
 8001b16:	4b42      	ldr	r3, [pc, #264]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	68db      	ldr	r3, [r3, #12]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d1f8      	bne.n	8001b16 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001b24:	4b3e      	ldr	r3, [pc, #248]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	689a      	ldr	r2, [r3, #8]
 8001b2a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c20 <RescheduleTimerList+0x120>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001b32:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001b34:	4b3b      	ldr	r3, [pc, #236]	@ (8001c24 <RescheduleTimerList+0x124>)
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001b3a:	7bfa      	ldrb	r2, [r7, #15]
 8001b3c:	493a      	ldr	r1, [pc, #232]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001b3e:	4613      	mov	r3, r2
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	4413      	add	r3, r2
 8001b44:	00db      	lsls	r3, r3, #3
 8001b46:	440b      	add	r3, r1
 8001b48:	3308      	adds	r3, #8
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001b4e:	f7ff ff3f 	bl	80019d0 <ReturnTimeElapsed>
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	68ba      	ldr	r2, [r7, #8]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d205      	bcs.n	8001b6a <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b62:	4b32      	ldr	r3, [pc, #200]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b64:	2201      	movs	r2, #1
 8001b66:	701a      	strb	r2, [r3, #0]
 8001b68:	e04d      	b.n	8001c06 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001b6a:	88fb      	ldrh	r3, [r7, #6]
 8001b6c:	4a30      	ldr	r2, [pc, #192]	@ (8001c30 <RescheduleTimerList+0x130>)
 8001b6e:	8812      	ldrh	r2, [r2, #0]
 8001b70:	b292      	uxth	r2, r2
 8001b72:	4413      	add	r3, r2
 8001b74:	461a      	mov	r2, r3
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d906      	bls.n	8001b8a <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001b7c:	4b2c      	ldr	r3, [pc, #176]	@ (8001c30 <RescheduleTimerList+0x130>)
 8001b7e:	881b      	ldrh	r3, [r3, #0]
 8001b80:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001b82:	4b2a      	ldr	r3, [pc, #168]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	701a      	strb	r2, [r3, #0]
 8001b88:	e03d      	b.n	8001c06 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	b29a      	uxth	r2, r3
 8001b8e:	88fb      	ldrh	r3, [r7, #6]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b94:	4b25      	ldr	r3, [pc, #148]	@ (8001c2c <RescheduleTimerList+0x12c>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b9a:	e034      	b.n	8001c06 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001b9c:	7bfa      	ldrb	r2, [r7, #15]
 8001b9e:	4922      	ldr	r1, [pc, #136]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4413      	add	r3, r2
 8001ba6:	00db      	lsls	r3, r3, #3
 8001ba8:	440b      	add	r3, r1
 8001baa:	3308      	adds	r3, #8
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d20a      	bcs.n	8001bca <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001bb4:	7bfa      	ldrb	r2, [r7, #15]
 8001bb6:	491c      	ldr	r1, [pc, #112]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	00db      	lsls	r3, r3, #3
 8001bc0:	440b      	add	r3, r1
 8001bc2:	3308      	adds	r3, #8
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	e013      	b.n	8001bf2 <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001bca:	7bfa      	ldrb	r2, [r7, #15]
 8001bcc:	4916      	ldr	r1, [pc, #88]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bce:	4613      	mov	r3, r2
 8001bd0:	005b      	lsls	r3, r3, #1
 8001bd2:	4413      	add	r3, r2
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	440b      	add	r3, r1
 8001bd8:	3308      	adds	r3, #8
 8001bda:	6819      	ldr	r1, [r3, #0]
 8001bdc:	88fb      	ldrh	r3, [r7, #6]
 8001bde:	7bfa      	ldrb	r2, [r7, #15]
 8001be0:	1ac9      	subs	r1, r1, r3
 8001be2:	4811      	ldr	r0, [pc, #68]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001be4:	4613      	mov	r3, r2
 8001be6:	005b      	lsls	r3, r3, #1
 8001be8:	4413      	add	r3, r2
 8001bea:	00db      	lsls	r3, r3, #3
 8001bec:	4403      	add	r3, r0
 8001bee:	3308      	adds	r3, #8
 8001bf0:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001bf2:	7bfa      	ldrb	r2, [r7, #15]
 8001bf4:	490c      	ldr	r1, [pc, #48]	@ (8001c28 <RescheduleTimerList+0x128>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	3315      	adds	r3, #21
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001c06:	7bfb      	ldrb	r3, [r7, #15]
 8001c08:	2b06      	cmp	r3, #6
 8001c0a:	d1c7      	bne.n	8001b9c <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001c0c:	89bb      	ldrh	r3, [r7, #12]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ff1e 	bl	8001a50 <RestartWakeupCounter>

  return ;
 8001c14:	bf00      	nop
}
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40002800 	.word	0x40002800
 8001c20:	200001c4 	.word	0x200001c4
 8001c24:	20000168 	.word	0x20000168
 8001c28:	200000d8 	.word	0x200000d8
 8001c2c:	20000170 	.word	0x20000170
 8001c30:	20000176 	.word	0x20000176

08001c34 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	@ 0x28
 8001c38:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c3a:	f3ef 8310 	mrs	r3, PRIMASK
 8001c3e:	617b      	str	r3, [r7, #20]
  return(result);
 8001c40:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001c42:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001c44:	b672      	cpsid	i
}
 8001c46:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001c48:	4b59      	ldr	r3, [pc, #356]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	22ca      	movs	r2, #202	@ 0xca
 8001c4e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001c50:	4b57      	ldr	r3, [pc, #348]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2253      	movs	r2, #83	@ 0x53
 8001c56:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001c58:	4b55      	ldr	r3, [pc, #340]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	4b54      	ldr	r3, [pc, #336]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c66:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001c68:	4b52      	ldr	r3, [pc, #328]	@ (8001db4 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001c70:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c74:	4950      	ldr	r1, [pc, #320]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	00db      	lsls	r3, r3, #3
 8001c7e:	440b      	add	r3, r1
 8001c80:	330c      	adds	r3, #12
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d16e      	bne.n	8001d68 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8001c8a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8e:	494a      	ldr	r1, [pc, #296]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001c90:	4613      	mov	r3, r2
 8001c92:	005b      	lsls	r3, r3, #1
 8001c94:	4413      	add	r3, r2
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	440b      	add	r3, r1
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001c9e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001ca2:	4945      	ldr	r1, [pc, #276]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4413      	add	r3, r2
 8001caa:	00db      	lsls	r3, r3, #3
 8001cac:	440b      	add	r3, r1
 8001cae:	3310      	adds	r3, #16
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001cb4:	4b41      	ldr	r3, [pc, #260]	@ (8001dbc <HW_TS_RTC_Wakeup_Handler+0x188>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d04c      	beq.n	8001d58 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001cbe:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001cc2:	493d      	ldr	r1, [pc, #244]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	00db      	lsls	r3, r3, #3
 8001ccc:	440b      	add	r3, r1
 8001cce:	330d      	adds	r3, #13
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d124      	bne.n	8001d22 <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8001cd8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001cdc:	2101      	movs	r1, #1
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fdf2 	bl	80018c8 <UnlinkTimer>
 8001ce4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce6:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	f383 8810 	msr	PRIMASK, r3
}
 8001cee:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 8001cf0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001cf4:	4930      	ldr	r1, [pc, #192]	@ (8001db8 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8001cf6:	4613      	mov	r3, r2
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	4413      	add	r3, r2
 8001cfc:	00db      	lsls	r3, r3, #3
 8001cfe:	440b      	add	r3, r1
 8001d00:	3304      	adds	r3, #4
 8001d02:	681a      	ldr	r2, [r3, #0]
 8001d04:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 fa32 	bl	8002174 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d10:	4b27      	ldr	r3, [pc, #156]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	22ca      	movs	r2, #202	@ 0xca
 8001d16:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d18:	4b25      	ldr	r3, [pc, #148]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2253      	movs	r2, #83	@ 0x53
 8001d1e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d20:	e012      	b.n	8001d48 <HW_TS_RTC_Wakeup_Handler+0x114>
 8001d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	f383 8810 	msr	PRIMASK, r3
}
 8001d2c:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 8001d2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d32:	4618      	mov	r0, r3
 8001d34:	f000 f99a 	bl	800206c <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001d38:	4b1d      	ldr	r3, [pc, #116]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	22ca      	movs	r2, #202	@ 0xca
 8001d3e:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d40:	4b1b      	ldr	r3, [pc, #108]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2253      	movs	r2, #83	@ 0x53
 8001d46:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001d48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001d4c:	69fa      	ldr	r2, [r7, #28]
 8001d4e:	4619      	mov	r1, r3
 8001d50:	69b8      	ldr	r0, [r7, #24]
 8001d52:	f000 fa95 	bl	8002280 <HW_TS_RTC_Int_AppNot>
 8001d56:	e022      	b.n	8001d9e <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8001d58:	f7ff fed2 	bl	8001b00 <RescheduleTimerList>
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f383 8810 	msr	PRIMASK, r3
}
 8001d66:	e01a      	b.n	8001d9e <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001d68:	bf00      	nop
 8001d6a:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	f003 0304 	and.w	r3, r3, #4
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d0f8      	beq.n	8001d6a <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001d78:	4b0d      	ldr	r3, [pc, #52]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	b2da      	uxtb	r2, r3
 8001d80:	4b0b      	ldr	r3, [pc, #44]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001d88:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001dc0 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001d8c:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001d90:	60da      	str	r2, [r3, #12]
 8001d92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d94:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f383 8810 	msr	PRIMASK, r3
}
 8001d9c:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001d9e:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	22ff      	movs	r2, #255	@ 0xff
 8001da4:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8001da6:	bf00      	nop
}
 8001da8:	3728      	adds	r7, #40	@ 0x28
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	200001c4 	.word	0x200001c4
 8001db4:	20000168 	.word	0x20000168
 8001db8:	200000d8 	.word	0x200000d8
 8001dbc:	20000170 	.word	0x20000170
 8001dc0:	58000800 	.word	0x58000800

08001dc4 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	4603      	mov	r3, r0
 8001dcc:	6039      	str	r1, [r7, #0]
 8001dce:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001dd0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f4c <HW_TS_Init+0x188>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	22ca      	movs	r2, #202	@ 0xca
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dd8:	4b5c      	ldr	r3, [pc, #368]	@ (8001f4c <HW_TS_Init+0x188>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2253      	movs	r2, #83	@ 0x53
 8001dde:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001de0:	4b5b      	ldr	r3, [pc, #364]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	4a5a      	ldr	r2, [pc, #360]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001de6:	f043 0320 	orr.w	r3, r3, #32
 8001dea:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001dec:	4b58      	ldr	r3, [pc, #352]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f1c3 0304 	rsb	r3, r3, #4
 8001dfc:	b2da      	uxtb	r2, r3
 8001dfe:	4b55      	ldr	r3, [pc, #340]	@ (8001f54 <HW_TS_Init+0x190>)
 8001e00:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001e02:	4b53      	ldr	r3, [pc, #332]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001e0a:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 8001e0e:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	693a      	ldr	r2, [r7, #16]
 8001e12:	fa92 f2a2 	rbit	r2, r2
 8001e16:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e18:	68fa      	ldr	r2, [r7, #12]
 8001e1a:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	2a00      	cmp	r2, #0
 8001e20:	d101      	bne.n	8001e26 <HW_TS_Init+0x62>
  {
    return 32U;
 8001e22:	2220      	movs	r2, #32
 8001e24:	e003      	b.n	8001e2e <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 8001e26:	697a      	ldr	r2, [r7, #20]
 8001e28:	fab2 f282 	clz	r2, r2
 8001e2c:	b2d2      	uxtb	r2, r2
 8001e2e:	40d3      	lsrs	r3, r2
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	3301      	adds	r3, #1
 8001e34:	b2da      	uxtb	r2, r3
 8001e36:	4b48      	ldr	r3, [pc, #288]	@ (8001f58 <HW_TS_Init+0x194>)
 8001e38:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001e3a:	4b45      	ldr	r3, [pc, #276]	@ (8001f50 <HW_TS_Init+0x18c>)
 8001e3c:	691b      	ldr	r3, [r3, #16]
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3301      	adds	r3, #1
 8001e48:	b29a      	uxth	r2, r3
 8001e4a:	4b44      	ldr	r3, [pc, #272]	@ (8001f5c <HW_TS_Init+0x198>)
 8001e4c:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001e4e:	4b43      	ldr	r3, [pc, #268]	@ (8001f5c <HW_TS_Init+0x198>)
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	3b01      	subs	r3, #1
 8001e54:	4a40      	ldr	r2, [pc, #256]	@ (8001f58 <HW_TS_Init+0x194>)
 8001e56:	7812      	ldrb	r2, [r2, #0]
 8001e58:	fb02 f303 	mul.w	r3, r2, r3
 8001e5c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001e60:	4a3c      	ldr	r2, [pc, #240]	@ (8001f54 <HW_TS_Init+0x190>)
 8001e62:	7812      	ldrb	r2, [r2, #0]
 8001e64:	40d3      	lsrs	r3, r2
 8001e66:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d904      	bls.n	8001e7c <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001e72:	4b3b      	ldr	r3, [pc, #236]	@ (8001f60 <HW_TS_Init+0x19c>)
 8001e74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e78:	801a      	strh	r2, [r3, #0]
 8001e7a:	e003      	b.n	8001e84 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001e7c:	69bb      	ldr	r3, [r7, #24]
 8001e7e:	b29a      	uxth	r2, r3
 8001e80:	4b37      	ldr	r3, [pc, #220]	@ (8001f60 <HW_TS_Init+0x19c>)
 8001e82:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e84:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e88:	f7ff fb9c 	bl	80015c4 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001e8c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001e90:	f7ff fb84 	bl	800159c <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001e94:	79fb      	ldrb	r3, [r7, #7]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d13d      	bne.n	8001f16 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001e9a:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <HW_TS_Init+0x1a0>)
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001ea0:	4b31      	ldr	r3, [pc, #196]	@ (8001f68 <HW_TS_Init+0x1a4>)
 8001ea2:	f04f 32ff 	mov.w	r2, #4294967295
 8001ea6:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	77fb      	strb	r3, [r7, #31]
 8001eac:	e00c      	b.n	8001ec8 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001eae:	7ffa      	ldrb	r2, [r7, #31]
 8001eb0:	492e      	ldr	r1, [pc, #184]	@ (8001f6c <HW_TS_Init+0x1a8>)
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	440b      	add	r3, r1
 8001ebc:	330c      	adds	r3, #12
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001ec2:	7ffb      	ldrb	r3, [r7, #31]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	77fb      	strb	r3, [r7, #31]
 8001ec8:	7ffb      	ldrb	r3, [r7, #31]
 8001eca:	2b05      	cmp	r3, #5
 8001ecc:	d9ef      	bls.n	8001eae <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001ece:	4b28      	ldr	r3, [pc, #160]	@ (8001f70 <HW_TS_Init+0x1ac>)
 8001ed0:	2206      	movs	r2, #6
 8001ed2:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8001ed4:	4b1d      	ldr	r3, [pc, #116]	@ (8001f4c <HW_TS_Init+0x188>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	689a      	ldr	r2, [r3, #8]
 8001eda:	4b1c      	ldr	r3, [pc, #112]	@ (8001f4c <HW_TS_Init+0x188>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ee2:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001ee4:	4b19      	ldr	r3, [pc, #100]	@ (8001f4c <HW_TS_Init+0x188>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	b2da      	uxtb	r2, r3
 8001eec:	4b17      	ldr	r3, [pc, #92]	@ (8001f4c <HW_TS_Init+0x188>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001ef4:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001ef6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f74 <HW_TS_Init+0x1b0>)
 8001ef8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001efc:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001efe:	2003      	movs	r0, #3
 8001f00:	f001 fbb1 	bl	8003666 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	689a      	ldr	r2, [r3, #8]
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001f12:	609a      	str	r2, [r3, #8]
 8001f14:	e009      	b.n	8001f2a <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 8001f16:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	68db      	ldr	r3, [r3, #12]
 8001f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d002      	beq.n	8001f2a <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001f24:	2003      	movs	r0, #3
 8001f26:	f001 fb90 	bl	800364a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8001f2a:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <HW_TS_Init+0x188>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	22ff      	movs	r2, #255	@ 0xff
 8001f30:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001f32:	2200      	movs	r2, #0
 8001f34:	2103      	movs	r1, #3
 8001f36:	2003      	movs	r0, #3
 8001f38:	f001 fb45 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001f3c:	2003      	movs	r0, #3
 8001f3e:	f001 fb5c 	bl	80035fa <HAL_NVIC_EnableIRQ>

  return;
 8001f42:	bf00      	nop
}
 8001f44:	3720      	adds	r7, #32
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200001c4 	.word	0x200001c4
 8001f50:	40002800 	.word	0x40002800
 8001f54:	20000171 	.word	0x20000171
 8001f58:	20000172 	.word	0x20000172
 8001f5c:	20000174 	.word	0x20000174
 8001f60:	20000176 	.word	0x20000176
 8001f64:	20000170 	.word	0x20000170
 8001f68:	2000016c 	.word	0x2000016c
 8001f6c:	200000d8 	.word	0x200000d8
 8001f70:	20000168 	.word	0x20000168
 8001f74:	58000800 	.word	0x58000800

08001f78 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b08b      	sub	sp, #44	@ 0x2c
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	4613      	mov	r3, r2
 8001f86:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f8e:	f3ef 8310 	mrs	r3, PRIMASK
 8001f92:	61fb      	str	r3, [r7, #28]
  return(result);
 8001f94:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001f96:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001f98:	b672      	cpsid	i
}
 8001f9a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001f9c:	e004      	b.n	8001fa8 <HW_TS_Create+0x30>
  {
    loop++;
 8001f9e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001fa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fac:	2b05      	cmp	r3, #5
 8001fae:	d80c      	bhi.n	8001fca <HW_TS_Create+0x52>
 8001fb0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fb4:	492c      	ldr	r1, [pc, #176]	@ (8002068 <HW_TS_Create+0xf0>)
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	005b      	lsls	r3, r3, #1
 8001fba:	4413      	add	r3, r2
 8001fbc:	00db      	lsls	r3, r3, #3
 8001fbe:	440b      	add	r3, r1
 8001fc0:	330c      	adds	r3, #12
 8001fc2:	781b      	ldrb	r3, [r3, #0]
 8001fc4:	b2db      	uxtb	r3, r3
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d1e9      	bne.n	8001f9e <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001fce:	2b06      	cmp	r3, #6
 8001fd0:	d038      	beq.n	8002044 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001fd2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001fd6:	4924      	ldr	r1, [pc, #144]	@ (8002068 <HW_TS_Create+0xf0>)
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	440b      	add	r3, r1
 8001fe2:	330c      	adds	r3, #12
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	6a3b      	ldr	r3, [r7, #32]
 8001fea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	f383 8810 	msr	PRIMASK, r3
}
 8001ff2:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001ff4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001ff8:	491b      	ldr	r1, [pc, #108]	@ (8002068 <HW_TS_Create+0xf0>)
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4413      	add	r3, r2
 8002000:	00db      	lsls	r3, r3, #3
 8002002:	440b      	add	r3, r1
 8002004:	3310      	adds	r3, #16
 8002006:	68fa      	ldr	r2, [r7, #12]
 8002008:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 800200a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800200e:	4916      	ldr	r1, [pc, #88]	@ (8002068 <HW_TS_Create+0xf0>)
 8002010:	4613      	mov	r3, r2
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	4413      	add	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	440b      	add	r3, r1
 800201a:	330d      	adds	r3, #13
 800201c:	79fa      	ldrb	r2, [r7, #7]
 800201e:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8002020:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002024:	4910      	ldr	r1, [pc, #64]	@ (8002068 <HW_TS_Create+0xf0>)
 8002026:	4613      	mov	r3, r2
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4413      	add	r3, r2
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	440b      	add	r3, r1
 8002030:	683a      	ldr	r2, [r7, #0]
 8002032:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800203a:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 800203c:	2300      	movs	r3, #0
 800203e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002042:	e008      	b.n	8002056 <HW_TS_Create+0xde>
 8002044:	6a3b      	ldr	r3, [r7, #32]
 8002046:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	f383 8810 	msr	PRIMASK, r3
}
 800204e:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002050:	2301      	movs	r3, #1
 8002052:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 8002056:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800205a:	4618      	mov	r0, r3
 800205c:	372c      	adds	r7, #44	@ 0x2c
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	200000d8 	.word	0x200000d8

0800206c <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002076:	f3ef 8310 	mrs	r3, PRIMASK
 800207a:	60fb      	str	r3, [r7, #12]
  return(result);
 800207c:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800207e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002080:	b672      	cpsid	i
}
 8002082:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002084:	2003      	movs	r0, #3
 8002086:	f001 fac6 	bl	8003616 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800208a:	4b34      	ldr	r3, [pc, #208]	@ (800215c <HW_TS_Stop+0xf0>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	22ca      	movs	r2, #202	@ 0xca
 8002090:	625a      	str	r2, [r3, #36]	@ 0x24
 8002092:	4b32      	ldr	r3, [pc, #200]	@ (800215c <HW_TS_Stop+0xf0>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2253      	movs	r2, #83	@ 0x53
 8002098:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800209a:	79fa      	ldrb	r2, [r7, #7]
 800209c:	4930      	ldr	r1, [pc, #192]	@ (8002160 <HW_TS_Stop+0xf4>)
 800209e:	4613      	mov	r3, r2
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	4413      	add	r3, r2
 80020a4:	00db      	lsls	r3, r3, #3
 80020a6:	440b      	add	r3, r1
 80020a8:	330c      	adds	r3, #12
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	b2db      	uxtb	r3, r3
 80020ae:	2b02      	cmp	r3, #2
 80020b0:	d142      	bne.n	8002138 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 80020b2:	79fb      	ldrb	r3, [r7, #7]
 80020b4:	2100      	movs	r1, #0
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff fc06 	bl	80018c8 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 80020bc:	4b29      	ldr	r3, [pc, #164]	@ (8002164 <HW_TS_Stop+0xf8>)
 80020be:	781b      	ldrb	r3, [r3, #0]
 80020c0:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80020c2:	7cfb      	ldrb	r3, [r7, #19]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d12f      	bne.n	8002128 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80020c8:	4b27      	ldr	r3, [pc, #156]	@ (8002168 <HW_TS_Stop+0xfc>)
 80020ca:	689b      	ldr	r3, [r3, #8]
 80020cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020d0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020d4:	d107      	bne.n	80020e6 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 80020d6:	bf00      	nop
 80020d8:	4b20      	ldr	r3, [pc, #128]	@ (800215c <HW_TS_Stop+0xf0>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	f003 0304 	and.w	r3, r3, #4
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d1f8      	bne.n	80020d8 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80020e6:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HW_TS_Stop+0xf0>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <HW_TS_Stop+0xf0>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020f4:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80020f6:	bf00      	nop
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <HW_TS_Stop+0xf0>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f8      	beq.n	80020f8 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002106:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HW_TS_Stop+0xf0>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	68db      	ldr	r3, [r3, #12]
 800210c:	b2da      	uxtb	r2, r3
 800210e:	4b13      	ldr	r3, [pc, #76]	@ (800215c <HW_TS_Stop+0xf0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002116:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002118:	4b14      	ldr	r3, [pc, #80]	@ (800216c <HW_TS_Stop+0x100>)
 800211a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800211e:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8002120:	2003      	movs	r0, #3
 8002122:	f001 faa0 	bl	8003666 <HAL_NVIC_ClearPendingIRQ>
 8002126:	e007      	b.n	8002138 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002128:	4b11      	ldr	r3, [pc, #68]	@ (8002170 <HW_TS_Stop+0x104>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	b2db      	uxtb	r3, r3
 800212e:	7cfa      	ldrb	r2, [r7, #19]
 8002130:	429a      	cmp	r2, r3
 8002132:	d001      	beq.n	8002138 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 8002134:	f7ff fce4 	bl	8001b00 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <HW_TS_Stop+0xf0>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	22ff      	movs	r2, #255	@ 0xff
 800213e:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002140:	2003      	movs	r0, #3
 8002142:	f001 fa5a 	bl	80035fa <HAL_NVIC_EnableIRQ>
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	f383 8810 	msr	PRIMASK, r3
}
 8002150:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002152:	bf00      	nop
}
 8002154:	3718      	adds	r7, #24
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	200001c4 	.word	0x200001c4
 8002160:	200000d8 	.word	0x200000d8
 8002164:	20000168 	.word	0x20000168
 8002168:	40002800 	.word	0x40002800
 800216c:	58000800 	.word	0x58000800
 8002170:	20000169 	.word	0x20000169

08002174 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b086      	sub	sp, #24
 8002178:	af00      	add	r7, sp, #0
 800217a:	4603      	mov	r3, r0
 800217c:	6039      	str	r1, [r7, #0]
 800217e:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002180:	79fa      	ldrb	r2, [r7, #7]
 8002182:	493b      	ldr	r1, [pc, #236]	@ (8002270 <HW_TS_Start+0xfc>)
 8002184:	4613      	mov	r3, r2
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	4413      	add	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	440b      	add	r3, r1
 800218e:	330c      	adds	r3, #12
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d103      	bne.n	80021a0 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002198:	79fb      	ldrb	r3, [r7, #7]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff ff66 	bl	800206c <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80021a0:	f3ef 8310 	mrs	r3, PRIMASK
 80021a4:	60fb      	str	r3, [r7, #12]
  return(result);
 80021a6:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80021a8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80021aa:	b672      	cpsid	i
}
 80021ac:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 80021ae:	2003      	movs	r0, #3
 80021b0:	f001 fa31 	bl	8003616 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80021b4:	4b2f      	ldr	r3, [pc, #188]	@ (8002274 <HW_TS_Start+0x100>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	22ca      	movs	r2, #202	@ 0xca
 80021ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80021bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002274 <HW_TS_Start+0x100>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2253      	movs	r2, #83	@ 0x53
 80021c2:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 80021c4:	79fa      	ldrb	r2, [r7, #7]
 80021c6:	492a      	ldr	r1, [pc, #168]	@ (8002270 <HW_TS_Start+0xfc>)
 80021c8:	4613      	mov	r3, r2
 80021ca:	005b      	lsls	r3, r3, #1
 80021cc:	4413      	add	r3, r2
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	440b      	add	r3, r1
 80021d2:	330c      	adds	r3, #12
 80021d4:	2202      	movs	r2, #2
 80021d6:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80021d8:	79fa      	ldrb	r2, [r7, #7]
 80021da:	4925      	ldr	r1, [pc, #148]	@ (8002270 <HW_TS_Start+0xfc>)
 80021dc:	4613      	mov	r3, r2
 80021de:	005b      	lsls	r3, r3, #1
 80021e0:	4413      	add	r3, r2
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	440b      	add	r3, r1
 80021e6:	3308      	adds	r3, #8
 80021e8:	683a      	ldr	r2, [r7, #0]
 80021ea:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80021ec:	79fa      	ldrb	r2, [r7, #7]
 80021ee:	4920      	ldr	r1, [pc, #128]	@ (8002270 <HW_TS_Start+0xfc>)
 80021f0:	4613      	mov	r3, r2
 80021f2:	005b      	lsls	r3, r3, #1
 80021f4:	4413      	add	r3, r2
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	440b      	add	r3, r1
 80021fa:	3304      	adds	r3, #4
 80021fc:	683a      	ldr	r2, [r7, #0]
 80021fe:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff fab6 	bl	8001774 <linkTimer>
 8002208:	4603      	mov	r3, r0
 800220a:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 800220c:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <HW_TS_Start+0x104>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8002212:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <HW_TS_Start+0x108>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	b2db      	uxtb	r3, r3
 8002218:	7c7a      	ldrb	r2, [r7, #17]
 800221a:	429a      	cmp	r2, r3
 800221c:	d002      	beq.n	8002224 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 800221e:	f7ff fc6f 	bl	8001b00 <RescheduleTimerList>
 8002222:	e013      	b.n	800224c <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8002224:	79fa      	ldrb	r2, [r7, #7]
 8002226:	4912      	ldr	r1, [pc, #72]	@ (8002270 <HW_TS_Start+0xfc>)
 8002228:	4613      	mov	r3, r2
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	4413      	add	r3, r2
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	440b      	add	r3, r1
 8002232:	3308      	adds	r3, #8
 8002234:	6819      	ldr	r1, [r3, #0]
 8002236:	8a7b      	ldrh	r3, [r7, #18]
 8002238:	79fa      	ldrb	r2, [r7, #7]
 800223a:	1ac9      	subs	r1, r1, r3
 800223c:	480c      	ldr	r0, [pc, #48]	@ (8002270 <HW_TS_Start+0xfc>)
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	4403      	add	r3, r0
 8002248:	3308      	adds	r3, #8
 800224a:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800224c:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <HW_TS_Start+0x100>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	22ff      	movs	r2, #255	@ 0xff
 8002252:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002254:	2003      	movs	r0, #3
 8002256:	f001 f9d0 	bl	80035fa <HAL_NVIC_EnableIRQ>
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	f383 8810 	msr	PRIMASK, r3
}
 8002264:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8002266:	bf00      	nop
}
 8002268:	3718      	adds	r7, #24
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	200000d8 	.word	0x200000d8
 8002274:	200001c4 	.word	0x200001c4
 8002278:	20000168 	.word	0x20000168
 800227c:	20000169 	.word	0x20000169

08002280 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b084      	sub	sp, #16
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	460b      	mov	r3, r1
 800228a:	607a      	str	r2, [r7, #4]
 800228c:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4798      	blx	r3

  return;
 8002292:	bf00      	nop
}
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
	...

0800229c <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	4603      	mov	r3, r0
 80022a8:	73fb      	strb	r3, [r7, #15]
 80022aa:	4613      	mov	r3, r2
 80022ac:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 80022b2:	2300      	movs	r3, #0
 80022b4:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 80022b6:	7bfb      	ldrb	r3, [r7, #15]
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d10e      	bne.n	80022da <HW_UART_Transmit_DMA+0x3e>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case hw_uart1:
            HW_huart1TxCb = cb;
 80022bc:	4a17      	ldr	r2, [pc, #92]	@ (800231c <HW_UART_Transmit_DMA+0x80>)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 80022c2:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <HW_UART_Transmit_DMA+0x84>)
 80022c4:	4a17      	ldr	r2, [pc, #92]	@ (8002324 <HW_UART_Transmit_DMA+0x88>)
 80022c6:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 80022c8:	89bb      	ldrh	r3, [r7, #12]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68b9      	ldr	r1, [r7, #8]
 80022ce:	4814      	ldr	r0, [pc, #80]	@ (8002320 <HW_UART_Transmit_DMA+0x84>)
 80022d0:	f005 fe02 	bl	8007ed8 <HAL_UART_Transmit_DMA>
 80022d4:	4603      	mov	r3, r0
 80022d6:	75fb      	strb	r3, [r7, #23]
            break;
 80022d8:	e000      	b.n	80022dc <HW_UART_Transmit_DMA+0x40>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 80022da:	bf00      	nop
    }

    switch (hal_status)
 80022dc:	7dfb      	ldrb	r3, [r7, #23]
 80022de:	2b03      	cmp	r3, #3
 80022e0:	d816      	bhi.n	8002310 <HW_UART_Transmit_DMA+0x74>
 80022e2:	a201      	add	r2, pc, #4	@ (adr r2, 80022e8 <HW_UART_Transmit_DMA+0x4c>)
 80022e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022e8:	080022f9 	.word	0x080022f9
 80022ec:	080022ff 	.word	0x080022ff
 80022f0:	08002305 	.word	0x08002305
 80022f4:	0800230b 	.word	0x0800230b
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80022f8:	2300      	movs	r3, #0
 80022fa:	75bb      	strb	r3, [r7, #22]
            break;
 80022fc:	e009      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80022fe:	2301      	movs	r3, #1
 8002300:	75bb      	strb	r3, [r7, #22]
            break;
 8002302:	e006      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 8002304:	2302      	movs	r3, #2
 8002306:	75bb      	strb	r3, [r7, #22]
            break;
 8002308:	e003      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 800230a:	2303      	movs	r3, #3
 800230c:	75bb      	strb	r3, [r7, #22]
            break;
 800230e:	e000      	b.n	8002312 <HW_UART_Transmit_DMA+0x76>

        default:
            break;
 8002310:	bf00      	nop
    }

    return hw_status;
 8002312:	7dbb      	ldrb	r3, [r7, #22]
}
 8002314:	4618      	mov	r0, r3
 8002316:	3718      	adds	r7, #24
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	20000178 	.word	0x20000178
 8002320:	200001e8 	.word	0x200001e8
 8002324:	40013800 	.word	0x40013800

08002328 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	461a      	mov	r2, r3
 8002336:	4b09      	ldr	r3, [pc, #36]	@ (800235c <HAL_UART_TxCpltCallback+0x34>)
 8002338:	429a      	cmp	r2, r3
 800233a:	d107      	bne.n	800234c <HAL_UART_TxCpltCallback+0x24>
    {
#if (CFG_HW_USART1_ENABLED == 1)
        case (uint32_t)USART1:
            if(HW_huart1TxCb)
 800233c:	4b08      	ldr	r3, [pc, #32]	@ (8002360 <HAL_UART_TxCpltCallback+0x38>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_huart1TxCb();
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_UART_TxCpltCallback+0x38>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4798      	blx	r3
            }
            break;
 800234a:	e001      	b.n	8002350 <HAL_UART_TxCpltCallback+0x28>
            }
            break;
#endif

        default:
            break;
 800234c:	bf00      	nop
 800234e:	e000      	b.n	8002352 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002350:	bf00      	nop
    }

    return;
 8002352:	bf00      	nop
}
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40013800 	.word	0x40013800
 8002360:	20000178 	.word	0x20000178

08002364 <ism330_Init>:

extern I2C_HandleTypeDef hi2c3;


HAL_StatusTypeDef ism330_Init(void)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b086      	sub	sp, #24
 8002368:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;

    // CTRL3_C: Enable Block Data Update (BDU) and auto-increment
    uint8_t ctrl3_c = 0x44;  // BDU = 1 (bit6), IF_INC = 1 (bit2)
 800236a:	2344      	movs	r3, #68	@ 0x44
 800236c:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL3_C,
 800236e:	2364      	movs	r3, #100	@ 0x64
 8002370:	9302      	str	r3, [sp, #8]
 8002372:	2301      	movs	r3, #1
 8002374:	9301      	str	r3, [sp, #4]
 8002376:	1dbb      	adds	r3, r7, #6
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	2301      	movs	r3, #1
 800237c:	2212      	movs	r2, #18
 800237e:	21d7      	movs	r1, #215	@ 0xd7
 8002380:	481c      	ldr	r0, [pc, #112]	@ (80023f4 <ism330_Init+0x90>)
 8002382:	f001 ff1b 	bl	80041bc <HAL_I2C_Mem_Write>
 8002386:	4603      	mov	r3, r0
 8002388:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl3_c, 1, 100);
    if (ret != HAL_OK) return ret;
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <ism330_Init+0x30>
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	e02a      	b.n	80023ea <ism330_Init+0x86>

    // CTRL1_XL: Accelerometer ODR = 104 Hz, FS = ±2g
    uint8_t ctrl1_xl = 0x40; // ODR_XL = 104 Hz (0100), FS = ±2g (00)
 8002394:	2340      	movs	r3, #64	@ 0x40
 8002396:	717b      	strb	r3, [r7, #5]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL1_XL,
 8002398:	2364      	movs	r3, #100	@ 0x64
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	2301      	movs	r3, #1
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	1d7b      	adds	r3, r7, #5
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	2301      	movs	r3, #1
 80023a6:	2210      	movs	r2, #16
 80023a8:	21d7      	movs	r1, #215	@ 0xd7
 80023aa:	4812      	ldr	r0, [pc, #72]	@ (80023f4 <ism330_Init+0x90>)
 80023ac:	f001 ff06 	bl	80041bc <HAL_I2C_Mem_Write>
 80023b0:	4603      	mov	r3, r0
 80023b2:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl1_xl, 1, 100);
    if (ret != HAL_OK) return ret;
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d001      	beq.n	80023be <ism330_Init+0x5a>
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	e015      	b.n	80023ea <ism330_Init+0x86>

    // CTRL2_G: Gyroscope ODR = 104 Hz, FS = ±250 dps
    uint8_t ctrl2_g = 0x40;  // ODR_G = 104 Hz (0100), FS = ±250 dps (00)
 80023be:	2340      	movs	r3, #64	@ 0x40
 80023c0:	713b      	strb	r3, [r7, #4]
    ret = HAL_I2C_Mem_Write(&hi2c3, ISM330_I2C_ADD, ISM330_CTRL2_G,
 80023c2:	2364      	movs	r3, #100	@ 0x64
 80023c4:	9302      	str	r3, [sp, #8]
 80023c6:	2301      	movs	r3, #1
 80023c8:	9301      	str	r3, [sp, #4]
 80023ca:	1d3b      	adds	r3, r7, #4
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	2301      	movs	r3, #1
 80023d0:	2211      	movs	r2, #17
 80023d2:	21d7      	movs	r1, #215	@ 0xd7
 80023d4:	4807      	ldr	r0, [pc, #28]	@ (80023f4 <ism330_Init+0x90>)
 80023d6:	f001 fef1 	bl	80041bc <HAL_I2C_Mem_Write>
 80023da:	4603      	mov	r3, r0
 80023dc:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl2_g, 1, 100);
    if (ret != HAL_OK) return ret;
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d001      	beq.n	80023e8 <ism330_Init+0x84>
 80023e4:	79fb      	ldrb	r3, [r7, #7]
 80023e6:	e000      	b.n	80023ea <ism330_Init+0x86>

    return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000340 	.word	0x20000340

080023f8 <ism330_ReadIMU>:
}


// Buffer to hold raw IMU data
int16_t* ism330_ReadIMU(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b088      	sub	sp, #32
 80023fc:	af04      	add	r7, sp, #16
    static int16_t imu_data[6];  // [accX, accY, accZ, gyroX, gyroY, gyroZ]
    uint8_t raw_data[12];        // 6 bytes each for gyro and accel
    HAL_StatusTypeDef ret;

    // Read 12 bytes starting from OUTX_L_G (gyro) to OUTZ_H_A (accel)
    ret = HAL_I2C_Mem_Read(&hi2c3, ISM330_I2C_ADD, ISM330_OUTX_L_G,
 80023fe:	2364      	movs	r3, #100	@ 0x64
 8002400:	9302      	str	r3, [sp, #8]
 8002402:	230c      	movs	r3, #12
 8002404:	9301      	str	r3, [sp, #4]
 8002406:	463b      	mov	r3, r7
 8002408:	9300      	str	r3, [sp, #0]
 800240a:	2301      	movs	r3, #1
 800240c:	2222      	movs	r2, #34	@ 0x22
 800240e:	21d7      	movs	r1, #215	@ 0xd7
 8002410:	4822      	ldr	r0, [pc, #136]	@ (800249c <ism330_ReadIMU+0xa4>)
 8002412:	f001 ffe7 	bl	80043e4 <HAL_I2C_Mem_Read>
 8002416:	4603      	mov	r3, r0
 8002418:	73fb      	strb	r3, [r7, #15]
                           I2C_MEMADD_SIZE_8BIT, raw_data, 12, 100);
    if (ret != HAL_OK) {
 800241a:	7bfb      	ldrb	r3, [r7, #15]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d001      	beq.n	8002424 <ism330_ReadIMU+0x2c>
        return NULL;  // Error reading IMU
 8002420:	2300      	movs	r3, #0
 8002422:	e036      	b.n	8002492 <ism330_ReadIMU+0x9a>
    }

    // Parse gyro data (first 6 bytes)
    imu_data[3] = (int16_t)(raw_data[1] << 8 | raw_data[0]);  // gyroX
 8002424:	787b      	ldrb	r3, [r7, #1]
 8002426:	021b      	lsls	r3, r3, #8
 8002428:	b21a      	sxth	r2, r3
 800242a:	783b      	ldrb	r3, [r7, #0]
 800242c:	b21b      	sxth	r3, r3
 800242e:	4313      	orrs	r3, r2
 8002430:	b21a      	sxth	r2, r3
 8002432:	4b1b      	ldr	r3, [pc, #108]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 8002434:	80da      	strh	r2, [r3, #6]
    imu_data[4] = (int16_t)(raw_data[3] << 8 | raw_data[2]);  // gyroY
 8002436:	78fb      	ldrb	r3, [r7, #3]
 8002438:	021b      	lsls	r3, r3, #8
 800243a:	b21a      	sxth	r2, r3
 800243c:	78bb      	ldrb	r3, [r7, #2]
 800243e:	b21b      	sxth	r3, r3
 8002440:	4313      	orrs	r3, r2
 8002442:	b21a      	sxth	r2, r3
 8002444:	4b16      	ldr	r3, [pc, #88]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 8002446:	811a      	strh	r2, [r3, #8]
    imu_data[5] = (int16_t)(raw_data[5] << 8 | raw_data[4]);  // gyroZ
 8002448:	797b      	ldrb	r3, [r7, #5]
 800244a:	021b      	lsls	r3, r3, #8
 800244c:	b21a      	sxth	r2, r3
 800244e:	793b      	ldrb	r3, [r7, #4]
 8002450:	b21b      	sxth	r3, r3
 8002452:	4313      	orrs	r3, r2
 8002454:	b21a      	sxth	r2, r3
 8002456:	4b12      	ldr	r3, [pc, #72]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 8002458:	815a      	strh	r2, [r3, #10]

    // Parse accel data (next 6 bytes)
    imu_data[0] = (int16_t)(raw_data[7] << 8 | raw_data[6]);  // accX
 800245a:	79fb      	ldrb	r3, [r7, #7]
 800245c:	021b      	lsls	r3, r3, #8
 800245e:	b21a      	sxth	r2, r3
 8002460:	79bb      	ldrb	r3, [r7, #6]
 8002462:	b21b      	sxth	r3, r3
 8002464:	4313      	orrs	r3, r2
 8002466:	b21a      	sxth	r2, r3
 8002468:	4b0d      	ldr	r3, [pc, #52]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 800246a:	801a      	strh	r2, [r3, #0]
    imu_data[1] = (int16_t)(raw_data[9] << 8 | raw_data[8]);  // accY
 800246c:	7a7b      	ldrb	r3, [r7, #9]
 800246e:	021b      	lsls	r3, r3, #8
 8002470:	b21a      	sxth	r2, r3
 8002472:	7a3b      	ldrb	r3, [r7, #8]
 8002474:	b21b      	sxth	r3, r3
 8002476:	4313      	orrs	r3, r2
 8002478:	b21a      	sxth	r2, r3
 800247a:	4b09      	ldr	r3, [pc, #36]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 800247c:	805a      	strh	r2, [r3, #2]
    imu_data[2] = (int16_t)(raw_data[11] << 8 | raw_data[10]); // accZ
 800247e:	7afb      	ldrb	r3, [r7, #11]
 8002480:	021b      	lsls	r3, r3, #8
 8002482:	b21a      	sxth	r2, r3
 8002484:	7abb      	ldrb	r3, [r7, #10]
 8002486:	b21b      	sxth	r3, r3
 8002488:	4313      	orrs	r3, r2
 800248a:	b21a      	sxth	r2, r3
 800248c:	4b04      	ldr	r3, [pc, #16]	@ (80024a0 <ism330_ReadIMU+0xa8>)
 800248e:	809a      	strh	r2, [r3, #4]

    return imu_data;
 8002490:	4b03      	ldr	r3, [pc, #12]	@ (80024a0 <ism330_ReadIMU+0xa8>)
}
 8002492:	4618      	mov	r0, r3
 8002494:	3710      	adds	r7, #16
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000340 	.word	0x20000340
 80024a0:	2000017c 	.word	0x2000017c

080024a4 <lis3mdl_Init>:


extern I2C_HandleTypeDef hi2c3;

HAL_StatusTypeDef lis3mdl_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b086      	sub	sp, #24
 80024a8:	af04      	add	r7, sp, #16
    HAL_StatusTypeDef ret;

    // CTRL_REG1: Temp enable = 0, Ultra-high-performance XY, ODR = 80 Hz
    uint8_t ctrl_reg1 = 0x70;  // 0b01110000
 80024aa:	2370      	movs	r3, #112	@ 0x70
 80024ac:	71bb      	strb	r3, [r7, #6]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG1,
 80024ae:	2364      	movs	r3, #100	@ 0x64
 80024b0:	9302      	str	r3, [sp, #8]
 80024b2:	2301      	movs	r3, #1
 80024b4:	9301      	str	r3, [sp, #4]
 80024b6:	1dbb      	adds	r3, r7, #6
 80024b8:	9300      	str	r3, [sp, #0]
 80024ba:	2301      	movs	r3, #1
 80024bc:	2220      	movs	r2, #32
 80024be:	213c      	movs	r1, #60	@ 0x3c
 80024c0:	481c      	ldr	r0, [pc, #112]	@ (8002534 <lis3mdl_Init+0x90>)
 80024c2:	f001 fe7b 	bl	80041bc <HAL_I2C_Mem_Write>
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg1, 1, 100);
    if (ret != HAL_OK) return ret;
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <lis3mdl_Init+0x30>
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	e02a      	b.n	800252a <lis3mdl_Init+0x86>

    // CTRL_REG2: FS = ±4 gauss (00)
    uint8_t ctrl_reg2 = 0x00;
 80024d4:	2300      	movs	r3, #0
 80024d6:	717b      	strb	r3, [r7, #5]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG2,
 80024d8:	2364      	movs	r3, #100	@ 0x64
 80024da:	9302      	str	r3, [sp, #8]
 80024dc:	2301      	movs	r3, #1
 80024de:	9301      	str	r3, [sp, #4]
 80024e0:	1d7b      	adds	r3, r7, #5
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	2301      	movs	r3, #1
 80024e6:	2221      	movs	r2, #33	@ 0x21
 80024e8:	213c      	movs	r1, #60	@ 0x3c
 80024ea:	4812      	ldr	r0, [pc, #72]	@ (8002534 <lis3mdl_Init+0x90>)
 80024ec:	f001 fe66 	bl	80041bc <HAL_I2C_Mem_Write>
 80024f0:	4603      	mov	r3, r0
 80024f2:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg2, 1, 100);
    if (ret != HAL_OK) return ret;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <lis3mdl_Init+0x5a>
 80024fa:	79fb      	ldrb	r3, [r7, #7]
 80024fc:	e015      	b.n	800252a <lis3mdl_Init+0x86>

    // CTRL_REG3: Continuous-conversion mode
    uint8_t ctrl_reg3 = 0x00;
 80024fe:	2300      	movs	r3, #0
 8002500:	713b      	strb	r3, [r7, #4]
    ret = HAL_I2C_Mem_Write(&hi2c3, LIS3MDL_I2C_ADD, LIS3MDL_CTRL_REG3,
 8002502:	2364      	movs	r3, #100	@ 0x64
 8002504:	9302      	str	r3, [sp, #8]
 8002506:	2301      	movs	r3, #1
 8002508:	9301      	str	r3, [sp, #4]
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	9300      	str	r3, [sp, #0]
 800250e:	2301      	movs	r3, #1
 8002510:	2222      	movs	r2, #34	@ 0x22
 8002512:	213c      	movs	r1, #60	@ 0x3c
 8002514:	4807      	ldr	r0, [pc, #28]	@ (8002534 <lis3mdl_Init+0x90>)
 8002516:	f001 fe51 	bl	80041bc <HAL_I2C_Mem_Write>
 800251a:	4603      	mov	r3, r0
 800251c:	71fb      	strb	r3, [r7, #7]
                            I2C_MEMADD_SIZE_8BIT, &ctrl_reg3, 1, 100);
    if (ret != HAL_OK) return ret;
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <lis3mdl_Init+0x84>
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	e000      	b.n	800252a <lis3mdl_Init+0x86>

    return HAL_OK;
 8002528:	2300      	movs	r3, #0
}
 800252a:	4618      	mov	r0, r3
 800252c:	3708      	adds	r7, #8
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	20000340 	.word	0x20000340

08002538 <LL_RCC_LSE_SetDriveCapability>:
{
 8002538:	b480      	push	{r7}
 800253a:	b083      	sub	sp, #12
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8002540:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002548:	f023 0218 	bic.w	r2, r3, #24
 800254c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	4313      	orrs	r3, r2
 8002554:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr

08002564 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 800256c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002570:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002572:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4313      	orrs	r3, r2
 800257a:	648b      	str	r3, [r1, #72]	@ 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800257c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002580:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4013      	ands	r3, r2
 8002586:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002588:	68fb      	ldr	r3, [r7, #12]
}
 800258a:	bf00      	nop
 800258c:	3714      	adds	r7, #20
 800258e:	46bd      	mov	sp, r7
 8002590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002594:	4770      	bx	lr

08002596 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8002596:	b480      	push	{r7}
 8002598:	b085      	sub	sp, #20
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 800259e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80025ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4013      	ands	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025ba:	68fb      	ldr	r3, [r7, #12]
}
 80025bc:	bf00      	nop
 80025be:	3714      	adds	r7, #20
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80025d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4313      	orrs	r3, r2
 80025de:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80025e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025e4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4013      	ands	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80025ec:	68fb      	ldr	r3, [r7, #12]
}
 80025ee:	bf00      	nop
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr

080025fa <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80025fa:	b480      	push	{r7}
 80025fc:	b085      	sub	sp, #20
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8002602:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002606:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002608:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4313      	orrs	r3, r2
 8002610:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002616:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	4013      	ands	r3, r2
 800261c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800261e:	68fb      	ldr	r3, [r7, #12]
}
 8002620:	bf00      	nop
 8002622:	3714      	adds	r7, #20
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <LL_RTC_EnableWriteProtection>:
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	22ff      	movs	r2, #255	@ 0xff
 8002638:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800263a:	bf00      	nop
 800263c:	370c      	adds	r7, #12
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr

08002646 <LL_RTC_DisableWriteProtection>:
{
 8002646:	b480      	push	{r7}
 8002648:	b083      	sub	sp, #12
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	22ca      	movs	r2, #202	@ 0xca
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2253      	movs	r2, #83	@ 0x53
 8002658:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800265a:	bf00      	nop
 800265c:	370c      	adds	r7, #12
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr

08002666 <LL_RTC_WAKEUP_SetClock>:
{
 8002666:	b480      	push	{r7}
 8002668:	b083      	sub	sp, #12
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f023 0207 	bic.w	r2, r3, #7
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	431a      	orrs	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	609a      	str	r2, [r3, #8]
}
 8002680:	bf00      	nop
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002690:	f000 fdcc 	bl	800322c <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 8002694:	f7fe fd36 	bl	8001104 <MX_APPE_Config>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002698:	f000 f824 	bl	80026e4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800269c:	f000 f87e 	bl	800279c <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80026a0:	f000 f89c 	bl	80027dc <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */
  PeriphClock_Config();
 80026a4:	f000 faae 	bl	8002c04 <PeriphClock_Config>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026a8:	f000 f9bc 	bl	8002a24 <MX_GPIO_Init>
  my_MX_SPI1_Init();
 80026ac:	f000 f966 	bl	800297c <my_MX_SPI1_Init>
  MX_I2C3_Init();
 80026b0:	f000 f932 	bl	8002918 <MX_I2C3_Init>
  MX_DMA_Init();
 80026b4:	f000 f9a4 	bl	8002a00 <MX_DMA_Init>
  MX_RTC_Init();
 80026b8:	f000 f8ac 	bl	8002814 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80026bc:	f000 f8de 	bl	800287c <MX_USART1_UART_Init>
  MX_RF_Init();
 80026c0:	f000 f8a0 	bl	8002804 <MX_RF_Init>
  /* USER CODE BEGIN 2 */
  MX_TIM2_Init();
 80026c4:	f000 faa6 	bl	8002c14 <MX_TIM2_Init>
  MX_TIM17_Init();
 80026c8:	f000 fae2 	bl	8002c90 <MX_TIM17_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 80026cc:	f7fe fd28 	bl	8001120 <MX_APPE_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  ADS1299_Init();
 80026d0:	f7fe fa0c 	bl	8000aec <ADS1299_Init>
  ism330_Init();
 80026d4:	f7ff fe46 	bl	8002364 <ism330_Init>
  lis3mdl_Init();
 80026d8:	f7ff fee4 	bl	80024a4 <lis3mdl_Init>

  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 80026dc:	f7fe feff 	bl	80014de <MX_APPE_Process>
 80026e0:	e7fc      	b.n	80026dc <main+0x50>
	...

080026e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b09a      	sub	sp, #104	@ 0x68
 80026e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ea:	f107 0320 	add.w	r3, r7, #32
 80026ee:	2248      	movs	r2, #72	@ 0x48
 80026f0:	2100      	movs	r1, #0
 80026f2:	4618      	mov	r0, r3
 80026f4:	f00c f8c2 	bl	800e87c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026f8:	1d3b      	adds	r3, r7, #4
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800270a:	f002 facd 	bl	8004ca8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800270e:	2010      	movs	r0, #16
 8002710:	f7ff ff12 	bl	8002538 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002714:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <SystemClock_Config+0xb4>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800271c:	4a1e      	ldr	r2, [pc, #120]	@ (8002798 <SystemClock_Config+0xb4>)
 800271e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002722:	6013      	str	r3, [r2, #0]
 8002724:	4b1c      	ldr	r3, [pc, #112]	@ (8002798 <SystemClock_Config+0xb4>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800272c:	603b      	str	r3, [r7, #0]
 800272e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002730:	2307      	movs	r3, #7
 8002732:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002734:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002738:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800273a:	2301      	movs	r3, #1
 800273c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800273e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002742:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002744:	2340      	movs	r3, #64	@ 0x40
 8002746:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002748:	2300      	movs	r3, #0
 800274a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800274c:	f107 0320 	add.w	r3, r7, #32
 8002750:	4618      	mov	r0, r3
 8002752:	f002 fe3d 	bl	80053d0 <HAL_RCC_OscConfig>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	d001      	beq.n	8002760 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 800275c:	f000 fb2c 	bl	8002db8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002760:	236f      	movs	r3, #111	@ 0x6f
 8002762:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002764:	2302      	movs	r3, #2
 8002766:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002768:	2300      	movs	r3, #0
 800276a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800276c:	2300      	movs	r3, #0
 800276e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002770:	2300      	movs	r3, #0
 8002772:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 8002774:	2300      	movs	r3, #0
 8002776:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 8002778:	2300      	movs	r3, #0
 800277a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800277c:	1d3b      	adds	r3, r7, #4
 800277e:	2101      	movs	r1, #1
 8002780:	4618      	mov	r0, r3
 8002782:	f003 f999 	bl	8005ab8 <HAL_RCC_ClockConfig>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d001      	beq.n	8002790 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800278c:	f000 fb14 	bl	8002db8 <Error_Handler>
  }
}
 8002790:	bf00      	nop
 8002792:	3768      	adds	r7, #104	@ 0x68
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	58000400 	.word	0x58000400

0800279c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b094      	sub	sp, #80	@ 0x50
 80027a0:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80027a2:	463b      	mov	r3, r7
 80027a4:	2250      	movs	r2, #80	@ 0x50
 80027a6:	2100      	movs	r1, #0
 80027a8:	4618      	mov	r0, r3
 80027aa:	f00c f867 	bl	800e87c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80027ae:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80027b2:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80027b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027b8:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80027ba:	2302      	movs	r3, #2
 80027bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80027be:	2300      	movs	r3, #0
 80027c0:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027c2:	463b      	mov	r3, r7
 80027c4:	4618      	mov	r0, r3
 80027c6:	f003 fdb4 	bl	8006332 <HAL_RCCEx_PeriphCLKConfig>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80027d0:	f000 faf2 	bl	8002db8 <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 80027d4:	bf00      	nop
 80027d6:	3750      	adds	r7, #80	@ 0x50
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 80027e0:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <MX_IPCC_Init+0x20>)
 80027e2:	4a07      	ldr	r2, [pc, #28]	@ (8002800 <MX_IPCC_Init+0x24>)
 80027e4:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 80027e6:	4805      	ldr	r0, [pc, #20]	@ (80027fc <MX_IPCC_Init+0x20>)
 80027e8:	f002 f9d8 	bl	8004b9c <HAL_IPCC_Init>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 80027f2:	f000 fae1 	bl	8002db8 <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 80027f6:	bf00      	nop
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000188 	.word	0x20000188
 8002800:	58000c00 	.word	0x58000c00

08002804 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002818:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <MX_RTC_Init+0x60>)
 800281a:	4a17      	ldr	r2, [pc, #92]	@ (8002878 <MX_RTC_Init+0x64>)
 800281c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800281e:	4b15      	ldr	r3, [pc, #84]	@ (8002874 <MX_RTC_Init+0x60>)
 8002820:	2200      	movs	r2, #0
 8002822:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002824:	4b13      	ldr	r3, [pc, #76]	@ (8002874 <MX_RTC_Init+0x60>)
 8002826:	220f      	movs	r2, #15
 8002828:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 800282a:	4b12      	ldr	r3, [pc, #72]	@ (8002874 <MX_RTC_Init+0x60>)
 800282c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002830:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002832:	4b10      	ldr	r3, [pc, #64]	@ (8002874 <MX_RTC_Init+0x60>)
 8002834:	2200      	movs	r2, #0
 8002836:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002838:	4b0e      	ldr	r3, [pc, #56]	@ (8002874 <MX_RTC_Init+0x60>)
 800283a:	2200      	movs	r2, #0
 800283c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800283e:	4b0d      	ldr	r3, [pc, #52]	@ (8002874 <MX_RTC_Init+0x60>)
 8002840:	2200      	movs	r2, #0
 8002842:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <MX_RTC_Init+0x60>)
 8002846:	2200      	movs	r2, #0
 8002848:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800284a:	480a      	ldr	r0, [pc, #40]	@ (8002874 <MX_RTC_Init+0x60>)
 800284c:	f003 fff8 	bl	8006840 <HAL_RTC_Init>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002856:	f000 faaf 	bl	8002db8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 800285a:	4807      	ldr	r0, [pc, #28]	@ (8002878 <MX_RTC_Init+0x64>)
 800285c:	f7ff fef3 	bl	8002646 <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8002860:	2100      	movs	r1, #0
 8002862:	4805      	ldr	r0, [pc, #20]	@ (8002878 <MX_RTC_Init+0x64>)
 8002864:	f7ff feff 	bl	8002666 <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8002868:	4803      	ldr	r0, [pc, #12]	@ (8002878 <MX_RTC_Init+0x64>)
 800286a:	f7ff fedf 	bl	800262c <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 800286e:	bf00      	nop
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	200001c4 	.word	0x200001c4
 8002878:	40002800 	.word	0x40002800

0800287c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART1_UART_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002880:	4b23      	ldr	r3, [pc, #140]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 8002882:	4a24      	ldr	r2, [pc, #144]	@ (8002914 <MX_USART1_UART_Init+0x98>)
 8002884:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002886:	4b22      	ldr	r3, [pc, #136]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 8002888:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800288c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800288e:	4b20      	ldr	r3, [pc, #128]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002894:	4b1e      	ldr	r3, [pc, #120]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800289a:	4b1d      	ldr	r3, [pc, #116]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 800289c:	2200      	movs	r2, #0
 800289e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028a2:	220c      	movs	r2, #12
 80028a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 80028ac:	4b18      	ldr	r3, [pc, #96]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028ae:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80028b2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80028b4:	4b16      	ldr	r3, [pc, #88]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028bc:	2200      	movs	r2, #0
 80028be:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028c0:	4b13      	ldr	r3, [pc, #76]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028c6:	4812      	ldr	r0, [pc, #72]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028c8:	f005 fab6 	bl	8007e38 <HAL_UART_Init>
 80028cc:	4603      	mov	r3, r0
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d001      	beq.n	80028d6 <MX_USART1_UART_Init+0x5a>
  {
	Error_Handler();
 80028d2:	f000 fa71 	bl	8002db8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028d6:	2100      	movs	r1, #0
 80028d8:	480d      	ldr	r0, [pc, #52]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028da:	f006 fc9a 	bl	8009212 <HAL_UARTEx_SetTxFifoThreshold>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d001      	beq.n	80028e8 <MX_USART1_UART_Init+0x6c>
  {
	Error_Handler();
 80028e4:	f000 fa68 	bl	8002db8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028e8:	2100      	movs	r1, #0
 80028ea:	4809      	ldr	r0, [pc, #36]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028ec:	f006 fccf 	bl	800928e <HAL_UARTEx_SetRxFifoThreshold>
 80028f0:	4603      	mov	r3, r0
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d001      	beq.n	80028fa <MX_USART1_UART_Init+0x7e>
  {
	Error_Handler();
 80028f6:	f000 fa5f 	bl	8002db8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80028fa:	4805      	ldr	r0, [pc, #20]	@ (8002910 <MX_USART1_UART_Init+0x94>)
 80028fc:	f006 fc50 	bl	80091a0 <HAL_UARTEx_DisableFifoMode>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <MX_USART1_UART_Init+0x8e>
  {
	Error_Handler();
 8002906:	f000 fa57 	bl	8002db8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800290a:	bf00      	nop
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200001e8 	.word	0x200001e8
 8002914:	40013800 	.word	0x40013800

08002918 <MX_I2C3_Init>:

// I2C3 initialization function
void MX_I2C3_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0

	/* SPI1 clock enable */
	__HAL_RCC_I2C3_CLK_ENABLE();
 800291c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8002920:	f7ff fe52 	bl	80025c8 <LL_APB1_GRP1_EnableClock>


	hi2c3.Instance = I2C3;
 8002924:	4b12      	ldr	r3, [pc, #72]	@ (8002970 <MX_I2C3_Init+0x58>)
 8002926:	4a13      	ldr	r2, [pc, #76]	@ (8002974 <MX_I2C3_Init+0x5c>)
 8002928:	601a      	str	r2, [r3, #0]
	//hi2c3.Init.Timing = 0x00707CBB;
	  hi2c3.Init.Timing = 0x0060112F;
 800292a:	4b11      	ldr	r3, [pc, #68]	@ (8002970 <MX_I2C3_Init+0x58>)
 800292c:	4a12      	ldr	r2, [pc, #72]	@ (8002978 <MX_I2C3_Init+0x60>)
 800292e:	605a      	str	r2, [r3, #4]
	  hi2c3.Init.OwnAddress1 = 0;
 8002930:	4b0f      	ldr	r3, [pc, #60]	@ (8002970 <MX_I2C3_Init+0x58>)
 8002932:	2200      	movs	r2, #0
 8002934:	609a      	str	r2, [r3, #8]
	  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002936:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <MX_I2C3_Init+0x58>)
 8002938:	2201      	movs	r2, #1
 800293a:	60da      	str	r2, [r3, #12]
	  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800293c:	4b0c      	ldr	r3, [pc, #48]	@ (8002970 <MX_I2C3_Init+0x58>)
 800293e:	2200      	movs	r2, #0
 8002940:	611a      	str	r2, [r3, #16]
	  hi2c3.Init.OwnAddress2 = 0;
 8002942:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <MX_I2C3_Init+0x58>)
 8002944:	2200      	movs	r2, #0
 8002946:	615a      	str	r2, [r3, #20]
	  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002948:	4b09      	ldr	r3, [pc, #36]	@ (8002970 <MX_I2C3_Init+0x58>)
 800294a:	2200      	movs	r2, #0
 800294c:	619a      	str	r2, [r3, #24]
	  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800294e:	4b08      	ldr	r3, [pc, #32]	@ (8002970 <MX_I2C3_Init+0x58>)
 8002950:	2200      	movs	r2, #0
 8002952:	61da      	str	r2, [r3, #28]
	  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002954:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <MX_I2C3_Init+0x58>)
 8002956:	2200      	movs	r2, #0
 8002958:	621a      	str	r2, [r3, #32]

    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800295a:	4805      	ldr	r0, [pc, #20]	@ (8002970 <MX_I2C3_Init+0x58>)
 800295c:	f001 fb88 	bl	8004070 <HAL_I2C_Init>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MX_I2C3_Init+0x52>
    {
        // Initialization error
        Error_Handler();
 8002966:	f000 fa27 	bl	8002db8 <Error_Handler>
    }
}
 800296a:	bf00      	nop
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	20000340 	.word	0x20000340
 8002974:	40005c00 	.word	0x40005c00
 8002978:	0060112f 	.word	0x0060112f

0800297c <my_MX_SPI1_Init>:



// SPI1 initialization function
void my_MX_SPI1_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0

	/* SPI1 clock enable */
	__HAL_RCC_SPI1_CLK_ENABLE();
 8002980:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002984:	f7ff fe39 	bl	80025fa <LL_APB2_GRP1_EnableClock>


	  hspi1.Instance = SPI1;
 8002988:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 800298a:	4a1c      	ldr	r2, [pc, #112]	@ (80029fc <my_MX_SPI1_Init+0x80>)
 800298c:	601a      	str	r2, [r3, #0]
	  hspi1.Init.Mode = SPI_MODE_MASTER;
 800298e:	4b1a      	ldr	r3, [pc, #104]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 8002990:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002994:	605a      	str	r2, [r3, #4]
	  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002996:	4b18      	ldr	r3, [pc, #96]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 8002998:	2200      	movs	r2, #0
 800299a:	609a      	str	r2, [r3, #8]
	  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800299c:	4b16      	ldr	r3, [pc, #88]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 800299e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80029a2:	60da      	str	r2, [r3, #12]
	  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029a4:	4b14      	ldr	r3, [pc, #80]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
	  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80029aa:	4b13      	ldr	r3, [pc, #76]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029ac:	2201      	movs	r2, #1
 80029ae:	615a      	str	r2, [r3, #20]
	  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029b0:	4b11      	ldr	r3, [pc, #68]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80029b6:	619a      	str	r2, [r3, #24]
	  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80029b8:	4b0f      	ldr	r3, [pc, #60]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029ba:	2218      	movs	r2, #24
 80029bc:	61da      	str	r2, [r3, #28]
	  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029be:	4b0e      	ldr	r3, [pc, #56]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029c0:	2200      	movs	r2, #0
 80029c2:	621a      	str	r2, [r3, #32]
	  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80029c4:	4b0c      	ldr	r3, [pc, #48]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	625a      	str	r2, [r3, #36]	@ 0x24
	  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	629a      	str	r2, [r3, #40]	@ 0x28
	  hspi1.Init.CRCPolynomial = 7;
 80029d0:	4b09      	ldr	r3, [pc, #36]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029d2:	2207      	movs	r2, #7
 80029d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80029d6:	4b08      	ldr	r3, [pc, #32]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029d8:	2200      	movs	r2, #0
 80029da:	631a      	str	r2, [r3, #48]	@ 0x30
	  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 80029dc:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029de:	2200      	movs	r2, #0
 80029e0:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80029e2:	4805      	ldr	r0, [pc, #20]	@ (80029f8 <my_MX_SPI1_Init+0x7c>)
 80029e4:	f004 f862 	bl	8006aac <HAL_SPI_Init>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <my_MX_SPI1_Init+0x76>
    {
        // Initialization error
        Error_Handler();
 80029ee:	f000 f9e3 	bl	8002db8 <Error_Handler>
    }
}
 80029f2:	bf00      	nop
 80029f4:	bd80      	pop	{r7, pc}
 80029f6:	bf00      	nop
 80029f8:	200002dc 	.word	0x200002dc
 80029fc:	40013000 	.word	0x40013000

08002a00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002a04:	2004      	movs	r0, #4
 8002a06:	f7ff fdad 	bl	8002564 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002a0a:	2002      	movs	r0, #2
 8002a0c:	f7ff fdaa 	bl	8002564 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002a10:	2200      	movs	r2, #0
 8002a12:	210f      	movs	r1, #15
 8002a14:	203a      	movs	r0, #58	@ 0x3a
 8002a16:	f000 fdd6 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002a1a:	203a      	movs	r0, #58	@ 0x3a
 8002a1c:	f000 fded 	bl	80035fa <HAL_NVIC_EnableIRQ>

}
 8002a20:	bf00      	nop
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2a:	1d3b      	adds	r3, r7, #4
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	601a      	str	r2, [r3, #0]
 8002a30:	605a      	str	r2, [r3, #4]
 8002a32:	609a      	str	r2, [r3, #8]
 8002a34:	60da      	str	r2, [r3, #12]
 8002a36:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a38:	2001      	movs	r0, #1
 8002a3a:	f7ff fdac 	bl	8002596 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3e:	2004      	movs	r0, #4
 8002a40:	f7ff fda9 	bl	8002596 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a44:	2002      	movs	r0, #2
 8002a46:	f7ff fda6 	bl	8002596 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a4a:	2008      	movs	r0, #8
 8002a4c:	f7ff fda3 	bl	8002596 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a50:	2010      	movs	r0, #16
 8002a52:	f7ff fda0 	bl	8002596 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a56:	2080      	movs	r0, #128	@ 0x80
 8002a58:	f7ff fd9d 	bl	8002596 <LL_AHB2_GRP1_EnableClock>


	/* Configure PC12 and PC13 as external interrupt inputs */
	/* Configure GPIO pins : PC12 and PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13;
 8002a5c:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002a60:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
 8002a62:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002a66:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;           // No pull-up or pull-down resistors
 8002a68:	2300      	movs	r3, #0
 8002a6a:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a6c:	1d3b      	adds	r3, r7, #4
 8002a6e:	4619      	mov	r1, r3
 8002a70:	4862      	ldr	r0, [pc, #392]	@ (8002bfc <MX_GPIO_Init+0x1d8>)
 8002a72:	f001 f939 	bl	8003ce8 <HAL_GPIO_Init>

	/* Enable and set EXTI line interrupt priority */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);   // Priority level 2
 8002a76:	2200      	movs	r2, #0
 8002a78:	2102      	movs	r1, #2
 8002a7a:	2028      	movs	r0, #40	@ 0x28
 8002a7c:	f000 fda3 	bl	80035c6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);          // Enable the interrupt
 8002a80:	2028      	movs	r0, #40	@ 0x28
 8002a82:	f000 fdba 	bl	80035fa <HAL_NVIC_EnableIRQ>

	GPIO_InitStruct.Pin = LED_A_Pin;
 8002a86:	2301      	movs	r3, #1
 8002a88:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_A_GPIO_Port, &GPIO_InitStruct);
 8002a96:	1d3b      	adds	r3, r7, #4
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4859      	ldr	r0, [pc, #356]	@ (8002c00 <MX_GPIO_Init+0x1dc>)
 8002a9c:	f001 f924 	bl	8003ce8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = LED_B_Pin;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aac:	2300      	movs	r3, #0
 8002aae:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8002ab0:	1d3b      	adds	r3, r7, #4
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4852      	ldr	r0, [pc, #328]	@ (8002c00 <MX_GPIO_Init+0x1dc>)
 8002ab6:	f001 f917 	bl	8003ce8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1118_CS_Pin;
 8002aba:	2340      	movs	r3, #64	@ 0x40
 8002abc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ac2:	2301      	movs	r3, #1
 8002ac4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1118_CS_GPIO_Port, &GPIO_InitStruct);
 8002aca:	1d3b      	adds	r3, r7, #4
 8002acc:	4619      	mov	r1, r3
 8002ace:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ad2:	f001 f909 	bl	8003ce8 <HAL_GPIO_Init>

	// Configure GPIO pin for DRDY (interrupt from ADS1299)
	GPIO_InitStruct.Pin = ADS1299_nDRDY_Pin;
 8002ad6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ada:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;  // Interrupt on falling edge
 8002adc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002ae0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(ADS1299_nDRDY_GPIO_Port, &GPIO_InitStruct);
 8002ae6:	1d3b      	adds	r3, r7, #4
 8002ae8:	4619      	mov	r1, r3
 8002aea:	4844      	ldr	r0, [pc, #272]	@ (8002bfc <MX_GPIO_Init+0x1d8>)
 8002aec:	f001 f8fc 	bl	8003ce8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1299_CS_Pin;
 8002af0:	2310      	movs	r3, #16
 8002af2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af4:	2301      	movs	r3, #1
 8002af6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002af8:	2301      	movs	r3, #1
 8002afa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002afc:	2302      	movs	r3, #2
 8002afe:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_CS_GPIO_Port, &GPIO_InitStruct);
 8002b00:	1d3b      	adds	r3, r7, #4
 8002b02:	4619      	mov	r1, r3
 8002b04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b08:	f001 f8ee 	bl	8003ce8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = ADS1299_nRESET_Pin|ADS1299_nPWDN_Pin;
 8002b0c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002b10:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b12:	2301      	movs	r3, #1
 8002b14:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_nRESET_GPIO_Port, &GPIO_InitStruct);
 8002b1e:	1d3b      	adds	r3, r7, #4
 8002b20:	4619      	mov	r1, r3
 8002b22:	4836      	ldr	r0, [pc, #216]	@ (8002bfc <MX_GPIO_Init+0x1d8>)
 8002b24:	f001 f8e0 	bl	8003ce8 <HAL_GPIO_Init>

	/*Configure GPIO pins : PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = ADS1299_START_Pin;
 8002b28:	2340      	movs	r3, #64	@ 0x40
 8002b2a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002b30:	2302      	movs	r3, #2
 8002b32:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b34:	2300      	movs	r3, #0
 8002b36:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(ADS1299_START_GPIO_Port, &GPIO_InitStruct);
 8002b38:	1d3b      	adds	r3, r7, #4
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	482f      	ldr	r0, [pc, #188]	@ (8002bfc <MX_GPIO_Init+0x1d8>)
 8002b3e:	f001 f8d3 	bl	8003ce8 <HAL_GPIO_Init>

	/**SPI1 GPIO Configuration */
	GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 8002b42:	2382      	movs	r3, #130	@ 0x82
 8002b44:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b46:	2302      	movs	r3, #2
 8002b48:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b4e:	2302      	movs	r3, #2
 8002b50:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b52:	2305      	movs	r3, #5
 8002b54:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI1_SCLK_GPIO_Port, &GPIO_InitStruct);
 8002b56:	1d3b      	adds	r3, r7, #4
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b5e:	f001 f8c3 	bl	8003ce8 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8002b62:	2310      	movs	r3, #16
 8002b64:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b66:	2302      	movs	r3, #2
 8002b68:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b6e:	2302      	movs	r3, #2
 8002b70:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b72:	2305      	movs	r3, #5
 8002b74:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8002b76:	1d3b      	adds	r3, r7, #4
 8002b78:	4619      	mov	r1, r3
 8002b7a:	4821      	ldr	r0, [pc, #132]	@ (8002c00 <MX_GPIO_Init+0x1dc>)
 8002b7c:	f001 f8b4 	bl	8003ce8 <HAL_GPIO_Init>

	/* Configure I2C3 SDA (PB11) and SCL (PB13) */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_13;
 8002b80:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8002b84:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b86:	2312      	movs	r3, #18
 8002b88:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b92:	2304      	movs	r3, #4
 8002b94:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b96:	1d3b      	adds	r3, r7, #4
 8002b98:	4619      	mov	r1, r3
 8002b9a:	4819      	ldr	r0, [pc, #100]	@ (8002c00 <MX_GPIO_Init+0x1dc>)
 8002b9c:	f001 f8a4 	bl	8003ce8 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(ADS1299_CS_GPIO_Port, ADS1299_CS_Pin, GPIO_PIN_SET);
 8002ba0:	2201      	movs	r2, #1
 8002ba2:	2110      	movs	r1, #16
 8002ba4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ba8:	f001 fa0e 	bl	8003fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1118_CS_GPIO_Port, ADS1118_CS_Pin, GPIO_PIN_SET);
 8002bac:	2201      	movs	r2, #1
 8002bae:	2140      	movs	r1, #64	@ 0x40
 8002bb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bb4:	f001 fa08 	bl	8003fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1299_nRESET_GPIO_Port, ADS1299_nRESET_Pin|ADS1299_nPWDN_Pin, GPIO_PIN_RESET);
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8002bbe:	480f      	ldr	r0, [pc, #60]	@ (8002bfc <MX_GPIO_Init+0x1d8>)
 8002bc0:	f001 fa02 	bl	8003fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADS1299_START_GPIO_Port, ADS1299_START_Pin, GPIO_PIN_SET);
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	2140      	movs	r1, #64	@ 0x40
 8002bc8:	480c      	ldr	r0, [pc, #48]	@ (8002bfc <MX_GPIO_Init+0x1d8>)
 8002bca:	f001 f9fd 	bl	8003fc8 <HAL_GPIO_WritePin>

	/* Enable and set EXTI line interrupt priority */
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);   // Priority level 2
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2102      	movs	r1, #2
 8002bd2:	2017      	movs	r0, #23
 8002bd4:	f000 fcf7 	bl	80035c6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);          // Enable the interrupt
 8002bd8:	2017      	movs	r0, #23
 8002bda:	f000 fd0e 	bl	80035fa <HAL_NVIC_EnableIRQ>

	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_RESET);
 8002bde:	2200      	movs	r2, #0
 8002be0:	2101      	movs	r1, #1
 8002be2:	4807      	ldr	r0, [pc, #28]	@ (8002c00 <MX_GPIO_Init+0x1dc>)
 8002be4:	f001 f9f0 	bl	8003fc8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 8002be8:	2200      	movs	r2, #0
 8002bea:	2102      	movs	r1, #2
 8002bec:	4804      	ldr	r0, [pc, #16]	@ (8002c00 <MX_GPIO_Init+0x1dc>)
 8002bee:	f001 f9eb 	bl	8003fc8 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
#endif

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002bf2:	bf00      	nop
 8002bf4:	3718      	adds	r7, #24
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
 8002bfa:	bf00      	nop
 8002bfc:	48000800 	.word	0x48000800
 8002c00:	48000400 	.word	0x48000400

08002c04 <PeriphClock_Config>:



/* USER CODE BEGIN 4 */
void PeriphClock_Config(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8002c08:	bf00      	nop
}
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
	...

08002c14 <MX_TIM2_Init>:




static void MX_TIM2_Init(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c18:	2001      	movs	r0, #1
 8002c1a:	f7ff fcd5 	bl	80025c8 <LL_APB1_GRP1_EnableClock>

    htim2.Instance = TIM2;
 8002c1e:	4b1a      	ldr	r3, [pc, #104]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c24:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = (uint32_t)(HAL_RCC_GetPCLK1Freq() / 2000) - 1;
 8002c26:	f003 f907 	bl	8005e38 <HAL_RCC_GetPCLK1Freq>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	4a17      	ldr	r2, [pc, #92]	@ (8002c8c <MX_TIM2_Init+0x78>)
 8002c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c32:	09db      	lsrs	r3, r3, #7
 8002c34:	3b01      	subs	r3, #1
 8002c36:	4a14      	ldr	r2, [pc, #80]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c38:	6053      	str	r3, [r2, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c3a:	4b13      	ldr	r3, [pc, #76]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 500;
 8002c40:	4b11      	ldr	r3, [pc, #68]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c42:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8002c46:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c48:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c50:	2200      	movs	r2, #0
 8002c52:	619a      	str	r2, [r3, #24]

    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c54:	480c      	ldr	r0, [pc, #48]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c56:	f004 fe61 	bl	800791c <HAL_TIM_Base_Init>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <MX_TIM2_Init+0x50>
    {
        Error_Handler(); // Handle initialization error
 8002c60:	f000 f8aa 	bl	8002db8 <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM2_IRQn, 15, 0);
 8002c64:	2200      	movs	r2, #0
 8002c66:	210f      	movs	r1, #15
 8002c68:	201c      	movs	r0, #28
 8002c6a:	f000 fcac 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002c6e:	201c      	movs	r0, #28
 8002c70:	f000 fcc3 	bl	80035fa <HAL_NVIC_EnableIRQ>

        // Start the timer interrupt
    if (HAL_TIM_Base_Start_IT(&htim2) != HAL_OK)
 8002c74:	4804      	ldr	r0, [pc, #16]	@ (8002c88 <MX_TIM2_Init+0x74>)
 8002c76:	f004 feb3 	bl	80079e0 <HAL_TIM_Base_Start_IT>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d001      	beq.n	8002c84 <MX_TIM2_Init+0x70>
    {
        Error_Handler(); // Handle start error
 8002c80:	f000 f89a 	bl	8002db8 <Error_Handler>
    }
}
 8002c84:	bf00      	nop
 8002c86:	bd80      	pop	{r7, pc}
 8002c88:	20000394 	.word	0x20000394
 8002c8c:	10624dd3 	.word	0x10624dd3

08002c90 <MX_TIM17_Init>:



void MX_TIM17_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002c94:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8002c98:	f7ff fcaf 	bl	80025fa <LL_APB2_GRP1_EnableClock>

    htim17.Instance = TIM17;
 8002c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8002d0c <MX_TIM17_Init+0x7c>)
 8002ca0:	601a      	str	r2, [r3, #0]
    htim17.Init.Prescaler = (uint32_t)(HAL_RCC_GetPCLK2Freq() / 1000) - 1;  // TIM17 is on APB2
 8002ca2:	f003 f8df 	bl	8005e64 <HAL_RCC_GetPCLK2Freq>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	4a19      	ldr	r2, [pc, #100]	@ (8002d10 <MX_TIM17_Init+0x80>)
 8002caa:	fba2 2303 	umull	r2, r3, r2, r3
 8002cae:	099b      	lsrs	r3, r3, #6
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	4a15      	ldr	r2, [pc, #84]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cb4:	6053      	str	r3, [r2, #4]
    htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cb6:	4b14      	ldr	r3, [pc, #80]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	609a      	str	r2, [r3, #8]
    htim17.Init.Period = 25 - 1;
 8002cbc:	4b12      	ldr	r3, [pc, #72]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cbe:	2218      	movs	r2, #24
 8002cc0:	60da      	str	r2, [r3, #12]
    htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cc2:	4b11      	ldr	r3, [pc, #68]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	611a      	str	r2, [r3, #16]
    htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	619a      	str	r2, [r3, #24]
    htim17.Init.RepetitionCounter = 0;
 8002cce:	4b0e      	ldr	r3, [pc, #56]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	615a      	str	r2, [r3, #20]

    if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002cd4:	480c      	ldr	r0, [pc, #48]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cd6:	f004 fe21 	bl	800791c <HAL_TIM_Base_Init>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <MX_TIM17_Init+0x54>
    {
        Error_Handler();
 8002ce0:	f000 f86a 	bl	8002db8 <Error_Handler>
    }

    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 14, 0);  // Different interrupt for TIM17
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	210e      	movs	r1, #14
 8002ce8:	201a      	movs	r0, #26
 8002cea:	f000 fc6c 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002cee:	201a      	movs	r0, #26
 8002cf0:	f000 fc83 	bl	80035fa <HAL_NVIC_EnableIRQ>

    if (HAL_TIM_Base_Start_IT(&htim17) != HAL_OK)
 8002cf4:	4804      	ldr	r0, [pc, #16]	@ (8002d08 <MX_TIM17_Init+0x78>)
 8002cf6:	f004 fe73 	bl	80079e0 <HAL_TIM_Base_Start_IT>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d001      	beq.n	8002d04 <MX_TIM17_Init+0x74>
    {
        Error_Handler();
 8002d00:	f000 f85a 	bl	8002db8 <Error_Handler>
    }
}
 8002d04:	bf00      	nop
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	200003e0 	.word	0x200003e0
 8002d0c:	40014800 	.word	0x40014800
 8002d10:	10624dd3 	.word	0x10624dd3

08002d14 <HAL_TIM_PeriodElapsedCallback>:



// Timer interrupt handler
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d24:	d12e      	bne.n	8002d84 <HAL_TIM_PeriodElapsedCallback+0x70>
    {
        led_counter += 1; // Each interrupt = 1ms (from timer settings)
 8002d26:	4b20      	ldr	r3, [pc, #128]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	4a1e      	ldr	r2, [pc, #120]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d2e:	6013      	str	r3, [r2, #0]

        if (is_connected())
 8002d30:	f00a febe 	bl	800dab0 <is_connected>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00b      	beq.n	8002d52 <HAL_TIM_PeriodElapsedCallback+0x3e>
        {
            // Force LED ON and reset state/counter
            HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_SET);
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	2102      	movs	r1, #2
 8002d3e:	481b      	ldr	r0, [pc, #108]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002d40:	f001 f942 	bl	8003fc8 <HAL_GPIO_WritePin>
            led_state = GPIO_PIN_SET;
 8002d44:	4b1a      	ldr	r3, [pc, #104]	@ (8002db0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002d46:	2201      	movs	r2, #1
 8002d48:	701a      	strb	r2, [r3, #0]
            led_counter = 0;
 8002d4a:	4b17      	ldr	r3, [pc, #92]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
    	if(is_connected()){
    		UTIL_SEQ_SetTask( 1<<CFG_TASK_IMU_SAMPLE_ID, CFG_SCH_PRIO_0);
    	}

    }
}
 8002d50:	e026      	b.n	8002da0 <HAL_TIM_PeriodElapsedCallback+0x8c>
            if (led_counter >= 1) // 2 seconds
 8002d52:	4b15      	ldr	r3, [pc, #84]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d022      	beq.n	8002da0 <HAL_TIM_PeriodElapsedCallback+0x8c>
                led_counter = 0;
 8002d5a:	4b13      	ldr	r3, [pc, #76]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
                led_state = (led_state == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 8002d60:	4b13      	ldr	r3, [pc, #76]	@ (8002db0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002d62:	781b      	ldrb	r3, [r3, #0]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	bf14      	ite	ne
 8002d68:	2301      	movne	r3, #1
 8002d6a:	2300      	moveq	r3, #0
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	461a      	mov	r2, r3
 8002d70:	4b0f      	ldr	r3, [pc, #60]	@ (8002db0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002d72:	701a      	strb	r2, [r3, #0]
                HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, led_state);
 8002d74:	4b0e      	ldr	r3, [pc, #56]	@ (8002db0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	2102      	movs	r1, #2
 8002d7c:	480b      	ldr	r0, [pc, #44]	@ (8002dac <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002d7e:	f001 f923 	bl	8003fc8 <HAL_GPIO_WritePin>
}
 8002d82:	e00d      	b.n	8002da0 <HAL_TIM_PeriodElapsedCallback+0x8c>
    else if (htim->Instance == TIM17){
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a0a      	ldr	r2, [pc, #40]	@ (8002db4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d108      	bne.n	8002da0 <HAL_TIM_PeriodElapsedCallback+0x8c>
    	if(is_connected()){
 8002d8e:	f00a fe8f 	bl	800dab0 <is_connected>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d003      	beq.n	8002da0 <HAL_TIM_PeriodElapsedCallback+0x8c>
    		UTIL_SEQ_SetTask( 1<<CFG_TASK_IMU_SAMPLE_ID, CFG_SCH_PRIO_0);
 8002d98:	2100      	movs	r1, #0
 8002d9a:	2020      	movs	r0, #32
 8002d9c:	f00b fa40 	bl	800e220 <UTIL_SEQ_SetTask>
}
 8002da0:	bf00      	nop
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	2000042c 	.word	0x2000042c
 8002dac:	48000400 	.word	0x48000400
 8002db0:	20000430 	.word	0x20000430
 8002db4:	40014800 	.word	0x40014800

08002db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002db8:	b480      	push	{r7}
 8002dba:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002dbc:	b672      	cpsid	i
}
 8002dbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002dc0:	bf00      	nop
 8002dc2:	e7fd      	b.n	8002dc0 <Error_Handler+0x8>

08002dc4 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002dd8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002de4:	bf00      	nop
 8002de6:	370c      	adds	r7, #12
 8002de8:	46bd      	mov	sp, r7
 8002dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dee:	4770      	bx	lr

08002df0 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002df0:	b480      	push	{r7}
 8002df2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002df4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dfc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e00:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8002e08:	bf00      	nop
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <LL_AHB2_GRP1_EnableClock>:
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e1e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e20:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	4013      	ands	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e36:	68fb      	ldr	r3, [r7, #12]
}
 8002e38:	bf00      	nop
 8002e3a:	3714      	adds	r7, #20
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e42:	4770      	bx	lr

08002e44 <LL_AHB3_GRP1_EnableClock>:
{
 8002e44:	b480      	push	{r7}
 8002e46:	b085      	sub	sp, #20
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002e4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e50:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002e5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e60:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	4013      	ands	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e68:	68fb      	ldr	r3, [r7, #12]
}
 8002e6a:	bf00      	nop
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <LL_APB1_GRP1_EnableClock>:
{
 8002e76:	b480      	push	{r7}
 8002e78:	b085      	sub	sp, #20
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002e7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e82:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e84:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002e8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e92:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4013      	ands	r3, r2
 8002e98:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
}
 8002e9c:	bf00      	nop
 8002e9e:	3714      	adds	r7, #20
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr

08002ea8 <LL_APB2_GRP1_EnableClock>:
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002eb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002eb4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002eb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002ec0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ec4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
}
 8002ece:	bf00      	nop
 8002ed0:	3714      	adds	r7, #20
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr

08002eda <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8002ede:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002ee2:	f7ff ffaf 	bl	8002e44 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2100      	movs	r1, #0
 8002eea:	202e      	movs	r0, #46	@ 0x2e
 8002eec:	f000 fb6b 	bl	80035c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8002ef0:	202e      	movs	r0, #46	@ 0x2e
 8002ef2:	f000 fb82 	bl	80035fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	bd80      	pop	{r7, pc}
	...

08002efc <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a05      	ldr	r2, [pc, #20]	@ (8002f20 <HAL_IPCC_MspInit+0x24>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d103      	bne.n	8002f16 <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8002f0e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8002f12:	f7ff ff97 	bl	8002e44 <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8002f16:	bf00      	nop
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	58000c00 	.word	0x58000c00

08002f24 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b096      	sub	sp, #88	@ 0x58
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f2c:	f107 0308 	add.w	r3, r7, #8
 8002f30:	2250      	movs	r2, #80	@ 0x50
 8002f32:	2100      	movs	r1, #0
 8002f34:	4618      	mov	r0, r3
 8002f36:	f00b fca1 	bl	800e87c <memset>
  if(hrtc->Instance==RTC)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a14      	ldr	r2, [pc, #80]	@ (8002f90 <HAL_RTC_MspInit+0x6c>)
 8002f40:	4293      	cmp	r3, r2
 8002f42:	d120      	bne.n	8002f86 <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8002f44:	f001 feb0 	bl	8004ca8 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8002f48:	f001 feae 	bl	8004ca8 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8002f4c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002f50:	f7ff ff38 	bl	8002dc4 <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002f54:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002f58:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002f5a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f60:	f107 0308 	add.w	r3, r7, #8
 8002f64:	4618      	mov	r0, r3
 8002f66:	f003 f9e4 	bl	8006332 <HAL_RCCEx_PeriphCLKConfig>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d001      	beq.n	8002f74 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 8002f70:	f7ff ff22 	bl	8002db8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002f74:	f7ff ff3c 	bl	8002df0 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002f78:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8002f7c:	f7ff ff7b 	bl	8002e76 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f003 fd5d 	bl	8006a40 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002f86:	bf00      	nop
 8002f88:	3758      	adds	r7, #88	@ 0x58
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40002800 	.word	0x40002800

08002f94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b09c      	sub	sp, #112	@ 0x70
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	601a      	str	r2, [r3, #0]
 8002fa4:	605a      	str	r2, [r3, #4]
 8002fa6:	609a      	str	r2, [r3, #8]
 8002fa8:	60da      	str	r2, [r3, #12]
 8002faa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002fac:	f107 030c 	add.w	r3, r7, #12
 8002fb0:	2250      	movs	r2, #80	@ 0x50
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f00b fc61 	bl	800e87c <memset>
  if(huart->Instance==USART1)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a2e      	ldr	r2, [pc, #184]	@ (8003078 <HAL_UART_MspInit+0xe4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d155      	bne.n	8003070 <HAL_UART_MspInit+0xdc>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f003 f9ae 	bl	8006332 <HAL_RCCEx_PeriphCLKConfig>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002fdc:	f7ff feec 	bl	8002db8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fe0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002fe4:	f7ff ff60 	bl	8002ea8 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fe8:	2002      	movs	r0, #2
 8002fea:	f7ff ff12 	bl	8002e12 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8002fee:	23c0      	movs	r3, #192	@ 0xc0
 8002ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ff2:	2302      	movs	r3, #2
 8002ff4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ffe:	2307      	movs	r3, #7
 8003000:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003002:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003006:	4619      	mov	r1, r3
 8003008:	481c      	ldr	r0, [pc, #112]	@ (800307c <HAL_UART_MspInit+0xe8>)
 800300a:	f000 fe6d 	bl	8003ce8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 800300e:	4b1c      	ldr	r3, [pc, #112]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003010:	4a1c      	ldr	r2, [pc, #112]	@ (8003084 <HAL_UART_MspInit+0xf0>)
 8003012:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003014:	4b1a      	ldr	r3, [pc, #104]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003016:	220f      	movs	r2, #15
 8003018:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800301a:	4b19      	ldr	r3, [pc, #100]	@ (8003080 <HAL_UART_MspInit+0xec>)
 800301c:	2210      	movs	r2, #16
 800301e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003020:	4b17      	ldr	r3, [pc, #92]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003022:	2200      	movs	r2, #0
 8003024:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003026:	4b16      	ldr	r3, [pc, #88]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003028:	2280      	movs	r2, #128	@ 0x80
 800302a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800302c:	4b14      	ldr	r3, [pc, #80]	@ (8003080 <HAL_UART_MspInit+0xec>)
 800302e:	2200      	movs	r2, #0
 8003030:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003032:	4b13      	ldr	r3, [pc, #76]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003034:	2200      	movs	r2, #0
 8003036:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003038:	4b11      	ldr	r3, [pc, #68]	@ (8003080 <HAL_UART_MspInit+0xec>)
 800303a:	2200      	movs	r2, #0
 800303c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800303e:	4b10      	ldr	r3, [pc, #64]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003040:	2200      	movs	r2, #0
 8003042:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003044:	480e      	ldr	r0, [pc, #56]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003046:	f000 fb1d 	bl	8003684 <HAL_DMA_Init>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	d001      	beq.n	8003054 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8003050:	f7ff feb2 	bl	8002db8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4a0a      	ldr	r2, [pc, #40]	@ (8003080 <HAL_UART_MspInit+0xec>)
 8003058:	67da      	str	r2, [r3, #124]	@ 0x7c
 800305a:	4a09      	ldr	r2, [pc, #36]	@ (8003080 <HAL_UART_MspInit+0xec>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003060:	2200      	movs	r2, #0
 8003062:	2100      	movs	r1, #0
 8003064:	2024      	movs	r0, #36	@ 0x24
 8003066:	f000 faae 	bl	80035c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800306a:	2024      	movs	r0, #36	@ 0x24
 800306c:	f000 fac5 	bl	80035fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003070:	bf00      	nop
 8003072:	3770      	adds	r7, #112	@ 0x70
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}
 8003078:	40013800 	.word	0x40013800
 800307c:	48000400 	.word	0x48000400
 8003080:	2000027c 	.word	0x2000027c
 8003084:	40020444 	.word	0x40020444

08003088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800308c:	bf00      	nop
 800308e:	e7fd      	b.n	800308c <NMI_Handler+0x4>

08003090 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <HardFault_Handler+0x4>

08003098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <MemManage_Handler+0x4>

080030a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <BusFault_Handler+0x4>

080030a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ac:	bf00      	nop
 80030ae:	e7fd      	b.n	80030ac <UsageFault_Handler+0x4>

080030b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr

080030be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030be:	b480      	push	{r7}
 80030c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030c2:	bf00      	nop
 80030c4:	46bd      	mov	sp, r7
 80030c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ca:	4770      	bx	lr

080030cc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80030d0:	bf00      	nop
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80030de:	f000 f8ff 	bl	80032e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80030e2:	bf00      	nop
 80030e4:	bd80      	pop	{r7, pc}
	...

080030e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80030ec:	4802      	ldr	r0, [pc, #8]	@ (80030f8 <USART1_IRQHandler+0x10>)
 80030ee:	f004 ff73 	bl	8007fd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	200001e8 	.word	0x200001e8

080030fc <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003100:	f000 ff92 	bl	8004028 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003104:	bf00      	nop
 8003106:	bd80      	pop	{r7, pc}

08003108 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800310c:	4802      	ldr	r0, [pc, #8]	@ (8003118 <DMA2_Channel4_IRQHandler+0x10>)
 800310e:	f000 fc9a 	bl	8003a46 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8003112:	bf00      	nop
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000027c 	.word	0x2000027c

0800311c <IPCC_C1_RX_IRQHandler>:
/* USER CODE BEGIN 1 */
/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003120:	f00a fde0 	bl	800dce4 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003124:	bf00      	nop
 8003126:	bd80      	pop	{r7, pc}

08003128 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 800312c:	f00a fe10 	bl	800dd50 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003130:	bf00      	nop
 8003132:	bd80      	pop	{r7, pc}

08003134 <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003138:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800313c:	f000 ff5c 	bl	8003ff8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003140:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003144:	f000 ff58 	bl	8003ff8 <HAL_GPIO_EXTI_IRQHandler>
}
 8003148:	bf00      	nop
 800314a:	bd80      	pop	{r7, pc}

0800314c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(ADS1299_nDRDY_Pin);
 8003150:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8003154:	f000 ff50 	bl	8003ff8 <HAL_GPIO_EXTI_IRQHandler>
}
 8003158:	bf00      	nop
 800315a:	bd80      	pop	{r7, pc}

0800315c <RTC_WKUP_IRQHandler>:

void RTC_WKUP_IRQHandler(void)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 8003160:	f7fe fd68 	bl	8001c34 <HW_TS_RTC_Wakeup_Handler>
}
 8003164:	bf00      	nop
 8003166:	bd80      	pop	{r7, pc}

08003168 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim17);
 800316c:	4802      	ldr	r0, [pc, #8]	@ (8003178 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 800316e:	f004 fc85 	bl	8007a7c <HAL_TIM_IRQHandler>
}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	200003e0 	.word	0x200003e0

0800317c <TIM2_IRQHandler>:


void TIM2_IRQHandler(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim2);
 8003180:	4802      	ldr	r0, [pc, #8]	@ (800318c <TIM2_IRQHandler+0x10>)
 8003182:	f004 fc7b 	bl	8007a7c <HAL_TIM_IRQHandler>
}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000394 	.word	0x20000394

08003190 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8003194:	4b07      	ldr	r3, [pc, #28]	@ (80031b4 <SystemInit+0x24>)
 8003196:	2200      	movs	r2, #0
 8003198:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800319a:	4b06      	ldr	r3, [pc, #24]	@ (80031b4 <SystemInit+0x24>)
 800319c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031a0:	4a04      	ldr	r2, [pc, #16]	@ (80031b4 <SystemInit+0x24>)
 80031a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031a6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 80031aa:	bf00      	nop
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr
 80031b4:	e000ed00 	.word	0xe000ed00

080031b8 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 80031b8:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031ba:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031bc:	3304      	adds	r3, #4

080031be <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031be:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031c0:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 80031c2:	d3f9      	bcc.n	80031b8 <CopyDataInit>
  bx lr
 80031c4:	4770      	bx	lr

080031c6 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 80031c6:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 80031c8:	3004      	adds	r0, #4

080031ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 80031ca:	4288      	cmp	r0, r1
  bcc FillZerobss
 80031cc:	d3fb      	bcc.n	80031c6 <FillZerobss>
  bx lr
 80031ce:	4770      	bx	lr

080031d0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80031d0:	480c      	ldr	r0, [pc, #48]	@ (8003204 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80031d2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80031d4:	f7ff ffdc 	bl	8003190 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 80031d8:	480b      	ldr	r0, [pc, #44]	@ (8003208 <LoopForever+0x6>)
 80031da:	490c      	ldr	r1, [pc, #48]	@ (800320c <LoopForever+0xa>)
 80031dc:	4a0c      	ldr	r2, [pc, #48]	@ (8003210 <LoopForever+0xe>)
 80031de:	2300      	movs	r3, #0
 80031e0:	f7ff ffed 	bl	80031be <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 80031e4:	480b      	ldr	r0, [pc, #44]	@ (8003214 <LoopForever+0x12>)
 80031e6:	490c      	ldr	r1, [pc, #48]	@ (8003218 <LoopForever+0x16>)
 80031e8:	4a0c      	ldr	r2, [pc, #48]	@ (800321c <LoopForever+0x1a>)
 80031ea:	2300      	movs	r3, #0
 80031ec:	f7ff ffe7 	bl	80031be <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 80031f0:	480b      	ldr	r0, [pc, #44]	@ (8003220 <LoopForever+0x1e>)
 80031f2:	490c      	ldr	r1, [pc, #48]	@ (8003224 <LoopForever+0x22>)
 80031f4:	2300      	movs	r3, #0
 80031f6:	f7ff ffe8 	bl	80031ca <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80031fa:	f00b fb8d 	bl	800e918 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80031fe:	f7ff fa45 	bl	800268c <main>

08003202 <LoopForever>:

LoopForever:
  b LoopForever
 8003202:	e7fe      	b.n	8003202 <LoopForever>
  ldr   r0, =_estack
 8003204:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8003208:	20000008 	.word	0x20000008
 800320c:	20000088 	.word	0x20000088
 8003210:	08010e70 	.word	0x08010e70
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 8003214:	200301e4 	.word	0x200301e4
 8003218:	20030d8b 	.word	0x20030d8b
 800321c:	08010f1e 	.word	0x08010f1e
  INIT_BSS _sbss, _ebss
 8003220:	200000bc 	.word	0x200000bc
 8003224:	200023d0 	.word	0x200023d0

08003228 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003228:	e7fe      	b.n	8003228 <ADC1_IRQHandler>
	...

0800322c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003232:	2300      	movs	r3, #0
 8003234:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003236:	4b0c      	ldr	r3, [pc, #48]	@ (8003268 <HAL_Init+0x3c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a0b      	ldr	r2, [pc, #44]	@ (8003268 <HAL_Init+0x3c>)
 800323c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003240:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003242:	2003      	movs	r0, #3
 8003244:	f000 f9b4 	bl	80035b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003248:	2000      	movs	r0, #0
 800324a:	f000 f80f 	bl	800326c <HAL_InitTick>
 800324e:	4603      	mov	r3, r0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d002      	beq.n	800325a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	71fb      	strb	r3, [r7, #7]
 8003258:	e001      	b.n	800325e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800325a:	f7ff fe3e 	bl	8002eda <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800325e:	79fb      	ldrb	r3, [r7, #7]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3708      	adds	r7, #8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	58004000 	.word	0x58004000

0800326c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003274:	2300      	movs	r3, #0
 8003276:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8003278:	4b17      	ldr	r3, [pc, #92]	@ (80032d8 <HAL_InitTick+0x6c>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b00      	cmp	r3, #0
 800327e:	d024      	beq.n	80032ca <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003280:	f002 fdc6 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 8003284:	4602      	mov	r2, r0
 8003286:	4b14      	ldr	r3, [pc, #80]	@ (80032d8 <HAL_InitTick+0x6c>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	4619      	mov	r1, r3
 800328c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003290:	fbb3 f3f1 	udiv	r3, r3, r1
 8003294:	fbb2 f3f3 	udiv	r3, r2, r3
 8003298:	4618      	mov	r0, r3
 800329a:	f000 f9ca 	bl	8003632 <HAL_SYSTICK_Config>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d10f      	bne.n	80032c4 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2b0f      	cmp	r3, #15
 80032a8:	d809      	bhi.n	80032be <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032aa:	2200      	movs	r2, #0
 80032ac:	6879      	ldr	r1, [r7, #4]
 80032ae:	f04f 30ff 	mov.w	r0, #4294967295
 80032b2:	f000 f988 	bl	80035c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032b6:	4a09      	ldr	r2, [pc, #36]	@ (80032dc <HAL_InitTick+0x70>)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6013      	str	r3, [r2, #0]
 80032bc:	e007      	b.n	80032ce <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 80032be:	2301      	movs	r3, #1
 80032c0:	73fb      	strb	r3, [r7, #15]
 80032c2:	e004      	b.n	80032ce <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 80032c4:	2301      	movs	r3, #1
 80032c6:	73fb      	strb	r3, [r7, #15]
 80032c8:	e001      	b.n	80032ce <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 80032ca:	2301      	movs	r3, #1
 80032cc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80032ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3710      	adds	r7, #16
 80032d4:	46bd      	mov	sp, r7
 80032d6:	bd80      	pop	{r7, pc}
 80032d8:	20000010 	.word	0x20000010
 80032dc:	2000000c 	.word	0x2000000c

080032e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80032e4:	4b06      	ldr	r3, [pc, #24]	@ (8003300 <HAL_IncTick+0x20>)
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	4b06      	ldr	r3, [pc, #24]	@ (8003304 <HAL_IncTick+0x24>)
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4413      	add	r3, r2
 80032f0:	4a04      	ldr	r2, [pc, #16]	@ (8003304 <HAL_IncTick+0x24>)
 80032f2:	6013      	str	r3, [r2, #0]
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	20000010 	.word	0x20000010
 8003304:	20000434 	.word	0x20000434

08003308 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003308:	b480      	push	{r7}
 800330a:	af00      	add	r7, sp, #0
  return uwTick;
 800330c:	4b03      	ldr	r3, [pc, #12]	@ (800331c <HAL_GetTick+0x14>)
 800330e:	681b      	ldr	r3, [r3, #0]
}
 8003310:	4618      	mov	r0, r3
 8003312:	46bd      	mov	sp, r7
 8003314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003318:	4770      	bx	lr
 800331a:	bf00      	nop
 800331c:	20000434 	.word	0x20000434

08003320 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8003320:	b480      	push	{r7}
 8003322:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8003324:	4b03      	ldr	r3, [pc, #12]	@ (8003334 <HAL_GetTickPrio+0x14>)
 8003326:	681b      	ldr	r3, [r3, #0]
}
 8003328:	4618      	mov	r0, r3
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	2000000c 	.word	0x2000000c

08003338 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800333c:	4b03      	ldr	r3, [pc, #12]	@ (800334c <HAL_GetTickFreq+0x14>)
 800333e:	781b      	ldrb	r3, [r3, #0]
}
 8003340:	4618      	mov	r0, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	20000010 	.word	0x20000010

08003350 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	f003 0307 	and.w	r3, r3, #7
 800335e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003360:	4b0c      	ldr	r3, [pc, #48]	@ (8003394 <__NVIC_SetPriorityGrouping+0x44>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003366:	68ba      	ldr	r2, [r7, #8]
 8003368:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800336c:	4013      	ands	r3, r2
 800336e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003378:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800337c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003380:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003382:	4a04      	ldr	r2, [pc, #16]	@ (8003394 <__NVIC_SetPriorityGrouping+0x44>)
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	60d3      	str	r3, [r2, #12]
}
 8003388:	bf00      	nop
 800338a:	3714      	adds	r7, #20
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr
 8003394:	e000ed00 	.word	0xe000ed00

08003398 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800339c:	4b04      	ldr	r3, [pc, #16]	@ (80033b0 <__NVIC_GetPriorityGrouping+0x18>)
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	0a1b      	lsrs	r3, r3, #8
 80033a2:	f003 0307 	and.w	r3, r3, #7
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	e000ed00 	.word	0xe000ed00

080033b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4603      	mov	r3, r0
 80033bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	db0b      	blt.n	80033de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033c6:	79fb      	ldrb	r3, [r7, #7]
 80033c8:	f003 021f 	and.w	r2, r3, #31
 80033cc:	4907      	ldr	r1, [pc, #28]	@ (80033ec <__NVIC_EnableIRQ+0x38>)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	095b      	lsrs	r3, r3, #5
 80033d4:	2001      	movs	r0, #1
 80033d6:	fa00 f202 	lsl.w	r2, r0, r2
 80033da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033de:	bf00      	nop
 80033e0:	370c      	adds	r7, #12
 80033e2:	46bd      	mov	sp, r7
 80033e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e8:	4770      	bx	lr
 80033ea:	bf00      	nop
 80033ec:	e000e100 	.word	0xe000e100

080033f0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	4603      	mov	r3, r0
 80033f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	db12      	blt.n	8003428 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	f003 021f 	and.w	r2, r3, #31
 8003408:	490a      	ldr	r1, [pc, #40]	@ (8003434 <__NVIC_DisableIRQ+0x44>)
 800340a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800340e:	095b      	lsrs	r3, r3, #5
 8003410:	2001      	movs	r0, #1
 8003412:	fa00 f202 	lsl.w	r2, r0, r2
 8003416:	3320      	adds	r3, #32
 8003418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800341c:	f3bf 8f4f 	dsb	sy
}
 8003420:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003422:	f3bf 8f6f 	isb	sy
}
 8003426:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003428:	bf00      	nop
 800342a:	370c      	adds	r7, #12
 800342c:	46bd      	mov	sp, r7
 800342e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003432:	4770      	bx	lr
 8003434:	e000e100 	.word	0xe000e100

08003438 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003446:	2b00      	cmp	r3, #0
 8003448:	db0c      	blt.n	8003464 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800344a:	79fb      	ldrb	r3, [r7, #7]
 800344c:	f003 021f 	and.w	r2, r3, #31
 8003450:	4907      	ldr	r1, [pc, #28]	@ (8003470 <__NVIC_SetPendingIRQ+0x38>)
 8003452:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003456:	095b      	lsrs	r3, r3, #5
 8003458:	2001      	movs	r0, #1
 800345a:	fa00 f202 	lsl.w	r2, r0, r2
 800345e:	3340      	adds	r3, #64	@ 0x40
 8003460:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003464:	bf00      	nop
 8003466:	370c      	adds	r7, #12
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr
 8003470:	e000e100 	.word	0xe000e100

08003474 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003482:	2b00      	cmp	r3, #0
 8003484:	db0c      	blt.n	80034a0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003486:	79fb      	ldrb	r3, [r7, #7]
 8003488:	f003 021f 	and.w	r2, r3, #31
 800348c:	4907      	ldr	r1, [pc, #28]	@ (80034ac <__NVIC_ClearPendingIRQ+0x38>)
 800348e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003492:	095b      	lsrs	r3, r3, #5
 8003494:	2001      	movs	r0, #1
 8003496:	fa00 f202 	lsl.w	r2, r0, r2
 800349a:	3360      	adds	r3, #96	@ 0x60
 800349c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034a0:	bf00      	nop
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr
 80034ac:	e000e100 	.word	0xe000e100

080034b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	4603      	mov	r3, r0
 80034b8:	6039      	str	r1, [r7, #0]
 80034ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	db0a      	blt.n	80034da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	b2da      	uxtb	r2, r3
 80034c8:	490c      	ldr	r1, [pc, #48]	@ (80034fc <__NVIC_SetPriority+0x4c>)
 80034ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ce:	0112      	lsls	r2, r2, #4
 80034d0:	b2d2      	uxtb	r2, r2
 80034d2:	440b      	add	r3, r1
 80034d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034d8:	e00a      	b.n	80034f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4908      	ldr	r1, [pc, #32]	@ (8003500 <__NVIC_SetPriority+0x50>)
 80034e0:	79fb      	ldrb	r3, [r7, #7]
 80034e2:	f003 030f 	and.w	r3, r3, #15
 80034e6:	3b04      	subs	r3, #4
 80034e8:	0112      	lsls	r2, r2, #4
 80034ea:	b2d2      	uxtb	r2, r2
 80034ec:	440b      	add	r3, r1
 80034ee:	761a      	strb	r2, [r3, #24]
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fa:	4770      	bx	lr
 80034fc:	e000e100 	.word	0xe000e100
 8003500:	e000ed00 	.word	0xe000ed00

08003504 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003504:	b480      	push	{r7}
 8003506:	b089      	sub	sp, #36	@ 0x24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60f8      	str	r0, [r7, #12]
 800350c:	60b9      	str	r1, [r7, #8]
 800350e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f003 0307 	and.w	r3, r3, #7
 8003516:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	f1c3 0307 	rsb	r3, r3, #7
 800351e:	2b04      	cmp	r3, #4
 8003520:	bf28      	it	cs
 8003522:	2304      	movcs	r3, #4
 8003524:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3304      	adds	r3, #4
 800352a:	2b06      	cmp	r3, #6
 800352c:	d902      	bls.n	8003534 <NVIC_EncodePriority+0x30>
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	3b03      	subs	r3, #3
 8003532:	e000      	b.n	8003536 <NVIC_EncodePriority+0x32>
 8003534:	2300      	movs	r3, #0
 8003536:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003538:	f04f 32ff 	mov.w	r2, #4294967295
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	fa02 f303 	lsl.w	r3, r2, r3
 8003542:	43da      	mvns	r2, r3
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	401a      	ands	r2, r3
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800354c:	f04f 31ff 	mov.w	r1, #4294967295
 8003550:	697b      	ldr	r3, [r7, #20]
 8003552:	fa01 f303 	lsl.w	r3, r1, r3
 8003556:	43d9      	mvns	r1, r3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800355c:	4313      	orrs	r3, r2
         );
}
 800355e:	4618      	mov	r0, r3
 8003560:	3724      	adds	r7, #36	@ 0x24
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr
	...

0800356c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b082      	sub	sp, #8
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800357c:	d301      	bcc.n	8003582 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800357e:	2301      	movs	r3, #1
 8003580:	e00f      	b.n	80035a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003582:	4a0a      	ldr	r2, [pc, #40]	@ (80035ac <SysTick_Config+0x40>)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	3b01      	subs	r3, #1
 8003588:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800358a:	210f      	movs	r1, #15
 800358c:	f04f 30ff 	mov.w	r0, #4294967295
 8003590:	f7ff ff8e 	bl	80034b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003594:	4b05      	ldr	r3, [pc, #20]	@ (80035ac <SysTick_Config+0x40>)
 8003596:	2200      	movs	r2, #0
 8003598:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800359a:	4b04      	ldr	r3, [pc, #16]	@ (80035ac <SysTick_Config+0x40>)
 800359c:	2207      	movs	r2, #7
 800359e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3708      	adds	r7, #8
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	e000e010 	.word	0xe000e010

080035b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff fec9 	bl	8003350 <__NVIC_SetPriorityGrouping>
}
 80035be:	bf00      	nop
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b086      	sub	sp, #24
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	4603      	mov	r3, r0
 80035ce:	60b9      	str	r1, [r7, #8]
 80035d0:	607a      	str	r2, [r7, #4]
 80035d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80035d4:	f7ff fee0 	bl	8003398 <__NVIC_GetPriorityGrouping>
 80035d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	6978      	ldr	r0, [r7, #20]
 80035e0:	f7ff ff90 	bl	8003504 <NVIC_EncodePriority>
 80035e4:	4602      	mov	r2, r0
 80035e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ea:	4611      	mov	r1, r2
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7ff ff5f 	bl	80034b0 <__NVIC_SetPriority>
}
 80035f2:	bf00      	nop
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b082      	sub	sp, #8
 80035fe:	af00      	add	r7, sp, #0
 8003600:	4603      	mov	r3, r0
 8003602:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff fed3 	bl	80033b4 <__NVIC_EnableIRQ>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	4603      	mov	r3, r0
 800361e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff fee3 	bl	80033f0 <__NVIC_DisableIRQ>
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b082      	sub	sp, #8
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7ff ff96 	bl	800356c <SysTick_Config>
 8003640:	4603      	mov	r3, r0
}
 8003642:	4618      	mov	r0, r3
 8003644:	3708      	adds	r7, #8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}

0800364a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800364a:	b580      	push	{r7, lr}
 800364c:	b082      	sub	sp, #8
 800364e:	af00      	add	r7, sp, #0
 8003650:	4603      	mov	r3, r0
 8003652:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8003654:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff feed 	bl	8003438 <__NVIC_SetPendingIRQ>
}
 800365e:	bf00      	nop
 8003660:	3708      	adds	r7, #8
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}

08003666 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003666:	b580      	push	{r7, lr}
 8003668:	b082      	sub	sp, #8
 800366a:	af00      	add	r7, sp, #0
 800366c:	4603      	mov	r3, r0
 800366e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8003670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003674:	4618      	mov	r0, r3
 8003676:	f7ff fefd 	bl	8003474 <__NVIC_ClearPendingIRQ>
}
 800367a:	bf00      	nop
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d101      	bne.n	8003696 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e08e      	b.n	80037b4 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	461a      	mov	r2, r3
 800369c:	4b47      	ldr	r3, [pc, #284]	@ (80037bc <HAL_DMA_Init+0x138>)
 800369e:	429a      	cmp	r2, r3
 80036a0:	d80f      	bhi.n	80036c2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	461a      	mov	r2, r3
 80036a8:	4b45      	ldr	r3, [pc, #276]	@ (80037c0 <HAL_DMA_Init+0x13c>)
 80036aa:	4413      	add	r3, r2
 80036ac:	4a45      	ldr	r2, [pc, #276]	@ (80037c4 <HAL_DMA_Init+0x140>)
 80036ae:	fba2 2303 	umull	r2, r3, r2, r3
 80036b2:	091b      	lsrs	r3, r3, #4
 80036b4:	009a      	lsls	r2, r3, #2
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	4a42      	ldr	r2, [pc, #264]	@ (80037c8 <HAL_DMA_Init+0x144>)
 80036be:	641a      	str	r2, [r3, #64]	@ 0x40
 80036c0:	e00e      	b.n	80036e0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	461a      	mov	r2, r3
 80036c8:	4b40      	ldr	r3, [pc, #256]	@ (80037cc <HAL_DMA_Init+0x148>)
 80036ca:	4413      	add	r3, r2
 80036cc:	4a3d      	ldr	r2, [pc, #244]	@ (80037c4 <HAL_DMA_Init+0x140>)
 80036ce:	fba2 2303 	umull	r2, r3, r2, r3
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	009a      	lsls	r2, r3, #2
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	4a3c      	ldr	r2, [pc, #240]	@ (80037d0 <HAL_DMA_Init+0x14c>)
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2202      	movs	r2, #2
 80036e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80036f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036fa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003704:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	691b      	ldr	r3, [r3, #16]
 800370a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003710:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800371c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68fa      	ldr	r2, [r7, #12]
 8003730:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 fa74 	bl	8003c20 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003740:	d102      	bne.n	8003748 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685a      	ldr	r2, [r3, #4]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003750:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003754:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800375e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d010      	beq.n	800378a <HAL_DMA_Init+0x106>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	2b04      	cmp	r3, #4
 800376e:	d80c      	bhi.n	800378a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 fa93 	bl	8003c9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800377a:	2200      	movs	r2, #0
 800377c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003786:	605a      	str	r2, [r3, #4]
 8003788:	e008      	b.n	800379c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2200      	movs	r2, #0
 8003794:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2201      	movs	r2, #1
 80037a6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3710      	adds	r7, #16
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	40020407 	.word	0x40020407
 80037c0:	bffdfff8 	.word	0xbffdfff8
 80037c4:	cccccccd 	.word	0xcccccccd
 80037c8:	40020000 	.word	0x40020000
 80037cc:	bffdfbf8 	.word	0xbffdfbf8
 80037d0:	40020400 	.word	0x40020400

080037d4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b086      	sub	sp, #24
 80037d8:	af00      	add	r7, sp, #0
 80037da:	60f8      	str	r0, [r7, #12]
 80037dc:	60b9      	str	r1, [r7, #8]
 80037de:	607a      	str	r2, [r7, #4]
 80037e0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037e2:	2300      	movs	r3, #0
 80037e4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_DMA_Start_IT+0x20>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e066      	b.n	80038c2 <HAL_DMA_Start_IT+0xee>
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b01      	cmp	r3, #1
 8003806:	d155      	bne.n	80038b4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2202      	movs	r2, #2
 800380c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f022 0201 	bic.w	r2, r2, #1
 8003824:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	68b9      	ldr	r1, [r7, #8]
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 f9b9 	bl	8003ba4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003836:	2b00      	cmp	r3, #0
 8003838:	d008      	beq.n	800384c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f042 020e 	orr.w	r2, r2, #14
 8003848:	601a      	str	r2, [r3, #0]
 800384a:	e00f      	b.n	800386c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f022 0204 	bic.w	r2, r2, #4
 800385a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f042 020a 	orr.w	r2, r2, #10
 800386a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d007      	beq.n	800388a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003884:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003888:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800389c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038a0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f042 0201 	orr.w	r2, r2, #1
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	e005      	b.n	80038c0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2200      	movs	r2, #0
 80038b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80038bc:	2302      	movs	r3, #2
 80038be:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80038c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3718      	adds	r7, #24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d101      	bne.n	80038dc <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e04f      	b.n	800397c <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038e2:	b2db      	uxtb	r3, r3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d008      	beq.n	80038fa <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2204      	movs	r2, #4
 80038ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e040      	b.n	800397c <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 020e 	bic.w	r2, r2, #14
 8003908:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003914:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003918:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f022 0201 	bic.w	r2, r2, #1
 8003928:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	f003 021c 	and.w	r2, r3, #28
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f202 	lsl.w	r2, r1, r2
 800393c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003946:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00c      	beq.n	800396a <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800395e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003968:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800397a:	2300      	movs	r3, #0
}
 800397c:	4618      	mov	r0, r3
 800397e:	370c      	adds	r7, #12
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr

08003988 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003990:	2300      	movs	r3, #0
 8003992:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b02      	cmp	r3, #2
 800399e:	d005      	beq.n	80039ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2204      	movs	r2, #4
 80039a4:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	73fb      	strb	r3, [r7, #15]
 80039aa:	e047      	b.n	8003a3c <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 020e 	bic.w	r2, r2, #14
 80039ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e0:	f003 021c 	and.w	r2, r3, #28
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e8:	2101      	movs	r1, #1
 80039ea:	fa01 f202 	lsl.w	r2, r1, r2
 80039ee:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80039f8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00c      	beq.n	8003a1c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003a10:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003a1a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
    }
  }
  return status;
 8003a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3710      	adds	r7, #16
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bd80      	pop	{r7, pc}

08003a46 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a46:	b580      	push	{r7, lr}
 8003a48:	b084      	sub	sp, #16
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a62:	f003 031c 	and.w	r3, r3, #28
 8003a66:	2204      	movs	r2, #4
 8003a68:	409a      	lsls	r2, r3
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d026      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x7a>
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	f003 0304 	and.w	r3, r3, #4
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d021      	beq.n	8003ac0 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0320 	and.w	r3, r3, #32
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d107      	bne.n	8003a9a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f022 0204 	bic.w	r2, r2, #4
 8003a98:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a9e:	f003 021c 	and.w	r2, r3, #28
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	2104      	movs	r1, #4
 8003aa8:	fa01 f202 	lsl.w	r2, r1, r2
 8003aac:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d071      	beq.n	8003b9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003abe:	e06c      	b.n	8003b9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ac4:	f003 031c 	and.w	r3, r3, #28
 8003ac8:	2202      	movs	r2, #2
 8003aca:	409a      	lsls	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d02e      	beq.n	8003b32 <HAL_DMA_IRQHandler+0xec>
 8003ad4:	68bb      	ldr	r3, [r7, #8]
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d029      	beq.n	8003b32 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0320 	and.w	r3, r3, #32
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d10b      	bne.n	8003b04 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 020a 	bic.w	r2, r2, #10
 8003afa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b08:	f003 021c 	and.w	r2, r3, #28
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b10:	2102      	movs	r1, #2
 8003b12:	fa01 f202 	lsl.w	r2, r1, r2
 8003b16:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d038      	beq.n	8003b9a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003b30:	e033      	b.n	8003b9a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b36:	f003 031c 	and.w	r3, r3, #28
 8003b3a:	2208      	movs	r2, #8
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	4013      	ands	r3, r2
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d02a      	beq.n	8003b9c <HAL_DMA_IRQHandler+0x156>
 8003b46:	68bb      	ldr	r3, [r7, #8]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d025      	beq.n	8003b9c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 020e 	bic.w	r2, r2, #14
 8003b5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b64:	f003 021c 	and.w	r2, r3, #28
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b72:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2200      	movs	r2, #0
 8003b86:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d004      	beq.n	8003b9c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003b9a:	bf00      	nop
 8003b9c:	bf00      	nop
}
 8003b9e:	3710      	adds	r7, #16
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}

08003ba4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	60f8      	str	r0, [r7, #12]
 8003bac:	60b9      	str	r1, [r7, #8]
 8003bae:	607a      	str	r2, [r7, #4]
 8003bb0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bba:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d004      	beq.n	8003bce <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003bcc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd2:	f003 021c 	and.w	r2, r3, #28
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bda:	2101      	movs	r1, #1
 8003bdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003be0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	683a      	ldr	r2, [r7, #0]
 8003be8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	2b10      	cmp	r3, #16
 8003bf0:	d108      	bne.n	8003c04 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68ba      	ldr	r2, [r7, #8]
 8003c00:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c02:	e007      	b.n	8003c14 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	60da      	str	r2, [r3, #12]
}
 8003c14:	bf00      	nop
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	461a      	mov	r2, r3
 8003c2e:	4b17      	ldr	r3, [pc, #92]	@ (8003c8c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d80a      	bhi.n	8003c4a <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c38:	089b      	lsrs	r3, r3, #2
 8003c3a:	009b      	lsls	r3, r3, #2
 8003c3c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003c40:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003c44:	687a      	ldr	r2, [r7, #4]
 8003c46:	6493      	str	r3, [r2, #72]	@ 0x48
 8003c48:	e007      	b.n	8003c5a <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	089b      	lsrs	r3, r3, #2
 8003c50:	009a      	lsls	r2, r3, #2
 8003c52:	4b0f      	ldr	r3, [pc, #60]	@ (8003c90 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003c54:	4413      	add	r3, r2
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	b2db      	uxtb	r3, r3
 8003c60:	3b08      	subs	r3, #8
 8003c62:	4a0c      	ldr	r2, [pc, #48]	@ (8003c94 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003c64:	fba2 2303 	umull	r2, r3, r2, r3
 8003c68:	091b      	lsrs	r3, r3, #4
 8003c6a:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003c98 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003c70:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f003 031f 	and.w	r3, r3, #31
 8003c78:	2201      	movs	r2, #1
 8003c7a:	409a      	lsls	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003c80:	bf00      	nop
 8003c82:	3714      	adds	r7, #20
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr
 8003c8c:	40020407 	.word	0x40020407
 8003c90:	4002081c 	.word	0x4002081c
 8003c94:	cccccccd 	.word	0xcccccccd
 8003c98:	40020880 	.word	0x40020880

08003c9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cac:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003cae:	68fa      	ldr	r2, [r7, #12]
 8003cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ce0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003cb2:	4413      	add	r3, r2
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a09      	ldr	r2, [pc, #36]	@ (8003ce4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003cc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	3b01      	subs	r3, #1
 8003cc6:	f003 0303 	and.w	r3, r3, #3
 8003cca:	2201      	movs	r2, #1
 8003ccc:	409a      	lsls	r2, r3
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003cd2:	bf00      	nop
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	1000823f 	.word	0x1000823f
 8003ce4:	40020940 	.word	0x40020940

08003ce8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b087      	sub	sp, #28
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cf6:	e14c      	b.n	8003f92 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	2101      	movs	r1, #1
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	fa01 f303 	lsl.w	r3, r1, r3
 8003d04:	4013      	ands	r3, r2
 8003d06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 813e 	beq.w	8003f8c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f003 0303 	and.w	r3, r3, #3
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d005      	beq.n	8003d28 <HAL_GPIO_Init+0x40>
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f003 0303 	and.w	r3, r3, #3
 8003d24:	2b02      	cmp	r3, #2
 8003d26:	d130      	bne.n	8003d8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	2203      	movs	r2, #3
 8003d34:	fa02 f303 	lsl.w	r3, r2, r3
 8003d38:	43db      	mvns	r3, r3
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	68da      	ldr	r2, [r3, #12]
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	005b      	lsls	r3, r3, #1
 8003d48:	fa02 f303 	lsl.w	r3, r2, r3
 8003d4c:	693a      	ldr	r2, [r7, #16]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d5e:	2201      	movs	r2, #1
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	fa02 f303 	lsl.w	r3, r2, r3
 8003d66:	43db      	mvns	r3, r3
 8003d68:	693a      	ldr	r2, [r7, #16]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	091b      	lsrs	r3, r3, #4
 8003d74:	f003 0201 	and.w	r2, r3, #1
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	693a      	ldr	r2, [r7, #16]
 8003d88:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	2b03      	cmp	r3, #3
 8003d94:	d017      	beq.n	8003dc6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	005b      	lsls	r3, r3, #1
 8003da0:	2203      	movs	r2, #3
 8003da2:	fa02 f303 	lsl.w	r3, r2, r3
 8003da6:	43db      	mvns	r3, r3
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	4013      	ands	r3, r2
 8003dac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	689a      	ldr	r2, [r3, #8]
 8003db2:	697b      	ldr	r3, [r7, #20]
 8003db4:	005b      	lsls	r3, r3, #1
 8003db6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dba:	693a      	ldr	r2, [r7, #16]
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	693a      	ldr	r2, [r7, #16]
 8003dc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f003 0303 	and.w	r3, r3, #3
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d123      	bne.n	8003e1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	08da      	lsrs	r2, r3, #3
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	3208      	adds	r2, #8
 8003dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	f003 0307 	and.w	r3, r3, #7
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	220f      	movs	r2, #15
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	43db      	mvns	r3, r3
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	4013      	ands	r3, r2
 8003df4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	691a      	ldr	r2, [r3, #16]
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	f003 0307 	and.w	r3, r3, #7
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	fa02 f303 	lsl.w	r3, r2, r3
 8003e06:	693a      	ldr	r2, [r7, #16]
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	08da      	lsrs	r2, r3, #3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	3208      	adds	r2, #8
 8003e14:	6939      	ldr	r1, [r7, #16]
 8003e16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	005b      	lsls	r3, r3, #1
 8003e24:	2203      	movs	r2, #3
 8003e26:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2a:	43db      	mvns	r3, r3
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e32:	683b      	ldr	r3, [r7, #0]
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f003 0203 	and.w	r2, r3, #3
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	005b      	lsls	r3, r3, #1
 8003e3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685b      	ldr	r3, [r3, #4]
 8003e52:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	f000 8098 	beq.w	8003f8c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003e5c:	4a54      	ldr	r2, [pc, #336]	@ (8003fb0 <HAL_GPIO_Init+0x2c8>)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	089b      	lsrs	r3, r3, #2
 8003e62:	3302      	adds	r3, #2
 8003e64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	220f      	movs	r2, #15
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e86:	d019      	beq.n	8003ebc <HAL_GPIO_Init+0x1d4>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a4a      	ldr	r2, [pc, #296]	@ (8003fb4 <HAL_GPIO_Init+0x2cc>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d013      	beq.n	8003eb8 <HAL_GPIO_Init+0x1d0>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a49      	ldr	r2, [pc, #292]	@ (8003fb8 <HAL_GPIO_Init+0x2d0>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d00d      	beq.n	8003eb4 <HAL_GPIO_Init+0x1cc>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a48      	ldr	r2, [pc, #288]	@ (8003fbc <HAL_GPIO_Init+0x2d4>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d007      	beq.n	8003eb0 <HAL_GPIO_Init+0x1c8>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a47      	ldr	r2, [pc, #284]	@ (8003fc0 <HAL_GPIO_Init+0x2d8>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d101      	bne.n	8003eac <HAL_GPIO_Init+0x1c4>
 8003ea8:	2304      	movs	r3, #4
 8003eaa:	e008      	b.n	8003ebe <HAL_GPIO_Init+0x1d6>
 8003eac:	2307      	movs	r3, #7
 8003eae:	e006      	b.n	8003ebe <HAL_GPIO_Init+0x1d6>
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e004      	b.n	8003ebe <HAL_GPIO_Init+0x1d6>
 8003eb4:	2302      	movs	r3, #2
 8003eb6:	e002      	b.n	8003ebe <HAL_GPIO_Init+0x1d6>
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e000      	b.n	8003ebe <HAL_GPIO_Init+0x1d6>
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	697a      	ldr	r2, [r7, #20]
 8003ec0:	f002 0203 	and.w	r2, r2, #3
 8003ec4:	0092      	lsls	r2, r2, #2
 8003ec6:	4093      	lsls	r3, r2
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ece:	4938      	ldr	r1, [pc, #224]	@ (8003fb0 <HAL_GPIO_Init+0x2c8>)
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	089b      	lsrs	r3, r3, #2
 8003ed4:	3302      	adds	r3, #2
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003edc:	4b39      	ldr	r3, [pc, #228]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	693a      	ldr	r2, [r7, #16]
 8003ee8:	4013      	ands	r3, r2
 8003eea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f00:	4a30      	ldr	r2, [pc, #192]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003f06:	4b2f      	ldr	r3, [pc, #188]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	43db      	mvns	r3, r3
 8003f10:	693a      	ldr	r2, [r7, #16]
 8003f12:	4013      	ands	r3, r2
 8003f14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003f2a:	4a26      	ldr	r2, [pc, #152]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003f30:	4b24      	ldr	r3, [pc, #144]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	43db      	mvns	r3, r3
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d003      	beq.n	8003f56 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	4313      	orrs	r3, r2
 8003f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f56:	4a1b      	ldr	r2, [pc, #108]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 8003f5e:	4b19      	ldr	r3, [pc, #100]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	43db      	mvns	r3, r3
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8003f7c:	693a      	ldr	r2, [r7, #16]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f84:	4a0f      	ldr	r2, [pc, #60]	@ (8003fc4 <HAL_GPIO_Init+0x2dc>)
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8003f8c:	697b      	ldr	r3, [r7, #20]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	697b      	ldr	r3, [r7, #20]
 8003f98:	fa22 f303 	lsr.w	r3, r2, r3
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	f47f aeab 	bne.w	8003cf8 <HAL_GPIO_Init+0x10>
  }
}
 8003fa2:	bf00      	nop
 8003fa4:	bf00      	nop
 8003fa6:	371c      	adds	r7, #28
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr
 8003fb0:	40010000 	.word	0x40010000
 8003fb4:	48000400 	.word	0x48000400
 8003fb8:	48000800 	.word	0x48000800
 8003fbc:	48000c00 	.word	0x48000c00
 8003fc0:	48001000 	.word	0x48001000
 8003fc4:	58000800 	.word	0x58000800

08003fc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	460b      	mov	r3, r1
 8003fd2:	807b      	strh	r3, [r7, #2]
 8003fd4:	4613      	mov	r3, r2
 8003fd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fd8:	787b      	ldrb	r3, [r7, #1]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d003      	beq.n	8003fe6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003fde:	887a      	ldrh	r2, [r7, #2]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003fe4:	e002      	b.n	8003fec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003fe6:	887a      	ldrh	r2, [r7, #2]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003fec:	bf00      	nop
 8003fee:	370c      	adds	r7, #12
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr

08003ff8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	4603      	mov	r3, r0
 8004000:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004002:	4b08      	ldr	r3, [pc, #32]	@ (8004024 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004004:	68da      	ldr	r2, [r3, #12]
 8004006:	88fb      	ldrh	r3, [r7, #6]
 8004008:	4013      	ands	r3, r2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d006      	beq.n	800401c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800400e:	4a05      	ldr	r2, [pc, #20]	@ (8004024 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004010:	88fb      	ldrh	r3, [r7, #6]
 8004012:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004014:	88fb      	ldrh	r3, [r7, #6]
 8004016:	4618      	mov	r0, r3
 8004018:	f7fd fa9f 	bl	800155a <HAL_GPIO_EXTI_Callback>
  }
}
 800401c:	bf00      	nop
 800401e:	3708      	adds	r7, #8
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	58000800 	.word	0x58000800

08004028 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800402e:	4b0a      	ldr	r3, [pc, #40]	@ (8004058 <HAL_HSEM_IRQHandler+0x30>)
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8004034:	4b08      	ldr	r3, [pc, #32]	@ (8004058 <HAL_HSEM_IRQHandler+0x30>)
 8004036:	681a      	ldr	r2, [r3, #0]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	43db      	mvns	r3, r3
 800403c:	4906      	ldr	r1, [pc, #24]	@ (8004058 <HAL_HSEM_IRQHandler+0x30>)
 800403e:	4013      	ands	r3, r2
 8004040:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8004042:	4a05      	ldr	r2, [pc, #20]	@ (8004058 <HAL_HSEM_IRQHandler+0x30>)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f807 	bl	800405c <HAL_HSEM_FreeCallback>
}
 800404e:	bf00      	nop
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}
 8004056:	bf00      	nop
 8004058:	58001500 	.word	0x58001500

0800405c <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800405c:	b480      	push	{r7}
 800405e:	b083      	sub	sp, #12
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr

08004070 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	b082      	sub	sp, #8
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d101      	bne.n	8004082 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e08d      	b.n	800419e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004088:	b2db      	uxtb	r3, r3
 800408a:	2b00      	cmp	r3, #0
 800408c:	d106      	bne.n	800409c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 f885 	bl	80041a6 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2224      	movs	r2, #36	@ 0x24
 80040a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0201 	bic.w	r2, r2, #1
 80040b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	685a      	ldr	r2, [r3, #4]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80040c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	689a      	ldr	r2, [r3, #8]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2b01      	cmp	r3, #1
 80040d8:	d107      	bne.n	80040ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689a      	ldr	r2, [r3, #8]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80040e6:	609a      	str	r2, [r3, #8]
 80040e8:	e006      	b.n	80040f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	689a      	ldr	r2, [r3, #8]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80040f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	2b02      	cmp	r3, #2
 80040fe:	d108      	bne.n	8004112 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800410e:	605a      	str	r2, [r3, #4]
 8004110:	e007      	b.n	8004122 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	685a      	ldr	r2, [r3, #4]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004120:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	687a      	ldr	r2, [r7, #4]
 800412a:	6812      	ldr	r2, [r2, #0]
 800412c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004130:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004134:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68da      	ldr	r2, [r3, #12]
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004144:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	691a      	ldr	r2, [r3, #16]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	695b      	ldr	r3, [r3, #20]
 800414e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	699b      	ldr	r3, [r3, #24]
 8004156:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	69d9      	ldr	r1, [r3, #28]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1a      	ldr	r2, [r3, #32]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	430a      	orrs	r2, r1
 800416e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	f042 0201 	orr.w	r2, r2, #1
 800417e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2220      	movs	r2, #32
 800418a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2200      	movs	r2, #0
 8004192:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800419c:	2300      	movs	r3, #0
}
 800419e:	4618      	mov	r0, r3
 80041a0:	3708      	adds	r7, #8
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}

080041a6 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80041a6:	b480      	push	{r7}
 80041a8:	b083      	sub	sp, #12
 80041aa:	af00      	add	r7, sp, #0
 80041ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80041ae:	bf00      	nop
 80041b0:	370c      	adds	r7, #12
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
	...

080041bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b088      	sub	sp, #32
 80041c0:	af02      	add	r7, sp, #8
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	4608      	mov	r0, r1
 80041c6:	4611      	mov	r1, r2
 80041c8:	461a      	mov	r2, r3
 80041ca:	4603      	mov	r3, r0
 80041cc:	817b      	strh	r3, [r7, #10]
 80041ce:	460b      	mov	r3, r1
 80041d0:	813b      	strh	r3, [r7, #8]
 80041d2:	4613      	mov	r3, r2
 80041d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b20      	cmp	r3, #32
 80041e0:	f040 80f9 	bne.w	80043d6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80041e4:	6a3b      	ldr	r3, [r7, #32]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d002      	beq.n	80041f0 <HAL_I2C_Mem_Write+0x34>
 80041ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d105      	bne.n	80041fc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80041f6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80041f8:	2301      	movs	r3, #1
 80041fa:	e0ed      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004202:	2b01      	cmp	r3, #1
 8004204:	d101      	bne.n	800420a <HAL_I2C_Mem_Write+0x4e>
 8004206:	2302      	movs	r3, #2
 8004208:	e0e6      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2201      	movs	r2, #1
 800420e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004212:	f7ff f879 	bl	8003308 <HAL_GetTick>
 8004216:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	9300      	str	r3, [sp, #0]
 800421c:	2319      	movs	r3, #25
 800421e:	2201      	movs	r2, #1
 8004220:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004224:	68f8      	ldr	r0, [r7, #12]
 8004226:	f000 fac3 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 800422a:	4603      	mov	r3, r0
 800422c:	2b00      	cmp	r3, #0
 800422e:	d001      	beq.n	8004234 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004230:	2301      	movs	r3, #1
 8004232:	e0d1      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2221      	movs	r2, #33	@ 0x21
 8004238:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2240      	movs	r2, #64	@ 0x40
 8004240:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2200      	movs	r2, #0
 8004248:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6a3a      	ldr	r2, [r7, #32]
 800424e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004254:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800425c:	88f8      	ldrh	r0, [r7, #6]
 800425e:	893a      	ldrh	r2, [r7, #8]
 8004260:	8979      	ldrh	r1, [r7, #10]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	9301      	str	r3, [sp, #4]
 8004266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004268:	9300      	str	r3, [sp, #0]
 800426a:	4603      	mov	r3, r0
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 f9d3 	bl	8004618 <I2C_RequestMemoryWrite>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d005      	beq.n	8004284 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004280:	2301      	movs	r3, #1
 8004282:	e0a9      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004288:	b29b      	uxth	r3, r3
 800428a:	2bff      	cmp	r3, #255	@ 0xff
 800428c:	d90e      	bls.n	80042ac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	22ff      	movs	r2, #255	@ 0xff
 8004292:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004298:	b2da      	uxtb	r2, r3
 800429a:	8979      	ldrh	r1, [r7, #10]
 800429c:	2300      	movs	r3, #0
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f000 fc47 	bl	8004b38 <I2C_TransferConfig>
 80042aa:	e00f      	b.n	80042cc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ba:	b2da      	uxtb	r2, r3
 80042bc:	8979      	ldrh	r1, [r7, #10]
 80042be:	2300      	movs	r3, #0
 80042c0:	9300      	str	r3, [sp, #0]
 80042c2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042c6:	68f8      	ldr	r0, [r7, #12]
 80042c8:	f000 fc36 	bl	8004b38 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042d0:	68f8      	ldr	r0, [r7, #12]
 80042d2:	f000 fac6 	bl	8004862 <I2C_WaitOnTXISFlagUntilTimeout>
 80042d6:	4603      	mov	r3, r0
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d001      	beq.n	80042e0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e07b      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e4:	781a      	ldrb	r2, [r3, #0]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	3b01      	subs	r3, #1
 80042fe:	b29a      	uxth	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d034      	beq.n	8004384 <HAL_I2C_Mem_Write+0x1c8>
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800431e:	2b00      	cmp	r3, #0
 8004320:	d130      	bne.n	8004384 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	9300      	str	r3, [sp, #0]
 8004326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004328:	2200      	movs	r2, #0
 800432a:	2180      	movs	r1, #128	@ 0x80
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 fa3f 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d001      	beq.n	800433c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e04d      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004340:	b29b      	uxth	r3, r3
 8004342:	2bff      	cmp	r3, #255	@ 0xff
 8004344:	d90e      	bls.n	8004364 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	22ff      	movs	r2, #255	@ 0xff
 800434a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004350:	b2da      	uxtb	r2, r3
 8004352:	8979      	ldrh	r1, [r7, #10]
 8004354:	2300      	movs	r3, #0
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 fbeb 	bl	8004b38 <I2C_TransferConfig>
 8004362:	e00f      	b.n	8004384 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004372:	b2da      	uxtb	r2, r3
 8004374:	8979      	ldrh	r1, [r7, #10]
 8004376:	2300      	movs	r3, #0
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f000 fbda 	bl	8004b38 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d19e      	bne.n	80042cc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800438e:	697a      	ldr	r2, [r7, #20]
 8004390:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 faac 	bl	80048f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	d001      	beq.n	80043a2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e01a      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2220      	movs	r2, #32
 80043a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6859      	ldr	r1, [r3, #4]
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681a      	ldr	r2, [r3, #0]
 80043b4:	4b0a      	ldr	r3, [pc, #40]	@ (80043e0 <HAL_I2C_Mem_Write+0x224>)
 80043b6:	400b      	ands	r3, r1
 80043b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	2220      	movs	r2, #32
 80043be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	e000      	b.n	80043d8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80043d6:	2302      	movs	r3, #2
  }
}
 80043d8:	4618      	mov	r0, r3
 80043da:	3718      	adds	r7, #24
 80043dc:	46bd      	mov	sp, r7
 80043de:	bd80      	pop	{r7, pc}
 80043e0:	fe00e800 	.word	0xfe00e800

080043e4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b088      	sub	sp, #32
 80043e8:	af02      	add	r7, sp, #8
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	4608      	mov	r0, r1
 80043ee:	4611      	mov	r1, r2
 80043f0:	461a      	mov	r2, r3
 80043f2:	4603      	mov	r3, r0
 80043f4:	817b      	strh	r3, [r7, #10]
 80043f6:	460b      	mov	r3, r1
 80043f8:	813b      	strh	r3, [r7, #8]
 80043fa:	4613      	mov	r3, r2
 80043fc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004404:	b2db      	uxtb	r3, r3
 8004406:	2b20      	cmp	r3, #32
 8004408:	f040 80fd 	bne.w	8004606 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d002      	beq.n	8004418 <HAL_I2C_Mem_Read+0x34>
 8004412:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004414:	2b00      	cmp	r3, #0
 8004416:	d105      	bne.n	8004424 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800441e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	e0f1      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800442a:	2b01      	cmp	r3, #1
 800442c:	d101      	bne.n	8004432 <HAL_I2C_Mem_Read+0x4e>
 800442e:	2302      	movs	r3, #2
 8004430:	e0ea      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800443a:	f7fe ff65 	bl	8003308 <HAL_GetTick>
 800443e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	2319      	movs	r3, #25
 8004446:	2201      	movs	r2, #1
 8004448:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800444c:	68f8      	ldr	r0, [r7, #12]
 800444e:	f000 f9af 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004452:	4603      	mov	r3, r0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d001      	beq.n	800445c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	e0d5      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2222      	movs	r2, #34	@ 0x22
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	2240      	movs	r2, #64	@ 0x40
 8004468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	2200      	movs	r2, #0
 8004470:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6a3a      	ldr	r2, [r7, #32]
 8004476:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800447c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004484:	88f8      	ldrh	r0, [r7, #6]
 8004486:	893a      	ldrh	r2, [r7, #8]
 8004488:	8979      	ldrh	r1, [r7, #10]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	9301      	str	r3, [sp, #4]
 800448e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	4603      	mov	r3, r0
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f000 f913 	bl	80046c0 <I2C_RequestMemoryRead>
 800449a:	4603      	mov	r3, r0
 800449c:	2b00      	cmp	r3, #0
 800449e:	d005      	beq.n	80044ac <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80044a8:	2301      	movs	r3, #1
 80044aa:	e0ad      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2bff      	cmp	r3, #255	@ 0xff
 80044b4:	d90e      	bls.n	80044d4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	22ff      	movs	r2, #255	@ 0xff
 80044ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	8979      	ldrh	r1, [r7, #10]
 80044c4:	4b52      	ldr	r3, [pc, #328]	@ (8004610 <HAL_I2C_Mem_Read+0x22c>)
 80044c6:	9300      	str	r3, [sp, #0]
 80044c8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 fb33 	bl	8004b38 <I2C_TransferConfig>
 80044d2:	e00f      	b.n	80044f4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044d8:	b29a      	uxth	r2, r3
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	8979      	ldrh	r1, [r7, #10]
 80044e6:	4b4a      	ldr	r3, [pc, #296]	@ (8004610 <HAL_I2C_Mem_Read+0x22c>)
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f000 fb22 	bl	8004b38 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80044f4:	697b      	ldr	r3, [r7, #20]
 80044f6:	9300      	str	r3, [sp, #0]
 80044f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044fa:	2200      	movs	r2, #0
 80044fc:	2104      	movs	r1, #4
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 f956 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e07c      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004518:	b2d2      	uxtb	r2, r2
 800451a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800452a:	3b01      	subs	r3, #1
 800452c:	b29a      	uxth	r2, r3
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004536:	b29b      	uxth	r3, r3
 8004538:	3b01      	subs	r3, #1
 800453a:	b29a      	uxth	r2, r3
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004544:	b29b      	uxth	r3, r3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d034      	beq.n	80045b4 <HAL_I2C_Mem_Read+0x1d0>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800454e:	2b00      	cmp	r3, #0
 8004550:	d130      	bne.n	80045b4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004558:	2200      	movs	r2, #0
 800455a:	2180      	movs	r1, #128	@ 0x80
 800455c:	68f8      	ldr	r0, [r7, #12]
 800455e:	f000 f927 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 8004562:	4603      	mov	r3, r0
 8004564:	2b00      	cmp	r3, #0
 8004566:	d001      	beq.n	800456c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e04d      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	2bff      	cmp	r3, #255	@ 0xff
 8004574:	d90e      	bls.n	8004594 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	22ff      	movs	r2, #255	@ 0xff
 800457a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004580:	b2da      	uxtb	r2, r3
 8004582:	8979      	ldrh	r1, [r7, #10]
 8004584:	2300      	movs	r3, #0
 8004586:	9300      	str	r3, [sp, #0]
 8004588:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800458c:	68f8      	ldr	r0, [r7, #12]
 800458e:	f000 fad3 	bl	8004b38 <I2C_TransferConfig>
 8004592:	e00f      	b.n	80045b4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004598:	b29a      	uxth	r2, r3
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045a2:	b2da      	uxtb	r2, r3
 80045a4:	8979      	ldrh	r1, [r7, #10]
 80045a6:	2300      	movs	r3, #0
 80045a8:	9300      	str	r3, [sp, #0]
 80045aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045ae:	68f8      	ldr	r0, [r7, #12]
 80045b0:	f000 fac2 	bl	8004b38 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d19a      	bne.n	80044f4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045be:	697a      	ldr	r2, [r7, #20]
 80045c0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80045c2:	68f8      	ldr	r0, [r7, #12]
 80045c4:	f000 f994 	bl	80048f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 80045c8:	4603      	mov	r3, r0
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d001      	beq.n	80045d2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80045ce:	2301      	movs	r3, #1
 80045d0:	e01a      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2220      	movs	r2, #32
 80045d8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6859      	ldr	r1, [r3, #4]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004614 <HAL_I2C_Mem_Read+0x230>)
 80045e6:	400b      	ands	r3, r1
 80045e8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004602:	2300      	movs	r3, #0
 8004604:	e000      	b.n	8004608 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004606:	2302      	movs	r3, #2
  }
}
 8004608:	4618      	mov	r0, r3
 800460a:	3718      	adds	r7, #24
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}
 8004610:	80002400 	.word	0x80002400
 8004614:	fe00e800 	.word	0xfe00e800

08004618 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af02      	add	r7, sp, #8
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	4608      	mov	r0, r1
 8004622:	4611      	mov	r1, r2
 8004624:	461a      	mov	r2, r3
 8004626:	4603      	mov	r3, r0
 8004628:	817b      	strh	r3, [r7, #10]
 800462a:	460b      	mov	r3, r1
 800462c:	813b      	strh	r3, [r7, #8]
 800462e:	4613      	mov	r3, r2
 8004630:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004632:	88fb      	ldrh	r3, [r7, #6]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	8979      	ldrh	r1, [r7, #10]
 8004638:	4b20      	ldr	r3, [pc, #128]	@ (80046bc <I2C_RequestMemoryWrite+0xa4>)
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004640:	68f8      	ldr	r0, [r7, #12]
 8004642:	f000 fa79 	bl	8004b38 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004646:	69fa      	ldr	r2, [r7, #28]
 8004648:	69b9      	ldr	r1, [r7, #24]
 800464a:	68f8      	ldr	r0, [r7, #12]
 800464c:	f000 f909 	bl	8004862 <I2C_WaitOnTXISFlagUntilTimeout>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d001      	beq.n	800465a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e02c      	b.n	80046b4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800465a:	88fb      	ldrh	r3, [r7, #6]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d105      	bne.n	800466c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004660:	893b      	ldrh	r3, [r7, #8]
 8004662:	b2da      	uxtb	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	629a      	str	r2, [r3, #40]	@ 0x28
 800466a:	e015      	b.n	8004698 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800466c:	893b      	ldrh	r3, [r7, #8]
 800466e:	0a1b      	lsrs	r3, r3, #8
 8004670:	b29b      	uxth	r3, r3
 8004672:	b2da      	uxtb	r2, r3
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800467a:	69fa      	ldr	r2, [r7, #28]
 800467c:	69b9      	ldr	r1, [r7, #24]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	f000 f8ef 	bl	8004862 <I2C_WaitOnTXISFlagUntilTimeout>
 8004684:	4603      	mov	r3, r0
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e012      	b.n	80046b4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800468e:	893b      	ldrh	r3, [r7, #8]
 8004690:	b2da      	uxtb	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004698:	69fb      	ldr	r3, [r7, #28]
 800469a:	9300      	str	r3, [sp, #0]
 800469c:	69bb      	ldr	r3, [r7, #24]
 800469e:	2200      	movs	r2, #0
 80046a0:	2180      	movs	r1, #128	@ 0x80
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 f884 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e000      	b.n	80046b4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80046b2:	2300      	movs	r3, #0
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	3710      	adds	r7, #16
 80046b8:	46bd      	mov	sp, r7
 80046ba:	bd80      	pop	{r7, pc}
 80046bc:	80002000 	.word	0x80002000

080046c0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af02      	add	r7, sp, #8
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	4608      	mov	r0, r1
 80046ca:	4611      	mov	r1, r2
 80046cc:	461a      	mov	r2, r3
 80046ce:	4603      	mov	r3, r0
 80046d0:	817b      	strh	r3, [r7, #10]
 80046d2:	460b      	mov	r3, r1
 80046d4:	813b      	strh	r3, [r7, #8]
 80046d6:	4613      	mov	r3, r2
 80046d8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80046da:	88fb      	ldrh	r3, [r7, #6]
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	8979      	ldrh	r1, [r7, #10]
 80046e0:	4b20      	ldr	r3, [pc, #128]	@ (8004764 <I2C_RequestMemoryRead+0xa4>)
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	2300      	movs	r3, #0
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f000 fa26 	bl	8004b38 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ec:	69fa      	ldr	r2, [r7, #28]
 80046ee:	69b9      	ldr	r1, [r7, #24]
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 f8b6 	bl	8004862 <I2C_WaitOnTXISFlagUntilTimeout>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80046fc:	2301      	movs	r3, #1
 80046fe:	e02c      	b.n	800475a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004700:	88fb      	ldrh	r3, [r7, #6]
 8004702:	2b01      	cmp	r3, #1
 8004704:	d105      	bne.n	8004712 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004706:	893b      	ldrh	r3, [r7, #8]
 8004708:	b2da      	uxtb	r2, r3
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004710:	e015      	b.n	800473e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004712:	893b      	ldrh	r3, [r7, #8]
 8004714:	0a1b      	lsrs	r3, r3, #8
 8004716:	b29b      	uxth	r3, r3
 8004718:	b2da      	uxtb	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004720:	69fa      	ldr	r2, [r7, #28]
 8004722:	69b9      	ldr	r1, [r7, #24]
 8004724:	68f8      	ldr	r0, [r7, #12]
 8004726:	f000 f89c 	bl	8004862 <I2C_WaitOnTXISFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d001      	beq.n	8004734 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e012      	b.n	800475a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004734:	893b      	ldrh	r3, [r7, #8]
 8004736:	b2da      	uxtb	r2, r3
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	2200      	movs	r2, #0
 8004746:	2140      	movs	r1, #64	@ 0x40
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f000 f831 	bl	80047b0 <I2C_WaitOnFlagUntilTimeout>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d001      	beq.n	8004758 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e000      	b.n	800475a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004758:	2300      	movs	r3, #0
}
 800475a:	4618      	mov	r0, r3
 800475c:	3710      	adds	r7, #16
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	80002000 	.word	0x80002000

08004768 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004768:	b480      	push	{r7}
 800476a:	b083      	sub	sp, #12
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	699b      	ldr	r3, [r3, #24]
 8004776:	f003 0302 	and.w	r3, r3, #2
 800477a:	2b02      	cmp	r3, #2
 800477c:	d103      	bne.n	8004786 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2200      	movs	r2, #0
 8004784:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	f003 0301 	and.w	r3, r3, #1
 8004790:	2b01      	cmp	r3, #1
 8004792:	d007      	beq.n	80047a4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	699a      	ldr	r2, [r3, #24]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	619a      	str	r2, [r3, #24]
  }
}
 80047a4:	bf00      	nop
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	603b      	str	r3, [r7, #0]
 80047bc:	4613      	mov	r3, r2
 80047be:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80047c0:	e03b      	b.n	800483a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80047c2:	69ba      	ldr	r2, [r7, #24]
 80047c4:	6839      	ldr	r1, [r7, #0]
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f000 f8d6 	bl	8004978 <I2C_IsErrorOccurred>
 80047cc:	4603      	mov	r3, r0
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e041      	b.n	800485a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047dc:	d02d      	beq.n	800483a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047de:	f7fe fd93 	bl	8003308 <HAL_GetTick>
 80047e2:	4602      	mov	r2, r0
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	1ad3      	subs	r3, r2, r3
 80047e8:	683a      	ldr	r2, [r7, #0]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d302      	bcc.n	80047f4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d122      	bne.n	800483a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	699a      	ldr	r2, [r3, #24]
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	4013      	ands	r3, r2
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	429a      	cmp	r2, r3
 8004802:	bf0c      	ite	eq
 8004804:	2301      	moveq	r3, #1
 8004806:	2300      	movne	r3, #0
 8004808:	b2db      	uxtb	r3, r3
 800480a:	461a      	mov	r2, r3
 800480c:	79fb      	ldrb	r3, [r7, #7]
 800480e:	429a      	cmp	r2, r3
 8004810:	d113      	bne.n	800483a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004816:	f043 0220 	orr.w	r2, r3, #32
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004836:	2301      	movs	r3, #1
 8004838:	e00f      	b.n	800485a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	699a      	ldr	r2, [r3, #24]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	4013      	ands	r3, r2
 8004844:	68ba      	ldr	r2, [r7, #8]
 8004846:	429a      	cmp	r2, r3
 8004848:	bf0c      	ite	eq
 800484a:	2301      	moveq	r3, #1
 800484c:	2300      	movne	r3, #0
 800484e:	b2db      	uxtb	r3, r3
 8004850:	461a      	mov	r2, r3
 8004852:	79fb      	ldrb	r3, [r7, #7]
 8004854:	429a      	cmp	r2, r3
 8004856:	d0b4      	beq.n	80047c2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3710      	adds	r7, #16
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	60f8      	str	r0, [r7, #12]
 800486a:	60b9      	str	r1, [r7, #8]
 800486c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800486e:	e033      	b.n	80048d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	68b9      	ldr	r1, [r7, #8]
 8004874:	68f8      	ldr	r0, [r7, #12]
 8004876:	f000 f87f 	bl	8004978 <I2C_IsErrorOccurred>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	e031      	b.n	80048e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800488a:	d025      	beq.n	80048d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800488c:	f7fe fd3c 	bl	8003308 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	429a      	cmp	r2, r3
 800489a:	d302      	bcc.n	80048a2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d11a      	bne.n	80048d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	699b      	ldr	r3, [r3, #24]
 80048a8:	f003 0302 	and.w	r3, r3, #2
 80048ac:	2b02      	cmp	r3, #2
 80048ae:	d013      	beq.n	80048d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048b4:	f043 0220 	orr.w	r2, r3, #32
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2220      	movs	r2, #32
 80048c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e007      	b.n	80048e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	f003 0302 	and.w	r3, r3, #2
 80048e2:	2b02      	cmp	r3, #2
 80048e4:	d1c4      	bne.n	8004870 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}

080048f0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	b084      	sub	sp, #16
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	60f8      	str	r0, [r7, #12]
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80048fc:	e02f      	b.n	800495e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	68b9      	ldr	r1, [r7, #8]
 8004902:	68f8      	ldr	r0, [r7, #12]
 8004904:	f000 f838 	bl	8004978 <I2C_IsErrorOccurred>
 8004908:	4603      	mov	r3, r0
 800490a:	2b00      	cmp	r3, #0
 800490c:	d001      	beq.n	8004912 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e02d      	b.n	800496e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004912:	f7fe fcf9 	bl	8003308 <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	68ba      	ldr	r2, [r7, #8]
 800491e:	429a      	cmp	r2, r3
 8004920:	d302      	bcc.n	8004928 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d11a      	bne.n	800495e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	699b      	ldr	r3, [r3, #24]
 800492e:	f003 0320 	and.w	r3, r3, #32
 8004932:	2b20      	cmp	r3, #32
 8004934:	d013      	beq.n	800495e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493a:	f043 0220 	orr.w	r2, r3, #32
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2220      	movs	r2, #32
 8004946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800495a:	2301      	movs	r3, #1
 800495c:	e007      	b.n	800496e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	699b      	ldr	r3, [r3, #24]
 8004964:	f003 0320 	and.w	r3, r3, #32
 8004968:	2b20      	cmp	r3, #32
 800496a:	d1c8      	bne.n	80048fe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3710      	adds	r7, #16
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}
	...

08004978 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b08a      	sub	sp, #40	@ 0x28
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004984:	2300      	movs	r3, #0
 8004986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004992:	2300      	movs	r3, #0
 8004994:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	f003 0310 	and.w	r3, r3, #16
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d068      	beq.n	8004a76 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	2210      	movs	r2, #16
 80049aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80049ac:	e049      	b.n	8004a42 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049b4:	d045      	beq.n	8004a42 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80049b6:	f7fe fca7 	bl	8003308 <HAL_GetTick>
 80049ba:	4602      	mov	r2, r0
 80049bc:	69fb      	ldr	r3, [r7, #28]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	68ba      	ldr	r2, [r7, #8]
 80049c2:	429a      	cmp	r2, r3
 80049c4:	d302      	bcc.n	80049cc <I2C_IsErrorOccurred+0x54>
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d13a      	bne.n	8004a42 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80049d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	699b      	ldr	r3, [r3, #24]
 80049e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80049ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049ee:	d121      	bne.n	8004a34 <I2C_IsErrorOccurred+0xbc>
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80049f6:	d01d      	beq.n	8004a34 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80049f8:	7cfb      	ldrb	r3, [r7, #19]
 80049fa:	2b20      	cmp	r3, #32
 80049fc:	d01a      	beq.n	8004a34 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a0c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004a0e:	f7fe fc7b 	bl	8003308 <HAL_GetTick>
 8004a12:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a14:	e00e      	b.n	8004a34 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004a16:	f7fe fc77 	bl	8003308 <HAL_GetTick>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	1ad3      	subs	r3, r2, r3
 8004a20:	2b19      	cmp	r3, #25
 8004a22:	d907      	bls.n	8004a34 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004a24:	6a3b      	ldr	r3, [r7, #32]
 8004a26:	f043 0320 	orr.w	r3, r3, #32
 8004a2a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004a32:	e006      	b.n	8004a42 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	f003 0320 	and.w	r3, r3, #32
 8004a3e:	2b20      	cmp	r3, #32
 8004a40:	d1e9      	bne.n	8004a16 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	699b      	ldr	r3, [r3, #24]
 8004a48:	f003 0320 	and.w	r3, r3, #32
 8004a4c:	2b20      	cmp	r3, #32
 8004a4e:	d003      	beq.n	8004a58 <I2C_IsErrorOccurred+0xe0>
 8004a50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0aa      	beq.n	80049ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004a58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d103      	bne.n	8004a68 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2220      	movs	r2, #32
 8004a66:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004a68:	6a3b      	ldr	r3, [r7, #32]
 8004a6a:	f043 0304 	orr.w	r3, r3, #4
 8004a6e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	699b      	ldr	r3, [r3, #24]
 8004a7c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00b      	beq.n	8004aa0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004a88:	6a3b      	ldr	r3, [r7, #32]
 8004a8a:	f043 0301 	orr.w	r3, r3, #1
 8004a8e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004a98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d00b      	beq.n	8004ac2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004aaa:	6a3b      	ldr	r3, [r7, #32]
 8004aac:	f043 0308 	orr.w	r3, r3, #8
 8004ab0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004aba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d00b      	beq.n	8004ae4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004acc:	6a3b      	ldr	r3, [r7, #32]
 8004ace:	f043 0302 	orr.w	r3, r3, #2
 8004ad2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004adc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004ae4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d01c      	beq.n	8004b26 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004aec:	68f8      	ldr	r0, [r7, #12]
 8004aee:	f7ff fe3b 	bl	8004768 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	6859      	ldr	r1, [r3, #4]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	4b0d      	ldr	r3, [pc, #52]	@ (8004b34 <I2C_IsErrorOccurred+0x1bc>)
 8004afe:	400b      	ands	r3, r1
 8004b00:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b06:	6a3b      	ldr	r3, [r7, #32]
 8004b08:	431a      	orrs	r2, r3
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2220      	movs	r2, #32
 8004b12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004b26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3728      	adds	r7, #40	@ 0x28
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	fe00e800 	.word	0xfe00e800

08004b38 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b087      	sub	sp, #28
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	607b      	str	r3, [r7, #4]
 8004b42:	460b      	mov	r3, r1
 8004b44:	817b      	strh	r3, [r7, #10]
 8004b46:	4613      	mov	r3, r2
 8004b48:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b4a:	897b      	ldrh	r3, [r7, #10]
 8004b4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b50:	7a7b      	ldrb	r3, [r7, #9]
 8004b52:	041b      	lsls	r3, r3, #16
 8004b54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b58:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b5e:	6a3b      	ldr	r3, [r7, #32]
 8004b60:	4313      	orrs	r3, r2
 8004b62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b66:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685a      	ldr	r2, [r3, #4]
 8004b6e:	6a3b      	ldr	r3, [r7, #32]
 8004b70:	0d5b      	lsrs	r3, r3, #21
 8004b72:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004b76:	4b08      	ldr	r3, [pc, #32]	@ (8004b98 <I2C_TransferConfig+0x60>)
 8004b78:	430b      	orrs	r3, r1
 8004b7a:	43db      	mvns	r3, r3
 8004b7c:	ea02 0103 	and.w	r1, r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	697a      	ldr	r2, [r7, #20]
 8004b86:	430a      	orrs	r2, r1
 8004b88:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b8a:	bf00      	nop
 8004b8c:	371c      	adds	r7, #28
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b94:	4770      	bx	lr
 8004b96:	bf00      	nop
 8004b98:	03ff63ff 	.word	0x03ff63ff

08004b9c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b084      	sub	sp, #16
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d01e      	beq.n	8004bec <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8004bae:	4b13      	ldr	r3, [pc, #76]	@ (8004bfc <HAL_IPCC_Init+0x60>)
 8004bb0:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d102      	bne.n	8004bc4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fe f99c 	bl	8002efc <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 8004bc4:	68b8      	ldr	r0, [r7, #8]
 8004bc6:	f000 f85b 	bl	8004c80 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 8004bd6:	6878      	ldr	r0, [r7, #4]
 8004bd8:	f000 f82c 	bl	8004c34 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2200      	movs	r2, #0
 8004be0:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 8004bea:	e001      	b.n	8004bf0 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 8004bf0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	58000c00 	.word	0x58000c00

08004c00 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8004c00:	b480      	push	{r7}
 8004c02:	b085      	sub	sp, #20
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	4613      	mov	r3, r2
 8004c0c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8004c0e:	bf00      	nop
 8004c10:	3714      	adds	r7, #20
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b085      	sub	sp, #20
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	60f8      	str	r0, [r7, #12]
 8004c22:	60b9      	str	r1, [r7, #8]
 8004c24:	4613      	mov	r3, r2
 8004c26:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8004c28:	bf00      	nop
 8004c2a:	3714      	adds	r7, #20
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	60fb      	str	r3, [r7, #12]
 8004c40:	e00f      	b.n	8004c62 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8004c42:	687a      	ldr	r2, [r7, #4]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4413      	add	r3, r2
 8004c4a:	4a0b      	ldr	r2, [pc, #44]	@ (8004c78 <IPCC_SetDefaultCallbacks+0x44>)
 8004c4c:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	3306      	adds	r3, #6
 8004c54:	009b      	lsls	r3, r3, #2
 8004c56:	4413      	add	r3, r2
 8004c58:	4a08      	ldr	r2, [pc, #32]	@ (8004c7c <IPCC_SetDefaultCallbacks+0x48>)
 8004c5a:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	3301      	adds	r3, #1
 8004c60:	60fb      	str	r3, [r7, #12]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2b05      	cmp	r3, #5
 8004c66:	d9ec      	bls.n	8004c42 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8004c68:	bf00      	nop
 8004c6a:	bf00      	nop
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	08004c01 	.word	0x08004c01
 8004c7c:	08004c1b 	.word	0x08004c1b

08004c80 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 8004c94:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	223f      	movs	r2, #63	@ 0x3f
 8004c9a:	609a      	str	r2, [r3, #8]
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr

08004ca8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cac:	4b05      	ldr	r3, [pc, #20]	@ (8004cc4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a04      	ldr	r2, [pc, #16]	@ (8004cc4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004cb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cb6:	6013      	str	r3, [r2, #0]
}
 8004cb8:	bf00      	nop
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop
 8004cc4:	58000400 	.word	0x58000400

08004cc8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004ccc:	4b04      	ldr	r3, [pc, #16]	@ (8004ce0 <HAL_PWREx_GetVoltageRange+0x18>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	58000400 	.word	0x58000400

08004ce4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004ce8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004cf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004cf6:	d101      	bne.n	8004cfc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004cf8:	2301      	movs	r3, #1
 8004cfa:	e000      	b.n	8004cfe <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004cfc:	2300      	movs	r3, #0
}
 8004cfe:	4618      	mov	r0, r3
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr

08004d08 <LL_RCC_HSE_Enable>:
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004d0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d1a:	6013      	str	r3, [r2, #0]
}
 8004d1c:	bf00      	nop
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr

08004d26 <LL_RCC_HSE_Disable>:
{
 8004d26:	b480      	push	{r7}
 8004d28:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004d2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d34:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d38:	6013      	str	r3, [r2, #0]
}
 8004d3a:	bf00      	nop
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d42:	4770      	bx	lr

08004d44 <LL_RCC_HSE_IsReady>:
{
 8004d44:	b480      	push	{r7}
 8004d46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004d48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d52:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004d56:	d101      	bne.n	8004d5c <LL_RCC_HSE_IsReady+0x18>
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e000      	b.n	8004d5e <LL_RCC_HSE_IsReady+0x1a>
 8004d5c:	2300      	movs	r3, #0
}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	46bd      	mov	sp, r7
 8004d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d66:	4770      	bx	lr

08004d68 <LL_RCC_HSI_Enable>:
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004d6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d7a:	6013      	str	r3, [r2, #0]
}
 8004d7c:	bf00      	nop
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr

08004d86 <LL_RCC_HSI_Disable>:
{
 8004d86:	b480      	push	{r7}
 8004d88:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004d8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d98:	6013      	str	r3, [r2, #0]
}
 8004d9a:	bf00      	nop
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da2:	4770      	bx	lr

08004da4 <LL_RCC_HSI_IsReady>:
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004da8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004db6:	d101      	bne.n	8004dbc <LL_RCC_HSI_IsReady+0x18>
 8004db8:	2301      	movs	r3, #1
 8004dba:	e000      	b.n	8004dbe <LL_RCC_HSI_IsReady+0x1a>
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc6:	4770      	bx	lr

08004dc8 <LL_RCC_HSI_SetCalibTrimming>:
{
 8004dc8:	b480      	push	{r7}
 8004dca:	b083      	sub	sp, #12
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004dd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	061b      	lsls	r3, r3, #24
 8004dde:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004de2:	4313      	orrs	r3, r2
 8004de4:	604b      	str	r3, [r1, #4]
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <LL_RCC_HSI48_Enable>:
{
 8004df2:	b480      	push	{r7}
 8004df4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004df6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dfa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dfe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004e0a:	bf00      	nop
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr

08004e14 <LL_RCC_HSI48_Disable>:
{
 8004e14:	b480      	push	{r7}
 8004e16:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8004e18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e20:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e24:	f023 0301 	bic.w	r3, r3, #1
 8004e28:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8004e2c:	bf00      	nop
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr

08004e36 <LL_RCC_HSI48_IsReady>:
{
 8004e36:	b480      	push	{r7}
 8004e38:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8004e3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e3e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004e42:	f003 0302 	and.w	r3, r3, #2
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d101      	bne.n	8004e4e <LL_RCC_HSI48_IsReady+0x18>
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e000      	b.n	8004e50 <LL_RCC_HSI48_IsReady+0x1a>
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <LL_RCC_LSE_Enable>:
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e5e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e66:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e6a:	f043 0301 	orr.w	r3, r3, #1
 8004e6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004e72:	bf00      	nop
 8004e74:	46bd      	mov	sp, r7
 8004e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7a:	4770      	bx	lr

08004e7c <LL_RCC_LSE_Disable>:
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004e80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e88:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e8c:	f023 0301 	bic.w	r3, r3, #1
 8004e90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004e94:	bf00      	nop
 8004e96:	46bd      	mov	sp, r7
 8004e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9c:	4770      	bx	lr

08004e9e <LL_RCC_LSE_EnableBypass>:
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004ea2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ea6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eaa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004eae:	f043 0304 	orr.w	r3, r3, #4
 8004eb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004eb6:	bf00      	nop
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <LL_RCC_LSE_DisableBypass>:
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004ec4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ec8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ecc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004ed0:	f023 0304 	bic.w	r3, r3, #4
 8004ed4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8004ed8:	bf00      	nop
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr

08004ee2 <LL_RCC_LSE_IsReady>:
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004ee6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d101      	bne.n	8004efa <LL_RCC_LSE_IsReady+0x18>
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e000      	b.n	8004efc <LL_RCC_LSE_IsReady+0x1a>
 8004efa:	2300      	movs	r3, #0
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	46bd      	mov	sp, r7
 8004f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f04:	4770      	bx	lr

08004f06 <LL_RCC_LSI1_Enable>:
{
 8004f06:	b480      	push	{r7}
 8004f08:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004f0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f12:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f16:	f043 0301 	orr.w	r3, r3, #1
 8004f1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004f1e:	bf00      	nop
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <LL_RCC_LSI1_Disable>:
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8004f2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f38:	f023 0301 	bic.w	r3, r3, #1
 8004f3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004f40:	bf00      	nop
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <LL_RCC_LSI1_IsReady>:
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8004f4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f56:	f003 0302 	and.w	r3, r3, #2
 8004f5a:	2b02      	cmp	r3, #2
 8004f5c:	d101      	bne.n	8004f62 <LL_RCC_LSI1_IsReady+0x18>
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e000      	b.n	8004f64 <LL_RCC_LSI1_IsReady+0x1a>
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	46bd      	mov	sp, r7
 8004f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6c:	4770      	bx	lr

08004f6e <LL_RCC_LSI2_Enable>:
{
 8004f6e:	b480      	push	{r7}
 8004f70:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004f72:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004f7e:	f043 0304 	orr.w	r3, r3, #4
 8004f82:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004f86:	bf00      	nop
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr

08004f90 <LL_RCC_LSI2_Disable>:
{
 8004f90:	b480      	push	{r7}
 8004f92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8004f94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f9c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004fa0:	f023 0304 	bic.w	r3, r3, #4
 8004fa4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8004fa8:	bf00      	nop
 8004faa:	46bd      	mov	sp, r7
 8004fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb0:	4770      	bx	lr

08004fb2 <LL_RCC_LSI2_IsReady>:
{
 8004fb2:	b480      	push	{r7}
 8004fb4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8004fb6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b08      	cmp	r3, #8
 8004fc4:	d101      	bne.n	8004fca <LL_RCC_LSI2_IsReady+0x18>
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	e000      	b.n	8004fcc <LL_RCC_LSI2_IsReady+0x1a>
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	46bd      	mov	sp, r7
 8004fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd4:	4770      	bx	lr

08004fd6 <LL_RCC_LSI2_SetTrimming>:
{
 8004fd6:	b480      	push	{r7}
 8004fd8:	b083      	sub	sp, #12
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8004fde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fe2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004fe6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	021b      	lsls	r3, r3, #8
 8004fee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8004ff8:	bf00      	nop
 8004ffa:	370c      	adds	r7, #12
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005002:	4770      	bx	lr

08005004 <LL_RCC_MSI_Enable>:
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005008:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005012:	f043 0301 	orr.w	r3, r3, #1
 8005016:	6013      	str	r3, [r2, #0]
}
 8005018:	bf00      	nop
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <LL_RCC_MSI_Disable>:
{
 8005022:	b480      	push	{r7}
 8005024:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005030:	f023 0301 	bic.w	r3, r3, #1
 8005034:	6013      	str	r3, [r2, #0]
}
 8005036:	bf00      	nop
 8005038:	46bd      	mov	sp, r7
 800503a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503e:	4770      	bx	lr

08005040 <LL_RCC_MSI_IsReady>:
{
 8005040:	b480      	push	{r7}
 8005042:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005044:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b02      	cmp	r3, #2
 8005050:	d101      	bne.n	8005056 <LL_RCC_MSI_IsReady+0x16>
 8005052:	2301      	movs	r3, #1
 8005054:	e000      	b.n	8005058 <LL_RCC_MSI_IsReady+0x18>
 8005056:	2300      	movs	r3, #0
}
 8005058:	4618      	mov	r0, r3
 800505a:	46bd      	mov	sp, r7
 800505c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005060:	4770      	bx	lr

08005062 <LL_RCC_MSI_SetRange>:
{
 8005062:	b480      	push	{r7}
 8005064:	b083      	sub	sp, #12
 8005066:	af00      	add	r7, sp, #0
 8005068:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800506a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005074:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	4313      	orrs	r3, r2
 800507c:	600b      	str	r3, [r1, #0]
}
 800507e:	bf00      	nop
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <LL_RCC_MSI_GetRange>:
{
 800508a:	b480      	push	{r7}
 800508c:	b083      	sub	sp, #12
 800508e:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8005090:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800509a:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2bb0      	cmp	r3, #176	@ 0xb0
 80050a0:	d901      	bls.n	80050a6 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 80050a2:	23b0      	movs	r3, #176	@ 0xb0
 80050a4:	607b      	str	r3, [r7, #4]
  return msiRange;
 80050a6:	687b      	ldr	r3, [r7, #4]
}
 80050a8:	4618      	mov	r0, r3
 80050aa:	370c      	adds	r7, #12
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr

080050b4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	b083      	sub	sp, #12
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80050bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050c0:	685b      	ldr	r3, [r3, #4]
 80050c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	021b      	lsls	r3, r3, #8
 80050ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050ce:	4313      	orrs	r3, r2
 80050d0:	604b      	str	r3, [r1, #4]
}
 80050d2:	bf00      	nop
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr

080050de <LL_RCC_SetSysClkSource>:
{
 80050de:	b480      	push	{r7}
 80050e0:	b083      	sub	sp, #12
 80050e2:	af00      	add	r7, sp, #0
 80050e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80050e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	f023 0203 	bic.w	r2, r3, #3
 80050f0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	4313      	orrs	r3, r2
 80050f8:	608b      	str	r3, [r1, #8]
}
 80050fa:	bf00      	nop
 80050fc:	370c      	adds	r7, #12
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <LL_RCC_GetSysClkSource>:
{
 8005106:	b480      	push	{r7}
 8005108:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800510a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	f003 030c 	and.w	r3, r3, #12
}
 8005114:	4618      	mov	r0, r3
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr

0800511e <LL_RCC_SetAHBPrescaler>:
{
 800511e:	b480      	push	{r7}
 8005120:	b083      	sub	sp, #12
 8005122:	af00      	add	r7, sp, #0
 8005124:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005126:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005130:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4313      	orrs	r3, r2
 8005138:	608b      	str	r3, [r1, #8]
}
 800513a:	bf00      	nop
 800513c:	370c      	adds	r7, #12
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800514e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005152:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005156:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800515a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4313      	orrs	r3, r2
 8005162:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005166:	bf00      	nop
 8005168:	370c      	adds	r7, #12
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr

08005172 <LL_RCC_SetAHB4Prescaler>:
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800517a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800517e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005182:	f023 020f 	bic.w	r2, r3, #15
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	091b      	lsrs	r3, r3, #4
 800518a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800518e:	4313      	orrs	r3, r2
 8005190:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005194:	bf00      	nop
 8005196:	370c      	adds	r7, #12
 8005198:	46bd      	mov	sp, r7
 800519a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519e:	4770      	bx	lr

080051a0 <LL_RCC_SetAPB1Prescaler>:
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80051a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051ac:	689b      	ldr	r3, [r3, #8]
 80051ae:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80051b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4313      	orrs	r3, r2
 80051ba:	608b      	str	r3, [r1, #8]
}
 80051bc:	bf00      	nop
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <LL_RCC_SetAPB2Prescaler>:
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80051d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051d4:	689b      	ldr	r3, [r3, #8]
 80051d6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80051da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	608b      	str	r3, [r1, #8]
}
 80051e4:	bf00      	nop
 80051e6:	370c      	adds	r7, #12
 80051e8:	46bd      	mov	sp, r7
 80051ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ee:	4770      	bx	lr

080051f0 <LL_RCC_GetAHBPrescaler>:
{
 80051f0:	b480      	push	{r7}
 80051f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80051f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <LL_RCC_GetAHB4Prescaler>:
{
 8005208:	b480      	push	{r7}
 800520a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800520c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005210:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005214:	011b      	lsls	r3, r3, #4
 8005216:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800521a:	4618      	mov	r0, r3
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <LL_RCC_GetAPB1Prescaler>:
{
 8005224:	b480      	push	{r7}
 8005226:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005228:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8005232:	4618      	mov	r0, r3
 8005234:	46bd      	mov	sp, r7
 8005236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523a:	4770      	bx	lr

0800523c <LL_RCC_GetAPB2Prescaler>:
{
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005240:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800524a:	4618      	mov	r0, r3
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005258:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005262:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005266:	6013      	str	r3, [r2, #0]
}
 8005268:	bf00      	nop
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005272:	b480      	push	{r7}
 8005274:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005276:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005280:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005284:	6013      	str	r3, [r2, #0]
}
 8005286:	bf00      	nop
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005290:	b480      	push	{r7}
 8005292:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005294:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800529e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80052a2:	d101      	bne.n	80052a8 <LL_RCC_PLL_IsReady+0x18>
 80052a4:	2301      	movs	r3, #1
 80052a6:	e000      	b.n	80052aa <LL_RCC_PLL_IsReady+0x1a>
 80052a8:	2300      	movs	r3, #0
}
 80052aa:	4618      	mov	r0, r3
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80052b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052bc:	68db      	ldr	r3, [r3, #12]
 80052be:	0a1b      	lsrs	r3, r3, #8
 80052c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr

080052ce <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80052ce:	b480      	push	{r7}
 80052d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80052d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 80052dc:	4618      	mov	r0, r3
 80052de:	46bd      	mov	sp, r7
 80052e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e4:	4770      	bx	lr

080052e6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80052e6:	b480      	push	{r7}
 80052e8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80052ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr

080052fe <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80052fe:	b480      	push	{r7}
 8005300:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005302:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005306:	68db      	ldr	r3, [r3, #12]
 8005308:	f003 0303 	and.w	r3, r3, #3
}
 800530c:	4618      	mov	r0, r3
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005316:	b480      	push	{r7}
 8005318:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800531a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005324:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005328:	d101      	bne.n	800532e <LL_RCC_IsActiveFlag_HPRE+0x18>
 800532a:	2301      	movs	r3, #1
 800532c:	e000      	b.n	8005330 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800532e:	2300      	movs	r3, #0
}
 8005330:	4618      	mov	r0, r3
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr

0800533a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800533a:	b480      	push	{r7}
 800533c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800533e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005342:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800534a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800534e:	d101      	bne.n	8005354 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8005350:	2301      	movs	r3, #1
 8005352:	e000      	b.n	8005356 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8005354:	2300      	movs	r3, #0
}
 8005356:	4618      	mov	r0, r3
 8005358:	46bd      	mov	sp, r7
 800535a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535e:	4770      	bx	lr

08005360 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005360:	b480      	push	{r7}
 8005362:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005364:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005368:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800536c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005370:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005374:	d101      	bne.n	800537a <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005376:	2301      	movs	r3, #1
 8005378:	e000      	b.n	800537c <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr

08005386 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005386:	b480      	push	{r7}
 8005388:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800538a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005394:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005398:	d101      	bne.n	800539e <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800539a:	2301      	movs	r3, #1
 800539c:	e000      	b.n	80053a0 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr

080053aa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80053aa:	b480      	push	{r7}
 80053ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80053ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80053b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80053bc:	d101      	bne.n	80053c2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80053be:	2301      	movs	r3, #1
 80053c0:	e000      	b.n	80053c4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80053c2:	2300      	movs	r3, #0
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr
	...

080053d0 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053d0:	b590      	push	{r4, r7, lr}
 80053d2:	b08d      	sub	sp, #52	@ 0x34
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d101      	bne.n	80053e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e363      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	f000 808d 	beq.w	800550a <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053f0:	f7ff fe89 	bl	8005106 <LL_RCC_GetSysClkSource>
 80053f4:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053f6:	f7ff ff82 	bl	80052fe <LL_RCC_PLL_GetMainSource>
 80053fa:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80053fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d005      	beq.n	800540e <HAL_RCC_OscConfig+0x3e>
 8005402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005404:	2b0c      	cmp	r3, #12
 8005406:	d147      	bne.n	8005498 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 8005408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800540a:	2b01      	cmp	r3, #1
 800540c:	d144      	bne.n	8005498 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	69db      	ldr	r3, [r3, #28]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d101      	bne.n	800541a <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e347      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800541e:	f7ff fe34 	bl	800508a <LL_RCC_MSI_GetRange>
 8005422:	4603      	mov	r3, r0
 8005424:	429c      	cmp	r4, r3
 8005426:	d914      	bls.n	8005452 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800542c:	4618      	mov	r0, r3
 800542e:	f000 fd2f 	bl	8005e90 <RCC_SetFlashLatencyFromMSIRange>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e336      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff fe0e 	bl	8005062 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	4618      	mov	r0, r3
 800544c:	f7ff fe32 	bl	80050b4 <LL_RCC_MSI_SetCalibTrimming>
 8005450:	e013      	b.n	800547a <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005456:	4618      	mov	r0, r3
 8005458:	f7ff fe03 	bl	8005062 <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	4618      	mov	r0, r3
 8005462:	f7ff fe27 	bl	80050b4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800546a:	4618      	mov	r0, r3
 800546c:	f000 fd10 	bl	8005e90 <RCC_SetFlashLatencyFromMSIRange>
 8005470:	4603      	mov	r3, r0
 8005472:	2b00      	cmp	r3, #0
 8005474:	d001      	beq.n	800547a <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e317      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800547a:	f000 fcc9 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 800547e:	4603      	mov	r3, r0
 8005480:	4aa4      	ldr	r2, [pc, #656]	@ (8005714 <HAL_RCC_OscConfig+0x344>)
 8005482:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005484:	4ba4      	ldr	r3, [pc, #656]	@ (8005718 <HAL_RCC_OscConfig+0x348>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4618      	mov	r0, r3
 800548a:	f7fd feef 	bl	800326c <HAL_InitTick>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d039      	beq.n	8005508 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 8005494:	2301      	movs	r3, #1
 8005496:	e308      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	2b00      	cmp	r3, #0
 800549e:	d01e      	beq.n	80054de <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80054a0:	f7ff fdb0 	bl	8005004 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054a4:	f7fd ff30 	bl	8003308 <HAL_GetTick>
 80054a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80054aa:	e008      	b.n	80054be <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054ac:	f7fd ff2c 	bl	8003308 <HAL_GetTick>
 80054b0:	4602      	mov	r2, r0
 80054b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	2b02      	cmp	r3, #2
 80054b8:	d901      	bls.n	80054be <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e2f5      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 80054be:	f7ff fdbf 	bl	8005040 <LL_RCC_MSI_IsReady>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0f1      	beq.n	80054ac <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7ff fdc8 	bl	8005062 <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff fdec 	bl	80050b4 <LL_RCC_MSI_SetCalibTrimming>
 80054dc:	e015      	b.n	800550a <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80054de:	f7ff fda0 	bl	8005022 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054e2:	f7fd ff11 	bl	8003308 <HAL_GetTick>
 80054e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80054e8:	e008      	b.n	80054fc <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054ea:	f7fd ff0d 	bl	8003308 <HAL_GetTick>
 80054ee:	4602      	mov	r2, r0
 80054f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054f2:	1ad3      	subs	r3, r2, r3
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d901      	bls.n	80054fc <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e2d6      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 80054fc:	f7ff fda0 	bl	8005040 <LL_RCC_MSI_IsReady>
 8005500:	4603      	mov	r3, r0
 8005502:	2b00      	cmp	r3, #0
 8005504:	d1f1      	bne.n	80054ea <HAL_RCC_OscConfig+0x11a>
 8005506:	e000      	b.n	800550a <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005508:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f003 0301 	and.w	r3, r3, #1
 8005512:	2b00      	cmp	r3, #0
 8005514:	d047      	beq.n	80055a6 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005516:	f7ff fdf6 	bl	8005106 <LL_RCC_GetSysClkSource>
 800551a:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800551c:	f7ff feef 	bl	80052fe <LL_RCC_PLL_GetMainSource>
 8005520:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005522:	6a3b      	ldr	r3, [r7, #32]
 8005524:	2b08      	cmp	r3, #8
 8005526:	d005      	beq.n	8005534 <HAL_RCC_OscConfig+0x164>
 8005528:	6a3b      	ldr	r3, [r7, #32]
 800552a:	2b0c      	cmp	r3, #12
 800552c:	d108      	bne.n	8005540 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	2b03      	cmp	r3, #3
 8005532:	d105      	bne.n	8005540 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d134      	bne.n	80055a6 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800553c:	2301      	movs	r3, #1
 800553e:	e2b4      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	685b      	ldr	r3, [r3, #4]
 8005544:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005548:	d102      	bne.n	8005550 <HAL_RCC_OscConfig+0x180>
 800554a:	f7ff fbdd 	bl	8004d08 <LL_RCC_HSE_Enable>
 800554e:	e001      	b.n	8005554 <HAL_RCC_OscConfig+0x184>
 8005550:	f7ff fbe9 	bl	8004d26 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d012      	beq.n	8005582 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800555c:	f7fd fed4 	bl	8003308 <HAL_GetTick>
 8005560:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005564:	f7fd fed0 	bl	8003308 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b64      	cmp	r3, #100	@ 0x64
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e299      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 8005576:	f7ff fbe5 	bl	8004d44 <LL_RCC_HSE_IsReady>
 800557a:	4603      	mov	r3, r0
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0f1      	beq.n	8005564 <HAL_RCC_OscConfig+0x194>
 8005580:	e011      	b.n	80055a6 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005582:	f7fd fec1 	bl	8003308 <HAL_GetTick>
 8005586:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005588:	e008      	b.n	800559c <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800558a:	f7fd febd 	bl	8003308 <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b64      	cmp	r3, #100	@ 0x64
 8005596:	d901      	bls.n	800559c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e286      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800559c:	f7ff fbd2 	bl	8004d44 <LL_RCC_HSE_IsReady>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1f1      	bne.n	800558a <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f003 0302 	and.w	r3, r3, #2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d04c      	beq.n	800564c <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80055b2:	f7ff fda8 	bl	8005106 <LL_RCC_GetSysClkSource>
 80055b6:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80055b8:	f7ff fea1 	bl	80052fe <LL_RCC_PLL_GetMainSource>
 80055bc:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80055be:	69bb      	ldr	r3, [r7, #24]
 80055c0:	2b04      	cmp	r3, #4
 80055c2:	d005      	beq.n	80055d0 <HAL_RCC_OscConfig+0x200>
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	2b0c      	cmp	r3, #12
 80055c8:	d10e      	bne.n	80055e8 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d10b      	bne.n	80055e8 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d101      	bne.n	80055dc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e266      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7ff fbf1 	bl	8004dc8 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80055e6:	e031      	b.n	800564c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d019      	beq.n	8005624 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055f0:	f7ff fbba 	bl	8004d68 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f4:	f7fd fe88 	bl	8003308 <HAL_GetTick>
 80055f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80055fc:	f7fd fe84 	bl	8003308 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b02      	cmp	r3, #2
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e24d      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800560e:	f7ff fbc9 	bl	8004da4 <LL_RCC_HSI_IsReady>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0f1      	beq.n	80055fc <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	4618      	mov	r0, r3
 800561e:	f7ff fbd3 	bl	8004dc8 <LL_RCC_HSI_SetCalibTrimming>
 8005622:	e013      	b.n	800564c <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005624:	f7ff fbaf 	bl	8004d86 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005628:	f7fd fe6e 	bl	8003308 <HAL_GetTick>
 800562c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800562e:	e008      	b.n	8005642 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005630:	f7fd fe6a 	bl	8003308 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	2b02      	cmp	r3, #2
 800563c:	d901      	bls.n	8005642 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800563e:	2303      	movs	r3, #3
 8005640:	e233      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 8005642:	f7ff fbaf 	bl	8004da4 <LL_RCC_HSI_IsReady>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d1f1      	bne.n	8005630 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0308 	and.w	r3, r3, #8
 8005654:	2b00      	cmp	r3, #0
 8005656:	d106      	bne.n	8005666 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 80a3 	beq.w	80057ac <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d076      	beq.n	800575c <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	d046      	beq.n	8005708 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800567a:	f7ff fc66 	bl	8004f4a <LL_RCC_LSI1_IsReady>
 800567e:	4603      	mov	r3, r0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d113      	bne.n	80056ac <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 8005684:	f7ff fc3f 	bl	8004f06 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005688:	f7fd fe3e 	bl	8003308 <HAL_GetTick>
 800568c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005690:	f7fd fe3a 	bl	8003308 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b02      	cmp	r3, #2
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e203      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80056a2:	f7ff fc52 	bl	8004f4a <LL_RCC_LSI1_IsReady>
 80056a6:	4603      	mov	r3, r0
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0f1      	beq.n	8005690 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80056ac:	f7ff fc5f 	bl	8004f6e <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056b0:	f7fd fe2a 	bl	8003308 <HAL_GetTick>
 80056b4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80056b6:	e008      	b.n	80056ca <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80056b8:	f7fd fe26 	bl	8003308 <HAL_GetTick>
 80056bc:	4602      	mov	r2, r0
 80056be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c0:	1ad3      	subs	r3, r2, r3
 80056c2:	2b03      	cmp	r3, #3
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e1ef      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 80056ca:	f7ff fc72 	bl	8004fb2 <LL_RCC_LSI2_IsReady>
 80056ce:	4603      	mov	r3, r0
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d0f1      	beq.n	80056b8 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff fc7c 	bl	8004fd6 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80056de:	f7ff fc23 	bl	8004f28 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056e2:	f7fd fe11 	bl	8003308 <HAL_GetTick>
 80056e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80056e8:	e008      	b.n	80056fc <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80056ea:	f7fd fe0d 	bl	8003308 <HAL_GetTick>
 80056ee:	4602      	mov	r2, r0
 80056f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056f2:	1ad3      	subs	r3, r2, r3
 80056f4:	2b02      	cmp	r3, #2
 80056f6:	d901      	bls.n	80056fc <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80056f8:	2303      	movs	r3, #3
 80056fa:	e1d6      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80056fc:	f7ff fc25 	bl	8004f4a <LL_RCC_LSI1_IsReady>
 8005700:	4603      	mov	r3, r0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f1      	bne.n	80056ea <HAL_RCC_OscConfig+0x31a>
 8005706:	e051      	b.n	80057ac <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 8005708:	f7ff fbfd 	bl	8004f06 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800570c:	f7fd fdfc 	bl	8003308 <HAL_GetTick>
 8005710:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8005712:	e00c      	b.n	800572e <HAL_RCC_OscConfig+0x35e>
 8005714:	20000008 	.word	0x20000008
 8005718:	2000000c 	.word	0x2000000c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800571c:	f7fd fdf4 	bl	8003308 <HAL_GetTick>
 8005720:	4602      	mov	r2, r0
 8005722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	2b02      	cmp	r3, #2
 8005728:	d901      	bls.n	800572e <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e1bd      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800572e:	f7ff fc0c 	bl	8004f4a <LL_RCC_LSI1_IsReady>
 8005732:	4603      	mov	r3, r0
 8005734:	2b00      	cmp	r3, #0
 8005736:	d0f1      	beq.n	800571c <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8005738:	f7ff fc2a 	bl	8004f90 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800573c:	e008      	b.n	8005750 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800573e:	f7fd fde3 	bl	8003308 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b03      	cmp	r3, #3
 800574a:	d901      	bls.n	8005750 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e1ac      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8005750:	f7ff fc2f 	bl	8004fb2 <LL_RCC_LSI2_IsReady>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d1f1      	bne.n	800573e <HAL_RCC_OscConfig+0x36e>
 800575a:	e027      	b.n	80057ac <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800575c:	f7ff fc18 	bl	8004f90 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005760:	f7fd fdd2 	bl	8003308 <HAL_GetTick>
 8005764:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 8005766:	e008      	b.n	800577a <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8005768:	f7fd fdce 	bl	8003308 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	2b03      	cmp	r3, #3
 8005774:	d901      	bls.n	800577a <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005776:	2303      	movs	r3, #3
 8005778:	e197      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800577a:	f7ff fc1a 	bl	8004fb2 <LL_RCC_LSI2_IsReady>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1f1      	bne.n	8005768 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 8005784:	f7ff fbd0 	bl	8004f28 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005788:	f7fd fdbe 	bl	8003308 <HAL_GetTick>
 800578c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800578e:	e008      	b.n	80057a2 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8005790:	f7fd fdba 	bl	8003308 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	2b02      	cmp	r3, #2
 800579c:	d901      	bls.n	80057a2 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800579e:	2303      	movs	r3, #3
 80057a0:	e183      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80057a2:	f7ff fbd2 	bl	8004f4a <LL_RCC_LSI1_IsReady>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d1f1      	bne.n	8005790 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f003 0304 	and.w	r3, r3, #4
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d05b      	beq.n	8005870 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057b8:	4ba7      	ldr	r3, [pc, #668]	@ (8005a58 <HAL_RCC_OscConfig+0x688>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d114      	bne.n	80057ee <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80057c4:	f7ff fa70 	bl	8004ca8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057c8:	f7fd fd9e 	bl	8003308 <HAL_GetTick>
 80057cc:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057ce:	e008      	b.n	80057e2 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057d0:	f7fd fd9a 	bl	8003308 <HAL_GetTick>
 80057d4:	4602      	mov	r2, r0
 80057d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d8:	1ad3      	subs	r3, r2, r3
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d901      	bls.n	80057e2 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80057de:	2303      	movs	r3, #3
 80057e0:	e163      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057e2:	4b9d      	ldr	r3, [pc, #628]	@ (8005a58 <HAL_RCC_OscConfig+0x688>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d0f0      	beq.n	80057d0 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d102      	bne.n	80057fc <HAL_RCC_OscConfig+0x42c>
 80057f6:	f7ff fb30 	bl	8004e5a <LL_RCC_LSE_Enable>
 80057fa:	e00c      	b.n	8005816 <HAL_RCC_OscConfig+0x446>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	2b05      	cmp	r3, #5
 8005802:	d104      	bne.n	800580e <HAL_RCC_OscConfig+0x43e>
 8005804:	f7ff fb4b 	bl	8004e9e <LL_RCC_LSE_EnableBypass>
 8005808:	f7ff fb27 	bl	8004e5a <LL_RCC_LSE_Enable>
 800580c:	e003      	b.n	8005816 <HAL_RCC_OscConfig+0x446>
 800580e:	f7ff fb35 	bl	8004e7c <LL_RCC_LSE_Disable>
 8005812:	f7ff fb55 	bl	8004ec0 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d014      	beq.n	8005848 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800581e:	f7fd fd73 	bl	8003308 <HAL_GetTick>
 8005822:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005824:	e00a      	b.n	800583c <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005826:	f7fd fd6f 	bl	8003308 <HAL_GetTick>
 800582a:	4602      	mov	r2, r0
 800582c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582e:	1ad3      	subs	r3, r2, r3
 8005830:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005834:	4293      	cmp	r3, r2
 8005836:	d901      	bls.n	800583c <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e136      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800583c:	f7ff fb51 	bl	8004ee2 <LL_RCC_LSE_IsReady>
 8005840:	4603      	mov	r3, r0
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0ef      	beq.n	8005826 <HAL_RCC_OscConfig+0x456>
 8005846:	e013      	b.n	8005870 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005848:	f7fd fd5e 	bl	8003308 <HAL_GetTick>
 800584c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800584e:	e00a      	b.n	8005866 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005850:	f7fd fd5a 	bl	8003308 <HAL_GetTick>
 8005854:	4602      	mov	r2, r0
 8005856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005858:	1ad3      	subs	r3, r2, r3
 800585a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800585e:	4293      	cmp	r3, r2
 8005860:	d901      	bls.n	8005866 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 8005862:	2303      	movs	r3, #3
 8005864:	e121      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005866:	f7ff fb3c 	bl	8004ee2 <LL_RCC_LSE_IsReady>
 800586a:	4603      	mov	r3, r0
 800586c:	2b00      	cmp	r3, #0
 800586e:	d1ef      	bne.n	8005850 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005878:	2b00      	cmp	r3, #0
 800587a:	d02c      	beq.n	80058d6 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005880:	2b00      	cmp	r3, #0
 8005882:	d014      	beq.n	80058ae <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005884:	f7ff fab5 	bl	8004df2 <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005888:	f7fd fd3e 	bl	8003308 <HAL_GetTick>
 800588c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800588e:	e008      	b.n	80058a2 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005890:	f7fd fd3a 	bl	8003308 <HAL_GetTick>
 8005894:	4602      	mov	r2, r0
 8005896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005898:	1ad3      	subs	r3, r2, r3
 800589a:	2b02      	cmp	r3, #2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e103      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80058a2:	f7ff fac8 	bl	8004e36 <LL_RCC_HSI48_IsReady>
 80058a6:	4603      	mov	r3, r0
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0f1      	beq.n	8005890 <HAL_RCC_OscConfig+0x4c0>
 80058ac:	e013      	b.n	80058d6 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80058ae:	f7ff fab1 	bl	8004e14 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b2:	f7fd fd29 	bl	8003308 <HAL_GetTick>
 80058b6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80058b8:	e008      	b.n	80058cc <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80058ba:	f7fd fd25 	bl	8003308 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	2b02      	cmp	r3, #2
 80058c6:	d901      	bls.n	80058cc <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e0ee      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 80058cc:	f7ff fab3 	bl	8004e36 <LL_RCC_HSI48_IsReady>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d1f1      	bne.n	80058ba <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058da:	2b00      	cmp	r3, #0
 80058dc:	f000 80e4 	beq.w	8005aa8 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058e0:	f7ff fc11 	bl	8005106 <LL_RCC_GetSysClkSource>
 80058e4:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80058e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058ea:	68db      	ldr	r3, [r3, #12]
 80058ec:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	f040 80b4 	bne.w	8005a60 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	f003 0203 	and.w	r2, r3, #3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005902:	429a      	cmp	r2, r3
 8005904:	d123      	bne.n	800594e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005910:	429a      	cmp	r2, r3
 8005912:	d11c      	bne.n	800594e <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	0a1b      	lsrs	r3, r3, #8
 8005918:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d114      	bne.n	800594e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800592e:	429a      	cmp	r2, r3
 8005930:	d10d      	bne.n	800594e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800593c:	429a      	cmp	r2, r3
 800593e:	d106      	bne.n	800594e <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800594a:	429a      	cmp	r2, r3
 800594c:	d05d      	beq.n	8005a0a <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	2b0c      	cmp	r3, #12
 8005952:	d058      	beq.n	8005a06 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005954:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d001      	beq.n	8005966 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 8005962:	2301      	movs	r3, #1
 8005964:	e0a1      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005966:	f7ff fc84 	bl	8005272 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800596a:	f7fd fccd 	bl	8003308 <HAL_GetTick>
 800596e:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005970:	e008      	b.n	8005984 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005972:	f7fd fcc9 	bl	8003308 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	2b02      	cmp	r3, #2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e092      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005984:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800598e:	2b00      	cmp	r3, #0
 8005990:	d1ef      	bne.n	8005972 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005992:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	4b30      	ldr	r3, [pc, #192]	@ (8005a5c <HAL_RCC_OscConfig+0x68c>)
 800599a:	4013      	ands	r3, r2
 800599c:	687a      	ldr	r2, [r7, #4]
 800599e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80059a4:	4311      	orrs	r1, r2
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80059aa:	0212      	lsls	r2, r2, #8
 80059ac:	4311      	orrs	r1, r2
 80059ae:	687a      	ldr	r2, [r7, #4]
 80059b0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80059b2:	4311      	orrs	r1, r2
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80059b8:	4311      	orrs	r1, r2
 80059ba:	687a      	ldr	r2, [r7, #4]
 80059bc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80059be:	430a      	orrs	r2, r1
 80059c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059c4:	4313      	orrs	r3, r2
 80059c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80059c8:	f7ff fc44 	bl	8005254 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80059cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80059da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80059dc:	f7fd fc94 	bl	8003308 <HAL_GetTick>
 80059e0:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059e2:	e008      	b.n	80059f6 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059e4:	f7fd fc90 	bl	8003308 <HAL_GetTick>
 80059e8:	4602      	mov	r2, r0
 80059ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059ec:	1ad3      	subs	r3, r2, r3
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d901      	bls.n	80059f6 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 80059f2:	2303      	movs	r3, #3
 80059f4:	e059      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d0ef      	beq.n	80059e4 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a04:	e050      	b.n	8005aa8 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e04f      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d147      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005a18:	f7ff fc1c 	bl	8005254 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a26:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005a2c:	f7fd fc6c 	bl	8003308 <HAL_GetTick>
 8005a30:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a32:	e008      	b.n	8005a46 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a34:	f7fd fc68 	bl	8003308 <HAL_GetTick>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	1ad3      	subs	r3, r2, r3
 8005a3e:	2b02      	cmp	r3, #2
 8005a40:	d901      	bls.n	8005a46 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e031      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d0ef      	beq.n	8005a34 <HAL_RCC_OscConfig+0x664>
 8005a54:	e028      	b.n	8005aa8 <HAL_RCC_OscConfig+0x6d8>
 8005a56:	bf00      	nop
 8005a58:	58000400 	.word	0x58000400
 8005a5c:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	2b0c      	cmp	r3, #12
 8005a64:	d01e      	beq.n	8005aa4 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a66:	f7ff fc04 	bl	8005272 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a6a:	f7fd fc4d 	bl	8003308 <HAL_GetTick>
 8005a6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a70:	e008      	b.n	8005a84 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a72:	f7fd fc49 	bl	8003308 <HAL_GetTick>
 8005a76:	4602      	mov	r2, r0
 8005a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a7a:	1ad3      	subs	r3, r2, r3
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d901      	bls.n	8005a84 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 8005a80:	2303      	movs	r3, #3
 8005a82:	e012      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1ef      	bne.n	8005a72 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8005a92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a96:	68da      	ldr	r2, [r3, #12]
 8005a98:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005a9c:	4b05      	ldr	r3, [pc, #20]	@ (8005ab4 <HAL_RCC_OscConfig+0x6e4>)
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	60cb      	str	r3, [r1, #12]
 8005aa2:	e001      	b.n	8005aa8 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	e000      	b.n	8005aaa <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3734      	adds	r7, #52	@ 0x34
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bd90      	pop	{r4, r7, pc}
 8005ab2:	bf00      	nop
 8005ab4:	eefefffc 	.word	0xeefefffc

08005ab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d101      	bne.n	8005acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e12d      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005acc:	4b98      	ldr	r3, [pc, #608]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0307 	and.w	r3, r3, #7
 8005ad4:	683a      	ldr	r2, [r7, #0]
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d91b      	bls.n	8005b12 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ada:	4b95      	ldr	r3, [pc, #596]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f023 0207 	bic.w	r2, r3, #7
 8005ae2:	4993      	ldr	r1, [pc, #588]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aea:	f7fd fc0d 	bl	8003308 <HAL_GetTick>
 8005aee:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005af0:	e008      	b.n	8005b04 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005af2:	f7fd fc09 	bl	8003308 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b02      	cmp	r3, #2
 8005afe:	d901      	bls.n	8005b04 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005b00:	2303      	movs	r3, #3
 8005b02:	e111      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b04:	4b8a      	ldr	r3, [pc, #552]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f003 0307 	and.w	r3, r3, #7
 8005b0c:	683a      	ldr	r2, [r7, #0]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d1ef      	bne.n	8005af2 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d016      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	4618      	mov	r0, r3
 8005b24:	f7ff fafb 	bl	800511e <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b28:	f7fd fbee 	bl	8003308 <HAL_GetTick>
 8005b2c:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b2e:	e008      	b.n	8005b42 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b30:	f7fd fbea 	bl	8003308 <HAL_GetTick>
 8005b34:	4602      	mov	r2, r0
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	1ad3      	subs	r3, r2, r3
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d901      	bls.n	8005b42 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005b3e:	2303      	movs	r3, #3
 8005b40:	e0f2      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b42:	f7ff fbe8 	bl	8005316 <LL_RCC_IsActiveFlag_HPRE>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d0f1      	beq.n	8005b30 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0320 	and.w	r3, r3, #32
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d016      	beq.n	8005b86 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	695b      	ldr	r3, [r3, #20]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7ff faf2 	bl	8005146 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b62:	f7fd fbd1 	bl	8003308 <HAL_GetTick>
 8005b66:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005b68:	e008      	b.n	8005b7c <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b6a:	f7fd fbcd 	bl	8003308 <HAL_GetTick>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	1ad3      	subs	r3, r2, r3
 8005b74:	2b02      	cmp	r3, #2
 8005b76:	d901      	bls.n	8005b7c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	e0d5      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005b7c:	f7ff fbdd 	bl	800533a <LL_RCC_IsActiveFlag_C2HPRE>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d0f1      	beq.n	8005b6a <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d016      	beq.n	8005bc0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	699b      	ldr	r3, [r3, #24]
 8005b96:	4618      	mov	r0, r3
 8005b98:	f7ff faeb 	bl	8005172 <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b9c:	f7fd fbb4 	bl	8003308 <HAL_GetTick>
 8005ba0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005ba2:	e008      	b.n	8005bb6 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005ba4:	f7fd fbb0 	bl	8003308 <HAL_GetTick>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	1ad3      	subs	r3, r2, r3
 8005bae:	2b02      	cmp	r3, #2
 8005bb0:	d901      	bls.n	8005bb6 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005bb2:	2303      	movs	r3, #3
 8005bb4:	e0b8      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005bb6:	f7ff fbd3 	bl	8005360 <LL_RCC_IsActiveFlag_SHDHPRE>
 8005bba:	4603      	mov	r3, r0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0f1      	beq.n	8005ba4 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0304 	and.w	r3, r3, #4
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d016      	beq.n	8005bfa <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff fae5 	bl	80051a0 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005bd6:	f7fd fb97 	bl	8003308 <HAL_GetTick>
 8005bda:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005bdc:	e008      	b.n	8005bf0 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005bde:	f7fd fb93 	bl	8003308 <HAL_GetTick>
 8005be2:	4602      	mov	r2, r0
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	1ad3      	subs	r3, r2, r3
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d901      	bls.n	8005bf0 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e09b      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005bf0:	f7ff fbc9 	bl	8005386 <LL_RCC_IsActiveFlag_PPRE1>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d0f1      	beq.n	8005bde <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f003 0308 	and.w	r3, r3, #8
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d017      	beq.n	8005c36 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	00db      	lsls	r3, r3, #3
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f7ff fadb 	bl	80051c8 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c12:	f7fd fb79 	bl	8003308 <HAL_GetTick>
 8005c16:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c18:	e008      	b.n	8005c2c <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c1a:	f7fd fb75 	bl	8003308 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d901      	bls.n	8005c2c <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	e07d      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c2c:	f7ff fbbd 	bl	80053aa <LL_RCC_IsActiveFlag_PPRE2>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d0f1      	beq.n	8005c1a <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0301 	and.w	r3, r3, #1
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d043      	beq.n	8005cca <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d106      	bne.n	8005c58 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005c4a:	f7ff f87b 	bl	8004d44 <LL_RCC_HSE_IsReady>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d11e      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e067      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	2b03      	cmp	r3, #3
 8005c5e:	d106      	bne.n	8005c6e <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005c60:	f7ff fb16 	bl	8005290 <LL_RCC_PLL_IsReady>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d113      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e05c      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d106      	bne.n	8005c84 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005c76:	f7ff f9e3 	bl	8005040 <LL_RCC_MSI_IsReady>
 8005c7a:	4603      	mov	r3, r0
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d108      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c80:	2301      	movs	r3, #1
 8005c82:	e051      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005c84:	f7ff f88e 	bl	8004da4 <LL_RCC_HSI_IsReady>
 8005c88:	4603      	mov	r3, r0
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d101      	bne.n	8005c92 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e04a      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7ff fa21 	bl	80050de <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c9c:	f7fd fb34 	bl	8003308 <HAL_GetTick>
 8005ca0:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ca2:	e00a      	b.n	8005cba <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca4:	f7fd fb30 	bl	8003308 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e036      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cba:	f7ff fa24 	bl	8005106 <LL_RCC_GetSysClkSource>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d1ec      	bne.n	8005ca4 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cca:	4b19      	ldr	r3, [pc, #100]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f003 0307 	and.w	r3, r3, #7
 8005cd2:	683a      	ldr	r2, [r7, #0]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d21b      	bcs.n	8005d10 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd8:	4b15      	ldr	r3, [pc, #84]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f023 0207 	bic.w	r2, r3, #7
 8005ce0:	4913      	ldr	r1, [pc, #76]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005ce8:	f7fd fb0e 	bl	8003308 <HAL_GetTick>
 8005cec:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cee:	e008      	b.n	8005d02 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005cf0:	f7fd fb0a 	bl	8003308 <HAL_GetTick>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d901      	bls.n	8005d02 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e012      	b.n	8005d28 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d02:	4b0b      	ldr	r3, [pc, #44]	@ (8005d30 <HAL_RCC_ClockConfig+0x278>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0307 	and.w	r3, r3, #7
 8005d0a:	683a      	ldr	r2, [r7, #0]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d1ef      	bne.n	8005cf0 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005d10:	f000 f87e 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 8005d14:	4603      	mov	r3, r0
 8005d16:	4a07      	ldr	r2, [pc, #28]	@ (8005d34 <HAL_RCC_ClockConfig+0x27c>)
 8005d18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8005d1a:	f7fd fb01 	bl	8003320 <HAL_GetTickPrio>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7fd faa3 	bl	800326c <HAL_InitTick>
 8005d26:	4603      	mov	r3, r0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3710      	adds	r7, #16
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	58004000 	.word	0x58004000
 8005d34:	20000008 	.word	0x20000008

08005d38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d38:	b590      	push	{r4, r7, lr}
 8005d3a:	b085      	sub	sp, #20
 8005d3c:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d3e:	f7ff f9e2 	bl	8005106 <LL_RCC_GetSysClkSource>
 8005d42:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d10a      	bne.n	8005d60 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005d4a:	f7ff f99e 	bl	800508a <LL_RCC_MSI_GetRange>
 8005d4e:	4603      	mov	r3, r0
 8005d50:	091b      	lsrs	r3, r3, #4
 8005d52:	f003 030f 	and.w	r3, r3, #15
 8005d56:	4a2b      	ldr	r2, [pc, #172]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005d58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d5c:	60fb      	str	r3, [r7, #12]
 8005d5e:	e04b      	b.n	8005df8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b04      	cmp	r3, #4
 8005d64:	d102      	bne.n	8005d6c <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005d66:	4b28      	ldr	r3, [pc, #160]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d68:	60fb      	str	r3, [r7, #12]
 8005d6a:	e045      	b.n	8005df8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b08      	cmp	r3, #8
 8005d70:	d10a      	bne.n	8005d88 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005d72:	f7fe ffb7 	bl	8004ce4 <LL_RCC_HSE_IsEnabledDiv2>
 8005d76:	4603      	mov	r3, r0
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	d102      	bne.n	8005d82 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005d7c:	4b22      	ldr	r3, [pc, #136]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d7e:	60fb      	str	r3, [r7, #12]
 8005d80:	e03a      	b.n	8005df8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005d82:	4b22      	ldr	r3, [pc, #136]	@ (8005e0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8005d84:	60fb      	str	r3, [r7, #12]
 8005d86:	e037      	b.n	8005df8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005d88:	f7ff fab9 	bl	80052fe <LL_RCC_PLL_GetMainSource>
 8005d8c:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	2b02      	cmp	r3, #2
 8005d92:	d003      	beq.n	8005d9c <HAL_RCC_GetSysClockFreq+0x64>
 8005d94:	683b      	ldr	r3, [r7, #0]
 8005d96:	2b03      	cmp	r3, #3
 8005d98:	d003      	beq.n	8005da2 <HAL_RCC_GetSysClockFreq+0x6a>
 8005d9a:	e00d      	b.n	8005db8 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005d9e:	60bb      	str	r3, [r7, #8]
        break;
 8005da0:	e015      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005da2:	f7fe ff9f 	bl	8004ce4 <LL_RCC_HSE_IsEnabledDiv2>
 8005da6:	4603      	mov	r3, r0
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d102      	bne.n	8005db2 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005dac:	4b16      	ldr	r3, [pc, #88]	@ (8005e08 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005dae:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005db0:	e00d      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8005db2:	4b16      	ldr	r3, [pc, #88]	@ (8005e0c <HAL_RCC_GetSysClockFreq+0xd4>)
 8005db4:	60bb      	str	r3, [r7, #8]
        break;
 8005db6:	e00a      	b.n	8005dce <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8005db8:	f7ff f967 	bl	800508a <LL_RCC_MSI_GetRange>
 8005dbc:	4603      	mov	r3, r0
 8005dbe:	091b      	lsrs	r3, r3, #4
 8005dc0:	f003 030f 	and.w	r3, r3, #15
 8005dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8005e04 <HAL_RCC_GetSysClockFreq+0xcc>)
 8005dc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dca:	60bb      	str	r3, [r7, #8]
        break;
 8005dcc:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8005dce:	f7ff fa71 	bl	80052b4 <LL_RCC_PLL_GetN>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	68bb      	ldr	r3, [r7, #8]
 8005dd6:	fb03 f402 	mul.w	r4, r3, r2
 8005dda:	f7ff fa84 	bl	80052e6 <LL_RCC_PLL_GetDivider>
 8005dde:	4603      	mov	r3, r0
 8005de0:	091b      	lsrs	r3, r3, #4
 8005de2:	3301      	adds	r3, #1
 8005de4:	fbb4 f4f3 	udiv	r4, r4, r3
 8005de8:	f7ff fa71 	bl	80052ce <LL_RCC_PLL_GetR>
 8005dec:	4603      	mov	r3, r0
 8005dee:	0f5b      	lsrs	r3, r3, #29
 8005df0:	3301      	adds	r3, #1
 8005df2:	fbb4 f3f3 	udiv	r3, r4, r3
 8005df6:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005df8:	68fb      	ldr	r3, [r7, #12]
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3714      	adds	r7, #20
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd90      	pop	{r4, r7, pc}
 8005e02:	bf00      	nop
 8005e04:	08010d90 	.word	0x08010d90
 8005e08:	00f42400 	.word	0x00f42400
 8005e0c:	01e84800 	.word	0x01e84800

08005e10 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005e10:	b598      	push	{r3, r4, r7, lr}
 8005e12:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005e14:	f7ff ff90 	bl	8005d38 <HAL_RCC_GetSysClockFreq>
 8005e18:	4604      	mov	r4, r0
 8005e1a:	f7ff f9e9 	bl	80051f0 <LL_RCC_GetAHBPrescaler>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	091b      	lsrs	r3, r3, #4
 8005e22:	f003 030f 	and.w	r3, r3, #15
 8005e26:	4a03      	ldr	r2, [pc, #12]	@ (8005e34 <HAL_RCC_GetHCLKFreq+0x24>)
 8005e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e2c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	bd98      	pop	{r3, r4, r7, pc}
 8005e34:	08010d30 	.word	0x08010d30

08005e38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e38:	b598      	push	{r3, r4, r7, lr}
 8005e3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005e3c:	f7ff ffe8 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 8005e40:	4604      	mov	r4, r0
 8005e42:	f7ff f9ef 	bl	8005224 <LL_RCC_GetAPB1Prescaler>
 8005e46:	4603      	mov	r3, r0
 8005e48:	0a1b      	lsrs	r3, r3, #8
 8005e4a:	f003 0307 	and.w	r3, r3, #7
 8005e4e:	4a04      	ldr	r2, [pc, #16]	@ (8005e60 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005e50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e54:	f003 031f 	and.w	r3, r3, #31
 8005e58:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	bd98      	pop	{r3, r4, r7, pc}
 8005e60:	08010d70 	.word	0x08010d70

08005e64 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e64:	b598      	push	{r3, r4, r7, lr}
 8005e66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005e68:	f7ff ffd2 	bl	8005e10 <HAL_RCC_GetHCLKFreq>
 8005e6c:	4604      	mov	r4, r0
 8005e6e:	f7ff f9e5 	bl	800523c <LL_RCC_GetAPB2Prescaler>
 8005e72:	4603      	mov	r3, r0
 8005e74:	0adb      	lsrs	r3, r3, #11
 8005e76:	f003 0307 	and.w	r3, r3, #7
 8005e7a:	4a04      	ldr	r2, [pc, #16]	@ (8005e8c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e80:	f003 031f 	and.w	r3, r3, #31
 8005e84:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	bd98      	pop	{r3, r4, r7, pc}
 8005e8c:	08010d70 	.word	0x08010d70

08005e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005e90:	b590      	push	{r4, r7, lr}
 8005e92:	b085      	sub	sp, #20
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2bb0      	cmp	r3, #176	@ 0xb0
 8005e9c:	d903      	bls.n	8005ea6 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8005e9e:	4b15      	ldr	r3, [pc, #84]	@ (8005ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ea2:	60fb      	str	r3, [r7, #12]
 8005ea4:	e007      	b.n	8005eb6 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	091b      	lsrs	r3, r3, #4
 8005eaa:	f003 030f 	and.w	r3, r3, #15
 8005eae:	4a11      	ldr	r2, [pc, #68]	@ (8005ef4 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8005eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eb4:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8005eb6:	f7ff f9a7 	bl	8005208 <LL_RCC_GetAHB4Prescaler>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	091b      	lsrs	r3, r3, #4
 8005ebe:	f003 030f 	and.w	r3, r3, #15
 8005ec2:	4a0d      	ldr	r2, [pc, #52]	@ (8005ef8 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8005ec4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ece:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8005efc <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8005ed4:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed8:	0c9c      	lsrs	r4, r3, #18
 8005eda:	f7fe fef5 	bl	8004cc8 <HAL_PWREx_GetVoltageRange>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	f000 f80c 	bl	8005f00 <RCC_SetFlashLatency>
 8005ee8:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3714      	adds	r7, #20
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd90      	pop	{r4, r7, pc}
 8005ef2:	bf00      	nop
 8005ef4:	08010d90 	.word	0x08010d90
 8005ef8:	08010d30 	.word	0x08010d30
 8005efc:	431bde83 	.word	0x431bde83

08005f00 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005f00:	b590      	push	{r4, r7, lr}
 8005f02:	b093      	sub	sp, #76	@ 0x4c
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
 8005f08:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8005f0a:	4b37      	ldr	r3, [pc, #220]	@ (8005fe8 <RCC_SetFlashLatency+0xe8>)
 8005f0c:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8005f10:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f12:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8005f16:	4a35      	ldr	r2, [pc, #212]	@ (8005fec <RCC_SetFlashLatency+0xec>)
 8005f18:	f107 031c 	add.w	r3, r7, #28
 8005f1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8005f1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8005f22:	4b33      	ldr	r3, [pc, #204]	@ (8005ff0 <RCC_SetFlashLatency+0xf0>)
 8005f24:	f107 040c 	add.w	r4, r7, #12
 8005f28:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005f2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005f2e:	2300      	movs	r3, #0
 8005f30:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f38:	d11a      	bne.n	8005f70 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f3e:	e013      	b.n	8005f68 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005f40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	3348      	adds	r3, #72	@ 0x48
 8005f46:	443b      	add	r3, r7
 8005f48:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d807      	bhi.n	8005f62 <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	3348      	adds	r3, #72	@ 0x48
 8005f58:	443b      	add	r3, r7
 8005f5a:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005f5e:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005f60:	e020      	b.n	8005fa4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005f62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f64:	3301      	adds	r3, #1
 8005f66:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f6a:	2b03      	cmp	r3, #3
 8005f6c:	d9e8      	bls.n	8005f40 <RCC_SetFlashLatency+0x40>
 8005f6e:	e019      	b.n	8005fa4 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005f70:	2300      	movs	r3, #0
 8005f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f74:	e013      	b.n	8005f9e <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8005f76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f78:	009b      	lsls	r3, r3, #2
 8005f7a:	3348      	adds	r3, #72	@ 0x48
 8005f7c:	443b      	add	r3, r7
 8005f7e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005f82:	687a      	ldr	r2, [r7, #4]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	d807      	bhi.n	8005f98 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005f88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	3348      	adds	r3, #72	@ 0x48
 8005f8e:	443b      	add	r3, r7
 8005f90:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8005f94:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 8005f96:	e005      	b.n	8005fa4 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005f98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005f9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d9e8      	bls.n	8005f76 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8005fa4:	4b13      	ldr	r3, [pc, #76]	@ (8005ff4 <RCC_SetFlashLatency+0xf4>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f023 0207 	bic.w	r2, r3, #7
 8005fac:	4911      	ldr	r1, [pc, #68]	@ (8005ff4 <RCC_SetFlashLatency+0xf4>)
 8005fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005fb4:	f7fd f9a8 	bl	8003308 <HAL_GetTick>
 8005fb8:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005fba:	e008      	b.n	8005fce <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005fbc:	f7fd f9a4 	bl	8003308 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	2b02      	cmp	r3, #2
 8005fc8:	d901      	bls.n	8005fce <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e007      	b.n	8005fde <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8005fce:	4b09      	ldr	r3, [pc, #36]	@ (8005ff4 <RCC_SetFlashLatency+0xf4>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f003 0307 	and.w	r3, r3, #7
 8005fd6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fd8:	429a      	cmp	r2, r3
 8005fda:	d1ef      	bne.n	8005fbc <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 8005fdc:	2300      	movs	r3, #0
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	374c      	adds	r7, #76	@ 0x4c
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd90      	pop	{r4, r7, pc}
 8005fe6:	bf00      	nop
 8005fe8:	0800fb74 	.word	0x0800fb74
 8005fec:	0800fb84 	.word	0x0800fb84
 8005ff0:	0800fb90 	.word	0x0800fb90
 8005ff4:	58004000 	.word	0x58004000

08005ff8 <LL_RCC_LSE_IsEnabled>:
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8005ffc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006000:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b01      	cmp	r3, #1
 800600a:	d101      	bne.n	8006010 <LL_RCC_LSE_IsEnabled+0x18>
 800600c:	2301      	movs	r3, #1
 800600e:	e000      	b.n	8006012 <LL_RCC_LSE_IsEnabled+0x1a>
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	46bd      	mov	sp, r7
 8006016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601a:	4770      	bx	lr

0800601c <LL_RCC_LSE_IsReady>:
{
 800601c:	b480      	push	{r7}
 800601e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006020:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006024:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006028:	f003 0302 	and.w	r3, r3, #2
 800602c:	2b02      	cmp	r3, #2
 800602e:	d101      	bne.n	8006034 <LL_RCC_LSE_IsReady+0x18>
 8006030:	2301      	movs	r3, #1
 8006032:	e000      	b.n	8006036 <LL_RCC_LSE_IsReady+0x1a>
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	46bd      	mov	sp, r7
 800603a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603e:	4770      	bx	lr

08006040 <LL_RCC_SetRFWKPClockSource>:
{
 8006040:	b480      	push	{r7}
 8006042:	b083      	sub	sp, #12
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8006048:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800604c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006050:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006054:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4313      	orrs	r3, r2
 800605c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <LL_RCC_SetSMPSClockSource>:
{
 800606c:	b480      	push	{r7}
 800606e:	b083      	sub	sp, #12
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8006074:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607a:	f023 0203 	bic.w	r2, r3, #3
 800607e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4313      	orrs	r3, r2
 8006086:	624b      	str	r3, [r1, #36]	@ 0x24
}
 8006088:	bf00      	nop
 800608a:	370c      	adds	r7, #12
 800608c:	46bd      	mov	sp, r7
 800608e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006092:	4770      	bx	lr

08006094 <LL_RCC_SetSMPSPrescaler>:
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800609c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060a2:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80060a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4313      	orrs	r3, r2
 80060ae:	624b      	str	r3, [r1, #36]	@ 0x24
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <LL_RCC_SetUSARTClockSource>:
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 80060c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060cc:	f023 0203 	bic.w	r2, r3, #3
 80060d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4313      	orrs	r3, r2
 80060d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80060dc:	bf00      	nop
 80060de:	370c      	adds	r7, #12
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <LL_RCC_SetLPUARTClockSource>:
{
 80060e8:	b480      	push	{r7}
 80060ea:	b083      	sub	sp, #12
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 80060f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060f8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80060fc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4313      	orrs	r3, r2
 8006104:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <LL_RCC_SetI2CClockSource>:
{
 8006114:	b480      	push	{r7}
 8006116:	b083      	sub	sp, #12
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800611c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006120:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	091b      	lsrs	r3, r3, #4
 8006128:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800612c:	43db      	mvns	r3, r3
 800612e:	401a      	ands	r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006138:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800613c:	4313      	orrs	r3, r2
 800613e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006142:	bf00      	nop
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <LL_RCC_SetLPTIMClockSource>:
{
 800614e:	b480      	push	{r7}
 8006150:	b083      	sub	sp, #12
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006156:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800615a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	0c1b      	lsrs	r3, r3, #16
 8006162:	041b      	lsls	r3, r3, #16
 8006164:	43db      	mvns	r3, r3
 8006166:	401a      	ands	r2, r3
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	041b      	lsls	r3, r3, #16
 800616c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006170:	4313      	orrs	r3, r2
 8006172:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006176:	bf00      	nop
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <LL_RCC_SetSAIClockSource>:
{
 8006182:	b480      	push	{r7}
 8006184:	b083      	sub	sp, #12
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800618a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800618e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006192:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006196:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	4313      	orrs	r3, r2
 800619e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <LL_RCC_SetRNGClockSource>:
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80061b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061be:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80061c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80061ce:	bf00      	nop
 80061d0:	370c      	adds	r7, #12
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr

080061da <LL_RCC_SetCLK48ClockSource>:
{
 80061da:	b480      	push	{r7}
 80061dc:	b083      	sub	sp, #12
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 80061e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80061e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <LL_RCC_SetUSBClockSource>:
{
 8006206:	b580      	push	{r7, lr}
 8006208:	b082      	sub	sp, #8
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f7ff ffe3 	bl	80061da <LL_RCC_SetCLK48ClockSource>
}
 8006214:	bf00      	nop
 8006216:	3708      	adds	r7, #8
 8006218:	46bd      	mov	sp, r7
 800621a:	bd80      	pop	{r7, pc}

0800621c <LL_RCC_SetADCClockSource>:
{
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006224:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800622c:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006230:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	4313      	orrs	r3, r2
 8006238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800623c:	bf00      	nop
 800623e:	370c      	adds	r7, #12
 8006240:	46bd      	mov	sp, r7
 8006242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006246:	4770      	bx	lr

08006248 <LL_RCC_SetRTCClockSource>:
{
 8006248:	b480      	push	{r7}
 800624a:	b083      	sub	sp, #12
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006250:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006254:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006258:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800625c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4313      	orrs	r3, r2
 8006264:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <LL_RCC_GetRTCClockSource>:
{
 8006274:	b480      	push	{r7}
 8006276:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006278:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800627c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006280:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006284:	4618      	mov	r0, r3
 8006286:	46bd      	mov	sp, r7
 8006288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628c:	4770      	bx	lr

0800628e <LL_RCC_ForceBackupDomainReset>:
{
 800628e:	b480      	push	{r7}
 8006290:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006292:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800629a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800629e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80062a6:	bf00      	nop
 80062a8:	46bd      	mov	sp, r7
 80062aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ae:	4770      	bx	lr

080062b0 <LL_RCC_ReleaseBackupDomainReset>:
{
 80062b0:	b480      	push	{r7}
 80062b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 80062b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80062c8:	bf00      	nop
 80062ca:	46bd      	mov	sp, r7
 80062cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d0:	4770      	bx	lr

080062d2 <LL_RCC_PLLSAI1_Enable>:
{
 80062d2:	b480      	push	{r7}
 80062d4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80062d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062e0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80062e4:	6013      	str	r3, [r2, #0]
}
 80062e6:	bf00      	nop
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <LL_RCC_PLLSAI1_Disable>:
{
 80062f0:	b480      	push	{r7}
 80062f2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80062f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062fe:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006302:	6013      	str	r3, [r2, #0]
}
 8006304:	bf00      	nop
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <LL_RCC_PLLSAI1_IsReady>:
{
 800630e:	b480      	push	{r7}
 8006310:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 8006312:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800631c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006320:	d101      	bne.n	8006326 <LL_RCC_PLLSAI1_IsReady+0x18>
 8006322:	2301      	movs	r3, #1
 8006324:	e000      	b.n	8006328 <LL_RCC_PLLSAI1_IsReady+0x1a>
 8006326:	2300      	movs	r3, #0
}
 8006328:	4618      	mov	r0, r3
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b088      	sub	sp, #32
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800633a:	2300      	movs	r3, #0
 800633c:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800633e:	2300      	movs	r3, #0
 8006340:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800634a:	2b00      	cmp	r3, #0
 800634c:	d034      	beq.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006352:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006356:	d021      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8006358:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800635c:	d81b      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800635e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006362:	d01d      	beq.n	80063a0 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8006364:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006368:	d815      	bhi.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00b      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800636e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006372:	d110      	bne.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 8006374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006378:	68db      	ldr	r3, [r3, #12]
 800637a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800637e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006382:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 8006384:	e00d      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	3304      	adds	r3, #4
 800638a:	4618      	mov	r0, r3
 800638c:	f000 f947 	bl	800661e <RCCEx_PLLSAI1_ConfigNP>
 8006390:	4603      	mov	r3, r0
 8006392:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006394:	e005      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	77fb      	strb	r3, [r7, #31]
        break;
 800639a:	e002      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800639c:	bf00      	nop
 800639e:	e000      	b.n	80063a2 <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 80063a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063a2:	7ffb      	ldrb	r3, [r7, #31]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d105      	bne.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ac:	4618      	mov	r0, r3
 80063ae:	f7ff fee8 	bl	8006182 <LL_RCC_SetSAIClockSource>
 80063b2:	e001      	b.n	80063b8 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063b4:	7ffb      	ldrb	r3, [r7, #31]
 80063b6:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d046      	beq.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 80063c4:	f7ff ff56 	bl	8006274 <LL_RCC_GetRTCClockSource>
 80063c8:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ce:	69ba      	ldr	r2, [r7, #24]
 80063d0:	429a      	cmp	r2, r3
 80063d2:	d03c      	beq.n	800644e <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80063d4:	f7fe fc68 	bl	8004ca8 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 80063d8:	69bb      	ldr	r3, [r7, #24]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d105      	bne.n	80063ea <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7ff ff30 	bl	8006248 <LL_RCC_SetRTCClockSource>
 80063e8:	e02e      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80063ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063f2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80063f4:	f7ff ff4b 	bl	800628e <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80063f8:	f7ff ff5a 	bl	80062b0 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006406:	4313      	orrs	r3, r2
 8006408:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800640a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8006414:	f7ff fdf0 	bl	8005ff8 <LL_RCC_LSE_IsEnabled>
 8006418:	4603      	mov	r3, r0
 800641a:	2b01      	cmp	r3, #1
 800641c:	d114      	bne.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800641e:	f7fc ff73 	bl	8003308 <HAL_GetTick>
 8006422:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8006424:	e00b      	b.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006426:	f7fc ff6f 	bl	8003308 <HAL_GetTick>
 800642a:	4602      	mov	r2, r0
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	1ad3      	subs	r3, r2, r3
 8006430:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006434:	4293      	cmp	r3, r2
 8006436:	d902      	bls.n	800643e <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	77fb      	strb	r3, [r7, #31]
              break;
 800643c:	e004      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800643e:	f7ff fded 	bl	800601c <LL_RCC_LSE_IsReady>
 8006442:	4603      	mov	r3, r0
 8006444:	2b01      	cmp	r3, #1
 8006446:	d1ee      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8006448:	7ffb      	ldrb	r3, [r7, #31]
 800644a:	77bb      	strb	r3, [r7, #30]
 800644c:	e001      	b.n	8006452 <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800644e:	7ffb      	ldrb	r3, [r7, #31]
 8006450:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	f003 0301 	and.w	r3, r3, #1
 800645a:	2b00      	cmp	r3, #0
 800645c:	d004      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	699b      	ldr	r3, [r3, #24]
 8006462:	4618      	mov	r0, r3
 8006464:	f7ff fe2a 	bl	80060bc <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d004      	beq.n	800647e <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	69db      	ldr	r3, [r3, #28]
 8006478:	4618      	mov	r0, r3
 800647a:	f7ff fe35 	bl	80060e8 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f003 0310 	and.w	r3, r3, #16
 8006486:	2b00      	cmp	r3, #0
 8006488:	d004      	beq.n	8006494 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800648e:	4618      	mov	r0, r3
 8006490:	f7ff fe5d 	bl	800614e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0320 	and.w	r3, r3, #32
 800649c:	2b00      	cmp	r3, #0
 800649e:	d004      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064a4:	4618      	mov	r0, r3
 80064a6:	f7ff fe52 	bl	800614e <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0304 	and.w	r3, r3, #4
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d004      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6a1b      	ldr	r3, [r3, #32]
 80064ba:	4618      	mov	r0, r3
 80064bc:	f7ff fe2a 	bl	8006114 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d004      	beq.n	80064d6 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7ff fe1f 	bl	8006114 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d022      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7ff fe8d 	bl	8006206 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80064f4:	d107      	bne.n	8006506 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80064f6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80064fa:	68db      	ldr	r3, [r3, #12]
 80064fc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006500:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006504:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800650a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800650e:	d10b      	bne.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	3304      	adds	r3, #4
 8006514:	4618      	mov	r0, r3
 8006516:	f000 f8dd 	bl	80066d4 <RCCEx_PLLSAI1_ConfigNQ>
 800651a:	4603      	mov	r3, r0
 800651c:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800651e:	7ffb      	ldrb	r3, [r7, #31]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d001      	beq.n	8006528 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 8006524:	7ffb      	ldrb	r3, [r7, #31]
 8006526:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006530:	2b00      	cmp	r3, #0
 8006532:	d02b      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800653c:	d008      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006542:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006546:	d003      	beq.n	8006550 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800654c:	2b00      	cmp	r3, #0
 800654e:	d105      	bne.n	800655c <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006554:	4618      	mov	r0, r3
 8006556:	f7ff fe2a 	bl	80061ae <LL_RCC_SetRNGClockSource>
 800655a:	e00a      	b.n	8006572 <HAL_RCCEx_PeriphCLKConfig+0x240>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006560:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006564:	60fb      	str	r3, [r7, #12]
 8006566:	2000      	movs	r0, #0
 8006568:	f7ff fe21 	bl	80061ae <LL_RCC_SetRNGClockSource>
 800656c:	68f8      	ldr	r0, [r7, #12]
 800656e:	f7ff fe34 	bl	80061da <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006576:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800657a:	d107      	bne.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800657c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800658a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006594:	2b00      	cmp	r3, #0
 8006596:	d022      	beq.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659c:	4618      	mov	r0, r3
 800659e:	f7ff fe3d 	bl	800621c <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80065aa:	d107      	bne.n	80065bc <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80065ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80065b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065ba:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065c4:	d10b      	bne.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	3304      	adds	r3, #4
 80065ca:	4618      	mov	r0, r3
 80065cc:	f000 f8dd 	bl	800678a <RCCEx_PLLSAI1_ConfigNR>
 80065d0:	4603      	mov	r3, r0
 80065d2:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 80065d4:	7ffb      	ldrb	r3, [r7, #31]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d001      	beq.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 80065da:	7ffb      	ldrb	r3, [r7, #31]
 80065dc:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d004      	beq.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7ff fd26 	bl	8006040 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d009      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006604:	4618      	mov	r0, r3
 8006606:	f7ff fd45 	bl	8006094 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800660e:	4618      	mov	r0, r3
 8006610:	f7ff fd2c 	bl	800606c <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 8006614:	7fbb      	ldrb	r3, [r7, #30]
}
 8006616:	4618      	mov	r0, r3
 8006618:	3720      	adds	r7, #32
 800661a:	46bd      	mov	sp, r7
 800661c:	bd80      	pop	{r7, pc}

0800661e <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800661e:	b580      	push	{r7, lr}
 8006620:	b084      	sub	sp, #16
 8006622:	af00      	add	r7, sp, #0
 8006624:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006626:	2300      	movs	r3, #0
 8006628:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800662a:	f7ff fe61 	bl	80062f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800662e:	f7fc fe6b 	bl	8003308 <HAL_GetTick>
 8006632:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006634:	e009      	b.n	800664a <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006636:	f7fc fe67 	bl	8003308 <HAL_GetTick>
 800663a:	4602      	mov	r2, r0
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	1ad3      	subs	r3, r2, r3
 8006640:	2b02      	cmp	r3, #2
 8006642:	d902      	bls.n	800664a <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 8006644:	2303      	movs	r3, #3
 8006646:	73fb      	strb	r3, [r7, #15]
      break;
 8006648:	e004      	b.n	8006654 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800664a:	f7ff fe60 	bl	800630e <LL_RCC_PLLSAI1_IsReady>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d1f0      	bne.n	8006636 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 8006654:	7bfb      	ldrb	r3, [r7, #15]
 8006656:	2b00      	cmp	r3, #0
 8006658:	d137      	bne.n	80066ca <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800665a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800665e:	691b      	ldr	r3, [r3, #16]
 8006660:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	021b      	lsls	r3, r3, #8
 800666a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800666e:	4313      	orrs	r3, r2
 8006670:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 8006672:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006676:	691b      	ldr	r3, [r3, #16]
 8006678:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	685b      	ldr	r3, [r3, #4]
 8006680:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006684:	4313      	orrs	r3, r2
 8006686:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8006688:	f7ff fe23 	bl	80062d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800668c:	f7fc fe3c 	bl	8003308 <HAL_GetTick>
 8006690:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006692:	e009      	b.n	80066a8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006694:	f7fc fe38 	bl	8003308 <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d902      	bls.n	80066a8 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	73fb      	strb	r3, [r7, #15]
        break;
 80066a6:	e004      	b.n	80066b2 <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80066a8:	f7ff fe31 	bl	800630e <LL_RCC_PLLSAI1_IsReady>
 80066ac:	4603      	mov	r3, r0
 80066ae:	2b01      	cmp	r3, #1
 80066b0:	d1f0      	bne.n	8006694 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d108      	bne.n	80066ca <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80066b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80066bc:	691a      	ldr	r2, [r3, #16]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	691b      	ldr	r3, [r3, #16]
 80066c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80066c6:	4313      	orrs	r3, r2
 80066c8:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80066ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80066cc:	4618      	mov	r0, r3
 80066ce:	3710      	adds	r7, #16
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80066dc:	2300      	movs	r3, #0
 80066de:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80066e0:	f7ff fe06 	bl	80062f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80066e4:	f7fc fe10 	bl	8003308 <HAL_GetTick>
 80066e8:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80066ea:	e009      	b.n	8006700 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80066ec:	f7fc fe0c 	bl	8003308 <HAL_GetTick>
 80066f0:	4602      	mov	r2, r0
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	2b02      	cmp	r3, #2
 80066f8:	d902      	bls.n	8006700 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	73fb      	strb	r3, [r7, #15]
      break;
 80066fe:	e004      	b.n	800670a <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8006700:	f7ff fe05 	bl	800630e <LL_RCC_PLLSAI1_IsReady>
 8006704:	4603      	mov	r3, r0
 8006706:	2b00      	cmp	r3, #0
 8006708:	d1f0      	bne.n	80066ec <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800670a:	7bfb      	ldrb	r3, [r7, #15]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d137      	bne.n	8006780 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8006710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	021b      	lsls	r3, r3, #8
 8006720:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006724:	4313      	orrs	r3, r2
 8006726:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 8006728:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800673a:	4313      	orrs	r3, r2
 800673c:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800673e:	f7ff fdc8 	bl	80062d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006742:	f7fc fde1 	bl	8003308 <HAL_GetTick>
 8006746:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006748:	e009      	b.n	800675e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800674a:	f7fc fddd 	bl	8003308 <HAL_GetTick>
 800674e:	4602      	mov	r2, r0
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	2b02      	cmp	r3, #2
 8006756:	d902      	bls.n	800675e <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	73fb      	strb	r3, [r7, #15]
        break;
 800675c:	e004      	b.n	8006768 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800675e:	f7ff fdd6 	bl	800630e <LL_RCC_PLLSAI1_IsReady>
 8006762:	4603      	mov	r3, r0
 8006764:	2b01      	cmp	r3, #1
 8006766:	d1f0      	bne.n	800674a <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8006768:	7bfb      	ldrb	r3, [r7, #15]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d108      	bne.n	8006780 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800676e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006772:	691a      	ldr	r2, [r3, #16]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800677c:	4313      	orrs	r3, r2
 800677e:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006780:	7bfb      	ldrb	r3, [r7, #15]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3710      	adds	r7, #16
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}

0800678a <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800678a:	b580      	push	{r7, lr}
 800678c:	b084      	sub	sp, #16
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006792:	2300      	movs	r3, #0
 8006794:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8006796:	f7ff fdab 	bl	80062f0 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800679a:	f7fc fdb5 	bl	8003308 <HAL_GetTick>
 800679e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80067a0:	e009      	b.n	80067b6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80067a2:	f7fc fdb1 	bl	8003308 <HAL_GetTick>
 80067a6:	4602      	mov	r2, r0
 80067a8:	68bb      	ldr	r3, [r7, #8]
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	2b02      	cmp	r3, #2
 80067ae:	d902      	bls.n	80067b6 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 80067b0:	2303      	movs	r3, #3
 80067b2:	73fb      	strb	r3, [r7, #15]
      break;
 80067b4:	e004      	b.n	80067c0 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80067b6:	f7ff fdaa 	bl	800630e <LL_RCC_PLLSAI1_IsReady>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d1f0      	bne.n	80067a2 <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 80067c0:	7bfb      	ldrb	r3, [r7, #15]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d137      	bne.n	8006836 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80067c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067ca:	691b      	ldr	r3, [r3, #16]
 80067cc:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	021b      	lsls	r3, r3, #8
 80067d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067da:	4313      	orrs	r3, r2
 80067dc:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 80067de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80067e2:	691b      	ldr	r3, [r3, #16]
 80067e4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80067f0:	4313      	orrs	r3, r2
 80067f2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80067f4:	f7ff fd6d 	bl	80062d2 <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067f8:	f7fc fd86 	bl	8003308 <HAL_GetTick>
 80067fc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80067fe:	e009      	b.n	8006814 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006800:	f7fc fd82 	bl	8003308 <HAL_GetTick>
 8006804:	4602      	mov	r2, r0
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	1ad3      	subs	r3, r2, r3
 800680a:	2b02      	cmp	r3, #2
 800680c:	d902      	bls.n	8006814 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800680e:	2303      	movs	r3, #3
 8006810:	73fb      	strb	r3, [r7, #15]
        break;
 8006812:	e004      	b.n	800681e <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8006814:	f7ff fd7b 	bl	800630e <LL_RCC_PLLSAI1_IsReady>
 8006818:	4603      	mov	r3, r0
 800681a:	2b01      	cmp	r3, #1
 800681c:	d1f0      	bne.n	8006800 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800681e:	7bfb      	ldrb	r3, [r7, #15]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d108      	bne.n	8006836 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8006824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006828:	691a      	ldr	r2, [r3, #16]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006832:	4313      	orrs	r3, r2
 8006834:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8006836:	7bfb      	ldrb	r3, [r7, #15]
}
 8006838:	4618      	mov	r0, r3
 800683a:	3710      	adds	r7, #16
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800684e:	2301      	movs	r3, #1
 8006850:	e09f      	b.n	8006992 <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d106      	bne.n	800686c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f7fc fb5c 	bl	8002f24 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2202      	movs	r2, #2
 8006870:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006874:	4b49      	ldr	r3, [pc, #292]	@ (800699c <HAL_RTC_Init+0x15c>)
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	f003 0310 	and.w	r3, r3, #16
 800687c:	2b10      	cmp	r3, #16
 800687e:	d07e      	beq.n	800697e <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	22ca      	movs	r2, #202	@ 0xca
 8006886:	625a      	str	r2, [r3, #36]	@ 0x24
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	2253      	movs	r2, #83	@ 0x53
 800688e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 f8ab 	bl	80069ec <RTC_EnterInitMode>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00a      	beq.n	80068b2 <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	22ff      	movs	r2, #255	@ 0xff
 80068a2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2204      	movs	r2, #4
 80068a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	73fb      	strb	r3, [r7, #15]
 80068b0:	e067      	b.n	8006982 <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6812      	ldr	r2, [r2, #0]
 80068bc:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80068c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068c4:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	6899      	ldr	r1, [r3, #8]
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	685a      	ldr	r2, [r3, #4]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	691b      	ldr	r3, [r3, #16]
 80068d4:	431a      	orrs	r2, r3
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	431a      	orrs	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	687a      	ldr	r2, [r7, #4]
 80068ea:	68d2      	ldr	r2, [r2, #12]
 80068ec:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	6919      	ldr	r1, [r3, #16]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	041a      	lsls	r2, r3, #16
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	430a      	orrs	r2, r1
 8006900:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006910:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f022 0203 	bic.w	r2, r2, #3
 8006920:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	69da      	ldr	r2, [r3, #28]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	695b      	ldr	r3, [r3, #20]
 8006930:	431a      	orrs	r2, r3
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	430a      	orrs	r2, r1
 8006938:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f003 0320 	and.w	r3, r3, #32
 8006944:	2b00      	cmp	r3, #0
 8006946:	d113      	bne.n	8006970 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f000 f829 	bl	80069a0 <HAL_RTC_WaitForSynchro>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d00d      	beq.n	8006970 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	22ff      	movs	r2, #255	@ 0xff
 800695a:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2204      	movs	r2, #4
 8006960:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	e010      	b.n	8006992 <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	22ff      	movs	r2, #255	@ 0xff
 8006976:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	73fb      	strb	r3, [r7, #15]
 800697c:	e001      	b.n	8006982 <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800697e:	2300      	movs	r3, #0
 8006980:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006982:	7bfb      	ldrb	r3, [r7, #15]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d103      	bne.n	8006990 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 8006990:	7bfb      	ldrb	r3, [r7, #15]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3710      	adds	r7, #16
 8006996:	46bd      	mov	sp, r7
 8006998:	bd80      	pop	{r7, pc}
 800699a:	bf00      	nop
 800699c:	40002800 	.word	0x40002800

080069a0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	68da      	ldr	r2, [r3, #12]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80069b6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80069b8:	f7fc fca6 	bl	8003308 <HAL_GetTick>
 80069bc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80069be:	e009      	b.n	80069d4 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80069c0:	f7fc fca2 	bl	8003308 <HAL_GetTick>
 80069c4:	4602      	mov	r2, r0
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80069ce:	d901      	bls.n	80069d4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 80069d0:	2303      	movs	r3, #3
 80069d2:	e007      	b.n	80069e4 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68db      	ldr	r3, [r3, #12]
 80069da:	f003 0320 	and.w	r3, r3, #32
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d0ee      	beq.n	80069c0 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68db      	ldr	r3, [r3, #12]
 80069fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d119      	bne.n	8006a36 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f04f 32ff 	mov.w	r2, #4294967295
 8006a0a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006a0c:	f7fc fc7c 	bl	8003308 <HAL_GetTick>
 8006a10:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a12:	e009      	b.n	8006a28 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006a14:	f7fc fc78 	bl	8003308 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006a22:	d901      	bls.n	8006a28 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e007      	b.n	8006a38 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d0ee      	beq.n	8006a14 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8006a36:	2300      	movs	r3, #0
}
 8006a38:	4618      	mov	r0, r3
 8006a3a:	3710      	adds	r7, #16
 8006a3c:	46bd      	mov	sp, r7
 8006a3e:	bd80      	pop	{r7, pc}

08006a40 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a4e:	2b01      	cmp	r3, #1
 8006a50:	d101      	bne.n	8006a56 <HAL_RTCEx_EnableBypassShadow+0x16>
 8006a52:	2302      	movs	r3, #2
 8006a54:	e024      	b.n	8006aa0 <HAL_RTCEx_EnableBypassShadow+0x60>
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2202      	movs	r2, #2
 8006a62:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	22ca      	movs	r2, #202	@ 0xca
 8006a6c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	2253      	movs	r2, #83	@ 0x53
 8006a74:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	689a      	ldr	r2, [r3, #8]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f042 0220 	orr.w	r2, r2, #32
 8006a84:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	22ff      	movs	r2, #255	@ 0xff
 8006a8c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2201      	movs	r2, #1
 8006a92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8006a9e:	2300      	movs	r3, #0
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b084      	sub	sp, #16
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d101      	bne.n	8006abe <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006aba:	2301      	movs	r3, #1
 8006abc:	e095      	b.n	8006bea <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d108      	bne.n	8006ad8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ace:	d009      	beq.n	8006ae4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	61da      	str	r2, [r3, #28]
 8006ad6:	e005      	b.n	8006ae4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d106      	bne.n	8006b04 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 f877 	bl	8006bf2 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2202      	movs	r2, #2
 8006b08:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b1a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	68db      	ldr	r3, [r3, #12]
 8006b20:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b24:	d902      	bls.n	8006b2c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b26:	2300      	movs	r3, #0
 8006b28:	60fb      	str	r3, [r7, #12]
 8006b2a:	e002      	b.n	8006b32 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b30:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006b3a:	d007      	beq.n	8006b4c <HAL_SPI_Init+0xa0>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b44:	d002      	beq.n	8006b4c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	685b      	ldr	r3, [r3, #4]
 8006b50:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006b5c:	431a      	orrs	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	f003 0302 	and.w	r3, r3, #2
 8006b66:	431a      	orrs	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	695b      	ldr	r3, [r3, #20]
 8006b6c:	f003 0301 	and.w	r3, r3, #1
 8006b70:	431a      	orrs	r2, r3
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	699b      	ldr	r3, [r3, #24]
 8006b76:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b7a:	431a      	orrs	r2, r3
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	69db      	ldr	r3, [r3, #28]
 8006b80:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006b84:	431a      	orrs	r2, r3
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6a1b      	ldr	r3, [r3, #32]
 8006b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b8e:	ea42 0103 	orr.w	r1, r2, r3
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b96:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	430a      	orrs	r2, r1
 8006ba0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	0c1b      	lsrs	r3, r3, #16
 8006ba8:	f003 0204 	and.w	r2, r3, #4
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb0:	f003 0310 	and.w	r3, r3, #16
 8006bb4:	431a      	orrs	r2, r3
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006bba:	f003 0308 	and.w	r3, r3, #8
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	68db      	ldr	r3, [r3, #12]
 8006bc4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006bc8:	ea42 0103 	orr.w	r1, r2, r3
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006be8:	2300      	movs	r3, #0
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}

08006bf2 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	b083      	sub	sp, #12
 8006bf6:	af00      	add	r7, sp, #0
 8006bf8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006bfa:	bf00      	nop
 8006bfc:	370c      	adds	r7, #12
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c06:	b580      	push	{r7, lr}
 8006c08:	b088      	sub	sp, #32
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	60f8      	str	r0, [r7, #12]
 8006c0e:	60b9      	str	r1, [r7, #8]
 8006c10:	603b      	str	r3, [r7, #0]
 8006c12:	4613      	mov	r3, r2
 8006c14:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c16:	2300      	movs	r3, #0
 8006c18:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006c20:	2b01      	cmp	r3, #1
 8006c22:	d101      	bne.n	8006c28 <HAL_SPI_Transmit+0x22>
 8006c24:	2302      	movs	r3, #2
 8006c26:	e15f      	b.n	8006ee8 <HAL_SPI_Transmit+0x2e2>
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2201      	movs	r2, #1
 8006c2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c30:	f7fc fb6a 	bl	8003308 <HAL_GetTick>
 8006c34:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c36:	88fb      	ldrh	r3, [r7, #6]
 8006c38:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b01      	cmp	r3, #1
 8006c44:	d002      	beq.n	8006c4c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c46:	2302      	movs	r3, #2
 8006c48:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c4a:	e148      	b.n	8006ede <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d002      	beq.n	8006c58 <HAL_SPI_Transmit+0x52>
 8006c52:	88fb      	ldrh	r3, [r7, #6]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d102      	bne.n	8006c5e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c58:	2301      	movs	r3, #1
 8006c5a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c5c:	e13f      	b.n	8006ede <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2203      	movs	r2, #3
 8006c62:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	88fa      	ldrh	r2, [r7, #6]
 8006c76:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	88fa      	ldrh	r2, [r7, #6]
 8006c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	2200      	movs	r2, #0
 8006c82:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	2200      	movs	r2, #0
 8006c88:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2200      	movs	r2, #0
 8006c90:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	689b      	ldr	r3, [r3, #8]
 8006ca4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ca8:	d10f      	bne.n	8006cca <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	681a      	ldr	r2, [r3, #0]
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006cb8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006cc8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd4:	2b40      	cmp	r3, #64	@ 0x40
 8006cd6:	d007      	beq.n	8006ce8 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	681a      	ldr	r2, [r3, #0]
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ce6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	68db      	ldr	r3, [r3, #12]
 8006cec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006cf0:	d94f      	bls.n	8006d92 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d002      	beq.n	8006d00 <HAL_SPI_Transmit+0xfa>
 8006cfa:	8afb      	ldrh	r3, [r7, #22]
 8006cfc:	2b01      	cmp	r3, #1
 8006cfe:	d142      	bne.n	8006d86 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d04:	881a      	ldrh	r2, [r3, #0]
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d10:	1c9a      	adds	r2, r3, #2
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	b29a      	uxth	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d24:	e02f      	b.n	8006d86 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	689b      	ldr	r3, [r3, #8]
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	d112      	bne.n	8006d5a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d38:	881a      	ldrh	r2, [r3, #0]
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d44:	1c9a      	adds	r2, r3, #2
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	3b01      	subs	r3, #1
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006d58:	e015      	b.n	8006d86 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d5a:	f7fc fad5 	bl	8003308 <HAL_GetTick>
 8006d5e:	4602      	mov	r2, r0
 8006d60:	69bb      	ldr	r3, [r7, #24]
 8006d62:	1ad3      	subs	r3, r2, r3
 8006d64:	683a      	ldr	r2, [r7, #0]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d803      	bhi.n	8006d72 <HAL_SPI_Transmit+0x16c>
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d70:	d102      	bne.n	8006d78 <HAL_SPI_Transmit+0x172>
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d106      	bne.n	8006d86 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006d84:	e0ab      	b.n	8006ede <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006d8a:	b29b      	uxth	r3, r3
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d1ca      	bne.n	8006d26 <HAL_SPI_Transmit+0x120>
 8006d90:	e080      	b.n	8006e94 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d002      	beq.n	8006da0 <HAL_SPI_Transmit+0x19a>
 8006d9a:	8afb      	ldrh	r3, [r7, #22]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d174      	bne.n	8006e8a <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	2b01      	cmp	r3, #1
 8006da8:	d912      	bls.n	8006dd0 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dae:	881a      	ldrh	r2, [r3, #0]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dba:	1c9a      	adds	r2, r3, #2
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	3b02      	subs	r3, #2
 8006dc8:	b29a      	uxth	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006dce:	e05c      	b.n	8006e8a <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	330c      	adds	r3, #12
 8006dda:	7812      	ldrb	r2, [r2, #0]
 8006ddc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006de2:	1c5a      	adds	r2, r3, #1
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	3b01      	subs	r3, #1
 8006df0:	b29a      	uxth	r2, r3
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006df6:	e048      	b.n	8006e8a <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689b      	ldr	r3, [r3, #8]
 8006dfe:	f003 0302 	and.w	r3, r3, #2
 8006e02:	2b02      	cmp	r3, #2
 8006e04:	d12b      	bne.n	8006e5e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e0a:	b29b      	uxth	r3, r3
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d912      	bls.n	8006e36 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e14:	881a      	ldrh	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e20:	1c9a      	adds	r2, r3, #2
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e2a:	b29b      	uxth	r3, r3
 8006e2c:	3b02      	subs	r3, #2
 8006e2e:	b29a      	uxth	r2, r3
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e34:	e029      	b.n	8006e8a <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	330c      	adds	r3, #12
 8006e40:	7812      	ldrb	r2, [r2, #0]
 8006e42:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e48:	1c5a      	adds	r2, r3, #1
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	3b01      	subs	r3, #1
 8006e56:	b29a      	uxth	r2, r3
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e5c:	e015      	b.n	8006e8a <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e5e:	f7fc fa53 	bl	8003308 <HAL_GetTick>
 8006e62:	4602      	mov	r2, r0
 8006e64:	69bb      	ldr	r3, [r7, #24]
 8006e66:	1ad3      	subs	r3, r2, r3
 8006e68:	683a      	ldr	r2, [r7, #0]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d803      	bhi.n	8006e76 <HAL_SPI_Transmit+0x270>
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e74:	d102      	bne.n	8006e7c <HAL_SPI_Transmit+0x276>
 8006e76:	683b      	ldr	r3, [r7, #0]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d106      	bne.n	8006e8a <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8006e88:	e029      	b.n	8006ede <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d1b1      	bne.n	8006df8 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006e94:	69ba      	ldr	r2, [r7, #24]
 8006e96:	6839      	ldr	r1, [r7, #0]
 8006e98:	68f8      	ldr	r0, [r7, #12]
 8006e9a:	f000 fcf9 	bl	8007890 <SPI_EndRxTxTransaction>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d002      	beq.n	8006eaa <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2220      	movs	r2, #32
 8006ea8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10a      	bne.n	8006ec8 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	613b      	str	r3, [r7, #16]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	613b      	str	r3, [r7, #16]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d002      	beq.n	8006ed6 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8006ed0:	2301      	movs	r3, #1
 8006ed2:	77fb      	strb	r3, [r7, #31]
 8006ed4:	e003      	b.n	8006ede <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8006ee6:	7ffb      	ldrb	r3, [r7, #31]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3720      	adds	r7, #32
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b088      	sub	sp, #32
 8006ef4:	af02      	add	r7, sp, #8
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	603b      	str	r3, [r7, #0]
 8006efc:	4613      	mov	r3, r2
 8006efe:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f00:	2300      	movs	r3, #0
 8006f02:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f0a:	b2db      	uxtb	r3, r3
 8006f0c:	2b01      	cmp	r3, #1
 8006f0e:	d002      	beq.n	8006f16 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8006f10:	2302      	movs	r3, #2
 8006f12:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f14:	e11a      	b.n	800714c <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f1e:	d112      	bne.n	8006f46 <HAL_SPI_Receive+0x56>
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d10e      	bne.n	8006f46 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2204      	movs	r2, #4
 8006f2c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006f30:	88fa      	ldrh	r2, [r7, #6]
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	9300      	str	r3, [sp, #0]
 8006f36:	4613      	mov	r3, r2
 8006f38:	68ba      	ldr	r2, [r7, #8]
 8006f3a:	68b9      	ldr	r1, [r7, #8]
 8006f3c:	68f8      	ldr	r0, [r7, #12]
 8006f3e:	f000 f90e 	bl	800715e <HAL_SPI_TransmitReceive>
 8006f42:	4603      	mov	r3, r0
 8006f44:	e107      	b.n	8007156 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006f4c:	2b01      	cmp	r3, #1
 8006f4e:	d101      	bne.n	8006f54 <HAL_SPI_Receive+0x64>
 8006f50:	2302      	movs	r3, #2
 8006f52:	e100      	b.n	8007156 <HAL_SPI_Receive+0x266>
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f5c:	f7fc f9d4 	bl	8003308 <HAL_GetTick>
 8006f60:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d002      	beq.n	8006f6e <HAL_SPI_Receive+0x7e>
 8006f68:	88fb      	ldrh	r3, [r7, #6]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d102      	bne.n	8006f74 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f72:	e0eb      	b.n	800714c <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	2204      	movs	r2, #4
 8006f78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	68ba      	ldr	r2, [r7, #8]
 8006f86:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	88fa      	ldrh	r2, [r7, #6]
 8006f8c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	88fa      	ldrh	r2, [r7, #6]
 8006f94:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006fbe:	d908      	bls.n	8006fd2 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006fce:	605a      	str	r2, [r3, #4]
 8006fd0:	e007      	b.n	8006fe2 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	685a      	ldr	r2, [r3, #4]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006fe0:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fea:	d10f      	bne.n	800700c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	681a      	ldr	r2, [r3, #0]
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ffa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800700a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007016:	2b40      	cmp	r3, #64	@ 0x40
 8007018:	d007      	beq.n	800702a <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007028:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	68db      	ldr	r3, [r3, #12]
 800702e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007032:	d86f      	bhi.n	8007114 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007034:	e034      	b.n	80070a0 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	f003 0301 	and.w	r3, r3, #1
 8007040:	2b01      	cmp	r3, #1
 8007042:	d117      	bne.n	8007074 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f103 020c 	add.w	r2, r3, #12
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007050:	7812      	ldrb	r2, [r2, #0]
 8007052:	b2d2      	uxtb	r2, r2
 8007054:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705a:	1c5a      	adds	r2, r3, #1
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007066:	b29b      	uxth	r3, r3
 8007068:	3b01      	subs	r3, #1
 800706a:	b29a      	uxth	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8007072:	e015      	b.n	80070a0 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007074:	f7fc f948 	bl	8003308 <HAL_GetTick>
 8007078:	4602      	mov	r2, r0
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	1ad3      	subs	r3, r2, r3
 800707e:	683a      	ldr	r2, [r7, #0]
 8007080:	429a      	cmp	r2, r3
 8007082:	d803      	bhi.n	800708c <HAL_SPI_Receive+0x19c>
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800708a:	d102      	bne.n	8007092 <HAL_SPI_Receive+0x1a2>
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d106      	bne.n	80070a0 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 8007092:	2303      	movs	r3, #3
 8007094:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 800709e:	e055      	b.n	800714c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d1c4      	bne.n	8007036 <HAL_SPI_Receive+0x146>
 80070ac:	e038      	b.n	8007120 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f003 0301 	and.w	r3, r3, #1
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d115      	bne.n	80070e8 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	68da      	ldr	r2, [r3, #12]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070c6:	b292      	uxth	r2, r2
 80070c8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ce:	1c9a      	adds	r2, r3, #2
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070da:	b29b      	uxth	r3, r3
 80070dc:	3b01      	subs	r3, #1
 80070de:	b29a      	uxth	r2, r3
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80070e6:	e015      	b.n	8007114 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070e8:	f7fc f90e 	bl	8003308 <HAL_GetTick>
 80070ec:	4602      	mov	r2, r0
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	1ad3      	subs	r3, r2, r3
 80070f2:	683a      	ldr	r2, [r7, #0]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d803      	bhi.n	8007100 <HAL_SPI_Receive+0x210>
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070fe:	d102      	bne.n	8007106 <HAL_SPI_Receive+0x216>
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2b00      	cmp	r3, #0
 8007104:	d106      	bne.n	8007114 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	2201      	movs	r2, #1
 800710e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8007112:	e01b      	b.n	800714c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800711a:	b29b      	uxth	r3, r3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d1c6      	bne.n	80070ae <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007120:	693a      	ldr	r2, [r7, #16]
 8007122:	6839      	ldr	r1, [r7, #0]
 8007124:	68f8      	ldr	r0, [r7, #12]
 8007126:	f000 fb5b 	bl	80077e0 <SPI_EndRxTransaction>
 800712a:	4603      	mov	r3, r0
 800712c:	2b00      	cmp	r3, #0
 800712e:	d002      	beq.n	8007136 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2220      	movs	r2, #32
 8007134:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800713a:	2b00      	cmp	r3, #0
 800713c:	d002      	beq.n	8007144 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	75fb      	strb	r3, [r7, #23]
 8007142:	e003      	b.n	800714c <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	2201      	movs	r2, #1
 8007148:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2200      	movs	r2, #0
 8007150:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007154:	7dfb      	ldrb	r3, [r7, #23]
}
 8007156:	4618      	mov	r0, r3
 8007158:	3718      	adds	r7, #24
 800715a:	46bd      	mov	sp, r7
 800715c:	bd80      	pop	{r7, pc}

0800715e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800715e:	b580      	push	{r7, lr}
 8007160:	b08a      	sub	sp, #40	@ 0x28
 8007162:	af00      	add	r7, sp, #0
 8007164:	60f8      	str	r0, [r7, #12]
 8007166:	60b9      	str	r1, [r7, #8]
 8007168:	607a      	str	r2, [r7, #4]
 800716a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800716c:	2301      	movs	r3, #1
 800716e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007170:	2300      	movs	r3, #0
 8007172:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800717c:	2b01      	cmp	r3, #1
 800717e:	d101      	bne.n	8007184 <HAL_SPI_TransmitReceive+0x26>
 8007180:	2302      	movs	r3, #2
 8007182:	e20a      	b.n	800759a <HAL_SPI_TransmitReceive+0x43c>
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800718c:	f7fc f8bc 	bl	8003308 <HAL_GetTick>
 8007190:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007198:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80071a0:	887b      	ldrh	r3, [r7, #2]
 80071a2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80071a4:	887b      	ldrh	r3, [r7, #2]
 80071a6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80071a8:	7efb      	ldrb	r3, [r7, #27]
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d00e      	beq.n	80071cc <HAL_SPI_TransmitReceive+0x6e>
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80071b4:	d106      	bne.n	80071c4 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d102      	bne.n	80071c4 <HAL_SPI_TransmitReceive+0x66>
 80071be:	7efb      	ldrb	r3, [r7, #27]
 80071c0:	2b04      	cmp	r3, #4
 80071c2:	d003      	beq.n	80071cc <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80071c4:	2302      	movs	r3, #2
 80071c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80071ca:	e1e0      	b.n	800758e <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d005      	beq.n	80071de <HAL_SPI_TransmitReceive+0x80>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d002      	beq.n	80071de <HAL_SPI_TransmitReceive+0x80>
 80071d8:	887b      	ldrh	r3, [r7, #2]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d103      	bne.n	80071e6 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 80071e4:	e1d3      	b.n	800758e <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80071ec:	b2db      	uxtb	r3, r3
 80071ee:	2b04      	cmp	r3, #4
 80071f0:	d003      	beq.n	80071fa <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2205      	movs	r2, #5
 80071f6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	687a      	ldr	r2, [r7, #4]
 8007204:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	887a      	ldrh	r2, [r7, #2]
 800720a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	887a      	ldrh	r2, [r7, #2]
 8007212:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	68ba      	ldr	r2, [r7, #8]
 800721a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	887a      	ldrh	r2, [r7, #2]
 8007220:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	887a      	ldrh	r2, [r7, #2]
 8007226:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2200      	movs	r2, #0
 800722c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2200      	movs	r2, #0
 8007232:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800723c:	d802      	bhi.n	8007244 <HAL_SPI_TransmitReceive+0xe6>
 800723e:	8a3b      	ldrh	r3, [r7, #16]
 8007240:	2b01      	cmp	r3, #1
 8007242:	d908      	bls.n	8007256 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	685a      	ldr	r2, [r3, #4]
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007252:	605a      	str	r2, [r3, #4]
 8007254:	e007      	b.n	8007266 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007264:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007270:	2b40      	cmp	r3, #64	@ 0x40
 8007272:	d007      	beq.n	8007284 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007282:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800728c:	f240 8081 	bls.w	8007392 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d002      	beq.n	800729e <HAL_SPI_TransmitReceive+0x140>
 8007298:	8a7b      	ldrh	r3, [r7, #18]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d16d      	bne.n	800737a <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a2:	881a      	ldrh	r2, [r3, #0]
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ae:	1c9a      	adds	r2, r3, #2
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	3b01      	subs	r3, #1
 80072bc:	b29a      	uxth	r2, r3
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072c2:	e05a      	b.n	800737a <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	f003 0302 	and.w	r3, r3, #2
 80072ce:	2b02      	cmp	r3, #2
 80072d0:	d11b      	bne.n	800730a <HAL_SPI_TransmitReceive+0x1ac>
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072d6:	b29b      	uxth	r3, r3
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d016      	beq.n	800730a <HAL_SPI_TransmitReceive+0x1ac>
 80072dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d113      	bne.n	800730a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072e6:	881a      	ldrh	r2, [r3, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f2:	1c9a      	adds	r2, r3, #2
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	3b01      	subs	r3, #1
 8007300:	b29a      	uxth	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007306:	2300      	movs	r3, #0
 8007308:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	689b      	ldr	r3, [r3, #8]
 8007310:	f003 0301 	and.w	r3, r3, #1
 8007314:	2b01      	cmp	r3, #1
 8007316:	d11c      	bne.n	8007352 <HAL_SPI_TransmitReceive+0x1f4>
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800731e:	b29b      	uxth	r3, r3
 8007320:	2b00      	cmp	r3, #0
 8007322:	d016      	beq.n	8007352 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	68da      	ldr	r2, [r3, #12]
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800732e:	b292      	uxth	r2, r2
 8007330:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007336:	1c9a      	adds	r2, r3, #2
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007342:	b29b      	uxth	r3, r3
 8007344:	3b01      	subs	r3, #1
 8007346:	b29a      	uxth	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800734e:	2301      	movs	r3, #1
 8007350:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007352:	f7fb ffd9 	bl	8003308 <HAL_GetTick>
 8007356:	4602      	mov	r2, r0
 8007358:	69fb      	ldr	r3, [r7, #28]
 800735a:	1ad3      	subs	r3, r2, r3
 800735c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800735e:	429a      	cmp	r2, r3
 8007360:	d80b      	bhi.n	800737a <HAL_SPI_TransmitReceive+0x21c>
 8007362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007368:	d007      	beq.n	800737a <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 800736a:	2303      	movs	r3, #3
 800736c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8007378:	e109      	b.n	800758e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800737e:	b29b      	uxth	r3, r3
 8007380:	2b00      	cmp	r3, #0
 8007382:	d19f      	bne.n	80072c4 <HAL_SPI_TransmitReceive+0x166>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800738a:	b29b      	uxth	r3, r3
 800738c:	2b00      	cmp	r3, #0
 800738e:	d199      	bne.n	80072c4 <HAL_SPI_TransmitReceive+0x166>
 8007390:	e0e3      	b.n	800755a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d003      	beq.n	80073a2 <HAL_SPI_TransmitReceive+0x244>
 800739a:	8a7b      	ldrh	r3, [r7, #18]
 800739c:	2b01      	cmp	r3, #1
 800739e:	f040 80cf 	bne.w	8007540 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	2b01      	cmp	r3, #1
 80073aa:	d912      	bls.n	80073d2 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b0:	881a      	ldrh	r2, [r3, #0]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073bc:	1c9a      	adds	r2, r3, #2
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	3b02      	subs	r3, #2
 80073ca:	b29a      	uxth	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80073d0:	e0b6      	b.n	8007540 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	330c      	adds	r3, #12
 80073dc:	7812      	ldrb	r2, [r2, #0]
 80073de:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073e4:	1c5a      	adds	r2, r3, #1
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80073ee:	b29b      	uxth	r3, r3
 80073f0:	3b01      	subs	r3, #1
 80073f2:	b29a      	uxth	r2, r3
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073f8:	e0a2      	b.n	8007540 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f003 0302 	and.w	r3, r3, #2
 8007404:	2b02      	cmp	r3, #2
 8007406:	d134      	bne.n	8007472 <HAL_SPI_TransmitReceive+0x314>
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800740c:	b29b      	uxth	r3, r3
 800740e:	2b00      	cmp	r3, #0
 8007410:	d02f      	beq.n	8007472 <HAL_SPI_TransmitReceive+0x314>
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	2b01      	cmp	r3, #1
 8007416:	d12c      	bne.n	8007472 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800741c:	b29b      	uxth	r3, r3
 800741e:	2b01      	cmp	r3, #1
 8007420:	d912      	bls.n	8007448 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007426:	881a      	ldrh	r2, [r3, #0]
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007432:	1c9a      	adds	r2, r3, #2
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800743c:	b29b      	uxth	r3, r3
 800743e:	3b02      	subs	r3, #2
 8007440:	b29a      	uxth	r2, r3
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007446:	e012      	b.n	800746e <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	330c      	adds	r3, #12
 8007452:	7812      	ldrb	r2, [r2, #0]
 8007454:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800745a:	1c5a      	adds	r2, r3, #1
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007464:	b29b      	uxth	r3, r3
 8007466:	3b01      	subs	r3, #1
 8007468:	b29a      	uxth	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800746e:	2300      	movs	r3, #0
 8007470:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	689b      	ldr	r3, [r3, #8]
 8007478:	f003 0301 	and.w	r3, r3, #1
 800747c:	2b01      	cmp	r3, #1
 800747e:	d148      	bne.n	8007512 <HAL_SPI_TransmitReceive+0x3b4>
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007486:	b29b      	uxth	r3, r3
 8007488:	2b00      	cmp	r3, #0
 800748a:	d042      	beq.n	8007512 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007492:	b29b      	uxth	r3, r3
 8007494:	2b01      	cmp	r3, #1
 8007496:	d923      	bls.n	80074e0 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	68da      	ldr	r2, [r3, #12]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074a2:	b292      	uxth	r2, r2
 80074a4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074aa:	1c9a      	adds	r2, r3, #2
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	3b02      	subs	r3, #2
 80074ba:	b29a      	uxth	r2, r3
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d81f      	bhi.n	800750e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	685a      	ldr	r2, [r3, #4]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80074dc:	605a      	str	r2, [r3, #4]
 80074de:	e016      	b.n	800750e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f103 020c 	add.w	r2, r3, #12
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ec:	7812      	ldrb	r2, [r2, #0]
 80074ee:	b2d2      	uxtb	r2, r2
 80074f0:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007502:	b29b      	uxth	r3, r3
 8007504:	3b01      	subs	r3, #1
 8007506:	b29a      	uxth	r2, r3
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800750e:	2301      	movs	r3, #1
 8007510:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007512:	f7fb fef9 	bl	8003308 <HAL_GetTick>
 8007516:	4602      	mov	r2, r0
 8007518:	69fb      	ldr	r3, [r7, #28]
 800751a:	1ad3      	subs	r3, r2, r3
 800751c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800751e:	429a      	cmp	r2, r3
 8007520:	d803      	bhi.n	800752a <HAL_SPI_TransmitReceive+0x3cc>
 8007522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007528:	d102      	bne.n	8007530 <HAL_SPI_TransmitReceive+0x3d2>
 800752a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800752c:	2b00      	cmp	r3, #0
 800752e:	d107      	bne.n	8007540 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800753e:	e026      	b.n	800758e <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007544:	b29b      	uxth	r3, r3
 8007546:	2b00      	cmp	r3, #0
 8007548:	f47f af57 	bne.w	80073fa <HAL_SPI_TransmitReceive+0x29c>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007552:	b29b      	uxth	r3, r3
 8007554:	2b00      	cmp	r3, #0
 8007556:	f47f af50 	bne.w	80073fa <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800755a:	69fa      	ldr	r2, [r7, #28]
 800755c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800755e:	68f8      	ldr	r0, [r7, #12]
 8007560:	f000 f996 	bl	8007890 <SPI_EndRxTxTransaction>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d005      	beq.n	8007576 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2220      	movs	r2, #32
 8007574:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 800757e:	2301      	movs	r3, #1
 8007580:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007584:	e003      	b.n	800758e <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	2201      	movs	r2, #1
 800758a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	2200      	movs	r2, #0
 8007592:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8007596:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800759a:	4618      	mov	r0, r3
 800759c:	3728      	adds	r7, #40	@ 0x28
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
	...

080075a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b088      	sub	sp, #32
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	60f8      	str	r0, [r7, #12]
 80075ac:	60b9      	str	r1, [r7, #8]
 80075ae:	603b      	str	r3, [r7, #0]
 80075b0:	4613      	mov	r3, r2
 80075b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80075b4:	f7fb fea8 	bl	8003308 <HAL_GetTick>
 80075b8:	4602      	mov	r2, r0
 80075ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075bc:	1a9b      	subs	r3, r3, r2
 80075be:	683a      	ldr	r2, [r7, #0]
 80075c0:	4413      	add	r3, r2
 80075c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80075c4:	f7fb fea0 	bl	8003308 <HAL_GetTick>
 80075c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80075ca:	4b39      	ldr	r3, [pc, #228]	@ (80076b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	015b      	lsls	r3, r3, #5
 80075d0:	0d1b      	lsrs	r3, r3, #20
 80075d2:	69fa      	ldr	r2, [r7, #28]
 80075d4:	fb02 f303 	mul.w	r3, r2, r3
 80075d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075da:	e054      	b.n	8007686 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e2:	d050      	beq.n	8007686 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075e4:	f7fb fe90 	bl	8003308 <HAL_GetTick>
 80075e8:	4602      	mov	r2, r0
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	69fa      	ldr	r2, [r7, #28]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d902      	bls.n	80075fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80075f4:	69fb      	ldr	r3, [r7, #28]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d13d      	bne.n	8007676 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	685a      	ldr	r2, [r3, #4]
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007612:	d111      	bne.n	8007638 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	689b      	ldr	r3, [r3, #8]
 8007618:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800761c:	d004      	beq.n	8007628 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007626:	d107      	bne.n	8007638 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007636:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800763c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007640:	d10f      	bne.n	8007662 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007650:	601a      	str	r2, [r3, #0]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	2201      	movs	r2, #1
 8007666:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2200      	movs	r2, #0
 800766e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007672:	2303      	movs	r3, #3
 8007674:	e017      	b.n	80076a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d101      	bne.n	8007680 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800767c:	2300      	movs	r3, #0
 800767e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007680:	697b      	ldr	r3, [r7, #20]
 8007682:	3b01      	subs	r3, #1
 8007684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	689a      	ldr	r2, [r3, #8]
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	4013      	ands	r3, r2
 8007690:	68ba      	ldr	r2, [r7, #8]
 8007692:	429a      	cmp	r2, r3
 8007694:	bf0c      	ite	eq
 8007696:	2301      	moveq	r3, #1
 8007698:	2300      	movne	r3, #0
 800769a:	b2db      	uxtb	r3, r3
 800769c:	461a      	mov	r2, r3
 800769e:	79fb      	ldrb	r3, [r7, #7]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d19b      	bne.n	80075dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80076a4:	2300      	movs	r3, #0
}
 80076a6:	4618      	mov	r0, r3
 80076a8:	3720      	adds	r7, #32
 80076aa:	46bd      	mov	sp, r7
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	20000008 	.word	0x20000008

080076b4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b08a      	sub	sp, #40	@ 0x28
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	60f8      	str	r0, [r7, #12]
 80076bc:	60b9      	str	r1, [r7, #8]
 80076be:	607a      	str	r2, [r7, #4]
 80076c0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076c6:	f7fb fe1f 	bl	8003308 <HAL_GetTick>
 80076ca:	4602      	mov	r2, r0
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	1a9b      	subs	r3, r3, r2
 80076d0:	683a      	ldr	r2, [r7, #0]
 80076d2:	4413      	add	r3, r2
 80076d4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80076d6:	f7fb fe17 	bl	8003308 <HAL_GetTick>
 80076da:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	330c      	adds	r3, #12
 80076e2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076e4:	4b3d      	ldr	r3, [pc, #244]	@ (80077dc <SPI_WaitFifoStateUntilTimeout+0x128>)
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	4613      	mov	r3, r2
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	4413      	add	r3, r2
 80076ee:	00da      	lsls	r2, r3, #3
 80076f0:	1ad3      	subs	r3, r2, r3
 80076f2:	0d1b      	lsrs	r3, r3, #20
 80076f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f6:	fb02 f303 	mul.w	r3, r2, r3
 80076fa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80076fc:	e060      	b.n	80077c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007704:	d107      	bne.n	8007716 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d104      	bne.n	8007716 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	b2db      	uxtb	r3, r3
 8007712:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007714:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800771c:	d050      	beq.n	80077c0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800771e:	f7fb fdf3 	bl	8003308 <HAL_GetTick>
 8007722:	4602      	mov	r2, r0
 8007724:	6a3b      	ldr	r3, [r7, #32]
 8007726:	1ad3      	subs	r3, r2, r3
 8007728:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800772a:	429a      	cmp	r2, r3
 800772c:	d902      	bls.n	8007734 <SPI_WaitFifoStateUntilTimeout+0x80>
 800772e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007730:	2b00      	cmp	r3, #0
 8007732:	d13d      	bne.n	80077b0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007742:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800774c:	d111      	bne.n	8007772 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007756:	d004      	beq.n	8007762 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007760:	d107      	bne.n	8007772 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007770:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007776:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800777a:	d10f      	bne.n	800779c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800778a:	601a      	str	r2, [r3, #0]
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800779a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2200      	movs	r2, #0
 80077a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80077ac:	2303      	movs	r3, #3
 80077ae:	e010      	b.n	80077d2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80077b0:	69bb      	ldr	r3, [r7, #24]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80077b6:	2300      	movs	r3, #0
 80077b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80077ba:	69bb      	ldr	r3, [r7, #24]
 80077bc:	3b01      	subs	r3, #1
 80077be:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	689a      	ldr	r2, [r3, #8]
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	4013      	ands	r3, r2
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d196      	bne.n	80076fe <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80077d0:	2300      	movs	r3, #0
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3728      	adds	r7, #40	@ 0x28
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20000008 	.word	0x20000008

080077e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b086      	sub	sp, #24
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	685b      	ldr	r3, [r3, #4]
 80077f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80077f4:	d111      	bne.n	800781a <SPI_EndRxTransaction+0x3a>
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	689b      	ldr	r3, [r3, #8]
 80077fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80077fe:	d004      	beq.n	800780a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	689b      	ldr	r3, [r3, #8]
 8007804:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007808:	d107      	bne.n	800781a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681a      	ldr	r2, [r3, #0]
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007818:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	68bb      	ldr	r3, [r7, #8]
 8007820:	2200      	movs	r2, #0
 8007822:	2180      	movs	r1, #128	@ 0x80
 8007824:	68f8      	ldr	r0, [r7, #12]
 8007826:	f7ff febd 	bl	80075a4 <SPI_WaitFlagStateUntilTimeout>
 800782a:	4603      	mov	r3, r0
 800782c:	2b00      	cmp	r3, #0
 800782e:	d007      	beq.n	8007840 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007834:	f043 0220 	orr.w	r2, r3, #32
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e023      	b.n	8007888 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007848:	d11d      	bne.n	8007886 <SPI_EndRxTransaction+0xa6>
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007852:	d004      	beq.n	800785e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	689b      	ldr	r3, [r3, #8]
 8007858:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800785c:	d113      	bne.n	8007886 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	2200      	movs	r2, #0
 8007866:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f7ff ff22 	bl	80076b4 <SPI_WaitFifoStateUntilTimeout>
 8007870:	4603      	mov	r3, r0
 8007872:	2b00      	cmp	r3, #0
 8007874:	d007      	beq.n	8007886 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800787a:	f043 0220 	orr.w	r2, r3, #32
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8007882:	2303      	movs	r3, #3
 8007884:	e000      	b.n	8007888 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3710      	adds	r7, #16
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}

08007890 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af02      	add	r7, sp, #8
 8007896:	60f8      	str	r0, [r7, #12]
 8007898:	60b9      	str	r1, [r7, #8]
 800789a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	9300      	str	r3, [sp, #0]
 80078a0:	68bb      	ldr	r3, [r7, #8]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80078a8:	68f8      	ldr	r0, [r7, #12]
 80078aa:	f7ff ff03 	bl	80076b4 <SPI_WaitFifoStateUntilTimeout>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d007      	beq.n	80078c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078b8:	f043 0220 	orr.w	r2, r3, #32
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e027      	b.n	8007914 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	9300      	str	r3, [sp, #0]
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2200      	movs	r2, #0
 80078cc:	2180      	movs	r1, #128	@ 0x80
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f7ff fe68 	bl	80075a4 <SPI_WaitFlagStateUntilTimeout>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d007      	beq.n	80078ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078de:	f043 0220 	orr.w	r2, r3, #32
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80078e6:	2303      	movs	r3, #3
 80078e8:	e014      	b.n	8007914 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	9300      	str	r3, [sp, #0]
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	2200      	movs	r2, #0
 80078f2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f7ff fedc 	bl	80076b4 <SPI_WaitFifoStateUntilTimeout>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d007      	beq.n	8007912 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007906:	f043 0220 	orr.w	r2, r3, #32
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800790e:	2303      	movs	r3, #3
 8007910:	e000      	b.n	8007914 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007912:	2300      	movs	r3, #0
}
 8007914:	4618      	mov	r0, r3
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d101      	bne.n	800792e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800792a:	2301      	movs	r3, #1
 800792c:	e049      	b.n	80079c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007934:	b2db      	uxtb	r3, r3
 8007936:	2b00      	cmp	r3, #0
 8007938:	d106      	bne.n	8007948 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007942:	6878      	ldr	r0, [r7, #4]
 8007944:	f000 f841 	bl	80079ca <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2202      	movs	r2, #2
 800794c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681a      	ldr	r2, [r3, #0]
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	3304      	adds	r3, #4
 8007958:	4619      	mov	r1, r3
 800795a:	4610      	mov	r0, r2
 800795c:	f000 f9be 	bl	8007cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2201      	movs	r2, #1
 800798c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2201      	movs	r2, #1
 80079ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80079c0:	2300      	movs	r3, #0
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3708      	adds	r7, #8
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}

080079ca <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80079ca:	b480      	push	{r7}
 80079cc:	b083      	sub	sp, #12
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80079d2:	bf00      	nop
 80079d4:	370c      	adds	r7, #12
 80079d6:	46bd      	mov	sp, r7
 80079d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079dc:	4770      	bx	lr
	...

080079e0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b085      	sub	sp, #20
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079ee:	b2db      	uxtb	r3, r3
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d001      	beq.n	80079f8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80079f4:	2301      	movs	r3, #1
 80079f6:	e036      	b.n	8007a66 <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	2202      	movs	r2, #2
 80079fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	68da      	ldr	r2, [r3, #12]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f042 0201 	orr.w	r2, r2, #1
 8007a0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a17      	ldr	r2, [pc, #92]	@ (8007a74 <HAL_TIM_Base_Start_IT+0x94>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d004      	beq.n	8007a24 <HAL_TIM_Base_Start_IT+0x44>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a22:	d115      	bne.n	8007a50 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	689a      	ldr	r2, [r3, #8]
 8007a2a:	4b13      	ldr	r3, [pc, #76]	@ (8007a78 <HAL_TIM_Base_Start_IT+0x98>)
 8007a2c:	4013      	ands	r3, r2
 8007a2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	2b06      	cmp	r3, #6
 8007a34:	d015      	beq.n	8007a62 <HAL_TIM_Base_Start_IT+0x82>
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a3c:	d011      	beq.n	8007a62 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	681a      	ldr	r2, [r3, #0]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f042 0201 	orr.w	r2, r2, #1
 8007a4c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a4e:	e008      	b.n	8007a62 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f042 0201 	orr.w	r2, r2, #1
 8007a5e:	601a      	str	r2, [r3, #0]
 8007a60:	e000      	b.n	8007a64 <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a62:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3714      	adds	r7, #20
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr
 8007a72:	bf00      	nop
 8007a74:	40012c00 	.word	0x40012c00
 8007a78:	00010007 	.word	0x00010007

08007a7c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b084      	sub	sp, #16
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68db      	ldr	r3, [r3, #12]
 8007a8a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	691b      	ldr	r3, [r3, #16]
 8007a92:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	f003 0302 	and.w	r3, r3, #2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d020      	beq.n	8007ae0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	f003 0302 	and.w	r3, r3, #2
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d01b      	beq.n	8007ae0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f06f 0202 	mvn.w	r2, #2
 8007ab0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2201      	movs	r2, #1
 8007ab6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	699b      	ldr	r3, [r3, #24]
 8007abe:	f003 0303 	and.w	r3, r3, #3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d003      	beq.n	8007ace <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007ac6:	6878      	ldr	r0, [r7, #4]
 8007ac8:	f000 f8e9 	bl	8007c9e <HAL_TIM_IC_CaptureCallback>
 8007acc:	e005      	b.n	8007ada <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007ace:	6878      	ldr	r0, [r7, #4]
 8007ad0:	f000 f8db 	bl	8007c8a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007ad4:	6878      	ldr	r0, [r7, #4]
 8007ad6:	f000 f8ec 	bl	8007cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	f003 0304 	and.w	r3, r3, #4
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d020      	beq.n	8007b2c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f003 0304 	and.w	r3, r3, #4
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d01b      	beq.n	8007b2c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f06f 0204 	mvn.w	r2, #4
 8007afc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2202      	movs	r2, #2
 8007b02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d003      	beq.n	8007b1a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b12:	6878      	ldr	r0, [r7, #4]
 8007b14:	f000 f8c3 	bl	8007c9e <HAL_TIM_IC_CaptureCallback>
 8007b18:	e005      	b.n	8007b26 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 f8b5 	bl	8007c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 f8c6 	bl	8007cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	f003 0308 	and.w	r3, r3, #8
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d020      	beq.n	8007b78 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f003 0308 	and.w	r3, r3, #8
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d01b      	beq.n	8007b78 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f06f 0208 	mvn.w	r2, #8
 8007b48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2204      	movs	r2, #4
 8007b4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	69db      	ldr	r3, [r3, #28]
 8007b56:	f003 0303 	and.w	r3, r3, #3
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d003      	beq.n	8007b66 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f000 f89d 	bl	8007c9e <HAL_TIM_IC_CaptureCallback>
 8007b64:	e005      	b.n	8007b72 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 f88f 	bl	8007c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b6c:	6878      	ldr	r0, [r7, #4]
 8007b6e:	f000 f8a0 	bl	8007cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	f003 0310 	and.w	r3, r3, #16
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d020      	beq.n	8007bc4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f003 0310 	and.w	r3, r3, #16
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d01b      	beq.n	8007bc4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f06f 0210 	mvn.w	r2, #16
 8007b94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2208      	movs	r2, #8
 8007b9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d003      	beq.n	8007bb2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007baa:	6878      	ldr	r0, [r7, #4]
 8007bac:	f000 f877 	bl	8007c9e <HAL_TIM_IC_CaptureCallback>
 8007bb0:	e005      	b.n	8007bbe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f000 f869 	bl	8007c8a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bb8:	6878      	ldr	r0, [r7, #4]
 8007bba:	f000 f87a 	bl	8007cb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	f003 0301 	and.w	r3, r3, #1
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d00c      	beq.n	8007be8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d007      	beq.n	8007be8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f06f 0201 	mvn.w	r2, #1
 8007be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7fb f896 	bl	8002d14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d104      	bne.n	8007bfc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00c      	beq.n	8007c16 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d007      	beq.n	8007c16 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007c0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 f8dd 	bl	8007dd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007c16:	68bb      	ldr	r3, [r7, #8]
 8007c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00c      	beq.n	8007c3a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d007      	beq.n	8007c3a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007c32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f000 f8d5 	bl	8007de4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00c      	beq.n	8007c5e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d007      	beq.n	8007c5e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f000 f834 	bl	8007cc6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c5e:	68bb      	ldr	r3, [r7, #8]
 8007c60:	f003 0320 	and.w	r3, r3, #32
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d00c      	beq.n	8007c82 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f003 0320 	and.w	r3, r3, #32
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d007      	beq.n	8007c82 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f06f 0220 	mvn.w	r2, #32
 8007c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007c7c:	6878      	ldr	r0, [r7, #4]
 8007c7e:	f000 f89d 	bl	8007dbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007c82:	bf00      	nop
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}

08007c8a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b083      	sub	sp, #12
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007c92:	bf00      	nop
 8007c94:	370c      	adds	r7, #12
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr

08007c9e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007c9e:	b480      	push	{r7}
 8007ca0:	b083      	sub	sp, #12
 8007ca2:	af00      	add	r7, sp, #0
 8007ca4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007ca6:	bf00      	nop
 8007ca8:	370c      	adds	r7, #12
 8007caa:	46bd      	mov	sp, r7
 8007cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb0:	4770      	bx	lr

08007cb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007cb2:	b480      	push	{r7}
 8007cb4:	b083      	sub	sp, #12
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007cba:	bf00      	nop
 8007cbc:	370c      	adds	r7, #12
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc4:	4770      	bx	lr

08007cc6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007cc6:	b480      	push	{r7}
 8007cc8:	b083      	sub	sp, #12
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007cce:	bf00      	nop
 8007cd0:	370c      	adds	r7, #12
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd8:	4770      	bx	lr
	...

08007cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	b085      	sub	sp, #20
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	4a30      	ldr	r2, [pc, #192]	@ (8007db0 <TIM_Base_SetConfig+0xd4>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d003      	beq.n	8007cfc <TIM_Base_SetConfig+0x20>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cfa:	d108      	bne.n	8007d0e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d02:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	685b      	ldr	r3, [r3, #4]
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4a27      	ldr	r2, [pc, #156]	@ (8007db0 <TIM_Base_SetConfig+0xd4>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d00b      	beq.n	8007d2e <TIM_Base_SetConfig+0x52>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d1c:	d007      	beq.n	8007d2e <TIM_Base_SetConfig+0x52>
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	4a24      	ldr	r2, [pc, #144]	@ (8007db4 <TIM_Base_SetConfig+0xd8>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d003      	beq.n	8007d2e <TIM_Base_SetConfig+0x52>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	4a23      	ldr	r2, [pc, #140]	@ (8007db8 <TIM_Base_SetConfig+0xdc>)
 8007d2a:	4293      	cmp	r3, r2
 8007d2c:	d108      	bne.n	8007d40 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	695b      	ldr	r3, [r3, #20]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	689a      	ldr	r2, [r3, #8]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	681a      	ldr	r2, [r3, #0]
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a12      	ldr	r2, [pc, #72]	@ (8007db0 <TIM_Base_SetConfig+0xd4>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d007      	beq.n	8007d7c <TIM_Base_SetConfig+0xa0>
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	4a11      	ldr	r2, [pc, #68]	@ (8007db4 <TIM_Base_SetConfig+0xd8>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d003      	beq.n	8007d7c <TIM_Base_SetConfig+0xa0>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	4a10      	ldr	r2, [pc, #64]	@ (8007db8 <TIM_Base_SetConfig+0xdc>)
 8007d78:	4293      	cmp	r3, r2
 8007d7a:	d103      	bne.n	8007d84 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	691a      	ldr	r2, [r3, #16]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2201      	movs	r2, #1
 8007d88:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	d105      	bne.n	8007da2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	f023 0201 	bic.w	r2, r3, #1
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	611a      	str	r2, [r3, #16]
  }
}
 8007da2:	bf00      	nop
 8007da4:	3714      	adds	r7, #20
 8007da6:	46bd      	mov	sp, r7
 8007da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop
 8007db0:	40012c00 	.word	0x40012c00
 8007db4:	40014400 	.word	0x40014400
 8007db8:	40014800 	.word	0x40014800

08007dbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007dbc:	b480      	push	{r7}
 8007dbe:	b083      	sub	sp, #12
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007dc4:	bf00      	nop
 8007dc6:	370c      	adds	r7, #12
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dce:	4770      	bx	lr

08007dd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007dd0:	b480      	push	{r7}
 8007dd2:	b083      	sub	sp, #12
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dd8:	bf00      	nop
 8007dda:	370c      	adds	r7, #12
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr

08007de4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007dec:	bf00      	nop
 8007dee:	370c      	adds	r7, #12
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr

08007df8 <LL_RCC_GetUSARTClockSource>:
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8007e00:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e04:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4013      	ands	r3, r2
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e16:	4770      	bx	lr

08007e18 <LL_RCC_GetLPUARTClockSource>:
{
 8007e18:	b480      	push	{r7}
 8007e1a:	b083      	sub	sp, #12
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007e20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007e24:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	4013      	ands	r3, r2
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	370c      	adds	r7, #12
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr

08007e38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b082      	sub	sp, #8
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d101      	bne.n	8007e4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e46:	2301      	movs	r3, #1
 8007e48:	e042      	b.n	8007ed0 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d106      	bne.n	8007e62 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7fb f899 	bl	8002f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2224      	movs	r2, #36	@ 0x24
 8007e66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	681a      	ldr	r2, [r3, #0]
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f022 0201 	bic.w	r2, r2, #1
 8007e78:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d002      	beq.n	8007e88 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 fe32 	bl	8008aec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fc07 	bl	800869c <UART_SetConfig>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d101      	bne.n	8007e98 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	e01b      	b.n	8007ed0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	685a      	ldr	r2, [r3, #4]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ea6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	689a      	ldr	r2, [r3, #8]
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007eb6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f042 0201 	orr.w	r2, r2, #1
 8007ec6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 feb1 	bl	8008c30 <UART_CheckIdleState>
 8007ece:	4603      	mov	r3, r0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3708      	adds	r7, #8
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b08a      	sub	sp, #40	@ 0x28
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eec:	2b20      	cmp	r3, #32
 8007eee:	d167      	bne.n	8007fc0 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d002      	beq.n	8007efc <HAL_UART_Transmit_DMA+0x24>
 8007ef6:	88fb      	ldrh	r3, [r7, #6]
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d101      	bne.n	8007f00 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	e060      	b.n	8007fc2 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	68ba      	ldr	r2, [r7, #8]
 8007f04:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	88fa      	ldrh	r2, [r7, #6]
 8007f0a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	88fa      	ldrh	r2, [r7, #6]
 8007f12:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	2200      	movs	r2, #0
 8007f1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2221      	movs	r2, #33	@ 0x21
 8007f22:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d028      	beq.n	8007f80 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f32:	4a26      	ldr	r2, [pc, #152]	@ (8007fcc <HAL_UART_Transmit_DMA+0xf4>)
 8007f34:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f3a:	4a25      	ldr	r2, [pc, #148]	@ (8007fd0 <HAL_UART_Transmit_DMA+0xf8>)
 8007f3c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f42:	4a24      	ldr	r2, [pc, #144]	@ (8007fd4 <HAL_UART_Transmit_DMA+0xfc>)
 8007f44:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f56:	4619      	mov	r1, r3
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3328      	adds	r3, #40	@ 0x28
 8007f5e:	461a      	mov	r2, r3
 8007f60:	88fb      	ldrh	r3, [r7, #6]
 8007f62:	f7fb fc37 	bl	80037d4 <HAL_DMA_Start_IT>
 8007f66:	4603      	mov	r3, r0
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d009      	beq.n	8007f80 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2210      	movs	r2, #16
 8007f70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2220      	movs	r2, #32
 8007f78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	e020      	b.n	8007fc2 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2240      	movs	r2, #64	@ 0x40
 8007f86:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3308      	adds	r3, #8
 8007f8e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	e853 3f00 	ldrex	r3, [r3]
 8007f96:	613b      	str	r3, [r7, #16]
   return(result);
 8007f98:	693b      	ldr	r3, [r7, #16]
 8007f9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	3308      	adds	r3, #8
 8007fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007fa8:	623a      	str	r2, [r7, #32]
 8007faa:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fac:	69f9      	ldr	r1, [r7, #28]
 8007fae:	6a3a      	ldr	r2, [r7, #32]
 8007fb0:	e841 2300 	strex	r3, r2, [r1]
 8007fb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8007fb6:	69bb      	ldr	r3, [r7, #24]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d1e5      	bne.n	8007f88 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	e000      	b.n	8007fc2 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007fc0:	2302      	movs	r3, #2
  }
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3728      	adds	r7, #40	@ 0x28
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
 8007fca:	bf00      	nop
 8007fcc:	08008fad 	.word	0x08008fad
 8007fd0:	08009047 	.word	0x08009047
 8007fd4:	08009063 	.word	0x08009063

08007fd8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b0ba      	sub	sp, #232	@ 0xe8
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	69db      	ldr	r3, [r3, #28]
 8007fe6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007ffe:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008002:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008006:	4013      	ands	r3, r2
 8008008:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800800c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008010:	2b00      	cmp	r3, #0
 8008012:	d11b      	bne.n	800804c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008014:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008018:	f003 0320 	and.w	r3, r3, #32
 800801c:	2b00      	cmp	r3, #0
 800801e:	d015      	beq.n	800804c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008020:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008024:	f003 0320 	and.w	r3, r3, #32
 8008028:	2b00      	cmp	r3, #0
 800802a:	d105      	bne.n	8008038 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800802c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d009      	beq.n	800804c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 8300 	beq.w	8008642 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	4798      	blx	r3
      }
      return;
 800804a:	e2fa      	b.n	8008642 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800804c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008050:	2b00      	cmp	r3, #0
 8008052:	f000 8123 	beq.w	800829c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008056:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800805a:	4b8d      	ldr	r3, [pc, #564]	@ (8008290 <HAL_UART_IRQHandler+0x2b8>)
 800805c:	4013      	ands	r3, r2
 800805e:	2b00      	cmp	r3, #0
 8008060:	d106      	bne.n	8008070 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008062:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008066:	4b8b      	ldr	r3, [pc, #556]	@ (8008294 <HAL_UART_IRQHandler+0x2bc>)
 8008068:	4013      	ands	r3, r2
 800806a:	2b00      	cmp	r3, #0
 800806c:	f000 8116 	beq.w	800829c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008070:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008074:	f003 0301 	and.w	r3, r3, #1
 8008078:	2b00      	cmp	r3, #0
 800807a:	d011      	beq.n	80080a0 <HAL_UART_IRQHandler+0xc8>
 800807c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008080:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008084:	2b00      	cmp	r3, #0
 8008086:	d00b      	beq.n	80080a0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2201      	movs	r2, #1
 800808e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008096:	f043 0201 	orr.w	r2, r3, #1
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080a4:	f003 0302 	and.w	r3, r3, #2
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d011      	beq.n	80080d0 <HAL_UART_IRQHandler+0xf8>
 80080ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080b0:	f003 0301 	and.w	r3, r3, #1
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d00b      	beq.n	80080d0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	2202      	movs	r2, #2
 80080be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080c6:	f043 0204 	orr.w	r2, r3, #4
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80080d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080d4:	f003 0304 	and.w	r3, r3, #4
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d011      	beq.n	8008100 <HAL_UART_IRQHandler+0x128>
 80080dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080e0:	f003 0301 	and.w	r3, r3, #1
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d00b      	beq.n	8008100 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	2204      	movs	r2, #4
 80080ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080f6:	f043 0202 	orr.w	r2, r3, #2
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008100:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008104:	f003 0308 	and.w	r3, r3, #8
 8008108:	2b00      	cmp	r3, #0
 800810a:	d017      	beq.n	800813c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800810c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008110:	f003 0320 	and.w	r3, r3, #32
 8008114:	2b00      	cmp	r3, #0
 8008116:	d105      	bne.n	8008124 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008118:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800811c:	4b5c      	ldr	r3, [pc, #368]	@ (8008290 <HAL_UART_IRQHandler+0x2b8>)
 800811e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008120:	2b00      	cmp	r3, #0
 8008122:	d00b      	beq.n	800813c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2208      	movs	r2, #8
 800812a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008132:	f043 0208 	orr.w	r2, r3, #8
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800813c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008140:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008144:	2b00      	cmp	r3, #0
 8008146:	d012      	beq.n	800816e <HAL_UART_IRQHandler+0x196>
 8008148:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800814c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00c      	beq.n	800816e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800815c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008164:	f043 0220 	orr.w	r2, r3, #32
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8266 	beq.w	8008646 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800817a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800817e:	f003 0320 	and.w	r3, r3, #32
 8008182:	2b00      	cmp	r3, #0
 8008184:	d013      	beq.n	80081ae <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008186:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800818a:	f003 0320 	and.w	r3, r3, #32
 800818e:	2b00      	cmp	r3, #0
 8008190:	d105      	bne.n	800819e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008192:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800819a:	2b00      	cmp	r3, #0
 800819c:	d007      	beq.n	80081ae <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d003      	beq.n	80081ae <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80081b4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081c2:	2b40      	cmp	r3, #64	@ 0x40
 80081c4:	d005      	beq.n	80081d2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80081c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081ca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d054      	beq.n	800827c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fe84 	bl	8008ee0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081e2:	2b40      	cmp	r3, #64	@ 0x40
 80081e4:	d146      	bne.n	8008274 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3308      	adds	r3, #8
 80081ec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081f0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80081f4:	e853 3f00 	ldrex	r3, [r3]
 80081f8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80081fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008200:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008204:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	3308      	adds	r3, #8
 800820e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008212:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008216:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800821a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800821e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008222:	e841 2300 	strex	r3, r2, [r1]
 8008226:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800822a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d1d9      	bne.n	80081e6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008238:	2b00      	cmp	r3, #0
 800823a:	d017      	beq.n	800826c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008242:	4a15      	ldr	r2, [pc, #84]	@ (8008298 <HAL_UART_IRQHandler+0x2c0>)
 8008244:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800824c:	4618      	mov	r0, r3
 800824e:	f7fb fb9b 	bl	8003988 <HAL_DMA_Abort_IT>
 8008252:	4603      	mov	r3, r0
 8008254:	2b00      	cmp	r3, #0
 8008256:	d019      	beq.n	800828c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800825e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008260:	687a      	ldr	r2, [r7, #4]
 8008262:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008266:	4610      	mov	r0, r2
 8008268:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800826a:	e00f      	b.n	800828c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 f9ff 	bl	8008670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008272:	e00b      	b.n	800828c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 f9fb 	bl	8008670 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827a:	e007      	b.n	800828c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f9f7 	bl	8008670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800828a:	e1dc      	b.n	8008646 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800828c:	bf00      	nop
    return;
 800828e:	e1da      	b.n	8008646 <HAL_UART_IRQHandler+0x66e>
 8008290:	10000001 	.word	0x10000001
 8008294:	04000120 	.word	0x04000120
 8008298:	080090e3 	.word	0x080090e3

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80082a0:	2b01      	cmp	r3, #1
 80082a2:	f040 8170 	bne.w	8008586 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80082a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082aa:	f003 0310 	and.w	r3, r3, #16
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 8169 	beq.w	8008586 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80082b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b8:	f003 0310 	and.w	r3, r3, #16
 80082bc:	2b00      	cmp	r3, #0
 80082be:	f000 8162 	beq.w	8008586 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	2210      	movs	r2, #16
 80082c8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80082d4:	2b40      	cmp	r3, #64	@ 0x40
 80082d6:	f040 80d8 	bne.w	800848a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f000 80af 	beq.w	8008450 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80082f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80082fc:	429a      	cmp	r2, r3
 80082fe:	f080 80a7 	bcs.w	8008450 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008308:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f003 0320 	and.w	r3, r3, #32
 800831a:	2b00      	cmp	r3, #0
 800831c:	f040 8087 	bne.w	800842e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008328:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800832c:	e853 3f00 	ldrex	r3, [r3]
 8008330:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008334:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800833c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	461a      	mov	r2, r3
 8008346:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800834a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800834e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008352:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008356:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800835a:	e841 2300 	strex	r3, r2, [r1]
 800835e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008362:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008366:	2b00      	cmp	r3, #0
 8008368:	d1da      	bne.n	8008320 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	3308      	adds	r3, #8
 8008370:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008372:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008374:	e853 3f00 	ldrex	r3, [r3]
 8008378:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800837a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800837c:	f023 0301 	bic.w	r3, r3, #1
 8008380:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	3308      	adds	r3, #8
 800838a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800838e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008392:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008394:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008396:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800839a:	e841 2300 	strex	r3, r2, [r1]
 800839e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80083a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d1e1      	bne.n	800836a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	3308      	adds	r3, #8
 80083ac:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ae:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083b0:	e853 3f00 	ldrex	r3, [r3]
 80083b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	3308      	adds	r3, #8
 80083c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083ca:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083cc:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ce:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083d0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083d2:	e841 2300 	strex	r3, r2, [r1]
 80083d6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d1e3      	bne.n	80083a6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2220      	movs	r2, #32
 80083e2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2200      	movs	r2, #0
 80083ea:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80083f4:	e853 3f00 	ldrex	r3, [r3]
 80083f8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80083fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80083fc:	f023 0310 	bic.w	r3, r3, #16
 8008400:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	461a      	mov	r2, r3
 800840a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800840e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008410:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008412:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008414:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008416:	e841 2300 	strex	r3, r2, [r1]
 800841a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800841c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800841e:	2b00      	cmp	r3, #0
 8008420:	d1e4      	bne.n	80083ec <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008428:	4618      	mov	r0, r3
 800842a:	f7fb fa4e 	bl	80038ca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2202      	movs	r2, #2
 8008432:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008440:	b29b      	uxth	r3, r3
 8008442:	1ad3      	subs	r3, r2, r3
 8008444:	b29b      	uxth	r3, r3
 8008446:	4619      	mov	r1, r3
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f91b 	bl	8008684 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800844e:	e0fc      	b.n	800864a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008456:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800845a:	429a      	cmp	r2, r3
 800845c:	f040 80f5 	bne.w	800864a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 0320 	and.w	r3, r3, #32
 800846e:	2b20      	cmp	r3, #32
 8008470:	f040 80eb 	bne.w	800864a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2202      	movs	r2, #2
 8008478:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008480:	4619      	mov	r1, r3
 8008482:	6878      	ldr	r0, [r7, #4]
 8008484:	f000 f8fe 	bl	8008684 <HAL_UARTEx_RxEventCallback>
      return;
 8008488:	e0df      	b.n	800864a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008496:	b29b      	uxth	r3, r3
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084a4:	b29b      	uxth	r3, r3
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f000 80d1 	beq.w	800864e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80084ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	f000 80cc 	beq.w	800864e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084be:	e853 3f00 	ldrex	r3, [r3]
 80084c2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80084c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084c6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80084ca:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	461a      	mov	r2, r3
 80084d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80084da:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084dc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80084de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80084e0:	e841 2300 	strex	r3, r2, [r1]
 80084e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80084e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d1e4      	bne.n	80084b6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	3308      	adds	r3, #8
 80084f2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f6:	e853 3f00 	ldrex	r3, [r3]
 80084fa:	623b      	str	r3, [r7, #32]
   return(result);
 80084fc:	6a3b      	ldr	r3, [r7, #32]
 80084fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008502:	f023 0301 	bic.w	r3, r3, #1
 8008506:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3308      	adds	r3, #8
 8008510:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008514:	633a      	str	r2, [r7, #48]	@ 0x30
 8008516:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008518:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800851a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800851c:	e841 2300 	strex	r3, r2, [r1]
 8008520:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008524:	2b00      	cmp	r3, #0
 8008526:	d1e1      	bne.n	80084ec <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2220      	movs	r2, #32
 800852c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	2200      	movs	r2, #0
 800853a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008542:	693b      	ldr	r3, [r7, #16]
 8008544:	e853 3f00 	ldrex	r3, [r3]
 8008548:	60fb      	str	r3, [r7, #12]
   return(result);
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	f023 0310 	bic.w	r3, r3, #16
 8008550:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	461a      	mov	r2, r3
 800855a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800855e:	61fb      	str	r3, [r7, #28]
 8008560:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008562:	69b9      	ldr	r1, [r7, #24]
 8008564:	69fa      	ldr	r2, [r7, #28]
 8008566:	e841 2300 	strex	r3, r2, [r1]
 800856a:	617b      	str	r3, [r7, #20]
   return(result);
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d1e4      	bne.n	800853c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	2202      	movs	r2, #2
 8008576:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008578:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800857c:	4619      	mov	r1, r3
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f880 	bl	8008684 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008584:	e063      	b.n	800864e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800858a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800858e:	2b00      	cmp	r3, #0
 8008590:	d00e      	beq.n	80085b0 <HAL_UART_IRQHandler+0x5d8>
 8008592:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008596:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800859a:	2b00      	cmp	r3, #0
 800859c:	d008      	beq.n	80085b0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80085a6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fddb 	bl	8009164 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80085ae:	e051      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80085b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d014      	beq.n	80085e6 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80085bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d105      	bne.n	80085d4 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80085c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d008      	beq.n	80085e6 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085d8:	2b00      	cmp	r3, #0
 80085da:	d03a      	beq.n	8008652 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	4798      	blx	r3
    }
    return;
 80085e4:	e035      	b.n	8008652 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80085e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d009      	beq.n	8008606 <HAL_UART_IRQHandler+0x62e>
 80085f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80085f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d003      	beq.n	8008606 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 fd85 	bl	800910e <UART_EndTransmit_IT>
    return;
 8008604:	e026      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800860a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800860e:	2b00      	cmp	r3, #0
 8008610:	d009      	beq.n	8008626 <HAL_UART_IRQHandler+0x64e>
 8008612:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008616:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800861a:	2b00      	cmp	r3, #0
 800861c:	d003      	beq.n	8008626 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fdb4 	bl	800918c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008624:	e016      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800862a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d010      	beq.n	8008654 <HAL_UART_IRQHandler+0x67c>
 8008632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008636:	2b00      	cmp	r3, #0
 8008638:	da0c      	bge.n	8008654 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 fd9c 	bl	8009178 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008640:	e008      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
      return;
 8008642:	bf00      	nop
 8008644:	e006      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
    return;
 8008646:	bf00      	nop
 8008648:	e004      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
      return;
 800864a:	bf00      	nop
 800864c:	e002      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
      return;
 800864e:	bf00      	nop
 8008650:	e000      	b.n	8008654 <HAL_UART_IRQHandler+0x67c>
    return;
 8008652:	bf00      	nop
  }
}
 8008654:	37e8      	adds	r7, #232	@ 0xe8
 8008656:	46bd      	mov	sp, r7
 8008658:	bd80      	pop	{r7, pc}
 800865a:	bf00      	nop

0800865c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800865c:	b480      	push	{r7}
 800865e:	b083      	sub	sp, #12
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008664:	bf00      	nop
 8008666:	370c      	adds	r7, #12
 8008668:	46bd      	mov	sp, r7
 800866a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866e:	4770      	bx	lr

08008670 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008678:	bf00      	nop
 800867a:	370c      	adds	r7, #12
 800867c:	46bd      	mov	sp, r7
 800867e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008682:	4770      	bx	lr

08008684 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008684:	b480      	push	{r7}
 8008686:	b083      	sub	sp, #12
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	460b      	mov	r3, r1
 800868e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800869c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086a0:	b08c      	sub	sp, #48	@ 0x30
 80086a2:	af00      	add	r7, sp, #0
 80086a4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086a6:	2300      	movs	r3, #0
 80086a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	689a      	ldr	r2, [r3, #8]
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	691b      	ldr	r3, [r3, #16]
 80086b4:	431a      	orrs	r2, r3
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	695b      	ldr	r3, [r3, #20]
 80086ba:	431a      	orrs	r2, r3
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	69db      	ldr	r3, [r3, #28]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	681a      	ldr	r2, [r3, #0]
 80086ca:	4baf      	ldr	r3, [pc, #700]	@ (8008988 <UART_SetConfig+0x2ec>)
 80086cc:	4013      	ands	r3, r2
 80086ce:	697a      	ldr	r2, [r7, #20]
 80086d0:	6812      	ldr	r2, [r2, #0]
 80086d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086d4:	430b      	orrs	r3, r1
 80086d6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	68da      	ldr	r2, [r3, #12]
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	430a      	orrs	r2, r1
 80086ec:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80086ee:	697b      	ldr	r3, [r7, #20]
 80086f0:	699b      	ldr	r3, [r3, #24]
 80086f2:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4aa4      	ldr	r2, [pc, #656]	@ (800898c <UART_SetConfig+0x2f0>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d004      	beq.n	8008708 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	6a1b      	ldr	r3, [r3, #32]
 8008702:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008704:	4313      	orrs	r3, r2
 8008706:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008712:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008716:	697a      	ldr	r2, [r7, #20]
 8008718:	6812      	ldr	r2, [r2, #0]
 800871a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800871c:	430b      	orrs	r3, r1
 800871e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008726:	f023 010f 	bic.w	r1, r3, #15
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	430a      	orrs	r2, r1
 8008734:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a95      	ldr	r2, [pc, #596]	@ (8008990 <UART_SetConfig+0x2f4>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d125      	bne.n	800878c <UART_SetConfig+0xf0>
 8008740:	2003      	movs	r0, #3
 8008742:	f7ff fb59 	bl	8007df8 <LL_RCC_GetUSARTClockSource>
 8008746:	4603      	mov	r3, r0
 8008748:	2b03      	cmp	r3, #3
 800874a:	d81b      	bhi.n	8008784 <UART_SetConfig+0xe8>
 800874c:	a201      	add	r2, pc, #4	@ (adr r2, 8008754 <UART_SetConfig+0xb8>)
 800874e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008752:	bf00      	nop
 8008754:	08008765 	.word	0x08008765
 8008758:	08008775 	.word	0x08008775
 800875c:	0800876d 	.word	0x0800876d
 8008760:	0800877d 	.word	0x0800877d
 8008764:	2301      	movs	r3, #1
 8008766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800876a:	e042      	b.n	80087f2 <UART_SetConfig+0x156>
 800876c:	2302      	movs	r3, #2
 800876e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008772:	e03e      	b.n	80087f2 <UART_SetConfig+0x156>
 8008774:	2304      	movs	r3, #4
 8008776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800877a:	e03a      	b.n	80087f2 <UART_SetConfig+0x156>
 800877c:	2308      	movs	r3, #8
 800877e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008782:	e036      	b.n	80087f2 <UART_SetConfig+0x156>
 8008784:	2310      	movs	r3, #16
 8008786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800878a:	e032      	b.n	80087f2 <UART_SetConfig+0x156>
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	4a7e      	ldr	r2, [pc, #504]	@ (800898c <UART_SetConfig+0x2f0>)
 8008792:	4293      	cmp	r3, r2
 8008794:	d12a      	bne.n	80087ec <UART_SetConfig+0x150>
 8008796:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800879a:	f7ff fb3d 	bl	8007e18 <LL_RCC_GetLPUARTClockSource>
 800879e:	4603      	mov	r3, r0
 80087a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087a4:	d01a      	beq.n	80087dc <UART_SetConfig+0x140>
 80087a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80087aa:	d81b      	bhi.n	80087e4 <UART_SetConfig+0x148>
 80087ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087b0:	d00c      	beq.n	80087cc <UART_SetConfig+0x130>
 80087b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087b6:	d815      	bhi.n	80087e4 <UART_SetConfig+0x148>
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d003      	beq.n	80087c4 <UART_SetConfig+0x128>
 80087bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087c0:	d008      	beq.n	80087d4 <UART_SetConfig+0x138>
 80087c2:	e00f      	b.n	80087e4 <UART_SetConfig+0x148>
 80087c4:	2300      	movs	r3, #0
 80087c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ca:	e012      	b.n	80087f2 <UART_SetConfig+0x156>
 80087cc:	2302      	movs	r3, #2
 80087ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087d2:	e00e      	b.n	80087f2 <UART_SetConfig+0x156>
 80087d4:	2304      	movs	r3, #4
 80087d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087da:	e00a      	b.n	80087f2 <UART_SetConfig+0x156>
 80087dc:	2308      	movs	r3, #8
 80087de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087e2:	e006      	b.n	80087f2 <UART_SetConfig+0x156>
 80087e4:	2310      	movs	r3, #16
 80087e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087ea:	e002      	b.n	80087f2 <UART_SetConfig+0x156>
 80087ec:	2310      	movs	r3, #16
 80087ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a65      	ldr	r2, [pc, #404]	@ (800898c <UART_SetConfig+0x2f0>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	f040 8097 	bne.w	800892c <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80087fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008802:	2b08      	cmp	r3, #8
 8008804:	d823      	bhi.n	800884e <UART_SetConfig+0x1b2>
 8008806:	a201      	add	r2, pc, #4	@ (adr r2, 800880c <UART_SetConfig+0x170>)
 8008808:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800880c:	08008831 	.word	0x08008831
 8008810:	0800884f 	.word	0x0800884f
 8008814:	08008839 	.word	0x08008839
 8008818:	0800884f 	.word	0x0800884f
 800881c:	0800883f 	.word	0x0800883f
 8008820:	0800884f 	.word	0x0800884f
 8008824:	0800884f 	.word	0x0800884f
 8008828:	0800884f 	.word	0x0800884f
 800882c:	08008847 	.word	0x08008847
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008830:	f7fd fb02 	bl	8005e38 <HAL_RCC_GetPCLK1Freq>
 8008834:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008836:	e010      	b.n	800885a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008838:	4b56      	ldr	r3, [pc, #344]	@ (8008994 <UART_SetConfig+0x2f8>)
 800883a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800883c:	e00d      	b.n	800885a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800883e:	f7fd fa7b 	bl	8005d38 <HAL_RCC_GetSysClockFreq>
 8008842:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008844:	e009      	b.n	800885a <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008846:	f248 0306 	movw	r3, #32774	@ 0x8006
 800884a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800884c:	e005      	b.n	800885a <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800884e:	2300      	movs	r3, #0
 8008850:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008852:	2301      	movs	r3, #1
 8008854:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008858:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800885a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 812b 	beq.w	8008ab8 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008866:	4a4c      	ldr	r2, [pc, #304]	@ (8008998 <UART_SetConfig+0x2fc>)
 8008868:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800886c:	461a      	mov	r2, r3
 800886e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008870:	fbb3 f3f2 	udiv	r3, r3, r2
 8008874:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	685a      	ldr	r2, [r3, #4]
 800887a:	4613      	mov	r3, r2
 800887c:	005b      	lsls	r3, r3, #1
 800887e:	4413      	add	r3, r2
 8008880:	69ba      	ldr	r2, [r7, #24]
 8008882:	429a      	cmp	r2, r3
 8008884:	d305      	bcc.n	8008892 <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800888c:	69ba      	ldr	r2, [r7, #24]
 800888e:	429a      	cmp	r2, r3
 8008890:	d903      	bls.n	800889a <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008898:	e10e      	b.n	8008ab8 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800889a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889c:	2200      	movs	r2, #0
 800889e:	60bb      	str	r3, [r7, #8]
 80088a0:	60fa      	str	r2, [r7, #12]
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088a6:	4a3c      	ldr	r2, [pc, #240]	@ (8008998 <UART_SetConfig+0x2fc>)
 80088a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	2200      	movs	r2, #0
 80088b0:	603b      	str	r3, [r7, #0]
 80088b2:	607a      	str	r2, [r7, #4]
 80088b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088b8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80088bc:	f7f7 ff9e 	bl	80007fc <__aeabi_uldivmod>
 80088c0:	4602      	mov	r2, r0
 80088c2:	460b      	mov	r3, r1
 80088c4:	4610      	mov	r0, r2
 80088c6:	4619      	mov	r1, r3
 80088c8:	f04f 0200 	mov.w	r2, #0
 80088cc:	f04f 0300 	mov.w	r3, #0
 80088d0:	020b      	lsls	r3, r1, #8
 80088d2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80088d6:	0202      	lsls	r2, r0, #8
 80088d8:	6979      	ldr	r1, [r7, #20]
 80088da:	6849      	ldr	r1, [r1, #4]
 80088dc:	0849      	lsrs	r1, r1, #1
 80088de:	2000      	movs	r0, #0
 80088e0:	460c      	mov	r4, r1
 80088e2:	4605      	mov	r5, r0
 80088e4:	eb12 0804 	adds.w	r8, r2, r4
 80088e8:	eb43 0905 	adc.w	r9, r3, r5
 80088ec:	697b      	ldr	r3, [r7, #20]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	2200      	movs	r2, #0
 80088f2:	469a      	mov	sl, r3
 80088f4:	4693      	mov	fp, r2
 80088f6:	4652      	mov	r2, sl
 80088f8:	465b      	mov	r3, fp
 80088fa:	4640      	mov	r0, r8
 80088fc:	4649      	mov	r1, r9
 80088fe:	f7f7 ff7d 	bl	80007fc <__aeabi_uldivmod>
 8008902:	4602      	mov	r2, r0
 8008904:	460b      	mov	r3, r1
 8008906:	4613      	mov	r3, r2
 8008908:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800890a:	6a3b      	ldr	r3, [r7, #32]
 800890c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008910:	d308      	bcc.n	8008924 <UART_SetConfig+0x288>
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008918:	d204      	bcs.n	8008924 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800891a:	697b      	ldr	r3, [r7, #20]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	6a3a      	ldr	r2, [r7, #32]
 8008920:	60da      	str	r2, [r3, #12]
 8008922:	e0c9      	b.n	8008ab8 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 8008924:	2301      	movs	r3, #1
 8008926:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800892a:	e0c5      	b.n	8008ab8 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	69db      	ldr	r3, [r3, #28]
 8008930:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008934:	d16d      	bne.n	8008a12 <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8008936:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800893a:	3b01      	subs	r3, #1
 800893c:	2b07      	cmp	r3, #7
 800893e:	d82d      	bhi.n	800899c <UART_SetConfig+0x300>
 8008940:	a201      	add	r2, pc, #4	@ (adr r2, 8008948 <UART_SetConfig+0x2ac>)
 8008942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008946:	bf00      	nop
 8008948:	08008969 	.word	0x08008969
 800894c:	08008971 	.word	0x08008971
 8008950:	0800899d 	.word	0x0800899d
 8008954:	08008977 	.word	0x08008977
 8008958:	0800899d 	.word	0x0800899d
 800895c:	0800899d 	.word	0x0800899d
 8008960:	0800899d 	.word	0x0800899d
 8008964:	0800897f 	.word	0x0800897f
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008968:	f7fd fa7c 	bl	8005e64 <HAL_RCC_GetPCLK2Freq>
 800896c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800896e:	e01b      	b.n	80089a8 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008970:	4b08      	ldr	r3, [pc, #32]	@ (8008994 <UART_SetConfig+0x2f8>)
 8008972:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008974:	e018      	b.n	80089a8 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008976:	f7fd f9df 	bl	8005d38 <HAL_RCC_GetSysClockFreq>
 800897a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800897c:	e014      	b.n	80089a8 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800897e:	f248 0306 	movw	r3, #32774	@ 0x8006
 8008982:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008984:	e010      	b.n	80089a8 <UART_SetConfig+0x30c>
 8008986:	bf00      	nop
 8008988:	cfff69f3 	.word	0xcfff69f3
 800898c:	40008000 	.word	0x40008000
 8008990:	40013800 	.word	0x40013800
 8008994:	00f42400 	.word	0x00f42400
 8008998:	08010dd0 	.word	0x08010dd0
      default:
        pclk = 0U;
 800899c:	2300      	movs	r3, #0
 800899e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80089a6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80089a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	f000 8084 	beq.w	8008ab8 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089b4:	4a4b      	ldr	r2, [pc, #300]	@ (8008ae4 <UART_SetConfig+0x448>)
 80089b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80089ba:	461a      	mov	r2, r3
 80089bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089be:	fbb3 f3f2 	udiv	r3, r3, r2
 80089c2:	005a      	lsls	r2, r3, #1
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	085b      	lsrs	r3, r3, #1
 80089ca:	441a      	add	r2, r3
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d4:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089d6:	6a3b      	ldr	r3, [r7, #32]
 80089d8:	2b0f      	cmp	r3, #15
 80089da:	d916      	bls.n	8008a0a <UART_SetConfig+0x36e>
 80089dc:	6a3b      	ldr	r3, [r7, #32]
 80089de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089e2:	d212      	bcs.n	8008a0a <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089e4:	6a3b      	ldr	r3, [r7, #32]
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	f023 030f 	bic.w	r3, r3, #15
 80089ec:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089ee:	6a3b      	ldr	r3, [r7, #32]
 80089f0:	085b      	lsrs	r3, r3, #1
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	f003 0307 	and.w	r3, r3, #7
 80089f8:	b29a      	uxth	r2, r3
 80089fa:	8bfb      	ldrh	r3, [r7, #30]
 80089fc:	4313      	orrs	r3, r2
 80089fe:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008a00:	697b      	ldr	r3, [r7, #20]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	8bfa      	ldrh	r2, [r7, #30]
 8008a06:	60da      	str	r2, [r3, #12]
 8008a08:	e056      	b.n	8008ab8 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a10:	e052      	b.n	8008ab8 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008a12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008a16:	3b01      	subs	r3, #1
 8008a18:	2b07      	cmp	r3, #7
 8008a1a:	d822      	bhi.n	8008a62 <UART_SetConfig+0x3c6>
 8008a1c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a24 <UART_SetConfig+0x388>)
 8008a1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a22:	bf00      	nop
 8008a24:	08008a45 	.word	0x08008a45
 8008a28:	08008a4d 	.word	0x08008a4d
 8008a2c:	08008a63 	.word	0x08008a63
 8008a30:	08008a53 	.word	0x08008a53
 8008a34:	08008a63 	.word	0x08008a63
 8008a38:	08008a63 	.word	0x08008a63
 8008a3c:	08008a63 	.word	0x08008a63
 8008a40:	08008a5b 	.word	0x08008a5b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a44:	f7fd fa0e 	bl	8005e64 <HAL_RCC_GetPCLK2Freq>
 8008a48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a4a:	e010      	b.n	8008a6e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a4c:	4b26      	ldr	r3, [pc, #152]	@ (8008ae8 <UART_SetConfig+0x44c>)
 8008a4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a50:	e00d      	b.n	8008a6e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a52:	f7fd f971 	bl	8005d38 <HAL_RCC_GetSysClockFreq>
 8008a56:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a58:	e009      	b.n	8008a6e <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a5a:	f248 0306 	movw	r3, #32774	@ 0x8006
 8008a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a60:	e005      	b.n	8008a6e <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 8008a62:	2300      	movs	r3, #0
 8008a64:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a6c:	bf00      	nop
    }

    if (pclk != 0U)
 8008a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d021      	beq.n	8008ab8 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a74:	697b      	ldr	r3, [r7, #20]
 8008a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a78:	4a1a      	ldr	r2, [pc, #104]	@ (8008ae4 <UART_SetConfig+0x448>)
 8008a7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a82:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	085b      	lsrs	r3, r3, #1
 8008a8c:	441a      	add	r2, r3
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	685b      	ldr	r3, [r3, #4]
 8008a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a96:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a98:	6a3b      	ldr	r3, [r7, #32]
 8008a9a:	2b0f      	cmp	r3, #15
 8008a9c:	d909      	bls.n	8008ab2 <UART_SetConfig+0x416>
 8008a9e:	6a3b      	ldr	r3, [r7, #32]
 8008aa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008aa4:	d205      	bcs.n	8008ab2 <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008aa6:	6a3b      	ldr	r3, [r7, #32]
 8008aa8:	b29a      	uxth	r2, r3
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	60da      	str	r2, [r3, #12]
 8008ab0:	e002      	b.n	8008ab8 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008ac0:	697b      	ldr	r3, [r7, #20]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ac8:	697b      	ldr	r3, [r7, #20]
 8008aca:	2200      	movs	r2, #0
 8008acc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008ad4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3730      	adds	r7, #48	@ 0x30
 8008adc:	46bd      	mov	sp, r7
 8008ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008ae2:	bf00      	nop
 8008ae4:	08010dd0 	.word	0x08010dd0
 8008ae8:	00f42400 	.word	0x00f42400

08008aec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008aec:	b480      	push	{r7}
 8008aee:	b083      	sub	sp, #12
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af8:	f003 0308 	and.w	r3, r3, #8
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d00a      	beq.n	8008b16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	430a      	orrs	r2, r1
 8008b14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b1a:	f003 0301 	and.w	r3, r3, #1
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00a      	beq.n	8008b38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	685b      	ldr	r3, [r3, #4]
 8008b28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	430a      	orrs	r2, r1
 8008b36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b3c:	f003 0302 	and.w	r3, r3, #2
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d00a      	beq.n	8008b5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	430a      	orrs	r2, r1
 8008b58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5e:	f003 0304 	and.w	r3, r3, #4
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d00a      	beq.n	8008b7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	430a      	orrs	r2, r1
 8008b7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b80:	f003 0310 	and.w	r3, r3, #16
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00a      	beq.n	8008b9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	430a      	orrs	r2, r1
 8008b9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba2:	f003 0320 	and.w	r3, r3, #32
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d00a      	beq.n	8008bc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	689b      	ldr	r3, [r3, #8]
 8008bb0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	430a      	orrs	r2, r1
 8008bbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d01a      	beq.n	8008c02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	685b      	ldr	r3, [r3, #4]
 8008bd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	430a      	orrs	r2, r1
 8008be0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bea:	d10a      	bne.n	8008c02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	430a      	orrs	r2, r1
 8008c00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00a      	beq.n	8008c24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	685b      	ldr	r3, [r3, #4]
 8008c14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	430a      	orrs	r2, r1
 8008c22:	605a      	str	r2, [r3, #4]
  }
}
 8008c24:	bf00      	nop
 8008c26:	370c      	adds	r7, #12
 8008c28:	46bd      	mov	sp, r7
 8008c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2e:	4770      	bx	lr

08008c30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b098      	sub	sp, #96	@ 0x60
 8008c34:	af02      	add	r7, sp, #8
 8008c36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c40:	f7fa fb62 	bl	8003308 <HAL_GetTick>
 8008c44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f003 0308 	and.w	r3, r3, #8
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	d12f      	bne.n	8008cb4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c58:	9300      	str	r3, [sp, #0]
 8008c5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f88e 	bl	8008d84 <UART_WaitOnFlagUntilTimeout>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d022      	beq.n	8008cb4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c76:	e853 3f00 	ldrex	r3, [r3]
 8008c7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c82:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	461a      	mov	r2, r3
 8008c8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c8e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c94:	e841 2300 	strex	r3, r2, [r1]
 8008c98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1e6      	bne.n	8008c6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2220      	movs	r2, #32
 8008ca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2200      	movs	r2, #0
 8008cac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	e063      	b.n	8008d7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 0304 	and.w	r3, r3, #4
 8008cbe:	2b04      	cmp	r3, #4
 8008cc0:	d149      	bne.n	8008d56 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008cc2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 f857 	bl	8008d84 <UART_WaitOnFlagUntilTimeout>
 8008cd6:	4603      	mov	r3, r0
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d03c      	beq.n	8008d56 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce4:	e853 3f00 	ldrex	r3, [r3]
 8008ce8:	623b      	str	r3, [r7, #32]
   return(result);
 8008cea:	6a3b      	ldr	r3, [r7, #32]
 8008cec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cfa:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cfc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008d00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008d02:	e841 2300 	strex	r3, r2, [r1]
 8008d06:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d1e6      	bne.n	8008cdc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	3308      	adds	r3, #8
 8008d14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	e853 3f00 	ldrex	r3, [r3]
 8008d1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	f023 0301 	bic.w	r3, r3, #1
 8008d24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	3308      	adds	r3, #8
 8008d2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d2e:	61fa      	str	r2, [r7, #28]
 8008d30:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d32:	69b9      	ldr	r1, [r7, #24]
 8008d34:	69fa      	ldr	r2, [r7, #28]
 8008d36:	e841 2300 	strex	r3, r2, [r1]
 8008d3a:	617b      	str	r3, [r7, #20]
   return(result);
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d1e5      	bne.n	8008d0e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2220      	movs	r2, #32
 8008d46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d52:	2303      	movs	r3, #3
 8008d54:	e012      	b.n	8008d7c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	2220      	movs	r2, #32
 8008d5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2220      	movs	r2, #32
 8008d62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d7a:	2300      	movs	r3, #0
}
 8008d7c:	4618      	mov	r0, r3
 8008d7e:	3758      	adds	r7, #88	@ 0x58
 8008d80:	46bd      	mov	sp, r7
 8008d82:	bd80      	pop	{r7, pc}

08008d84 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d84:	b580      	push	{r7, lr}
 8008d86:	b084      	sub	sp, #16
 8008d88:	af00      	add	r7, sp, #0
 8008d8a:	60f8      	str	r0, [r7, #12]
 8008d8c:	60b9      	str	r1, [r7, #8]
 8008d8e:	603b      	str	r3, [r7, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d94:	e04f      	b.n	8008e36 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d96:	69bb      	ldr	r3, [r7, #24]
 8008d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d9c:	d04b      	beq.n	8008e36 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d9e:	f7fa fab3 	bl	8003308 <HAL_GetTick>
 8008da2:	4602      	mov	r2, r0
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	1ad3      	subs	r3, r2, r3
 8008da8:	69ba      	ldr	r2, [r7, #24]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d302      	bcc.n	8008db4 <UART_WaitOnFlagUntilTimeout+0x30>
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008db4:	2303      	movs	r3, #3
 8008db6:	e04e      	b.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f003 0304 	and.w	r3, r3, #4
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d037      	beq.n	8008e36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	2b80      	cmp	r3, #128	@ 0x80
 8008dca:	d034      	beq.n	8008e36 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008dcc:	68bb      	ldr	r3, [r7, #8]
 8008dce:	2b40      	cmp	r3, #64	@ 0x40
 8008dd0:	d031      	beq.n	8008e36 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	69db      	ldr	r3, [r3, #28]
 8008dd8:	f003 0308 	and.w	r3, r3, #8
 8008ddc:	2b08      	cmp	r3, #8
 8008dde:	d110      	bne.n	8008e02 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	2208      	movs	r2, #8
 8008de6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008de8:	68f8      	ldr	r0, [r7, #12]
 8008dea:	f000 f879 	bl	8008ee0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	2208      	movs	r2, #8
 8008df2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008dfe:	2301      	movs	r3, #1
 8008e00:	e029      	b.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	69db      	ldr	r3, [r3, #28]
 8008e08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e0c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e10:	d111      	bne.n	8008e36 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008e1a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e1c:	68f8      	ldr	r0, [r7, #12]
 8008e1e:	f000 f85f 	bl	8008ee0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2220      	movs	r2, #32
 8008e26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008e32:	2303      	movs	r3, #3
 8008e34:	e00f      	b.n	8008e56 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	69da      	ldr	r2, [r3, #28]
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	4013      	ands	r3, r2
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	bf0c      	ite	eq
 8008e46:	2301      	moveq	r3, #1
 8008e48:	2300      	movne	r3, #0
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	79fb      	ldrb	r3, [r7, #7]
 8008e50:	429a      	cmp	r2, r3
 8008e52:	d0a0      	beq.n	8008d96 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e54:	2300      	movs	r3, #0
}
 8008e56:	4618      	mov	r0, r3
 8008e58:	3710      	adds	r7, #16
 8008e5a:	46bd      	mov	sp, r7
 8008e5c:	bd80      	pop	{r7, pc}

08008e5e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008e5e:	b480      	push	{r7}
 8008e60:	b08f      	sub	sp, #60	@ 0x3c
 8008e62:	af00      	add	r7, sp, #0
 8008e64:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6c:	6a3b      	ldr	r3, [r7, #32]
 8008e6e:	e853 3f00 	ldrex	r3, [r3]
 8008e72:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e74:	69fb      	ldr	r3, [r7, #28]
 8008e76:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	461a      	mov	r2, r3
 8008e82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e84:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008e86:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e88:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e8a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008e8c:	e841 2300 	strex	r3, r2, [r1]
 8008e90:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d1e6      	bne.n	8008e66 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	3308      	adds	r3, #8
 8008e9e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	e853 3f00 	ldrex	r3, [r3]
 8008ea6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008eae:	633b      	str	r3, [r7, #48]	@ 0x30
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	3308      	adds	r3, #8
 8008eb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008eb8:	61ba      	str	r2, [r7, #24]
 8008eba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ebc:	6979      	ldr	r1, [r7, #20]
 8008ebe:	69ba      	ldr	r2, [r7, #24]
 8008ec0:	e841 2300 	strex	r3, r2, [r1]
 8008ec4:	613b      	str	r3, [r7, #16]
   return(result);
 8008ec6:	693b      	ldr	r3, [r7, #16]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d1e5      	bne.n	8008e98 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	2220      	movs	r2, #32
 8008ed0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008ed4:	bf00      	nop
 8008ed6:	373c      	adds	r7, #60	@ 0x3c
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ede:	4770      	bx	lr

08008ee0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008ee0:	b480      	push	{r7}
 8008ee2:	b095      	sub	sp, #84	@ 0x54
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef0:	e853 3f00 	ldrex	r3, [r3]
 8008ef4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008ef6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008efc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	461a      	mov	r2, r3
 8008f04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f06:	643b      	str	r3, [r7, #64]	@ 0x40
 8008f08:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008f0c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008f0e:	e841 2300 	strex	r3, r2, [r1]
 8008f12:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d1e6      	bne.n	8008ee8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	3308      	adds	r3, #8
 8008f20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f22:	6a3b      	ldr	r3, [r7, #32]
 8008f24:	e853 3f00 	ldrex	r3, [r3]
 8008f28:	61fb      	str	r3, [r7, #28]
   return(result);
 8008f2a:	69fb      	ldr	r3, [r7, #28]
 8008f2c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f30:	f023 0301 	bic.w	r3, r3, #1
 8008f34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3308      	adds	r3, #8
 8008f3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f3e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008f40:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f46:	e841 2300 	strex	r3, r2, [r1]
 8008f4a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1e3      	bne.n	8008f1a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008f56:	2b01      	cmp	r3, #1
 8008f58:	d118      	bne.n	8008f8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	e853 3f00 	ldrex	r3, [r3]
 8008f66:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	f023 0310 	bic.w	r3, r3, #16
 8008f6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	461a      	mov	r2, r3
 8008f76:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008f78:	61bb      	str	r3, [r7, #24]
 8008f7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f7c:	6979      	ldr	r1, [r7, #20]
 8008f7e:	69ba      	ldr	r2, [r7, #24]
 8008f80:	e841 2300 	strex	r3, r2, [r1]
 8008f84:	613b      	str	r3, [r7, #16]
   return(result);
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d1e6      	bne.n	8008f5a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	2220      	movs	r2, #32
 8008f90:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2200      	movs	r2, #0
 8008f98:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008fa0:	bf00      	nop
 8008fa2:	3754      	adds	r7, #84	@ 0x54
 8008fa4:	46bd      	mov	sp, r7
 8008fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008faa:	4770      	bx	lr

08008fac <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b090      	sub	sp, #64	@ 0x40
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fb8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f003 0320 	and.w	r3, r3, #32
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d137      	bne.n	8009038 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008fc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	3308      	adds	r3, #8
 8008fd6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fda:	e853 3f00 	ldrex	r3, [r3]
 8008fde:	623b      	str	r3, [r7, #32]
   return(result);
 8008fe0:	6a3b      	ldr	r3, [r7, #32]
 8008fe2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	3308      	adds	r3, #8
 8008fee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ff0:	633a      	str	r2, [r7, #48]	@ 0x30
 8008ff2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008ff6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ff8:	e841 2300 	strex	r3, r2, [r1]
 8008ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ffe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009000:	2b00      	cmp	r3, #0
 8009002:	d1e5      	bne.n	8008fd0 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	e853 3f00 	ldrex	r3, [r3]
 8009010:	60fb      	str	r3, [r7, #12]
   return(result);
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009018:	637b      	str	r3, [r7, #52]	@ 0x34
 800901a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	461a      	mov	r2, r3
 8009020:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009022:	61fb      	str	r3, [r7, #28]
 8009024:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009026:	69b9      	ldr	r1, [r7, #24]
 8009028:	69fa      	ldr	r2, [r7, #28]
 800902a:	e841 2300 	strex	r3, r2, [r1]
 800902e:	617b      	str	r3, [r7, #20]
   return(result);
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1e6      	bne.n	8009004 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009036:	e002      	b.n	800903e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009038:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800903a:	f7f9 f975 	bl	8002328 <HAL_UART_TxCpltCallback>
}
 800903e:	bf00      	nop
 8009040:	3740      	adds	r7, #64	@ 0x40
 8009042:	46bd      	mov	sp, r7
 8009044:	bd80      	pop	{r7, pc}

08009046 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009046:	b580      	push	{r7, lr}
 8009048:	b084      	sub	sp, #16
 800904a:	af00      	add	r7, sp, #0
 800904c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009052:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009054:	68f8      	ldr	r0, [r7, #12]
 8009056:	f7ff fb01 	bl	800865c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800905a:	bf00      	nop
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b086      	sub	sp, #24
 8009066:	af00      	add	r7, sp, #0
 8009068:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800906e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009076:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800907e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800908a:	2b80      	cmp	r3, #128	@ 0x80
 800908c:	d109      	bne.n	80090a2 <UART_DMAError+0x40>
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	2b21      	cmp	r3, #33	@ 0x21
 8009092:	d106      	bne.n	80090a2 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	2200      	movs	r2, #0
 8009098:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800909c:	6978      	ldr	r0, [r7, #20]
 800909e:	f7ff fede 	bl	8008e5e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80090a2:	697b      	ldr	r3, [r7, #20]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090ac:	2b40      	cmp	r3, #64	@ 0x40
 80090ae:	d109      	bne.n	80090c4 <UART_DMAError+0x62>
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2b22      	cmp	r3, #34	@ 0x22
 80090b4:	d106      	bne.n	80090c4 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	2200      	movs	r2, #0
 80090ba:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80090be:	6978      	ldr	r0, [r7, #20]
 80090c0:	f7ff ff0e 	bl	8008ee0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80090c4:	697b      	ldr	r3, [r7, #20]
 80090c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80090ca:	f043 0210 	orr.w	r2, r3, #16
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80090d4:	6978      	ldr	r0, [r7, #20]
 80090d6:	f7ff facb 	bl	8008670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80090da:	bf00      	nop
 80090dc:	3718      	adds	r7, #24
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}

080090e2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80090e2:	b580      	push	{r7, lr}
 80090e4:	b084      	sub	sp, #16
 80090e6:	af00      	add	r7, sp, #0
 80090e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2200      	movs	r2, #0
 80090f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009100:	68f8      	ldr	r0, [r7, #12]
 8009102:	f7ff fab5 	bl	8008670 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009106:	bf00      	nop
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800910e:	b580      	push	{r7, lr}
 8009110:	b088      	sub	sp, #32
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	e853 3f00 	ldrex	r3, [r3]
 8009122:	60bb      	str	r3, [r7, #8]
   return(result);
 8009124:	68bb      	ldr	r3, [r7, #8]
 8009126:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800912a:	61fb      	str	r3, [r7, #28]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	461a      	mov	r2, r3
 8009132:	69fb      	ldr	r3, [r7, #28]
 8009134:	61bb      	str	r3, [r7, #24]
 8009136:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009138:	6979      	ldr	r1, [r7, #20]
 800913a:	69ba      	ldr	r2, [r7, #24]
 800913c:	e841 2300 	strex	r3, r2, [r1]
 8009140:	613b      	str	r3, [r7, #16]
   return(result);
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d1e6      	bne.n	8009116 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	2220      	movs	r2, #32
 800914c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2200      	movs	r2, #0
 8009154:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	f7f9 f8e6 	bl	8002328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800915c:	bf00      	nop
 800915e:	3720      	adds	r7, #32
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800916c:	bf00      	nop
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009176:	4770      	bx	lr

08009178 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009178:	b480      	push	{r7}
 800917a:	b083      	sub	sp, #12
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009180:	bf00      	nop
 8009182:	370c      	adds	r7, #12
 8009184:	46bd      	mov	sp, r7
 8009186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918a:	4770      	bx	lr

0800918c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
 8009192:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009194:	bf00      	nop
 8009196:	370c      	adds	r7, #12
 8009198:	46bd      	mov	sp, r7
 800919a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800919e:	4770      	bx	lr

080091a0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b085      	sub	sp, #20
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80091ae:	2b01      	cmp	r3, #1
 80091b0:	d101      	bne.n	80091b6 <HAL_UARTEx_DisableFifoMode+0x16>
 80091b2:	2302      	movs	r3, #2
 80091b4:	e027      	b.n	8009206 <HAL_UARTEx_DisableFifoMode+0x66>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2201      	movs	r2, #1
 80091ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2224      	movs	r2, #36	@ 0x24
 80091c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f022 0201 	bic.w	r2, r2, #1
 80091dc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80091e4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	2200      	movs	r2, #0
 80091ea:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	2220      	movs	r2, #32
 80091f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	2200      	movs	r2, #0
 8009200:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009204:	2300      	movs	r3, #0
}
 8009206:	4618      	mov	r0, r3
 8009208:	3714      	adds	r7, #20
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr

08009212 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009212:	b580      	push	{r7, lr}
 8009214:	b084      	sub	sp, #16
 8009216:	af00      	add	r7, sp, #0
 8009218:	6078      	str	r0, [r7, #4]
 800921a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009222:	2b01      	cmp	r3, #1
 8009224:	d101      	bne.n	800922a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009226:	2302      	movs	r3, #2
 8009228:	e02d      	b.n	8009286 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	2201      	movs	r2, #1
 800922e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	2224      	movs	r2, #36	@ 0x24
 8009236:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681a      	ldr	r2, [r3, #0]
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f022 0201 	bic.w	r2, r2, #1
 8009250:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	683a      	ldr	r2, [r7, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f000 f850 	bl	800930c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	68fa      	ldr	r2, [r7, #12]
 8009272:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2220      	movs	r2, #32
 8009278:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009284:	2300      	movs	r3, #0
}
 8009286:	4618      	mov	r0, r3
 8009288:	3710      	adds	r7, #16
 800928a:	46bd      	mov	sp, r7
 800928c:	bd80      	pop	{r7, pc}

0800928e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
 8009296:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d101      	bne.n	80092a6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80092a2:	2302      	movs	r3, #2
 80092a4:	e02d      	b.n	8009302 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2201      	movs	r2, #1
 80092aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2224      	movs	r2, #36	@ 0x24
 80092b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	681a      	ldr	r2, [r3, #0]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f022 0201 	bic.w	r2, r2, #1
 80092cc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	689b      	ldr	r3, [r3, #8]
 80092d4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	683a      	ldr	r2, [r7, #0]
 80092de:	430a      	orrs	r2, r1
 80092e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80092e2:	6878      	ldr	r0, [r7, #4]
 80092e4:	f000 f812 	bl	800930c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	68fa      	ldr	r2, [r7, #12]
 80092ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2220      	movs	r2, #32
 80092f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009300:	2300      	movs	r3, #0
}
 8009302:	4618      	mov	r0, r3
 8009304:	3710      	adds	r7, #16
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
	...

0800930c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800930c:	b480      	push	{r7}
 800930e:	b085      	sub	sp, #20
 8009310:	af00      	add	r7, sp, #0
 8009312:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009318:	2b00      	cmp	r3, #0
 800931a:	d108      	bne.n	800932e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2201      	movs	r2, #1
 8009328:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800932c:	e031      	b.n	8009392 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800932e:	2308      	movs	r3, #8
 8009330:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009332:	2308      	movs	r3, #8
 8009334:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	689b      	ldr	r3, [r3, #8]
 800933c:	0e5b      	lsrs	r3, r3, #25
 800933e:	b2db      	uxtb	r3, r3
 8009340:	f003 0307 	and.w	r3, r3, #7
 8009344:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	0f5b      	lsrs	r3, r3, #29
 800934e:	b2db      	uxtb	r3, r3
 8009350:	f003 0307 	and.w	r3, r3, #7
 8009354:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009356:	7bbb      	ldrb	r3, [r7, #14]
 8009358:	7b3a      	ldrb	r2, [r7, #12]
 800935a:	4911      	ldr	r1, [pc, #68]	@ (80093a0 <UARTEx_SetNbDataToProcess+0x94>)
 800935c:	5c8a      	ldrb	r2, [r1, r2]
 800935e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009362:	7b3a      	ldrb	r2, [r7, #12]
 8009364:	490f      	ldr	r1, [pc, #60]	@ (80093a4 <UARTEx_SetNbDataToProcess+0x98>)
 8009366:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009368:	fb93 f3f2 	sdiv	r3, r3, r2
 800936c:	b29a      	uxth	r2, r3
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009374:	7bfb      	ldrb	r3, [r7, #15]
 8009376:	7b7a      	ldrb	r2, [r7, #13]
 8009378:	4909      	ldr	r1, [pc, #36]	@ (80093a0 <UARTEx_SetNbDataToProcess+0x94>)
 800937a:	5c8a      	ldrb	r2, [r1, r2]
 800937c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009380:	7b7a      	ldrb	r2, [r7, #13]
 8009382:	4908      	ldr	r1, [pc, #32]	@ (80093a4 <UARTEx_SetNbDataToProcess+0x98>)
 8009384:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009386:	fb93 f3f2 	sdiv	r3, r3, r2
 800938a:	b29a      	uxth	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009392:	bf00      	nop
 8009394:	3714      	adds	r7, #20
 8009396:	46bd      	mov	sp, r7
 8009398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939c:	4770      	bx	lr
 800939e:	bf00      	nop
 80093a0:	08010de8 	.word	0x08010de8
 80093a4:	08010df0 	.word	0x08010df0

080093a8 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b088      	sub	sp, #32
 80093ac:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80093ae:	2300      	movs	r3, #0
 80093b0:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80093b2:	f107 0308 	add.w	r3, r7, #8
 80093b6:	2218      	movs	r2, #24
 80093b8:	2100      	movs	r1, #0
 80093ba:	4618      	mov	r0, r3
 80093bc:	f001 fa9e 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 80093c0:	233f      	movs	r3, #63	@ 0x3f
 80093c2:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 80093c4:	2381      	movs	r3, #129	@ 0x81
 80093c6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80093c8:	1dfb      	adds	r3, r7, #7
 80093ca:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80093cc:	2301      	movs	r3, #1
 80093ce:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80093d0:	f107 0308 	add.w	r3, r7, #8
 80093d4:	2100      	movs	r1, #0
 80093d6:	4618      	mov	r0, r3
 80093d8:	f001 fd1a 	bl	800ae10 <hci_send_req>
 80093dc:	4603      	mov	r3, r0
 80093de:	2b00      	cmp	r3, #0
 80093e0:	da01      	bge.n	80093e6 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 80093e2:	23ff      	movs	r3, #255	@ 0xff
 80093e4:	e000      	b.n	80093e8 <aci_gap_set_non_discoverable+0x40>
  return status;
 80093e6:	79fb      	ldrb	r3, [r7, #7]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3720      	adds	r7, #32
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 80093f0:	b5b0      	push	{r4, r5, r7, lr}
 80093f2:	b0ce      	sub	sp, #312	@ 0x138
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	4605      	mov	r5, r0
 80093f8:	460c      	mov	r4, r1
 80093fa:	4610      	mov	r0, r2
 80093fc:	4619      	mov	r1, r3
 80093fe:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009402:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009406:	462a      	mov	r2, r5
 8009408:	701a      	strb	r2, [r3, #0]
 800940a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800940e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8009412:	4622      	mov	r2, r4
 8009414:	801a      	strh	r2, [r3, #0]
 8009416:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800941a:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800941e:	4602      	mov	r2, r0
 8009420:	801a      	strh	r2, [r3, #0]
 8009422:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009426:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800942a:	460a      	mov	r2, r1
 800942c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800942e:	f107 0310 	add.w	r3, r7, #16
 8009432:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8009436:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800943a:	3308      	adds	r3, #8
 800943c:	f107 0210 	add.w	r2, r7, #16
 8009440:	4413      	add	r3, r2
 8009442:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8009446:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800944a:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800944e:	4413      	add	r3, r2
 8009450:	3309      	adds	r3, #9
 8009452:	f107 0210 	add.w	r2, r7, #16
 8009456:	4413      	add	r3, r2
 8009458:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800945c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009460:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009464:	2200      	movs	r2, #0
 8009466:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009468:	2300      	movs	r3, #0
 800946a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800946e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009472:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009476:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800947a:	7812      	ldrb	r2, [r2, #0]
 800947c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800947e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009482:	3301      	adds	r3, #1
 8009484:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8009488:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800948c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009490:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 8009494:	8812      	ldrh	r2, [r2, #0]
 8009496:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800949a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800949e:	3302      	adds	r3, #2
 80094a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 80094a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094a8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80094ac:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 80094b0:	8812      	ldrh	r2, [r2, #0]
 80094b2:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 80094b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094ba:	3302      	adds	r3, #2
 80094bc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 80094c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094c4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80094c8:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80094cc:	7812      	ldrb	r2, [r2, #0]
 80094ce:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80094d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094d4:	3301      	adds	r3, #1
 80094d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 80094da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094de:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 80094e2:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80094e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094e8:	3301      	adds	r3, #1
 80094ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 80094ee:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80094f2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 80094f6:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 80094f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80094fc:	3301      	adds	r3, #1
 80094fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 8009502:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009506:	3308      	adds	r3, #8
 8009508:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800950c:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 8009510:	4618      	mov	r0, r3
 8009512:	f001 f9e3 	bl	800a8dc <Osal_MemCpy>
    index_input += Local_Name_Length;
 8009516:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800951a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800951e:	4413      	add	r3, r2
 8009520:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 8009524:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009528:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800952c:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800952e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009532:	3301      	adds	r3, #1
 8009534:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 8009538:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800953c:	3301      	adds	r3, #1
 800953e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 8009542:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 8009546:	4618      	mov	r0, r3
 8009548:	f001 f9c8 	bl	800a8dc <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800954c:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 8009550:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009554:	4413      	add	r3, r2
 8009556:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800955a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800955e:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 8009562:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8009564:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009568:	3302      	adds	r3, #2
 800956a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800956e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009572:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 8009576:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 8009578:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800957c:	3302      	adds	r3, #2
 800957e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009582:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009586:	2218      	movs	r2, #24
 8009588:	2100      	movs	r1, #0
 800958a:	4618      	mov	r0, r3
 800958c:	f001 f9b6 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009590:	233f      	movs	r3, #63	@ 0x3f
 8009592:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 8009596:	2383      	movs	r3, #131	@ 0x83
 8009598:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800959c:	f107 0310 	add.w	r3, r7, #16
 80095a0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80095a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80095a8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80095ac:	f107 030f 	add.w	r3, r7, #15
 80095b0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80095b4:	2301      	movs	r3, #1
 80095b6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80095ba:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80095be:	2100      	movs	r1, #0
 80095c0:	4618      	mov	r0, r3
 80095c2:	f001 fc25 	bl	800ae10 <hci_send_req>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	da01      	bge.n	80095d0 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 80095cc:	23ff      	movs	r3, #255	@ 0xff
 80095ce:	e004      	b.n	80095da <aci_gap_set_discoverable+0x1ea>
  return status;
 80095d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80095d4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80095d8:	781b      	ldrb	r3, [r3, #0]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bdb0      	pop	{r4, r5, r7, pc}

080095e4 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b0cc      	sub	sp, #304	@ 0x130
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	4602      	mov	r2, r0
 80095ec:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80095f0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80095f4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 80095f6:	f107 0310 	add.w	r3, r7, #16
 80095fa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80095fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009602:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009606:	2200      	movs	r2, #0
 8009608:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800960a:	2300      	movs	r3, #0
 800960c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 8009610:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009614:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009618:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800961c:	7812      	ldrb	r2, [r2, #0]
 800961e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009620:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009624:	3301      	adds	r3, #1
 8009626:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800962a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800962e:	2218      	movs	r2, #24
 8009630:	2100      	movs	r1, #0
 8009632:	4618      	mov	r0, r3
 8009634:	f001 f962 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009638:	233f      	movs	r3, #63	@ 0x3f
 800963a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800963e:	2385      	movs	r3, #133	@ 0x85
 8009640:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009644:	f107 0310 	add.w	r3, r7, #16
 8009648:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800964c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009650:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009654:	f107 030f 	add.w	r3, r7, #15
 8009658:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800965c:	2301      	movs	r3, #1
 800965e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009662:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009666:	2100      	movs	r1, #0
 8009668:	4618      	mov	r0, r3
 800966a:	f001 fbd1 	bl	800ae10 <hci_send_req>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	da01      	bge.n	8009678 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 8009674:	23ff      	movs	r3, #255	@ 0xff
 8009676:	e004      	b.n	8009682 <aci_gap_set_io_capability+0x9e>
  return status;
 8009678:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800967c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009680:	781b      	ldrb	r3, [r3, #0]
}
 8009682:	4618      	mov	r0, r3
 8009684:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}

0800968c <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800968c:	b5b0      	push	{r4, r5, r7, lr}
 800968e:	b0cc      	sub	sp, #304	@ 0x130
 8009690:	af00      	add	r7, sp, #0
 8009692:	4605      	mov	r5, r0
 8009694:	460c      	mov	r4, r1
 8009696:	4610      	mov	r0, r2
 8009698:	4619      	mov	r1, r3
 800969a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800969e:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80096a2:	462a      	mov	r2, r5
 80096a4:	701a      	strb	r2, [r3, #0]
 80096a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096aa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80096ae:	4622      	mov	r2, r4
 80096b0:	701a      	strb	r2, [r3, #0]
 80096b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096b6:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80096ba:	4602      	mov	r2, r0
 80096bc:	701a      	strb	r2, [r3, #0]
 80096be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80096c6:	460a      	mov	r2, r1
 80096c8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 80096ca:	f107 0310 	add.w	r3, r7, #16
 80096ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80096d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80096d6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80096da:	2200      	movs	r2, #0
 80096dc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80096de:	2300      	movs	r3, #0
 80096e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 80096e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80096e8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80096ec:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80096f0:	7812      	ldrb	r2, [r2, #0]
 80096f2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80096f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80096f8:	3301      	adds	r3, #1
 80096fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 80096fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009702:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009706:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800970a:	7812      	ldrb	r2, [r2, #0]
 800970c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800970e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009712:	3301      	adds	r3, #1
 8009714:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 8009718:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800971c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009720:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009724:	7812      	ldrb	r2, [r2, #0]
 8009726:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009728:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800972c:	3301      	adds	r3, #1
 800972e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8009732:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009736:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800973a:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800973e:	7812      	ldrb	r2, [r2, #0]
 8009740:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8009742:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009746:	3301      	adds	r3, #1
 8009748:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800974c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009750:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8009754:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8009756:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800975a:	3301      	adds	r3, #1
 800975c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8009760:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009764:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 8009768:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800976a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800976e:	3301      	adds	r3, #1
 8009770:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 8009774:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009778:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800977c:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800977e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009782:	3301      	adds	r3, #1
 8009784:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 8009788:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800978c:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8009790:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 8009794:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009798:	3304      	adds	r3, #4
 800979a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800979e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80097a2:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 80097a6:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 80097a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097ac:	3301      	adds	r3, #1
 80097ae:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80097b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80097b6:	2218      	movs	r2, #24
 80097b8:	2100      	movs	r1, #0
 80097ba:	4618      	mov	r0, r3
 80097bc:	f001 f89e 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 80097c0:	233f      	movs	r3, #63	@ 0x3f
 80097c2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 80097c6:	2386      	movs	r3, #134	@ 0x86
 80097c8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80097cc:	f107 0310 	add.w	r3, r7, #16
 80097d0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80097d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80097d8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80097dc:	f107 030f 	add.w	r3, r7, #15
 80097e0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80097e4:	2301      	movs	r3, #1
 80097e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80097ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80097ee:	2100      	movs	r1, #0
 80097f0:	4618      	mov	r0, r3
 80097f2:	f001 fb0d 	bl	800ae10 <hci_send_req>
 80097f6:	4603      	mov	r3, r0
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	da01      	bge.n	8009800 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 80097fc:	23ff      	movs	r3, #255	@ 0xff
 80097fe:	e004      	b.n	800980a <aci_gap_set_authentication_requirement+0x17e>
  return status;
 8009800:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009804:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009808:	781b      	ldrb	r3, [r3, #0]
}
 800980a:	4618      	mov	r0, r3
 800980c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009810:	46bd      	mov	sp, r7
 8009812:	bdb0      	pop	{r4, r5, r7, pc}

08009814 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b0cc      	sub	sp, #304	@ 0x130
 8009818:	af00      	add	r7, sp, #0
 800981a:	4602      	mov	r2, r0
 800981c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009820:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009824:	6019      	str	r1, [r3, #0]
 8009826:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800982a:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800982e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8009830:	f107 0310 	add.w	r3, r7, #16
 8009834:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009838:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800983c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009840:	2200      	movs	r2, #0
 8009842:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009844:	2300      	movs	r3, #0
 8009846:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800984a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800984e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009852:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009856:	8812      	ldrh	r2, [r2, #0]
 8009858:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800985a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800985e:	3302      	adds	r3, #2
 8009860:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 8009864:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009868:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800986c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8009870:	6812      	ldr	r2, [r2, #0]
 8009872:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8009876:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800987a:	3304      	adds	r3, #4
 800987c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009880:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009884:	2218      	movs	r2, #24
 8009886:	2100      	movs	r1, #0
 8009888:	4618      	mov	r0, r3
 800988a:	f001 f837 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800988e:	233f      	movs	r3, #63	@ 0x3f
 8009890:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 8009894:	2388      	movs	r3, #136	@ 0x88
 8009896:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800989a:	f107 0310 	add.w	r3, r7, #16
 800989e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80098a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80098a6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80098aa:	f107 030f 	add.w	r3, r7, #15
 80098ae:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80098b2:	2301      	movs	r3, #1
 80098b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80098b8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80098bc:	2100      	movs	r1, #0
 80098be:	4618      	mov	r0, r3
 80098c0:	f001 faa6 	bl	800ae10 <hci_send_req>
 80098c4:	4603      	mov	r3, r0
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	da01      	bge.n	80098ce <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 80098ca:	23ff      	movs	r3, #255	@ 0xff
 80098cc:	e004      	b.n	80098d8 <aci_gap_pass_key_resp+0xc4>
  return status;
 80098ce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098d2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80098d6:	781b      	ldrb	r3, [r3, #0]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80098de:	46bd      	mov	sp, r7
 80098e0:	bd80      	pop	{r7, pc}

080098e2 <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 80098e2:	b590      	push	{r4, r7, lr}
 80098e4:	b0cd      	sub	sp, #308	@ 0x134
 80098e6:	af00      	add	r7, sp, #0
 80098e8:	4604      	mov	r4, r0
 80098ea:	4608      	mov	r0, r1
 80098ec:	4611      	mov	r1, r2
 80098ee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80098f2:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80098f6:	6013      	str	r3, [r2, #0]
 80098f8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80098fc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009900:	4622      	mov	r2, r4
 8009902:	701a      	strb	r2, [r3, #0]
 8009904:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009908:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800990c:	4602      	mov	r2, r0
 800990e:	701a      	strb	r2, [r3, #0]
 8009910:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009914:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009918:	460a      	mov	r2, r1
 800991a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800991c:	f107 0310 	add.w	r3, r7, #16
 8009920:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009924:	f107 0308 	add.w	r3, r7, #8
 8009928:	2207      	movs	r2, #7
 800992a:	2100      	movs	r1, #0
 800992c:	4618      	mov	r0, r3
 800992e:	f000 ffe5 	bl	800a8fc <Osal_MemSet>
  int index_input = 0;
 8009932:	2300      	movs	r3, #0
 8009934:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 8009938:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800993c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009940:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009944:	7812      	ldrb	r2, [r2, #0]
 8009946:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009948:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800994c:	3301      	adds	r3, #1
 800994e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 8009952:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009956:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800995a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800995e:	7812      	ldrb	r2, [r2, #0]
 8009960:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8009962:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009966:	3301      	adds	r3, #1
 8009968:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800996c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009970:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009974:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009978:	7812      	ldrb	r2, [r2, #0]
 800997a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800997c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009980:	3301      	adds	r3, #1
 8009982:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009986:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800998a:	2218      	movs	r2, #24
 800998c:	2100      	movs	r1, #0
 800998e:	4618      	mov	r0, r3
 8009990:	f000 ffb4 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009994:	233f      	movs	r3, #63	@ 0x3f
 8009996:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800999a:	238a      	movs	r3, #138	@ 0x8a
 800999c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80099a0:	f107 0310 	add.w	r3, r7, #16
 80099a4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80099a8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80099ac:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 80099b0:	f107 0308 	add.w	r3, r7, #8
 80099b4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 80099b8:	2307      	movs	r3, #7
 80099ba:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80099be:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80099c2:	2100      	movs	r1, #0
 80099c4:	4618      	mov	r0, r3
 80099c6:	f001 fa23 	bl	800ae10 <hci_send_req>
 80099ca:	4603      	mov	r3, r0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	da01      	bge.n	80099d4 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 80099d0:	23ff      	movs	r3, #255	@ 0xff
 80099d2:	e02e      	b.n	8009a32 <aci_gap_init+0x150>
  if ( resp.Status )
 80099d4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80099dc:	781b      	ldrb	r3, [r3, #0]
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d005      	beq.n	80099ee <aci_gap_init+0x10c>
    return resp.Status;
 80099e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099e6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80099ea:	781b      	ldrb	r3, [r3, #0]
 80099ec:	e021      	b.n	8009a32 <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 80099ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80099f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80099f6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80099fa:	b29a      	uxth	r2, r3
 80099fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a00:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8009a08:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a0c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a10:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8009a1a:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8009a1c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a20:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8009a24:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009a2e:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009a30:	2300      	movs	r3, #0
}
 8009a32:	4618      	mov	r0, r3
 8009a34:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd90      	pop	{r4, r7, pc}

08009a3c <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b0cc      	sub	sp, #304	@ 0x130
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	4602      	mov	r2, r0
 8009a44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a48:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009a4c:	6019      	str	r1, [r3, #0]
 8009a4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a52:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009a56:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8009a58:	f107 0310 	add.w	r3, r7, #16
 8009a5c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009a60:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a64:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009a68:	2200      	movs	r2, #0
 8009a6a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 8009a72:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a76:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009a7a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8009a7e:	7812      	ldrb	r2, [r2, #0]
 8009a80:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009a82:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009a86:	3301      	adds	r3, #1
 8009a88:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8009a8c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009a90:	1c58      	adds	r0, r3, #1
 8009a92:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009a96:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009a9a:	781a      	ldrb	r2, [r3, #0]
 8009a9c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009aa0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8009aa4:	6819      	ldr	r1, [r3, #0]
 8009aa6:	f000 ff19 	bl	800a8dc <Osal_MemCpy>
  index_input += AdvDataLen;
 8009aaa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009aae:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8009ab2:	781b      	ldrb	r3, [r3, #0]
 8009ab4:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009ab8:	4413      	add	r3, r2
 8009aba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009abe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009ac2:	2218      	movs	r2, #24
 8009ac4:	2100      	movs	r1, #0
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f000 ff18 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009acc:	233f      	movs	r3, #63	@ 0x3f
 8009ace:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8009ad2:	238e      	movs	r3, #142	@ 0x8e
 8009ad4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009ad8:	f107 0310 	add.w	r3, r7, #16
 8009adc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009ae0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ae4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009ae8:	f107 030f 	add.w	r3, r7, #15
 8009aec:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009af0:	2301      	movs	r3, #1
 8009af2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009af6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009afa:	2100      	movs	r1, #0
 8009afc:	4618      	mov	r0, r3
 8009afe:	f001 f987 	bl	800ae10 <hci_send_req>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	da01      	bge.n	8009b0c <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 8009b08:	23ff      	movs	r3, #255	@ 0xff
 8009b0a:	e004      	b.n	8009b16 <aci_gap_update_adv_data+0xda>
  return status;
 8009b0c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b10:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009b14:	781b      	ldrb	r3, [r3, #0]
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b088      	sub	sp, #32
 8009b24:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009b26:	2300      	movs	r3, #0
 8009b28:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009b2a:	f107 0308 	add.w	r3, r7, #8
 8009b2e:	2218      	movs	r2, #24
 8009b30:	2100      	movs	r1, #0
 8009b32:	4618      	mov	r0, r3
 8009b34:	f000 fee2 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009b38:	233f      	movs	r3, #63	@ 0x3f
 8009b3a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8009b3c:	2392      	movs	r3, #146	@ 0x92
 8009b3e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009b40:	1dfb      	adds	r3, r7, #7
 8009b42:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009b44:	2301      	movs	r3, #1
 8009b46:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009b48:	f107 0308 	add.w	r3, r7, #8
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	4618      	mov	r0, r3
 8009b50:	f001 f95e 	bl	800ae10 <hci_send_req>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	da01      	bge.n	8009b5e <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 8009b5a:	23ff      	movs	r3, #255	@ 0xff
 8009b5c:	e000      	b.n	8009b60 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 8009b5e:	79fb      	ldrb	r3, [r7, #7]
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	3720      	adds	r7, #32
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <aci_gap_allow_rebond>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b0cc      	sub	sp, #304	@ 0x130
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	4602      	mov	r2, r0
 8009b70:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b74:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009b78:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 8009b7a:	f107 0310 	add.w	r3, r7, #16
 8009b7e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009b82:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009b86:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009b8e:	2300      	movs	r3, #0
 8009b90:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009b94:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009b98:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009b9c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009ba0:	8812      	ldrh	r2, [r2, #0]
 8009ba2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009ba4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ba8:	3302      	adds	r3, #2
 8009baa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009bae:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009bb2:	2218      	movs	r2, #24
 8009bb4:	2100      	movs	r1, #0
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f000 fea0 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009bbc:	233f      	movs	r3, #63	@ 0x3f
 8009bbe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 8009bc2:	2395      	movs	r3, #149	@ 0x95
 8009bc4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009bc8:	f107 0310 	add.w	r3, r7, #16
 8009bcc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009bd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009bd4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009bd8:	f107 030f 	add.w	r3, r7, #15
 8009bdc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009be0:	2301      	movs	r3, #1
 8009be2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009be6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009bea:	2100      	movs	r1, #0
 8009bec:	4618      	mov	r0, r3
 8009bee:	f001 f90f 	bl	800ae10 <hci_send_req>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	da01      	bge.n	8009bfc <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 8009bf8:	23ff      	movs	r3, #255	@ 0xff
 8009bfa:	e004      	b.n	8009c06 <aci_gap_allow_rebond+0x9e>
  return status;
 8009bfc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c00:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009c04:	781b      	ldrb	r3, [r3, #0]
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}

08009c10 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8009c10:	b580      	push	{r7, lr}
 8009c12:	b0cc      	sub	sp, #304	@ 0x130
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	4602      	mov	r2, r0
 8009c18:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c1c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8009c20:	801a      	strh	r2, [r3, #0]
 8009c22:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c26:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8009c2a:	460a      	mov	r2, r1
 8009c2c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8009c2e:	f107 0310 	add.w	r3, r7, #16
 8009c32:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8009c36:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009c3a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009c3e:	2200      	movs	r2, #0
 8009c40:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8009c42:	2300      	movs	r3, #0
 8009c44:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8009c48:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c4c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c50:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8009c54:	8812      	ldrh	r2, [r2, #0]
 8009c56:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009c58:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c5c:	3302      	adds	r3, #2
 8009c5e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8009c62:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009c66:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8009c6a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8009c6e:	7812      	ldrb	r2, [r2, #0]
 8009c70:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009c72:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009c76:	3301      	adds	r3, #1
 8009c78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009c7c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009c80:	2218      	movs	r2, #24
 8009c82:	2100      	movs	r1, #0
 8009c84:	4618      	mov	r0, r3
 8009c86:	f000 fe39 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009c8a:	233f      	movs	r3, #63	@ 0x3f
 8009c8c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 8009c90:	23a5      	movs	r3, #165	@ 0xa5
 8009c92:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009c96:	f107 0310 	add.w	r3, r7, #16
 8009c9a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009c9e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009ca2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8009ca6:	f107 030f 	add.w	r3, r7, #15
 8009caa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8009cae:	2301      	movs	r3, #1
 8009cb0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009cb4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009cb8:	2100      	movs	r1, #0
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f001 f8a8 	bl	800ae10 <hci_send_req>
 8009cc0:	4603      	mov	r3, r0
 8009cc2:	2b00      	cmp	r3, #0
 8009cc4:	da01      	bge.n	8009cca <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8009cc6:	23ff      	movs	r3, #255	@ 0xff
 8009cc8:	e004      	b.n	8009cd4 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8009cca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8009cce:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8009cd2:	781b      	ldrb	r3, [r3, #0]
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}

08009cde <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8009cde:	b580      	push	{r7, lr}
 8009ce0:	b088      	sub	sp, #32
 8009ce2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8009ce4:	2300      	movs	r3, #0
 8009ce6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009ce8:	f107 0308 	add.w	r3, r7, #8
 8009cec:	2218      	movs	r2, #24
 8009cee:	2100      	movs	r1, #0
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	f000 fe03 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009cf6:	233f      	movs	r3, #63	@ 0x3f
 8009cf8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8009cfa:	f240 1301 	movw	r3, #257	@ 0x101
 8009cfe:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8009d00:	1dfb      	adds	r3, r7, #7
 8009d02:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8009d04:	2301      	movs	r3, #1
 8009d06:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009d08:	f107 0308 	add.w	r3, r7, #8
 8009d0c:	2100      	movs	r1, #0
 8009d0e:	4618      	mov	r0, r3
 8009d10:	f001 f87e 	bl	800ae10 <hci_send_req>
 8009d14:	4603      	mov	r3, r0
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	da01      	bge.n	8009d1e <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8009d1a:	23ff      	movs	r3, #255	@ 0xff
 8009d1c:	e000      	b.n	8009d20 <aci_gatt_init+0x42>
  return status;
 8009d1e:	79fb      	ldrb	r3, [r7, #7]
}
 8009d20:	4618      	mov	r0, r3
 8009d22:	3720      	adds	r7, #32
 8009d24:	46bd      	mov	sp, r7
 8009d26:	bd80      	pop	{r7, pc}

08009d28 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8009d28:	b590      	push	{r4, r7, lr}
 8009d2a:	b0cf      	sub	sp, #316	@ 0x13c
 8009d2c:	af00      	add	r7, sp, #0
 8009d2e:	4604      	mov	r4, r0
 8009d30:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 8009d34:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 8009d38:	6001      	str	r1, [r0, #0]
 8009d3a:	4610      	mov	r0, r2
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d42:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009d46:	4622      	mov	r2, r4
 8009d48:	701a      	strb	r2, [r3, #0]
 8009d4a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d4e:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009d52:	4602      	mov	r2, r0
 8009d54:	701a      	strb	r2, [r3, #0]
 8009d56:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d5a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009d5e:	460a      	mov	r2, r1
 8009d60:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8009d62:	f107 0310 	add.w	r3, r7, #16
 8009d66:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8009d6a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d6e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009d72:	781b      	ldrb	r3, [r3, #0]
 8009d74:	2b01      	cmp	r3, #1
 8009d76:	d00a      	beq.n	8009d8e <aci_gatt_add_service+0x66>
 8009d78:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009d7c:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009d80:	781b      	ldrb	r3, [r3, #0]
 8009d82:	2b02      	cmp	r3, #2
 8009d84:	d101      	bne.n	8009d8a <aci_gatt_add_service+0x62>
 8009d86:	2311      	movs	r3, #17
 8009d88:	e002      	b.n	8009d90 <aci_gatt_add_service+0x68>
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e000      	b.n	8009d90 <aci_gatt_add_service+0x68>
 8009d8e:	2303      	movs	r3, #3
 8009d90:	f107 0210 	add.w	r2, r7, #16
 8009d94:	4413      	add	r3, r2
 8009d96:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009d9a:	f107 030c 	add.w	r3, r7, #12
 8009d9e:	2203      	movs	r2, #3
 8009da0:	2100      	movs	r1, #0
 8009da2:	4618      	mov	r0, r3
 8009da4:	f000 fdaa 	bl	800a8fc <Osal_MemSet>
  int index_input = 0;
 8009da8:	2300      	movs	r3, #0
 8009daa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8009dae:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009db2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009db6:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8009dba:	7812      	ldrb	r2, [r2, #0]
 8009dbc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8009dbe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009dc2:	3301      	adds	r3, #1
 8009dc4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8009dc8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009dcc:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	2b01      	cmp	r3, #1
 8009dd4:	d002      	beq.n	8009ddc <aci_gatt_add_service+0xb4>
 8009dd6:	2b02      	cmp	r3, #2
 8009dd8:	d004      	beq.n	8009de4 <aci_gatt_add_service+0xbc>
 8009dda:	e007      	b.n	8009dec <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 8009ddc:	2302      	movs	r3, #2
 8009dde:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009de2:	e005      	b.n	8009df0 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8009de4:	2310      	movs	r3, #16
 8009de6:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8009dea:	e001      	b.n	8009df0 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 8009dec:	2397      	movs	r3, #151	@ 0x97
 8009dee:	e06c      	b.n	8009eca <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8009df0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009df4:	1c58      	adds	r0, r3, #1
 8009df6:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8009dfa:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009dfe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8009e02:	6819      	ldr	r1, [r3, #0]
 8009e04:	f000 fd6a 	bl	800a8dc <Osal_MemCpy>
    index_input += size;
 8009e08:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 8009e0c:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8009e10:	4413      	add	r3, r2
 8009e12:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 8009e16:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e1a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009e1e:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009e22:	7812      	ldrb	r2, [r2, #0]
 8009e24:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8009e26:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8009e30:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8009e34:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8009e38:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009e3c:	7812      	ldrb	r2, [r2, #0]
 8009e3e:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8009e40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e44:	3301      	adds	r3, #1
 8009e46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8009e4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009e4e:	2218      	movs	r2, #24
 8009e50:	2100      	movs	r1, #0
 8009e52:	4618      	mov	r0, r3
 8009e54:	f000 fd52 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 8009e58:	233f      	movs	r3, #63	@ 0x3f
 8009e5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 8009e5e:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8009e62:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8009e66:	f107 0310 	add.w	r3, r7, #16
 8009e6a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8009e6e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8009e72:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8009e76:	f107 030c 	add.w	r3, r7, #12
 8009e7a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8009e7e:	2303      	movs	r3, #3
 8009e80:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8009e84:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8009e88:	2100      	movs	r1, #0
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f000 ffc0 	bl	800ae10 <hci_send_req>
 8009e90:	4603      	mov	r3, r0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	da01      	bge.n	8009e9a <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8009e96:	23ff      	movs	r3, #255	@ 0xff
 8009e98:	e017      	b.n	8009eca <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8009e9a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009e9e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d005      	beq.n	8009eb4 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8009ea8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009eac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009eb0:	781b      	ldrb	r3, [r3, #0]
 8009eb2:	e00a      	b.n	8009eca <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8009eb4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8009eb8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8009ebc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009ec0:	b29a      	uxth	r2, r3
 8009ec2:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8009ec6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8009ed0:	46bd      	mov	sp, r7
 8009ed2:	bd90      	pop	{r4, r7, pc}

08009ed4 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8009ed4:	b590      	push	{r4, r7, lr}
 8009ed6:	b0d1      	sub	sp, #324	@ 0x144
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	4604      	mov	r4, r0
 8009edc:	4608      	mov	r0, r1
 8009ede:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8009ee2:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8009ee6:	600a      	str	r2, [r1, #0]
 8009ee8:	4619      	mov	r1, r3
 8009eea:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009eee:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8009ef2:	4622      	mov	r2, r4
 8009ef4:	801a      	strh	r2, [r3, #0]
 8009ef6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009efa:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009efe:	4602      	mov	r2, r0
 8009f00:	701a      	strb	r2, [r3, #0]
 8009f02:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f06:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8009f0a:	460a      	mov	r2, r1
 8009f0c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 8009f0e:	f107 0318 	add.w	r3, r7, #24
 8009f12:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8009f16:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f1a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	2b01      	cmp	r3, #1
 8009f22:	d00a      	beq.n	8009f3a <aci_gatt_add_char+0x66>
 8009f24:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f28:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009f2c:	781b      	ldrb	r3, [r3, #0]
 8009f2e:	2b02      	cmp	r3, #2
 8009f30:	d101      	bne.n	8009f36 <aci_gatt_add_char+0x62>
 8009f32:	2313      	movs	r3, #19
 8009f34:	e002      	b.n	8009f3c <aci_gatt_add_char+0x68>
 8009f36:	2303      	movs	r3, #3
 8009f38:	e000      	b.n	8009f3c <aci_gatt_add_char+0x68>
 8009f3a:	2305      	movs	r3, #5
 8009f3c:	f107 0218 	add.w	r2, r7, #24
 8009f40:	4413      	add	r3, r2
 8009f42:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8009f46:	f107 0314 	add.w	r3, r7, #20
 8009f4a:	2203      	movs	r2, #3
 8009f4c:	2100      	movs	r1, #0
 8009f4e:	4618      	mov	r0, r3
 8009f50:	f000 fcd4 	bl	800a8fc <Osal_MemSet>
  int index_input = 0;
 8009f54:	2300      	movs	r3, #0
 8009f56:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 8009f5a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009f5e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009f62:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 8009f66:	8812      	ldrh	r2, [r2, #0]
 8009f68:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8009f6a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009f6e:	3302      	adds	r3, #2
 8009f70:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8009f74:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009f78:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009f7c:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 8009f80:	7812      	ldrb	r2, [r2, #0]
 8009f82:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8009f84:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009f88:	3301      	adds	r3, #1
 8009f8a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 8009f8e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009f92:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8009f96:	781b      	ldrb	r3, [r3, #0]
 8009f98:	2b01      	cmp	r3, #1
 8009f9a:	d002      	beq.n	8009fa2 <aci_gatt_add_char+0xce>
 8009f9c:	2b02      	cmp	r3, #2
 8009f9e:	d004      	beq.n	8009faa <aci_gatt_add_char+0xd6>
 8009fa0:	e007      	b.n	8009fb2 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8009fa2:	2302      	movs	r3, #2
 8009fa4:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8009fa8:	e005      	b.n	8009fb6 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8009faa:	2310      	movs	r3, #16
 8009fac:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8009fb0:	e001      	b.n	8009fb6 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8009fb2:	2397      	movs	r3, #151	@ 0x97
 8009fb4:	e091      	b.n	800a0da <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8009fb6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8009fba:	1cd8      	adds	r0, r3, #3
 8009fbc:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 8009fc0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8009fc4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8009fc8:	6819      	ldr	r1, [r3, #0]
 8009fca:	f000 fc87 	bl	800a8dc <Osal_MemCpy>
    index_input += size;
 8009fce:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8009fd2:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8009fd6:	4413      	add	r3, r2
 8009fd8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8009fdc:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009fe0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8009fe4:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8009fe8:	8812      	ldrh	r2, [r2, #0]
 8009fea:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 8009fec:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8009ff0:	3302      	adds	r3, #2
 8009ff2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8009ff6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8009ffa:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 8009ffe:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800a000:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a004:	3301      	adds	r3, #1
 800a006:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800a00a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a00e:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800a012:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800a014:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a018:	3301      	adds	r3, #1
 800a01a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800a01e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a022:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800a026:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800a028:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a02c:	3301      	adds	r3, #1
 800a02e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800a032:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a036:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800a03a:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800a03c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a040:	3301      	adds	r3, #1
 800a042:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800a046:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a04a:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800a04e:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800a050:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a054:	3301      	adds	r3, #1
 800a056:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a05a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a05e:	2218      	movs	r2, #24
 800a060:	2100      	movs	r1, #0
 800a062:	4618      	mov	r0, r3
 800a064:	f000 fc4a 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a068:	233f      	movs	r3, #63	@ 0x3f
 800a06a:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800a06e:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800a072:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a076:	f107 0318 	add.w	r3, r7, #24
 800a07a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a07e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a082:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a086:	f107 0314 	add.w	r3, r7, #20
 800a08a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a08e:	2303      	movs	r3, #3
 800a090:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a094:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a098:	2100      	movs	r1, #0
 800a09a:	4618      	mov	r0, r3
 800a09c:	f000 feb8 	bl	800ae10 <hci_send_req>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	da01      	bge.n	800a0aa <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 800a0a6:	23ff      	movs	r3, #255	@ 0xff
 800a0a8:	e017      	b.n	800a0da <aci_gatt_add_char+0x206>
  if ( resp.Status )
 800a0aa:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a0ae:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a0b2:	781b      	ldrb	r3, [r3, #0]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d005      	beq.n	800a0c4 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 800a0b8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a0bc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a0c0:	781b      	ldrb	r3, [r3, #0]
 800a0c2:	e00a      	b.n	800a0da <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 800a0c4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800a0c8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a0cc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800a0d0:	b29a      	uxth	r2, r3
 800a0d2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800a0d6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a0d8:	2300      	movs	r3, #0
}
 800a0da:	4618      	mov	r0, r3
 800a0dc:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd90      	pop	{r4, r7, pc}

0800a0e4 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800a0e4:	b5b0      	push	{r4, r5, r7, lr}
 800a0e6:	b0cc      	sub	sp, #304	@ 0x130
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	4605      	mov	r5, r0
 800a0ec:	460c      	mov	r4, r1
 800a0ee:	4610      	mov	r0, r2
 800a0f0:	4619      	mov	r1, r3
 800a0f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a0f6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a0fa:	462a      	mov	r2, r5
 800a0fc:	801a      	strh	r2, [r3, #0]
 800a0fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a102:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a106:	4622      	mov	r2, r4
 800a108:	801a      	strh	r2, [r3, #0]
 800a10a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a10e:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 800a112:	4602      	mov	r2, r0
 800a114:	701a      	strb	r2, [r3, #0]
 800a116:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a11a:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a11e:	460a      	mov	r2, r1
 800a120:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 800a122:	f107 0310 	add.w	r3, r7, #16
 800a126:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a12a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a12e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a132:	2200      	movs	r2, #0
 800a134:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a136:	2300      	movs	r3, #0
 800a138:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 800a13c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a140:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a144:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a148:	8812      	ldrh	r2, [r2, #0]
 800a14a:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a14c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a150:	3302      	adds	r3, #2
 800a152:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 800a156:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a15a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a15e:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a162:	8812      	ldrh	r2, [r2, #0]
 800a164:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a166:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a16a:	3302      	adds	r3, #2
 800a16c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 800a170:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a174:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a178:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 800a17c:	7812      	ldrb	r2, [r2, #0]
 800a17e:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800a180:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a184:	3301      	adds	r3, #1
 800a186:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 800a18a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a18e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a192:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a196:	7812      	ldrb	r2, [r2, #0]
 800a198:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800a19a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a19e:	3301      	adds	r3, #1
 800a1a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 800a1a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a1a8:	1d98      	adds	r0, r3, #6
 800a1aa:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1ae:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a1b2:	781b      	ldrb	r3, [r3, #0]
 800a1b4:	461a      	mov	r2, r3
 800a1b6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800a1ba:	f000 fb8f 	bl	800a8dc <Osal_MemCpy>
  index_input += Char_Value_Length;
 800a1be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a1c2:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a1c6:	781b      	ldrb	r3, [r3, #0]
 800a1c8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a1cc:	4413      	add	r3, r2
 800a1ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a1d2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a1d6:	2218      	movs	r2, #24
 800a1d8:	2100      	movs	r1, #0
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f000 fb8e 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a1e0:	233f      	movs	r3, #63	@ 0x3f
 800a1e2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 800a1e6:	f44f 7383 	mov.w	r3, #262	@ 0x106
 800a1ea:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a1ee:	f107 0310 	add.w	r3, r7, #16
 800a1f2:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a1f6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a1fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a1fe:	f107 030f 	add.w	r3, r7, #15
 800a202:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a206:	2301      	movs	r3, #1
 800a208:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a20c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a210:	2100      	movs	r1, #0
 800a212:	4618      	mov	r0, r3
 800a214:	f000 fdfc 	bl	800ae10 <hci_send_req>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	da01      	bge.n	800a222 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 800a21e:	23ff      	movs	r3, #255	@ 0xff
 800a220:	e004      	b.n	800a22c <aci_gatt_update_char_value+0x148>
  return status;
 800a222:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a226:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a22a:	781b      	ldrb	r3, [r3, #0]
}
 800a22c:	4618      	mov	r0, r3
 800a22e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a232:	46bd      	mov	sp, r7
 800a234:	bdb0      	pop	{r4, r5, r7, pc}

0800a236 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 800a236:	b580      	push	{r7, lr}
 800a238:	b0cc      	sub	sp, #304	@ 0x130
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	4602      	mov	r2, r0
 800a23e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a242:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a246:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 800a248:	f107 0310 	add.w	r3, r7, #16
 800a24c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a250:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a254:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a258:	2200      	movs	r2, #0
 800a25a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a25c:	2300      	movs	r3, #0
 800a25e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a262:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a266:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a26a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a26e:	8812      	ldrh	r2, [r2, #0]
 800a270:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a272:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a276:	3302      	adds	r3, #2
 800a278:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a27c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a280:	2218      	movs	r2, #24
 800a282:	2100      	movs	r1, #0
 800a284:	4618      	mov	r0, r3
 800a286:	f000 fb39 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a28a:	233f      	movs	r3, #63	@ 0x3f
 800a28c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 800a290:	f240 1325 	movw	r3, #293	@ 0x125
 800a294:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a298:	f107 0310 	add.w	r3, r7, #16
 800a29c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a2a0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a2a4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a2a8:	f107 030f 	add.w	r3, r7, #15
 800a2ac:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a2b0:	2301      	movs	r3, #1
 800a2b2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a2b6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a2ba:	2100      	movs	r1, #0
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f000 fda7 	bl	800ae10 <hci_send_req>
 800a2c2:	4603      	mov	r3, r0
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	da01      	bge.n	800a2cc <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 800a2c8:	23ff      	movs	r3, #255	@ 0xff
 800a2ca:	e004      	b.n	800a2d6 <aci_gatt_confirm_indication+0xa0>
  return status;
 800a2cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a2d4:	781b      	ldrb	r3, [r3, #0]
}
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b0cc      	sub	sp, #304	@ 0x130
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2ea:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a2ee:	601a      	str	r2, [r3, #0]
 800a2f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a2f4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	701a      	strb	r2, [r3, #0]
 800a2fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a300:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a304:	460a      	mov	r2, r1
 800a306:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800a308:	f107 0310 	add.w	r3, r7, #16
 800a30c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a310:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a314:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a318:	2200      	movs	r2, #0
 800a31a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a31c:	2300      	movs	r3, #0
 800a31e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 800a322:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a326:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a32a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a32e:	7812      	ldrb	r2, [r2, #0]
 800a330:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a332:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a336:	3301      	adds	r3, #1
 800a338:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 800a33c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a340:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a344:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a348:	7812      	ldrb	r2, [r2, #0]
 800a34a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a34c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a350:	3301      	adds	r3, #1
 800a352:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800a356:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a35a:	1c98      	adds	r0, r3, #2
 800a35c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a360:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a364:	781a      	ldrb	r2, [r3, #0]
 800a366:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a36a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a36e:	6819      	ldr	r1, [r3, #0]
 800a370:	f000 fab4 	bl	800a8dc <Osal_MemCpy>
  index_input += Length;
 800a374:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a378:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a37c:	781b      	ldrb	r3, [r3, #0]
 800a37e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800a382:	4413      	add	r3, r2
 800a384:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a388:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a38c:	2218      	movs	r2, #24
 800a38e:	2100      	movs	r1, #0
 800a390:	4618      	mov	r0, r3
 800a392:	f000 fab3 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a396:	233f      	movs	r3, #63	@ 0x3f
 800a398:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 800a39c:	230c      	movs	r3, #12
 800a39e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a3a2:	f107 0310 	add.w	r3, r7, #16
 800a3a6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a3aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a3ae:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a3b2:	f107 030f 	add.w	r3, r7, #15
 800a3b6:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a3c0:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a3c4:	2100      	movs	r1, #0
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f000 fd22 	bl	800ae10 <hci_send_req>
 800a3cc:	4603      	mov	r3, r0
 800a3ce:	2b00      	cmp	r3, #0
 800a3d0:	da01      	bge.n	800a3d6 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 800a3d2:	23ff      	movs	r3, #255	@ 0xff
 800a3d4:	e004      	b.n	800a3e0 <aci_hal_write_config_data+0x100>
  return status;
 800a3d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3da:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a3de:	781b      	ldrb	r3, [r3, #0]
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bd80      	pop	{r7, pc}

0800a3ea <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 800a3ea:	b580      	push	{r7, lr}
 800a3ec:	b0cc      	sub	sp, #304	@ 0x130
 800a3ee:	af00      	add	r7, sp, #0
 800a3f0:	4602      	mov	r2, r0
 800a3f2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a3f6:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a3fa:	701a      	strb	r2, [r3, #0]
 800a3fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a400:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a404:	460a      	mov	r2, r1
 800a406:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 800a408:	f107 0310 	add.w	r3, r7, #16
 800a40c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a410:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a414:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a418:	2200      	movs	r2, #0
 800a41a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a41c:	2300      	movs	r3, #0
 800a41e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 800a422:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a426:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a42a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a42e:	7812      	ldrb	r2, [r2, #0]
 800a430:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a432:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a436:	3301      	adds	r3, #1
 800a438:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 800a43c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a440:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a444:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a448:	7812      	ldrb	r2, [r2, #0]
 800a44a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a44c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a450:	3301      	adds	r3, #1
 800a452:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a456:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a45a:	2218      	movs	r2, #24
 800a45c:	2100      	movs	r1, #0
 800a45e:	4618      	mov	r0, r3
 800a460:	f000 fa4c 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a464:	233f      	movs	r3, #63	@ 0x3f
 800a466:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 800a46a:	230f      	movs	r3, #15
 800a46c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a470:	f107 0310 	add.w	r3, r7, #16
 800a474:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a478:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a47c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a480:	f107 030f 	add.w	r3, r7, #15
 800a484:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a488:	2301      	movs	r3, #1
 800a48a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a48e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a492:	2100      	movs	r1, #0
 800a494:	4618      	mov	r0, r3
 800a496:	f000 fcbb 	bl	800ae10 <hci_send_req>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	da01      	bge.n	800a4a4 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 800a4a0:	23ff      	movs	r3, #255	@ 0xff
 800a4a2:	e004      	b.n	800a4ae <aci_hal_set_tx_power_level+0xc4>
  return status;
 800a4a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4a8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a4ac:	781b      	ldrb	r3, [r3, #0]
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b0cc      	sub	sp, #304	@ 0x130
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	4602      	mov	r2, r0
 800a4c0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4c4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a4c8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 800a4ca:	f107 0310 	add.w	r3, r7, #16
 800a4ce:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a4d2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a4d6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a4da:	2200      	movs	r2, #0
 800a4dc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 800a4e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a4e8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a4ec:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a4f0:	8812      	ldrh	r2, [r2, #0]
 800a4f2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a4f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a4f8:	3302      	adds	r3, #2
 800a4fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a4fe:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a502:	2218      	movs	r2, #24
 800a504:	2100      	movs	r1, #0
 800a506:	4618      	mov	r0, r3
 800a508:	f000 f9f8 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a50c:	233f      	movs	r3, #63	@ 0x3f
 800a50e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x018;
 800a512:	2318      	movs	r3, #24
 800a514:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a518:	f107 0310 	add.w	r3, r7, #16
 800a51c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a520:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a524:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a528:	f107 030f 	add.w	r3, r7, #15
 800a52c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a530:	2301      	movs	r3, #1
 800a532:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a536:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a53a:	2100      	movs	r1, #0
 800a53c:	4618      	mov	r0, r3
 800a53e:	f000 fc67 	bl	800ae10 <hci_send_req>
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	da01      	bge.n	800a54c <aci_hal_set_radio_activity_mask+0x94>
    return BLE_STATUS_TIMEOUT;
 800a548:	23ff      	movs	r3, #255	@ 0xff
 800a54a:	e004      	b.n	800a556 <aci_hal_set_radio_activity_mask+0x9e>
  return status;
 800a54c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a550:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a554:	781b      	ldrb	r3, [r3, #0]
}
 800a556:	4618      	mov	r0, r3
 800a558:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b088      	sub	sp, #32
 800a564:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800a566:	2300      	movs	r3, #0
 800a568:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a56a:	f107 0308 	add.w	r3, r7, #8
 800a56e:	2218      	movs	r2, #24
 800a570:	2100      	movs	r1, #0
 800a572:	4618      	mov	r0, r3
 800a574:	f000 f9c2 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x03;
 800a578:	2303      	movs	r3, #3
 800a57a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 800a57c:	2303      	movs	r3, #3
 800a57e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800a580:	1dfb      	adds	r3, r7, #7
 800a582:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800a584:	2301      	movs	r3, #1
 800a586:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a588:	f107 0308 	add.w	r3, r7, #8
 800a58c:	2100      	movs	r1, #0
 800a58e:	4618      	mov	r0, r3
 800a590:	f000 fc3e 	bl	800ae10 <hci_send_req>
 800a594:	4603      	mov	r3, r0
 800a596:	2b00      	cmp	r3, #0
 800a598:	da01      	bge.n	800a59e <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 800a59a:	23ff      	movs	r3, #255	@ 0xff
 800a59c:	e000      	b.n	800a5a0 <hci_reset+0x40>
  return status;
 800a59e:	79fb      	ldrb	r3, [r7, #7]
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3720      	adds	r7, #32
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b0ce      	sub	sp, #312	@ 0x138
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a5b2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a5b6:	6019      	str	r1, [r3, #0]
 800a5b8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a5bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a5c0:	601a      	str	r2, [r3, #0]
 800a5c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a5c6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a5ca:	4602      	mov	r2, r0
 800a5cc:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 800a5ce:	f107 0318 	add.w	r3, r7, #24
 800a5d2:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800a5d6:	f107 0310 	add.w	r3, r7, #16
 800a5da:	2205      	movs	r2, #5
 800a5dc:	2100      	movs	r1, #0
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f000 f98c 	bl	800a8fc <Osal_MemSet>
  int index_input = 0;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 800a5ea:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800a5ee:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800a5f2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a5f6:	8812      	ldrh	r2, [r2, #0]
 800a5f8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a5fa:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a5fe:	3302      	adds	r3, #2
 800a600:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a604:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a608:	2218      	movs	r2, #24
 800a60a:	2100      	movs	r1, #0
 800a60c:	4618      	mov	r0, r3
 800a60e:	f000 f975 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x08;
 800a612:	2308      	movs	r3, #8
 800a614:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 800a618:	2330      	movs	r3, #48	@ 0x30
 800a61a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800a61e:	f107 0318 	add.w	r3, r7, #24
 800a622:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800a626:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800a62a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800a62e:	f107 0310 	add.w	r3, r7, #16
 800a632:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800a636:	2305      	movs	r3, #5
 800a638:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a63c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800a640:	2100      	movs	r1, #0
 800a642:	4618      	mov	r0, r3
 800a644:	f000 fbe4 	bl	800ae10 <hci_send_req>
 800a648:	4603      	mov	r3, r0
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	da01      	bge.n	800a652 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 800a64e:	23ff      	movs	r3, #255	@ 0xff
 800a650:	e023      	b.n	800a69a <hci_le_read_phy+0xf2>
  if ( resp.Status )
 800a652:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a656:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a65a:	781b      	ldrb	r3, [r3, #0]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d005      	beq.n	800a66c <hci_le_read_phy+0xc4>
    return resp.Status;
 800a660:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a664:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a668:	781b      	ldrb	r3, [r3, #0]
 800a66a:	e016      	b.n	800a69a <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 800a66c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a670:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a674:	78da      	ldrb	r2, [r3, #3]
 800a676:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a67a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 800a682:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a686:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800a68a:	791a      	ldrb	r2, [r3, #4]
 800a68c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800a690:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800a698:	2300      	movs	r3, #0
}
 800a69a:	4618      	mov	r0, r3
 800a69c:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 800a6a4:	b590      	push	{r4, r7, lr}
 800a6a6:	b0cd      	sub	sp, #308	@ 0x134
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	4604      	mov	r4, r0
 800a6ac:	4608      	mov	r0, r1
 800a6ae:	4611      	mov	r1, r2
 800a6b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6b4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800a6b8:	4622      	mov	r2, r4
 800a6ba:	701a      	strb	r2, [r3, #0]
 800a6bc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6c0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a6c4:	4602      	mov	r2, r0
 800a6c6:	701a      	strb	r2, [r3, #0]
 800a6c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6cc:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800a6d0:	460a      	mov	r2, r1
 800a6d2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 800a6d4:	f107 0310 	add.w	r3, r7, #16
 800a6d8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a6dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a6e0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 800a6ee:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a6f2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a6f6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800a6fa:	7812      	ldrb	r2, [r2, #0]
 800a6fc:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800a6fe:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a702:	3301      	adds	r3, #1
 800a704:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 800a708:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a70c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a710:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a714:	7812      	ldrb	r2, [r2, #0]
 800a716:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800a718:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a71c:	3301      	adds	r3, #1
 800a71e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 800a722:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a726:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a72a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800a72e:	7812      	ldrb	r2, [r2, #0]
 800a730:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800a732:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a736:	3301      	adds	r3, #1
 800a738:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a73c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a740:	2218      	movs	r2, #24
 800a742:	2100      	movs	r1, #0
 800a744:	4618      	mov	r0, r3
 800a746:	f000 f8d9 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x08;
 800a74a:	2308      	movs	r3, #8
 800a74c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 800a750:	2331      	movs	r3, #49	@ 0x31
 800a752:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800a756:	f107 0310 	add.w	r3, r7, #16
 800a75a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a75e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a762:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a766:	f107 030f 	add.w	r3, r7, #15
 800a76a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a76e:	2301      	movs	r3, #1
 800a770:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a774:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a778:	2100      	movs	r1, #0
 800a77a:	4618      	mov	r0, r3
 800a77c:	f000 fb48 	bl	800ae10 <hci_send_req>
 800a780:	4603      	mov	r3, r0
 800a782:	2b00      	cmp	r3, #0
 800a784:	da01      	bge.n	800a78a <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 800a786:	23ff      	movs	r3, #255	@ 0xff
 800a788:	e004      	b.n	800a794 <hci_le_set_default_phy+0xf0>
  return status;
 800a78a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a78e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a792:	781b      	ldrb	r3, [r3, #0]
}
 800a794:	4618      	mov	r0, r3
 800a796:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800a79a:	46bd      	mov	sp, r7
 800a79c:	bd90      	pop	{r4, r7, pc}

0800a79e <aci_l2cap_connection_parameter_update_req>:
tBleStatus aci_l2cap_connection_parameter_update_req( uint16_t Connection_Handle,
                                                      uint16_t Conn_Interval_Min,
                                                      uint16_t Conn_Interval_Max,
                                                      uint16_t Latency,
                                                      uint16_t Timeout_Multiplier )
{
 800a79e:	b5b0      	push	{r4, r5, r7, lr}
 800a7a0:	b0cc      	sub	sp, #304	@ 0x130
 800a7a2:	af00      	add	r7, sp, #0
 800a7a4:	4605      	mov	r5, r0
 800a7a6:	460c      	mov	r4, r1
 800a7a8:	4610      	mov	r0, r2
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7b0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800a7b4:	462a      	mov	r2, r5
 800a7b6:	801a      	strh	r2, [r3, #0]
 800a7b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7bc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800a7c0:	4622      	mov	r2, r4
 800a7c2:	801a      	strh	r2, [r3, #0]
 800a7c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7c8:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	801a      	strh	r2, [r3, #0]
 800a7d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7d4:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800a7d8:	460a      	mov	r2, r1
 800a7da:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer);
 800a7dc:	f107 0310 	add.w	r3, r7, #16
 800a7e0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800a7e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a7e8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800a7f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a7fa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a7fe:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800a802:	8812      	ldrh	r2, [r2, #0]
 800a804:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800a806:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a80a:	3302      	adds	r3, #2
 800a80c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Min = Conn_Interval_Min;
 800a810:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a814:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a818:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800a81c:	8812      	ldrh	r2, [r2, #0]
 800a81e:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800a820:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a824:	3302      	adds	r3, #2
 800a826:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Conn_Interval_Max = Conn_Interval_Max;
 800a82a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a82e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a832:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 800a836:	8812      	ldrh	r2, [r2, #0]
 800a838:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800a83a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a83e:	3302      	adds	r3, #2
 800a840:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Latency = Latency;
 800a844:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a848:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800a84c:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800a850:	8812      	ldrh	r2, [r2, #0]
 800a852:	80da      	strh	r2, [r3, #6]
  index_input += 2;
 800a854:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a858:	3302      	adds	r3, #2
 800a85a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Timeout_Multiplier = Timeout_Multiplier;
 800a85e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800a862:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 800a866:	811a      	strh	r2, [r3, #8]
  index_input += 2;
 800a868:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a86c:	3302      	adds	r3, #2
 800a86e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800a872:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a876:	2218      	movs	r2, #24
 800a878:	2100      	movs	r1, #0
 800a87a:	4618      	mov	r0, r3
 800a87c:	f000 f83e 	bl	800a8fc <Osal_MemSet>
  rq.ogf = 0x3f;
 800a880:	233f      	movs	r3, #63	@ 0x3f
 800a882:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x181;
 800a886:	f240 1381 	movw	r3, #385	@ 0x181
 800a88a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800a88e:	230f      	movs	r3, #15
 800a890:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800a894:	f107 0310 	add.w	r3, r7, #16
 800a898:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800a89c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800a8a0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800a8a4:	f107 030f 	add.w	r3, r7, #15
 800a8a8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800a8b2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800a8b6:	2100      	movs	r1, #0
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f000 faa9 	bl	800ae10 <hci_send_req>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	da01      	bge.n	800a8c8 <aci_l2cap_connection_parameter_update_req+0x12a>
    return BLE_STATUS_TIMEOUT;
 800a8c4:	23ff      	movs	r3, #255	@ 0xff
 800a8c6:	e004      	b.n	800a8d2 <aci_l2cap_connection_parameter_update_req+0x134>
  return status;
 800a8c8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800a8cc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800a8d0:	781b      	ldrb	r3, [r3, #0]
}
 800a8d2:	4618      	mov	r0, r3
 800a8d4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bdb0      	pop	{r4, r5, r7, pc}

0800a8dc <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b084      	sub	sp, #16
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	60f8      	str	r0, [r7, #12]
 800a8e4:	60b9      	str	r1, [r7, #8]
 800a8e6:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 800a8e8:	687a      	ldr	r2, [r7, #4]
 800a8ea:	68b9      	ldr	r1, [r7, #8]
 800a8ec:	68f8      	ldr	r0, [r7, #12]
 800a8ee:	f004 f83a 	bl	800e966 <memcpy>
 800a8f2:	4603      	mov	r3, r0
}
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	3710      	adds	r7, #16
 800a8f8:	46bd      	mov	sp, r7
 800a8fa:	bd80      	pop	{r7, pc}

0800a8fc <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 800a8fc:	b580      	push	{r7, lr}
 800a8fe:	b084      	sub	sp, #16
 800a900:	af00      	add	r7, sp, #0
 800a902:	60f8      	str	r0, [r7, #12]
 800a904:	60b9      	str	r1, [r7, #8]
 800a906:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 800a908:	687a      	ldr	r2, [r7, #4]
 800a90a:	68b9      	ldr	r1, [r7, #8]
 800a90c:	68f8      	ldr	r0, [r7, #12]
 800a90e:	f003 ffb5 	bl	800e87c <memset>
 800a912:	4603      	mov	r3, r0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 800a91c:	b480      	push	{r7}
 800a91e:	af00      	add	r7, sp, #0
  return;
 800a920:	bf00      	nop
}
 800a922:	46bd      	mov	sp, r7
 800a924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a928:	4770      	bx	lr

0800a92a <BLS_Init>:

__WEAK void BLS_Init( void )
{
 800a92a:	b480      	push	{r7}
 800a92c:	af00      	add	r7, sp, #0
  return;
 800a92e:	bf00      	nop
}
 800a930:	46bd      	mov	sp, r7
 800a932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a936:	4770      	bx	lr

0800a938 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 800a938:	b480      	push	{r7}
 800a93a:	af00      	add	r7, sp, #0
  return;
 800a93c:	bf00      	nop
}
 800a93e:	46bd      	mov	sp, r7
 800a940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a944:	4770      	bx	lr

0800a946 <DIS_Init>:
__WEAK void DIS_Init( void )
{
 800a946:	b480      	push	{r7}
 800a948:	af00      	add	r7, sp, #0
  return;
 800a94a:	bf00      	nop
}
 800a94c:	46bd      	mov	sp, r7
 800a94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a952:	4770      	bx	lr

0800a954 <EDS_STM_Init>:
__WEAK void EDS_STM_Init( void )
{
 800a954:	b480      	push	{r7}
 800a956:	af00      	add	r7, sp, #0
  return;
 800a958:	bf00      	nop
}
 800a95a:	46bd      	mov	sp, r7
 800a95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a960:	4770      	bx	lr

0800a962 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 800a962:	b480      	push	{r7}
 800a964:	af00      	add	r7, sp, #0
  return;
 800a966:	bf00      	nop
}
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <HRS_Init>:
__WEAK void HRS_Init( void )
{
 800a970:	b480      	push	{r7}
 800a972:	af00      	add	r7, sp, #0
  return;
 800a974:	bf00      	nop
}
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr

0800a97e <HTS_Init>:
__WEAK void HTS_Init( void )
{
 800a97e:	b480      	push	{r7}
 800a980:	af00      	add	r7, sp, #0
  return;
 800a982:	bf00      	nop
}
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <IAS_Init>:
__WEAK void IAS_Init( void )
{
 800a98c:	b480      	push	{r7}
 800a98e:	af00      	add	r7, sp, #0
  return;
 800a990:	bf00      	nop
}
 800a992:	46bd      	mov	sp, r7
 800a994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a998:	4770      	bx	lr

0800a99a <LLS_Init>:
__WEAK void LLS_Init( void )
{
 800a99a:	b480      	push	{r7}
 800a99c:	af00      	add	r7, sp, #0
  return;
 800a99e:	bf00      	nop
}
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr

0800a9a8 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 800a9a8:	b480      	push	{r7}
 800a9aa:	af00      	add	r7, sp, #0
  return;
 800a9ac:	bf00      	nop
}
 800a9ae:	46bd      	mov	sp, r7
 800a9b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9b4:	4770      	bx	lr

0800a9b6 <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 800a9b6:	b480      	push	{r7}
 800a9b8:	af00      	add	r7, sp, #0
  return;
 800a9ba:	bf00      	nop
}
 800a9bc:	46bd      	mov	sp, r7
 800a9be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c2:	4770      	bx	lr

0800a9c4 <ZDD_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
  return;
}
__WEAK void ZDD_STM_Init( void )
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	af00      	add	r7, sp, #0
  return;
 800a9c8:	bf00      	nop
}
 800a9ca:	46bd      	mov	sp, r7
 800a9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d0:	4770      	bx	lr

0800a9d2 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	af00      	add	r7, sp, #0
  return;
 800a9d6:	bf00      	nop
}
 800a9d8:	46bd      	mov	sp, r7
 800a9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9de:	4770      	bx	lr

0800a9e0 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 800a9e0:	b480      	push	{r7}
 800a9e2:	af00      	add	r7, sp, #0
  return;
 800a9e4:	bf00      	nop
}
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ec:	4770      	bx	lr

0800a9ee <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 800a9ee:	b480      	push	{r7}
 800a9f0:	af00      	add	r7, sp, #0
  return;
 800a9f2:	bf00      	nop
}
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	af00      	add	r7, sp, #0
  return;
 800aa00:	bf00      	nop
}
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr
	...

0800aa0c <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 800aa0c:	b580      	push	{r7, lr}
 800aa0e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800aa10:	4b04      	ldr	r3, [pc, #16]	@ (800aa24 <SVCCTL_Init+0x18>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 800aa16:	4b04      	ldr	r3, [pc, #16]	@ (800aa28 <SVCCTL_Init+0x1c>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 800aa1c:	f000 f806 	bl	800aa2c <SVCCTL_SvcInit>

  return;
 800aa20:	bf00      	nop
}
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	20000088 	.word	0x20000088
 800aa28:	20000090 	.word	0x20000090

0800aa2c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	af00      	add	r7, sp, #0
  BAS_Init();
 800aa30:	f7ff ff74 	bl	800a91c <BAS_Init>

  BLS_Init();
 800aa34:	f7ff ff79 	bl	800a92a <BLS_Init>

  CRS_STM_Init();
 800aa38:	f7ff ff7e 	bl	800a938 <CRS_STM_Init>

  DIS_Init();
 800aa3c:	f7ff ff83 	bl	800a946 <DIS_Init>

  EDS_STM_Init();
 800aa40:	f7ff ff88 	bl	800a954 <EDS_STM_Init>

  HIDS_Init();
 800aa44:	f7ff ff8d 	bl	800a962 <HIDS_Init>

  HRS_Init();
 800aa48:	f7ff ff92 	bl	800a970 <HRS_Init>

  HTS_Init();
 800aa4c:	f7ff ff97 	bl	800a97e <HTS_Init>

  IAS_Init();
 800aa50:	f7ff ff9c 	bl	800a98c <IAS_Init>

  LLS_Init();
 800aa54:	f7ff ffa1 	bl	800a99a <LLS_Init>

  TPS_Init();
 800aa58:	f7ff ffa6 	bl	800a9a8 <TPS_Init>

  MOTENV_STM_Init();
 800aa5c:	f7ff ffab 	bl	800a9b6 <MOTENV_STM_Init>


  //P2PS_STM_Init();
  Hermes_App_Init();
 800aa60:	f001 fd3c 	bl	800c4dc <Hermes_App_Init>

  ZDD_STM_Init();
 800aa64:	f7ff ffae 	bl	800a9c4 <ZDD_STM_Init>

  OTAS_STM_Init();
 800aa68:	f7ff ffb3 	bl	800a9d2 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 800aa6c:	f7ff ffbf 	bl	800a9ee <BVOPUS_STM_Init>

  MESH_Init();
 800aa70:	f7ff ffb6 	bl	800a9e0 <MESH_Init>

  SVCCTL_InitCustomSvc();
 800aa74:	f7ff ffc2 	bl	800a9fc <SVCCTL_InitCustomSvc>
  
  return;
 800aa78:	bf00      	nop
}
 800aa7a:	bd80      	pop	{r7, pc}

0800aa7c <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 800aa7c:	b480      	push	{r7}
 800aa7e:	b083      	sub	sp, #12
 800aa80:	af00      	add	r7, sp, #0
 800aa82:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 800aa84:	4b09      	ldr	r3, [pc, #36]	@ (800aaac <SVCCTL_RegisterSvcHandler+0x30>)
 800aa86:	791b      	ldrb	r3, [r3, #4]
 800aa88:	4619      	mov	r1, r3
 800aa8a:	4a08      	ldr	r2, [pc, #32]	@ (800aaac <SVCCTL_RegisterSvcHandler+0x30>)
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 800aa92:	4b06      	ldr	r3, [pc, #24]	@ (800aaac <SVCCTL_RegisterSvcHandler+0x30>)
 800aa94:	791b      	ldrb	r3, [r3, #4]
 800aa96:	3301      	adds	r3, #1
 800aa98:	b2da      	uxtb	r2, r3
 800aa9a:	4b04      	ldr	r3, [pc, #16]	@ (800aaac <SVCCTL_RegisterSvcHandler+0x30>)
 800aa9c:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 800aa9e:	bf00      	nop
}
 800aaa0:	370c      	adds	r7, #12
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa8:	4770      	bx	lr
 800aaaa:	bf00      	nop
 800aaac:	20000088 	.word	0x20000088

0800aab0 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	3301      	adds	r3, #1
 800aabc:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 800aabe:	2300      	movs	r3, #0
 800aac0:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 800aac2:	693b      	ldr	r3, [r7, #16]
 800aac4:	781b      	ldrb	r3, [r3, #0]
 800aac6:	2bff      	cmp	r3, #255	@ 0xff
 800aac8:	d125      	bne.n	800ab16 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	3302      	adds	r3, #2
 800aace:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	881b      	ldrh	r3, [r3, #0]
 800aad4:	b29b      	uxth	r3, r3
 800aad6:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aada:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800aade:	d118      	bne.n	800ab12 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800aae0:	2300      	movs	r3, #0
 800aae2:	757b      	strb	r3, [r7, #21]
 800aae4:	e00d      	b.n	800ab02 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 800aae6:	7d7b      	ldrb	r3, [r7, #21]
 800aae8:	4a1a      	ldr	r2, [pc, #104]	@ (800ab54 <SVCCTL_UserEvtRx+0xa4>)
 800aaea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	4798      	blx	r3
 800aaf2:	4603      	mov	r3, r0
 800aaf4:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 800aaf6:	7dfb      	ldrb	r3, [r7, #23]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d108      	bne.n	800ab0e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 800aafc:	7d7b      	ldrb	r3, [r7, #21]
 800aafe:	3301      	adds	r3, #1
 800ab00:	757b      	strb	r3, [r7, #21]
 800ab02:	4b14      	ldr	r3, [pc, #80]	@ (800ab54 <SVCCTL_UserEvtRx+0xa4>)
 800ab04:	791b      	ldrb	r3, [r3, #4]
 800ab06:	7d7a      	ldrb	r2, [r7, #21]
 800ab08:	429a      	cmp	r2, r3
 800ab0a:	d3ec      	bcc.n	800aae6 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 800ab0c:	e002      	b.n	800ab14 <SVCCTL_UserEvtRx+0x64>
              break;
 800ab0e:	bf00      	nop
          break;
 800ab10:	e000      	b.n	800ab14 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 800ab12:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800ab14:	e000      	b.n	800ab18 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 800ab16:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 800ab18:	7dfb      	ldrb	r3, [r7, #23]
 800ab1a:	2b02      	cmp	r3, #2
 800ab1c:	d00f      	beq.n	800ab3e <SVCCTL_UserEvtRx+0x8e>
 800ab1e:	2b02      	cmp	r3, #2
 800ab20:	dc10      	bgt.n	800ab44 <SVCCTL_UserEvtRx+0x94>
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d002      	beq.n	800ab2c <SVCCTL_UserEvtRx+0x7c>
 800ab26:	2b01      	cmp	r3, #1
 800ab28:	d006      	beq.n	800ab38 <SVCCTL_UserEvtRx+0x88>
 800ab2a:	e00b      	b.n	800ab44 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f001 ff19 	bl	800c964 <SVCCTL_App_Notification>
 800ab32:	4603      	mov	r3, r0
 800ab34:	75bb      	strb	r3, [r7, #22]
      break;
 800ab36:	e008      	b.n	800ab4a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ab38:	2301      	movs	r3, #1
 800ab3a:	75bb      	strb	r3, [r7, #22]
      break;
 800ab3c:	e005      	b.n	800ab4a <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	75bb      	strb	r3, [r7, #22]
      break;
 800ab42:	e002      	b.n	800ab4a <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 800ab44:	2301      	movs	r3, #1
 800ab46:	75bb      	strb	r3, [r7, #22]
      break;
 800ab48:	bf00      	nop
  }

  return (return_status);
 800ab4a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	3718      	adds	r7, #24
 800ab50:	46bd      	mov	sp, r7
 800ab52:	bd80      	pop	{r7, pc}
 800ab54:	20000088 	.word	0x20000088

0800ab58 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 800ab58:	b580      	push	{r7, lr}
 800ab5a:	b088      	sub	sp, #32
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ab60:	f107 030c 	add.w	r3, r7, #12
 800ab64:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 800ab6c:	69fb      	ldr	r3, [r7, #28]
 800ab6e:	212e      	movs	r1, #46	@ 0x2e
 800ab70:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 800ab74:	f000 fae8 	bl	800b148 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800ab78:	69fb      	ldr	r3, [r7, #28]
 800ab7a:	330b      	adds	r3, #11
 800ab7c:	78db      	ldrb	r3, [r3, #3]
}
 800ab7e:	4618      	mov	r0, r3
 800ab80:	3720      	adds	r7, #32
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}

0800ab86 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 800ab86:	b580      	push	{r7, lr}
 800ab88:	b088      	sub	sp, #32
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800ab8e:	f107 030c 	add.w	r3, r7, #12
 800ab92:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 800ab9a:	69fb      	ldr	r3, [r7, #28]
 800ab9c:	210f      	movs	r1, #15
 800ab9e:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 800aba2:	f000 fad1 	bl	800b148 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	330b      	adds	r3, #11
 800abaa:	78db      	ldrb	r3, [r3, #3]
}
 800abac:	4618      	mov	r0, r3
 800abae:	3720      	adds	r7, #32
 800abb0:	46bd      	mov	sp, r7
 800abb2:	bd80      	pop	{r7, pc}

0800abb4 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b088      	sub	sp, #32
 800abb8:	af00      	add	r7, sp, #0
 800abba:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800abbc:	f107 030c 	add.w	r3, r7, #12
 800abc0:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 800abc2:	69fb      	ldr	r3, [r7, #28]
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	2110      	movs	r1, #16
 800abc8:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 800abcc:	f000 fabc 	bl	800b148 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 800abd0:	69fb      	ldr	r3, [r7, #28]
 800abd2:	330b      	adds	r3, #11
 800abd4:	78db      	ldrb	r3, [r3, #3]
}
 800abd6:	4618      	mov	r0, r3
 800abd8:	3720      	adds	r7, #32
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
	...

0800abe0 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 800abe0:	b480      	push	{r7}
 800abe2:	b08b      	sub	sp, #44	@ 0x2c
 800abe4:	af00      	add	r7, sp, #0
 800abe6:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800abe8:	2300      	movs	r3, #0
 800abea:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 800abec:	2300      	movs	r3, #0
 800abee:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 800abf0:	2300      	movs	r3, #0
 800abf2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 800abf4:	2300      	movs	r3, #0
 800abf6:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800abf8:	2300      	movs	r3, #0
 800abfa:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 800abfc:	2300      	movs	r3, #0
 800abfe:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 800ac00:	2300      	movs	r3, #0
 800ac02:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 800ac04:	2300      	movs	r3, #0
 800ac06:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800ac08:	4b4a      	ldr	r3, [pc, #296]	@ (800ad34 <SHCI_GetWirelessFwInfo+0x154>)
 800ac0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac0c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800ac10:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 800ac12:	693b      	ldr	r3, [r7, #16]
 800ac14:	009b      	lsls	r3, r3, #2
 800ac16:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800ac1a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	4a44      	ldr	r2, [pc, #272]	@ (800ad38 <SHCI_GetWirelessFwInfo+0x158>)
 800ac28:	4293      	cmp	r3, r2
 800ac2a:	d10f      	bne.n	800ac4c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 800ac2c:	68bb      	ldr	r3, [r7, #8]
 800ac2e:	695b      	ldr	r3, [r3, #20]
 800ac30:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 800ac32:	68bb      	ldr	r3, [r7, #8]
 800ac34:	699b      	ldr	r3, [r3, #24]
 800ac36:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	69db      	ldr	r3, [r3, #28]
 800ac3c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 800ac44:	68bb      	ldr	r3, [r7, #8]
 800ac46:	691b      	ldr	r3, [r3, #16]
 800ac48:	617b      	str	r3, [r7, #20]
 800ac4a:	e01a      	b.n	800ac82 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 800ac4c:	693b      	ldr	r3, [r7, #16]
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 800ac54:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 800ac58:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	691b      	ldr	r3, [r3, #16]
 800ac60:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	695b      	ldr	r3, [r3, #20]
 800ac68:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	699b      	ldr	r3, [r3, #24]
 800ac70:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	685b      	ldr	r3, [r3, #4]
 800ac78:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800ac82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac84:	0e1b      	lsrs	r3, r3, #24
 800ac86:	b2da      	uxtb	r2, r3
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac8e:	0c1b      	lsrs	r3, r3, #16
 800ac90:	b2da      	uxtb	r2, r3
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ac96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac98:	0a1b      	lsrs	r3, r3, #8
 800ac9a:	b2da      	uxtb	r2, r3
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 800aca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca2:	091b      	lsrs	r3, r3, #4
 800aca4:	b2db      	uxtb	r3, r3
 800aca6:	f003 030f 	and.w	r3, r3, #15
 800acaa:	b2da      	uxtb	r2, r3
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 800acb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	f003 030f 	and.w	r3, r3, #15
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800acbe:	6a3b      	ldr	r3, [r7, #32]
 800acc0:	0e1b      	lsrs	r3, r3, #24
 800acc2:	b2da      	uxtb	r2, r3
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800acc8:	6a3b      	ldr	r3, [r7, #32]
 800acca:	0c1b      	lsrs	r3, r3, #16
 800accc:	b2da      	uxtb	r2, r3
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 800acd2:	6a3b      	ldr	r3, [r7, #32]
 800acd4:	0a1b      	lsrs	r3, r3, #8
 800acd6:	b2da      	uxtb	r2, r3
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800acdc:	6a3b      	ldr	r3, [r7, #32]
 800acde:	b2da      	uxtb	r2, r3
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 800ace4:	69fb      	ldr	r3, [r7, #28]
 800ace6:	b2da      	uxtb	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 800acec:	69bb      	ldr	r3, [r7, #24]
 800acee:	0e1b      	lsrs	r3, r3, #24
 800acf0:	b2da      	uxtb	r2, r3
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800acf6:	69bb      	ldr	r3, [r7, #24]
 800acf8:	0c1b      	lsrs	r3, r3, #16
 800acfa:	b2da      	uxtb	r2, r3
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	0a1b      	lsrs	r3, r3, #8
 800ad04:	b2da      	uxtb	r2, r3
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	0e1b      	lsrs	r3, r3, #24
 800ad0e:	b2da      	uxtb	r2, r3
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800ad14:	697b      	ldr	r3, [r7, #20]
 800ad16:	0c1b      	lsrs	r3, r3, #16
 800ad18:	b2da      	uxtb	r2, r3
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 800ad1e:	697b      	ldr	r3, [r7, #20]
 800ad20:	b2da      	uxtb	r2, r3
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800ad26:	2300      	movs	r3, #0
}
 800ad28:	4618      	mov	r0, r3
 800ad2a:	372c      	adds	r7, #44	@ 0x2c
 800ad2c:	46bd      	mov	sp, r7
 800ad2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad32:	4770      	bx	lr
 800ad34:	58004000 	.word	0x58004000
 800ad38:	a94656b9 	.word	0xa94656b9

0800ad3c <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800ad3c:	b580      	push	{r7, lr}
 800ad3e:	b082      	sub	sp, #8
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	6078      	str	r0, [r7, #4]
 800ad44:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800ad46:	683b      	ldr	r3, [r7, #0]
 800ad48:	685b      	ldr	r3, [r3, #4]
 800ad4a:	4a08      	ldr	r2, [pc, #32]	@ (800ad6c <hci_init+0x30>)
 800ad4c:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 800ad4e:	4a08      	ldr	r2, [pc, #32]	@ (800ad70 <hci_init+0x34>)
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 800ad54:	4806      	ldr	r0, [pc, #24]	@ (800ad70 <hci_init+0x34>)
 800ad56:	f000 f979 	bl	800b04c <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	4618      	mov	r0, r3
 800ad60:	f000 f8da 	bl	800af18 <TlInit>

  return;
 800ad64:	bf00      	nop
}
 800ad66:	3708      	adds	r7, #8
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}
 800ad6c:	20000460 	.word	0x20000460
 800ad70:	20000438 	.word	0x20000438

0800ad74 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800ad7a:	4822      	ldr	r0, [pc, #136]	@ (800ae04 <hci_user_evt_proc+0x90>)
 800ad7c:	f000 fdd2 	bl	800b924 <LST_is_empty>
 800ad80:	4603      	mov	r3, r0
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d12b      	bne.n	800adde <hci_user_evt_proc+0x6a>
 800ad86:	4b20      	ldr	r3, [pc, #128]	@ (800ae08 <hci_user_evt_proc+0x94>)
 800ad88:	781b      	ldrb	r3, [r3, #0]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d027      	beq.n	800adde <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800ad8e:	f107 030c 	add.w	r3, r7, #12
 800ad92:	4619      	mov	r1, r3
 800ad94:	481b      	ldr	r0, [pc, #108]	@ (800ae04 <hci_user_evt_proc+0x90>)
 800ad96:	f000 fe54 	bl	800ba42 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800ad9a:	4b1c      	ldr	r3, [pc, #112]	@ (800ae0c <hci_user_evt_proc+0x98>)
 800ad9c:	69db      	ldr	r3, [r3, #28]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d00c      	beq.n	800adbc <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800ada6:	2301      	movs	r3, #1
 800ada8:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800adaa:	4b18      	ldr	r3, [pc, #96]	@ (800ae0c <hci_user_evt_proc+0x98>)
 800adac:	69db      	ldr	r3, [r3, #28]
 800adae:	1d3a      	adds	r2, r7, #4
 800adb0:	4610      	mov	r0, r2
 800adb2:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 800adb4:	793a      	ldrb	r2, [r7, #4]
 800adb6:	4b14      	ldr	r3, [pc, #80]	@ (800ae08 <hci_user_evt_proc+0x94>)
 800adb8:	701a      	strb	r2, [r3, #0]
 800adba:	e002      	b.n	800adc2 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800adbc:	4b12      	ldr	r3, [pc, #72]	@ (800ae08 <hci_user_evt_proc+0x94>)
 800adbe:	2201      	movs	r2, #1
 800adc0:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 800adc2:	4b11      	ldr	r3, [pc, #68]	@ (800ae08 <hci_user_evt_proc+0x94>)
 800adc4:	781b      	ldrb	r3, [r3, #0]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d004      	beq.n	800add4 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	4618      	mov	r0, r3
 800adce:	f000 fc0d 	bl	800b5ec <TL_MM_EvtDone>
 800add2:	e004      	b.n	800adde <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	4619      	mov	r1, r3
 800add8:	480a      	ldr	r0, [pc, #40]	@ (800ae04 <hci_user_evt_proc+0x90>)
 800adda:	f000 fdc5 	bl	800b968 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 800adde:	4809      	ldr	r0, [pc, #36]	@ (800ae04 <hci_user_evt_proc+0x90>)
 800ade0:	f000 fda0 	bl	800b924 <LST_is_empty>
 800ade4:	4603      	mov	r3, r0
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d107      	bne.n	800adfa <hci_user_evt_proc+0x86>
 800adea:	4b07      	ldr	r3, [pc, #28]	@ (800ae08 <hci_user_evt_proc+0x94>)
 800adec:	781b      	ldrb	r3, [r3, #0]
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d003      	beq.n	800adfa <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 800adf2:	4804      	ldr	r0, [pc, #16]	@ (800ae04 <hci_user_evt_proc+0x90>)
 800adf4:	f002 fc0c 	bl	800d610 <hci_notify_asynch_evt>
  }


  return;
 800adf8:	bf00      	nop
 800adfa:	bf00      	nop
}
 800adfc:	3710      	adds	r7, #16
 800adfe:	46bd      	mov	sp, r7
 800ae00:	bd80      	pop	{r7, pc}
 800ae02:	bf00      	nop
 800ae04:	20000098 	.word	0x20000098
 800ae08:	200000a4 	.word	0x200000a4
 800ae0c:	20000438 	.word	0x20000438

0800ae10 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b088      	sub	sp, #32
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	460b      	mov	r3, r1
 800ae1a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 800ae1c:	2000      	movs	r0, #0
 800ae1e:	f000 f8d1 	bl	800afc4 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 800ae22:	2300      	movs	r3, #0
 800ae24:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	885b      	ldrh	r3, [r3, #2]
 800ae2a:	b21b      	sxth	r3, r3
 800ae2c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ae30:	b21a      	sxth	r2, r3
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	881b      	ldrh	r3, [r3, #0]
 800ae36:	029b      	lsls	r3, r3, #10
 800ae38:	b21b      	sxth	r3, r3
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	b21b      	sxth	r3, r3
 800ae3e:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 800ae40:	4b33      	ldr	r3, [pc, #204]	@ (800af10 <hci_send_req+0x100>)
 800ae42:	2201      	movs	r2, #1
 800ae44:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	68db      	ldr	r3, [r3, #12]
 800ae4a:	b2d9      	uxtb	r1, r3
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	689a      	ldr	r2, [r3, #8]
 800ae50:	8bbb      	ldrh	r3, [r7, #28]
 800ae52:	4618      	mov	r0, r3
 800ae54:	f000 f890 	bl	800af78 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 800ae58:	e04e      	b.n	800aef8 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 800ae5a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800ae5e:	f002 fbee 	bl	800d63e <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800ae62:	e043      	b.n	800aeec <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 800ae64:	f107 030c 	add.w	r3, r7, #12
 800ae68:	4619      	mov	r1, r3
 800ae6a:	482a      	ldr	r0, [pc, #168]	@ (800af14 <hci_send_req+0x104>)
 800ae6c:	f000 fde9 	bl	800ba42 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	7a5b      	ldrb	r3, [r3, #9]
 800ae74:	2b0f      	cmp	r3, #15
 800ae76:	d114      	bne.n	800aea2 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	330b      	adds	r3, #11
 800ae7c:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 800ae7e:	693b      	ldr	r3, [r7, #16]
 800ae80:	885b      	ldrh	r3, [r3, #2]
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	8bba      	ldrh	r2, [r7, #28]
 800ae86:	429a      	cmp	r2, r3
 800ae88:	d104      	bne.n	800ae94 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	691b      	ldr	r3, [r3, #16]
 800ae8e:	693a      	ldr	r2, [r7, #16]
 800ae90:	7812      	ldrb	r2, [r2, #0]
 800ae92:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	785b      	ldrb	r3, [r3, #1]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d027      	beq.n	800aeec <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	77fb      	strb	r3, [r7, #31]
 800aea0:	e024      	b.n	800aeec <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	330b      	adds	r3, #11
 800aea6:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 800aea8:	69bb      	ldr	r3, [r7, #24]
 800aeaa:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800aeae:	b29b      	uxth	r3, r3
 800aeb0:	8bba      	ldrh	r2, [r7, #28]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d114      	bne.n	800aee0 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	7a9b      	ldrb	r3, [r3, #10]
 800aeba:	3b03      	subs	r3, #3
 800aebc:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	695a      	ldr	r2, [r3, #20]
 800aec2:	7dfb      	ldrb	r3, [r7, #23]
 800aec4:	429a      	cmp	r2, r3
 800aec6:	bfa8      	it	ge
 800aec8:	461a      	movge	r2, r3
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6918      	ldr	r0, [r3, #16]
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	1cd9      	adds	r1, r3, #3
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	695b      	ldr	r3, [r3, #20]
 800aeda:	461a      	mov	r2, r3
 800aedc:	f003 fd43 	bl	800e966 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800aee0:	69bb      	ldr	r3, [r7, #24]
 800aee2:	781b      	ldrb	r3, [r3, #0]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d001      	beq.n	800aeec <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800aee8:	2301      	movs	r3, #1
 800aeea:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800aeec:	4809      	ldr	r0, [pc, #36]	@ (800af14 <hci_send_req+0x104>)
 800aeee:	f000 fd19 	bl	800b924 <LST_is_empty>
 800aef2:	4603      	mov	r3, r0
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d0b5      	beq.n	800ae64 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 800aef8:	7ffb      	ldrb	r3, [r7, #31]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d0ad      	beq.n	800ae5a <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800aefe:	2001      	movs	r0, #1
 800af00:	f000 f860 	bl	800afc4 <NotifyCmdStatus>

  return 0;
 800af04:	2300      	movs	r3, #0
}
 800af06:	4618      	mov	r0, r3
 800af08:	3720      	adds	r7, #32
 800af0a:	46bd      	mov	sp, r7
 800af0c:	bd80      	pop	{r7, pc}
 800af0e:	bf00      	nop
 800af10:	20000464 	.word	0x20000464
 800af14:	20000458 	.word	0x20000458

0800af18 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b086      	sub	sp, #24
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 800af20:	480f      	ldr	r0, [pc, #60]	@ (800af60 <TlInit+0x48>)
 800af22:	f000 fcef 	bl	800b904 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800af26:	4a0f      	ldr	r2, [pc, #60]	@ (800af64 <TlInit+0x4c>)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 800af2c:	480e      	ldr	r0, [pc, #56]	@ (800af68 <TlInit+0x50>)
 800af2e:	f000 fce9 	bl	800b904 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800af32:	4b0e      	ldr	r3, [pc, #56]	@ (800af6c <TlInit+0x54>)
 800af34:	2201      	movs	r2, #1
 800af36:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 800af38:	4b0d      	ldr	r3, [pc, #52]	@ (800af70 <TlInit+0x58>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d00a      	beq.n	800af56 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 800af44:	4b0b      	ldr	r3, [pc, #44]	@ (800af74 <TlInit+0x5c>)
 800af46:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 800af48:	4b09      	ldr	r3, [pc, #36]	@ (800af70 <TlInit+0x58>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f107 0208 	add.w	r2, r7, #8
 800af50:	4610      	mov	r0, r2
 800af52:	4798      	blx	r3
  }

  return;
 800af54:	bf00      	nop
 800af56:	bf00      	nop
}
 800af58:	3718      	adds	r7, #24
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	20000458 	.word	0x20000458
 800af64:	200000a0 	.word	0x200000a0
 800af68:	20000098 	.word	0x20000098
 800af6c:	200000a4 	.word	0x200000a4
 800af70:	20000438 	.word	0x20000438
 800af74:	0800b005 	.word	0x0800b005

0800af78 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b082      	sub	sp, #8
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	4603      	mov	r3, r0
 800af80:	603a      	str	r2, [r7, #0]
 800af82:	80fb      	strh	r3, [r7, #6]
 800af84:	460b      	mov	r3, r1
 800af86:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 800af88:	4b0c      	ldr	r3, [pc, #48]	@ (800afbc <SendCmd+0x44>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	88fa      	ldrh	r2, [r7, #6]
 800af8e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 800af92:	4b0a      	ldr	r3, [pc, #40]	@ (800afbc <SendCmd+0x44>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	797a      	ldrb	r2, [r7, #5]
 800af98:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 800af9a:	4b08      	ldr	r3, [pc, #32]	@ (800afbc <SendCmd+0x44>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	330c      	adds	r3, #12
 800afa0:	797a      	ldrb	r2, [r7, #5]
 800afa2:	6839      	ldr	r1, [r7, #0]
 800afa4:	4618      	mov	r0, r3
 800afa6:	f003 fcde 	bl	800e966 <memcpy>

  hciContext.io.Send(0,0);
 800afaa:	4b05      	ldr	r3, [pc, #20]	@ (800afc0 <SendCmd+0x48>)
 800afac:	691b      	ldr	r3, [r3, #16]
 800afae:	2100      	movs	r1, #0
 800afb0:	2000      	movs	r0, #0
 800afb2:	4798      	blx	r3

  return;
 800afb4:	bf00      	nop
}
 800afb6:	3708      	adds	r7, #8
 800afb8:	46bd      	mov	sp, r7
 800afba:	bd80      	pop	{r7, pc}
 800afbc:	200000a0 	.word	0x200000a0
 800afc0:	20000438 	.word	0x20000438

0800afc4 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b082      	sub	sp, #8
 800afc8:	af00      	add	r7, sp, #0
 800afca:	4603      	mov	r3, r0
 800afcc:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 800afce:	79fb      	ldrb	r3, [r7, #7]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d108      	bne.n	800afe6 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800afd4:	4b0a      	ldr	r3, [pc, #40]	@ (800b000 <NotifyCmdStatus+0x3c>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d00d      	beq.n	800aff8 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 800afdc:	4b08      	ldr	r3, [pc, #32]	@ (800b000 <NotifyCmdStatus+0x3c>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	2000      	movs	r0, #0
 800afe2:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800afe4:	e008      	b.n	800aff8 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800afe6:	4b06      	ldr	r3, [pc, #24]	@ (800b000 <NotifyCmdStatus+0x3c>)
 800afe8:	681b      	ldr	r3, [r3, #0]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d004      	beq.n	800aff8 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 800afee:	4b04      	ldr	r3, [pc, #16]	@ (800b000 <NotifyCmdStatus+0x3c>)
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	2001      	movs	r0, #1
 800aff4:	4798      	blx	r3
  return;
 800aff6:	bf00      	nop
 800aff8:	bf00      	nop
}
 800affa:	3708      	adds	r7, #8
 800affc:	46bd      	mov	sp, r7
 800affe:	bd80      	pop	{r7, pc}
 800b000:	20000460 	.word	0x20000460

0800b004 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b082      	sub	sp, #8
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	7a5b      	ldrb	r3, [r3, #9]
 800b010:	2b0f      	cmp	r3, #15
 800b012:	d003      	beq.n	800b01c <TlEvtReceived+0x18>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	7a5b      	ldrb	r3, [r3, #9]
 800b018:	2b0e      	cmp	r3, #14
 800b01a:	d107      	bne.n	800b02c <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 800b01c:	6879      	ldr	r1, [r7, #4]
 800b01e:	4809      	ldr	r0, [pc, #36]	@ (800b044 <TlEvtReceived+0x40>)
 800b020:	f000 fcc8 	bl	800b9b4 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800b024:	2000      	movs	r0, #0
 800b026:	f002 faff 	bl	800d628 <hci_cmd_resp_release>
 800b02a:	e006      	b.n	800b03a <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 800b02c:	6879      	ldr	r1, [r7, #4]
 800b02e:	4806      	ldr	r0, [pc, #24]	@ (800b048 <TlEvtReceived+0x44>)
 800b030:	f000 fcc0 	bl	800b9b4 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b034:	4804      	ldr	r0, [pc, #16]	@ (800b048 <TlEvtReceived+0x44>)
 800b036:	f002 faeb 	bl	800d610 <hci_notify_asynch_evt>
  }

  return;
 800b03a:	bf00      	nop
}
 800b03c:	3708      	adds	r7, #8
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	20000458 	.word	0x20000458
 800b048:	20000098 	.word	0x20000098

0800b04c <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b083      	sub	sp, #12
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	4a05      	ldr	r2, [pc, #20]	@ (800b06c <hci_register_io_bus+0x20>)
 800b058:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	4a04      	ldr	r2, [pc, #16]	@ (800b070 <hci_register_io_bus+0x24>)
 800b05e:	611a      	str	r2, [r3, #16]

  return;
 800b060:	bf00      	nop
}
 800b062:	370c      	adds	r7, #12
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr
 800b06c:	0800b365 	.word	0x0800b365
 800b070:	0800b3cd 	.word	0x0800b3cd

0800b074 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 800b074:	b580      	push	{r7, lr}
 800b076:	b082      	sub	sp, #8
 800b078:	af00      	add	r7, sp, #0
 800b07a:	6078      	str	r0, [r7, #4]
 800b07c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 800b07e:	683b      	ldr	r3, [r7, #0]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	4a08      	ldr	r2, [pc, #32]	@ (800b0a4 <shci_init+0x30>)
 800b084:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 800b086:	4a08      	ldr	r2, [pc, #32]	@ (800b0a8 <shci_init+0x34>)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 800b08c:	4806      	ldr	r0, [pc, #24]	@ (800b0a8 <shci_init+0x34>)
 800b08e:	f000 f915 	bl	800b2bc <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 800b092:	683b      	ldr	r3, [r7, #0]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	4618      	mov	r0, r3
 800b098:	f000 f898 	bl	800b1cc <TlInit>

  return;
 800b09c:	bf00      	nop
}
 800b09e:	3708      	adds	r7, #8
 800b0a0:	46bd      	mov	sp, r7
 800b0a2:	bd80      	pop	{r7, pc}
 800b0a4:	20000488 	.word	0x20000488
 800b0a8:	20000468 	.word	0x20000468

0800b0ac <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 800b0ac:	b580      	push	{r7, lr}
 800b0ae:	b084      	sub	sp, #16
 800b0b0:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b0b2:	4822      	ldr	r0, [pc, #136]	@ (800b13c <shci_user_evt_proc+0x90>)
 800b0b4:	f000 fc36 	bl	800b924 <LST_is_empty>
 800b0b8:	4603      	mov	r3, r0
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d12b      	bne.n	800b116 <shci_user_evt_proc+0x6a>
 800b0be:	4b20      	ldr	r3, [pc, #128]	@ (800b140 <shci_user_evt_proc+0x94>)
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d027      	beq.n	800b116 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800b0c6:	f107 030c 	add.w	r3, r7, #12
 800b0ca:	4619      	mov	r1, r3
 800b0cc:	481b      	ldr	r0, [pc, #108]	@ (800b13c <shci_user_evt_proc+0x90>)
 800b0ce:	f000 fcb8 	bl	800ba42 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800b0d2:	4b1c      	ldr	r3, [pc, #112]	@ (800b144 <shci_user_evt_proc+0x98>)
 800b0d4:	69db      	ldr	r3, [r3, #28]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d00c      	beq.n	800b0f4 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 800b0de:	2301      	movs	r3, #1
 800b0e0:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800b0e2:	4b18      	ldr	r3, [pc, #96]	@ (800b144 <shci_user_evt_proc+0x98>)
 800b0e4:	69db      	ldr	r3, [r3, #28]
 800b0e6:	1d3a      	adds	r2, r7, #4
 800b0e8:	4610      	mov	r0, r2
 800b0ea:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 800b0ec:	793a      	ldrb	r2, [r7, #4]
 800b0ee:	4b14      	ldr	r3, [pc, #80]	@ (800b140 <shci_user_evt_proc+0x94>)
 800b0f0:	701a      	strb	r2, [r3, #0]
 800b0f2:	e002      	b.n	800b0fa <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b0f4:	4b12      	ldr	r3, [pc, #72]	@ (800b140 <shci_user_evt_proc+0x94>)
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 800b0fa:	4b11      	ldr	r3, [pc, #68]	@ (800b140 <shci_user_evt_proc+0x94>)
 800b0fc:	781b      	ldrb	r3, [r3, #0]
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d004      	beq.n	800b10c <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	4618      	mov	r0, r3
 800b106:	f000 fa71 	bl	800b5ec <TL_MM_EvtDone>
 800b10a:	e004      	b.n	800b116 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	4619      	mov	r1, r3
 800b110:	480a      	ldr	r0, [pc, #40]	@ (800b13c <shci_user_evt_proc+0x90>)
 800b112:	f000 fc29 	bl	800b968 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800b116:	4809      	ldr	r0, [pc, #36]	@ (800b13c <shci_user_evt_proc+0x90>)
 800b118:	f000 fc04 	bl	800b924 <LST_is_empty>
 800b11c:	4603      	mov	r3, r0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d107      	bne.n	800b132 <shci_user_evt_proc+0x86>
 800b122:	4b07      	ldr	r3, [pc, #28]	@ (800b140 <shci_user_evt_proc+0x94>)
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d003      	beq.n	800b132 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 800b12a:	4804      	ldr	r0, [pc, #16]	@ (800b13c <shci_user_evt_proc+0x90>)
 800b12c:	f7f6 f9f3 	bl	8001516 <shci_notify_asynch_evt>
  }


  return;
 800b130:	bf00      	nop
 800b132:	bf00      	nop
}
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	200000a8 	.word	0x200000a8
 800b140:	200000b8 	.word	0x200000b8
 800b144:	20000468 	.word	0x20000468

0800b148 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	60ba      	str	r2, [r7, #8]
 800b150:	607b      	str	r3, [r7, #4]
 800b152:	4603      	mov	r3, r0
 800b154:	81fb      	strh	r3, [r7, #14]
 800b156:	460b      	mov	r3, r1
 800b158:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 800b15a:	2000      	movs	r0, #0
 800b15c:	f000 f868 	bl	800b230 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 800b160:	4b17      	ldr	r3, [pc, #92]	@ (800b1c0 <shci_send+0x78>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	89fa      	ldrh	r2, [r7, #14]
 800b166:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 800b16a:	4b15      	ldr	r3, [pc, #84]	@ (800b1c0 <shci_send+0x78>)
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	7b7a      	ldrb	r2, [r7, #13]
 800b170:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 800b172:	4b13      	ldr	r3, [pc, #76]	@ (800b1c0 <shci_send+0x78>)
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	330c      	adds	r3, #12
 800b178:	7b7a      	ldrb	r2, [r7, #13]
 800b17a:	68b9      	ldr	r1, [r7, #8]
 800b17c:	4618      	mov	r0, r3
 800b17e:	f003 fbf2 	bl	800e966 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 800b182:	4b10      	ldr	r3, [pc, #64]	@ (800b1c4 <shci_send+0x7c>)
 800b184:	2201      	movs	r2, #1
 800b186:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 800b188:	4b0f      	ldr	r3, [pc, #60]	@ (800b1c8 <shci_send+0x80>)
 800b18a:	691b      	ldr	r3, [r3, #16]
 800b18c:	2100      	movs	r1, #0
 800b18e:	2000      	movs	r0, #0
 800b190:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 800b192:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 800b196:	f7f6 f9d5 	bl	8001544 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f103 0008 	add.w	r0, r3, #8
 800b1a0:	4b07      	ldr	r3, [pc, #28]	@ (800b1c0 <shci_send+0x78>)
 800b1a2:	6819      	ldr	r1, [r3, #0]
 800b1a4:	4b06      	ldr	r3, [pc, #24]	@ (800b1c0 <shci_send+0x78>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	789b      	ldrb	r3, [r3, #2]
 800b1aa:	3303      	adds	r3, #3
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	f003 fbda 	bl	800e966 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b1b2:	2001      	movs	r0, #1
 800b1b4:	f000 f83c 	bl	800b230 <Cmd_SetStatus>

  return;
 800b1b8:	bf00      	nop
}
 800b1ba:	3710      	adds	r7, #16
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}
 800b1c0:	200000b4 	.word	0x200000b4
 800b1c4:	2000048c 	.word	0x2000048c
 800b1c8:	20000468 	.word	0x20000468

0800b1cc <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800b1cc:	b580      	push	{r7, lr}
 800b1ce:	b086      	sub	sp, #24
 800b1d0:	af00      	add	r7, sp, #0
 800b1d2:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 800b1d4:	4a10      	ldr	r2, [pc, #64]	@ (800b218 <TlInit+0x4c>)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800b1da:	4810      	ldr	r0, [pc, #64]	@ (800b21c <TlInit+0x50>)
 800b1dc:	f000 fb92 	bl	800b904 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 800b1e0:	2001      	movs	r0, #1
 800b1e2:	f000 f825 	bl	800b230 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800b1e6:	4b0e      	ldr	r3, [pc, #56]	@ (800b220 <TlInit+0x54>)
 800b1e8:	2201      	movs	r2, #1
 800b1ea:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800b1ec:	4b0d      	ldr	r3, [pc, #52]	@ (800b224 <TlInit+0x58>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d00c      	beq.n	800b20e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 800b1f8:	4b0b      	ldr	r3, [pc, #44]	@ (800b228 <TlInit+0x5c>)
 800b1fa:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800b1fc:	4b0b      	ldr	r3, [pc, #44]	@ (800b22c <TlInit+0x60>)
 800b1fe:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 800b200:	4b08      	ldr	r3, [pc, #32]	@ (800b224 <TlInit+0x58>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f107 020c 	add.w	r2, r7, #12
 800b208:	4610      	mov	r0, r2
 800b20a:	4798      	blx	r3
  }

  return;
 800b20c:	bf00      	nop
 800b20e:	bf00      	nop
}
 800b210:	3718      	adds	r7, #24
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop
 800b218:	200000b4 	.word	0x200000b4
 800b21c:	200000a8 	.word	0x200000a8
 800b220:	200000b8 	.word	0x200000b8
 800b224:	20000468 	.word	0x20000468
 800b228:	0800b281 	.word	0x0800b281
 800b22c:	0800b299 	.word	0x0800b299

0800b230 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 800b230:	b580      	push	{r7, lr}
 800b232:	b082      	sub	sp, #8
 800b234:	af00      	add	r7, sp, #0
 800b236:	4603      	mov	r3, r0
 800b238:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800b23a:	79fb      	ldrb	r3, [r7, #7]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d10b      	bne.n	800b258 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 800b240:	4b0d      	ldr	r3, [pc, #52]	@ (800b278 <Cmd_SetStatus+0x48>)
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d003      	beq.n	800b250 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 800b248:	4b0b      	ldr	r3, [pc, #44]	@ (800b278 <Cmd_SetStatus+0x48>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	2000      	movs	r0, #0
 800b24e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 800b250:	4b0a      	ldr	r3, [pc, #40]	@ (800b27c <Cmd_SetStatus+0x4c>)
 800b252:	2200      	movs	r2, #0
 800b254:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 800b256:	e00b      	b.n	800b270 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 800b258:	4b08      	ldr	r3, [pc, #32]	@ (800b27c <Cmd_SetStatus+0x4c>)
 800b25a:	2201      	movs	r2, #1
 800b25c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 800b25e:	4b06      	ldr	r3, [pc, #24]	@ (800b278 <Cmd_SetStatus+0x48>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d004      	beq.n	800b270 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 800b266:	4b04      	ldr	r3, [pc, #16]	@ (800b278 <Cmd_SetStatus+0x48>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	2001      	movs	r0, #1
 800b26c:	4798      	blx	r3
  return;
 800b26e:	bf00      	nop
 800b270:	bf00      	nop
}
 800b272:	3708      	adds	r7, #8
 800b274:	46bd      	mov	sp, r7
 800b276:	bd80      	pop	{r7, pc}
 800b278:	20000488 	.word	0x20000488
 800b27c:	200000b0 	.word	0x200000b0

0800b280 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 800b288:	2000      	movs	r0, #0
 800b28a:	f7f6 f950 	bl	800152e <shci_cmd_resp_release>

  return;
 800b28e:	bf00      	nop
}
 800b290:	3708      	adds	r7, #8
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}
	...

0800b298 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 800b298:	b580      	push	{r7, lr}
 800b29a:	b082      	sub	sp, #8
 800b29c:	af00      	add	r7, sp, #0
 800b29e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 800b2a0:	6879      	ldr	r1, [r7, #4]
 800b2a2:	4805      	ldr	r0, [pc, #20]	@ (800b2b8 <TlUserEvtReceived+0x20>)
 800b2a4:	f000 fb86 	bl	800b9b4 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800b2a8:	4803      	ldr	r0, [pc, #12]	@ (800b2b8 <TlUserEvtReceived+0x20>)
 800b2aa:	f7f6 f934 	bl	8001516 <shci_notify_asynch_evt>

  return;
 800b2ae:	bf00      	nop
}
 800b2b0:	3708      	adds	r7, #8
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop
 800b2b8:	200000a8 	.word	0x200000a8

0800b2bc <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b083      	sub	sp, #12
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	4a05      	ldr	r2, [pc, #20]	@ (800b2dc <shci_register_io_bus+0x20>)
 800b2c8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	4a04      	ldr	r2, [pc, #16]	@ (800b2e0 <shci_register_io_bus+0x24>)
 800b2ce:	611a      	str	r2, [r3, #16]

  return;
 800b2d0:	bf00      	nop
}
 800b2d2:	370c      	adds	r7, #12
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr
 800b2dc:	0800b479 	.word	0x0800b479
 800b2e0:	0800b4cd 	.word	0x0800b4cd

0800b2e4 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 800b2e8:	f002 fd68 	bl	800ddbc <HW_IPCC_Enable>

  return;
 800b2ec:	bf00      	nop
}
 800b2ee:	bd80      	pop	{r7, pc}

0800b2f0 <TL_Init>:


void TL_Init( void )
{
 800b2f0:	b580      	push	{r7, lr}
 800b2f2:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 800b2f4:	4b10      	ldr	r3, [pc, #64]	@ (800b338 <TL_Init+0x48>)
 800b2f6:	4a11      	ldr	r2, [pc, #68]	@ (800b33c <TL_Init+0x4c>)
 800b2f8:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800b2fa:	4b0f      	ldr	r3, [pc, #60]	@ (800b338 <TL_Init+0x48>)
 800b2fc:	4a10      	ldr	r2, [pc, #64]	@ (800b340 <TL_Init+0x50>)
 800b2fe:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 800b300:	4b0d      	ldr	r3, [pc, #52]	@ (800b338 <TL_Init+0x48>)
 800b302:	4a10      	ldr	r2, [pc, #64]	@ (800b344 <TL_Init+0x54>)
 800b304:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 800b306:	4b0c      	ldr	r3, [pc, #48]	@ (800b338 <TL_Init+0x48>)
 800b308:	4a0f      	ldr	r2, [pc, #60]	@ (800b348 <TL_Init+0x58>)
 800b30a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 800b30c:	4b0a      	ldr	r3, [pc, #40]	@ (800b338 <TL_Init+0x48>)
 800b30e:	4a0f      	ldr	r2, [pc, #60]	@ (800b34c <TL_Init+0x5c>)
 800b310:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 800b312:	4b09      	ldr	r3, [pc, #36]	@ (800b338 <TL_Init+0x48>)
 800b314:	4a0e      	ldr	r2, [pc, #56]	@ (800b350 <TL_Init+0x60>)
 800b316:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 800b318:	4b07      	ldr	r3, [pc, #28]	@ (800b338 <TL_Init+0x48>)
 800b31a:	4a0e      	ldr	r2, [pc, #56]	@ (800b354 <TL_Init+0x64>)
 800b31c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800b31e:	4b06      	ldr	r3, [pc, #24]	@ (800b338 <TL_Init+0x48>)
 800b320:	4a0d      	ldr	r2, [pc, #52]	@ (800b358 <TL_Init+0x68>)
 800b322:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 800b324:	4b04      	ldr	r3, [pc, #16]	@ (800b338 <TL_Init+0x48>)
 800b326:	4a0d      	ldr	r2, [pc, #52]	@ (800b35c <TL_Init+0x6c>)
 800b328:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800b32a:	4b03      	ldr	r3, [pc, #12]	@ (800b338 <TL_Init+0x48>)
 800b32c:	4a0c      	ldr	r2, [pc, #48]	@ (800b360 <TL_Init+0x70>)
 800b32e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 800b330:	f002 fd58 	bl	800dde4 <HW_IPCC_Init>

  return;
 800b334:	bf00      	nop
}
 800b336:	bd80      	pop	{r7, pc}
 800b338:	20030000 	.word	0x20030000
 800b33c:	20030028 	.word	0x20030028
 800b340:	20030048 	.word	0x20030048
 800b344:	20030058 	.word	0x20030058
 800b348:	20030068 	.word	0x20030068
 800b34c:	20030070 	.word	0x20030070
 800b350:	20030078 	.word	0x20030078
 800b354:	20030080 	.word	0x20030080
 800b358:	2003009c 	.word	0x2003009c
 800b35c:	200300a0 	.word	0x200300a0
 800b360:	200300ac 	.word	0x200300ac

0800b364 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b084      	sub	sp, #16
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 800b370:	4811      	ldr	r0, [pc, #68]	@ (800b3b8 <TL_BLE_Init+0x54>)
 800b372:	f000 fac7 	bl	800b904 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 800b376:	4b11      	ldr	r3, [pc, #68]	@ (800b3bc <TL_BLE_Init+0x58>)
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	689a      	ldr	r2, [r3, #8]
 800b380:	68bb      	ldr	r3, [r7, #8]
 800b382:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	68da      	ldr	r2, [r3, #12]
 800b388:	68bb      	ldr	r3, [r7, #8]
 800b38a:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	4a0c      	ldr	r2, [pc, #48]	@ (800b3c0 <TL_BLE_Init+0x5c>)
 800b390:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	4a08      	ldr	r2, [pc, #32]	@ (800b3b8 <TL_BLE_Init+0x54>)
 800b396:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 800b398:	f002 fd3a 	bl	800de10 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	4a08      	ldr	r2, [pc, #32]	@ (800b3c4 <TL_BLE_Init+0x60>)
 800b3a2:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	685b      	ldr	r3, [r3, #4]
 800b3a8:	4a07      	ldr	r2, [pc, #28]	@ (800b3c8 <TL_BLE_Init+0x64>)
 800b3aa:	6013      	str	r3, [r2, #0]

  return 0;
 800b3ac:	2300      	movs	r3, #0
}
 800b3ae:	4618      	mov	r0, r3
 800b3b0:	3710      	adds	r7, #16
 800b3b2:	46bd      	mov	sp, r7
 800b3b4:	bd80      	pop	{r7, pc}
 800b3b6:	bf00      	nop
 800b3b8:	200300c8 	.word	0x200300c8
 800b3bc:	20030000 	.word	0x20030000
 800b3c0:	20030d7c 	.word	0x20030d7c
 800b3c4:	20000498 	.word	0x20000498
 800b3c8:	2000049c 	.word	0x2000049c

0800b3cc <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
 800b3d4:	460b      	mov	r3, r1
 800b3d6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 800b3d8:	4b09      	ldr	r3, [pc, #36]	@ (800b400 <TL_BLE_SendCmd+0x34>)
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	2201      	movs	r2, #1
 800b3e0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 800b3e2:	4b07      	ldr	r3, [pc, #28]	@ (800b400 <TL_BLE_SendCmd+0x34>)
 800b3e4:	685b      	ldr	r3, [r3, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	4619      	mov	r1, r3
 800b3ea:	2001      	movs	r0, #1
 800b3ec:	f000 f96c 	bl	800b6c8 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 800b3f0:	f002 fd18 	bl	800de24 <HW_IPCC_BLE_SendCmd>

  return 0;
 800b3f4:	2300      	movs	r3, #0
}
 800b3f6:	4618      	mov	r0, r3
 800b3f8:	3708      	adds	r7, #8
 800b3fa:	46bd      	mov	sp, r7
 800b3fc:	bd80      	pop	{r7, pc}
 800b3fe:	bf00      	nop
 800b400:	20030000 	.word	0x20030000

0800b404 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b082      	sub	sp, #8
 800b408:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 800b40a:	e01c      	b.n	800b446 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 800b40c:	1d3b      	adds	r3, r7, #4
 800b40e:	4619      	mov	r1, r3
 800b410:	4812      	ldr	r0, [pc, #72]	@ (800b45c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b412:	f000 fb16 	bl	800ba42 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	7a5b      	ldrb	r3, [r3, #9]
 800b41a:	2b0f      	cmp	r3, #15
 800b41c:	d003      	beq.n	800b426 <HW_IPCC_BLE_RxEvtNot+0x22>
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	7a5b      	ldrb	r3, [r3, #9]
 800b422:	2b0e      	cmp	r3, #14
 800b424:	d105      	bne.n	800b432 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	4619      	mov	r1, r3
 800b42a:	2002      	movs	r0, #2
 800b42c:	f000 f94c 	bl	800b6c8 <OutputDbgTrace>
 800b430:	e004      	b.n	800b43c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	4619      	mov	r1, r3
 800b436:	2003      	movs	r0, #3
 800b438:	f000 f946 	bl	800b6c8 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 800b43c:	4b08      	ldr	r3, [pc, #32]	@ (800b460 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	4610      	mov	r0, r2
 800b444:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 800b446:	4805      	ldr	r0, [pc, #20]	@ (800b45c <HW_IPCC_BLE_RxEvtNot+0x58>)
 800b448:	f000 fa6c 	bl	800b924 <LST_is_empty>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d0dc      	beq.n	800b40c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 800b452:	bf00      	nop
}
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}
 800b45a:	bf00      	nop
 800b45c:	200300c8 	.word	0x200300c8
 800b460:	20000498 	.word	0x20000498

0800b464 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 800b464:	b580      	push	{r7, lr}
 800b466:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 800b468:	4b02      	ldr	r3, [pc, #8]	@ (800b474 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	4798      	blx	r3

  return;
 800b46e:	bf00      	nop
}
 800b470:	bd80      	pop	{r7, pc}
 800b472:	bf00      	nop
 800b474:	2000049c 	.word	0x2000049c

0800b478 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b084      	sub	sp, #16
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 800b484:	480d      	ldr	r0, [pc, #52]	@ (800b4bc <TL_SYS_Init+0x44>)
 800b486:	f000 fa3d 	bl	800b904 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 800b48a:	4b0d      	ldr	r3, [pc, #52]	@ (800b4c0 <TL_SYS_Init+0x48>)
 800b48c:	68db      	ldr	r3, [r3, #12]
 800b48e:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	689a      	ldr	r2, [r3, #8]
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	4a08      	ldr	r2, [pc, #32]	@ (800b4bc <TL_SYS_Init+0x44>)
 800b49c:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 800b49e:	f002 fce3 	bl	800de68 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	4a07      	ldr	r2, [pc, #28]	@ (800b4c4 <TL_SYS_Init+0x4c>)
 800b4a8:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	685b      	ldr	r3, [r3, #4]
 800b4ae:	4a06      	ldr	r2, [pc, #24]	@ (800b4c8 <TL_SYS_Init+0x50>)
 800b4b0:	6013      	str	r3, [r2, #0]

  return 0;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3710      	adds	r7, #16
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	bd80      	pop	{r7, pc}
 800b4bc:	200300d0 	.word	0x200300d0
 800b4c0:	20030000 	.word	0x20030000
 800b4c4:	200004a0 	.word	0x200004a0
 800b4c8:	200004a4 	.word	0x200004a4

0800b4cc <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 800b4cc:	b580      	push	{r7, lr}
 800b4ce:	b082      	sub	sp, #8
 800b4d0:	af00      	add	r7, sp, #0
 800b4d2:	6078      	str	r0, [r7, #4]
 800b4d4:	460b      	mov	r3, r1
 800b4d6:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 800b4d8:	4b09      	ldr	r3, [pc, #36]	@ (800b500 <TL_SYS_SendCmd+0x34>)
 800b4da:	68db      	ldr	r3, [r3, #12]
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	2210      	movs	r2, #16
 800b4e0:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 800b4e2:	4b07      	ldr	r3, [pc, #28]	@ (800b500 <TL_SYS_SendCmd+0x34>)
 800b4e4:	68db      	ldr	r3, [r3, #12]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	4619      	mov	r1, r3
 800b4ea:	2004      	movs	r0, #4
 800b4ec:	f000 f8ec 	bl	800b6c8 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 800b4f0:	f002 fcc4 	bl	800de7c <HW_IPCC_SYS_SendCmd>

  return 0;
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	3708      	adds	r7, #8
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	20030000 	.word	0x20030000

0800b504 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b508:	4b07      	ldr	r3, [pc, #28]	@ (800b528 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b50a:	68db      	ldr	r3, [r3, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	4619      	mov	r1, r3
 800b510:	2005      	movs	r0, #5
 800b512:	f000 f8d9 	bl	800b6c8 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 800b516:	4b05      	ldr	r3, [pc, #20]	@ (800b52c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a03      	ldr	r2, [pc, #12]	@ (800b528 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 800b51c:	68d2      	ldr	r2, [r2, #12]
 800b51e:	6812      	ldr	r2, [r2, #0]
 800b520:	4610      	mov	r0, r2
 800b522:	4798      	blx	r3

  return;
 800b524:	bf00      	nop
}
 800b526:	bd80      	pop	{r7, pc}
 800b528:	20030000 	.word	0x20030000
 800b52c:	200004a0 	.word	0x200004a0

0800b530 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 800b530:	b580      	push	{r7, lr}
 800b532:	b082      	sub	sp, #8
 800b534:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b536:	e00e      	b.n	800b556 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 800b538:	1d3b      	adds	r3, r7, #4
 800b53a:	4619      	mov	r1, r3
 800b53c:	480b      	ldr	r0, [pc, #44]	@ (800b56c <HW_IPCC_SYS_EvtNot+0x3c>)
 800b53e:	f000 fa80 	bl	800ba42 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	4619      	mov	r1, r3
 800b546:	2006      	movs	r0, #6
 800b548:	f000 f8be 	bl	800b6c8 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 800b54c:	4b08      	ldr	r3, [pc, #32]	@ (800b570 <HW_IPCC_SYS_EvtNot+0x40>)
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	687a      	ldr	r2, [r7, #4]
 800b552:	4610      	mov	r0, r2
 800b554:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 800b556:	4805      	ldr	r0, [pc, #20]	@ (800b56c <HW_IPCC_SYS_EvtNot+0x3c>)
 800b558:	f000 f9e4 	bl	800b924 <LST_is_empty>
 800b55c:	4603      	mov	r3, r0
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d0ea      	beq.n	800b538 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 800b562:	bf00      	nop
}
 800b564:	3708      	adds	r7, #8
 800b566:	46bd      	mov	sp, r7
 800b568:	bd80      	pop	{r7, pc}
 800b56a:	bf00      	nop
 800b56c:	200300d0 	.word	0x200300d0
 800b570:	200004a4 	.word	0x200004a4

0800b574 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 800b574:	b580      	push	{r7, lr}
 800b576:	b082      	sub	sp, #8
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 800b57c:	4817      	ldr	r0, [pc, #92]	@ (800b5dc <TL_MM_Init+0x68>)
 800b57e:	f000 f9c1 	bl	800b904 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 800b582:	4817      	ldr	r0, [pc, #92]	@ (800b5e0 <TL_MM_Init+0x6c>)
 800b584:	f000 f9be 	bl	800b904 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 800b588:	4b16      	ldr	r3, [pc, #88]	@ (800b5e4 <TL_MM_Init+0x70>)
 800b58a:	691b      	ldr	r3, [r3, #16]
 800b58c:	4a16      	ldr	r2, [pc, #88]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b58e:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 800b590:	4b15      	ldr	r3, [pc, #84]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	687a      	ldr	r2, [r7, #4]
 800b596:	6892      	ldr	r2, [r2, #8]
 800b598:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 800b59a:	4b13      	ldr	r3, [pc, #76]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	687a      	ldr	r2, [r7, #4]
 800b5a0:	68d2      	ldr	r2, [r2, #12]
 800b5a2:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 800b5a4:	4b10      	ldr	r3, [pc, #64]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a0c      	ldr	r2, [pc, #48]	@ (800b5dc <TL_MM_Init+0x68>)
 800b5aa:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 800b5ac:	4b0e      	ldr	r3, [pc, #56]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	687a      	ldr	r2, [r7, #4]
 800b5b2:	6812      	ldr	r2, [r2, #0]
 800b5b4:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 800b5b6:	4b0c      	ldr	r3, [pc, #48]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	687a      	ldr	r2, [r7, #4]
 800b5bc:	6852      	ldr	r2, [r2, #4]
 800b5be:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 800b5c0:	4b09      	ldr	r3, [pc, #36]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	687a      	ldr	r2, [r7, #4]
 800b5c6:	6912      	ldr	r2, [r2, #16]
 800b5c8:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 800b5ca:	4b07      	ldr	r3, [pc, #28]	@ (800b5e8 <TL_MM_Init+0x74>)
 800b5cc:	681b      	ldr	r3, [r3, #0]
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	6952      	ldr	r2, [r2, #20]
 800b5d2:	619a      	str	r2, [r3, #24]

  return;
 800b5d4:	bf00      	nop
}
 800b5d6:	3708      	adds	r7, #8
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}
 800b5dc:	200300b8 	.word	0x200300b8
 800b5e0:	20000490 	.word	0x20000490
 800b5e4:	20030000 	.word	0x20030000
 800b5e8:	200004a8 	.word	0x200004a8

0800b5ec <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b082      	sub	sp, #8
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 800b5f4:	6879      	ldr	r1, [r7, #4]
 800b5f6:	4807      	ldr	r0, [pc, #28]	@ (800b614 <TL_MM_EvtDone+0x28>)
 800b5f8:	f000 f9dc 	bl	800b9b4 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 800b5fc:	6879      	ldr	r1, [r7, #4]
 800b5fe:	2000      	movs	r0, #0
 800b600:	f000 f862 	bl	800b6c8 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 800b604:	4804      	ldr	r0, [pc, #16]	@ (800b618 <TL_MM_EvtDone+0x2c>)
 800b606:	f002 fc5f 	bl	800dec8 <HW_IPCC_MM_SendFreeBuf>

  return;
 800b60a:	bf00      	nop
}
 800b60c:	3708      	adds	r7, #8
 800b60e:	46bd      	mov	sp, r7
 800b610:	bd80      	pop	{r7, pc}
 800b612:	bf00      	nop
 800b614:	20000490 	.word	0x20000490
 800b618:	0800b61d 	.word	0x0800b61d

0800b61c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 800b61c:	b580      	push	{r7, lr}
 800b61e:	b082      	sub	sp, #8
 800b620:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b622:	e00c      	b.n	800b63e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 800b624:	1d3b      	adds	r3, r7, #4
 800b626:	4619      	mov	r1, r3
 800b628:	480a      	ldr	r0, [pc, #40]	@ (800b654 <SendFreeBuf+0x38>)
 800b62a:	f000 fa0a 	bl	800ba42 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 800b62e:	4b0a      	ldr	r3, [pc, #40]	@ (800b658 <SendFreeBuf+0x3c>)
 800b630:	691b      	ldr	r3, [r3, #16]
 800b632:	691b      	ldr	r3, [r3, #16]
 800b634:	687a      	ldr	r2, [r7, #4]
 800b636:	4611      	mov	r1, r2
 800b638:	4618      	mov	r0, r3
 800b63a:	f000 f9bb 	bl	800b9b4 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 800b63e:	4805      	ldr	r0, [pc, #20]	@ (800b654 <SendFreeBuf+0x38>)
 800b640:	f000 f970 	bl	800b924 <LST_is_empty>
 800b644:	4603      	mov	r3, r0
 800b646:	2b00      	cmp	r3, #0
 800b648:	d0ec      	beq.n	800b624 <SendFreeBuf+0x8>
  }

  return;
 800b64a:	bf00      	nop
}
 800b64c:	3708      	adds	r7, #8
 800b64e:	46bd      	mov	sp, r7
 800b650:	bd80      	pop	{r7, pc}
 800b652:	bf00      	nop
 800b654:	20000490 	.word	0x20000490
 800b658:	20030000 	.word	0x20030000

0800b65c <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 800b65c:	b580      	push	{r7, lr}
 800b65e:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 800b660:	4805      	ldr	r0, [pc, #20]	@ (800b678 <TL_TRACES_Init+0x1c>)
 800b662:	f000 f94f 	bl	800b904 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 800b666:	4b05      	ldr	r3, [pc, #20]	@ (800b67c <TL_TRACES_Init+0x20>)
 800b668:	695b      	ldr	r3, [r3, #20]
 800b66a:	4a03      	ldr	r2, [pc, #12]	@ (800b678 <TL_TRACES_Init+0x1c>)
 800b66c:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 800b66e:	f002 fc61 	bl	800df34 <HW_IPCC_TRACES_Init>

  return;
 800b672:	bf00      	nop
}
 800b674:	bd80      	pop	{r7, pc}
 800b676:	bf00      	nop
 800b678:	200300c0 	.word	0x200300c0
 800b67c:	20030000 	.word	0x20030000

0800b680 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 800b680:	b580      	push	{r7, lr}
 800b682:	b082      	sub	sp, #8
 800b684:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b686:	e008      	b.n	800b69a <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 800b688:	1d3b      	adds	r3, r7, #4
 800b68a:	4619      	mov	r1, r3
 800b68c:	4808      	ldr	r0, [pc, #32]	@ (800b6b0 <HW_IPCC_TRACES_EvtNot+0x30>)
 800b68e:	f000 f9d8 	bl	800ba42 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	4618      	mov	r0, r3
 800b696:	f000 f80d 	bl	800b6b4 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 800b69a:	4805      	ldr	r0, [pc, #20]	@ (800b6b0 <HW_IPCC_TRACES_EvtNot+0x30>)
 800b69c:	f000 f942 	bl	800b924 <LST_is_empty>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d0f0      	beq.n	800b688 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 800b6a6:	bf00      	nop
}
 800b6a8:	3708      	adds	r7, #8
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	200300c0 	.word	0x200300c0

0800b6b4 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 800b6bc:	bf00      	nop
 800b6be:	370c      	adds	r7, #12
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr

0800b6c8 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b085      	sub	sp, #20
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	6039      	str	r1, [r7, #0]
 800b6d2:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 800b6d4:	79fb      	ldrb	r3, [r7, #7]
 800b6d6:	2b06      	cmp	r3, #6
 800b6d8:	d845      	bhi.n	800b766 <OutputDbgTrace+0x9e>
 800b6da:	a201      	add	r2, pc, #4	@ (adr r2, 800b6e0 <OutputDbgTrace+0x18>)
 800b6dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6e0:	0800b6fd 	.word	0x0800b6fd
 800b6e4:	0800b721 	.word	0x0800b721
 800b6e8:	0800b727 	.word	0x0800b727
 800b6ec:	0800b73b 	.word	0x0800b73b
 800b6f0:	0800b747 	.word	0x0800b747
 800b6f4:	0800b74d 	.word	0x0800b74d
 800b6f8:	0800b75b 	.word	0x0800b75b
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	7a5b      	ldrb	r3, [r3, #9]
 800b704:	2bff      	cmp	r3, #255	@ 0xff
 800b706:	d005      	beq.n	800b714 <OutputDbgTrace+0x4c>
 800b708:	2bff      	cmp	r3, #255	@ 0xff
 800b70a:	dc05      	bgt.n	800b718 <OutputDbgTrace+0x50>
 800b70c:	2b0e      	cmp	r3, #14
 800b70e:	d005      	beq.n	800b71c <OutputDbgTrace+0x54>
 800b710:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 800b712:	e001      	b.n	800b718 <OutputDbgTrace+0x50>
          break;
 800b714:	bf00      	nop
 800b716:	e027      	b.n	800b768 <OutputDbgTrace+0xa0>
          break;
 800b718:	bf00      	nop
 800b71a:	e025      	b.n	800b768 <OutputDbgTrace+0xa0>
          break;
 800b71c:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 800b71e:	e023      	b.n	800b768 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800b724:	e020      	b.n	800b768 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b726:	683b      	ldr	r3, [r7, #0]
 800b728:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	7a5b      	ldrb	r3, [r3, #9]
 800b72e:	2b0e      	cmp	r3, #14
 800b730:	d001      	beq.n	800b736 <OutputDbgTrace+0x6e>
 800b732:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800b734:	e000      	b.n	800b738 <OutputDbgTrace+0x70>
          break;
 800b736:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b738:	e016      	b.n	800b768 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	7a5b      	ldrb	r3, [r3, #9]
 800b742:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b744:	e010      	b.n	800b768 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 800b746:	683b      	ldr	r3, [r7, #0]
 800b748:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 800b74a:	e00d      	b.n	800b768 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	7a5b      	ldrb	r3, [r3, #9]
 800b754:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 800b756:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b758:	e006      	b.n	800b768 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 800b75a:	683b      	ldr	r3, [r7, #0]
 800b75c:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	7a5b      	ldrb	r3, [r3, #9]
 800b762:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 800b764:	e000      	b.n	800b768 <OutputDbgTrace+0xa0>

    default:
      break;
 800b766:	bf00      	nop
  }

  return;
 800b768:	bf00      	nop
}
 800b76a:	3714      	adds	r7, #20
 800b76c:	46bd      	mov	sp, r7
 800b76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b772:	4770      	bx	lr

0800b774 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	b086      	sub	sp, #24
 800b778:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b77a:	f3ef 8310 	mrs	r3, PRIMASK
 800b77e:	60fb      	str	r3, [r7, #12]
  return(result);
 800b780:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800b782:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b784:	b672      	cpsid	i
}
 800b786:	bf00      	nop

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800b788:	1cbb      	adds	r3, r7, #2
 800b78a:	4619      	mov	r1, r3
 800b78c:	4812      	ldr	r0, [pc, #72]	@ (800b7d8 <DbgTrace_TxCpltCallback+0x64>)
 800b78e:	f000 fb9d 	bl	800becc <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800b792:	1cbb      	adds	r3, r7, #2
 800b794:	4619      	mov	r1, r3
 800b796:	4810      	ldr	r0, [pc, #64]	@ (800b7d8 <DbgTrace_TxCpltCallback+0x64>)
 800b798:	f000 fc87 	bl	800c0aa <CircularQueue_Sense>
 800b79c:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800b79e:	693b      	ldr	r3, [r7, #16]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d00c      	beq.n	800b7be <DbgTrace_TxCpltCallback+0x4a>
 800b7a4:	697b      	ldr	r3, [r7, #20]
 800b7a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b7a8:	68bb      	ldr	r3, [r7, #8]
 800b7aa:	f383 8810 	msr	PRIMASK, r3
}
 800b7ae:	bf00      	nop
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800b7b0:	887b      	ldrh	r3, [r7, #2]
 800b7b2:	4a0a      	ldr	r2, [pc, #40]	@ (800b7dc <DbgTrace_TxCpltCallback+0x68>)
 800b7b4:	4619      	mov	r1, r3
 800b7b6:	6938      	ldr	r0, [r7, #16]
 800b7b8:	f7f5 fbda 	bl	8000f70 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800b7bc:	e008      	b.n	800b7d0 <DbgTrace_TxCpltCallback+0x5c>
    DbgTracePeripheralReady = SET;
 800b7be:	4b08      	ldr	r3, [pc, #32]	@ (800b7e0 <DbgTrace_TxCpltCallback+0x6c>)
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	701a      	strb	r2, [r3, #0]
 800b7c4:	697b      	ldr	r3, [r7, #20]
 800b7c6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	f383 8810 	msr	PRIMASK, r3
}
 800b7ce:	bf00      	nop
}
 800b7d0:	bf00      	nop
 800b7d2:	3718      	adds	r7, #24
 800b7d4:	46bd      	mov	sp, r7
 800b7d6:	bd80      	pop	{r7, pc}
 800b7d8:	200004ac 	.word	0x200004ac
 800b7dc:	0800b775 	.word	0x0800b775
 800b7e0:	20000011 	.word	0x20000011

0800b7e4 <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800b7e4:	b580      	push	{r7, lr}
 800b7e6:	b084      	sub	sp, #16
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	60f8      	str	r0, [r7, #12]
 800b7ec:	60b9      	str	r1, [r7, #8]
 800b7ee:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800b7f0:	687a      	ldr	r2, [r7, #4]
 800b7f2:	68b9      	ldr	r1, [r7, #8]
 800b7f4:	68f8      	ldr	r0, [r7, #12]
 800b7f6:	f000 f805 	bl	800b804 <DbgTraceWrite>
 800b7fa:	4603      	mov	r3, r0
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3710      	adds	r7, #16
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b08a      	sub	sp, #40	@ 0x28
 800b808:	af00      	add	r7, sp, #0
 800b80a:	60f8      	str	r0, [r7, #12]
 800b80c:	60b9      	str	r1, [r7, #8]
 800b80e:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800b810:	2300      	movs	r3, #0
 800b812:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b814:	f3ef 8310 	mrs	r3, PRIMASK
 800b818:	61bb      	str	r3, [r7, #24]
  return(result);
 800b81a:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800b81c:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b824:	d102      	bne.n	800b82c <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800b826:	2300      	movs	r3, #0
 800b828:	627b      	str	r3, [r7, #36]	@ 0x24
 800b82a:	e037      	b.n	800b89c <DbgTraceWrite+0x98>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	2b01      	cmp	r3, #1
 800b830:	d006      	beq.n	800b840 <DbgTraceWrite+0x3c>
 800b832:	68fb      	ldr	r3, [r7, #12]
 800b834:	2b02      	cmp	r3, #2
 800b836:	d003      	beq.n	800b840 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800b838:	f04f 33ff 	mov.w	r3, #4294967295
 800b83c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b83e:	e02d      	b.n	800b89c <DbgTraceWrite+0x98>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d02a      	beq.n	800b89c <DbgTraceWrite+0x98>
  {
    chars_written = bufSize;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800b84a:	b672      	cpsid	i
}
 800b84c:	bf00      	nop
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	b29a      	uxth	r2, r3
 800b852:	2301      	movs	r3, #1
 800b854:	68b9      	ldr	r1, [r7, #8]
 800b856:	4814      	ldr	r0, [pc, #80]	@ (800b8a8 <DbgTraceWrite+0xa4>)
 800b858:	f000 f912 	bl	800ba80 <CircularQueue_Add>
 800b85c:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800b85e:	69fb      	ldr	r3, [r7, #28]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d015      	beq.n	800b890 <DbgTraceWrite+0x8c>
 800b864:	4b11      	ldr	r3, [pc, #68]	@ (800b8ac <DbgTraceWrite+0xa8>)
 800b866:	781b      	ldrb	r3, [r3, #0]
 800b868:	b2db      	uxtb	r3, r3
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d010      	beq.n	800b890 <DbgTraceWrite+0x8c>
    {
      DbgTracePeripheralReady = RESET;
 800b86e:	4b0f      	ldr	r3, [pc, #60]	@ (800b8ac <DbgTraceWrite+0xa8>)
 800b870:	2200      	movs	r2, #0
 800b872:	701a      	strb	r2, [r3, #0]
 800b874:	6a3b      	ldr	r3, [r7, #32]
 800b876:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b878:	697b      	ldr	r3, [r7, #20]
 800b87a:	f383 8810 	msr	PRIMASK, r3
}
 800b87e:	bf00      	nop
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	b29b      	uxth	r3, r3
 800b884:	4a0a      	ldr	r2, [pc, #40]	@ (800b8b0 <DbgTraceWrite+0xac>)
 800b886:	4619      	mov	r1, r3
 800b888:	69f8      	ldr	r0, [r7, #28]
 800b88a:	f7f5 fb71 	bl	8000f70 <DbgOutputTraces>
 800b88e:	e005      	b.n	800b89c <DbgTraceWrite+0x98>
 800b890:	6a3b      	ldr	r3, [r7, #32]
 800b892:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	f383 8810 	msr	PRIMASK, r3
}
 800b89a:	bf00      	nop
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800b89c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3728      	adds	r7, #40	@ 0x28
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	200004ac 	.word	0x200004ac
 800b8ac:	20000011 	.word	0x20000011
 800b8b0:	0800b775 	.word	0x0800b775

0800b8b4 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800b8b4:	b480      	push	{r7}
 800b8b6:	b085      	sub	sp, #20
 800b8b8:	af00      	add	r7, sp, #0
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800b8be:	4b0f      	ldr	r3, [pc, #60]	@ (800b8fc <OTP_Read+0x48>)
 800b8c0:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b8c2:	e002      	b.n	800b8ca <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	3b08      	subs	r3, #8
 800b8c8:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	3307      	adds	r3, #7
 800b8ce:	781b      	ldrb	r3, [r3, #0]
 800b8d0:	79fa      	ldrb	r2, [r7, #7]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d003      	beq.n	800b8de <OTP_Read+0x2a>
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	4a09      	ldr	r2, [pc, #36]	@ (800b900 <OTP_Read+0x4c>)
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	d1f2      	bne.n	800b8c4 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	3307      	adds	r3, #7
 800b8e2:	781b      	ldrb	r3, [r3, #0]
 800b8e4:	79fa      	ldrb	r2, [r7, #7]
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	d001      	beq.n	800b8ee <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800b8ee:	68fb      	ldr	r3, [r7, #12]
}
 800b8f0:	4618      	mov	r0, r3
 800b8f2:	3714      	adds	r7, #20
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr
 800b8fc:	1fff73f8 	.word	0x1fff73f8
 800b900:	1fff7000 	.word	0x1fff7000

0800b904 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800b904:	b480      	push	{r7}
 800b906:	b083      	sub	sp, #12
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	687a      	ldr	r2, [r7, #4]
 800b916:	605a      	str	r2, [r3, #4]
}
 800b918:	bf00      	nop
 800b91a:	370c      	adds	r7, #12
 800b91c:	46bd      	mov	sp, r7
 800b91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b922:	4770      	bx	lr

0800b924 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800b924:	b480      	push	{r7}
 800b926:	b087      	sub	sp, #28
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b92c:	f3ef 8310 	mrs	r3, PRIMASK
 800b930:	60fb      	str	r3, [r7, #12]
  return(result);
 800b932:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b934:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800b936:	b672      	cpsid	i
}
 800b938:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	681b      	ldr	r3, [r3, #0]
 800b93e:	687a      	ldr	r2, [r7, #4]
 800b940:	429a      	cmp	r2, r3
 800b942:	d102      	bne.n	800b94a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 800b944:	2301      	movs	r3, #1
 800b946:	75fb      	strb	r3, [r7, #23]
 800b948:	e001      	b.n	800b94e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 800b94a:	2300      	movs	r3, #0
 800b94c:	75fb      	strb	r3, [r7, #23]
 800b94e:	693b      	ldr	r3, [r7, #16]
 800b950:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b952:	68bb      	ldr	r3, [r7, #8]
 800b954:	f383 8810 	msr	PRIMASK, r3
}
 800b958:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800b95a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	371c      	adds	r7, #28
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800b968:	b480      	push	{r7}
 800b96a:	b087      	sub	sp, #28
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b972:	f3ef 8310 	mrs	r3, PRIMASK
 800b976:	60fb      	str	r3, [r7, #12]
  return(result);
 800b978:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b97a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b97c:	b672      	cpsid	i
}
 800b97e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	681a      	ldr	r2, [r3, #0]
 800b984:	683b      	ldr	r3, [r7, #0]
 800b986:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800b988:	683b      	ldr	r3, [r7, #0]
 800b98a:	687a      	ldr	r2, [r7, #4]
 800b98c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	683a      	ldr	r2, [r7, #0]
 800b992:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	683a      	ldr	r2, [r7, #0]
 800b99a:	605a      	str	r2, [r3, #4]
 800b99c:	697b      	ldr	r3, [r7, #20]
 800b99e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9a0:	693b      	ldr	r3, [r7, #16]
 800b9a2:	f383 8810 	msr	PRIMASK, r3
}
 800b9a6:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b9a8:	bf00      	nop
 800b9aa:	371c      	adds	r7, #28
 800b9ac:	46bd      	mov	sp, r7
 800b9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9b2:	4770      	bx	lr

0800b9b4 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800b9b4:	b480      	push	{r7}
 800b9b6:	b087      	sub	sp, #28
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	6078      	str	r0, [r7, #4]
 800b9bc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b9be:	f3ef 8310 	mrs	r3, PRIMASK
 800b9c2:	60fb      	str	r3, [r7, #12]
  return(result);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800b9c6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800b9c8:	b672      	cpsid	i
}
 800b9ca:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	687a      	ldr	r2, [r7, #4]
 800b9d0:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	685a      	ldr	r2, [r3, #4]
 800b9d6:	683b      	ldr	r3, [r7, #0]
 800b9d8:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	683a      	ldr	r2, [r7, #0]
 800b9de:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800b9e0:	683b      	ldr	r3, [r7, #0]
 800b9e2:	685b      	ldr	r3, [r3, #4]
 800b9e4:	683a      	ldr	r2, [r7, #0]
 800b9e6:	601a      	str	r2, [r3, #0]
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800b9ec:	693b      	ldr	r3, [r7, #16]
 800b9ee:	f383 8810 	msr	PRIMASK, r3
}
 800b9f2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800b9f4:	bf00      	nop
 800b9f6:	371c      	adds	r7, #28
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr

0800ba00 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800ba00:	b480      	push	{r7}
 800ba02:	b087      	sub	sp, #28
 800ba04:	af00      	add	r7, sp, #0
 800ba06:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba08:	f3ef 8310 	mrs	r3, PRIMASK
 800ba0c:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba0e:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ba10:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba12:	b672      	cpsid	i
}
 800ba14:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	685b      	ldr	r3, [r3, #4]
 800ba1a:	687a      	ldr	r2, [r7, #4]
 800ba1c:	6812      	ldr	r2, [r2, #0]
 800ba1e:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	687a      	ldr	r2, [r7, #4]
 800ba26:	6852      	ldr	r2, [r2, #4]
 800ba28:	605a      	str	r2, [r3, #4]
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	f383 8810 	msr	PRIMASK, r3
}
 800ba34:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ba36:	bf00      	nop
 800ba38:	371c      	adds	r7, #28
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba40:	4770      	bx	lr

0800ba42 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800ba42:	b580      	push	{r7, lr}
 800ba44:	b086      	sub	sp, #24
 800ba46:	af00      	add	r7, sp, #0
 800ba48:	6078      	str	r0, [r7, #4]
 800ba4a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba4c:	f3ef 8310 	mrs	r3, PRIMASK
 800ba50:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba52:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800ba54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800ba56:	b672      	cpsid	i
}
 800ba58:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681a      	ldr	r2, [r3, #0]
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	4618      	mov	r0, r3
 800ba68:	f7ff ffca 	bl	800ba00 <LST_remove_node>
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ba70:	693b      	ldr	r3, [r7, #16]
 800ba72:	f383 8810 	msr	PRIMASK, r3
}
 800ba76:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800ba78:	bf00      	nop
 800ba7a:	3718      	adds	r7, #24
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}

0800ba80 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b08e      	sub	sp, #56	@ 0x38
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	60f8      	str	r0, [r7, #12]
 800ba88:	60b9      	str	r1, [r7, #8]
 800ba8a:	603b      	str	r3, [r7, #0]
 800ba8c:	4613      	mov	r3, r2
 800ba8e:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800ba90:	2300      	movs	r3, #0
 800ba92:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800ba94:	2300      	movs	r3, #0
 800ba96:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 800ba98:	2300      	movs	r3, #0
 800ba9a:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800baa0:	2300      	movs	r3, #0
 800baa2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800baa4:	2300      	movs	r3, #0
 800baa6:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800baa8:	2300      	movs	r3, #0
 800baaa:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	891b      	ldrh	r3, [r3, #8]
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d101      	bne.n	800bab8 <CircularQueue_Add+0x38>
 800bab4:	2302      	movs	r3, #2
 800bab6:	e000      	b.n	800baba <CircularQueue_Add+0x3a>
 800bab8:	2300      	movs	r3, #0
 800baba:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800babc:	68fb      	ldr	r3, [r7, #12]
 800babe:	695b      	ldr	r3, [r3, #20]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d029      	beq.n	800bb18 <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	891b      	ldrh	r3, [r3, #8]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d122      	bne.n	800bb12 <CircularQueue_Add+0x92>
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	681a      	ldr	r2, [r3, #0]
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	691b      	ldr	r3, [r3, #16]
 800bad4:	4413      	add	r3, r2
 800bad6:	781b      	ldrb	r3, [r3, #0]
 800bad8:	4618      	mov	r0, r3
 800bada:	68fb      	ldr	r3, [r7, #12]
 800badc:	681a      	ldr	r2, [r3, #0]
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	691b      	ldr	r3, [r3, #16]
 800bae2:	1c59      	adds	r1, r3, #1
 800bae4:	68fb      	ldr	r3, [r7, #12]
 800bae6:	685b      	ldr	r3, [r3, #4]
 800bae8:	4299      	cmp	r1, r3
 800baea:	d306      	bcc.n	800bafa <CircularQueue_Add+0x7a>
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	6919      	ldr	r1, [r3, #16]
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	685b      	ldr	r3, [r3, #4]
 800baf4:	1acb      	subs	r3, r1, r3
 800baf6:	3301      	adds	r3, #1
 800baf8:	e002      	b.n	800bb00 <CircularQueue_Add+0x80>
 800bafa:	68fb      	ldr	r3, [r7, #12]
 800bafc:	691b      	ldr	r3, [r3, #16]
 800bafe:	3301      	adds	r3, #1
 800bb00:	4413      	add	r3, r2
 800bb02:	781b      	ldrb	r3, [r3, #0]
 800bb04:	021b      	lsls	r3, r3, #8
 800bb06:	b29b      	uxth	r3, r3
 800bb08:	4403      	add	r3, r0
 800bb0a:	b29b      	uxth	r3, r3
 800bb0c:	3302      	adds	r3, #2
 800bb0e:	b29b      	uxth	r3, r3
 800bb10:	e001      	b.n	800bb16 <CircularQueue_Add+0x96>
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	891b      	ldrh	r3, [r3, #8]
 800bb16:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	891b      	ldrh	r3, [r3, #8]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d002      	beq.n	800bb26 <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	891b      	ldrh	r3, [r3, #8]
 800bb24:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	691a      	ldr	r2, [r3, #16]
 800bb2a:	68fb      	ldr	r3, [r7, #12]
 800bb2c:	68db      	ldr	r3, [r3, #12]
 800bb2e:	429a      	cmp	r2, r3
 800bb30:	d307      	bcc.n	800bb42 <CircularQueue_Add+0xc2>
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	685a      	ldr	r2, [r3, #4]
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	6919      	ldr	r1, [r3, #16]
 800bb3a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bb3c:	440b      	add	r3, r1
 800bb3e:	1ad3      	subs	r3, r2, r3
 800bb40:	e000      	b.n	800bb44 <CircularQueue_Add+0xc4>
 800bb42:	2300      	movs	r3, #0
 800bb44:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800bb46:	88fa      	ldrh	r2, [r7, #6]
 800bb48:	7ffb      	ldrb	r3, [r7, #31]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	461a      	mov	r2, r3
 800bb4e:	683b      	ldr	r3, [r7, #0]
 800bb50:	fb02 f303 	mul.w	r3, r2, r3
 800bb54:	69ba      	ldr	r2, [r7, #24]
 800bb56:	429a      	cmp	r2, r3
 800bb58:	d80b      	bhi.n	800bb72 <CircularQueue_Add+0xf2>
 800bb5a:	88fa      	ldrh	r2, [r7, #6]
 800bb5c:	7ffb      	ldrb	r3, [r7, #31]
 800bb5e:	4413      	add	r3, r2
 800bb60:	461a      	mov	r2, r3
 800bb62:	69bb      	ldr	r3, [r7, #24]
 800bb64:	fbb3 f1f2 	udiv	r1, r3, r2
 800bb68:	fb01 f202 	mul.w	r2, r1, r2
 800bb6c:	1a9b      	subs	r3, r3, r2
 800bb6e:	b2db      	uxtb	r3, r3
 800bb70:	e000      	b.n	800bb74 <CircularQueue_Add+0xf4>
 800bb72:	2300      	movs	r3, #0
 800bb74:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800bb76:	7dfa      	ldrb	r2, [r7, #23]
 800bb78:	7ffb      	ldrb	r3, [r7, #31]
 800bb7a:	429a      	cmp	r2, r3
 800bb7c:	bf8c      	ite	hi
 800bb7e:	2301      	movhi	r3, #1
 800bb80:	2300      	movls	r3, #0
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800bb86:	7fbb      	ldrb	r3, [r7, #30]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d008      	beq.n	800bb9e <CircularQueue_Add+0x11e>
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	7f1b      	ldrb	r3, [r3, #28]
 800bb90:	f003 0301 	and.w	r3, r3, #1
 800bb94:	2b00      	cmp	r3, #0
 800bb96:	d002      	beq.n	800bb9e <CircularQueue_Add+0x11e>
 800bb98:	7dfb      	ldrb	r3, [r7, #23]
 800bb9a:	b29b      	uxth	r3, r3
 800bb9c:	e000      	b.n	800bba0 <CircularQueue_Add+0x120>
 800bb9e:	8bbb      	ldrh	r3, [r7, #28]
 800bba0:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800bba2:	7fbb      	ldrb	r3, [r7, #30]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d008      	beq.n	800bbba <CircularQueue_Add+0x13a>
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	7f1b      	ldrb	r3, [r3, #28]
 800bbac:	f003 0302 	and.w	r3, r3, #2
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d002      	beq.n	800bbba <CircularQueue_Add+0x13a>
 800bbb4:	7ffb      	ldrb	r3, [r7, #31]
 800bbb6:	b29b      	uxth	r3, r3
 800bbb8:	e000      	b.n	800bbbc <CircularQueue_Add+0x13c>
 800bbba:	8bbb      	ldrh	r3, [r7, #28]
 800bbbc:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800bbbe:	88fb      	ldrh	r3, [r7, #6]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	f000 817e 	beq.w	800bec2 <CircularQueue_Add+0x442>
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	695a      	ldr	r2, [r3, #20]
 800bbca:	88f9      	ldrh	r1, [r7, #6]
 800bbcc:	7ffb      	ldrb	r3, [r7, #31]
 800bbce:	440b      	add	r3, r1
 800bbd0:	4619      	mov	r1, r3
 800bbd2:	683b      	ldr	r3, [r7, #0]
 800bbd4:	fb01 f303 	mul.w	r3, r1, r3
 800bbd8:	441a      	add	r2, r3
 800bbda:	8bbb      	ldrh	r3, [r7, #28]
 800bbdc:	441a      	add	r2, r3
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	685b      	ldr	r3, [r3, #4]
 800bbe2:	429a      	cmp	r2, r3
 800bbe4:	f200 816d 	bhi.w	800bec2 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800bbe8:	2300      	movs	r3, #0
 800bbea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800bbec:	e14a      	b.n	800be84 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	691a      	ldr	r2, [r3, #16]
 800bbf2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bbf4:	441a      	add	r2, r3
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	685b      	ldr	r3, [r3, #4]
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d307      	bcc.n	800bc0e <CircularQueue_Add+0x18e>
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	691a      	ldr	r2, [r3, #16]
 800bc02:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc04:	441a      	add	r2, r3
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	685b      	ldr	r3, [r3, #4]
 800bc0a:	1ad3      	subs	r3, r2, r3
 800bc0c:	e003      	b.n	800bc16 <CircularQueue_Add+0x196>
 800bc0e:	68fb      	ldr	r3, [r7, #12]
 800bc10:	691a      	ldr	r2, [r3, #16]
 800bc12:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800bc14:	4413      	add	r3, r2
 800bc16:	68fa      	ldr	r2, [r7, #12]
 800bc18:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	691b      	ldr	r3, [r3, #16]
 800bc1e:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	891b      	ldrh	r3, [r3, #8]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d130      	bne.n	800bc8a <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc2e:	1c59      	adds	r1, r3, #1
 800bc30:	6339      	str	r1, [r7, #48]	@ 0x30
 800bc32:	4413      	add	r3, r2
 800bc34:	88fa      	ldrh	r2, [r7, #6]
 800bc36:	b2d2      	uxtb	r2, r2
 800bc38:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	685b      	ldr	r3, [r3, #4]
 800bc3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc40:	429a      	cmp	r2, r3
 800bc42:	d304      	bcc.n	800bc4e <CircularQueue_Add+0x1ce>
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	685b      	ldr	r3, [r3, #4]
 800bc48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc4a:	1ad3      	subs	r3, r2, r3
 800bc4c:	e000      	b.n	800bc50 <CircularQueue_Add+0x1d0>
 800bc4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc50:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800bc52:	88fb      	ldrh	r3, [r7, #6]
 800bc54:	0a1b      	lsrs	r3, r3, #8
 800bc56:	b298      	uxth	r0, r3
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	681a      	ldr	r2, [r3, #0]
 800bc5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc5e:	1c59      	adds	r1, r3, #1
 800bc60:	6339      	str	r1, [r7, #48]	@ 0x30
 800bc62:	4413      	add	r3, r2
 800bc64:	b2c2      	uxtb	r2, r0
 800bc66:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	685b      	ldr	r3, [r3, #4]
 800bc6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d304      	bcc.n	800bc7c <CircularQueue_Add+0x1fc>
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc78:	1ad3      	subs	r3, r2, r3
 800bc7a:	e000      	b.n	800bc7e <CircularQueue_Add+0x1fe>
 800bc7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc7e:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 800bc80:	68fb      	ldr	r3, [r7, #12]
 800bc82:	695b      	ldr	r3, [r3, #20]
 800bc84:	1c9a      	adds	r2, r3, #2
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800bc8a:	88fa      	ldrh	r2, [r7, #6]
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	6859      	ldr	r1, [r3, #4]
 800bc90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc92:	1acb      	subs	r3, r1, r3
 800bc94:	4293      	cmp	r3, r2
 800bc96:	bf28      	it	cs
 800bc98:	4613      	movcs	r3, r2
 800bc9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800bc9c:	88fb      	ldrh	r3, [r7, #6]
 800bc9e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bca0:	429a      	cmp	r2, r3
 800bca2:	d007      	beq.n	800bcb4 <CircularQueue_Add+0x234>
 800bca4:	88fb      	ldrh	r3, [r7, #6]
 800bca6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d225      	bcs.n	800bcf8 <CircularQueue_Add+0x278>
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	7f1b      	ldrb	r3, [r3, #28]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d121      	bne.n	800bcf8 <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681a      	ldr	r2, [r3, #0]
 800bcb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcba:	18d0      	adds	r0, r2, r3
 800bcbc:	88fb      	ldrh	r3, [r7, #6]
 800bcbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcc0:	fb02 f303 	mul.w	r3, r2, r3
 800bcc4:	68ba      	ldr	r2, [r7, #8]
 800bcc6:	4413      	add	r3, r2
 800bcc8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcca:	4619      	mov	r1, r3
 800bccc:	f002 fe4b 	bl	800e966 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	695a      	ldr	r2, [r3, #20]
 800bcd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd6:	441a      	add	r2, r3
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800bcdc:	2300      	movs	r3, #0
 800bcde:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800bce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce2:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800bce4:	88fa      	ldrh	r2, [r7, #6]
 800bce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce8:	1ad3      	subs	r3, r2, r3
 800bcea:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800bcec:	7ffb      	ldrb	r3, [r7, #31]
 800bcee:	b29a      	uxth	r2, r3
 800bcf0:	88fb      	ldrh	r3, [r7, #6]
 800bcf2:	4413      	add	r3, r2
 800bcf4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800bcf6:	e0a4      	b.n	800be42 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800bcf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	f000 80a1 	beq.w	800be42 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	7f1b      	ldrb	r3, [r3, #28]
 800bd04:	f003 0301 	and.w	r3, r3, #1
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d03a      	beq.n	800bd82 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	891b      	ldrh	r3, [r3, #8]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d10d      	bne.n	800bd30 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	681a      	ldr	r2, [r3, #0]
 800bd18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd1a:	3b02      	subs	r3, #2
 800bd1c:	4413      	add	r3, r2
 800bd1e:	22ff      	movs	r2, #255	@ 0xff
 800bd20:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681a      	ldr	r2, [r3, #0]
 800bd26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	4413      	add	r3, r2
 800bd2c:	22ff      	movs	r2, #255	@ 0xff
 800bd2e:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	695a      	ldr	r2, [r3, #20]
 800bd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd36:	441a      	add	r2, r3
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800bd40:	88fb      	ldrh	r3, [r7, #6]
 800bd42:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800bd44:	2300      	movs	r3, #0
 800bd46:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	891b      	ldrh	r3, [r3, #8]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d16f      	bne.n	800be30 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	681a      	ldr	r2, [r3, #0]
 800bd54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd56:	1c59      	adds	r1, r3, #1
 800bd58:	6339      	str	r1, [r7, #48]	@ 0x30
 800bd5a:	4413      	add	r3, r2
 800bd5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd5e:	b2d2      	uxtb	r2, r2
 800bd60:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800bd62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd64:	0a18      	lsrs	r0, r3, #8
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681a      	ldr	r2, [r3, #0]
 800bd6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6c:	1c59      	adds	r1, r3, #1
 800bd6e:	6339      	str	r1, [r7, #48]	@ 0x30
 800bd70:	4413      	add	r3, r2
 800bd72:	b2c2      	uxtb	r2, r0
 800bd74:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	695b      	ldr	r3, [r3, #20]
 800bd7a:	1c9a      	adds	r2, r3, #2
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	615a      	str	r2, [r3, #20]
 800bd80:	e056      	b.n	800be30 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	7f1b      	ldrb	r3, [r3, #28]
 800bd86:	f003 0302 	and.w	r3, r3, #2
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d050      	beq.n	800be30 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	891b      	ldrh	r3, [r3, #8]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d14a      	bne.n	800be2c <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd9c:	3b02      	subs	r3, #2
 800bd9e:	4413      	add	r3, r2
 800bda0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bda2:	b2d2      	uxtb	r2, r2
 800bda4:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800bda6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bda8:	0a19      	lsrs	r1, r3, #8
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdb0:	3b01      	subs	r3, #1
 800bdb2:	4413      	add	r3, r2
 800bdb4:	b2ca      	uxtb	r2, r1
 800bdb6:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdbe:	18d0      	adds	r0, r2, r3
 800bdc0:	88fb      	ldrh	r3, [r7, #6]
 800bdc2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bdc4:	fb02 f303 	mul.w	r3, r2, r3
 800bdc8:	68ba      	ldr	r2, [r7, #8]
 800bdca:	4413      	add	r3, r2
 800bdcc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bdce:	4619      	mov	r1, r3
 800bdd0:	f002 fdc9 	bl	800e966 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	695a      	ldr	r2, [r3, #20]
 800bdd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bdda:	441a      	add	r2, r3
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800bde0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde2:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800bde4:	88fa      	ldrh	r2, [r7, #6]
 800bde6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bde8:	1ad3      	subs	r3, r2, r3
 800bdea:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	699b      	ldr	r3, [r3, #24]
 800bdf0:	1c5a      	adds	r2, r3, #1
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800bdfa:	68fb      	ldr	r3, [r7, #12]
 800bdfc:	681a      	ldr	r2, [r3, #0]
 800bdfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be00:	1c59      	adds	r1, r3, #1
 800be02:	6339      	str	r1, [r7, #48]	@ 0x30
 800be04:	4413      	add	r3, r2
 800be06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be08:	b2d2      	uxtb	r2, r2
 800be0a:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800be0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be0e:	0a18      	lsrs	r0, r3, #8
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	681a      	ldr	r2, [r3, #0]
 800be14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be16:	1c59      	adds	r1, r3, #1
 800be18:	6339      	str	r1, [r7, #48]	@ 0x30
 800be1a:	4413      	add	r3, r2
 800be1c:	b2c2      	uxtb	r2, r0
 800be1e:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	695b      	ldr	r3, [r3, #20]
 800be24:	1c9a      	adds	r2, r3, #2
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	615a      	str	r2, [r3, #20]
 800be2a:	e001      	b.n	800be30 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800be2c:	2300      	movs	r3, #0
 800be2e:	e049      	b.n	800bec4 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800be30:	7ffb      	ldrb	r3, [r7, #31]
 800be32:	b29a      	uxth	r2, r3
 800be34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be36:	b29b      	uxth	r3, r3
 800be38:	4413      	add	r3, r2
 800be3a:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	2200      	movs	r2, #0
 800be40:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 800be42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be44:	2b00      	cmp	r3, #0
 800be46:	d015      	beq.n	800be74 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	681a      	ldr	r2, [r3, #0]
 800be4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be4e:	18d0      	adds	r0, r2, r3
 800be50:	88fb      	ldrh	r3, [r7, #6]
 800be52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be54:	fb03 f202 	mul.w	r2, r3, r2
 800be58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be5a:	4413      	add	r3, r2
 800be5c:	68ba      	ldr	r2, [r7, #8]
 800be5e:	4413      	add	r3, r2
 800be60:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be62:	4619      	mov	r1, r3
 800be64:	f002 fd7f 	bl	800e966 <memcpy>
        q->byteCount += NbBytesToCopy;
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	695a      	ldr	r2, [r3, #20]
 800be6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be6e:	441a      	add	r2, r3
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	699b      	ldr	r3, [r3, #24]
 800be78:	1c5a      	adds	r2, r3, #1
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800be7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be80:	3301      	adds	r3, #1
 800be82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800be84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	429a      	cmp	r2, r3
 800be8a:	f4ff aeb0 	bcc.w	800bbee <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	681a      	ldr	r2, [r3, #0]
 800be92:	68fb      	ldr	r3, [r7, #12]
 800be94:	6919      	ldr	r1, [r3, #16]
 800be96:	7ffb      	ldrb	r3, [r7, #31]
 800be98:	4419      	add	r1, r3
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	685b      	ldr	r3, [r3, #4]
 800be9e:	4299      	cmp	r1, r3
 800bea0:	d307      	bcc.n	800beb2 <CircularQueue_Add+0x432>
 800bea2:	68fb      	ldr	r3, [r7, #12]
 800bea4:	6919      	ldr	r1, [r3, #16]
 800bea6:	7ffb      	ldrb	r3, [r7, #31]
 800bea8:	4419      	add	r1, r3
 800beaa:	68fb      	ldr	r3, [r7, #12]
 800beac:	685b      	ldr	r3, [r3, #4]
 800beae:	1acb      	subs	r3, r1, r3
 800beb0:	e003      	b.n	800beba <CircularQueue_Add+0x43a>
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	6919      	ldr	r1, [r3, #16]
 800beb6:	7ffb      	ldrb	r3, [r7, #31]
 800beb8:	440b      	add	r3, r1
 800beba:	4413      	add	r3, r2
 800bebc:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800bebe:	6a3b      	ldr	r3, [r7, #32]
 800bec0:	e000      	b.n	800bec4 <CircularQueue_Add+0x444>
    return NULL;
 800bec2:	2300      	movs	r3, #0
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3738      	adds	r7, #56	@ 0x38
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800becc:	b480      	push	{r7}
 800bece:	b085      	sub	sp, #20
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
 800bed4:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800bed6:	2300      	movs	r3, #0
 800bed8:	727b      	strb	r3, [r7, #9]
  uint8_t* ptr= NULL;
 800beda:	2300      	movs	r3, #0
 800bedc:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800bede:	687b      	ldr	r3, [r7, #4]
 800bee0:	891b      	ldrh	r3, [r3, #8]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d101      	bne.n	800beea <CircularQueue_Remove+0x1e>
 800bee6:	2302      	movs	r3, #2
 800bee8:	e000      	b.n	800beec <CircularQueue_Remove+0x20>
 800beea:	2300      	movs	r3, #0
 800beec:	727b      	strb	r3, [r7, #9]
  uint16_t eltSize = 0;
 800beee:	2300      	movs	r3, #0
 800bef0:	817b      	strh	r3, [r7, #10]
  if (q->byteCount > 0) 
 800bef2:	687b      	ldr	r3, [r7, #4]
 800bef4:	695b      	ldr	r3, [r3, #20]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	f000 80ca 	beq.w	800c090 <CircularQueue_Remove+0x1c4>
  {
    /* retrieve element Size */
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	891b      	ldrh	r3, [r3, #8]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d120      	bne.n	800bf46 <CircularQueue_Remove+0x7a>
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681a      	ldr	r2, [r3, #0]
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	68db      	ldr	r3, [r3, #12]
 800bf0c:	4413      	add	r3, r2
 800bf0e:	781b      	ldrb	r3, [r3, #0]
 800bf10:	4618      	mov	r0, r3
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681a      	ldr	r2, [r3, #0]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	68db      	ldr	r3, [r3, #12]
 800bf1a:	1c59      	adds	r1, r3, #1
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	685b      	ldr	r3, [r3, #4]
 800bf20:	4299      	cmp	r1, r3
 800bf22:	d306      	bcc.n	800bf32 <CircularQueue_Remove+0x66>
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	68d9      	ldr	r1, [r3, #12]
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	685b      	ldr	r3, [r3, #4]
 800bf2c:	1acb      	subs	r3, r1, r3
 800bf2e:	3301      	adds	r3, #1
 800bf30:	e002      	b.n	800bf38 <CircularQueue_Remove+0x6c>
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	68db      	ldr	r3, [r3, #12]
 800bf36:	3301      	adds	r3, #1
 800bf38:	4413      	add	r3, r2
 800bf3a:	781b      	ldrb	r3, [r3, #0]
 800bf3c:	021b      	lsls	r3, r3, #8
 800bf3e:	b29b      	uxth	r3, r3
 800bf40:	4403      	add	r3, r0
 800bf42:	b29b      	uxth	r3, r3
 800bf44:	e001      	b.n	800bf4a <CircularQueue_Remove+0x7e>
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	891b      	ldrh	r3, [r3, #8]
 800bf4a:	817b      	strh	r3, [r7, #10]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	7f1b      	ldrb	r3, [r3, #28]
 800bf50:	f003 0301 	and.w	r3, r3, #1
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d056      	beq.n	800c006 <CircularQueue_Remove+0x13a>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	7f1b      	ldrb	r3, [r3, #28]
 800bf5c:	f003 0302 	and.w	r3, r3, #2
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d150      	bne.n	800c006 <CircularQueue_Remove+0x13a>
     {
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bf64:	897b      	ldrh	r3, [r7, #10]
 800bf66:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800bf6a:	4293      	cmp	r3, r2
 800bf6c:	d103      	bne.n	800bf76 <CircularQueue_Remove+0xaa>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	891b      	ldrh	r3, [r3, #8]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d012      	beq.n	800bf9c <CircularQueue_Remove+0xd0>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	68da      	ldr	r2, [r3, #12]
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	691b      	ldr	r3, [r3, #16]
       if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800bf7e:	429a      	cmp	r2, r3
 800bf80:	d941      	bls.n	800c006 <CircularQueue_Remove+0x13a>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	891b      	ldrh	r3, [r3, #8]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d03d      	beq.n	800c006 <CircularQueue_Remove+0x13a>
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	685a      	ldr	r2, [r3, #4]
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	68db      	ldr	r3, [r3, #12]
 800bf92:	1ad3      	subs	r3, r2, r3
 800bf94:	687a      	ldr	r2, [r7, #4]
 800bf96:	8912      	ldrh	r2, [r2, #8]
 800bf98:	4293      	cmp	r3, r2
 800bf9a:	d234      	bcs.n	800c006 <CircularQueue_Remove+0x13a>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	695a      	ldr	r2, [r3, #20]
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	68d9      	ldr	r1, [r3, #12]
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	685b      	ldr	r3, [r3, #4]
 800bfa8:	1acb      	subs	r3, r1, r3
 800bfaa:	441a      	add	r2, r3
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2200      	movs	r2, #0
 800bfb4:	60da      	str	r2, [r3, #12]
          /* retrieve the right size after the wrap [if variable size element] */
          eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	891b      	ldrh	r3, [r3, #8]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d120      	bne.n	800c000 <CircularQueue_Remove+0x134>
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681a      	ldr	r2, [r3, #0]
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	68db      	ldr	r3, [r3, #12]
 800bfc6:	4413      	add	r3, r2
 800bfc8:	781b      	ldrb	r3, [r3, #0]
 800bfca:	4618      	mov	r0, r3
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681a      	ldr	r2, [r3, #0]
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	68db      	ldr	r3, [r3, #12]
 800bfd4:	1c59      	adds	r1, r3, #1
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	685b      	ldr	r3, [r3, #4]
 800bfda:	4299      	cmp	r1, r3
 800bfdc:	d306      	bcc.n	800bfec <CircularQueue_Remove+0x120>
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	68d9      	ldr	r1, [r3, #12]
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	1acb      	subs	r3, r1, r3
 800bfe8:	3301      	adds	r3, #1
 800bfea:	e002      	b.n	800bff2 <CircularQueue_Remove+0x126>
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	68db      	ldr	r3, [r3, #12]
 800bff0:	3301      	adds	r3, #1
 800bff2:	4413      	add	r3, r2
 800bff4:	781b      	ldrb	r3, [r3, #0]
 800bff6:	021b      	lsls	r3, r3, #8
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	4403      	add	r3, r0
 800bffc:	b29b      	uxth	r3, r3
 800bffe:	e001      	b.n	800c004 <CircularQueue_Remove+0x138>
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	891b      	ldrh	r3, [r3, #8]
 800c004:	817b      	strh	r3, [r7, #10]
       }
     }

    /* retrieve element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681a      	ldr	r2, [r3, #0]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	68d9      	ldr	r1, [r3, #12]
 800c00e:	7a7b      	ldrb	r3, [r7, #9]
 800c010:	4419      	add	r1, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	685b      	ldr	r3, [r3, #4]
 800c016:	4299      	cmp	r1, r3
 800c018:	d307      	bcc.n	800c02a <CircularQueue_Remove+0x15e>
 800c01a:	687b      	ldr	r3, [r7, #4]
 800c01c:	68d9      	ldr	r1, [r3, #12]
 800c01e:	7a7b      	ldrb	r3, [r7, #9]
 800c020:	4419      	add	r1, r3
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	685b      	ldr	r3, [r3, #4]
 800c026:	1acb      	subs	r3, r1, r3
 800c028:	e003      	b.n	800c032 <CircularQueue_Remove+0x166>
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	68d9      	ldr	r1, [r3, #12]
 800c02e:	7a7b      	ldrb	r3, [r7, #9]
 800c030:	440b      	add	r3, r1
 800c032:	4413      	add	r3, r2
 800c034:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (eltSize + elemSizeStorageRoom) ;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	695b      	ldr	r3, [r3, #20]
 800c03a:	8979      	ldrh	r1, [r7, #10]
 800c03c:	7a7a      	ldrb	r2, [r7, #9]
 800c03e:	440a      	add	r2, r1
 800c040:	1a9a      	subs	r2, r3, r2
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	695b      	ldr	r3, [r3, #20]
 800c04a:	2b00      	cmp	r3, #0
 800c04c:	d01b      	beq.n	800c086 <CircularQueue_Remove+0x1ba>
    {
      q->first = MOD((q->first+ eltSize + elemSizeStorageRoom ), q->queueMaxSize);
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	68da      	ldr	r2, [r3, #12]
 800c052:	897b      	ldrh	r3, [r7, #10]
 800c054:	441a      	add	r2, r3
 800c056:	7a7b      	ldrb	r3, [r7, #9]
 800c058:	441a      	add	r2, r3
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	685b      	ldr	r3, [r3, #4]
 800c05e:	429a      	cmp	r2, r3
 800c060:	d309      	bcc.n	800c076 <CircularQueue_Remove+0x1aa>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	68da      	ldr	r2, [r3, #12]
 800c066:	897b      	ldrh	r3, [r7, #10]
 800c068:	441a      	add	r2, r3
 800c06a:	7a7b      	ldrb	r3, [r7, #9]
 800c06c:	441a      	add	r2, r3
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	1ad3      	subs	r3, r2, r3
 800c074:	e005      	b.n	800c082 <CircularQueue_Remove+0x1b6>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	68da      	ldr	r2, [r3, #12]
 800c07a:	897b      	ldrh	r3, [r7, #10]
 800c07c:	441a      	add	r2, r3
 800c07e:	7a7b      	ldrb	r3, [r7, #9]
 800c080:	4413      	add	r3, r2
 800c082:	687a      	ldr	r2, [r7, #4]
 800c084:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	699b      	ldr	r3, [r3, #24]
 800c08a:	1e5a      	subs	r2, r3, #1
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	619a      	str	r2, [r3, #24]
  }
  if (elementSize != NULL)
 800c090:	683b      	ldr	r3, [r7, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d002      	beq.n	800c09c <CircularQueue_Remove+0x1d0>
  {
    *elementSize = eltSize;
 800c096:	683b      	ldr	r3, [r7, #0]
 800c098:	897a      	ldrh	r2, [r7, #10]
 800c09a:	801a      	strh	r2, [r3, #0]
  }
  return ptr;
 800c09c:	68fb      	ldr	r3, [r7, #12]
}
 800c09e:	4618      	mov	r0, r3
 800c0a0:	3714      	adds	r7, #20
 800c0a2:	46bd      	mov	sp, r7
 800c0a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0a8:	4770      	bx	lr

0800c0aa <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed (ignored if NULL)
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800c0aa:	b480      	push	{r7}
 800c0ac:	b087      	sub	sp, #28
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	6078      	str	r0, [r7, #4]
 800c0b2:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	72fb      	strb	r3, [r7, #11]
  uint8_t* x= NULL;
 800c0b8:	2300      	movs	r3, #0
 800c0ba:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	891b      	ldrh	r3, [r3, #8]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d101      	bne.n	800c0c8 <CircularQueue_Sense+0x1e>
 800c0c4:	2302      	movs	r3, #2
 800c0c6:	e000      	b.n	800c0ca <CircularQueue_Sense+0x20>
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	72fb      	strb	r3, [r7, #11]
  uint16_t eltSize = 0;
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	827b      	strh	r3, [r7, #18]
  uint32_t FirstElemetPos = 0;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	60fb      	str	r3, [r7, #12]
    
  if (q->byteCount > 0) 
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	695b      	ldr	r3, [r3, #20]
 800c0d8:	2b00      	cmp	r3, #0
 800c0da:	f000 808e 	beq.w	800c1fa <CircularQueue_Sense+0x150>
  {
    FirstElemetPos = q->first;
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	68db      	ldr	r3, [r3, #12]
 800c0e2:	60fb      	str	r3, [r7, #12]
    eltSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	891b      	ldrh	r3, [r3, #8]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d120      	bne.n	800c12e <CircularQueue_Sense+0x84>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	681a      	ldr	r2, [r3, #0]
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	68db      	ldr	r3, [r3, #12]
 800c0f4:	4413      	add	r3, r2
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	681a      	ldr	r2, [r3, #0]
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	68db      	ldr	r3, [r3, #12]
 800c102:	1c59      	adds	r1, r3, #1
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	685b      	ldr	r3, [r3, #4]
 800c108:	4299      	cmp	r1, r3
 800c10a:	d306      	bcc.n	800c11a <CircularQueue_Sense+0x70>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	68d9      	ldr	r1, [r3, #12]
 800c110:	687b      	ldr	r3, [r7, #4]
 800c112:	685b      	ldr	r3, [r3, #4]
 800c114:	1acb      	subs	r3, r1, r3
 800c116:	3301      	adds	r3, #1
 800c118:	e002      	b.n	800c120 <CircularQueue_Sense+0x76>
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	68db      	ldr	r3, [r3, #12]
 800c11e:	3301      	adds	r3, #1
 800c120:	4413      	add	r3, r2
 800c122:	781b      	ldrb	r3, [r3, #0]
 800c124:	021b      	lsls	r3, r3, #8
 800c126:	b29b      	uxth	r3, r3
 800c128:	4403      	add	r3, r0
 800c12a:	b29b      	uxth	r3, r3
 800c12c:	e001      	b.n	800c132 <CircularQueue_Sense+0x88>
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	891b      	ldrh	r3, [r3, #8]
 800c132:	827b      	strh	r3, [r7, #18]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	7f1b      	ldrb	r3, [r3, #28]
 800c138:	f003 0301 	and.w	r3, r3, #1
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d047      	beq.n	800c1d0 <CircularQueue_Sense+0x126>
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	7f1b      	ldrb	r3, [r3, #28]
 800c144:	f003 0302 	and.w	r3, r3, #2
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d141      	bne.n	800c1d0 <CircularQueue_Sense+0x126>
    { 
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c14c:	8a7b      	ldrh	r3, [r7, #18]
 800c14e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c152:	4293      	cmp	r3, r2
 800c154:	d103      	bne.n	800c15e <CircularQueue_Sense+0xb4>
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	891b      	ldrh	r3, [r3, #8]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d012      	beq.n	800c184 <CircularQueue_Sense+0xda>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	68da      	ldr	r2, [r3, #12]
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	691b      	ldr	r3, [r3, #16]
      if (((eltSize == 0xFFFF) && q->elementSize == 0 ) ||
 800c166:	429a      	cmp	r2, r3
 800c168:	d932      	bls.n	800c1d0 <CircularQueue_Sense+0x126>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	891b      	ldrh	r3, [r3, #8]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d02e      	beq.n	800c1d0 <CircularQueue_Sense+0x126>
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	685a      	ldr	r2, [r3, #4]
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	68db      	ldr	r3, [r3, #12]
 800c17a:	1ad3      	subs	r3, r2, r3
 800c17c:	687a      	ldr	r2, [r7, #4]
 800c17e:	8912      	ldrh	r2, [r2, #8]
 800c180:	4293      	cmp	r3, r2
 800c182:	d225      	bcs.n	800c1d0 <CircularQueue_Sense+0x126>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800c184:	2300      	movs	r3, #0
 800c186:	60fb      	str	r3, [r7, #12]

        /* retrieve the right size after the wrap [if variable size element] */
        eltSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	891b      	ldrh	r3, [r3, #8]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d11c      	bne.n	800c1ca <CircularQueue_Sense+0x120>
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	681a      	ldr	r2, [r3, #0]
 800c194:	68fb      	ldr	r3, [r7, #12]
 800c196:	4413      	add	r3, r2
 800c198:	781b      	ldrb	r3, [r3, #0]
 800c19a:	4618      	mov	r0, r3
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	681a      	ldr	r2, [r3, #0]
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	1c59      	adds	r1, r3, #1
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	685b      	ldr	r3, [r3, #4]
 800c1a8:	4299      	cmp	r1, r3
 800c1aa:	d305      	bcc.n	800c1b8 <CircularQueue_Sense+0x10e>
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	685b      	ldr	r3, [r3, #4]
 800c1b0:	68f9      	ldr	r1, [r7, #12]
 800c1b2:	1acb      	subs	r3, r1, r3
 800c1b4:	3301      	adds	r3, #1
 800c1b6:	e001      	b.n	800c1bc <CircularQueue_Sense+0x112>
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	4413      	add	r3, r2
 800c1be:	781b      	ldrb	r3, [r3, #0]
 800c1c0:	021b      	lsls	r3, r3, #8
 800c1c2:	b29b      	uxth	r3, r3
 800c1c4:	4403      	add	r3, r0
 800c1c6:	b29b      	uxth	r3, r3
 800c1c8:	e001      	b.n	800c1ce <CircularQueue_Sense+0x124>
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	891b      	ldrh	r3, [r3, #8]
 800c1ce:	827b      	strh	r3, [r7, #18]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681a      	ldr	r2, [r3, #0]
 800c1d4:	7af9      	ldrb	r1, [r7, #11]
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	4419      	add	r1, r3
 800c1da:	687b      	ldr	r3, [r7, #4]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	4299      	cmp	r1, r3
 800c1e0:	d306      	bcc.n	800c1f0 <CircularQueue_Sense+0x146>
 800c1e2:	7af9      	ldrb	r1, [r7, #11]
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	4419      	add	r1, r3
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	685b      	ldr	r3, [r3, #4]
 800c1ec:	1acb      	subs	r3, r1, r3
 800c1ee:	e002      	b.n	800c1f6 <CircularQueue_Sense+0x14c>
 800c1f0:	7af9      	ldrb	r1, [r7, #11]
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	440b      	add	r3, r1
 800c1f6:	4413      	add	r3, r2
 800c1f8:	617b      	str	r3, [r7, #20]
  }
  if (elementSize != NULL)
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d002      	beq.n	800c206 <CircularQueue_Sense+0x15c>
  {
    *elementSize = eltSize;
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	8a7a      	ldrh	r2, [r7, #18]
 800c204:	801a      	strh	r2, [r3, #0]
  }
  return x;
 800c206:	697b      	ldr	r3, [r7, #20]
}
 800c208:	4618      	mov	r0, r3
 800c20a:	371c      	adds	r7, #28
 800c20c:	46bd      	mov	sp, r7
 800c20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c212:	4770      	bx	lr

0800c214 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800c214:	b480      	push	{r7}
 800c216:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800c218:	4b03      	ldr	r3, [pc, #12]	@ (800c228 <LL_FLASH_GetUDN+0x14>)
 800c21a:	681b      	ldr	r3, [r3, #0]
}
 800c21c:	4618      	mov	r0, r3
 800c21e:	46bd      	mov	sp, r7
 800c220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c224:	4770      	bx	lr
 800c226:	bf00      	nop
 800c228:	1fff7580 	.word	0x1fff7580

0800c22c <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800c22c:	b480      	push	{r7}
 800c22e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800c230:	4b03      	ldr	r3, [pc, #12]	@ (800c240 <LL_FLASH_GetDeviceID+0x14>)
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	b2db      	uxtb	r3, r3
}
 800c236:	4618      	mov	r0, r3
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr
 800c240:	1fff7584 	.word	0x1fff7584

0800c244 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800c244:	b480      	push	{r7}
 800c246:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800c248:	4b03      	ldr	r3, [pc, #12]	@ (800c258 <LL_FLASH_GetSTCompanyID+0x14>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	0a1b      	lsrs	r3, r3, #8
}
 800c24e:	4618      	mov	r0, r3
 800c250:	46bd      	mov	sp, r7
 800c252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c256:	4770      	bx	lr
 800c258:	1fff7584 	.word	0x1fff7584

0800c25c <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 800c25c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c25e:	b0b1      	sub	sp, #196	@ 0xc4
 800c260:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
#if (RADIO_ACTIVITY_EVENT != 0)
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800c262:	2392      	movs	r3, #146	@ 0x92
 800c264:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
#endif /* RADIO_ACTIVITY_EVENT != 0 */
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800c268:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800c26c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  char BdAddress[20];
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr=0;  
 800c270:	2300      	movs	r3, #0
 800c272:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800c276:	4b86      	ldr	r3, [pc, #536]	@ (800c490 <APP_BLE_Init+0x234>)
 800c278:	463c      	mov	r4, r7
 800c27a:	461d      	mov	r5, r3
 800c27c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c27e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c280:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c282:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c284:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c286:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c288:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800c28c:	c403      	stmia	r4!, {r0, r1}
 800c28e:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800c290:	f000 fe80 	bl	800cf94 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800c294:	2101      	movs	r1, #1
 800c296:	2002      	movs	r0, #2
 800c298:	f001 fe74 	bl	800df84 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800c29c:	4a7d      	ldr	r2, [pc, #500]	@ (800c494 <APP_BLE_Init+0x238>)
 800c29e:	2100      	movs	r1, #0
 800c2a0:	2004      	movs	r0, #4
 800c2a2:	f001 ff9b 	bl	800e1dc <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 800c2a6:	463b      	mov	r3, r7
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	f7fe fc55 	bl	800ab58 <SHCI_C2_BLE_Init>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  if (status != SHCI_Success)
 800c2b4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d008      	beq.n	800c2ce <APP_BLE_Init+0x72>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800c2bc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800c2c0:	4619      	mov	r1, r3
 800c2c2:	4875      	ldr	r0, [pc, #468]	@ (800c498 <APP_BLE_Init+0x23c>)
 800c2c4:	f002 f96a 	bl	800e59c <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 800c2c8:	f7f6 fd76 	bl	8002db8 <Error_Handler>
 800c2cc:	e002      	b.n	800c2d4 <APP_BLE_Init+0x78>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 800c2ce:	4873      	ldr	r0, [pc, #460]	@ (800c49c <APP_BLE_Init+0x240>)
 800c2d0:	f002 f964 	bl	800e59c <iprintf>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800c2d4:	f000 fe74 	bl	800cfc0 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800c2d8:	f7fe fb98 	bl	800aa0c <SVCCTL_Init>


  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c2dc:	4b70      	ldr	r3, [pc, #448]	@ (800c4a0 <APP_BLE_Init+0x244>)
 800c2de:	2200      	movs	r2, #0
 800c2e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 800c2e4:	4b6e      	ldr	r3, [pc, #440]	@ (800c4a0 <APP_BLE_Init+0x244>)
 800c2e6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c2ea:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 800c2ec:	4a6d      	ldr	r2, [pc, #436]	@ (800c4a4 <APP_BLE_Init+0x248>)
 800c2ee:	2100      	movs	r1, #0
 800c2f0:	2001      	movs	r0, #1
 800c2f2:	f001 ff73 	bl	800e1dc <UTIL_SEQ_RegTask>
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  UTIL_SEQ_RegTask(1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 800c2f6:	4a6c      	ldr	r2, [pc, #432]	@ (800c4a8 <APP_BLE_Init+0x24c>)
 800c2f8:	2100      	movs	r1, #0
 800c2fa:	2002      	movs	r0, #2
 800c2fc:	f001 ff6e 	bl	800e1dc <UTIL_SEQ_RegTask>
#if (BLE_CFG_OTA_REBOOT_CHAR != 0)
  a_ManufData[sizeof(a_ManufData)-8] = CFG_FEATURE_OTA_REBOOT;
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

#if (RADIO_ACTIVITY_EVENT != 0)
  ret = aci_hal_set_radio_activity_mask(0x0006);
 800c300:	2006      	movs	r0, #6
 800c302:	f7fe f8d9 	bl	800a4b8 <aci_hal_set_radio_activity_mask>
 800c306:	4603      	mov	r3, r0
 800c308:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (ret != BLE_STATUS_SUCCESS)
 800c30c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800c310:	2b00      	cmp	r3, #0
 800c312:	d006      	beq.n	800c322 <APP_BLE_Init+0xc6>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_radio_activity_mask command, result: 0x%x \n\r", ret);
 800c314:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 800c318:	4619      	mov	r1, r3
 800c31a:	4864      	ldr	r0, [pc, #400]	@ (800c4ac <APP_BLE_Init+0x250>)
 800c31c:	f002 f93e 	bl	800e59c <iprintf>
 800c320:	e002      	b.n	800c328 <APP_BLE_Init+0xcc>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_radio_activity_mask command\n\r");
 800c322:	4863      	ldr	r0, [pc, #396]	@ (800c4b0 <APP_BLE_Init+0x254>)
 800c324:	f002 f93a 	bl	800e59c <iprintf>
  }
#endif /* RADIO_ACTIVITY_EVENT != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
  index_con_int = 0;
 800c328:	4b62      	ldr	r3, [pc, #392]	@ (800c4b4 <APP_BLE_Init+0x258>)
 800c32a:	2200      	movs	r2, #0
 800c32c:	701a      	strb	r2, [r3, #0]
  mutex = 1;
 800c32e:	4b62      	ldr	r3, [pc, #392]	@ (800c4b8 <APP_BLE_Init+0x25c>)
 800c330:	2201      	movs	r2, #1
 800c332:	701a      	strb	r2, [r3, #0]
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

  /**
   * Initialize P2P Server Application
   */
  P2PS_APP_Init();
 800c334:	f001 fa74 	bl	800d820 <P2PS_APP_Init>

  /* USER CODE BEGIN APP_BLE_Init_3 */
  Add_EEG_Stream_Notify_Service();
 800c338:	f000 f8da 	bl	800c4f0 <Add_EEG_Stream_Notify_Service>
  Add_Event_Notify_Service();
 800c33c:	f000 f9c6 	bl	800c6cc <Add_Event_Notify_Service>
  Add_Motion_Notify_Service();
 800c340:	f000 fa5c 	bl	800c7fc <Add_Motion_Notify_Service>
   */
  //HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800c344:	4b5d      	ldr	r3, [pc, #372]	@ (800c4bc <APP_BLE_Init+0x260>)
 800c346:	2200      	movs	r2, #0
 800c348:	495d      	ldr	r1, [pc, #372]	@ (800c4c0 <APP_BLE_Init+0x264>)
 800c34a:	2000      	movs	r0, #0
 800c34c:	f7f5 fe14 	bl	8001f78 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 800c350:	4b53      	ldr	r3, [pc, #332]	@ (800c4a0 <APP_BLE_Init+0x244>)
 800c352:	2200      	movs	r2, #0
 800c354:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800c356:	4b52      	ldr	r3, [pc, #328]	@ (800c4a0 <APP_BLE_Init+0x244>)
 800c358:	2200      	movs	r2, #0
 800c35a:	761a      	strb	r2, [r3, #24]

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800c35c:	4b59      	ldr	r3, [pc, #356]	@ (800c4c4 <APP_BLE_Init+0x268>)
 800c35e:	2280      	movs	r2, #128	@ 0x80
 800c360:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800c362:	4b59      	ldr	r3, [pc, #356]	@ (800c4c8 <APP_BLE_Init+0x26c>)
 800c364:	22a0      	movs	r2, #160	@ 0xa0
 800c366:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by P2P Client
   */
  Adv_Request(APP_BLE_FAST_ADV);
 800c368:	2001      	movs	r0, #1
 800c36a:	f000 ffd9 	bl	800d320 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */
   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800c36e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800c372:	f7fe fc35 	bl	800abe0 <SHCI_GetWirelessFwInfo>
 800c376:	4603      	mov	r3, r0
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d15a      	bne.n	800c432 <APP_BLE_Init+0x1d6>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 800c37c:	f001 f86e 	bl	800d45c <BleGetBdAddress>
 800c380:	f8c7 00ac 	str.w	r0, [r7, #172]	@ 0xac
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c384:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c388:	3305      	adds	r3, #5
 800c38a:	781b      	ldrb	r3, [r3, #0]
 800c38c:	461d      	mov	r5, r3
 800c38e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c392:	3304      	adds	r3, #4
 800c394:	781b      	ldrb	r3, [r3, #0]
 800c396:	461e      	mov	r6, r3
 800c398:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c39c:	3303      	adds	r3, #3
 800c39e:	781b      	ldrb	r3, [r3, #0]
 800c3a0:	461a      	mov	r2, r3
 800c3a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3a6:	3302      	adds	r3, #2
 800c3a8:	781b      	ldrb	r3, [r3, #0]
 800c3aa:	4619      	mov	r1, r3
 800c3ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3b0:	3301      	adds	r3, #1
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	461c      	mov	r4, r3
 800c3b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c3c0:	9303      	str	r3, [sp, #12]
 800c3c2:	9402      	str	r4, [sp, #8]
 800c3c4:	9101      	str	r1, [sp, #4]
 800c3c6:	9200      	str	r2, [sp, #0]
 800c3c8:	4633      	mov	r3, r6
 800c3ca:	462a      	mov	r2, r5
 800c3cc:	493f      	ldr	r1, [pc, #252]	@ (800c4cc <APP_BLE_Init+0x270>)
 800c3ce:	f002 f95d 	bl	800e68c <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800c3d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c3d6:	781b      	ldrb	r3, [r3, #0]
 800c3d8:	461a      	mov	r2, r3
 800c3da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c3de:	785b      	ldrb	r3, [r3, #1]
 800c3e0:	4619      	mov	r1, r3
 800c3e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c3e6:	789b      	ldrb	r3, [r3, #2]
 800c3e8:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 800c3ec:	9300      	str	r3, [sp, #0]
 800c3ee:	460b      	mov	r3, r1
 800c3f0:	4937      	ldr	r1, [pc, #220]	@ (800c4d0 <APP_BLE_Init+0x274>)
 800c3f2:	f002 f94b 	bl	800e68c <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 800c3f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c3fa:	78db      	ldrb	r3, [r3, #3]
 800c3fc:	461a      	mov	r2, r3
 800c3fe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c402:	791b      	ldrb	r3, [r3, #4]
 800c404:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 800c408:	4932      	ldr	r1, [pc, #200]	@ (800c4d4 <APP_BLE_Init+0x278>)
 800c40a:	f002 f93f 	bl	800e68c <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 800c40e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c412:	7a9b      	ldrb	r3, [r3, #10]
 800c414:	461a      	mov	r2, r3
 800c416:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c41a:	7adb      	ldrb	r3, [r3, #11]
 800c41c:	4619      	mov	r1, r3
 800c41e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800c422:	7b1b      	ldrb	r3, [r3, #12]
 800c424:	f107 003c 	add.w	r0, r7, #60	@ 0x3c
 800c428:	9300      	str	r3, [sp, #0]
 800c42a:	460b      	mov	r3, r1
 800c42c:	492a      	ldr	r1, [pc, #168]	@ (800c4d8 <APP_BLE_Init+0x27c>)
 800c42e:	f002 f92d 	bl	800e68c <siprintf>
     
   }
   HAL_Delay(4000);
 800c432:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800c436:	f7f5 f82d 	bl	8001494 <HAL_Delay>
   /* Displays Application */
   
   sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800c43a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c43e:	3305      	adds	r3, #5
 800c440:	781b      	ldrb	r3, [r3, #0]
 800c442:	461d      	mov	r5, r3
 800c444:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c448:	3304      	adds	r3, #4
 800c44a:	781b      	ldrb	r3, [r3, #0]
 800c44c:	461e      	mov	r6, r3
 800c44e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c452:	3303      	adds	r3, #3
 800c454:	781b      	ldrb	r3, [r3, #0]
 800c456:	461a      	mov	r2, r3
 800c458:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c45c:	3302      	adds	r3, #2
 800c45e:	781b      	ldrb	r3, [r3, #0]
 800c460:	4619      	mov	r1, r3
 800c462:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c466:	3301      	adds	r3, #1
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	461c      	mov	r4, r3
 800c46c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c470:	781b      	ldrb	r3, [r3, #0]
 800c472:	f107 007c 	add.w	r0, r7, #124	@ 0x7c
 800c476:	9303      	str	r3, [sp, #12]
 800c478:	9402      	str	r4, [sp, #8]
 800c47a:	9101      	str	r1, [sp, #4]
 800c47c:	9200      	str	r2, [sp, #0]
 800c47e:	4633      	mov	r3, r6
 800c480:	462a      	mov	r2, r5
 800c482:	4912      	ldr	r1, [pc, #72]	@ (800c4cc <APP_BLE_Init+0x270>)
 800c484:	f002 f902 	bl	800e68c <siprintf>

  /* USER CODE END APP_BLE_Init_2 */

  return;
 800c488:	bf00      	nop
}
 800c48a:	37b4      	adds	r7, #180	@ 0xb4
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c490:	0800fcd4 	.word	0x0800fcd4
 800c494:	0800ad75 	.word	0x0800ad75
 800c498:	0800fba0 	.word	0x0800fba0
 800c49c:	0800fbd8 	.word	0x0800fbd8
 800c4a0:	200004d4 	.word	0x200004d4
 800c4a4:	0800d4e5 	.word	0x0800d4e5
 800c4a8:	0800d5e5 	.word	0x0800d5e5
 800c4ac:	0800fc00 	.word	0x0800fc00
 800c4b0:	0800fc44 	.word	0x0800fc44
 800c4b4:	20000570 	.word	0x20000570
 800c4b8:	20000571 	.word	0x20000571
 800c4bc:	0800d53d 	.word	0x0800d53d
 800c4c0:	2000055a 	.word	0x2000055a
 800c4c4:	20000568 	.word	0x20000568
 800c4c8:	2000056a 	.word	0x2000056a
 800c4cc:	0800fc7c 	.word	0x0800fc7c
 800c4d0:	0800fc9c 	.word	0x0800fc9c
 800c4d4:	0800fcb0 	.word	0x0800fcb0
 800c4d8:	0800fcc4 	.word	0x0800fcc4

0800c4dc <Hermes_App_Init>:



void Hermes_App_Init(void){
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	af00      	add	r7, sp, #0

	  SVCCTL_RegisterSvcHandler(Hermes_Event_Handler);
 800c4e0:	4802      	ldr	r0, [pc, #8]	@ (800c4ec <Hermes_App_Init+0x10>)
 800c4e2:	f7fe facb 	bl	800aa7c <SVCCTL_RegisterSvcHandler>

}
 800c4e6:	bf00      	nop
 800c4e8:	bd80      	pop	{r7, pc}
 800c4ea:	bf00      	nop
 800c4ec:	0800d6c5 	.word	0x0800d6c5

0800c4f0 <Add_EEG_Stream_Notify_Service>:



static tBleStatus Add_EEG_Stream_Notify_Service(void)
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b094      	sub	sp, #80	@ 0x50
 800c4f4:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint8_t eeg_service_uuid[16];
    uint8_t eeg_stream_char_uuid[16];
    uint8_t eeg_config_char_uuid[16];

    // Add service
    COPY_EEG_SERVICE_UUID(eeg_service_uuid);
 800c4fc:	231b      	movs	r3, #27
 800c4fe:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800c502:	23c5      	movs	r3, #197	@ 0xc5
 800c504:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800c508:	23d5      	movs	r3, #213	@ 0xd5
 800c50a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c50e:	23a5      	movs	r3, #165	@ 0xa5
 800c510:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c514:	2302      	movs	r3, #2
 800c516:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800c51a:	2300      	movs	r3, #0
 800c51c:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c520:	2351      	movs	r3, #81	@ 0x51
 800c522:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c526:	23a1      	movs	r3, #161	@ 0xa1
 800c528:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c52c:	23e5      	movs	r3, #229	@ 0xe5
 800c52e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800c532:	2311      	movs	r3, #17
 800c534:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800c538:	2367      	movs	r3, #103	@ 0x67
 800c53a:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c53e:	2349      	movs	r3, #73	@ 0x49
 800c540:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c544:	23e0      	movs	r3, #224	@ 0xe0
 800c546:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800c54a:	2380      	movs	r3, #128	@ 0x80
 800c54c:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800c550:	23a4      	movs	r3, #164	@ 0xa4
 800c552:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c556:	239f      	movs	r3, #159	@ 0x9f
 800c558:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c55c:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800c560:	4b54      	ldr	r3, [pc, #336]	@ (800c6b4 <Add_EEG_Stream_Notify_Service+0x1c4>)
 800c562:	9300      	str	r3, [sp, #0]
 800c564:	2308      	movs	r3, #8
 800c566:	2201      	movs	r2, #1
 800c568:	2002      	movs	r0, #2
 800c56a:	f7fd fbdd 	bl	8009d28 <aci_gatt_add_service>
 800c56e:	4603      	mov	r3, r0
 800c570:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                              (Service_UUID_t *) eeg_service_uuid,
                              PRIMARY_SERVICE,
							  2 + 3 + 3, /* 2 for service + 3 + 3 for 2 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c574:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d008      	beq.n	800c58e <Add_EEG_Stream_Notify_Service+0x9e>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c57c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c580:	4619      	mov	r1, r3
 800c582:	484d      	ldr	r0, [pc, #308]	@ (800c6b8 <Add_EEG_Stream_Notify_Service+0x1c8>)
 800c584:	f002 f80a 	bl	800e59c <iprintf>
        return ret;
 800c588:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c58c:	e08e      	b.n	800c6ac <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    // Add characteristic
    COPY_EEG_DATA_UUID(eeg_stream_char_uuid);
 800c58e:	231b      	movs	r3, #27
 800c590:	753b      	strb	r3, [r7, #20]
 800c592:	23c5      	movs	r3, #197	@ 0xc5
 800c594:	757b      	strb	r3, [r7, #21]
 800c596:	23d5      	movs	r3, #213	@ 0xd5
 800c598:	75bb      	strb	r3, [r7, #22]
 800c59a:	23a5      	movs	r3, #165	@ 0xa5
 800c59c:	75fb      	strb	r3, [r7, #23]
 800c59e:	2302      	movs	r3, #2
 800c5a0:	763b      	strb	r3, [r7, #24]
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	767b      	strb	r3, [r7, #25]
 800c5a6:	2351      	movs	r3, #81	@ 0x51
 800c5a8:	76bb      	strb	r3, [r7, #26]
 800c5aa:	23a1      	movs	r3, #161	@ 0xa1
 800c5ac:	76fb      	strb	r3, [r7, #27]
 800c5ae:	23e5      	movs	r3, #229	@ 0xe5
 800c5b0:	773b      	strb	r3, [r7, #28]
 800c5b2:	2311      	movs	r3, #17
 800c5b4:	777b      	strb	r3, [r7, #29]
 800c5b6:	2367      	movs	r3, #103	@ 0x67
 800c5b8:	77bb      	strb	r3, [r7, #30]
 800c5ba:	2349      	movs	r3, #73	@ 0x49
 800c5bc:	77fb      	strb	r3, [r7, #31]
 800c5be:	23e1      	movs	r3, #225	@ 0xe1
 800c5c0:	f887 3020 	strb.w	r3, [r7, #32]
 800c5c4:	2380      	movs	r3, #128	@ 0x80
 800c5c6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800c5ca:	23a4      	movs	r3, #164	@ 0xa4
 800c5cc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c5d0:	239f      	movs	r3, #159	@ 0x9f
 800c5d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800c5d6:	4b39      	ldr	r3, [pc, #228]	@ (800c6bc <Add_EEG_Stream_Notify_Service+0x1cc>)
 800c5d8:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800c5dc:	f107 0214 	add.w	r2, r7, #20
 800c5e0:	4b37      	ldr	r3, [pc, #220]	@ (800c6c0 <Add_EEG_Stream_Notify_Service+0x1d0>)
 800c5e2:	9305      	str	r3, [sp, #20]
 800c5e4:	2301      	movs	r3, #1
 800c5e6:	9304      	str	r3, [sp, #16]
 800c5e8:	230a      	movs	r3, #10
 800c5ea:	9303      	str	r3, [sp, #12]
 800c5ec:	2301      	movs	r3, #1
 800c5ee:	9302      	str	r3, [sp, #8]
 800c5f0:	2300      	movs	r3, #0
 800c5f2:	9301      	str	r3, [sp, #4]
 800c5f4:	2310      	movs	r3, #16
 800c5f6:	9300      	str	r3, [sp, #0]
 800c5f8:	23f1      	movs	r3, #241	@ 0xf1
 800c5fa:	2102      	movs	r1, #2
 800c5fc:	f7fd fc6a 	bl	8009ed4 <aci_gatt_add_char>
 800c600:	4603      	mov	r3, r0
 800c602:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.eeg_data_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c606:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d008      	beq.n	800c620 <Add_EEG_Stream_Notify_Service+0x130>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c60e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c612:	4619      	mov	r1, r3
 800c614:	482b      	ldr	r0, [pc, #172]	@ (800c6c4 <Add_EEG_Stream_Notify_Service+0x1d4>)
 800c616:	f001 ffc1 	bl	800e59c <iprintf>
        return ret;
 800c61a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c61e:	e045      	b.n	800c6ac <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    // Add characteristic
    COPY_EEG_CONFIG_UUID(eeg_config_char_uuid);
 800c620:	231b      	movs	r3, #27
 800c622:	713b      	strb	r3, [r7, #4]
 800c624:	23c5      	movs	r3, #197	@ 0xc5
 800c626:	717b      	strb	r3, [r7, #5]
 800c628:	23d5      	movs	r3, #213	@ 0xd5
 800c62a:	71bb      	strb	r3, [r7, #6]
 800c62c:	23a5      	movs	r3, #165	@ 0xa5
 800c62e:	71fb      	strb	r3, [r7, #7]
 800c630:	2302      	movs	r3, #2
 800c632:	723b      	strb	r3, [r7, #8]
 800c634:	2300      	movs	r3, #0
 800c636:	727b      	strb	r3, [r7, #9]
 800c638:	2351      	movs	r3, #81	@ 0x51
 800c63a:	72bb      	strb	r3, [r7, #10]
 800c63c:	23a1      	movs	r3, #161	@ 0xa1
 800c63e:	72fb      	strb	r3, [r7, #11]
 800c640:	23e5      	movs	r3, #229	@ 0xe5
 800c642:	733b      	strb	r3, [r7, #12]
 800c644:	2311      	movs	r3, #17
 800c646:	737b      	strb	r3, [r7, #13]
 800c648:	2367      	movs	r3, #103	@ 0x67
 800c64a:	73bb      	strb	r3, [r7, #14]
 800c64c:	2349      	movs	r3, #73	@ 0x49
 800c64e:	73fb      	strb	r3, [r7, #15]
 800c650:	23e2      	movs	r3, #226	@ 0xe2
 800c652:	743b      	strb	r3, [r7, #16]
 800c654:	2380      	movs	r3, #128	@ 0x80
 800c656:	747b      	strb	r3, [r7, #17]
 800c658:	23a4      	movs	r3, #164	@ 0xa4
 800c65a:	74bb      	strb	r3, [r7, #18]
 800c65c:	239f      	movs	r3, #159	@ 0x9f
 800c65e:	74fb      	strb	r3, [r7, #19]
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800c660:	4b16      	ldr	r3, [pc, #88]	@ (800c6bc <Add_EEG_Stream_Notify_Service+0x1cc>)
 800c662:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800c666:	1d3a      	adds	r2, r7, #4
 800c668:	4b17      	ldr	r3, [pc, #92]	@ (800c6c8 <Add_EEG_Stream_Notify_Service+0x1d8>)
 800c66a:	9305      	str	r3, [sp, #20]
 800c66c:	2301      	movs	r3, #1
 800c66e:	9304      	str	r3, [sp, #16]
 800c670:	230a      	movs	r3, #10
 800c672:	9303      	str	r3, [sp, #12]
 800c674:	2301      	movs	r3, #1
 800c676:	9302      	str	r3, [sp, #8]
 800c678:	2300      	movs	r3, #0
 800c67a:	9301      	str	r3, [sp, #4]
 800c67c:	2306      	movs	r3, #6
 800c67e:	9300      	str	r3, [sp, #0]
 800c680:	2303      	movs	r3, #3
 800c682:	2102      	movs	r1, #2
 800c684:	f7fd fc26 	bl	8009ed4 <aci_gatt_add_char>
 800c688:	4603      	mov	r3, r0
 800c68a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.eeg_config_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c68e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c692:	2b00      	cmp	r3, #0
 800c694:	d008      	beq.n	800c6a8 <Add_EEG_Stream_Notify_Service+0x1b8>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c696:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c69a:	4619      	mov	r1, r3
 800c69c:	4809      	ldr	r0, [pc, #36]	@ (800c6c4 <Add_EEG_Stream_Notify_Service+0x1d4>)
 800c69e:	f001 ff7d 	bl	800e59c <iprintf>
        return ret;
 800c6a2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c6a6:	e001      	b.n	800c6ac <Add_EEG_Stream_Notify_Service+0x1bc>
    }

    return ret;
 800c6a8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3738      	adds	r7, #56	@ 0x38
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}
 800c6b4:	20000552 	.word	0x20000552
 800c6b8:	0800fd10 	.word	0x0800fd10
 800c6bc:	200004d4 	.word	0x200004d4
 800c6c0:	2000055c 	.word	0x2000055c
 800c6c4:	0800fd3c 	.word	0x0800fd3c
 800c6c8:	20000566 	.word	0x20000566

0800c6cc <Add_Event_Notify_Service>:



static tBleStatus Add_Event_Notify_Service(void)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b090      	sub	sp, #64	@ 0x40
 800c6d0:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint8_t event_service_uuid[16];
    uint8_t event_char_uuid[16];

    // Add service
    COPY_EVENT_SERVICE_UUID(event_service_uuid);
 800c6d8:	231b      	movs	r3, #27
 800c6da:	753b      	strb	r3, [r7, #20]
 800c6dc:	23c5      	movs	r3, #197	@ 0xc5
 800c6de:	757b      	strb	r3, [r7, #21]
 800c6e0:	23d5      	movs	r3, #213	@ 0xd5
 800c6e2:	75bb      	strb	r3, [r7, #22]
 800c6e4:	23a5      	movs	r3, #165	@ 0xa5
 800c6e6:	75fb      	strb	r3, [r7, #23]
 800c6e8:	2302      	movs	r3, #2
 800c6ea:	763b      	strb	r3, [r7, #24]
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	767b      	strb	r3, [r7, #25]
 800c6f0:	2351      	movs	r3, #81	@ 0x51
 800c6f2:	76bb      	strb	r3, [r7, #26]
 800c6f4:	23a1      	movs	r3, #161	@ 0xa1
 800c6f6:	76fb      	strb	r3, [r7, #27]
 800c6f8:	23e5      	movs	r3, #229	@ 0xe5
 800c6fa:	773b      	strb	r3, [r7, #28]
 800c6fc:	2311      	movs	r3, #17
 800c6fe:	777b      	strb	r3, [r7, #29]
 800c700:	2367      	movs	r3, #103	@ 0x67
 800c702:	77bb      	strb	r3, [r7, #30]
 800c704:	2349      	movs	r3, #73	@ 0x49
 800c706:	77fb      	strb	r3, [r7, #31]
 800c708:	2300      	movs	r3, #0
 800c70a:	f887 3020 	strb.w	r3, [r7, #32]
 800c70e:	2383      	movs	r3, #131	@ 0x83
 800c710:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800c714:	23a4      	movs	r3, #164	@ 0xa4
 800c716:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800c71a:	239f      	movs	r3, #159	@ 0x9f
 800c71c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c720:	f107 0114 	add.w	r1, r7, #20
 800c724:	4b30      	ldr	r3, [pc, #192]	@ (800c7e8 <Add_Event_Notify_Service+0x11c>)
 800c726:	9300      	str	r3, [sp, #0]
 800c728:	2305      	movs	r3, #5
 800c72a:	2201      	movs	r2, #1
 800c72c:	2002      	movs	r0, #2
 800c72e:	f7fd fafb 	bl	8009d28 <aci_gatt_add_service>
 800c732:	4603      	mov	r3, r0
 800c734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                              (Service_UUID_t *) event_service_uuid,
                              PRIMARY_SERVICE,
                              2 + 3, /* 2 for service + 3 for 1 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.event_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c738:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d008      	beq.n	800c752 <Add_Event_Notify_Service+0x86>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c740:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c744:	4619      	mov	r1, r3
 800c746:	4829      	ldr	r0, [pc, #164]	@ (800c7ec <Add_Event_Notify_Service+0x120>)
 800c748:	f001 ff28 	bl	800e59c <iprintf>
        return ret;
 800c74c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c750:	e045      	b.n	800c7de <Add_Event_Notify_Service+0x112>
    }

    // Add characteristic
    COPY_EVENT_UUID(event_char_uuid);
 800c752:	231b      	movs	r3, #27
 800c754:	713b      	strb	r3, [r7, #4]
 800c756:	23c5      	movs	r3, #197	@ 0xc5
 800c758:	717b      	strb	r3, [r7, #5]
 800c75a:	23d5      	movs	r3, #213	@ 0xd5
 800c75c:	71bb      	strb	r3, [r7, #6]
 800c75e:	23a5      	movs	r3, #165	@ 0xa5
 800c760:	71fb      	strb	r3, [r7, #7]
 800c762:	2302      	movs	r3, #2
 800c764:	723b      	strb	r3, [r7, #8]
 800c766:	2300      	movs	r3, #0
 800c768:	727b      	strb	r3, [r7, #9]
 800c76a:	2351      	movs	r3, #81	@ 0x51
 800c76c:	72bb      	strb	r3, [r7, #10]
 800c76e:	23a1      	movs	r3, #161	@ 0xa1
 800c770:	72fb      	strb	r3, [r7, #11]
 800c772:	23e5      	movs	r3, #229	@ 0xe5
 800c774:	733b      	strb	r3, [r7, #12]
 800c776:	2311      	movs	r3, #17
 800c778:	737b      	strb	r3, [r7, #13]
 800c77a:	2367      	movs	r3, #103	@ 0x67
 800c77c:	73bb      	strb	r3, [r7, #14]
 800c77e:	2349      	movs	r3, #73	@ 0x49
 800c780:	73fb      	strb	r3, [r7, #15]
 800c782:	2301      	movs	r3, #1
 800c784:	743b      	strb	r3, [r7, #16]
 800c786:	2383      	movs	r3, #131	@ 0x83
 800c788:	747b      	strb	r3, [r7, #17]
 800c78a:	23a4      	movs	r3, #164	@ 0xa4
 800c78c:	74bb      	strb	r3, [r7, #18]
 800c78e:	239f      	movs	r3, #159	@ 0x9f
 800c790:	74fb      	strb	r3, [r7, #19]
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.event_service_handle,
 800c792:	4b17      	ldr	r3, [pc, #92]	@ (800c7f0 <Add_Event_Notify_Service+0x124>)
 800c794:	f8b3 0080 	ldrh.w	r0, [r3, #128]	@ 0x80
 800c798:	1d3a      	adds	r2, r7, #4
 800c79a:	4b16      	ldr	r3, [pc, #88]	@ (800c7f4 <Add_Event_Notify_Service+0x128>)
 800c79c:	9305      	str	r3, [sp, #20]
 800c79e:	2301      	movs	r3, #1
 800c7a0:	9304      	str	r3, [sp, #16]
 800c7a2:	230a      	movs	r3, #10
 800c7a4:	9303      	str	r3, [sp, #12]
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	9302      	str	r3, [sp, #8]
 800c7aa:	2300      	movs	r3, #0
 800c7ac:	9301      	str	r3, [sp, #4]
 800c7ae:	2310      	movs	r3, #16
 800c7b0:	9300      	str	r3, [sp, #0]
 800c7b2:	2304      	movs	r3, #4
 800c7b4:	2102      	movs	r1, #2
 800c7b6:	f7fd fb8d 	bl	8009ed4 <aci_gatt_add_char>
 800c7ba:	4603      	mov	r3, r0
 800c7bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           CHAR_VALUE_LEN_VARIABLE,
                           &(BleApplicationContext.event_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c7c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d008      	beq.n	800c7da <Add_Event_Notify_Service+0x10e>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c7c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7cc:	4619      	mov	r1, r3
 800c7ce:	480a      	ldr	r0, [pc, #40]	@ (800c7f8 <Add_Event_Notify_Service+0x12c>)
 800c7d0:	f001 fee4 	bl	800e59c <iprintf>
        return ret;
 800c7d4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c7d8:	e001      	b.n	800c7de <Add_Event_Notify_Service+0x112>
    }


    return ret;
 800c7da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3728      	adds	r7, #40	@ 0x28
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	bd80      	pop	{r7, pc}
 800c7e6:	bf00      	nop
 800c7e8:	20000554 	.word	0x20000554
 800c7ec:	0800fd10 	.word	0x0800fd10
 800c7f0:	200004d4 	.word	0x200004d4
 800c7f4:	2000055e 	.word	0x2000055e
 800c7f8:	0800fd3c 	.word	0x0800fd3c

0800c7fc <Add_Motion_Notify_Service>:



static tBleStatus Add_Motion_Notify_Service(void)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b098      	sub	sp, #96	@ 0x60
 800c800:	af06      	add	r7, sp, #24
    tBleStatus ret = BLE_STATUS_SUCCESS;
 800c802:	2300      	movs	r3, #0
 800c804:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t accel_char_uuid[16];
    uint8_t gyro_char_uuid[16];
    uint8_t compass_char_uuid[16];

    // Add service
    COPY_MOTION_SERVICE_UUID(motion_service_uuid);
 800c808:	231b      	movs	r3, #27
 800c80a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800c80e:	23c5      	movs	r3, #197	@ 0xc5
 800c810:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800c814:	23d5      	movs	r3, #213	@ 0xd5
 800c816:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 800c81a:	23a5      	movs	r3, #165	@ 0xa5
 800c81c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c820:	2302      	movs	r3, #2
 800c822:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800c826:	2300      	movs	r3, #0
 800c828:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 800c82c:	2351      	movs	r3, #81	@ 0x51
 800c82e:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 800c832:	23a1      	movs	r3, #161	@ 0xa1
 800c834:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 800c838:	23e5      	movs	r3, #229	@ 0xe5
 800c83a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800c83e:	2311      	movs	r3, #17
 800c840:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 800c844:	2367      	movs	r3, #103	@ 0x67
 800c846:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 800c84a:	2349      	movs	r3, #73	@ 0x49
 800c84c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c850:	2300      	movs	r3, #0
 800c852:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
 800c856:	2382      	movs	r3, #130	@ 0x82
 800c858:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41
 800c85c:	23a4      	movs	r3, #164	@ 0xa4
 800c85e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c862:	239f      	movs	r3, #159	@ 0x9f
 800c864:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    ret = aci_gatt_add_service(UUID_TYPE_128,
 800c868:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 800c86c:	4b38      	ldr	r3, [pc, #224]	@ (800c950 <Add_Motion_Notify_Service+0x154>)
 800c86e:	9300      	str	r3, [sp, #0]
 800c870:	2305      	movs	r3, #5
 800c872:	2201      	movs	r2, #1
 800c874:	2002      	movs	r0, #2
 800c876:	f7fd fa57 	bl	8009d28 <aci_gatt_add_service>
 800c87a:	4603      	mov	r3, r0
 800c87c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                              (Service_UUID_t *) motion_service_uuid,
                              PRIMARY_SERVICE,
                              2 + 3, /* 2 for service + 6 for 1 characteristic */
                              &(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c880:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c884:	2b00      	cmp	r3, #0
 800c886:	d008      	beq.n	800c89a <Add_Motion_Notify_Service+0x9e>
    {
        APP_DBG_MSG("Error adding New Notify Service - ret=0x%x\n", ret);
 800c888:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c88c:	4619      	mov	r1, r3
 800c88e:	4831      	ldr	r0, [pc, #196]	@ (800c954 <Add_Motion_Notify_Service+0x158>)
 800c890:	f001 fe84 	bl	800e59c <iprintf>
        return ret;
 800c894:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c898:	e056      	b.n	800c948 <Add_Motion_Notify_Service+0x14c>
    }

    // Add characteristic
    COPY_ACCEL_UUID(accel_char_uuid);
 800c89a:	231b      	movs	r3, #27
 800c89c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800c8a0:	23c5      	movs	r3, #197	@ 0xc5
 800c8a2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800c8a6:	23d5      	movs	r3, #213	@ 0xd5
 800c8a8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800c8ac:	23a5      	movs	r3, #165	@ 0xa5
 800c8ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c8b2:	2302      	movs	r3, #2
 800c8b4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 800c8b8:	2300      	movs	r3, #0
 800c8ba:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 800c8be:	2351      	movs	r3, #81	@ 0x51
 800c8c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c8c4:	23a1      	movs	r3, #161	@ 0xa1
 800c8c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c8ca:	23e5      	movs	r3, #229	@ 0xe5
 800c8cc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800c8d0:	2311      	movs	r3, #17
 800c8d2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800c8d6:	2367      	movs	r3, #103	@ 0x67
 800c8d8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800c8dc:	2349      	movs	r3, #73	@ 0x49
 800c8de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800c8e2:	2301      	movs	r3, #1
 800c8e4:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 800c8e8:	2382      	movs	r3, #130	@ 0x82
 800c8ea:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 800c8ee:	23a4      	movs	r3, #164	@ 0xa4
 800c8f0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 800c8f4:	239f      	movs	r3, #159	@ 0x9f
 800c8f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    ret = aci_gatt_add_char(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle,
 800c8fa:	4b17      	ldr	r3, [pc, #92]	@ (800c958 <Add_Motion_Notify_Service+0x15c>)
 800c8fc:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800c900:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800c904:	4b15      	ldr	r3, [pc, #84]	@ (800c95c <Add_Motion_Notify_Service+0x160>)
 800c906:	9305      	str	r3, [sp, #20]
 800c908:	2300      	movs	r3, #0
 800c90a:	9304      	str	r3, [sp, #16]
 800c90c:	230a      	movs	r3, #10
 800c90e:	9303      	str	r3, [sp, #12]
 800c910:	2301      	movs	r3, #1
 800c912:	9302      	str	r3, [sp, #8]
 800c914:	2300      	movs	r3, #0
 800c916:	9301      	str	r3, [sp, #4]
 800c918:	2310      	movs	r3, #16
 800c91a:	9300      	str	r3, [sp, #0]
 800c91c:	230c      	movs	r3, #12
 800c91e:	2102      	movs	r1, #2
 800c920:	f7fd fad8 	bl	8009ed4 <aci_gatt_add_char>
 800c924:	4603      	mov	r3, r0
 800c926:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
						   GATT_NOTIFY_ATTRIBUTE_WRITE,
                           10,
                           0,
                           &(BleApplicationContext.accel_char_handle));

    if (ret != BLE_STATUS_SUCCESS)
 800c92a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d008      	beq.n	800c944 <Add_Motion_Notify_Service+0x148>
    {
        APP_DBG_MSG("Error adding New Notify Characteristic - ret=0x%x\n", ret);
 800c932:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c936:	4619      	mov	r1, r3
 800c938:	4809      	ldr	r0, [pc, #36]	@ (800c960 <Add_Motion_Notify_Service+0x164>)
 800c93a:	f001 fe2f 	bl	800e59c <iprintf>
        return ret;
 800c93e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c942:	e001      	b.n	800c948 <Add_Motion_Notify_Service+0x14c>
    }

    */


    return ret;
 800c944:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800c948:	4618      	mov	r0, r3
 800c94a:	3748      	adds	r7, #72	@ 0x48
 800c94c:	46bd      	mov	sp, r7
 800c94e:	bd80      	pop	{r7, pc}
 800c950:	20000556 	.word	0x20000556
 800c954:	0800fd10 	.word	0x0800fd10
 800c958:	200004d4 	.word	0x200004d4
 800c95c:	20000560 	.word	0x20000560
 800c960:	0800fd3c 	.word	0x0800fd3c

0800c964 <SVCCTL_App_Notification>:




SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 800c964:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c966:	b097      	sub	sp, #92	@ 0x5c
 800c968:	af04      	add	r7, sp, #16
 800c96a:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 800c96c:	2392      	movs	r3, #146	@ 0x92
 800c96e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
    char BdAddress[20];
    const uint8_t *bdaddr; 
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	3301      	adds	r3, #1
 800c976:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 800c978:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c97a:	781b      	ldrb	r3, [r3, #0]
 800c97c:	2bff      	cmp	r3, #255	@ 0xff
 800c97e:	f000 8187 	beq.w	800cc90 <SVCCTL_App_Notification+0x32c>
 800c982:	2bff      	cmp	r3, #255	@ 0xff
 800c984:	f300 8273 	bgt.w	800ce6e <SVCCTL_App_Notification+0x50a>
 800c988:	2b05      	cmp	r3, #5
 800c98a:	d002      	beq.n	800c992 <SVCCTL_App_Notification+0x2e>
 800c98c:	2b3e      	cmp	r3, #62	@ 0x3e
 800c98e:	d055      	beq.n	800ca3c <SVCCTL_App_Notification+0xd8>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 800c990:	e26d      	b.n	800ce6e <SVCCTL_App_Notification+0x50a>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 800c992:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c994:	3302      	adds	r3, #2
 800c996:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800c998:	6a3b      	ldr	r3, [r7, #32]
 800c99a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c99e:	b29a      	uxth	r2, r3
 800c9a0:	4baa      	ldr	r3, [pc, #680]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800c9a2:	8adb      	ldrh	r3, [r3, #22]
 800c9a4:	429a      	cmp	r2, r3
 800c9a6:	d117      	bne.n	800c9d8 <SVCCTL_App_Notification+0x74>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800c9a8:	4ba8      	ldr	r3, [pc, #672]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800c9aa:	2200      	movs	r2, #0
 800c9ac:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800c9ae:	4ba7      	ldr	r3, [pc, #668]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800c9b0:	2200      	movs	r2, #0
 800c9b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 800c9b6:	48a6      	ldr	r0, [pc, #664]	@ (800cc50 <SVCCTL_App_Notification+0x2ec>)
 800c9b8:	f001 fe60 	bl	800e67c <puts>
                    p_disconnection_complete_event->Connection_Handle,
 800c9bc:	6a3b      	ldr	r3, [r7, #32]
 800c9be:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800c9c2:	b29b      	uxth	r3, r3
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800c9c4:	4619      	mov	r1, r3
                    p_disconnection_complete_event->Reason);
 800c9c6:	6a3b      	ldr	r3, [r7, #32]
 800c9c8:	78db      	ldrb	r3, [r3, #3]
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 800c9ca:	461a      	mov	r2, r3
 800c9cc:	48a1      	ldr	r0, [pc, #644]	@ (800cc54 <SVCCTL_App_Notification+0x2f0>)
 800c9ce:	f001 fde5 	bl	800e59c <iprintf>
        mutex = 1;
 800c9d2:	4ba1      	ldr	r3, [pc, #644]	@ (800cc58 <SVCCTL_App_Notification+0x2f4>)
 800c9d4:	2201      	movs	r2, #1
 800c9d6:	701a      	strb	r2, [r3, #0]
      Adv_Request(APP_BLE_FAST_ADV);
 800c9d8:	2001      	movs	r0, #1
 800c9da:	f000 fca1 	bl	800d320 <Adv_Request>
      HandleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800c9de:	4b9f      	ldr	r3, [pc, #636]	@ (800cc5c <SVCCTL_App_Notification+0x2f8>)
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	701a      	strb	r2, [r3, #0]
      HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800c9e4:	4b99      	ldr	r3, [pc, #612]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800c9e6:	8ada      	ldrh	r2, [r3, #22]
 800c9e8:	4b9c      	ldr	r3, [pc, #624]	@ (800cc5c <SVCCTL_App_Notification+0x2f8>)
 800c9ea:	805a      	strh	r2, [r3, #2]
      P2PS_APP_Notification(&HandleNotification);
 800c9ec:	489b      	ldr	r0, [pc, #620]	@ (800cc5c <SVCCTL_App_Notification+0x2f8>)
 800c9ee:	f000 feff 	bl	800d7f0 <P2PS_APP_Notification>
      bdaddr= BleGetBdAddress();
 800c9f2:	f000 fd33 	bl	800d45c <BleGetBdAddress>
 800c9f6:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 800c9f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9fa:	3305      	adds	r3, #5
 800c9fc:	781b      	ldrb	r3, [r3, #0]
 800c9fe:	461d      	mov	r5, r3
 800ca00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca02:	3304      	adds	r3, #4
 800ca04:	781b      	ldrb	r3, [r3, #0]
 800ca06:	461e      	mov	r6, r3
 800ca08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca0a:	3303      	adds	r3, #3
 800ca0c:	781b      	ldrb	r3, [r3, #0]
 800ca0e:	461a      	mov	r2, r3
 800ca10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca12:	3302      	adds	r3, #2
 800ca14:	781b      	ldrb	r3, [r3, #0]
 800ca16:	4619      	mov	r1, r3
 800ca18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca1a:	3301      	adds	r3, #1
 800ca1c:	781b      	ldrb	r3, [r3, #0]
 800ca1e:	461c      	mov	r4, r3
 800ca20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca22:	781b      	ldrb	r3, [r3, #0]
 800ca24:	f107 0008 	add.w	r0, r7, #8
 800ca28:	9303      	str	r3, [sp, #12]
 800ca2a:	9402      	str	r4, [sp, #8]
 800ca2c:	9101      	str	r1, [sp, #4]
 800ca2e:	9200      	str	r2, [sp, #0]
 800ca30:	4633      	mov	r3, r6
 800ca32:	462a      	mov	r2, r5
 800ca34:	498a      	ldr	r1, [pc, #552]	@ (800cc60 <SVCCTL_App_Notification+0x2fc>)
 800ca36:	f001 fe29 	bl	800e68c <siprintf>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 800ca3a:	e21b      	b.n	800ce74 <SVCCTL_App_Notification+0x510>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 800ca3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca3e:	3302      	adds	r3, #2
 800ca40:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 800ca42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	2b0c      	cmp	r3, #12
 800ca48:	d033      	beq.n	800cab2 <SVCCTL_App_Notification+0x14e>
 800ca4a:	2b0c      	cmp	r3, #12
 800ca4c:	f300 80fc 	bgt.w	800cc48 <SVCCTL_App_Notification+0x2e4>
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d06c      	beq.n	800cb2e <SVCCTL_App_Notification+0x1ca>
 800ca54:	2b03      	cmp	r3, #3
 800ca56:	f040 80f7 	bne.w	800cc48 <SVCCTL_App_Notification+0x2e4>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 800ca5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca5c:	3301      	adds	r3, #1
 800ca5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\n");
 800ca60:	4880      	ldr	r0, [pc, #512]	@ (800cc64 <SVCCTL_App_Notification+0x300>)
 800ca62:	f001 fe0b 	bl	800e67c <puts>
                       p_connection_update_complete_event->Conn_Interval*1.25,
 800ca66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca68:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800ca6c:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800ca6e:	4618      	mov	r0, r3
 800ca70:	f7f3 fe5a 	bl	8000728 <__aeabi_i2d>
 800ca74:	f04f 0200 	mov.w	r2, #0
 800ca78:	4b7b      	ldr	r3, [pc, #492]	@ (800cc68 <SVCCTL_App_Notification+0x304>)
 800ca7a:	f7f3 fbd9 	bl	8000230 <__aeabi_dmul>
 800ca7e:	4602      	mov	r2, r0
 800ca80:	460b      	mov	r3, r1
 800ca82:	4610      	mov	r0, r2
 800ca84:	4619      	mov	r1, r3
                       p_connection_update_complete_event->Conn_Latency,
 800ca86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca88:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800ca8c:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800ca8e:	461c      	mov	r4, r3
                       p_connection_update_complete_event->Supervision_Timeout*10);
 800ca90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca92:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800ca96:	b29b      	uxth	r3, r3
 800ca98:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800ca9a:	4613      	mov	r3, r2
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	4413      	add	r3, r2
 800caa0:	005b      	lsls	r3, r3, #1
 800caa2:	9301      	str	r3, [sp, #4]
 800caa4:	9400      	str	r4, [sp, #0]
 800caa6:	4602      	mov	r2, r0
 800caa8:	460b      	mov	r3, r1
 800caaa:	4870      	ldr	r0, [pc, #448]	@ (800cc6c <SVCCTL_App_Notification+0x308>)
 800caac:	f001 fd76 	bl	800e59c <iprintf>
          break;
 800cab0:	e0cb      	b.n	800cc4a <SVCCTL_App_Notification+0x2e6>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 800cab2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cab4:	3301      	adds	r3, #1
 800cab6:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 800cab8:	486d      	ldr	r0, [pc, #436]	@ (800cc70 <SVCCTL_App_Notification+0x30c>)
 800caba:	f001 fd6f 	bl	800e59c <iprintf>
          if (p_evt_le_phy_update_complete->Status == 0)
 800cabe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d103      	bne.n	800cace <SVCCTL_App_Notification+0x16a>
            APP_DBG_MSG("status ok \n");
 800cac6:	486b      	ldr	r0, [pc, #428]	@ (800cc74 <SVCCTL_App_Notification+0x310>)
 800cac8:	f001 fdd8 	bl	800e67c <puts>
 800cacc:	e002      	b.n	800cad4 <SVCCTL_App_Notification+0x170>
            APP_DBG_MSG("status nok \n");
 800cace:	486a      	ldr	r0, [pc, #424]	@ (800cc78 <SVCCTL_App_Notification+0x314>)
 800cad0:	f001 fdd4 	bl	800e67c <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 800cad4:	4b5d      	ldr	r3, [pc, #372]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800cad6:	8adb      	ldrh	r3, [r3, #22]
 800cad8:	f107 021e 	add.w	r2, r7, #30
 800cadc:	f107 011f 	add.w	r1, r7, #31
 800cae0:	4618      	mov	r0, r3
 800cae2:	f7fd fd61 	bl	800a5a8 <hci_le_read_phy>
 800cae6:	4603      	mov	r3, r0
 800cae8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800caec:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d003      	beq.n	800cafc <SVCCTL_App_Notification+0x198>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 800caf4:	4861      	ldr	r0, [pc, #388]	@ (800cc7c <SVCCTL_App_Notification+0x318>)
 800caf6:	f001 fd51 	bl	800e59c <iprintf>
          break;
 800cafa:	e0a6      	b.n	800cc4a <SVCCTL_App_Notification+0x2e6>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \n");
 800cafc:	4860      	ldr	r0, [pc, #384]	@ (800cc80 <SVCCTL_App_Notification+0x31c>)
 800cafe:	f001 fdbd 	bl	800e67c <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 800cb02:	7ffb      	ldrb	r3, [r7, #31]
 800cb04:	2b02      	cmp	r3, #2
 800cb06:	d10a      	bne.n	800cb1e <SVCCTL_App_Notification+0x1ba>
 800cb08:	7fbb      	ldrb	r3, [r7, #30]
 800cb0a:	2b02      	cmp	r3, #2
 800cb0c:	d107      	bne.n	800cb1e <SVCCTL_App_Notification+0x1ba>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800cb0e:	7ffb      	ldrb	r3, [r7, #31]
 800cb10:	4619      	mov	r1, r3
 800cb12:	7fbb      	ldrb	r3, [r7, #30]
 800cb14:	461a      	mov	r2, r3
 800cb16:	485b      	ldr	r0, [pc, #364]	@ (800cc84 <SVCCTL_App_Notification+0x320>)
 800cb18:	f001 fd40 	bl	800e59c <iprintf>
          break;
 800cb1c:	e095      	b.n	800cc4a <SVCCTL_App_Notification+0x2e6>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 800cb1e:	7ffb      	ldrb	r3, [r7, #31]
 800cb20:	4619      	mov	r1, r3
 800cb22:	7fbb      	ldrb	r3, [r7, #30]
 800cb24:	461a      	mov	r2, r3
 800cb26:	4857      	ldr	r0, [pc, #348]	@ (800cc84 <SVCCTL_App_Notification+0x320>)
 800cb28:	f001 fd38 	bl	800e59c <iprintf>
          break;
 800cb2c:	e08d      	b.n	800cc4a <SVCCTL_App_Notification+0x2e6>
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 800cb2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cb30:	3301      	adds	r3, #1
 800cb32:	62bb      	str	r3, [r7, #40]	@ 0x28
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 800cb34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb36:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cb3a:	b29b      	uxth	r3, r3
 800cb3c:	4619      	mov	r1, r3
 800cb3e:	4852      	ldr	r0, [pc, #328]	@ (800cc88 <SVCCTL_App_Notification+0x324>)
 800cb40:	f001 fd2c 	bl	800e59c <iprintf>
                      p_connection_complete_event->Peer_Address[5],
 800cb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb46:	7a9b      	ldrb	r3, [r3, #10]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cb48:	4618      	mov	r0, r3
                      p_connection_complete_event->Peer_Address[4],
 800cb4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb4c:	7a5b      	ldrb	r3, [r3, #9]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cb4e:	461c      	mov	r4, r3
                      p_connection_complete_event->Peer_Address[3],
 800cb50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb52:	7a1b      	ldrb	r3, [r3, #8]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cb54:	461d      	mov	r5, r3
                      p_connection_complete_event->Peer_Address[2],
 800cb56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb58:	79db      	ldrb	r3, [r3, #7]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cb5a:	461a      	mov	r2, r3
                      p_connection_complete_event->Peer_Address[1],
 800cb5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb5e:	799b      	ldrb	r3, [r3, #6]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cb60:	4619      	mov	r1, r3
                      p_connection_complete_event->Peer_Address[0]);
 800cb62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb64:	795b      	ldrb	r3, [r3, #5]
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 800cb66:	9302      	str	r3, [sp, #8]
 800cb68:	9101      	str	r1, [sp, #4]
 800cb6a:	9200      	str	r2, [sp, #0]
 800cb6c:	462b      	mov	r3, r5
 800cb6e:	4622      	mov	r2, r4
 800cb70:	4601      	mov	r1, r0
 800cb72:	4846      	ldr	r0, [pc, #280]	@ (800cc8c <SVCCTL_App_Notification+0x328>)
 800cb74:	f001 fd12 	bl	800e59c <iprintf>
                      p_connection_complete_event->Conn_Interval*1.25,
 800cb78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb7a:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 800cb7e:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cb80:	4618      	mov	r0, r3
 800cb82:	f7f3 fdd1 	bl	8000728 <__aeabi_i2d>
 800cb86:	f04f 0200 	mov.w	r2, #0
 800cb8a:	4b37      	ldr	r3, [pc, #220]	@ (800cc68 <SVCCTL_App_Notification+0x304>)
 800cb8c:	f7f3 fb50 	bl	8000230 <__aeabi_dmul>
 800cb90:	4602      	mov	r2, r0
 800cb92:	460b      	mov	r3, r1
 800cb94:	4610      	mov	r0, r2
 800cb96:	4619      	mov	r1, r3
                      p_connection_complete_event->Conn_Latency,
 800cb98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb9a:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 800cb9e:	b29b      	uxth	r3, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cba0:	461c      	mov	r4, r3
                      p_connection_complete_event->Supervision_Timeout*10
 800cba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cba4:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 800cba8:	b29b      	uxth	r3, r3
 800cbaa:	461a      	mov	r2, r3
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\n     - Connection latency:    %d\n     - Supervision Timeout: %d ms\n\r",
 800cbac:	4613      	mov	r3, r2
 800cbae:	009b      	lsls	r3, r3, #2
 800cbb0:	4413      	add	r3, r2
 800cbb2:	005b      	lsls	r3, r3, #1
 800cbb4:	9301      	str	r3, [sp, #4]
 800cbb6:	9400      	str	r4, [sp, #0]
 800cbb8:	4602      	mov	r2, r0
 800cbba:	460b      	mov	r3, r1
 800cbbc:	482b      	ldr	r0, [pc, #172]	@ (800cc6c <SVCCTL_App_Notification+0x308>)
 800cbbe:	f001 fced 	bl	800e59c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800cbc2:	4b22      	ldr	r3, [pc, #136]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800cbc4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800cbc8:	2b04      	cmp	r3, #4
 800cbca:	d104      	bne.n	800cbd6 <SVCCTL_App_Notification+0x272>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800cbcc:	4b1f      	ldr	r3, [pc, #124]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800cbce:	2206      	movs	r2, #6
 800cbd0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
 800cbd4:	e003      	b.n	800cbde <SVCCTL_App_Notification+0x27a>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800cbd6:	4b1d      	ldr	r3, [pc, #116]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800cbd8:	2205      	movs	r2, #5
 800cbda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 800cbde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbe0:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800cbe4:	b29a      	uxth	r2, r3
 800cbe6:	4b19      	ldr	r3, [pc, #100]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800cbe8:	82da      	strh	r2, [r3, #22]
          HandleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 800cbea:	4b1c      	ldr	r3, [pc, #112]	@ (800cc5c <SVCCTL_App_Notification+0x2f8>)
 800cbec:	2200      	movs	r2, #0
 800cbee:	701a      	strb	r2, [r3, #0]
          HandleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800cbf0:	4b16      	ldr	r3, [pc, #88]	@ (800cc4c <SVCCTL_App_Notification+0x2e8>)
 800cbf2:	8ada      	ldrh	r2, [r3, #22]
 800cbf4:	4b19      	ldr	r3, [pc, #100]	@ (800cc5c <SVCCTL_App_Notification+0x2f8>)
 800cbf6:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&HandleNotification);
 800cbf8:	4818      	ldr	r0, [pc, #96]	@ (800cc5c <SVCCTL_App_Notification+0x2f8>)
 800cbfa:	f000 fdf9 	bl	800d7f0 <P2PS_APP_Notification>
          bdaddr= BleGetBdAddress();
 800cbfe:	f000 fc2d 	bl	800d45c <BleGetBdAddress>
 800cc02:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800cc04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc06:	3305      	adds	r3, #5
 800cc08:	781b      	ldrb	r3, [r3, #0]
 800cc0a:	461d      	mov	r5, r3
 800cc0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc0e:	3304      	adds	r3, #4
 800cc10:	781b      	ldrb	r3, [r3, #0]
 800cc12:	461e      	mov	r6, r3
 800cc14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc16:	3303      	adds	r3, #3
 800cc18:	781b      	ldrb	r3, [r3, #0]
 800cc1a:	461a      	mov	r2, r3
 800cc1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc1e:	3302      	adds	r3, #2
 800cc20:	781b      	ldrb	r3, [r3, #0]
 800cc22:	4619      	mov	r1, r3
 800cc24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc26:	3301      	adds	r3, #1
 800cc28:	781b      	ldrb	r3, [r3, #0]
 800cc2a:	461c      	mov	r4, r3
 800cc2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc2e:	781b      	ldrb	r3, [r3, #0]
 800cc30:	f107 0008 	add.w	r0, r7, #8
 800cc34:	9303      	str	r3, [sp, #12]
 800cc36:	9402      	str	r4, [sp, #8]
 800cc38:	9101      	str	r1, [sp, #4]
 800cc3a:	9200      	str	r2, [sp, #0]
 800cc3c:	4633      	mov	r3, r6
 800cc3e:	462a      	mov	r2, r5
 800cc40:	4907      	ldr	r1, [pc, #28]	@ (800cc60 <SVCCTL_App_Notification+0x2fc>)
 800cc42:	f001 fd23 	bl	800e68c <siprintf>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 800cc46:	e000      	b.n	800cc4a <SVCCTL_App_Notification+0x2e6>
          break;
 800cc48:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 800cc4a:	e113      	b.n	800ce74 <SVCCTL_App_Notification+0x510>
 800cc4c:	200004d4 	.word	0x200004d4
 800cc50:	0800fd70 	.word	0x0800fd70
 800cc54:	0800fd9c 	.word	0x0800fd9c
 800cc58:	20000571 	.word	0x20000571
 800cc5c:	2000056c 	.word	0x2000056c
 800cc60:	0800fc7c 	.word	0x0800fc7c
 800cc64:	0800fdd8 	.word	0x0800fdd8
 800cc68:	3ff40000 	.word	0x3ff40000
 800cc6c:	0800fe0c 	.word	0x0800fe0c
 800cc70:	0800fe78 	.word	0x0800fe78
 800cc74:	0800fea8 	.word	0x0800fea8
 800cc78:	0800feb4 	.word	0x0800feb4
 800cc7c:	0800fec0 	.word	0x0800fec0
 800cc80:	0800fee0 	.word	0x0800fee0
 800cc84:	0800ff00 	.word	0x0800ff00
 800cc88:	0800ff24 	.word	0x0800ff24
 800cc8c:	0800ff6c 	.word	0x0800ff6c
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 800cc90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc92:	3302      	adds	r3, #2
 800cc94:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 800cc96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc98:	881b      	ldrh	r3, [r3, #0]
 800cc9a:	b29b      	uxth	r3, r3
 800cc9c:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800cca0:	4293      	cmp	r3, r2
 800cca2:	f000 80da 	beq.w	800ce5a <SVCCTL_App_Notification+0x4f6>
 800cca6:	f640 420e 	movw	r2, #3086	@ 0xc0e
 800ccaa:	4293      	cmp	r3, r2
 800ccac:	f300 80e1 	bgt.w	800ce72 <SVCCTL_App_Notification+0x50e>
 800ccb0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ccb4:	f000 80c1 	beq.w	800ce3a <SVCCTL_App_Notification+0x4d6>
 800ccb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ccbc:	f300 80d9 	bgt.w	800ce72 <SVCCTL_App_Notification+0x50e>
 800ccc0:	2b04      	cmp	r3, #4
 800ccc2:	f000 80c2 	beq.w	800ce4a <SVCCTL_App_Notification+0x4e6>
 800ccc6:	2b04      	cmp	r3, #4
 800ccc8:	f2c0 80d3 	blt.w	800ce72 <SVCCTL_App_Notification+0x50e>
 800cccc:	f240 420a 	movw	r2, #1034	@ 0x40a
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	f300 80ce 	bgt.w	800ce72 <SVCCTL_App_Notification+0x50e>
 800ccd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ccda:	f2c0 80ca 	blt.w	800ce72 <SVCCTL_App_Notification+0x50e>
 800ccde:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 800cce2:	2b0a      	cmp	r3, #10
 800cce4:	f200 80c5 	bhi.w	800ce72 <SVCCTL_App_Notification+0x50e>
 800cce8:	a201      	add	r2, pc, #4	@ (adr r2, 800ccf0 <SVCCTL_App_Notification+0x38c>)
 800ccea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccee:	bf00      	nop
 800ccf0:	0800cd1d 	.word	0x0800cd1d
 800ccf4:	0800ce05 	.word	0x0800ce05
 800ccf8:	0800cd25 	.word	0x0800cd25
 800ccfc:	0800cd5b 	.word	0x0800cd5b
 800cd00:	0800cd63 	.word	0x0800cd63
 800cd04:	0800cd6b 	.word	0x0800cd6b
 800cd08:	0800ce73 	.word	0x0800ce73
 800cd0c:	0800ce43 	.word	0x0800ce43
 800cd10:	0800cd9f 	.word	0x0800cd9f
 800cd14:	0800cdaf 	.word	0x0800cdaf
 800cd18:	0800cda7 	.word	0x0800cda7
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 800cd1c:	4858      	ldr	r0, [pc, #352]	@ (800ce80 <SVCCTL_App_Notification+0x51c>)
 800cd1e:	f001 fcad 	bl	800e67c <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 800cd22:	e0a3      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 800cd24:	4857      	ldr	r0, [pc, #348]	@ (800ce84 <SVCCTL_App_Notification+0x520>)
 800cd26:	f001 fca9 	bl	800e67c <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 800cd2a:	4b57      	ldr	r3, [pc, #348]	@ (800ce88 <SVCCTL_App_Notification+0x524>)
 800cd2c:	8adb      	ldrh	r3, [r3, #22]
 800cd2e:	4957      	ldr	r1, [pc, #348]	@ (800ce8c <SVCCTL_App_Notification+0x528>)
 800cd30:	4618      	mov	r0, r3
 800cd32:	f7fc fd6f 	bl	8009814 <aci_gap_pass_key_resp>
 800cd36:	4603      	mov	r3, r0
 800cd38:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800cd3c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d006      	beq.n	800cd52 <SVCCTL_App_Notification+0x3ee>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800cd44:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cd48:	4619      	mov	r1, r3
 800cd4a:	4851      	ldr	r0, [pc, #324]	@ (800ce90 <SVCCTL_App_Notification+0x52c>)
 800cd4c:	f001 fc26 	bl	800e59c <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800cd50:	e08c      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800cd52:	4850      	ldr	r0, [pc, #320]	@ (800ce94 <SVCCTL_App_Notification+0x530>)
 800cd54:	f001 fc92 	bl	800e67c <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800cd58:	e088      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 800cd5a:	484f      	ldr	r0, [pc, #316]	@ (800ce98 <SVCCTL_App_Notification+0x534>)
 800cd5c:	f001 fc8e 	bl	800e67c <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 800cd60:	e084      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 800cd62:	484e      	ldr	r0, [pc, #312]	@ (800ce9c <SVCCTL_App_Notification+0x538>)
 800cd64:	f001 fc8a 	bl	800e67c <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 800cd68:	e080      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 800cd6a:	484d      	ldr	r0, [pc, #308]	@ (800cea0 <SVCCTL_App_Notification+0x53c>)
 800cd6c:	f001 fc86 	bl	800e67c <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800cd70:	4b45      	ldr	r3, [pc, #276]	@ (800ce88 <SVCCTL_App_Notification+0x524>)
 800cd72:	8adb      	ldrh	r3, [r3, #22]
 800cd74:	4618      	mov	r0, r3
 800cd76:	f7fc fef7 	bl	8009b68 <aci_gap_allow_rebond>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800cd80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d006      	beq.n	800cd96 <SVCCTL_App_Notification+0x432>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 800cd88:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cd8c:	4619      	mov	r1, r3
 800cd8e:	4845      	ldr	r0, [pc, #276]	@ (800cea4 <SVCCTL_App_Notification+0x540>)
 800cd90:	f001 fc04 	bl	800e59c <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800cd94:	e06a      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 800cd96:	4844      	ldr	r0, [pc, #272]	@ (800cea8 <SVCCTL_App_Notification+0x544>)
 800cd98:	f001 fc70 	bl	800e67c <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800cd9c:	e066      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 800cd9e:	4843      	ldr	r0, [pc, #268]	@ (800ceac <SVCCTL_App_Notification+0x548>)
 800cda0:	f001 fc6c 	bl	800e67c <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 800cda4:	e062      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 800cda6:	4842      	ldr	r0, [pc, #264]	@ (800ceb0 <SVCCTL_App_Notification+0x54c>)
 800cda8:	f001 fc68 	bl	800e67c <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 800cdac:	e05e      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 800cdae:	4841      	ldr	r0, [pc, #260]	@ (800ceb4 <SVCCTL_App_Notification+0x550>)
 800cdb0:	f001 fc64 	bl	800e67c <puts>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800cdb4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdb6:	3302      	adds	r3, #2
          APP_DBG_MSG("     - numeric_value = %ld\n",
 800cdb8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800cdbc:	4619      	mov	r1, r3
 800cdbe:	483e      	ldr	r0, [pc, #248]	@ (800ceb8 <SVCCTL_App_Notification+0x554>)
 800cdc0:	f001 fbec 	bl	800e59c <iprintf>
                      ((aci_gap_numeric_comparison_value_event_rp0 *)(p_blecore_evt->data))->Numeric_Value);
 800cdc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdc6:	3302      	adds	r3, #2
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800cdc8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800cdcc:	4619      	mov	r1, r3
 800cdce:	483b      	ldr	r0, [pc, #236]	@ (800cebc <SVCCTL_App_Notification+0x558>)
 800cdd0:	f001 fbe4 	bl	800e59c <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 800cdd4:	4b2c      	ldr	r3, [pc, #176]	@ (800ce88 <SVCCTL_App_Notification+0x524>)
 800cdd6:	8adb      	ldrh	r3, [r3, #22]
 800cdd8:	2101      	movs	r1, #1
 800cdda:	4618      	mov	r0, r3
 800cddc:	f7fc ff18 	bl	8009c10 <aci_gap_numeric_comparison_value_confirm_yesno>
 800cde0:	4603      	mov	r3, r0
 800cde2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800cde6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d006      	beq.n	800cdfc <SVCCTL_App_Notification+0x498>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800cdee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800cdf2:	4619      	mov	r1, r3
 800cdf4:	4832      	ldr	r0, [pc, #200]	@ (800cec0 <SVCCTL_App_Notification+0x55c>)
 800cdf6:	f001 fbd1 	bl	800e59c <iprintf>
          break;
 800cdfa:	e037      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800cdfc:	4831      	ldr	r0, [pc, #196]	@ (800cec4 <SVCCTL_App_Notification+0x560>)
 800cdfe:	f001 fc3d 	bl	800e67c <puts>
          break;
 800ce02:	e033      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800ce04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce06:	3302      	adds	r3, #2
 800ce08:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800ce0a:	482f      	ldr	r0, [pc, #188]	@ (800cec8 <SVCCTL_App_Notification+0x564>)
 800ce0c:	f001 fc36 	bl	800e67c <puts>
          if (pairing_complete->Status == 0)
 800ce10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce12:	789b      	ldrb	r3, [r3, #2]
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	d103      	bne.n	800ce20 <SVCCTL_App_Notification+0x4bc>
            APP_DBG_MSG("     - Pairing Success\n");
 800ce18:	482c      	ldr	r0, [pc, #176]	@ (800cecc <SVCCTL_App_Notification+0x568>)
 800ce1a:	f001 fc2f 	bl	800e67c <puts>
 800ce1e:	e008      	b.n	800ce32 <SVCCTL_App_Notification+0x4ce>
            APP_DBG_MSG("     - Pairing KO \n     - Status: 0x%x\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 800ce20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce22:	789b      	ldrb	r3, [r3, #2]
 800ce24:	4619      	mov	r1, r3
 800ce26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce28:	78db      	ldrb	r3, [r3, #3]
 800ce2a:	461a      	mov	r2, r3
 800ce2c:	4828      	ldr	r0, [pc, #160]	@ (800ced0 <SVCCTL_App_Notification+0x56c>)
 800ce2e:	f001 fbb5 	bl	800e59c <iprintf>
          APP_DBG_MSG("\n");
 800ce32:	200a      	movs	r0, #10
 800ce34:	f001 fbc4 	bl	800e5c0 <putchar>
          break;    
 800ce38:	e018      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          mutex = 1;
 800ce3a:	4b26      	ldr	r3, [pc, #152]	@ (800ced4 <SVCCTL_App_Notification+0x570>)
 800ce3c:	2201      	movs	r2, #1
 800ce3e:	701a      	strb	r2, [r3, #0]
          break;
 800ce40:	e014      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800ce42:	4825      	ldr	r0, [pc, #148]	@ (800ced8 <SVCCTL_App_Notification+0x574>)
 800ce44:	f001 fbaa 	bl	800e59c <iprintf>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800ce48:	e010      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 800ce4a:	4b0f      	ldr	r3, [pc, #60]	@ (800ce88 <SVCCTL_App_Notification+0x524>)
 800ce4c:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 800ce50:	210a      	movs	r1, #10
 800ce52:	4618      	mov	r0, r3
 800ce54:	f7f5 f98e 	bl	8002174 <HW_TS_Start>
          break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 800ce58:	e008      	b.n	800ce6c <SVCCTL_App_Notification+0x508>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800ce5a:	4820      	ldr	r0, [pc, #128]	@ (800cedc <SVCCTL_App_Notification+0x578>)
 800ce5c:	f001 fb9e 	bl	800e59c <iprintf>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800ce60:	4b09      	ldr	r3, [pc, #36]	@ (800ce88 <SVCCTL_App_Notification+0x524>)
 800ce62:	8adb      	ldrh	r3, [r3, #22]
 800ce64:	4618      	mov	r0, r3
 800ce66:	f7fd f9e6 	bl	800a236 <aci_gatt_confirm_indication>
        break;
 800ce6a:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ce6c:	e001      	b.n	800ce72 <SVCCTL_App_Notification+0x50e>
      break;
 800ce6e:	bf00      	nop
 800ce70:	e000      	b.n	800ce74 <SVCCTL_App_Notification+0x510>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800ce72:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800ce74:	2301      	movs	r3, #1
}
 800ce76:	4618      	mov	r0, r3
 800ce78:	374c      	adds	r7, #76	@ 0x4c
 800ce7a:	46bd      	mov	sp, r7
 800ce7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce7e:	bf00      	nop
 800ce80:	0800ffbc 	.word	0x0800ffbc
 800ce84:	0800ffec 	.word	0x0800ffec
 800ce88:	200004d4 	.word	0x200004d4
 800ce8c:	0001e240 	.word	0x0001e240
 800ce90:	08010014 	.word	0x08010014
 800ce94:	08010048 	.word	0x08010048
 800ce98:	08010070 	.word	0x08010070
 800ce9c:	0801009c 	.word	0x0801009c
 800cea0:	080100d4 	.word	0x080100d4
 800cea4:	080100f8 	.word	0x080100f8
 800cea8:	08010128 	.word	0x08010128
 800ceac:	08010150 	.word	0x08010150
 800ceb0:	0801017c 	.word	0x0801017c
 800ceb4:	080101ac 	.word	0x080101ac
 800ceb8:	080101e0 	.word	0x080101e0
 800cebc:	080101fc 	.word	0x080101fc
 800cec0:	08010214 	.word	0x08010214
 800cec4:	08010264 	.word	0x08010264
 800cec8:	080102ac 	.word	0x080102ac
 800cecc:	080102d8 	.word	0x080102d8
 800ced0:	080102f0 	.word	0x080102f0
 800ced4:	20000571 	.word	0x20000571
 800ced8:	0801032c 	.word	0x0801032c
 800cedc:	08010354 	.word	0x08010354

0800cee0 <APP_BLE_Send_EEGData_Notification>:
 *
 * Hermes Characteristics notifications
 *
 **/
uint8_t  APP_BLE_Send_EEGData_Notification(uint8_t* payload, uint8_t length)
{
 800cee0:	b580      	push	{r7, lr}
 800cee2:	b086      	sub	sp, #24
 800cee4:	af02      	add	r7, sp, #8
 800cee6:	6078      	str	r0, [r7, #4]
 800cee8:	460b      	mov	r3, r1
 800ceea:	70fb      	strb	r3, [r7, #3]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800ceec:	2392      	movs	r3, #146	@ 0x92
 800ceee:	73fb      	strb	r3, [r7, #15]

    if(length <= NEW_NOTIFY_CHAR_VALUE_LENGTH)
 800cef0:	78fb      	ldrb	r3, [r7, #3]
 800cef2:	2bf1      	cmp	r3, #241	@ 0xf1
 800cef4:	d80e      	bhi.n	800cf14 <APP_BLE_Send_EEGData_Notification+0x34>
    {
        ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.eeg_service_handle,
 800cef6:	4b0a      	ldr	r3, [pc, #40]	@ (800cf20 <APP_BLE_Send_EEGData_Notification+0x40>)
 800cef8:	f8b3 007e 	ldrh.w	r0, [r3, #126]	@ 0x7e
 800cefc:	4b08      	ldr	r3, [pc, #32]	@ (800cf20 <APP_BLE_Send_EEGData_Notification+0x40>)
 800cefe:	f8b3 1088 	ldrh.w	r1, [r3, #136]	@ 0x88
 800cf02:	78fa      	ldrb	r2, [r7, #3]
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	9300      	str	r3, [sp, #0]
 800cf08:	4613      	mov	r3, r2
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	f7fd f8ea 	bl	800a0e4 <aci_gatt_update_char_value>
 800cf10:	4603      	mov	r3, r0
 800cf12:	73fb      	strb	r3, [r7, #15]
                                        0, /* offset */
                                        length, /* data length */
                                        payload);
    }

    return ret;
 800cf14:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	3710      	adds	r7, #16
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	200004d4 	.word	0x200004d4

0800cf24 <APP_BLE_Send_Event_Notification>:


uint8_t  APP_BLE_Send_Event_Notification(event_packet_t* payload)
{
 800cf24:	b580      	push	{r7, lr}
 800cf26:	b086      	sub	sp, #24
 800cf28:	af02      	add	r7, sp, #8
 800cf2a:	6078      	str	r0, [r7, #4]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cf2c:	2392      	movs	r3, #146	@ 0x92
 800cf2e:	73fb      	strb	r3, [r7, #15]

	ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.event_service_handle,
 800cf30:	4b09      	ldr	r3, [pc, #36]	@ (800cf58 <APP_BLE_Send_Event_Notification+0x34>)
 800cf32:	f8b3 0080 	ldrh.w	r0, [r3, #128]	@ 0x80
 800cf36:	4b08      	ldr	r3, [pc, #32]	@ (800cf58 <APP_BLE_Send_Event_Notification+0x34>)
 800cf38:	f8b3 108a 	ldrh.w	r1, [r3, #138]	@ 0x8a
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	9300      	str	r3, [sp, #0]
 800cf40:	2303      	movs	r3, #3
 800cf42:	2200      	movs	r2, #0
 800cf44:	f7fd f8ce 	bl	800a0e4 <aci_gatt_update_char_value>
 800cf48:	4603      	mov	r3, r0
 800cf4a:	73fb      	strb	r3, [r7, #15]
									BleApplicationContext.event_char_handle,
									0, /* offset */
									sizeof(event_packet_t), /* data length */
									(uint8_t*)payload);

    return ret;
 800cf4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	3710      	adds	r7, #16
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}
 800cf56:	bf00      	nop
 800cf58:	200004d4 	.word	0x200004d4

0800cf5c <APP_BLE_Send_IMU_Notification>:



uint8_t  APP_BLE_Send_IMU_Notification(uint8_t* accel)
{
 800cf5c:	b580      	push	{r7, lr}
 800cf5e:	b086      	sub	sp, #24
 800cf60:	af02      	add	r7, sp, #8
 800cf62:	6078      	str	r0, [r7, #4]
    uint8_t  ret = BLE_STATUS_INVALID_PARAMS;
 800cf64:	2392      	movs	r3, #146	@ 0x92
 800cf66:	73fb      	strb	r3, [r7, #15]

	ret = aci_gatt_update_char_value(BleApplicationContext.BleApplicationContext_legacy.motion_service_handle,
 800cf68:	4b09      	ldr	r3, [pc, #36]	@ (800cf90 <APP_BLE_Send_IMU_Notification+0x34>)
 800cf6a:	f8b3 0082 	ldrh.w	r0, [r3, #130]	@ 0x82
 800cf6e:	4b08      	ldr	r3, [pc, #32]	@ (800cf90 <APP_BLE_Send_IMU_Notification+0x34>)
 800cf70:	f8b3 108c 	ldrh.w	r1, [r3, #140]	@ 0x8c
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	9300      	str	r3, [sp, #0]
 800cf78:	230c      	movs	r3, #12
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	f7fd f8b2 	bl	800a0e4 <aci_gatt_update_char_value>
 800cf80:	4603      	mov	r3, r0
 800cf82:	73fb      	strb	r3, [r7, #15]
									BleApplicationContext.gyro_char_handle,
									0,
									60,
									gyro);
    */
    return ret;
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	200004d4 	.word	0x200004d4

0800cf94 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 800cf94:	b580      	push	{r7, lr}
 800cf96:	b082      	sub	sp, #8
 800cf98:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800cf9a:	4b06      	ldr	r3, [pc, #24]	@ (800cfb4 <Ble_Tl_Init+0x20>)
 800cf9c:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800cf9e:	4b06      	ldr	r3, [pc, #24]	@ (800cfb8 <Ble_Tl_Init+0x24>)
 800cfa0:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800cfa2:	463b      	mov	r3, r7
 800cfa4:	4619      	mov	r1, r3
 800cfa6:	4805      	ldr	r0, [pc, #20]	@ (800cfbc <Ble_Tl_Init+0x28>)
 800cfa8:	f7fd fec8 	bl	800ad3c <hci_init>

  return;
 800cfac:	bf00      	nop
}
 800cfae:	3708      	adds	r7, #8
 800cfb0:	46bd      	mov	sp, r7
 800cfb2:	bd80      	pop	{r7, pc}
 800cfb4:	200300d8 	.word	0x200300d8
 800cfb8:	0800d68d 	.word	0x0800d68d
 800cfbc:	0800d655 	.word	0x0800d655

0800cfc0 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 800cfc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfc2:	b08d      	sub	sp, #52	@ 0x34
 800cfc4:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800cfca:	2392      	movs	r3, #146	@ 0x92
 800cfcc:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 800cfce:	48a5      	ldr	r0, [pc, #660]	@ (800d264 <Ble_Hci_Gap_Gatt_Init+0x2a4>)
 800cfd0:	f001 fb54 	bl	800e67c <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 800cfd4:	f7fd fac4 	bl	800a560 <hci_reset>
 800cfd8:	4603      	mov	r3, r0
 800cfda:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800cfdc:	7dfb      	ldrb	r3, [r7, #23]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d005      	beq.n	800cfee <Ble_Hci_Gap_Gatt_Init+0x2e>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800cfe2:	7dfb      	ldrb	r3, [r7, #23]
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	48a0      	ldr	r0, [pc, #640]	@ (800d268 <Ble_Hci_Gap_Gatt_Init+0x2a8>)
 800cfe8:	f001 fad8 	bl	800e59c <iprintf>
 800cfec:	e002      	b.n	800cff4 <Ble_Hci_Gap_Gatt_Init+0x34>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800cfee:	489f      	ldr	r0, [pc, #636]	@ (800d26c <Ble_Hci_Gap_Gatt_Init+0x2ac>)
 800cff0:	f001 fb44 	bl	800e67c <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800cff4:	f000 fa32 	bl	800d45c <BleGetBdAddress>
 800cff8:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800cffa:	693a      	ldr	r2, [r7, #16]
 800cffc:	2106      	movs	r1, #6
 800cffe:	2000      	movs	r0, #0
 800d000:	f7fd f96e 	bl	800a2e0 <aci_hal_write_config_data>
 800d004:	4603      	mov	r3, r0
 800d006:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d008:	7dfb      	ldrb	r3, [r7, #23]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d005      	beq.n	800d01a <Ble_Hci_Gap_Gatt_Init+0x5a>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 800d00e:	7dfb      	ldrb	r3, [r7, #23]
 800d010:	4619      	mov	r1, r3
 800d012:	4897      	ldr	r0, [pc, #604]	@ (800d270 <Ble_Hci_Gap_Gatt_Init+0x2b0>)
 800d014:	f001 fac2 	bl	800e59c <iprintf>
 800d018:	e021      	b.n	800d05e <Ble_Hci_Gap_Gatt_Init+0x9e>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 800d01a:	4896      	ldr	r0, [pc, #600]	@ (800d274 <Ble_Hci_Gap_Gatt_Init+0x2b4>)
 800d01c:	f001 fb2e 	bl	800e67c <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800d020:	693b      	ldr	r3, [r7, #16]
 800d022:	3305      	adds	r3, #5
 800d024:	781b      	ldrb	r3, [r3, #0]
 800d026:	4618      	mov	r0, r3
 800d028:	693b      	ldr	r3, [r7, #16]
 800d02a:	3304      	adds	r3, #4
 800d02c:	781b      	ldrb	r3, [r3, #0]
 800d02e:	461c      	mov	r4, r3
 800d030:	693b      	ldr	r3, [r7, #16]
 800d032:	3303      	adds	r3, #3
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	461d      	mov	r5, r3
 800d038:	693b      	ldr	r3, [r7, #16]
 800d03a:	3302      	adds	r3, #2
 800d03c:	781b      	ldrb	r3, [r3, #0]
 800d03e:	461a      	mov	r2, r3
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	3301      	adds	r3, #1
 800d044:	781b      	ldrb	r3, [r3, #0]
 800d046:	4619      	mov	r1, r3
 800d048:	693b      	ldr	r3, [r7, #16]
 800d04a:	781b      	ldrb	r3, [r3, #0]
 800d04c:	9302      	str	r3, [sp, #8]
 800d04e:	9101      	str	r1, [sp, #4]
 800d050:	9200      	str	r2, [sp, #0]
 800d052:	462b      	mov	r3, r5
 800d054:	4622      	mov	r2, r4
 800d056:	4601      	mov	r1, r0
 800d058:	4887      	ldr	r0, [pc, #540]	@ (800d278 <Ble_Hci_Gap_Gatt_Init+0x2b8>)
 800d05a:	f001 fa9f 	bl	800e59c <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 800d05e:	693b      	ldr	r3, [r7, #16]
 800d060:	3305      	adds	r3, #5
 800d062:	781a      	ldrb	r2, [r3, #0]
 800d064:	4b85      	ldr	r3, [pc, #532]	@ (800d27c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d066:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	3304      	adds	r3, #4
 800d06c:	781a      	ldrb	r2, [r3, #0]
 800d06e:	4b83      	ldr	r3, [pc, #524]	@ (800d27c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d070:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 800d072:	693b      	ldr	r3, [r7, #16]
 800d074:	3303      	adds	r3, #3
 800d076:	781a      	ldrb	r2, [r3, #0]
 800d078:	4b80      	ldr	r3, [pc, #512]	@ (800d27c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d07a:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	3302      	adds	r3, #2
 800d080:	781a      	ldrb	r2, [r3, #0]
 800d082:	4b7e      	ldr	r3, [pc, #504]	@ (800d27c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d084:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 800d086:	693b      	ldr	r3, [r7, #16]
 800d088:	3301      	adds	r3, #1
 800d08a:	781a      	ldrb	r2, [r3, #0]
 800d08c:	4b7b      	ldr	r3, [pc, #492]	@ (800d27c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d08e:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 800d090:	693b      	ldr	r3, [r7, #16]
 800d092:	781a      	ldrb	r2, [r3, #0]
 800d094:	4b79      	ldr	r3, [pc, #484]	@ (800d27c <Ble_Hci_Gap_Gatt_Init+0x2bc>)
 800d096:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800d098:	4a79      	ldr	r2, [pc, #484]	@ (800d280 <Ble_Hci_Gap_Gatt_Init+0x2c0>)
 800d09a:	2110      	movs	r1, #16
 800d09c:	2018      	movs	r0, #24
 800d09e:	f7fd f91f 	bl	800a2e0 <aci_hal_write_config_data>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d0a6:	7dfb      	ldrb	r3, [r7, #23]
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	d005      	beq.n	800d0b8 <Ble_Hci_Gap_Gatt_Init+0xf8>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800d0ac:	7dfb      	ldrb	r3, [r7, #23]
 800d0ae:	4619      	mov	r1, r3
 800d0b0:	4874      	ldr	r0, [pc, #464]	@ (800d284 <Ble_Hci_Gap_Gatt_Init+0x2c4>)
 800d0b2:	f001 fa73 	bl	800e59c <iprintf>
 800d0b6:	e002      	b.n	800d0be <Ble_Hci_Gap_Gatt_Init+0xfe>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800d0b8:	4873      	ldr	r0, [pc, #460]	@ (800d288 <Ble_Hci_Gap_Gatt_Init+0x2c8>)
 800d0ba:	f001 fadf 	bl	800e67c <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 800d0be:	4a73      	ldr	r2, [pc, #460]	@ (800d28c <Ble_Hci_Gap_Gatt_Init+0x2cc>)
 800d0c0:	2110      	movs	r1, #16
 800d0c2:	2008      	movs	r0, #8
 800d0c4:	f7fd f90c 	bl	800a2e0 <aci_hal_write_config_data>
 800d0c8:	4603      	mov	r3, r0
 800d0ca:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d0cc:	7dfb      	ldrb	r3, [r7, #23]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d005      	beq.n	800d0de <Ble_Hci_Gap_Gatt_Init+0x11e>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800d0d2:	7dfb      	ldrb	r3, [r7, #23]
 800d0d4:	4619      	mov	r1, r3
 800d0d6:	486e      	ldr	r0, [pc, #440]	@ (800d290 <Ble_Hci_Gap_Gatt_Init+0x2d0>)
 800d0d8:	f001 fa60 	bl	800e59c <iprintf>
 800d0dc:	e002      	b.n	800d0e4 <Ble_Hci_Gap_Gatt_Init+0x124>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 800d0de:	486d      	ldr	r0, [pc, #436]	@ (800d294 <Ble_Hci_Gap_Gatt_Init+0x2d4>)
 800d0e0:	f001 facc 	bl	800e67c <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800d0e4:	211f      	movs	r1, #31
 800d0e6:	2001      	movs	r0, #1
 800d0e8:	f7fd f97f 	bl	800a3ea <aci_hal_set_tx_power_level>
 800d0ec:	4603      	mov	r3, r0
 800d0ee:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d0f0:	7dfb      	ldrb	r3, [r7, #23]
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d005      	beq.n	800d102 <Ble_Hci_Gap_Gatt_Init+0x142>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 800d0f6:	7dfb      	ldrb	r3, [r7, #23]
 800d0f8:	4619      	mov	r1, r3
 800d0fa:	4867      	ldr	r0, [pc, #412]	@ (800d298 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800d0fc:	f001 fa4e 	bl	800e59c <iprintf>
 800d100:	e002      	b.n	800d108 <Ble_Hci_Gap_Gatt_Init+0x148>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 800d102:	4866      	ldr	r0, [pc, #408]	@ (800d29c <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800d104:	f001 faba 	bl	800e67c <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800d108:	f7fc fde9 	bl	8009cde <aci_gatt_init>
 800d10c:	4603      	mov	r3, r0
 800d10e:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d110:	7dfb      	ldrb	r3, [r7, #23]
 800d112:	2b00      	cmp	r3, #0
 800d114:	d005      	beq.n	800d122 <Ble_Hci_Gap_Gatt_Init+0x162>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800d116:	7dfb      	ldrb	r3, [r7, #23]
 800d118:	4619      	mov	r1, r3
 800d11a:	4861      	ldr	r0, [pc, #388]	@ (800d2a0 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800d11c:	f001 fa3e 	bl	800e59c <iprintf>
 800d120:	e002      	b.n	800d128 <Ble_Hci_Gap_Gatt_Init+0x168>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800d122:	4860      	ldr	r0, [pc, #384]	@ (800d2a4 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 800d124:	f001 faaa 	bl	800e67c <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800d128:	2300      	movs	r3, #0
 800d12a:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800d12c:	7bfb      	ldrb	r3, [r7, #15]
 800d12e:	f043 0301 	orr.w	r3, r3, #1
 800d132:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 800d134:	7bfb      	ldrb	r3, [r7, #15]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d02b      	beq.n	800d192 <Ble_Hci_Gap_Gatt_Init+0x1d2>
  {
    const char *name = "Hermes V1";
 800d13a:	4b5b      	ldr	r3, [pc, #364]	@ (800d2a8 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800d13c:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800d13e:	1dba      	adds	r2, r7, #6
 800d140:	7bf8      	ldrb	r0, [r7, #15]
 800d142:	1cbb      	adds	r3, r7, #2
 800d144:	9301      	str	r3, [sp, #4]
 800d146:	1d3b      	adds	r3, r7, #4
 800d148:	9300      	str	r3, [sp, #0]
 800d14a:	4613      	mov	r3, r2
 800d14c:	2207      	movs	r2, #7
 800d14e:	2100      	movs	r1, #0
 800d150:	f7fc fbc7 	bl	80098e2 <aci_gap_init>
 800d154:	4603      	mov	r3, r0
 800d156:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800d158:	7dfb      	ldrb	r3, [r7, #23]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d005      	beq.n	800d16a <Ble_Hci_Gap_Gatt_Init+0x1aa>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800d15e:	7dfb      	ldrb	r3, [r7, #23]
 800d160:	4619      	mov	r1, r3
 800d162:	4852      	ldr	r0, [pc, #328]	@ (800d2ac <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 800d164:	f001 fa1a 	bl	800e59c <iprintf>
 800d168:	e002      	b.n	800d170 <Ble_Hci_Gap_Gatt_Init+0x1b0>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 800d16a:	4851      	ldr	r0, [pc, #324]	@ (800d2b0 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800d16c:	f001 fa86 	bl	800e67c <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800d170:	88fc      	ldrh	r4, [r7, #6]
 800d172:	88bd      	ldrh	r5, [r7, #4]
 800d174:	68b8      	ldr	r0, [r7, #8]
 800d176:	f7f3 f803 	bl	8000180 <strlen>
 800d17a:	4603      	mov	r3, r0
 800d17c:	b2da      	uxtb	r2, r3
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	9300      	str	r3, [sp, #0]
 800d182:	4613      	mov	r3, r2
 800d184:	2200      	movs	r2, #0
 800d186:	4629      	mov	r1, r5
 800d188:	4620      	mov	r0, r4
 800d18a:	f7fc ffab 	bl	800a0e4 <aci_gatt_update_char_value>
 800d18e:	4603      	mov	r3, r0
 800d190:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 800d192:	88f8      	ldrh	r0, [r7, #6]
 800d194:	8879      	ldrh	r1, [r7, #2]
 800d196:	463b      	mov	r3, r7
 800d198:	9300      	str	r3, [sp, #0]
 800d19a:	2302      	movs	r3, #2
 800d19c:	2200      	movs	r2, #0
 800d19e:	f7fc ffa1 	bl	800a0e4 <aci_gatt_update_char_value>
 800d1a2:	4603      	mov	r3, r0
 800d1a4:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 800d1a6:	2202      	movs	r2, #2
 800d1a8:	2102      	movs	r1, #2
 800d1aa:	2000      	movs	r0, #0
 800d1ac:	f7fd fa7a 	bl	800a6a4 <hci_le_set_default_phy>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d1b4:	7dfb      	ldrb	r3, [r7, #23]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d005      	beq.n	800d1c6 <Ble_Hci_Gap_Gatt_Init+0x206>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800d1ba:	7dfb      	ldrb	r3, [r7, #23]
 800d1bc:	4619      	mov	r1, r3
 800d1be:	483d      	ldr	r0, [pc, #244]	@ (800d2b4 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 800d1c0:	f001 f9ec 	bl	800e59c <iprintf>
 800d1c4:	e002      	b.n	800d1cc <Ble_Hci_Gap_Gatt_Init+0x20c>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800d1c6:	483c      	ldr	r0, [pc, #240]	@ (800d2b8 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 800d1c8:	f001 fa58 	bl	800e67c <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800d1cc:	4b3b      	ldr	r3, [pc, #236]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d1ce:	2201      	movs	r2, #1
 800d1d0:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800d1d2:	4b3a      	ldr	r3, [pc, #232]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d1d4:	781b      	ldrb	r3, [r3, #0]
 800d1d6:	4618      	mov	r0, r3
 800d1d8:	f7fc fa04 	bl	80095e4 <aci_gap_set_io_capability>
 800d1dc:	4603      	mov	r3, r0
 800d1de:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800d1e0:	7dfb      	ldrb	r3, [r7, #23]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d005      	beq.n	800d1f2 <Ble_Hci_Gap_Gatt_Init+0x232>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 800d1e6:	7dfb      	ldrb	r3, [r7, #23]
 800d1e8:	4619      	mov	r1, r3
 800d1ea:	4835      	ldr	r0, [pc, #212]	@ (800d2c0 <Ble_Hci_Gap_Gatt_Init+0x300>)
 800d1ec:	f001 f9d6 	bl	800e59c <iprintf>
 800d1f0:	e002      	b.n	800d1f8 <Ble_Hci_Gap_Gatt_Init+0x238>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 800d1f2:	4834      	ldr	r0, [pc, #208]	@ (800d2c4 <Ble_Hci_Gap_Gatt_Init+0x304>)
 800d1f4:	f001 fa42 	bl	800e67c <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800d1f8:	4b30      	ldr	r3, [pc, #192]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 800d1fe:	4b2f      	ldr	r3, [pc, #188]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d200:	2208      	movs	r2, #8
 800d202:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 800d204:	4b2d      	ldr	r3, [pc, #180]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d206:	2210      	movs	r2, #16
 800d208:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 800d20a:	4b2c      	ldr	r3, [pc, #176]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d20c:	2200      	movs	r2, #0
 800d20e:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800d210:	4b2a      	ldr	r3, [pc, #168]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d212:	4a2d      	ldr	r2, [pc, #180]	@ (800d2c8 <Ble_Hci_Gap_Gatt_Init+0x308>)
 800d214:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 800d216:	4b29      	ldr	r3, [pc, #164]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d218:	2201      	movs	r2, #1
 800d21a:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800d21c:	4b27      	ldr	r3, [pc, #156]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d21e:	789c      	ldrb	r4, [r3, #2]
 800d220:	4b26      	ldr	r3, [pc, #152]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d222:	785d      	ldrb	r5, [r3, #1]
 800d224:	4b25      	ldr	r3, [pc, #148]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d226:	791b      	ldrb	r3, [r3, #4]
 800d228:	4a24      	ldr	r2, [pc, #144]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d22a:	7952      	ldrb	r2, [r2, #5]
 800d22c:	4923      	ldr	r1, [pc, #140]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d22e:	78c9      	ldrb	r1, [r1, #3]
 800d230:	4822      	ldr	r0, [pc, #136]	@ (800d2bc <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800d232:	6880      	ldr	r0, [r0, #8]
 800d234:	2600      	movs	r6, #0
 800d236:	9604      	str	r6, [sp, #16]
 800d238:	9003      	str	r0, [sp, #12]
 800d23a:	9102      	str	r1, [sp, #8]
 800d23c:	9201      	str	r2, [sp, #4]
 800d23e:	9300      	str	r3, [sp, #0]
 800d240:	2300      	movs	r3, #0
 800d242:	2201      	movs	r2, #1
 800d244:	4629      	mov	r1, r5
 800d246:	4620      	mov	r0, r4
 800d248:	f7fc fa20 	bl	800968c <aci_gap_set_authentication_requirement>
 800d24c:	4603      	mov	r3, r0
 800d24e:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800d250:	7dfb      	ldrb	r3, [r7, #23]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d03c      	beq.n	800d2d0 <Ble_Hci_Gap_Gatt_Init+0x310>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 800d256:	7dfb      	ldrb	r3, [r7, #23]
 800d258:	4619      	mov	r1, r3
 800d25a:	481c      	ldr	r0, [pc, #112]	@ (800d2cc <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800d25c:	f001 f99e 	bl	800e59c <iprintf>
 800d260:	e039      	b.n	800d2d6 <Ble_Hci_Gap_Gatt_Init+0x316>
 800d262:	bf00      	nop
 800d264:	0801037c 	.word	0x0801037c
 800d268:	080103a8 	.word	0x080103a8
 800d26c:	080103d8 	.word	0x080103d8
 800d270:	080103f8 	.word	0x080103f8
 800d274:	08010454 	.word	0x08010454
 800d278:	080104a0 	.word	0x080104a0
 800d27c:	20000014 	.word	0x20000014
 800d280:	08010e00 	.word	0x08010e00
 800d284:	080104dc 	.word	0x080104dc
 800d288:	08010534 	.word	0x08010534
 800d28c:	08010e10 	.word	0x08010e10
 800d290:	0801057c 	.word	0x0801057c
 800d294:	080105d4 	.word	0x080105d4
 800d298:	0801061c 	.word	0x0801061c
 800d29c:	0801065c 	.word	0x0801065c
 800d2a0:	0801068c 	.word	0x0801068c
 800d2a4:	080106c0 	.word	0x080106c0
 800d2a8:	080106e4 	.word	0x080106e4
 800d2ac:	080106f0 	.word	0x080106f0
 800d2b0:	08010720 	.word	0x08010720
 800d2b4:	08010740 	.word	0x08010740
 800d2b8:	0801077c 	.word	0x0801077c
 800d2bc:	200004d4 	.word	0x200004d4
 800d2c0:	080107a8 	.word	0x080107a8
 800d2c4:	080107e8 	.word	0x080107e8
 800d2c8:	0001b207 	.word	0x0001b207
 800d2cc:	08010818 	.word	0x08010818
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 800d2d0:	480e      	ldr	r0, [pc, #56]	@ (800d30c <Ble_Hci_Gap_Gatt_Init+0x34c>)
 800d2d2:	f001 f9d3 	bl	800e67c <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800d2d6:	4b0e      	ldr	r3, [pc, #56]	@ (800d310 <Ble_Hci_Gap_Gatt_Init+0x350>)
 800d2d8:	789b      	ldrb	r3, [r3, #2]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d00f      	beq.n	800d2fe <Ble_Hci_Gap_Gatt_Init+0x33e>
  {
    ret = aci_gap_configure_whitelist();
 800d2de:	f7fc fc1f 	bl	8009b20 <aci_gap_configure_filter_accept_list>
 800d2e2:	4603      	mov	r3, r0
 800d2e4:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800d2e6:	7dfb      	ldrb	r3, [r7, #23]
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	d005      	beq.n	800d2f8 <Ble_Hci_Gap_Gatt_Init+0x338>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 800d2ec:	7dfb      	ldrb	r3, [r7, #23]
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	4808      	ldr	r0, [pc, #32]	@ (800d314 <Ble_Hci_Gap_Gatt_Init+0x354>)
 800d2f2:	f001 f953 	bl	800e59c <iprintf>
 800d2f6:	e002      	b.n	800d2fe <Ble_Hci_Gap_Gatt_Init+0x33e>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 800d2f8:	4807      	ldr	r0, [pc, #28]	@ (800d318 <Ble_Hci_Gap_Gatt_Init+0x358>)
 800d2fa:	f001 f9bf 	bl	800e67c <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 800d2fe:	4807      	ldr	r0, [pc, #28]	@ (800d31c <Ble_Hci_Gap_Gatt_Init+0x35c>)
 800d300:	f001 f94c 	bl	800e59c <iprintf>
}
 800d304:	bf00      	nop
 800d306:	371c      	adds	r7, #28
 800d308:	46bd      	mov	sp, r7
 800d30a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d30c:	08010864 	.word	0x08010864
 800d310:	200004d4 	.word	0x200004d4
 800d314:	080108a0 	.word	0x080108a0
 800d318:	080108e0 	.word	0x080108e0
 800d31c:	08010910 	.word	0x08010910

0800d320 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800d320:	b580      	push	{r7, lr}
 800d322:	b08c      	sub	sp, #48	@ 0x30
 800d324:	af08      	add	r7, sp, #32
 800d326:	4603      	mov	r3, r0
 800d328:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d32a:	2392      	movs	r3, #146	@ 0x92
 800d32c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 800d32e:	79fb      	ldrb	r3, [r7, #7]
 800d330:	2b01      	cmp	r3, #1
 800d332:	d106      	bne.n	800d342 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 800d334:	4b3b      	ldr	r3, [pc, #236]	@ (800d424 <Adv_Request+0x104>)
 800d336:	881b      	ldrh	r3, [r3, #0]
 800d338:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800d33a:	4b3b      	ldr	r3, [pc, #236]	@ (800d428 <Adv_Request+0x108>)
 800d33c:	881b      	ldrh	r3, [r3, #0]
 800d33e:	81bb      	strh	r3, [r7, #12]
 800d340:	e005      	b.n	800d34e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800d342:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 800d346:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800d348:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 800d34c:	81bb      	strh	r3, [r7, #12]
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  //HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);

  if ((NewStatus == APP_BLE_LP_ADV)
 800d34e:	79fb      	ldrb	r3, [r7, #7]
 800d350:	2b02      	cmp	r3, #2
 800d352:	d119      	bne.n	800d388 <Adv_Request+0x68>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800d354:	4b35      	ldr	r3, [pc, #212]	@ (800d42c <Adv_Request+0x10c>)
 800d356:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d35a:	2b01      	cmp	r3, #1
 800d35c:	d004      	beq.n	800d368 <Adv_Request+0x48>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800d35e:	4b33      	ldr	r3, [pc, #204]	@ (800d42c <Adv_Request+0x10c>)
 800d360:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d364:	2b02      	cmp	r3, #2
 800d366:	d10f      	bne.n	800d388 <Adv_Request+0x68>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 800d368:	f7fc f81e 	bl	80093a8 <aci_gap_set_non_discoverable>
 800d36c:	4603      	mov	r3, r0
 800d36e:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 800d370:	7afb      	ldrb	r3, [r7, #11]
 800d372:	2b00      	cmp	r3, #0
 800d374:	d005      	beq.n	800d382 <Adv_Request+0x62>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 800d376:	7afb      	ldrb	r3, [r7, #11]
 800d378:	4619      	mov	r1, r3
 800d37a:	482d      	ldr	r0, [pc, #180]	@ (800d430 <Adv_Request+0x110>)
 800d37c:	f001 f90e 	bl	800e59c <iprintf>
 800d380:	e002      	b.n	800d388 <Adv_Request+0x68>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 800d382:	482c      	ldr	r0, [pc, #176]	@ (800d434 <Adv_Request+0x114>)
 800d384:	f001 f97a 	bl	800e67c <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 800d388:	4a28      	ldr	r2, [pc, #160]	@ (800d42c <Adv_Request+0x10c>)
 800d38a:	79fb      	ldrb	r3, [r7, #7]
 800d38c:	f882 3084 	strb.w	r3, [r2, #132]	@ 0x84
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 800d390:	4b26      	ldr	r3, [pc, #152]	@ (800d42c <Adv_Request+0x10c>)
 800d392:	7e1b      	ldrb	r3, [r3, #24]
 800d394:	89ba      	ldrh	r2, [r7, #12]
 800d396:	89f9      	ldrh	r1, [r7, #14]
 800d398:	2000      	movs	r0, #0
 800d39a:	9006      	str	r0, [sp, #24]
 800d39c:	2000      	movs	r0, #0
 800d39e:	9005      	str	r0, [sp, #20]
 800d3a0:	4825      	ldr	r0, [pc, #148]	@ (800d438 <Adv_Request+0x118>)
 800d3a2:	9004      	str	r0, [sp, #16]
 800d3a4:	9303      	str	r3, [sp, #12]
 800d3a6:	4b25      	ldr	r3, [pc, #148]	@ (800d43c <Adv_Request+0x11c>)
 800d3a8:	9302      	str	r3, [sp, #8]
 800d3aa:	230a      	movs	r3, #10
 800d3ac:	9301      	str	r3, [sp, #4]
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	9300      	str	r3, [sp, #0]
 800d3b2:	2300      	movs	r3, #0
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	f7fc f81b 	bl	80093f0 <aci_gap_set_discoverable>
 800d3ba:	4603      	mov	r3, r0
 800d3bc:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 800d3be:	7afb      	ldrb	r3, [r7, #11]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d005      	beq.n	800d3d0 <Adv_Request+0xb0>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 800d3c4:	7afb      	ldrb	r3, [r7, #11]
 800d3c6:	4619      	mov	r1, r3
 800d3c8:	481d      	ldr	r0, [pc, #116]	@ (800d440 <Adv_Request+0x120>)
 800d3ca:	f001 f8e7 	bl	800e59c <iprintf>
 800d3ce:	e002      	b.n	800d3d6 <Adv_Request+0xb6>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 800d3d0:	481c      	ldr	r0, [pc, #112]	@ (800d444 <Adv_Request+0x124>)
 800d3d2:	f001 f953 	bl	800e67c <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 800d3d6:	491c      	ldr	r1, [pc, #112]	@ (800d448 <Adv_Request+0x128>)
 800d3d8:	200e      	movs	r0, #14
 800d3da:	f7fc fb2f 	bl	8009a3c <aci_gap_update_adv_data>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 800d3e2:	7afb      	ldrb	r3, [r7, #11]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d00e      	beq.n	800d406 <Adv_Request+0xe6>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 800d3e8:	79fb      	ldrb	r3, [r7, #7]
 800d3ea:	2b01      	cmp	r3, #1
 800d3ec:	d105      	bne.n	800d3fa <Adv_Request+0xda>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 800d3ee:	7afb      	ldrb	r3, [r7, #11]
 800d3f0:	4619      	mov	r1, r3
 800d3f2:	4816      	ldr	r0, [pc, #88]	@ (800d44c <Adv_Request+0x12c>)
 800d3f4:	f001 f8d2 	bl	800e59c <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 800d3f8:	e010      	b.n	800d41c <Adv_Request+0xfc>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 800d3fa:	7afb      	ldrb	r3, [r7, #11]
 800d3fc:	4619      	mov	r1, r3
 800d3fe:	4814      	ldr	r0, [pc, #80]	@ (800d450 <Adv_Request+0x130>)
 800d400:	f001 f8cc 	bl	800e59c <iprintf>
  return;
 800d404:	e00a      	b.n	800d41c <Adv_Request+0xfc>
    if (NewStatus == APP_BLE_FAST_ADV)
 800d406:	79fb      	ldrb	r3, [r7, #7]
 800d408:	2b01      	cmp	r3, #1
 800d40a:	d103      	bne.n	800d414 <Adv_Request+0xf4>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 800d40c:	4811      	ldr	r0, [pc, #68]	@ (800d454 <Adv_Request+0x134>)
 800d40e:	f001 f8c5 	bl	800e59c <iprintf>
  return;
 800d412:	e003      	b.n	800d41c <Adv_Request+0xfc>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 800d414:	4810      	ldr	r0, [pc, #64]	@ (800d458 <Adv_Request+0x138>)
 800d416:	f001 f8c1 	bl	800e59c <iprintf>
  return;
 800d41a:	bf00      	nop
}
 800d41c:	3710      	adds	r7, #16
 800d41e:	46bd      	mov	sp, r7
 800d420:	bd80      	pop	{r7, pc}
 800d422:	bf00      	nop
 800d424:	20000568 	.word	0x20000568
 800d428:	2000056a 	.word	0x2000056a
 800d42c:	200004d4 	.word	0x200004d4
 800d430:	0801093c 	.word	0x0801093c
 800d434:	08010988 	.word	0x08010988
 800d438:	200004ed 	.word	0x200004ed
 800d43c:	08010e20 	.word	0x08010e20
 800d440:	080109d0 	.word	0x080109d0
 800d444:	08010a08 	.word	0x08010a08
 800d448:	20000014 	.word	0x20000014
 800d44c:	08010a30 	.word	0x08010a30
 800d450:	08010a64 	.word	0x08010a64
 800d454:	08010a9c 	.word	0x08010a9c
 800d458:	08010ac4 	.word	0x08010ac4

0800d45c <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 800d45c:	b580      	push	{r7, lr}
 800d45e:	b086      	sub	sp, #24
 800d460:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800d462:	f7fe fed7 	bl	800c214 <LL_FLASH_GetUDN>
 800d466:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d46e:	d023      	beq.n	800d4b8 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800d470:	f7fe fee8 	bl	800c244 <LL_FLASH_GetSTCompanyID>
 800d474:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800d476:	f7fe fed9 	bl	800c22c <LL_FLASH_GetDeviceID>
 800d47a:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 800d47c:	693b      	ldr	r3, [r7, #16]
 800d47e:	b2da      	uxtb	r2, r3
 800d480:	4b16      	ldr	r3, [pc, #88]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d482:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 800d484:	693b      	ldr	r3, [r7, #16]
 800d486:	0a1b      	lsrs	r3, r3, #8
 800d488:	b2da      	uxtb	r2, r3
 800d48a:	4b14      	ldr	r3, [pc, #80]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d48c:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	b2da      	uxtb	r2, r3
 800d492:	4b12      	ldr	r3, [pc, #72]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d494:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 800d496:	68bb      	ldr	r3, [r7, #8]
 800d498:	b2da      	uxtb	r2, r3
 800d49a:	4b10      	ldr	r3, [pc, #64]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d49c:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	0a1b      	lsrs	r3, r3, #8
 800d4a2:	b2da      	uxtb	r2, r3
 800d4a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d4a6:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	0c1b      	lsrs	r3, r3, #16
 800d4ac:	b2da      	uxtb	r2, r3
 800d4ae:	4b0b      	ldr	r3, [pc, #44]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d4b0:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 800d4b2:	4b0a      	ldr	r3, [pc, #40]	@ (800d4dc <BleGetBdAddress+0x80>)
 800d4b4:	617b      	str	r3, [r7, #20]
 800d4b6:	e00b      	b.n	800d4d0 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 800d4b8:	2000      	movs	r0, #0
 800d4ba:	f7fe f9fb 	bl	800b8b4 <OTP_Read>
 800d4be:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d002      	beq.n	800d4cc <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	617b      	str	r3, [r7, #20]
 800d4ca:	e001      	b.n	800d4d0 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 800d4cc:	4b04      	ldr	r3, [pc, #16]	@ (800d4e0 <BleGetBdAddress+0x84>)
 800d4ce:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 800d4d0:	697b      	ldr	r3, [r7, #20]
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3718      	adds	r7, #24
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}
 800d4da:	bf00      	nop
 800d4dc:	200004cc 	.word	0x200004cc
 800d4e0:	08010df8 	.word	0x08010df8

0800d4e4 <Adv_Cancel>:
 *
 * SPECIFIC FUNCTIONS FOR P2P SERVER
 *
 *************************************************************/
static void Adv_Cancel(void)
{
 800d4e4:	b580      	push	{r7, lr}
 800d4e6:	b082      	sub	sp, #8
 800d4e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Adv_Cancel_1 */

  /* USER CODE END Adv_Cancel_1 */

  if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
 800d4ea:	4b10      	ldr	r3, [pc, #64]	@ (800d52c <Adv_Cancel+0x48>)
 800d4ec:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d4f0:	2b05      	cmp	r3, #5
 800d4f2:	d017      	beq.n	800d524 <Adv_Cancel+0x40>
  {
    tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800d4f4:	2392      	movs	r3, #146	@ 0x92
 800d4f6:	71fb      	strb	r3, [r7, #7]

    ret = aci_gap_set_non_discoverable();
 800d4f8:	f7fb ff56 	bl	80093a8 <aci_gap_set_non_discoverable>
 800d4fc:	4603      	mov	r3, r0
 800d4fe:	71fb      	strb	r3, [r7, #7]

    BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800d500:	4b0a      	ldr	r3, [pc, #40]	@ (800d52c <Adv_Cancel+0x48>)
 800d502:	2200      	movs	r2, #0
 800d504:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
    if (ret != BLE_STATUS_SUCCESS)
 800d508:	79fb      	ldrb	r3, [r7, #7]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d003      	beq.n	800d516 <Adv_Cancel+0x32>
    {
      APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
 800d50e:	4808      	ldr	r0, [pc, #32]	@ (800d530 <Adv_Cancel+0x4c>)
 800d510:	f001 f844 	bl	800e59c <iprintf>

  /* USER CODE BEGIN Adv_Cancel_2 */

  /* USER CODE END Adv_Cancel_2 */

  return;
 800d514:	e006      	b.n	800d524 <Adv_Cancel+0x40>
      APP_DBG_MSG("  \r\n\r");
 800d516:	4807      	ldr	r0, [pc, #28]	@ (800d534 <Adv_Cancel+0x50>)
 800d518:	f001 f840 	bl	800e59c <iprintf>
      APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
 800d51c:	4806      	ldr	r0, [pc, #24]	@ (800d538 <Adv_Cancel+0x54>)
 800d51e:	f001 f83d 	bl	800e59c <iprintf>
  return;
 800d522:	bf00      	nop
 800d524:	bf00      	nop
}
 800d526:	3708      	adds	r7, #8
 800d528:	46bd      	mov	sp, r7
 800d52a:	bd80      	pop	{r7, pc}
 800d52c:	200004d4 	.word	0x200004d4
 800d530:	08010af4 	.word	0x08010af4
 800d534:	08010b18 	.word	0x08010b18
 800d538:	08010b20 	.word	0x08010b20

0800d53c <Switch_OFF_GPIO>:

  return;
}

static void Switch_OFF_GPIO()
{
 800d53c:	b480      	push	{r7}
 800d53e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Switch_OFF_GPIO */

  /* USER CODE END Switch_OFF_GPIO */
}
 800d540:	bf00      	nop
 800d542:	46bd      	mov	sp, r7
 800d544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d548:	4770      	bx	lr
	...

0800d54c <BLE_SVC_L2CAP_Conn_Update>:

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
void BLE_SVC_L2CAP_Conn_Update(uint16_t ConnectionHandle)
{
 800d54c:	b590      	push	{r4, r7, lr}
 800d54e:	b089      	sub	sp, #36	@ 0x24
 800d550:	af02      	add	r7, sp, #8
 800d552:	4603      	mov	r3, r0
 800d554:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */

  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */

  if (mutex == 1)
 800d556:	4b1d      	ldr	r3, [pc, #116]	@ (800d5cc <BLE_SVC_L2CAP_Conn_Update+0x80>)
 800d558:	781b      	ldrb	r3, [r3, #0]
 800d55a:	2b01      	cmp	r3, #1
 800d55c:	d132      	bne.n	800d5c4 <BLE_SVC_L2CAP_Conn_Update+0x78>
  {
    mutex = 0;
 800d55e:	4b1b      	ldr	r3, [pc, #108]	@ (800d5cc <BLE_SVC_L2CAP_Conn_Update+0x80>)
 800d560:	2200      	movs	r2, #0
 800d562:	701a      	strb	r2, [r3, #0]
    index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 800d564:	4b1a      	ldr	r3, [pc, #104]	@ (800d5d0 <BLE_SVC_L2CAP_Conn_Update+0x84>)
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	3301      	adds	r3, #1
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	f003 0301 	and.w	r3, r3, #1
 800d570:	bfb8      	it	lt
 800d572:	425b      	neglt	r3, r3
 800d574:	b2da      	uxtb	r2, r3
 800d576:	4b16      	ldr	r3, [pc, #88]	@ (800d5d0 <BLE_SVC_L2CAP_Conn_Update+0x84>)
 800d578:	701a      	strb	r2, [r3, #0]
    //uint16_t interval_min = CONN_P(a_ConnInterval[index_con_int]);
    //uint16_t interval_max = CONN_P(a_ConnInterval[index_con_int]);
    //uint16_t interval_min = CONN_P(15); //2025-07-02
    //uint16_t interval_max = CONN_P(25); //2025-07-02
    uint16_t interval_min = CONN_P(24);
 800d57a:	2313      	movs	r3, #19
 800d57c:	82fb      	strh	r3, [r7, #22]
    uint16_t interval_max = CONN_P(45);
 800d57e:	2324      	movs	r3, #36	@ 0x24
 800d580:	82bb      	strh	r3, [r7, #20]
    uint16_t peripheral_latency = L2CAP_PERIPHERAL_LATENCY;
 800d582:	2300      	movs	r3, #0
 800d584:	827b      	strh	r3, [r7, #18]
    uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 800d586:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800d58a:	823b      	strh	r3, [r7, #16]
    tBleStatus ret;

    ret = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,
 800d58c:	4b11      	ldr	r3, [pc, #68]	@ (800d5d4 <BLE_SVC_L2CAP_Conn_Update+0x88>)
 800d58e:	8ad8      	ldrh	r0, [r3, #22]
 800d590:	8a7c      	ldrh	r4, [r7, #18]
 800d592:	8aba      	ldrh	r2, [r7, #20]
 800d594:	8af9      	ldrh	r1, [r7, #22]
 800d596:	8a3b      	ldrh	r3, [r7, #16]
 800d598:	9300      	str	r3, [sp, #0]
 800d59a:	4623      	mov	r3, r4
 800d59c:	f7fd f8ff 	bl	800a79e <aci_l2cap_connection_parameter_update_req>
 800d5a0:	4603      	mov	r3, r0
 800d5a2:	73fb      	strb	r3, [r7, #15]
                                                    interval_min, interval_max,
                                                    peripheral_latency, timeout_multiplier);
    if (ret != BLE_STATUS_SUCCESS)
 800d5a4:	7bfb      	ldrb	r3, [r7, #15]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d008      	beq.n	800d5bc <BLE_SVC_L2CAP_Conn_Update+0x70>
    {
    	HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800d5aa:	2201      	movs	r2, #1
 800d5ac:	2101      	movs	r1, #1
 800d5ae:	480a      	ldr	r0, [pc, #40]	@ (800d5d8 <BLE_SVC_L2CAP_Conn_Update+0x8c>)
 800d5b0:	f7f6 fd0a 	bl	8003fc8 <HAL_GPIO_WritePin>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
 800d5b4:	4809      	ldr	r0, [pc, #36]	@ (800d5dc <BLE_SVC_L2CAP_Conn_Update+0x90>)
 800d5b6:	f000 fff1 	bl	800e59c <iprintf>
  }

  /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
  /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */

  return;
 800d5ba:	e003      	b.n	800d5c4 <BLE_SVC_L2CAP_Conn_Update+0x78>
      APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 800d5bc:	4808      	ldr	r0, [pc, #32]	@ (800d5e0 <BLE_SVC_L2CAP_Conn_Update+0x94>)
 800d5be:	f000 ffed 	bl	800e59c <iprintf>
  return;
 800d5c2:	bf00      	nop
 800d5c4:	bf00      	nop
}
 800d5c6:	371c      	adds	r7, #28
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	bd90      	pop	{r4, r7, pc}
 800d5cc:	20000571 	.word	0x20000571
 800d5d0:	20000570 	.word	0x20000570
 800d5d4:	200004d4 	.word	0x200004d4
 800d5d8:	48000400 	.word	0x48000400
 800d5dc:	08010b3c 	.word	0x08010b3c
 800d5e0:	08010b64 	.word	0x08010b64

0800d5e4 <Connection_Interval_Update_Req>:
#endif /* L2CAP_REQUEST_NEW_CONN_PARAM != 0 */

#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0)
static void Connection_Interval_Update_Req(void)
{
 800d5e4:	b580      	push	{r7, lr}
 800d5e6:	af00      	add	r7, sp, #0
  if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE)
 800d5e8:	4b08      	ldr	r3, [pc, #32]	@ (800d60c <Connection_Interval_Update_Req+0x28>)
 800d5ea:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d5ee:	2b01      	cmp	r3, #1
 800d5f0:	d00a      	beq.n	800d608 <Connection_Interval_Update_Req+0x24>
 800d5f2:	4b06      	ldr	r3, [pc, #24]	@ (800d60c <Connection_Interval_Update_Req+0x28>)
 800d5f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d005      	beq.n	800d608 <Connection_Interval_Update_Req+0x24>
  {
    BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800d5fc:	4b03      	ldr	r3, [pc, #12]	@ (800d60c <Connection_Interval_Update_Req+0x28>)
 800d5fe:	8adb      	ldrh	r3, [r3, #22]
 800d600:	4618      	mov	r0, r3
 800d602:	f7ff ffa3 	bl	800d54c <BLE_SVC_L2CAP_Conn_Update>
  }

  return;
 800d606:	bf00      	nop
 800d608:	bf00      	nop
}
 800d60a:	bd80      	pop	{r7, pc}
 800d60c:	200004d4 	.word	0x200004d4

0800d610 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 800d618:	2100      	movs	r1, #0
 800d61a:	2004      	movs	r0, #4
 800d61c:	f000 fe00 	bl	800e220 <UTIL_SEQ_SetTask>

  return;
 800d620:	bf00      	nop
}
 800d622:	3708      	adds	r7, #8
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}

0800d628 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d630:	2001      	movs	r0, #1
 800d632:	f000 fe61 	bl	800e2f8 <UTIL_SEQ_SetEvt>

  return;
 800d636:	bf00      	nop
}
 800d638:	3708      	adds	r7, #8
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}

0800d63e <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 800d63e:	b580      	push	{r7, lr}
 800d640:	b082      	sub	sp, #8
 800d642:	af00      	add	r7, sp, #0
 800d644:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 800d646:	2001      	movs	r0, #1
 800d648:	f000 fe76 	bl	800e338 <UTIL_SEQ_WaitEvt>

  return;
 800d64c:	bf00      	nop
}
 800d64e:	3708      	adds	r7, #8
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}

0800d654 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 800d654:	b580      	push	{r7, lr}
 800d656:	b084      	sub	sp, #16
 800d658:	af00      	add	r7, sp, #0
 800d65a:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	3308      	adds	r3, #8
 800d666:	4618      	mov	r0, r3
 800d668:	f7fd fa22 	bl	800aab0 <SVCCTL_UserEvtRx>
 800d66c:	4603      	mov	r3, r0
 800d66e:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800d670:	7afb      	ldrb	r3, [r7, #11]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d003      	beq.n	800d67e <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2201      	movs	r2, #1
 800d67a:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 800d67c:	e003      	b.n	800d686 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2200      	movs	r2, #0
 800d682:	701a      	strb	r2, [r3, #0]
  return;
 800d684:	bf00      	nop
}
 800d686:	3710      	adds	r7, #16
 800d688:	46bd      	mov	sp, r7
 800d68a:	bd80      	pop	{r7, pc}

0800d68c <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 800d68c:	b580      	push	{r7, lr}
 800d68e:	b084      	sub	sp, #16
 800d690:	af00      	add	r7, sp, #0
 800d692:	4603      	mov	r3, r0
 800d694:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 800d696:	79fb      	ldrb	r3, [r7, #7]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d002      	beq.n	800d6a2 <BLE_StatusNot+0x16>
 800d69c:	2b01      	cmp	r3, #1
 800d69e:	d006      	beq.n	800d6ae <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 800d6a0:	e00b      	b.n	800d6ba <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d6a2:	237f      	movs	r3, #127	@ 0x7f
 800d6a4:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 800d6a6:	68f8      	ldr	r0, [r7, #12]
 800d6a8:	f000 fde6 	bl	800e278 <UTIL_SEQ_PauseTask>
      break;
 800d6ac:	e005      	b.n	800d6ba <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 800d6ae:	237f      	movs	r3, #127	@ 0x7f
 800d6b0:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 800d6b2:	68f8      	ldr	r0, [r7, #12]
 800d6b4:	f000 fe00 	bl	800e2b8 <UTIL_SEQ_ResumeTask>
      break;
 800d6b8:	bf00      	nop
  }

  return;
 800d6ba:	bf00      	nop
}
 800d6bc:	3710      	adds	r7, #16
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	bd80      	pop	{r7, pc}
	...

0800d6c4 <Hermes_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t Hermes_Event_Handler(void *Event)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b08a      	sub	sp, #40	@ 0x28
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 800d6cc:	2300      	movs	r3, #0
 800d6ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	3301      	adds	r3, #1
 800d6d6:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 800d6d8:	6a3b      	ldr	r3, [r7, #32]
 800d6da:	781b      	ldrb	r3, [r3, #0]
 800d6dc:	2bff      	cmp	r3, #255	@ 0xff
 800d6de:	d14f      	bne.n	800d780 <Hermes_Event_Handler+0xbc>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 800d6e0:	6a3b      	ldr	r3, [r7, #32]
 800d6e2:	3302      	adds	r3, #2
 800d6e4:	61fb      	str	r3, [r7, #28]
      switch(blecore_evt->ecode)
 800d6e6:	69fb      	ldr	r3, [r7, #28]
 800d6e8:	881b      	ldrh	r3, [r3, #0]
 800d6ea:	b29b      	uxth	r3, r3
 800d6ec:	461a      	mov	r2, r3
 800d6ee:	f640 4301 	movw	r3, #3073	@ 0xc01
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d140      	bne.n	800d778 <Hermes_Event_Handler+0xb4>
      {
        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
       {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 800d6f6:	69fb      	ldr	r3, [r7, #28]
 800d6f8:	3302      	adds	r3, #2
 800d6fa:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (BleApplicationContext.eeg_data_char_handle + 2))
 800d6fc:	69bb      	ldr	r3, [r7, #24]
 800d6fe:	885b      	ldrh	r3, [r3, #2]
 800d700:	b29b      	uxth	r3, r3
 800d702:	461a      	mov	r2, r3
 800d704:	4b22      	ldr	r3, [pc, #136]	@ (800d790 <Hermes_Event_Handler+0xcc>)
 800d706:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 800d70a:	3302      	adds	r3, #2
 800d70c:	429a      	cmp	r2, r3
 800d70e:	d118      	bne.n	800d742 <Hermes_Event_Handler+0x7e>
            {
              /**
               * Descriptor handle
               */
              return_value = SVCCTL_EvtAckFlowEnable;
 800d710:	2301      	movs	r3, #1
 800d712:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
              /**
               * Notify to application
               */
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 800d716:	69bb      	ldr	r3, [r7, #24]
 800d718:	7a1b      	ldrb	r3, [r3, #8]
 800d71a:	f003 0301 	and.w	r3, r3, #1
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d007      	beq.n	800d732 <Hermes_Event_Handler+0x6e>
              {
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 800d722:	2300      	movs	r3, #0
 800d724:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d726:	f107 0308 	add.w	r3, r7, #8
 800d72a:	4618      	mov	r0, r3
 800d72c:	f000 f834 	bl	800d798 <P2PS_STM_App_Notification>
            		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, attribute_modified->Attr_Data[1]!=0);
                }
            }

        }
        break;
 800d730:	e024      	b.n	800d77c <Hermes_Event_Handler+0xb8>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 800d732:	2301      	movs	r3, #1
 800d734:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 800d736:	f107 0308 	add.w	r3, r7, #8
 800d73a:	4618      	mov	r0, r3
 800d73c:	f000 f82c 	bl	800d798 <P2PS_STM_App_Notification>
        break;
 800d740:	e01c      	b.n	800d77c <Hermes_Event_Handler+0xb8>
            else if(attribute_modified->Attr_Handle == (BleApplicationContext.eeg_config_char_handle + 1))
 800d742:	69bb      	ldr	r3, [r7, #24]
 800d744:	885b      	ldrh	r3, [r3, #2]
 800d746:	b29b      	uxth	r3, r3
 800d748:	461a      	mov	r2, r3
 800d74a:	4b11      	ldr	r3, [pc, #68]	@ (800d790 <Hermes_Event_Handler+0xcc>)
 800d74c:	f8b3 3092 	ldrh.w	r3, [r3, #146]	@ 0x92
 800d750:	3301      	adds	r3, #1
 800d752:	429a      	cmp	r2, r3
 800d754:	d112      	bne.n	800d77c <Hermes_Event_Handler+0xb8>
            	if(attribute_modified->Attr_Data[0]==0x02){
 800d756:	69bb      	ldr	r3, [r7, #24]
 800d758:	7a1b      	ldrb	r3, [r3, #8]
 800d75a:	2b02      	cmp	r3, #2
 800d75c:	d10e      	bne.n	800d77c <Hermes_Event_Handler+0xb8>
            		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, attribute_modified->Attr_Data[1]!=0);
 800d75e:	69bb      	ldr	r3, [r7, #24]
 800d760:	7a5b      	ldrb	r3, [r3, #9]
 800d762:	2b00      	cmp	r3, #0
 800d764:	bf14      	ite	ne
 800d766:	2301      	movne	r3, #1
 800d768:	2300      	moveq	r3, #0
 800d76a:	b2db      	uxtb	r3, r3
 800d76c:	461a      	mov	r2, r3
 800d76e:	2101      	movs	r1, #1
 800d770:	4808      	ldr	r0, [pc, #32]	@ (800d794 <Hermes_Event_Handler+0xd0>)
 800d772:	f7f6 fc29 	bl	8003fc8 <HAL_GPIO_WritePin>
        break;
 800d776:	e001      	b.n	800d77c <Hermes_Event_Handler+0xb8>

        default:
          break;
 800d778:	bf00      	nop
 800d77a:	e002      	b.n	800d782 <Hermes_Event_Handler+0xbe>
        break;
 800d77c:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 800d77e:	e000      	b.n	800d782 <Hermes_Event_Handler+0xbe>

    default:
      break;
 800d780:	bf00      	nop
  }

  return(return_value);
 800d782:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}/* end SVCCTL_EvtAckStatus_t */
 800d786:	4618      	mov	r0, r3
 800d788:	3728      	adds	r7, #40	@ 0x28
 800d78a:	46bd      	mov	sp, r7
 800d78c:	bd80      	pop	{r7, pc}
 800d78e:	bf00      	nop
 800d790:	200004d4 	.word	0x200004d4
 800d794:	48000400 	.word	0x48000400

0800d798 <P2PS_STM_App_Notification>:
//static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 800d798:	b580      	push	{r7, lr}
 800d79a:	b082      	sub	sp, #8
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */
/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	781b      	ldrb	r3, [r3, #0]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d002      	beq.n	800d7ae <P2PS_STM_App_Notification+0x16>
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d00a      	beq.n	800d7c2 <P2PS_STM_App_Notification+0x2a>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 800d7ac:	e013      	b.n	800d7d6 <P2PS_STM_App_Notification+0x3e>
      P2P_Server_App_Context.Notification_Status = 1;
 800d7ae:	4b0c      	ldr	r3, [pc, #48]	@ (800d7e0 <P2PS_STM_App_Notification+0x48>)
 800d7b0:	2201      	movs	r2, #1
 800d7b2:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n"); 
 800d7b4:	480b      	ldr	r0, [pc, #44]	@ (800d7e4 <P2PS_STM_App_Notification+0x4c>)
 800d7b6:	f000 ff61 	bl	800e67c <puts>
      APP_DBG_MSG(" \n\r");
 800d7ba:	480b      	ldr	r0, [pc, #44]	@ (800d7e8 <P2PS_STM_App_Notification+0x50>)
 800d7bc:	f000 feee 	bl	800e59c <iprintf>
      break;
 800d7c0:	e009      	b.n	800d7d6 <P2PS_STM_App_Notification+0x3e>
      P2P_Server_App_Context.Notification_Status = 0;
 800d7c2:	4b07      	ldr	r3, [pc, #28]	@ (800d7e0 <P2PS_STM_App_Notification+0x48>)
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	701a      	strb	r2, [r3, #0]
      APP_DBG_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n");
 800d7c8:	4808      	ldr	r0, [pc, #32]	@ (800d7ec <P2PS_STM_App_Notification+0x54>)
 800d7ca:	f000 ff57 	bl	800e67c <puts>
      APP_DBG_MSG(" \n\r");
 800d7ce:	4806      	ldr	r0, [pc, #24]	@ (800d7e8 <P2PS_STM_App_Notification+0x50>)
 800d7d0:	f000 fee4 	bl	800e59c <iprintf>
      break;
 800d7d4:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 800d7d6:	bf00      	nop
}
 800d7d8:	3708      	adds	r7, #8
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}
 800d7de:	bf00      	nop
 800d7e0:	200021d4 	.word	0x200021d4
 800d7e4:	08010b94 	.word	0x08010b94
 800d7e8:	08010bc8 	.word	0x08010bc8
 800d7ec:	08010bcc 	.word	0x08010bcc

0800d7f0 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 800d7f0:	b480      	push	{r7}
 800d7f2:	b083      	sub	sp, #12
 800d7f4:	af00      	add	r7, sp, #0
 800d7f6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	781b      	ldrb	r3, [r3, #0]
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d006      	beq.n	800d80e <P2PS_APP_Notification+0x1e>
 800d800:	2b01      	cmp	r3, #1
 800d802:	d000      	beq.n	800d806 <P2PS_APP_Notification+0x16>

    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 800d804:	e004      	b.n	800d810 <P2PS_APP_Notification+0x20>
    	P2P_Server_App_Context.Notification_Status = 0;
 800d806:	4b05      	ldr	r3, [pc, #20]	@ (800d81c <P2PS_APP_Notification+0x2c>)
 800d808:	2200      	movs	r2, #0
 800d80a:	701a      	strb	r2, [r3, #0]
    break;
 800d80c:	e000      	b.n	800d810 <P2PS_APP_Notification+0x20>
    break;
 800d80e:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 800d810:	bf00      	nop
}
 800d812:	370c      	adds	r7, #12
 800d814:	46bd      	mov	sp, r7
 800d816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81a:	4770      	bx	lr
 800d81c:	200021d4 	.word	0x200021d4

0800d820 <P2PS_APP_Init>:

void P2PS_APP_Init(void)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	af00      	add	r7, sp, #0
/* USER CODE BEGIN P2PS_APP_Init */


#ifdef BLE_BUTTON_EVENTS
	UTIL_SEQ_RegTask( 1<< CFG_TASK_SWA_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, SWA_Send_Notification ); //
 800d824:	4a0c      	ldr	r2, [pc, #48]	@ (800d858 <P2PS_APP_Init+0x38>)
 800d826:	2100      	movs	r1, #0
 800d828:	2008      	movs	r0, #8
 800d82a:	f000 fcd7 	bl	800e1dc <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_SWB_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, SWB_Send_Notification ); //
 800d82e:	4a0b      	ldr	r2, [pc, #44]	@ (800d85c <P2PS_APP_Init+0x3c>)
 800d830:	2100      	movs	r1, #0
 800d832:	2010      	movs	r0, #16
 800d834:	f000 fcd2 	bl	800e1dc <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_IMU_SAMPLE_ID, UTIL_SEQ_RFU, get_and_send_motion_samples ); //
 800d838:	4a09      	ldr	r2, [pc, #36]	@ (800d860 <P2PS_APP_Init+0x40>)
 800d83a:	2100      	movs	r1, #0
 800d83c:	2020      	movs	r0, #32
 800d83e:	f000 fccd 	bl	800e1dc <UTIL_SEQ_RegTask>
	UTIL_SEQ_RegTask( 1<< CFG_TASK_ADS_SAMPLE_ID, UTIL_SEQ_RFU, APP_BLE_Manage_ADS1299_event_exec ); //
 800d842:	4a08      	ldr	r2, [pc, #32]	@ (800d864 <P2PS_APP_Init+0x44>)
 800d844:	2100      	movs	r1, #0
 800d846:	2040      	movs	r0, #64	@ 0x40
 800d848:	f000 fcc8 	bl	800e1dc <UTIL_SEQ_RegTask>
//(FS) Need to attach whatever user function here

  /**
   * Initialize LedButton Service
   */
  P2P_Server_App_Context.Notification_Status=0; 
 800d84c:	4b06      	ldr	r3, [pc, #24]	@ (800d868 <P2PS_APP_Init+0x48>)
 800d84e:	2200      	movs	r2, #0
 800d850:	701a      	strb	r2, [r3, #0]


  //P2PS_APP_LED_BUTTON_context_Init();
/* USER CODE END P2PS_APP_Init */
  return;
 800d852:	bf00      	nop
}
 800d854:	bd80      	pop	{r7, pc}
 800d856:	bf00      	nop
 800d858:	0800d96d 	.word	0x0800d96d
 800d85c:	0800d999 	.word	0x0800d999
 800d860:	0800d9c5 	.word	0x0800d9c5
 800d864:	0800da19 	.word	0x0800da19
 800d868:	200021d4 	.word	0x200021d4

0800d86c <APP_SWA_Button_Action>:

}
#endif

void APP_SWA_Button_Action(void)
{
 800d86c:	b580      	push	{r7, lr}
 800d86e:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SWA_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800d870:	2100      	movs	r1, #0
 800d872:	2008      	movs	r0, #8
 800d874:	f000 fcd4 	bl	800e220 <UTIL_SEQ_SetTask>
  return;
 800d878:	bf00      	nop
}
 800d87a:	bd80      	pop	{r7, pc}

0800d87c <APP_SWB_Button_Action>:

void APP_SWB_Button_Action(void)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	af00      	add	r7, sp, #0
  UTIL_SEQ_SetTask( 1<<CFG_TASK_SWB_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
 800d880:	2100      	movs	r1, #0
 800d882:	2010      	movs	r0, #16
 800d884:	f000 fccc 	bl	800e220 <UTIL_SEQ_SetTask>
  return;
 800d888:	bf00      	nop
}
 800d88a:	bd80      	pop	{r7, pc}

0800d88c <APP_BLE_Manage_ADS1299_event>:


void APP_BLE_Manage_ADS1299_event(void){
 800d88c:	b580      	push	{r7, lr}
 800d88e:	af00      	add	r7, sp, #0

	if(P2P_Server_App_Context.Notification_Status==1){
 800d890:	4b2f      	ldr	r3, [pc, #188]	@ (800d950 <APP_BLE_Manage_ADS1299_event+0xc4>)
 800d892:	781b      	ldrb	r3, [r3, #0]
 800d894:	2b01      	cmp	r3, #1
 800d896:	d158      	bne.n	800d94a <APP_BLE_Manage_ADS1299_event+0xbe>

		if(sample_index==0){
 800d898:	4b2e      	ldr	r3, [pc, #184]	@ (800d954 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d89a:	781b      	ldrb	r3, [r3, #0]
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d10d      	bne.n	800d8bc <APP_BLE_Manage_ADS1299_event+0x30>
			buffered_packets_array[buffer_index][0] = packet_counter;
 800d8a0:	4b2d      	ldr	r3, [pc, #180]	@ (800d958 <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d8a2:	781b      	ldrb	r3, [r3, #0]
 800d8a4:	461a      	mov	r2, r3
 800d8a6:	4b2d      	ldr	r3, [pc, #180]	@ (800d95c <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d8a8:	7818      	ldrb	r0, [r3, #0]
 800d8aa:	492d      	ldr	r1, [pc, #180]	@ (800d960 <APP_BLE_Manage_ADS1299_event+0xd4>)
 800d8ac:	4613      	mov	r3, r2
 800d8ae:	011b      	lsls	r3, r3, #4
 800d8b0:	1a9b      	subs	r3, r3, r2
 800d8b2:	011b      	lsls	r3, r3, #4
 800d8b4:	4413      	add	r3, r2
 800d8b6:	440b      	add	r3, r1
 800d8b8:	4602      	mov	r2, r0
 800d8ba:	701a      	strb	r2, [r3, #0]
		}

		ADS1299_ReadSamples(statusBuffer, &buffered_packets_array[buffer_index][sample_index*SAMPLE_SIZE+1]);
 800d8bc:	4b26      	ldr	r3, [pc, #152]	@ (800d958 <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d8be:	781b      	ldrb	r3, [r3, #0]
 800d8c0:	461a      	mov	r2, r3
 800d8c2:	4b24      	ldr	r3, [pc, #144]	@ (800d954 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d8c4:	781b      	ldrb	r3, [r3, #0]
 800d8c6:	4619      	mov	r1, r3
 800d8c8:	460b      	mov	r3, r1
 800d8ca:	005b      	lsls	r3, r3, #1
 800d8cc:	440b      	add	r3, r1
 800d8ce:	00db      	lsls	r3, r3, #3
 800d8d0:	1c59      	adds	r1, r3, #1
 800d8d2:	4613      	mov	r3, r2
 800d8d4:	011b      	lsls	r3, r3, #4
 800d8d6:	1a9b      	subs	r3, r3, r2
 800d8d8:	011b      	lsls	r3, r3, #4
 800d8da:	4413      	add	r3, r2
 800d8dc:	440b      	add	r3, r1
 800d8de:	4a20      	ldr	r2, [pc, #128]	@ (800d960 <APP_BLE_Manage_ADS1299_event+0xd4>)
 800d8e0:	4413      	add	r3, r2
 800d8e2:	4619      	mov	r1, r3
 800d8e4:	481f      	ldr	r0, [pc, #124]	@ (800d964 <APP_BLE_Manage_ADS1299_event+0xd8>)
 800d8e6:	f7f3 fac9 	bl	8000e7c <ADS1299_ReadSamples>
		sample_index++;
 800d8ea:	4b1a      	ldr	r3, [pc, #104]	@ (800d954 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d8ec:	781b      	ldrb	r3, [r3, #0]
 800d8ee:	3301      	adds	r3, #1
 800d8f0:	b2da      	uxtb	r2, r3
 800d8f2:	4b18      	ldr	r3, [pc, #96]	@ (800d954 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d8f4:	701a      	strb	r2, [r3, #0]

		if(sample_index >= NB_SAMPLES_PER_PACKET){
 800d8f6:	4b17      	ldr	r3, [pc, #92]	@ (800d954 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d8f8:	781b      	ldrb	r3, [r3, #0]
 800d8fa:	2b09      	cmp	r3, #9
 800d8fc:	d925      	bls.n	800d94a <APP_BLE_Manage_ADS1299_event+0xbe>


			buffer_index = (buffer_index + 1) % PACKETBUFFER_DEPTH;
 800d8fe:	4b16      	ldr	r3, [pc, #88]	@ (800d958 <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d900:	781b      	ldrb	r3, [r3, #0]
 800d902:	1c5a      	adds	r2, r3, #1
 800d904:	4b18      	ldr	r3, [pc, #96]	@ (800d968 <APP_BLE_Manage_ADS1299_event+0xdc>)
 800d906:	fb83 1302 	smull	r1, r3, r3, r2
 800d90a:	4413      	add	r3, r2
 800d90c:	1119      	asrs	r1, r3, #4
 800d90e:	17d3      	asrs	r3, r2, #31
 800d910:	1ac9      	subs	r1, r1, r3
 800d912:	460b      	mov	r3, r1
 800d914:	011b      	lsls	r3, r3, #4
 800d916:	1a5b      	subs	r3, r3, r1
 800d918:	005b      	lsls	r3, r3, #1
 800d91a:	1ad1      	subs	r1, r2, r3
 800d91c:	b2ca      	uxtb	r2, r1
 800d91e:	4b0e      	ldr	r3, [pc, #56]	@ (800d958 <APP_BLE_Manage_ADS1299_event+0xcc>)
 800d920:	701a      	strb	r2, [r3, #0]
			packet_counter = (packet_counter + 1) % 128;
 800d922:	4b0e      	ldr	r3, [pc, #56]	@ (800d95c <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d924:	781b      	ldrb	r3, [r3, #0]
 800d926:	3301      	adds	r3, #1
 800d928:	425a      	negs	r2, r3
 800d92a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d92e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d932:	bf58      	it	pl
 800d934:	4253      	negpl	r3, r2
 800d936:	b2da      	uxtb	r2, r3
 800d938:	4b08      	ldr	r3, [pc, #32]	@ (800d95c <APP_BLE_Manage_ADS1299_event+0xd0>)
 800d93a:	701a      	strb	r2, [r3, #0]
			sample_index = 0;
 800d93c:	4b05      	ldr	r3, [pc, #20]	@ (800d954 <APP_BLE_Manage_ADS1299_event+0xc8>)
 800d93e:	2200      	movs	r2, #0
 800d940:	701a      	strb	r2, [r3, #0]

			// this will call BLE transfer
			UTIL_SEQ_SetTask( 1<<CFG_TASK_ADS_SAMPLE_ID, CFG_SCH_PRIO_0);
 800d942:	2100      	movs	r1, #0
 800d944:	2040      	movs	r0, #64	@ 0x40
 800d946:	f000 fc6b 	bl	800e220 <UTIL_SEQ_SetTask>
		}
	}
}
 800d94a:	bf00      	nop
 800d94c:	bd80      	pop	{r7, pc}
 800d94e:	bf00      	nop
 800d950:	200021d4 	.word	0x200021d4
 800d954:	200021b4 	.word	0x200021b4
 800d958:	200021b2 	.word	0x200021b2
 800d95c:	200021b5 	.word	0x200021b5
 800d960:	20000574 	.word	0x20000574
 800d964:	200021b8 	.word	0x200021b8
 800d968:	88888889 	.word	0x88888889

0800d96c <SWA_Send_Notification>:
	// insert local button management here
}


void SWA_Send_Notification(void)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	af00      	add	r7, sp, #0
	current_event_payload.event_type = EVENT_TYPE_BUTTON_PRESSED;
 800d970:	4b07      	ldr	r3, [pc, #28]	@ (800d990 <SWA_Send_Notification+0x24>)
 800d972:	2201      	movs	r2, #1
 800d974:	701a      	strb	r2, [r3, #0]
	current_event_payload.source_id = BUTTON_ID_A;
 800d976:	4b06      	ldr	r3, [pc, #24]	@ (800d990 <SWA_Send_Notification+0x24>)
 800d978:	2201      	movs	r2, #1
 800d97a:	705a      	strb	r2, [r3, #1]
	current_event_payload.packet_id = packet_counter;
 800d97c:	4b05      	ldr	r3, [pc, #20]	@ (800d994 <SWA_Send_Notification+0x28>)
 800d97e:	781a      	ldrb	r2, [r3, #0]
 800d980:	4b03      	ldr	r3, [pc, #12]	@ (800d990 <SWA_Send_Notification+0x24>)
 800d982:	709a      	strb	r2, [r3, #2]

	APP_BLE_Send_Event_Notification(&current_event_payload);
 800d984:	4802      	ldr	r0, [pc, #8]	@ (800d990 <SWA_Send_Notification+0x24>)
 800d986:	f7ff facd 	bl	800cf24 <APP_BLE_Send_Event_Notification>
}
 800d98a:	bf00      	nop
 800d98c:	bd80      	pop	{r7, pc}
 800d98e:	bf00      	nop
 800d990:	200021bc 	.word	0x200021bc
 800d994:	200021b5 	.word	0x200021b5

0800d998 <SWB_Send_Notification>:


void SWB_Send_Notification(void)
{
 800d998:	b580      	push	{r7, lr}
 800d99a:	af00      	add	r7, sp, #0
	current_event_payload.event_type = EVENT_TYPE_BUTTON_PRESSED;
 800d99c:	4b07      	ldr	r3, [pc, #28]	@ (800d9bc <SWB_Send_Notification+0x24>)
 800d99e:	2201      	movs	r2, #1
 800d9a0:	701a      	strb	r2, [r3, #0]
	current_event_payload.source_id = BUTTON_ID_B;
 800d9a2:	4b06      	ldr	r3, [pc, #24]	@ (800d9bc <SWB_Send_Notification+0x24>)
 800d9a4:	2202      	movs	r2, #2
 800d9a6:	705a      	strb	r2, [r3, #1]
	current_event_payload.packet_id = packet_counter;
 800d9a8:	4b05      	ldr	r3, [pc, #20]	@ (800d9c0 <SWB_Send_Notification+0x28>)
 800d9aa:	781a      	ldrb	r2, [r3, #0]
 800d9ac:	4b03      	ldr	r3, [pc, #12]	@ (800d9bc <SWB_Send_Notification+0x24>)
 800d9ae:	709a      	strb	r2, [r3, #2]

	APP_BLE_Send_Event_Notification(&current_event_payload);
 800d9b0:	4802      	ldr	r0, [pc, #8]	@ (800d9bc <SWB_Send_Notification+0x24>)
 800d9b2:	f7ff fab7 	bl	800cf24 <APP_BLE_Send_Event_Notification>
}
 800d9b6:	bf00      	nop
 800d9b8:	bd80      	pop	{r7, pc}
 800d9ba:	bf00      	nop
 800d9bc:	200021bc 	.word	0x200021bc
 800d9c0:	200021b5 	.word	0x200021b5

0800d9c4 <get_and_send_motion_samples>:

static uint8_t peripheralSwitch = 0;

void get_and_send_motion_samples(void){
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	af00      	add	r7, sp, #0
	get_and_send_imu_sample();
 800d9c8:	f000 f802 	bl	800d9d0 <get_and_send_imu_sample>
	}else{
		get_and_send_compass_sample();
	}
	peripheralSwitch = (peripheralSwitch == 1) ? 0 : 1;
	*/
}
 800d9cc:	bf00      	nop
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <get_and_send_imu_sample>:

//static IMU_Sample_t imu_buffer[5] = {0};  // Room for 5 samples

//int8_t* imu_sample[12] = {0};

void get_and_send_imu_sample(void){
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b082      	sub	sp, #8
 800d9d4:	af00      	add	r7, sp, #0

	if(P2P_Server_App_Context.Notification_Status==1){
 800d9d6:	4b0d      	ldr	r3, [pc, #52]	@ (800da0c <get_and_send_imu_sample+0x3c>)
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	2b01      	cmp	r3, #1
 800d9dc:	d112      	bne.n	800da04 <get_and_send_imu_sample+0x34>

		int16_t* imu_sample = ism330_ReadIMU();
 800d9de:	f7f4 fd0b 	bl	80023f8 <ism330_ReadIMU>
 800d9e2:	6078      	str	r0, [r7, #4]
		//if(imu_sample == NULL){
		//HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
		//return;
		//}

		memcpy(motion_packet,imu_sample,6*sizeof(int16_t));
 800d9e4:	220c      	movs	r2, #12
 800d9e6:	6879      	ldr	r1, [r7, #4]
 800d9e8:	4809      	ldr	r0, [pc, #36]	@ (800da10 <get_and_send_imu_sample+0x40>)
 800d9ea:	f000 ffbc 	bl	800e966 <memcpy>
			imu_packet_index = 0;
		}*/



		if(APP_BLE_Send_IMU_Notification((uint8_t*)motion_packet)!=0){
 800d9ee:	4808      	ldr	r0, [pc, #32]	@ (800da10 <get_and_send_imu_sample+0x40>)
 800d9f0:	f7ff fab4 	bl	800cf5c <APP_BLE_Send_IMU_Notification>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d004      	beq.n	800da04 <get_and_send_imu_sample+0x34>
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	2101      	movs	r1, #1
 800d9fe:	4805      	ldr	r0, [pc, #20]	@ (800da14 <get_and_send_imu_sample+0x44>)
 800da00:	f7f6 fae2 	bl	8003fc8 <HAL_GPIO_WritePin>
		}
	}
}
 800da04:	bf00      	nop
 800da06:	3708      	adds	r7, #8
 800da08:	46bd      	mov	sp, r7
 800da0a:	bd80      	pop	{r7, pc}
 800da0c:	200021d4 	.word	0x200021d4
 800da10:	200021c0 	.word	0x200021c0
 800da14:	48000400 	.word	0x48000400

0800da18 <APP_BLE_Manage_ADS1299_event_exec>:

}


void APP_BLE_Manage_ADS1299_event_exec(void)
{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b082      	sub	sp, #8
 800da1c:	af00      	add	r7, sp, #0
	//TODO: will need to validate we're sending the right buffer, somehow (need read pointer)

	uint8_t buffer_index_tmp = 0;
 800da1e:	2300      	movs	r3, #0
 800da20:	71fb      	strb	r3, [r7, #7]

	if (read_index != buffer_index) {
 800da22:	4b1e      	ldr	r3, [pc, #120]	@ (800da9c <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800da24:	781a      	ldrb	r2, [r3, #0]
 800da26:	4b1e      	ldr	r3, [pc, #120]	@ (800daa0 <APP_BLE_Manage_ADS1299_event_exec+0x88>)
 800da28:	781b      	ldrb	r3, [r3, #0]
 800da2a:	429a      	cmp	r2, r3
 800da2c:	d02d      	beq.n	800da8a <APP_BLE_Manage_ADS1299_event_exec+0x72>
		if(APP_BLE_Send_EEGData_Notification(buffered_packets_array[read_index], PACKET_SIZE)!=0){
 800da2e:	4b1b      	ldr	r3, [pc, #108]	@ (800da9c <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800da30:	781b      	ldrb	r3, [r3, #0]
 800da32:	461a      	mov	r2, r3
 800da34:	4613      	mov	r3, r2
 800da36:	011b      	lsls	r3, r3, #4
 800da38:	1a9b      	subs	r3, r3, r2
 800da3a:	011b      	lsls	r3, r3, #4
 800da3c:	4413      	add	r3, r2
 800da3e:	4a19      	ldr	r2, [pc, #100]	@ (800daa4 <APP_BLE_Manage_ADS1299_event_exec+0x8c>)
 800da40:	4413      	add	r3, r2
 800da42:	21f1      	movs	r1, #241	@ 0xf1
 800da44:	4618      	mov	r0, r3
 800da46:	f7ff fa4b 	bl	800cee0 <APP_BLE_Send_EEGData_Notification>
 800da4a:	4603      	mov	r3, r0
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d009      	beq.n	800da64 <APP_BLE_Manage_ADS1299_event_exec+0x4c>
			HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800da50:	2201      	movs	r2, #1
 800da52:	2101      	movs	r1, #1
 800da54:	4814      	ldr	r0, [pc, #80]	@ (800daa8 <APP_BLE_Manage_ADS1299_event_exec+0x90>)
 800da56:	f7f6 fab7 	bl	8003fc8 <HAL_GPIO_WritePin>
			UTIL_SEQ_SetTask( 1<<CFG_TASK_ADS_SAMPLE_ID, CFG_SCH_PRIO_0);
 800da5a:	2100      	movs	r1, #0
 800da5c:	2040      	movs	r0, #64	@ 0x40
 800da5e:	f000 fbdf 	bl	800e220 <UTIL_SEQ_SetTask>
			return;
 800da62:	e017      	b.n	800da94 <APP_BLE_Manage_ADS1299_event_exec+0x7c>
		}
	    read_index = (read_index + 1) % PACKETBUFFER_DEPTH;
 800da64:	4b0d      	ldr	r3, [pc, #52]	@ (800da9c <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800da66:	781b      	ldrb	r3, [r3, #0]
 800da68:	1c5a      	adds	r2, r3, #1
 800da6a:	4b10      	ldr	r3, [pc, #64]	@ (800daac <APP_BLE_Manage_ADS1299_event_exec+0x94>)
 800da6c:	fb83 1302 	smull	r1, r3, r3, r2
 800da70:	4413      	add	r3, r2
 800da72:	1119      	asrs	r1, r3, #4
 800da74:	17d3      	asrs	r3, r2, #31
 800da76:	1ac9      	subs	r1, r1, r3
 800da78:	460b      	mov	r3, r1
 800da7a:	011b      	lsls	r3, r3, #4
 800da7c:	1a5b      	subs	r3, r3, r1
 800da7e:	005b      	lsls	r3, r3, #1
 800da80:	1ad1      	subs	r1, r2, r3
 800da82:	b2ca      	uxtb	r2, r1
 800da84:	4b05      	ldr	r3, [pc, #20]	@ (800da9c <APP_BLE_Manage_ADS1299_event_exec+0x84>)
 800da86:	701a      	strb	r2, [r3, #0]
 800da88:	e004      	b.n	800da94 <APP_BLE_Manage_ADS1299_event_exec+0x7c>
	}else{
		HAL_GPIO_WritePin(LED_A_GPIO_Port, LED_A_Pin, GPIO_PIN_SET);
 800da8a:	2201      	movs	r2, #1
 800da8c:	2101      	movs	r1, #1
 800da8e:	4806      	ldr	r0, [pc, #24]	@ (800daa8 <APP_BLE_Manage_ADS1299_event_exec+0x90>)
 800da90:	f7f6 fa9a 	bl	8003fc8 <HAL_GPIO_WritePin>
	}

}
 800da94:	3708      	adds	r7, #8
 800da96:	46bd      	mov	sp, r7
 800da98:	bd80      	pop	{r7, pc}
 800da9a:	bf00      	nop
 800da9c:	200021b3 	.word	0x200021b3
 800daa0:	200021b2 	.word	0x200021b2
 800daa4:	20000574 	.word	0x20000574
 800daa8:	48000400 	.word	0x48000400
 800daac:	88888889 	.word	0x88888889

0800dab0 <is_connected>:



uint8_t is_connected(void){
 800dab0:	b480      	push	{r7}
 800dab2:	af00      	add	r7, sp, #0
	return P2P_Server_App_Context.Notification_Status == 1;
 800dab4:	4b05      	ldr	r3, [pc, #20]	@ (800dacc <is_connected+0x1c>)
 800dab6:	781b      	ldrb	r3, [r3, #0]
 800dab8:	2b01      	cmp	r3, #1
 800daba:	bf0c      	ite	eq
 800dabc:	2301      	moveq	r3, #1
 800dabe:	2300      	movne	r3, #0
 800dac0:	b2db      	uxtb	r3, r3
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	46bd      	mov	sp, r7
 800dac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daca:	4770      	bx	lr
 800dacc:	200021d4 	.word	0x200021d4

0800dad0 <LL_PWR_EnableBootC2>:
{
 800dad0:	b480      	push	{r7}
 800dad2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 800dad4:	4b05      	ldr	r3, [pc, #20]	@ (800daec <LL_PWR_EnableBootC2+0x1c>)
 800dad6:	68db      	ldr	r3, [r3, #12]
 800dad8:	4a04      	ldr	r2, [pc, #16]	@ (800daec <LL_PWR_EnableBootC2+0x1c>)
 800dada:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dade:	60d3      	str	r3, [r2, #12]
}
 800dae0:	bf00      	nop
 800dae2:	46bd      	mov	sp, r7
 800dae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae8:	4770      	bx	lr
 800daea:	bf00      	nop
 800daec:	58000400 	.word	0x58000400

0800daf0 <LL_C2_EXTI_EnableEvent_32_63>:
{
 800daf0:	b480      	push	{r7}
 800daf2:	b083      	sub	sp, #12
 800daf4:	af00      	add	r7, sp, #0
 800daf6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 800daf8:	4b06      	ldr	r3, [pc, #24]	@ (800db14 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800dafa:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 800dafe:	4905      	ldr	r1, [pc, #20]	@ (800db14 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 800db00:	687b      	ldr	r3, [r7, #4]
 800db02:	4313      	orrs	r3, r2
 800db04:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 800db08:	bf00      	nop
 800db0a:	370c      	adds	r7, #12
 800db0c:	46bd      	mov	sp, r7
 800db0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db12:	4770      	bx	lr
 800db14:	58000800 	.word	0x58000800

0800db18 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 800db18:	b480      	push	{r7}
 800db1a:	b083      	sub	sp, #12
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800db20:	4b05      	ldr	r3, [pc, #20]	@ (800db38 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800db22:	6a1a      	ldr	r2, [r3, #32]
 800db24:	4904      	ldr	r1, [pc, #16]	@ (800db38 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	4313      	orrs	r3, r2
 800db2a:	620b      	str	r3, [r1, #32]
}
 800db2c:	bf00      	nop
 800db2e:	370c      	adds	r7, #12
 800db30:	46bd      	mov	sp, r7
 800db32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db36:	4770      	bx	lr
 800db38:	58000800 	.word	0x58000800

0800db3c <LL_AHB3_GRP1_EnableClock>:
{
 800db3c:	b480      	push	{r7}
 800db3e:	b085      	sub	sp, #20
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800db44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800db4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	4313      	orrs	r3, r2
 800db52:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800db54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	4013      	ands	r3, r2
 800db5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800db60:	68fb      	ldr	r3, [r7, #12]
}
 800db62:	bf00      	nop
 800db64:	3714      	adds	r7, #20
 800db66:	46bd      	mov	sp, r7
 800db68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db6c:	4770      	bx	lr

0800db6e <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800db6e:	b480      	push	{r7}
 800db70:	b085      	sub	sp, #20
 800db72:	af00      	add	r7, sp, #0
 800db74:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 800db76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db7a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800db7e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	4313      	orrs	r3, r2
 800db86:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 800db8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800db8e:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	4013      	ands	r3, r2
 800db96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800db98:	68fb      	ldr	r3, [r7, #12]
}
 800db9a:	bf00      	nop
 800db9c:	3714      	adds	r7, #20
 800db9e:	46bd      	mov	sp, r7
 800dba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dba4:	4770      	bx	lr

0800dba6 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 800dba6:	b480      	push	{r7}
 800dba8:	b083      	sub	sp, #12
 800dbaa:	af00      	add	r7, sp, #0
 800dbac:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	601a      	str	r2, [r3, #0]
}
 800dbba:	bf00      	nop
 800dbbc:	370c      	adds	r7, #12
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc4:	4770      	bx	lr

0800dbc6 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 800dbc6:	b480      	push	{r7}
 800dbc8:	b083      	sub	sp, #12
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	f043 0201 	orr.w	r2, r3, #1
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	601a      	str	r2, [r3, #0]
}
 800dbda:	bf00      	nop
 800dbdc:	370c      	adds	r7, #12
 800dbde:	46bd      	mov	sp, r7
 800dbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe4:	4770      	bx	lr

0800dbe6 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dbe6:	b480      	push	{r7}
 800dbe8:	b083      	sub	sp, #12
 800dbea:	af00      	add	r7, sp, #0
 800dbec:	6078      	str	r0, [r7, #4]
 800dbee:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	685a      	ldr	r2, [r3, #4]
 800dbf4:	683b      	ldr	r3, [r7, #0]
 800dbf6:	041b      	lsls	r3, r3, #16
 800dbf8:	43db      	mvns	r3, r3
 800dbfa:	401a      	ands	r2, r3
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	605a      	str	r2, [r3, #4]
}
 800dc00:	bf00      	nop
 800dc02:	370c      	adds	r7, #12
 800dc04:	46bd      	mov	sp, r7
 800dc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc0a:	4770      	bx	lr

0800dc0c <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dc0c:	b480      	push	{r7}
 800dc0e:	b083      	sub	sp, #12
 800dc10:	af00      	add	r7, sp, #0
 800dc12:	6078      	str	r0, [r7, #4]
 800dc14:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	685a      	ldr	r2, [r3, #4]
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	041b      	lsls	r3, r3, #16
 800dc1e:	431a      	orrs	r2, r3
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	605a      	str	r2, [r3, #4]
}
 800dc24:	bf00      	nop
 800dc26:	370c      	adds	r7, #12
 800dc28:	46bd      	mov	sp, r7
 800dc2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2e:	4770      	bx	lr

0800dc30 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dc30:	b480      	push	{r7}
 800dc32:	b083      	sub	sp, #12
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	685a      	ldr	r2, [r3, #4]
 800dc3e:	683b      	ldr	r3, [r7, #0]
 800dc40:	43db      	mvns	r3, r3
 800dc42:	401a      	ands	r2, r3
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	605a      	str	r2, [r3, #4]
}
 800dc48:	bf00      	nop
 800dc4a:	370c      	adds	r7, #12
 800dc4c:	46bd      	mov	sp, r7
 800dc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc52:	4770      	bx	lr

0800dc54 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dc54:	b480      	push	{r7}
 800dc56:	b083      	sub	sp, #12
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	6078      	str	r0, [r7, #4]
 800dc5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	683a      	ldr	r2, [r7, #0]
 800dc62:	609a      	str	r2, [r3, #8]
}
 800dc64:	bf00      	nop
 800dc66:	370c      	adds	r7, #12
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6e:	4770      	bx	lr

0800dc70 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800dc70:	b480      	push	{r7}
 800dc72:	b083      	sub	sp, #12
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
 800dc78:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	041a      	lsls	r2, r3, #16
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	609a      	str	r2, [r3, #8]
}
 800dc82:	bf00      	nop
 800dc84:	370c      	adds	r7, #12
 800dc86:	46bd      	mov	sp, r7
 800dc88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8c:	4770      	bx	lr

0800dc8e <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800dc8e:	b480      	push	{r7}
 800dc90:	b083      	sub	sp, #12
 800dc92:	af00      	add	r7, sp, #0
 800dc94:	6078      	str	r0, [r7, #4]
 800dc96:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	68da      	ldr	r2, [r3, #12]
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	4013      	ands	r3, r2
 800dca0:	683a      	ldr	r2, [r7, #0]
 800dca2:	429a      	cmp	r2, r3
 800dca4:	d101      	bne.n	800dcaa <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 800dca6:	2301      	movs	r3, #1
 800dca8:	e000      	b.n	800dcac <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 800dcaa:	2300      	movs	r3, #0
}
 800dcac:	4618      	mov	r0, r3
 800dcae:	370c      	adds	r7, #12
 800dcb0:	46bd      	mov	sp, r7
 800dcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb6:	4770      	bx	lr

0800dcb8 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800dcb8:	b480      	push	{r7}
 800dcba:	b083      	sub	sp, #12
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
 800dcc0:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	69da      	ldr	r2, [r3, #28]
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	4013      	ands	r3, r2
 800dcca:	683a      	ldr	r2, [r7, #0]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d101      	bne.n	800dcd4 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800dcd0:	2301      	movs	r3, #1
 800dcd2:	e000      	b.n	800dcd6 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 800dcd4:	2300      	movs	r3, #0
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	370c      	adds	r7, #12
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce0:	4770      	bx	lr
	...

0800dce4 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 800dce4:	b580      	push	{r7, lr}
 800dce6:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 800dce8:	2102      	movs	r1, #2
 800dcea:	4818      	ldr	r0, [pc, #96]	@ (800dd4c <HW_IPCC_Rx_Handler+0x68>)
 800dcec:	f7ff ffe4 	bl	800dcb8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	2b00      	cmp	r3, #0
 800dcf4:	d008      	beq.n	800dd08 <HW_IPCC_Rx_Handler+0x24>
 800dcf6:	4b15      	ldr	r3, [pc, #84]	@ (800dd4c <HW_IPCC_Rx_Handler+0x68>)
 800dcf8:	685b      	ldr	r3, [r3, #4]
 800dcfa:	f003 0302 	and.w	r3, r3, #2
 800dcfe:	2b00      	cmp	r3, #0
 800dd00:	d102      	bne.n	800dd08 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 800dd02:	f000 f8d5 	bl	800deb0 <HW_IPCC_SYS_EvtHandler>
 800dd06:	e01e      	b.n	800dd46 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 800dd08:	2101      	movs	r1, #1
 800dd0a:	4810      	ldr	r0, [pc, #64]	@ (800dd4c <HW_IPCC_Rx_Handler+0x68>)
 800dd0c:	f7ff ffd4 	bl	800dcb8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800dd10:	4603      	mov	r3, r0
 800dd12:	2b00      	cmp	r3, #0
 800dd14:	d008      	beq.n	800dd28 <HW_IPCC_Rx_Handler+0x44>
 800dd16:	4b0d      	ldr	r3, [pc, #52]	@ (800dd4c <HW_IPCC_Rx_Handler+0x68>)
 800dd18:	685b      	ldr	r3, [r3, #4]
 800dd1a:	f003 0301 	and.w	r3, r3, #1
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d102      	bne.n	800dd28 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 800dd22:	f000 f889 	bl	800de38 <HW_IPCC_BLE_EvtHandler>
 800dd26:	e00e      	b.n	800dd46 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 800dd28:	2108      	movs	r1, #8
 800dd2a:	4808      	ldr	r0, [pc, #32]	@ (800dd4c <HW_IPCC_Rx_Handler+0x68>)
 800dd2c:	f7ff ffc4 	bl	800dcb8 <LL_C2_IPCC_IsActiveFlag_CHx>
 800dd30:	4603      	mov	r3, r0
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d008      	beq.n	800dd48 <HW_IPCC_Rx_Handler+0x64>
 800dd36:	4b05      	ldr	r3, [pc, #20]	@ (800dd4c <HW_IPCC_Rx_Handler+0x68>)
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	f003 0308 	and.w	r3, r3, #8
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d102      	bne.n	800dd48 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 800dd42:	f000 f901 	bl	800df48 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 800dd46:	bf00      	nop
 800dd48:	bf00      	nop
}
 800dd4a:	bd80      	pop	{r7, pc}
 800dd4c:	58000c00 	.word	0x58000c00

0800dd50 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 800dd50:	b580      	push	{r7, lr}
 800dd52:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 800dd54:	2102      	movs	r1, #2
 800dd56:	4818      	ldr	r0, [pc, #96]	@ (800ddb8 <HW_IPCC_Tx_Handler+0x68>)
 800dd58:	f7ff ff99 	bl	800dc8e <LL_C1_IPCC_IsActiveFlag_CHx>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	2b00      	cmp	r3, #0
 800dd60:	d108      	bne.n	800dd74 <HW_IPCC_Tx_Handler+0x24>
 800dd62:	4b15      	ldr	r3, [pc, #84]	@ (800ddb8 <HW_IPCC_Tx_Handler+0x68>)
 800dd64:	685b      	ldr	r3, [r3, #4]
 800dd66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	d102      	bne.n	800dd74 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800dd6e:	f000 f893 	bl	800de98 <HW_IPCC_SYS_CmdEvtHandler>
 800dd72:	e01e      	b.n	800ddb2 <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800dd74:	2108      	movs	r1, #8
 800dd76:	4810      	ldr	r0, [pc, #64]	@ (800ddb8 <HW_IPCC_Tx_Handler+0x68>)
 800dd78:	f7ff ff89 	bl	800dc8e <LL_C1_IPCC_IsActiveFlag_CHx>
 800dd7c:	4603      	mov	r3, r0
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d108      	bne.n	800dd94 <HW_IPCC_Tx_Handler+0x44>
 800dd82:	4b0d      	ldr	r3, [pc, #52]	@ (800ddb8 <HW_IPCC_Tx_Handler+0x68>)
 800dd84:	685b      	ldr	r3, [r3, #4]
 800dd86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d102      	bne.n	800dd94 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800dd8e:	f000 f8bd 	bl	800df0c <HW_IPCC_MM_FreeBufHandler>
 800dd92:	e00e      	b.n	800ddb2 <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800dd94:	2120      	movs	r1, #32
 800dd96:	4808      	ldr	r0, [pc, #32]	@ (800ddb8 <HW_IPCC_Tx_Handler+0x68>)
 800dd98:	f7ff ff79 	bl	800dc8e <LL_C1_IPCC_IsActiveFlag_CHx>
 800dd9c:	4603      	mov	r3, r0
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d108      	bne.n	800ddb4 <HW_IPCC_Tx_Handler+0x64>
 800dda2:	4b05      	ldr	r3, [pc, #20]	@ (800ddb8 <HW_IPCC_Tx_Handler+0x68>)
 800dda4:	685b      	ldr	r3, [r3, #4]
 800dda6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d102      	bne.n	800ddb4 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800ddae:	f000 f84f 	bl	800de50 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800ddb2:	bf00      	nop
 800ddb4:	bf00      	nop
}
 800ddb6:	bd80      	pop	{r7, pc}
 800ddb8:	58000c00 	.word	0x58000c00

0800ddbc <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800ddc0:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800ddc4:	f7ff fed3 	bl	800db6e <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 800ddc8:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ddcc:	f7ff fea4 	bl	800db18 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800ddd0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800ddd4:	f7ff fe8c 	bl	800daf0 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 800ddd8:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 800ddda:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 800dddc:	f7ff fe78 	bl	800dad0 <LL_PWR_EnableBootC2>

  return;
 800dde0:	bf00      	nop
}
 800dde2:	bd80      	pop	{r7, pc}

0800dde4 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800dde4:	b580      	push	{r7, lr}
 800dde6:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 800dde8:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800ddec:	f7ff fea6 	bl	800db3c <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800ddf0:	4806      	ldr	r0, [pc, #24]	@ (800de0c <HW_IPCC_Init+0x28>)
 800ddf2:	f7ff fee8 	bl	800dbc6 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800ddf6:	4805      	ldr	r0, [pc, #20]	@ (800de0c <HW_IPCC_Init+0x28>)
 800ddf8:	f7ff fed5 	bl	800dba6 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 800ddfc:	202c      	movs	r0, #44	@ 0x2c
 800ddfe:	f7f5 fbfc 	bl	80035fa <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 800de02:	202d      	movs	r0, #45	@ 0x2d
 800de04:	f7f5 fbf9 	bl	80035fa <HAL_NVIC_EnableIRQ>

  return;
 800de08:	bf00      	nop
}
 800de0a:	bd80      	pop	{r7, pc}
 800de0c:	58000c00 	.word	0x58000c00

0800de10 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 800de10:	b580      	push	{r7, lr}
 800de12:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800de14:	2101      	movs	r1, #1
 800de16:	4802      	ldr	r0, [pc, #8]	@ (800de20 <HW_IPCC_BLE_Init+0x10>)
 800de18:	f7ff ff0a 	bl	800dc30 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800de1c:	bf00      	nop
}
 800de1e:	bd80      	pop	{r7, pc}
 800de20:	58000c00 	.word	0x58000c00

0800de24 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 800de24:	b580      	push	{r7, lr}
 800de26:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 800de28:	2101      	movs	r1, #1
 800de2a:	4802      	ldr	r0, [pc, #8]	@ (800de34 <HW_IPCC_BLE_SendCmd+0x10>)
 800de2c:	f7ff ff20 	bl	800dc70 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800de30:	bf00      	nop
}
 800de32:	bd80      	pop	{r7, pc}
 800de34:	58000c00 	.word	0x58000c00

0800de38 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 800de3c:	f7fd fae2 	bl	800b404 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 800de40:	2101      	movs	r1, #1
 800de42:	4802      	ldr	r0, [pc, #8]	@ (800de4c <HW_IPCC_BLE_EvtHandler+0x14>)
 800de44:	f7ff ff06 	bl	800dc54 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800de48:	bf00      	nop
}
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	58000c00 	.word	0x58000c00

0800de50 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 800de50:	b580      	push	{r7, lr}
 800de52:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 800de54:	2120      	movs	r1, #32
 800de56:	4803      	ldr	r0, [pc, #12]	@ (800de64 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 800de58:	f7ff fed8 	bl	800dc0c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 800de5c:	f7fd fb02 	bl	800b464 <HW_IPCC_BLE_AclDataAckNot>

  return;
 800de60:	bf00      	nop
}
 800de62:	bd80      	pop	{r7, pc}
 800de64:	58000c00 	.word	0x58000c00

0800de68 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 800de68:	b580      	push	{r7, lr}
 800de6a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800de6c:	2102      	movs	r1, #2
 800de6e:	4802      	ldr	r0, [pc, #8]	@ (800de78 <HW_IPCC_SYS_Init+0x10>)
 800de70:	f7ff fede 	bl	800dc30 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800de74:	bf00      	nop
}
 800de76:	bd80      	pop	{r7, pc}
 800de78:	58000c00 	.word	0x58000c00

0800de7c <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 800de7c:	b580      	push	{r7, lr}
 800de7e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800de80:	2102      	movs	r1, #2
 800de82:	4804      	ldr	r0, [pc, #16]	@ (800de94 <HW_IPCC_SYS_SendCmd+0x18>)
 800de84:	f7ff fef4 	bl	800dc70 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800de88:	2102      	movs	r1, #2
 800de8a:	4802      	ldr	r0, [pc, #8]	@ (800de94 <HW_IPCC_SYS_SendCmd+0x18>)
 800de8c:	f7ff feab 	bl	800dbe6 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800de90:	bf00      	nop
}
 800de92:	bd80      	pop	{r7, pc}
 800de94:	58000c00 	.word	0x58000c00

0800de98 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 800de98:	b580      	push	{r7, lr}
 800de9a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800de9c:	2102      	movs	r1, #2
 800de9e:	4803      	ldr	r0, [pc, #12]	@ (800deac <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800dea0:	f7ff feb4 	bl	800dc0c <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800dea4:	f7fd fb2e 	bl	800b504 <HW_IPCC_SYS_CmdEvtNot>

  return;
 800dea8:	bf00      	nop
}
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	58000c00 	.word	0x58000c00

0800deb0 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800deb0:	b580      	push	{r7, lr}
 800deb2:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800deb4:	f7fd fb3c 	bl	800b530 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 800deb8:	2102      	movs	r1, #2
 800deba:	4802      	ldr	r0, [pc, #8]	@ (800dec4 <HW_IPCC_SYS_EvtHandler+0x14>)
 800debc:	f7ff feca 	bl	800dc54 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800dec0:	bf00      	nop
}
 800dec2:	bd80      	pop	{r7, pc}
 800dec4:	58000c00 	.word	0x58000c00

0800dec8 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 800dec8:	b580      	push	{r7, lr}
 800deca:	b082      	sub	sp, #8
 800decc:	af00      	add	r7, sp, #0
 800dece:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800ded0:	2108      	movs	r1, #8
 800ded2:	480c      	ldr	r0, [pc, #48]	@ (800df04 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800ded4:	f7ff fedb 	bl	800dc8e <LL_C1_IPCC_IsActiveFlag_CHx>
 800ded8:	4603      	mov	r3, r0
 800deda:	2b00      	cmp	r3, #0
 800dedc:	d007      	beq.n	800deee <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800dede:	4a0a      	ldr	r2, [pc, #40]	@ (800df08 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800dee4:	2108      	movs	r1, #8
 800dee6:	4807      	ldr	r0, [pc, #28]	@ (800df04 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800dee8:	f7ff fe7d 	bl	800dbe6 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 800deec:	e006      	b.n	800defc <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800def2:	2108      	movs	r1, #8
 800def4:	4803      	ldr	r0, [pc, #12]	@ (800df04 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800def6:	f7ff febb 	bl	800dc70 <LL_C1_IPCC_SetFlag_CHx>
  return;
 800defa:	bf00      	nop
}
 800defc:	3708      	adds	r7, #8
 800defe:	46bd      	mov	sp, r7
 800df00:	bd80      	pop	{r7, pc}
 800df02:	bf00      	nop
 800df04:	58000c00 	.word	0x58000c00
 800df08:	200021dc 	.word	0x200021dc

0800df0c <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800df10:	2108      	movs	r1, #8
 800df12:	4806      	ldr	r0, [pc, #24]	@ (800df2c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800df14:	f7ff fe7a 	bl	800dc0c <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 800df18:	4b05      	ldr	r3, [pc, #20]	@ (800df30 <HW_IPCC_MM_FreeBufHandler+0x24>)
 800df1a:	681b      	ldr	r3, [r3, #0]
 800df1c:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800df1e:	2108      	movs	r1, #8
 800df20:	4802      	ldr	r0, [pc, #8]	@ (800df2c <HW_IPCC_MM_FreeBufHandler+0x20>)
 800df22:	f7ff fea5 	bl	800dc70 <LL_C1_IPCC_SetFlag_CHx>

  return;
 800df26:	bf00      	nop
}
 800df28:	bd80      	pop	{r7, pc}
 800df2a:	bf00      	nop
 800df2c:	58000c00 	.word	0x58000c00
 800df30:	200021dc 	.word	0x200021dc

0800df34 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 800df34:	b580      	push	{r7, lr}
 800df36:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 800df38:	2108      	movs	r1, #8
 800df3a:	4802      	ldr	r0, [pc, #8]	@ (800df44 <HW_IPCC_TRACES_Init+0x10>)
 800df3c:	f7ff fe78 	bl	800dc30 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800df40:	bf00      	nop
}
 800df42:	bd80      	pop	{r7, pc}
 800df44:	58000c00 	.word	0x58000c00

0800df48 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 800df48:	b580      	push	{r7, lr}
 800df4a:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 800df4c:	f7fd fb98 	bl	800b680 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 800df50:	2108      	movs	r1, #8
 800df52:	4802      	ldr	r0, [pc, #8]	@ (800df5c <HW_IPCC_TRACES_EvtHandler+0x14>)
 800df54:	f7ff fe7e 	bl	800dc54 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800df58:	bf00      	nop
}
 800df5a:	bd80      	pop	{r7, pc}
 800df5c:	58000c00 	.word	0x58000c00

0800df60 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 800df60:	b480      	push	{r7}
 800df62:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 800df64:	4b05      	ldr	r3, [pc, #20]	@ (800df7c <UTIL_LPM_Init+0x1c>)
 800df66:	2200      	movs	r2, #0
 800df68:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 800df6a:	4b05      	ldr	r3, [pc, #20]	@ (800df80 <UTIL_LPM_Init+0x20>)
 800df6c:	2200      	movs	r2, #0
 800df6e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 800df70:	bf00      	nop
 800df72:	46bd      	mov	sp, r7
 800df74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df78:	4770      	bx	lr
 800df7a:	bf00      	nop
 800df7c:	200021e0 	.word	0x200021e0
 800df80:	200021e4 	.word	0x200021e4

0800df84 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 800df84:	b480      	push	{r7}
 800df86:	b087      	sub	sp, #28
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
 800df8c:	460b      	mov	r3, r1
 800df8e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800df90:	f3ef 8310 	mrs	r3, PRIMASK
 800df94:	613b      	str	r3, [r7, #16]
  return(result);
 800df96:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 800df98:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800df9a:	b672      	cpsid	i
}
 800df9c:	bf00      	nop
  
  switch(state)
 800df9e:	78fb      	ldrb	r3, [r7, #3]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d008      	beq.n	800dfb6 <UTIL_LPM_SetOffMode+0x32>
 800dfa4:	2b01      	cmp	r3, #1
 800dfa6:	d10e      	bne.n	800dfc6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 800dfa8:	4b0d      	ldr	r3, [pc, #52]	@ (800dfe0 <UTIL_LPM_SetOffMode+0x5c>)
 800dfaa:	681a      	ldr	r2, [r3, #0]
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	4313      	orrs	r3, r2
 800dfb0:	4a0b      	ldr	r2, [pc, #44]	@ (800dfe0 <UTIL_LPM_SetOffMode+0x5c>)
 800dfb2:	6013      	str	r3, [r2, #0]
      break;
 800dfb4:	e008      	b.n	800dfc8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	43da      	mvns	r2, r3
 800dfba:	4b09      	ldr	r3, [pc, #36]	@ (800dfe0 <UTIL_LPM_SetOffMode+0x5c>)
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	4013      	ands	r3, r2
 800dfc0:	4a07      	ldr	r2, [pc, #28]	@ (800dfe0 <UTIL_LPM_SetOffMode+0x5c>)
 800dfc2:	6013      	str	r3, [r2, #0]
      break;
 800dfc4:	e000      	b.n	800dfc8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 800dfc6:	bf00      	nop
 800dfc8:	697b      	ldr	r3, [r7, #20]
 800dfca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800dfcc:	68fb      	ldr	r3, [r7, #12]
 800dfce:	f383 8810 	msr	PRIMASK, r3
}
 800dfd2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 800dfd4:	bf00      	nop
 800dfd6:	371c      	adds	r7, #28
 800dfd8:	46bd      	mov	sp, r7
 800dfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfde:	4770      	bx	lr
 800dfe0:	200021e4 	.word	0x200021e4

0800dfe4 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b090      	sub	sp, #64	@ 0x40
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 800dfec:	4b73      	ldr	r3, [pc, #460]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 800dff2:	4b72      	ldr	r3, [pc, #456]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800dff4:	681a      	ldr	r2, [r3, #0]
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	4013      	ands	r3, r2
 800dffa:	4a70      	ldr	r2, [pc, #448]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800dffc:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 800dffe:	4b70      	ldr	r3, [pc, #448]	@ (800e1c0 <UTIL_SEQ_Run+0x1dc>)
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800e004:	4b6f      	ldr	r3, [pc, #444]	@ (800e1c4 <UTIL_SEQ_Run+0x1e0>)
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800e00a:	4b6f      	ldr	r3, [pc, #444]	@ (800e1c8 <UTIL_SEQ_Run+0x1e4>)
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 800e010:	4b6e      	ldr	r3, [pc, #440]	@ (800e1cc <UTIL_SEQ_Run+0x1e8>)
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e016:	e08d      	b.n	800e134 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 800e018:	2300      	movs	r3, #0
 800e01a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800e01c:	e002      	b.n	800e024 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 800e01e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e020:	3301      	adds	r3, #1
 800e022:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 800e024:	4a6a      	ldr	r2, [pc, #424]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e026:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e028:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e02c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e02e:	401a      	ands	r2, r3
 800e030:	4b62      	ldr	r3, [pc, #392]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800e032:	681b      	ldr	r3, [r3, #0]
 800e034:	4013      	ands	r3, r2
 800e036:	2b00      	cmp	r3, #0
 800e038:	d0f1      	beq.n	800e01e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 800e03a:	4a65      	ldr	r2, [pc, #404]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e03c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e03e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e044:	401a      	ands	r2, r3
 800e046:	4b5d      	ldr	r3, [pc, #372]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	4013      	ands	r3, r2
 800e04c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 800e04e:	4a60      	ldr	r2, [pc, #384]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e052:	00db      	lsls	r3, r3, #3
 800e054:	4413      	add	r3, r2
 800e056:	685a      	ldr	r2, [r3, #4]
 800e058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e05a:	4013      	ands	r3, r2
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d106      	bne.n	800e06e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 800e060:	4a5b      	ldr	r2, [pc, #364]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e064:	00db      	lsls	r3, r3, #3
 800e066:	4413      	add	r3, r2
 800e068:	f04f 32ff 	mov.w	r2, #4294967295
 800e06c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 800e06e:	4a58      	ldr	r2, [pc, #352]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e070:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e072:	00db      	lsls	r3, r3, #3
 800e074:	4413      	add	r3, r2
 800e076:	685a      	ldr	r2, [r3, #4]
 800e078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e07a:	4013      	ands	r3, r2
 800e07c:	4618      	mov	r0, r3
 800e07e:	f000 f9b3 	bl	800e3e8 <SEQ_BitPosition>
 800e082:	4603      	mov	r3, r0
 800e084:	461a      	mov	r2, r3
 800e086:	4b53      	ldr	r3, [pc, #332]	@ (800e1d4 <UTIL_SEQ_Run+0x1f0>)
 800e088:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 800e08a:	4a51      	ldr	r2, [pc, #324]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e08c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e08e:	00db      	lsls	r3, r3, #3
 800e090:	4413      	add	r3, r2
 800e092:	685a      	ldr	r2, [r3, #4]
 800e094:	4b4f      	ldr	r3, [pc, #316]	@ (800e1d4 <UTIL_SEQ_Run+0x1f0>)
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	2101      	movs	r1, #1
 800e09a:	fa01 f303 	lsl.w	r3, r1, r3
 800e09e:	43db      	mvns	r3, r3
 800e0a0:	401a      	ands	r2, r3
 800e0a2:	494b      	ldr	r1, [pc, #300]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e0a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0a6:	00db      	lsls	r3, r3, #3
 800e0a8:	440b      	add	r3, r1
 800e0aa:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e0ac:	f3ef 8310 	mrs	r3, PRIMASK
 800e0b0:	61bb      	str	r3, [r7, #24]
  return(result);
 800e0b2:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e0b4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 800e0b6:	b672      	cpsid	i
}
 800e0b8:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 800e0ba:	4b46      	ldr	r3, [pc, #280]	@ (800e1d4 <UTIL_SEQ_Run+0x1f0>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	2201      	movs	r2, #1
 800e0c0:	fa02 f303 	lsl.w	r3, r2, r3
 800e0c4:	43da      	mvns	r2, r3
 800e0c6:	4b3e      	ldr	r3, [pc, #248]	@ (800e1c0 <UTIL_SEQ_Run+0x1dc>)
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	4013      	ands	r3, r2
 800e0cc:	4a3c      	ldr	r2, [pc, #240]	@ (800e1c0 <UTIL_SEQ_Run+0x1dc>)
 800e0ce:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e0d0:	2301      	movs	r3, #1
 800e0d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e0d4:	e013      	b.n	800e0fe <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 800e0d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0d8:	3b01      	subs	r3, #1
 800e0da:	4a3d      	ldr	r2, [pc, #244]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e0dc:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 800e0e0:	4b3c      	ldr	r3, [pc, #240]	@ (800e1d4 <UTIL_SEQ_Run+0x1f0>)
 800e0e2:	681b      	ldr	r3, [r3, #0]
 800e0e4:	2201      	movs	r2, #1
 800e0e6:	fa02 f303 	lsl.w	r3, r2, r3
 800e0ea:	43da      	mvns	r2, r3
 800e0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0ee:	3b01      	subs	r3, #1
 800e0f0:	400a      	ands	r2, r1
 800e0f2:	4937      	ldr	r1, [pc, #220]	@ (800e1d0 <UTIL_SEQ_Run+0x1ec>)
 800e0f4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 800e0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0fa:	3b01      	subs	r3, #1
 800e0fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e0fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e100:	2b00      	cmp	r3, #0
 800e102:	d1e8      	bne.n	800e0d6 <UTIL_SEQ_Run+0xf2>
 800e104:	6a3b      	ldr	r3, [r7, #32]
 800e106:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e108:	697b      	ldr	r3, [r7, #20]
 800e10a:	f383 8810 	msr	PRIMASK, r3
}
 800e10e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 800e110:	4b30      	ldr	r3, [pc, #192]	@ (800e1d4 <UTIL_SEQ_Run+0x1f0>)
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	4a30      	ldr	r2, [pc, #192]	@ (800e1d8 <UTIL_SEQ_Run+0x1f4>)
 800e116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e11a:	4798      	blx	r3

    local_taskset = TaskSet;
 800e11c:	4b28      	ldr	r3, [pc, #160]	@ (800e1c0 <UTIL_SEQ_Run+0x1dc>)
 800e11e:	681b      	ldr	r3, [r3, #0]
 800e120:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 800e122:	4b28      	ldr	r3, [pc, #160]	@ (800e1c4 <UTIL_SEQ_Run+0x1e0>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 800e128:	4b27      	ldr	r3, [pc, #156]	@ (800e1c8 <UTIL_SEQ_Run+0x1e4>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 800e12e:	4b27      	ldr	r3, [pc, #156]	@ (800e1cc <UTIL_SEQ_Run+0x1e8>)
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800e134:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e138:	401a      	ands	r2, r3
 800e13a:	4b20      	ldr	r3, [pc, #128]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	4013      	ands	r3, r2
 800e140:	2b00      	cmp	r3, #0
 800e142:	d005      	beq.n	800e150 <UTIL_SEQ_Run+0x16c>
 800e144:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e148:	4013      	ands	r3, r2
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	f43f af64 	beq.w	800e018 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 800e150:	4b20      	ldr	r3, [pc, #128]	@ (800e1d4 <UTIL_SEQ_Run+0x1f0>)
 800e152:	f04f 32ff 	mov.w	r2, #4294967295
 800e156:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 800e158:	f000 f938 	bl	800e3cc <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e15c:	f3ef 8310 	mrs	r3, PRIMASK
 800e160:	613b      	str	r3, [r7, #16]
  return(result);
 800e162:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 800e164:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e166:	b672      	cpsid	i
}
 800e168:	bf00      	nop
  local_taskset = TaskSet;
 800e16a:	4b15      	ldr	r3, [pc, #84]	@ (800e1c0 <UTIL_SEQ_Run+0x1dc>)
 800e16c:	681b      	ldr	r3, [r3, #0]
 800e16e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 800e170:	4b14      	ldr	r3, [pc, #80]	@ (800e1c4 <UTIL_SEQ_Run+0x1e0>)
 800e172:	681b      	ldr	r3, [r3, #0]
 800e174:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 800e176:	4b14      	ldr	r3, [pc, #80]	@ (800e1c8 <UTIL_SEQ_Run+0x1e4>)
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 800e17c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e17e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e180:	401a      	ands	r2, r3
 800e182:	4b0e      	ldr	r3, [pc, #56]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	4013      	ands	r3, r2
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d107      	bne.n	800e19c <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 800e18c:	4b0f      	ldr	r3, [pc, #60]	@ (800e1cc <UTIL_SEQ_Run+0x1e8>)
 800e18e:	681a      	ldr	r2, [r3, #0]
 800e190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e192:	4013      	ands	r3, r2
 800e194:	2b00      	cmp	r3, #0
 800e196:	d101      	bne.n	800e19c <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 800e198:	f7f3 f9a9 	bl	80014ee <UTIL_SEQ_Idle>
 800e19c:	69fb      	ldr	r3, [r7, #28]
 800e19e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	f383 8810 	msr	PRIMASK, r3
}
 800e1a6:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 800e1a8:	f000 f917 	bl	800e3da <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 800e1ac:	4a03      	ldr	r2, [pc, #12]	@ (800e1bc <UTIL_SEQ_Run+0x1d8>)
 800e1ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e1b0:	6013      	str	r3, [r2, #0]

  return;
 800e1b2:	bf00      	nop
}
 800e1b4:	3740      	adds	r7, #64	@ 0x40
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	bd80      	pop	{r7, pc}
 800e1ba:	bf00      	nop
 800e1bc:	20000028 	.word	0x20000028
 800e1c0:	200021e8 	.word	0x200021e8
 800e1c4:	200021ec 	.word	0x200021ec
 800e1c8:	20000024 	.word	0x20000024
 800e1cc:	200021f0 	.word	0x200021f0
 800e1d0:	20002278 	.word	0x20002278
 800e1d4:	200021f4 	.word	0x200021f4
 800e1d8:	200021f8 	.word	0x200021f8

0800e1dc <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 800e1dc:	b580      	push	{r7, lr}
 800e1de:	b088      	sub	sp, #32
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	60f8      	str	r0, [r7, #12]
 800e1e4:	60b9      	str	r1, [r7, #8]
 800e1e6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e1e8:	f3ef 8310 	mrs	r3, PRIMASK
 800e1ec:	617b      	str	r3, [r7, #20]
  return(result);
 800e1ee:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 800e1f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 800e1f2:	b672      	cpsid	i
}
 800e1f4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 800e1f6:	68f8      	ldr	r0, [r7, #12]
 800e1f8:	f000 f8f6 	bl	800e3e8 <SEQ_BitPosition>
 800e1fc:	4603      	mov	r3, r0
 800e1fe:	4619      	mov	r1, r3
 800e200:	4a06      	ldr	r2, [pc, #24]	@ (800e21c <UTIL_SEQ_RegTask+0x40>)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800e208:	69fb      	ldr	r3, [r7, #28]
 800e20a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e20c:	69bb      	ldr	r3, [r7, #24]
 800e20e:	f383 8810 	msr	PRIMASK, r3
}
 800e212:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 800e214:	bf00      	nop
}
 800e216:	3720      	adds	r7, #32
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}
 800e21c:	200021f8 	.word	0x200021f8

0800e220 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 800e220:	b480      	push	{r7}
 800e222:	b087      	sub	sp, #28
 800e224:	af00      	add	r7, sp, #0
 800e226:	6078      	str	r0, [r7, #4]
 800e228:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e22a:	f3ef 8310 	mrs	r3, PRIMASK
 800e22e:	60fb      	str	r3, [r7, #12]
  return(result);
 800e230:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e232:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e234:	b672      	cpsid	i
}
 800e236:	bf00      	nop

  TaskSet |= TaskId_bm;
 800e238:	4b0d      	ldr	r3, [pc, #52]	@ (800e270 <UTIL_SEQ_SetTask+0x50>)
 800e23a:	681a      	ldr	r2, [r3, #0]
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	4313      	orrs	r3, r2
 800e240:	4a0b      	ldr	r2, [pc, #44]	@ (800e270 <UTIL_SEQ_SetTask+0x50>)
 800e242:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 800e244:	4a0b      	ldr	r2, [pc, #44]	@ (800e274 <UTIL_SEQ_SetTask+0x54>)
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	431a      	orrs	r2, r3
 800e250:	4908      	ldr	r1, [pc, #32]	@ (800e274 <UTIL_SEQ_SetTask+0x54>)
 800e252:	683b      	ldr	r3, [r7, #0]
 800e254:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 800e258:	697b      	ldr	r3, [r7, #20]
 800e25a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	f383 8810 	msr	PRIMASK, r3
}
 800e262:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e264:	bf00      	nop
}
 800e266:	371c      	adds	r7, #28
 800e268:	46bd      	mov	sp, r7
 800e26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26e:	4770      	bx	lr
 800e270:	200021e8 	.word	0x200021e8
 800e274:	20002278 	.word	0x20002278

0800e278 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e278:	b480      	push	{r7}
 800e27a:	b087      	sub	sp, #28
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e280:	f3ef 8310 	mrs	r3, PRIMASK
 800e284:	60fb      	str	r3, [r7, #12]
  return(result);
 800e286:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e288:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e28a:	b672      	cpsid	i
}
 800e28c:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	43da      	mvns	r2, r3
 800e292:	4b08      	ldr	r3, [pc, #32]	@ (800e2b4 <UTIL_SEQ_PauseTask+0x3c>)
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	4013      	ands	r3, r2
 800e298:	4a06      	ldr	r2, [pc, #24]	@ (800e2b4 <UTIL_SEQ_PauseTask+0x3c>)
 800e29a:	6013      	str	r3, [r2, #0]
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	f383 8810 	msr	PRIMASK, r3
}
 800e2a6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e2a8:	bf00      	nop
}
 800e2aa:	371c      	adds	r7, #28
 800e2ac:	46bd      	mov	sp, r7
 800e2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2b2:	4770      	bx	lr
 800e2b4:	20000024 	.word	0x20000024

0800e2b8 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b087      	sub	sp, #28
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e2c0:	f3ef 8310 	mrs	r3, PRIMASK
 800e2c4:	60fb      	str	r3, [r7, #12]
  return(result);
 800e2c6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e2c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e2ca:	b672      	cpsid	i
}
 800e2cc:	bf00      	nop

  TaskMask |= TaskId_bm;
 800e2ce:	4b09      	ldr	r3, [pc, #36]	@ (800e2f4 <UTIL_SEQ_ResumeTask+0x3c>)
 800e2d0:	681a      	ldr	r2, [r3, #0]
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	4313      	orrs	r3, r2
 800e2d6:	4a07      	ldr	r2, [pc, #28]	@ (800e2f4 <UTIL_SEQ_ResumeTask+0x3c>)
 800e2d8:	6013      	str	r3, [r2, #0]
 800e2da:	697b      	ldr	r3, [r7, #20]
 800e2dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e2de:	693b      	ldr	r3, [r7, #16]
 800e2e0:	f383 8810 	msr	PRIMASK, r3
}
 800e2e4:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e2e6:	bf00      	nop
}
 800e2e8:	371c      	adds	r7, #28
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f0:	4770      	bx	lr
 800e2f2:	bf00      	nop
 800e2f4:	20000024 	.word	0x20000024

0800e2f8 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 800e2f8:	b480      	push	{r7}
 800e2fa:	b087      	sub	sp, #28
 800e2fc:	af00      	add	r7, sp, #0
 800e2fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e300:	f3ef 8310 	mrs	r3, PRIMASK
 800e304:	60fb      	str	r3, [r7, #12]
  return(result);
 800e306:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e308:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800e30a:	b672      	cpsid	i
}
 800e30c:	bf00      	nop

  EvtSet |= EvtId_bm;
 800e30e:	4b09      	ldr	r3, [pc, #36]	@ (800e334 <UTIL_SEQ_SetEvt+0x3c>)
 800e310:	681a      	ldr	r2, [r3, #0]
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	4313      	orrs	r3, r2
 800e316:	4a07      	ldr	r2, [pc, #28]	@ (800e334 <UTIL_SEQ_SetEvt+0x3c>)
 800e318:	6013      	str	r3, [r2, #0]
 800e31a:	697b      	ldr	r3, [r7, #20]
 800e31c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e31e:	693b      	ldr	r3, [r7, #16]
 800e320:	f383 8810 	msr	PRIMASK, r3
}
 800e324:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 800e326:	bf00      	nop
}
 800e328:	371c      	adds	r7, #28
 800e32a:	46bd      	mov	sp, r7
 800e32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e330:	4770      	bx	lr
 800e332:	bf00      	nop
 800e334:	200021ec 	.word	0x200021ec

0800e338 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 800e338:	b580      	push	{r7, lr}
 800e33a:	b088      	sub	sp, #32
 800e33c:	af00      	add	r7, sp, #0
 800e33e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 800e340:	4b1f      	ldr	r3, [pc, #124]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 800e346:	4b1e      	ldr	r3, [pc, #120]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e34e:	d102      	bne.n	800e356 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 800e350:	2300      	movs	r3, #0
 800e352:	61fb      	str	r3, [r7, #28]
 800e354:	e005      	b.n	800e362 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 800e356:	4b1a      	ldr	r3, [pc, #104]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e358:	681b      	ldr	r3, [r3, #0]
 800e35a:	2201      	movs	r2, #1
 800e35c:	fa02 f303 	lsl.w	r3, r2, r3
 800e360:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 800e362:	4b18      	ldr	r3, [pc, #96]	@ (800e3c4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 800e368:	4a16      	ldr	r2, [pc, #88]	@ (800e3c4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 800e36e:	e003      	b.n	800e378 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 800e370:	6879      	ldr	r1, [r7, #4]
 800e372:	69f8      	ldr	r0, [r7, #28]
 800e374:	f7f3 f8c2 	bl	80014fc <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 800e378:	4b13      	ldr	r3, [pc, #76]	@ (800e3c8 <UTIL_SEQ_WaitEvt+0x90>)
 800e37a:	681a      	ldr	r2, [r3, #0]
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	4013      	ands	r3, r2
 800e380:	2b00      	cmp	r3, #0
 800e382:	d0f5      	beq.n	800e370 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 800e384:	4a0e      	ldr	r2, [pc, #56]	@ (800e3c0 <UTIL_SEQ_WaitEvt+0x88>)
 800e386:	69bb      	ldr	r3, [r7, #24]
 800e388:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e38a:	f3ef 8310 	mrs	r3, PRIMASK
 800e38e:	60bb      	str	r3, [r7, #8]
  return(result);
 800e390:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 800e392:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800e394:	b672      	cpsid	i
}
 800e396:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 800e398:	687b      	ldr	r3, [r7, #4]
 800e39a:	43da      	mvns	r2, r3
 800e39c:	4b0a      	ldr	r3, [pc, #40]	@ (800e3c8 <UTIL_SEQ_WaitEvt+0x90>)
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	4013      	ands	r3, r2
 800e3a2:	4a09      	ldr	r2, [pc, #36]	@ (800e3c8 <UTIL_SEQ_WaitEvt+0x90>)
 800e3a4:	6013      	str	r3, [r2, #0]
 800e3a6:	693b      	ldr	r3, [r7, #16]
 800e3a8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e3aa:	68fb      	ldr	r3, [r7, #12]
 800e3ac:	f383 8810 	msr	PRIMASK, r3
}
 800e3b0:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 800e3b2:	4a04      	ldr	r2, [pc, #16]	@ (800e3c4 <UTIL_SEQ_WaitEvt+0x8c>)
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	6013      	str	r3, [r2, #0]
  return;
 800e3b8:	bf00      	nop
}
 800e3ba:	3720      	adds	r7, #32
 800e3bc:	46bd      	mov	sp, r7
 800e3be:	bd80      	pop	{r7, pc}
 800e3c0:	200021f4 	.word	0x200021f4
 800e3c4:	200021f0 	.word	0x200021f0
 800e3c8:	200021ec 	.word	0x200021ec

0800e3cc <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800e3d0:	bf00      	nop
}
 800e3d2:	46bd      	mov	sp, r7
 800e3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3d8:	4770      	bx	lr

0800e3da <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 800e3da:	b480      	push	{r7}
 800e3dc:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 800e3de:	bf00      	nop
}
 800e3e0:	46bd      	mov	sp, r7
 800e3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e6:	4770      	bx	lr

0800e3e8 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	b085      	sub	sp, #20
 800e3ec:	af00      	add	r7, sp, #0
 800e3ee:	6078      	str	r0, [r7, #4]
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d101      	bne.n	800e3fe <SEQ_BitPosition+0x16>
    return 32U;
 800e3fa:	2320      	movs	r3, #32
 800e3fc:	e003      	b.n	800e406 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	fab3 f383 	clz	r3, r3
 800e404:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 800e406:	f1c3 031f 	rsb	r3, r3, #31
 800e40a:	b2db      	uxtb	r3, r3
}
 800e40c:	4618      	mov	r0, r3
 800e40e:	3714      	adds	r7, #20
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr

0800e418 <std>:
 800e418:	2300      	movs	r3, #0
 800e41a:	b510      	push	{r4, lr}
 800e41c:	4604      	mov	r4, r0
 800e41e:	e9c0 3300 	strd	r3, r3, [r0]
 800e422:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e426:	6083      	str	r3, [r0, #8]
 800e428:	8181      	strh	r1, [r0, #12]
 800e42a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e42c:	81c2      	strh	r2, [r0, #14]
 800e42e:	6183      	str	r3, [r0, #24]
 800e430:	4619      	mov	r1, r3
 800e432:	2208      	movs	r2, #8
 800e434:	305c      	adds	r0, #92	@ 0x5c
 800e436:	f000 fa21 	bl	800e87c <memset>
 800e43a:	4b0d      	ldr	r3, [pc, #52]	@ (800e470 <std+0x58>)
 800e43c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e43e:	4b0d      	ldr	r3, [pc, #52]	@ (800e474 <std+0x5c>)
 800e440:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e442:	4b0d      	ldr	r3, [pc, #52]	@ (800e478 <std+0x60>)
 800e444:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e446:	4b0d      	ldr	r3, [pc, #52]	@ (800e47c <std+0x64>)
 800e448:	6323      	str	r3, [r4, #48]	@ 0x30
 800e44a:	4b0d      	ldr	r3, [pc, #52]	@ (800e480 <std+0x68>)
 800e44c:	6224      	str	r4, [r4, #32]
 800e44e:	429c      	cmp	r4, r3
 800e450:	d006      	beq.n	800e460 <std+0x48>
 800e452:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e456:	4294      	cmp	r4, r2
 800e458:	d002      	beq.n	800e460 <std+0x48>
 800e45a:	33d0      	adds	r3, #208	@ 0xd0
 800e45c:	429c      	cmp	r4, r3
 800e45e:	d105      	bne.n	800e46c <std+0x54>
 800e460:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e464:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e468:	f000 ba7a 	b.w	800e960 <__retarget_lock_init_recursive>
 800e46c:	bd10      	pop	{r4, pc}
 800e46e:	bf00      	nop
 800e470:	0800e6cd 	.word	0x0800e6cd
 800e474:	0800e6ef 	.word	0x0800e6ef
 800e478:	0800e727 	.word	0x0800e727
 800e47c:	0800e74b 	.word	0x0800e74b
 800e480:	20002280 	.word	0x20002280

0800e484 <stdio_exit_handler>:
 800e484:	4a02      	ldr	r2, [pc, #8]	@ (800e490 <stdio_exit_handler+0xc>)
 800e486:	4903      	ldr	r1, [pc, #12]	@ (800e494 <stdio_exit_handler+0x10>)
 800e488:	4803      	ldr	r0, [pc, #12]	@ (800e498 <stdio_exit_handler+0x14>)
 800e48a:	f000 b869 	b.w	800e560 <_fwalk_sglue>
 800e48e:	bf00      	nop
 800e490:	2000002c 	.word	0x2000002c
 800e494:	0800f4cd 	.word	0x0800f4cd
 800e498:	2000003c 	.word	0x2000003c

0800e49c <cleanup_stdio>:
 800e49c:	6841      	ldr	r1, [r0, #4]
 800e49e:	4b0c      	ldr	r3, [pc, #48]	@ (800e4d0 <cleanup_stdio+0x34>)
 800e4a0:	4299      	cmp	r1, r3
 800e4a2:	b510      	push	{r4, lr}
 800e4a4:	4604      	mov	r4, r0
 800e4a6:	d001      	beq.n	800e4ac <cleanup_stdio+0x10>
 800e4a8:	f001 f810 	bl	800f4cc <_fflush_r>
 800e4ac:	68a1      	ldr	r1, [r4, #8]
 800e4ae:	4b09      	ldr	r3, [pc, #36]	@ (800e4d4 <cleanup_stdio+0x38>)
 800e4b0:	4299      	cmp	r1, r3
 800e4b2:	d002      	beq.n	800e4ba <cleanup_stdio+0x1e>
 800e4b4:	4620      	mov	r0, r4
 800e4b6:	f001 f809 	bl	800f4cc <_fflush_r>
 800e4ba:	68e1      	ldr	r1, [r4, #12]
 800e4bc:	4b06      	ldr	r3, [pc, #24]	@ (800e4d8 <cleanup_stdio+0x3c>)
 800e4be:	4299      	cmp	r1, r3
 800e4c0:	d004      	beq.n	800e4cc <cleanup_stdio+0x30>
 800e4c2:	4620      	mov	r0, r4
 800e4c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4c8:	f001 b800 	b.w	800f4cc <_fflush_r>
 800e4cc:	bd10      	pop	{r4, pc}
 800e4ce:	bf00      	nop
 800e4d0:	20002280 	.word	0x20002280
 800e4d4:	200022e8 	.word	0x200022e8
 800e4d8:	20002350 	.word	0x20002350

0800e4dc <global_stdio_init.part.0>:
 800e4dc:	b510      	push	{r4, lr}
 800e4de:	4b0b      	ldr	r3, [pc, #44]	@ (800e50c <global_stdio_init.part.0+0x30>)
 800e4e0:	4c0b      	ldr	r4, [pc, #44]	@ (800e510 <global_stdio_init.part.0+0x34>)
 800e4e2:	4a0c      	ldr	r2, [pc, #48]	@ (800e514 <global_stdio_init.part.0+0x38>)
 800e4e4:	601a      	str	r2, [r3, #0]
 800e4e6:	4620      	mov	r0, r4
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	2104      	movs	r1, #4
 800e4ec:	f7ff ff94 	bl	800e418 <std>
 800e4f0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e4f4:	2201      	movs	r2, #1
 800e4f6:	2109      	movs	r1, #9
 800e4f8:	f7ff ff8e 	bl	800e418 <std>
 800e4fc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e500:	2202      	movs	r2, #2
 800e502:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e506:	2112      	movs	r1, #18
 800e508:	f7ff bf86 	b.w	800e418 <std>
 800e50c:	200023b8 	.word	0x200023b8
 800e510:	20002280 	.word	0x20002280
 800e514:	0800e485 	.word	0x0800e485

0800e518 <__sfp_lock_acquire>:
 800e518:	4801      	ldr	r0, [pc, #4]	@ (800e520 <__sfp_lock_acquire+0x8>)
 800e51a:	f000 ba22 	b.w	800e962 <__retarget_lock_acquire_recursive>
 800e51e:	bf00      	nop
 800e520:	200023c1 	.word	0x200023c1

0800e524 <__sfp_lock_release>:
 800e524:	4801      	ldr	r0, [pc, #4]	@ (800e52c <__sfp_lock_release+0x8>)
 800e526:	f000 ba1d 	b.w	800e964 <__retarget_lock_release_recursive>
 800e52a:	bf00      	nop
 800e52c:	200023c1 	.word	0x200023c1

0800e530 <__sinit>:
 800e530:	b510      	push	{r4, lr}
 800e532:	4604      	mov	r4, r0
 800e534:	f7ff fff0 	bl	800e518 <__sfp_lock_acquire>
 800e538:	6a23      	ldr	r3, [r4, #32]
 800e53a:	b11b      	cbz	r3, 800e544 <__sinit+0x14>
 800e53c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e540:	f7ff bff0 	b.w	800e524 <__sfp_lock_release>
 800e544:	4b04      	ldr	r3, [pc, #16]	@ (800e558 <__sinit+0x28>)
 800e546:	6223      	str	r3, [r4, #32]
 800e548:	4b04      	ldr	r3, [pc, #16]	@ (800e55c <__sinit+0x2c>)
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	2b00      	cmp	r3, #0
 800e54e:	d1f5      	bne.n	800e53c <__sinit+0xc>
 800e550:	f7ff ffc4 	bl	800e4dc <global_stdio_init.part.0>
 800e554:	e7f2      	b.n	800e53c <__sinit+0xc>
 800e556:	bf00      	nop
 800e558:	0800e49d 	.word	0x0800e49d
 800e55c:	200023b8 	.word	0x200023b8

0800e560 <_fwalk_sglue>:
 800e560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e564:	4607      	mov	r7, r0
 800e566:	4688      	mov	r8, r1
 800e568:	4614      	mov	r4, r2
 800e56a:	2600      	movs	r6, #0
 800e56c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e570:	f1b9 0901 	subs.w	r9, r9, #1
 800e574:	d505      	bpl.n	800e582 <_fwalk_sglue+0x22>
 800e576:	6824      	ldr	r4, [r4, #0]
 800e578:	2c00      	cmp	r4, #0
 800e57a:	d1f7      	bne.n	800e56c <_fwalk_sglue+0xc>
 800e57c:	4630      	mov	r0, r6
 800e57e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e582:	89ab      	ldrh	r3, [r5, #12]
 800e584:	2b01      	cmp	r3, #1
 800e586:	d907      	bls.n	800e598 <_fwalk_sglue+0x38>
 800e588:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e58c:	3301      	adds	r3, #1
 800e58e:	d003      	beq.n	800e598 <_fwalk_sglue+0x38>
 800e590:	4629      	mov	r1, r5
 800e592:	4638      	mov	r0, r7
 800e594:	47c0      	blx	r8
 800e596:	4306      	orrs	r6, r0
 800e598:	3568      	adds	r5, #104	@ 0x68
 800e59a:	e7e9      	b.n	800e570 <_fwalk_sglue+0x10>

0800e59c <iprintf>:
 800e59c:	b40f      	push	{r0, r1, r2, r3}
 800e59e:	b507      	push	{r0, r1, r2, lr}
 800e5a0:	4906      	ldr	r1, [pc, #24]	@ (800e5bc <iprintf+0x20>)
 800e5a2:	ab04      	add	r3, sp, #16
 800e5a4:	6808      	ldr	r0, [r1, #0]
 800e5a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5aa:	6881      	ldr	r1, [r0, #8]
 800e5ac:	9301      	str	r3, [sp, #4]
 800e5ae:	f000 fc63 	bl	800ee78 <_vfiprintf_r>
 800e5b2:	b003      	add	sp, #12
 800e5b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e5b8:	b004      	add	sp, #16
 800e5ba:	4770      	bx	lr
 800e5bc:	20000038 	.word	0x20000038

0800e5c0 <putchar>:
 800e5c0:	4b02      	ldr	r3, [pc, #8]	@ (800e5cc <putchar+0xc>)
 800e5c2:	4601      	mov	r1, r0
 800e5c4:	6818      	ldr	r0, [r3, #0]
 800e5c6:	6882      	ldr	r2, [r0, #8]
 800e5c8:	f001 b80a 	b.w	800f5e0 <_putc_r>
 800e5cc:	20000038 	.word	0x20000038

0800e5d0 <_puts_r>:
 800e5d0:	6a03      	ldr	r3, [r0, #32]
 800e5d2:	b570      	push	{r4, r5, r6, lr}
 800e5d4:	6884      	ldr	r4, [r0, #8]
 800e5d6:	4605      	mov	r5, r0
 800e5d8:	460e      	mov	r6, r1
 800e5da:	b90b      	cbnz	r3, 800e5e0 <_puts_r+0x10>
 800e5dc:	f7ff ffa8 	bl	800e530 <__sinit>
 800e5e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e5e2:	07db      	lsls	r3, r3, #31
 800e5e4:	d405      	bmi.n	800e5f2 <_puts_r+0x22>
 800e5e6:	89a3      	ldrh	r3, [r4, #12]
 800e5e8:	0598      	lsls	r0, r3, #22
 800e5ea:	d402      	bmi.n	800e5f2 <_puts_r+0x22>
 800e5ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e5ee:	f000 f9b8 	bl	800e962 <__retarget_lock_acquire_recursive>
 800e5f2:	89a3      	ldrh	r3, [r4, #12]
 800e5f4:	0719      	lsls	r1, r3, #28
 800e5f6:	d502      	bpl.n	800e5fe <_puts_r+0x2e>
 800e5f8:	6923      	ldr	r3, [r4, #16]
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d135      	bne.n	800e66a <_puts_r+0x9a>
 800e5fe:	4621      	mov	r1, r4
 800e600:	4628      	mov	r0, r5
 800e602:	f000 f8e5 	bl	800e7d0 <__swsetup_r>
 800e606:	b380      	cbz	r0, 800e66a <_puts_r+0x9a>
 800e608:	f04f 35ff 	mov.w	r5, #4294967295
 800e60c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e60e:	07da      	lsls	r2, r3, #31
 800e610:	d405      	bmi.n	800e61e <_puts_r+0x4e>
 800e612:	89a3      	ldrh	r3, [r4, #12]
 800e614:	059b      	lsls	r3, r3, #22
 800e616:	d402      	bmi.n	800e61e <_puts_r+0x4e>
 800e618:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e61a:	f000 f9a3 	bl	800e964 <__retarget_lock_release_recursive>
 800e61e:	4628      	mov	r0, r5
 800e620:	bd70      	pop	{r4, r5, r6, pc}
 800e622:	2b00      	cmp	r3, #0
 800e624:	da04      	bge.n	800e630 <_puts_r+0x60>
 800e626:	69a2      	ldr	r2, [r4, #24]
 800e628:	429a      	cmp	r2, r3
 800e62a:	dc17      	bgt.n	800e65c <_puts_r+0x8c>
 800e62c:	290a      	cmp	r1, #10
 800e62e:	d015      	beq.n	800e65c <_puts_r+0x8c>
 800e630:	6823      	ldr	r3, [r4, #0]
 800e632:	1c5a      	adds	r2, r3, #1
 800e634:	6022      	str	r2, [r4, #0]
 800e636:	7019      	strb	r1, [r3, #0]
 800e638:	68a3      	ldr	r3, [r4, #8]
 800e63a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e63e:	3b01      	subs	r3, #1
 800e640:	60a3      	str	r3, [r4, #8]
 800e642:	2900      	cmp	r1, #0
 800e644:	d1ed      	bne.n	800e622 <_puts_r+0x52>
 800e646:	2b00      	cmp	r3, #0
 800e648:	da11      	bge.n	800e66e <_puts_r+0x9e>
 800e64a:	4622      	mov	r2, r4
 800e64c:	210a      	movs	r1, #10
 800e64e:	4628      	mov	r0, r5
 800e650:	f000 f87f 	bl	800e752 <__swbuf_r>
 800e654:	3001      	adds	r0, #1
 800e656:	d0d7      	beq.n	800e608 <_puts_r+0x38>
 800e658:	250a      	movs	r5, #10
 800e65a:	e7d7      	b.n	800e60c <_puts_r+0x3c>
 800e65c:	4622      	mov	r2, r4
 800e65e:	4628      	mov	r0, r5
 800e660:	f000 f877 	bl	800e752 <__swbuf_r>
 800e664:	3001      	adds	r0, #1
 800e666:	d1e7      	bne.n	800e638 <_puts_r+0x68>
 800e668:	e7ce      	b.n	800e608 <_puts_r+0x38>
 800e66a:	3e01      	subs	r6, #1
 800e66c:	e7e4      	b.n	800e638 <_puts_r+0x68>
 800e66e:	6823      	ldr	r3, [r4, #0]
 800e670:	1c5a      	adds	r2, r3, #1
 800e672:	6022      	str	r2, [r4, #0]
 800e674:	220a      	movs	r2, #10
 800e676:	701a      	strb	r2, [r3, #0]
 800e678:	e7ee      	b.n	800e658 <_puts_r+0x88>
	...

0800e67c <puts>:
 800e67c:	4b02      	ldr	r3, [pc, #8]	@ (800e688 <puts+0xc>)
 800e67e:	4601      	mov	r1, r0
 800e680:	6818      	ldr	r0, [r3, #0]
 800e682:	f7ff bfa5 	b.w	800e5d0 <_puts_r>
 800e686:	bf00      	nop
 800e688:	20000038 	.word	0x20000038

0800e68c <siprintf>:
 800e68c:	b40e      	push	{r1, r2, r3}
 800e68e:	b500      	push	{lr}
 800e690:	b09c      	sub	sp, #112	@ 0x70
 800e692:	ab1d      	add	r3, sp, #116	@ 0x74
 800e694:	9002      	str	r0, [sp, #8]
 800e696:	9006      	str	r0, [sp, #24]
 800e698:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e69c:	4809      	ldr	r0, [pc, #36]	@ (800e6c4 <siprintf+0x38>)
 800e69e:	9107      	str	r1, [sp, #28]
 800e6a0:	9104      	str	r1, [sp, #16]
 800e6a2:	4909      	ldr	r1, [pc, #36]	@ (800e6c8 <siprintf+0x3c>)
 800e6a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6a8:	9105      	str	r1, [sp, #20]
 800e6aa:	6800      	ldr	r0, [r0, #0]
 800e6ac:	9301      	str	r3, [sp, #4]
 800e6ae:	a902      	add	r1, sp, #8
 800e6b0:	f000 fabc 	bl	800ec2c <_svfiprintf_r>
 800e6b4:	9b02      	ldr	r3, [sp, #8]
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	701a      	strb	r2, [r3, #0]
 800e6ba:	b01c      	add	sp, #112	@ 0x70
 800e6bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e6c0:	b003      	add	sp, #12
 800e6c2:	4770      	bx	lr
 800e6c4:	20000038 	.word	0x20000038
 800e6c8:	ffff0208 	.word	0xffff0208

0800e6cc <__sread>:
 800e6cc:	b510      	push	{r4, lr}
 800e6ce:	460c      	mov	r4, r1
 800e6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6d4:	f000 f8fc 	bl	800e8d0 <_read_r>
 800e6d8:	2800      	cmp	r0, #0
 800e6da:	bfab      	itete	ge
 800e6dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e6de:	89a3      	ldrhlt	r3, [r4, #12]
 800e6e0:	181b      	addge	r3, r3, r0
 800e6e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e6e6:	bfac      	ite	ge
 800e6e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e6ea:	81a3      	strhlt	r3, [r4, #12]
 800e6ec:	bd10      	pop	{r4, pc}

0800e6ee <__swrite>:
 800e6ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e6f2:	461f      	mov	r7, r3
 800e6f4:	898b      	ldrh	r3, [r1, #12]
 800e6f6:	05db      	lsls	r3, r3, #23
 800e6f8:	4605      	mov	r5, r0
 800e6fa:	460c      	mov	r4, r1
 800e6fc:	4616      	mov	r6, r2
 800e6fe:	d505      	bpl.n	800e70c <__swrite+0x1e>
 800e700:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e704:	2302      	movs	r3, #2
 800e706:	2200      	movs	r2, #0
 800e708:	f000 f8d0 	bl	800e8ac <_lseek_r>
 800e70c:	89a3      	ldrh	r3, [r4, #12]
 800e70e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e712:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e716:	81a3      	strh	r3, [r4, #12]
 800e718:	4632      	mov	r2, r6
 800e71a:	463b      	mov	r3, r7
 800e71c:	4628      	mov	r0, r5
 800e71e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e722:	f000 b8e7 	b.w	800e8f4 <_write_r>

0800e726 <__sseek>:
 800e726:	b510      	push	{r4, lr}
 800e728:	460c      	mov	r4, r1
 800e72a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e72e:	f000 f8bd 	bl	800e8ac <_lseek_r>
 800e732:	1c43      	adds	r3, r0, #1
 800e734:	89a3      	ldrh	r3, [r4, #12]
 800e736:	bf15      	itete	ne
 800e738:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e73a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e73e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e742:	81a3      	strheq	r3, [r4, #12]
 800e744:	bf18      	it	ne
 800e746:	81a3      	strhne	r3, [r4, #12]
 800e748:	bd10      	pop	{r4, pc}

0800e74a <__sclose>:
 800e74a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e74e:	f000 b89d 	b.w	800e88c <_close_r>

0800e752 <__swbuf_r>:
 800e752:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e754:	460e      	mov	r6, r1
 800e756:	4614      	mov	r4, r2
 800e758:	4605      	mov	r5, r0
 800e75a:	b118      	cbz	r0, 800e764 <__swbuf_r+0x12>
 800e75c:	6a03      	ldr	r3, [r0, #32]
 800e75e:	b90b      	cbnz	r3, 800e764 <__swbuf_r+0x12>
 800e760:	f7ff fee6 	bl	800e530 <__sinit>
 800e764:	69a3      	ldr	r3, [r4, #24]
 800e766:	60a3      	str	r3, [r4, #8]
 800e768:	89a3      	ldrh	r3, [r4, #12]
 800e76a:	071a      	lsls	r2, r3, #28
 800e76c:	d501      	bpl.n	800e772 <__swbuf_r+0x20>
 800e76e:	6923      	ldr	r3, [r4, #16]
 800e770:	b943      	cbnz	r3, 800e784 <__swbuf_r+0x32>
 800e772:	4621      	mov	r1, r4
 800e774:	4628      	mov	r0, r5
 800e776:	f000 f82b 	bl	800e7d0 <__swsetup_r>
 800e77a:	b118      	cbz	r0, 800e784 <__swbuf_r+0x32>
 800e77c:	f04f 37ff 	mov.w	r7, #4294967295
 800e780:	4638      	mov	r0, r7
 800e782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e784:	6823      	ldr	r3, [r4, #0]
 800e786:	6922      	ldr	r2, [r4, #16]
 800e788:	1a98      	subs	r0, r3, r2
 800e78a:	6963      	ldr	r3, [r4, #20]
 800e78c:	b2f6      	uxtb	r6, r6
 800e78e:	4283      	cmp	r3, r0
 800e790:	4637      	mov	r7, r6
 800e792:	dc05      	bgt.n	800e7a0 <__swbuf_r+0x4e>
 800e794:	4621      	mov	r1, r4
 800e796:	4628      	mov	r0, r5
 800e798:	f000 fe98 	bl	800f4cc <_fflush_r>
 800e79c:	2800      	cmp	r0, #0
 800e79e:	d1ed      	bne.n	800e77c <__swbuf_r+0x2a>
 800e7a0:	68a3      	ldr	r3, [r4, #8]
 800e7a2:	3b01      	subs	r3, #1
 800e7a4:	60a3      	str	r3, [r4, #8]
 800e7a6:	6823      	ldr	r3, [r4, #0]
 800e7a8:	1c5a      	adds	r2, r3, #1
 800e7aa:	6022      	str	r2, [r4, #0]
 800e7ac:	701e      	strb	r6, [r3, #0]
 800e7ae:	6962      	ldr	r2, [r4, #20]
 800e7b0:	1c43      	adds	r3, r0, #1
 800e7b2:	429a      	cmp	r2, r3
 800e7b4:	d004      	beq.n	800e7c0 <__swbuf_r+0x6e>
 800e7b6:	89a3      	ldrh	r3, [r4, #12]
 800e7b8:	07db      	lsls	r3, r3, #31
 800e7ba:	d5e1      	bpl.n	800e780 <__swbuf_r+0x2e>
 800e7bc:	2e0a      	cmp	r6, #10
 800e7be:	d1df      	bne.n	800e780 <__swbuf_r+0x2e>
 800e7c0:	4621      	mov	r1, r4
 800e7c2:	4628      	mov	r0, r5
 800e7c4:	f000 fe82 	bl	800f4cc <_fflush_r>
 800e7c8:	2800      	cmp	r0, #0
 800e7ca:	d0d9      	beq.n	800e780 <__swbuf_r+0x2e>
 800e7cc:	e7d6      	b.n	800e77c <__swbuf_r+0x2a>
	...

0800e7d0 <__swsetup_r>:
 800e7d0:	b538      	push	{r3, r4, r5, lr}
 800e7d2:	4b29      	ldr	r3, [pc, #164]	@ (800e878 <__swsetup_r+0xa8>)
 800e7d4:	4605      	mov	r5, r0
 800e7d6:	6818      	ldr	r0, [r3, #0]
 800e7d8:	460c      	mov	r4, r1
 800e7da:	b118      	cbz	r0, 800e7e4 <__swsetup_r+0x14>
 800e7dc:	6a03      	ldr	r3, [r0, #32]
 800e7de:	b90b      	cbnz	r3, 800e7e4 <__swsetup_r+0x14>
 800e7e0:	f7ff fea6 	bl	800e530 <__sinit>
 800e7e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7e8:	0719      	lsls	r1, r3, #28
 800e7ea:	d422      	bmi.n	800e832 <__swsetup_r+0x62>
 800e7ec:	06da      	lsls	r2, r3, #27
 800e7ee:	d407      	bmi.n	800e800 <__swsetup_r+0x30>
 800e7f0:	2209      	movs	r2, #9
 800e7f2:	602a      	str	r2, [r5, #0]
 800e7f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7f8:	81a3      	strh	r3, [r4, #12]
 800e7fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e7fe:	e033      	b.n	800e868 <__swsetup_r+0x98>
 800e800:	0758      	lsls	r0, r3, #29
 800e802:	d512      	bpl.n	800e82a <__swsetup_r+0x5a>
 800e804:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e806:	b141      	cbz	r1, 800e81a <__swsetup_r+0x4a>
 800e808:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e80c:	4299      	cmp	r1, r3
 800e80e:	d002      	beq.n	800e816 <__swsetup_r+0x46>
 800e810:	4628      	mov	r0, r5
 800e812:	f000 f8b7 	bl	800e984 <_free_r>
 800e816:	2300      	movs	r3, #0
 800e818:	6363      	str	r3, [r4, #52]	@ 0x34
 800e81a:	89a3      	ldrh	r3, [r4, #12]
 800e81c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e820:	81a3      	strh	r3, [r4, #12]
 800e822:	2300      	movs	r3, #0
 800e824:	6063      	str	r3, [r4, #4]
 800e826:	6923      	ldr	r3, [r4, #16]
 800e828:	6023      	str	r3, [r4, #0]
 800e82a:	89a3      	ldrh	r3, [r4, #12]
 800e82c:	f043 0308 	orr.w	r3, r3, #8
 800e830:	81a3      	strh	r3, [r4, #12]
 800e832:	6923      	ldr	r3, [r4, #16]
 800e834:	b94b      	cbnz	r3, 800e84a <__swsetup_r+0x7a>
 800e836:	89a3      	ldrh	r3, [r4, #12]
 800e838:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e83c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e840:	d003      	beq.n	800e84a <__swsetup_r+0x7a>
 800e842:	4621      	mov	r1, r4
 800e844:	4628      	mov	r0, r5
 800e846:	f000 fe8f 	bl	800f568 <__smakebuf_r>
 800e84a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e84e:	f013 0201 	ands.w	r2, r3, #1
 800e852:	d00a      	beq.n	800e86a <__swsetup_r+0x9a>
 800e854:	2200      	movs	r2, #0
 800e856:	60a2      	str	r2, [r4, #8]
 800e858:	6962      	ldr	r2, [r4, #20]
 800e85a:	4252      	negs	r2, r2
 800e85c:	61a2      	str	r2, [r4, #24]
 800e85e:	6922      	ldr	r2, [r4, #16]
 800e860:	b942      	cbnz	r2, 800e874 <__swsetup_r+0xa4>
 800e862:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e866:	d1c5      	bne.n	800e7f4 <__swsetup_r+0x24>
 800e868:	bd38      	pop	{r3, r4, r5, pc}
 800e86a:	0799      	lsls	r1, r3, #30
 800e86c:	bf58      	it	pl
 800e86e:	6962      	ldrpl	r2, [r4, #20]
 800e870:	60a2      	str	r2, [r4, #8]
 800e872:	e7f4      	b.n	800e85e <__swsetup_r+0x8e>
 800e874:	2000      	movs	r0, #0
 800e876:	e7f7      	b.n	800e868 <__swsetup_r+0x98>
 800e878:	20000038 	.word	0x20000038

0800e87c <memset>:
 800e87c:	4402      	add	r2, r0
 800e87e:	4603      	mov	r3, r0
 800e880:	4293      	cmp	r3, r2
 800e882:	d100      	bne.n	800e886 <memset+0xa>
 800e884:	4770      	bx	lr
 800e886:	f803 1b01 	strb.w	r1, [r3], #1
 800e88a:	e7f9      	b.n	800e880 <memset+0x4>

0800e88c <_close_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	4d06      	ldr	r5, [pc, #24]	@ (800e8a8 <_close_r+0x1c>)
 800e890:	2300      	movs	r3, #0
 800e892:	4604      	mov	r4, r0
 800e894:	4608      	mov	r0, r1
 800e896:	602b      	str	r3, [r5, #0]
 800e898:	f000 ff58 	bl	800f74c <_close>
 800e89c:	1c43      	adds	r3, r0, #1
 800e89e:	d102      	bne.n	800e8a6 <_close_r+0x1a>
 800e8a0:	682b      	ldr	r3, [r5, #0]
 800e8a2:	b103      	cbz	r3, 800e8a6 <_close_r+0x1a>
 800e8a4:	6023      	str	r3, [r4, #0]
 800e8a6:	bd38      	pop	{r3, r4, r5, pc}
 800e8a8:	200023bc 	.word	0x200023bc

0800e8ac <_lseek_r>:
 800e8ac:	b538      	push	{r3, r4, r5, lr}
 800e8ae:	4d07      	ldr	r5, [pc, #28]	@ (800e8cc <_lseek_r+0x20>)
 800e8b0:	4604      	mov	r4, r0
 800e8b2:	4608      	mov	r0, r1
 800e8b4:	4611      	mov	r1, r2
 800e8b6:	2200      	movs	r2, #0
 800e8b8:	602a      	str	r2, [r5, #0]
 800e8ba:	461a      	mov	r2, r3
 800e8bc:	f000 ff5e 	bl	800f77c <_lseek>
 800e8c0:	1c43      	adds	r3, r0, #1
 800e8c2:	d102      	bne.n	800e8ca <_lseek_r+0x1e>
 800e8c4:	682b      	ldr	r3, [r5, #0]
 800e8c6:	b103      	cbz	r3, 800e8ca <_lseek_r+0x1e>
 800e8c8:	6023      	str	r3, [r4, #0]
 800e8ca:	bd38      	pop	{r3, r4, r5, pc}
 800e8cc:	200023bc 	.word	0x200023bc

0800e8d0 <_read_r>:
 800e8d0:	b538      	push	{r3, r4, r5, lr}
 800e8d2:	4d07      	ldr	r5, [pc, #28]	@ (800e8f0 <_read_r+0x20>)
 800e8d4:	4604      	mov	r4, r0
 800e8d6:	4608      	mov	r0, r1
 800e8d8:	4611      	mov	r1, r2
 800e8da:	2200      	movs	r2, #0
 800e8dc:	602a      	str	r2, [r5, #0]
 800e8de:	461a      	mov	r2, r3
 800e8e0:	f000 ff54 	bl	800f78c <_read>
 800e8e4:	1c43      	adds	r3, r0, #1
 800e8e6:	d102      	bne.n	800e8ee <_read_r+0x1e>
 800e8e8:	682b      	ldr	r3, [r5, #0]
 800e8ea:	b103      	cbz	r3, 800e8ee <_read_r+0x1e>
 800e8ec:	6023      	str	r3, [r4, #0]
 800e8ee:	bd38      	pop	{r3, r4, r5, pc}
 800e8f0:	200023bc 	.word	0x200023bc

0800e8f4 <_write_r>:
 800e8f4:	b538      	push	{r3, r4, r5, lr}
 800e8f6:	4d07      	ldr	r5, [pc, #28]	@ (800e914 <_write_r+0x20>)
 800e8f8:	4604      	mov	r4, r0
 800e8fa:	4608      	mov	r0, r1
 800e8fc:	4611      	mov	r1, r2
 800e8fe:	2200      	movs	r2, #0
 800e900:	602a      	str	r2, [r5, #0]
 800e902:	461a      	mov	r2, r3
 800e904:	f7fc ff6e 	bl	800b7e4 <_write>
 800e908:	1c43      	adds	r3, r0, #1
 800e90a:	d102      	bne.n	800e912 <_write_r+0x1e>
 800e90c:	682b      	ldr	r3, [r5, #0]
 800e90e:	b103      	cbz	r3, 800e912 <_write_r+0x1e>
 800e910:	6023      	str	r3, [r4, #0]
 800e912:	bd38      	pop	{r3, r4, r5, pc}
 800e914:	200023bc 	.word	0x200023bc

0800e918 <__libc_init_array>:
 800e918:	b570      	push	{r4, r5, r6, lr}
 800e91a:	4d0d      	ldr	r5, [pc, #52]	@ (800e950 <__libc_init_array+0x38>)
 800e91c:	4c0d      	ldr	r4, [pc, #52]	@ (800e954 <__libc_init_array+0x3c>)
 800e91e:	1b64      	subs	r4, r4, r5
 800e920:	10a4      	asrs	r4, r4, #2
 800e922:	2600      	movs	r6, #0
 800e924:	42a6      	cmp	r6, r4
 800e926:	d109      	bne.n	800e93c <__libc_init_array+0x24>
 800e928:	4d0b      	ldr	r5, [pc, #44]	@ (800e958 <__libc_init_array+0x40>)
 800e92a:	4c0c      	ldr	r4, [pc, #48]	@ (800e95c <__libc_init_array+0x44>)
 800e92c:	f000 ff44 	bl	800f7b8 <_init>
 800e930:	1b64      	subs	r4, r4, r5
 800e932:	10a4      	asrs	r4, r4, #2
 800e934:	2600      	movs	r6, #0
 800e936:	42a6      	cmp	r6, r4
 800e938:	d105      	bne.n	800e946 <__libc_init_array+0x2e>
 800e93a:	bd70      	pop	{r4, r5, r6, pc}
 800e93c:	f855 3b04 	ldr.w	r3, [r5], #4
 800e940:	4798      	blx	r3
 800e942:	3601      	adds	r6, #1
 800e944:	e7ee      	b.n	800e924 <__libc_init_array+0xc>
 800e946:	f855 3b04 	ldr.w	r3, [r5], #4
 800e94a:	4798      	blx	r3
 800e94c:	3601      	adds	r6, #1
 800e94e:	e7f2      	b.n	800e936 <__libc_init_array+0x1e>
 800e950:	08010e68 	.word	0x08010e68
 800e954:	08010e68 	.word	0x08010e68
 800e958:	08010e68 	.word	0x08010e68
 800e95c:	08010e6c 	.word	0x08010e6c

0800e960 <__retarget_lock_init_recursive>:
 800e960:	4770      	bx	lr

0800e962 <__retarget_lock_acquire_recursive>:
 800e962:	4770      	bx	lr

0800e964 <__retarget_lock_release_recursive>:
 800e964:	4770      	bx	lr

0800e966 <memcpy>:
 800e966:	440a      	add	r2, r1
 800e968:	4291      	cmp	r1, r2
 800e96a:	f100 33ff 	add.w	r3, r0, #4294967295
 800e96e:	d100      	bne.n	800e972 <memcpy+0xc>
 800e970:	4770      	bx	lr
 800e972:	b510      	push	{r4, lr}
 800e974:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e978:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e97c:	4291      	cmp	r1, r2
 800e97e:	d1f9      	bne.n	800e974 <memcpy+0xe>
 800e980:	bd10      	pop	{r4, pc}
	...

0800e984 <_free_r>:
 800e984:	b538      	push	{r3, r4, r5, lr}
 800e986:	4605      	mov	r5, r0
 800e988:	2900      	cmp	r1, #0
 800e98a:	d041      	beq.n	800ea10 <_free_r+0x8c>
 800e98c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e990:	1f0c      	subs	r4, r1, #4
 800e992:	2b00      	cmp	r3, #0
 800e994:	bfb8      	it	lt
 800e996:	18e4      	addlt	r4, r4, r3
 800e998:	f000 f8e0 	bl	800eb5c <__malloc_lock>
 800e99c:	4a1d      	ldr	r2, [pc, #116]	@ (800ea14 <_free_r+0x90>)
 800e99e:	6813      	ldr	r3, [r2, #0]
 800e9a0:	b933      	cbnz	r3, 800e9b0 <_free_r+0x2c>
 800e9a2:	6063      	str	r3, [r4, #4]
 800e9a4:	6014      	str	r4, [r2, #0]
 800e9a6:	4628      	mov	r0, r5
 800e9a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e9ac:	f000 b8dc 	b.w	800eb68 <__malloc_unlock>
 800e9b0:	42a3      	cmp	r3, r4
 800e9b2:	d908      	bls.n	800e9c6 <_free_r+0x42>
 800e9b4:	6820      	ldr	r0, [r4, #0]
 800e9b6:	1821      	adds	r1, r4, r0
 800e9b8:	428b      	cmp	r3, r1
 800e9ba:	bf01      	itttt	eq
 800e9bc:	6819      	ldreq	r1, [r3, #0]
 800e9be:	685b      	ldreq	r3, [r3, #4]
 800e9c0:	1809      	addeq	r1, r1, r0
 800e9c2:	6021      	streq	r1, [r4, #0]
 800e9c4:	e7ed      	b.n	800e9a2 <_free_r+0x1e>
 800e9c6:	461a      	mov	r2, r3
 800e9c8:	685b      	ldr	r3, [r3, #4]
 800e9ca:	b10b      	cbz	r3, 800e9d0 <_free_r+0x4c>
 800e9cc:	42a3      	cmp	r3, r4
 800e9ce:	d9fa      	bls.n	800e9c6 <_free_r+0x42>
 800e9d0:	6811      	ldr	r1, [r2, #0]
 800e9d2:	1850      	adds	r0, r2, r1
 800e9d4:	42a0      	cmp	r0, r4
 800e9d6:	d10b      	bne.n	800e9f0 <_free_r+0x6c>
 800e9d8:	6820      	ldr	r0, [r4, #0]
 800e9da:	4401      	add	r1, r0
 800e9dc:	1850      	adds	r0, r2, r1
 800e9de:	4283      	cmp	r3, r0
 800e9e0:	6011      	str	r1, [r2, #0]
 800e9e2:	d1e0      	bne.n	800e9a6 <_free_r+0x22>
 800e9e4:	6818      	ldr	r0, [r3, #0]
 800e9e6:	685b      	ldr	r3, [r3, #4]
 800e9e8:	6053      	str	r3, [r2, #4]
 800e9ea:	4408      	add	r0, r1
 800e9ec:	6010      	str	r0, [r2, #0]
 800e9ee:	e7da      	b.n	800e9a6 <_free_r+0x22>
 800e9f0:	d902      	bls.n	800e9f8 <_free_r+0x74>
 800e9f2:	230c      	movs	r3, #12
 800e9f4:	602b      	str	r3, [r5, #0]
 800e9f6:	e7d6      	b.n	800e9a6 <_free_r+0x22>
 800e9f8:	6820      	ldr	r0, [r4, #0]
 800e9fa:	1821      	adds	r1, r4, r0
 800e9fc:	428b      	cmp	r3, r1
 800e9fe:	bf04      	itt	eq
 800ea00:	6819      	ldreq	r1, [r3, #0]
 800ea02:	685b      	ldreq	r3, [r3, #4]
 800ea04:	6063      	str	r3, [r4, #4]
 800ea06:	bf04      	itt	eq
 800ea08:	1809      	addeq	r1, r1, r0
 800ea0a:	6021      	streq	r1, [r4, #0]
 800ea0c:	6054      	str	r4, [r2, #4]
 800ea0e:	e7ca      	b.n	800e9a6 <_free_r+0x22>
 800ea10:	bd38      	pop	{r3, r4, r5, pc}
 800ea12:	bf00      	nop
 800ea14:	200023c8 	.word	0x200023c8

0800ea18 <sbrk_aligned>:
 800ea18:	b570      	push	{r4, r5, r6, lr}
 800ea1a:	4e0f      	ldr	r6, [pc, #60]	@ (800ea58 <sbrk_aligned+0x40>)
 800ea1c:	460c      	mov	r4, r1
 800ea1e:	6831      	ldr	r1, [r6, #0]
 800ea20:	4605      	mov	r5, r0
 800ea22:	b911      	cbnz	r1, 800ea2a <sbrk_aligned+0x12>
 800ea24:	f000 fe4c 	bl	800f6c0 <_sbrk_r>
 800ea28:	6030      	str	r0, [r6, #0]
 800ea2a:	4621      	mov	r1, r4
 800ea2c:	4628      	mov	r0, r5
 800ea2e:	f000 fe47 	bl	800f6c0 <_sbrk_r>
 800ea32:	1c43      	adds	r3, r0, #1
 800ea34:	d103      	bne.n	800ea3e <sbrk_aligned+0x26>
 800ea36:	f04f 34ff 	mov.w	r4, #4294967295
 800ea3a:	4620      	mov	r0, r4
 800ea3c:	bd70      	pop	{r4, r5, r6, pc}
 800ea3e:	1cc4      	adds	r4, r0, #3
 800ea40:	f024 0403 	bic.w	r4, r4, #3
 800ea44:	42a0      	cmp	r0, r4
 800ea46:	d0f8      	beq.n	800ea3a <sbrk_aligned+0x22>
 800ea48:	1a21      	subs	r1, r4, r0
 800ea4a:	4628      	mov	r0, r5
 800ea4c:	f000 fe38 	bl	800f6c0 <_sbrk_r>
 800ea50:	3001      	adds	r0, #1
 800ea52:	d1f2      	bne.n	800ea3a <sbrk_aligned+0x22>
 800ea54:	e7ef      	b.n	800ea36 <sbrk_aligned+0x1e>
 800ea56:	bf00      	nop
 800ea58:	200023c4 	.word	0x200023c4

0800ea5c <_malloc_r>:
 800ea5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ea60:	1ccd      	adds	r5, r1, #3
 800ea62:	f025 0503 	bic.w	r5, r5, #3
 800ea66:	3508      	adds	r5, #8
 800ea68:	2d0c      	cmp	r5, #12
 800ea6a:	bf38      	it	cc
 800ea6c:	250c      	movcc	r5, #12
 800ea6e:	2d00      	cmp	r5, #0
 800ea70:	4606      	mov	r6, r0
 800ea72:	db01      	blt.n	800ea78 <_malloc_r+0x1c>
 800ea74:	42a9      	cmp	r1, r5
 800ea76:	d904      	bls.n	800ea82 <_malloc_r+0x26>
 800ea78:	230c      	movs	r3, #12
 800ea7a:	6033      	str	r3, [r6, #0]
 800ea7c:	2000      	movs	r0, #0
 800ea7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ea82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800eb58 <_malloc_r+0xfc>
 800ea86:	f000 f869 	bl	800eb5c <__malloc_lock>
 800ea8a:	f8d8 3000 	ldr.w	r3, [r8]
 800ea8e:	461c      	mov	r4, r3
 800ea90:	bb44      	cbnz	r4, 800eae4 <_malloc_r+0x88>
 800ea92:	4629      	mov	r1, r5
 800ea94:	4630      	mov	r0, r6
 800ea96:	f7ff ffbf 	bl	800ea18 <sbrk_aligned>
 800ea9a:	1c43      	adds	r3, r0, #1
 800ea9c:	4604      	mov	r4, r0
 800ea9e:	d158      	bne.n	800eb52 <_malloc_r+0xf6>
 800eaa0:	f8d8 4000 	ldr.w	r4, [r8]
 800eaa4:	4627      	mov	r7, r4
 800eaa6:	2f00      	cmp	r7, #0
 800eaa8:	d143      	bne.n	800eb32 <_malloc_r+0xd6>
 800eaaa:	2c00      	cmp	r4, #0
 800eaac:	d04b      	beq.n	800eb46 <_malloc_r+0xea>
 800eaae:	6823      	ldr	r3, [r4, #0]
 800eab0:	4639      	mov	r1, r7
 800eab2:	4630      	mov	r0, r6
 800eab4:	eb04 0903 	add.w	r9, r4, r3
 800eab8:	f000 fe02 	bl	800f6c0 <_sbrk_r>
 800eabc:	4581      	cmp	r9, r0
 800eabe:	d142      	bne.n	800eb46 <_malloc_r+0xea>
 800eac0:	6821      	ldr	r1, [r4, #0]
 800eac2:	1a6d      	subs	r5, r5, r1
 800eac4:	4629      	mov	r1, r5
 800eac6:	4630      	mov	r0, r6
 800eac8:	f7ff ffa6 	bl	800ea18 <sbrk_aligned>
 800eacc:	3001      	adds	r0, #1
 800eace:	d03a      	beq.n	800eb46 <_malloc_r+0xea>
 800ead0:	6823      	ldr	r3, [r4, #0]
 800ead2:	442b      	add	r3, r5
 800ead4:	6023      	str	r3, [r4, #0]
 800ead6:	f8d8 3000 	ldr.w	r3, [r8]
 800eada:	685a      	ldr	r2, [r3, #4]
 800eadc:	bb62      	cbnz	r2, 800eb38 <_malloc_r+0xdc>
 800eade:	f8c8 7000 	str.w	r7, [r8]
 800eae2:	e00f      	b.n	800eb04 <_malloc_r+0xa8>
 800eae4:	6822      	ldr	r2, [r4, #0]
 800eae6:	1b52      	subs	r2, r2, r5
 800eae8:	d420      	bmi.n	800eb2c <_malloc_r+0xd0>
 800eaea:	2a0b      	cmp	r2, #11
 800eaec:	d917      	bls.n	800eb1e <_malloc_r+0xc2>
 800eaee:	1961      	adds	r1, r4, r5
 800eaf0:	42a3      	cmp	r3, r4
 800eaf2:	6025      	str	r5, [r4, #0]
 800eaf4:	bf18      	it	ne
 800eaf6:	6059      	strne	r1, [r3, #4]
 800eaf8:	6863      	ldr	r3, [r4, #4]
 800eafa:	bf08      	it	eq
 800eafc:	f8c8 1000 	streq.w	r1, [r8]
 800eb00:	5162      	str	r2, [r4, r5]
 800eb02:	604b      	str	r3, [r1, #4]
 800eb04:	4630      	mov	r0, r6
 800eb06:	f000 f82f 	bl	800eb68 <__malloc_unlock>
 800eb0a:	f104 000b 	add.w	r0, r4, #11
 800eb0e:	1d23      	adds	r3, r4, #4
 800eb10:	f020 0007 	bic.w	r0, r0, #7
 800eb14:	1ac2      	subs	r2, r0, r3
 800eb16:	bf1c      	itt	ne
 800eb18:	1a1b      	subne	r3, r3, r0
 800eb1a:	50a3      	strne	r3, [r4, r2]
 800eb1c:	e7af      	b.n	800ea7e <_malloc_r+0x22>
 800eb1e:	6862      	ldr	r2, [r4, #4]
 800eb20:	42a3      	cmp	r3, r4
 800eb22:	bf0c      	ite	eq
 800eb24:	f8c8 2000 	streq.w	r2, [r8]
 800eb28:	605a      	strne	r2, [r3, #4]
 800eb2a:	e7eb      	b.n	800eb04 <_malloc_r+0xa8>
 800eb2c:	4623      	mov	r3, r4
 800eb2e:	6864      	ldr	r4, [r4, #4]
 800eb30:	e7ae      	b.n	800ea90 <_malloc_r+0x34>
 800eb32:	463c      	mov	r4, r7
 800eb34:	687f      	ldr	r7, [r7, #4]
 800eb36:	e7b6      	b.n	800eaa6 <_malloc_r+0x4a>
 800eb38:	461a      	mov	r2, r3
 800eb3a:	685b      	ldr	r3, [r3, #4]
 800eb3c:	42a3      	cmp	r3, r4
 800eb3e:	d1fb      	bne.n	800eb38 <_malloc_r+0xdc>
 800eb40:	2300      	movs	r3, #0
 800eb42:	6053      	str	r3, [r2, #4]
 800eb44:	e7de      	b.n	800eb04 <_malloc_r+0xa8>
 800eb46:	230c      	movs	r3, #12
 800eb48:	6033      	str	r3, [r6, #0]
 800eb4a:	4630      	mov	r0, r6
 800eb4c:	f000 f80c 	bl	800eb68 <__malloc_unlock>
 800eb50:	e794      	b.n	800ea7c <_malloc_r+0x20>
 800eb52:	6005      	str	r5, [r0, #0]
 800eb54:	e7d6      	b.n	800eb04 <_malloc_r+0xa8>
 800eb56:	bf00      	nop
 800eb58:	200023c8 	.word	0x200023c8

0800eb5c <__malloc_lock>:
 800eb5c:	4801      	ldr	r0, [pc, #4]	@ (800eb64 <__malloc_lock+0x8>)
 800eb5e:	f7ff bf00 	b.w	800e962 <__retarget_lock_acquire_recursive>
 800eb62:	bf00      	nop
 800eb64:	200023c0 	.word	0x200023c0

0800eb68 <__malloc_unlock>:
 800eb68:	4801      	ldr	r0, [pc, #4]	@ (800eb70 <__malloc_unlock+0x8>)
 800eb6a:	f7ff befb 	b.w	800e964 <__retarget_lock_release_recursive>
 800eb6e:	bf00      	nop
 800eb70:	200023c0 	.word	0x200023c0

0800eb74 <__ssputs_r>:
 800eb74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb78:	688e      	ldr	r6, [r1, #8]
 800eb7a:	461f      	mov	r7, r3
 800eb7c:	42be      	cmp	r6, r7
 800eb7e:	680b      	ldr	r3, [r1, #0]
 800eb80:	4682      	mov	sl, r0
 800eb82:	460c      	mov	r4, r1
 800eb84:	4690      	mov	r8, r2
 800eb86:	d82d      	bhi.n	800ebe4 <__ssputs_r+0x70>
 800eb88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eb8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eb90:	d026      	beq.n	800ebe0 <__ssputs_r+0x6c>
 800eb92:	6965      	ldr	r5, [r4, #20]
 800eb94:	6909      	ldr	r1, [r1, #16]
 800eb96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb9a:	eba3 0901 	sub.w	r9, r3, r1
 800eb9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eba2:	1c7b      	adds	r3, r7, #1
 800eba4:	444b      	add	r3, r9
 800eba6:	106d      	asrs	r5, r5, #1
 800eba8:	429d      	cmp	r5, r3
 800ebaa:	bf38      	it	cc
 800ebac:	461d      	movcc	r5, r3
 800ebae:	0553      	lsls	r3, r2, #21
 800ebb0:	d527      	bpl.n	800ec02 <__ssputs_r+0x8e>
 800ebb2:	4629      	mov	r1, r5
 800ebb4:	f7ff ff52 	bl	800ea5c <_malloc_r>
 800ebb8:	4606      	mov	r6, r0
 800ebba:	b360      	cbz	r0, 800ec16 <__ssputs_r+0xa2>
 800ebbc:	6921      	ldr	r1, [r4, #16]
 800ebbe:	464a      	mov	r2, r9
 800ebc0:	f7ff fed1 	bl	800e966 <memcpy>
 800ebc4:	89a3      	ldrh	r3, [r4, #12]
 800ebc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ebca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebce:	81a3      	strh	r3, [r4, #12]
 800ebd0:	6126      	str	r6, [r4, #16]
 800ebd2:	6165      	str	r5, [r4, #20]
 800ebd4:	444e      	add	r6, r9
 800ebd6:	eba5 0509 	sub.w	r5, r5, r9
 800ebda:	6026      	str	r6, [r4, #0]
 800ebdc:	60a5      	str	r5, [r4, #8]
 800ebde:	463e      	mov	r6, r7
 800ebe0:	42be      	cmp	r6, r7
 800ebe2:	d900      	bls.n	800ebe6 <__ssputs_r+0x72>
 800ebe4:	463e      	mov	r6, r7
 800ebe6:	6820      	ldr	r0, [r4, #0]
 800ebe8:	4632      	mov	r2, r6
 800ebea:	4641      	mov	r1, r8
 800ebec:	f000 fd2c 	bl	800f648 <memmove>
 800ebf0:	68a3      	ldr	r3, [r4, #8]
 800ebf2:	1b9b      	subs	r3, r3, r6
 800ebf4:	60a3      	str	r3, [r4, #8]
 800ebf6:	6823      	ldr	r3, [r4, #0]
 800ebf8:	4433      	add	r3, r6
 800ebfa:	6023      	str	r3, [r4, #0]
 800ebfc:	2000      	movs	r0, #0
 800ebfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec02:	462a      	mov	r2, r5
 800ec04:	f000 fd6c 	bl	800f6e0 <_realloc_r>
 800ec08:	4606      	mov	r6, r0
 800ec0a:	2800      	cmp	r0, #0
 800ec0c:	d1e0      	bne.n	800ebd0 <__ssputs_r+0x5c>
 800ec0e:	6921      	ldr	r1, [r4, #16]
 800ec10:	4650      	mov	r0, sl
 800ec12:	f7ff feb7 	bl	800e984 <_free_r>
 800ec16:	230c      	movs	r3, #12
 800ec18:	f8ca 3000 	str.w	r3, [sl]
 800ec1c:	89a3      	ldrh	r3, [r4, #12]
 800ec1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec22:	81a3      	strh	r3, [r4, #12]
 800ec24:	f04f 30ff 	mov.w	r0, #4294967295
 800ec28:	e7e9      	b.n	800ebfe <__ssputs_r+0x8a>
	...

0800ec2c <_svfiprintf_r>:
 800ec2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec30:	4698      	mov	r8, r3
 800ec32:	898b      	ldrh	r3, [r1, #12]
 800ec34:	061b      	lsls	r3, r3, #24
 800ec36:	b09d      	sub	sp, #116	@ 0x74
 800ec38:	4607      	mov	r7, r0
 800ec3a:	460d      	mov	r5, r1
 800ec3c:	4614      	mov	r4, r2
 800ec3e:	d510      	bpl.n	800ec62 <_svfiprintf_r+0x36>
 800ec40:	690b      	ldr	r3, [r1, #16]
 800ec42:	b973      	cbnz	r3, 800ec62 <_svfiprintf_r+0x36>
 800ec44:	2140      	movs	r1, #64	@ 0x40
 800ec46:	f7ff ff09 	bl	800ea5c <_malloc_r>
 800ec4a:	6028      	str	r0, [r5, #0]
 800ec4c:	6128      	str	r0, [r5, #16]
 800ec4e:	b930      	cbnz	r0, 800ec5e <_svfiprintf_r+0x32>
 800ec50:	230c      	movs	r3, #12
 800ec52:	603b      	str	r3, [r7, #0]
 800ec54:	f04f 30ff 	mov.w	r0, #4294967295
 800ec58:	b01d      	add	sp, #116	@ 0x74
 800ec5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec5e:	2340      	movs	r3, #64	@ 0x40
 800ec60:	616b      	str	r3, [r5, #20]
 800ec62:	2300      	movs	r3, #0
 800ec64:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec66:	2320      	movs	r3, #32
 800ec68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ec6c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ec70:	2330      	movs	r3, #48	@ 0x30
 800ec72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ee10 <_svfiprintf_r+0x1e4>
 800ec76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ec7a:	f04f 0901 	mov.w	r9, #1
 800ec7e:	4623      	mov	r3, r4
 800ec80:	469a      	mov	sl, r3
 800ec82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ec86:	b10a      	cbz	r2, 800ec8c <_svfiprintf_r+0x60>
 800ec88:	2a25      	cmp	r2, #37	@ 0x25
 800ec8a:	d1f9      	bne.n	800ec80 <_svfiprintf_r+0x54>
 800ec8c:	ebba 0b04 	subs.w	fp, sl, r4
 800ec90:	d00b      	beq.n	800ecaa <_svfiprintf_r+0x7e>
 800ec92:	465b      	mov	r3, fp
 800ec94:	4622      	mov	r2, r4
 800ec96:	4629      	mov	r1, r5
 800ec98:	4638      	mov	r0, r7
 800ec9a:	f7ff ff6b 	bl	800eb74 <__ssputs_r>
 800ec9e:	3001      	adds	r0, #1
 800eca0:	f000 80a7 	beq.w	800edf2 <_svfiprintf_r+0x1c6>
 800eca4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eca6:	445a      	add	r2, fp
 800eca8:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecaa:	f89a 3000 	ldrb.w	r3, [sl]
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	f000 809f 	beq.w	800edf2 <_svfiprintf_r+0x1c6>
 800ecb4:	2300      	movs	r3, #0
 800ecb6:	f04f 32ff 	mov.w	r2, #4294967295
 800ecba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ecbe:	f10a 0a01 	add.w	sl, sl, #1
 800ecc2:	9304      	str	r3, [sp, #16]
 800ecc4:	9307      	str	r3, [sp, #28]
 800ecc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ecca:	931a      	str	r3, [sp, #104]	@ 0x68
 800eccc:	4654      	mov	r4, sl
 800ecce:	2205      	movs	r2, #5
 800ecd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecd4:	484e      	ldr	r0, [pc, #312]	@ (800ee10 <_svfiprintf_r+0x1e4>)
 800ecd6:	f7f1 fa5b 	bl	8000190 <memchr>
 800ecda:	9a04      	ldr	r2, [sp, #16]
 800ecdc:	b9d8      	cbnz	r0, 800ed16 <_svfiprintf_r+0xea>
 800ecde:	06d0      	lsls	r0, r2, #27
 800ece0:	bf44      	itt	mi
 800ece2:	2320      	movmi	r3, #32
 800ece4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ece8:	0711      	lsls	r1, r2, #28
 800ecea:	bf44      	itt	mi
 800ecec:	232b      	movmi	r3, #43	@ 0x2b
 800ecee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ecf2:	f89a 3000 	ldrb.w	r3, [sl]
 800ecf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800ecf8:	d015      	beq.n	800ed26 <_svfiprintf_r+0xfa>
 800ecfa:	9a07      	ldr	r2, [sp, #28]
 800ecfc:	4654      	mov	r4, sl
 800ecfe:	2000      	movs	r0, #0
 800ed00:	f04f 0c0a 	mov.w	ip, #10
 800ed04:	4621      	mov	r1, r4
 800ed06:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed0a:	3b30      	subs	r3, #48	@ 0x30
 800ed0c:	2b09      	cmp	r3, #9
 800ed0e:	d94b      	bls.n	800eda8 <_svfiprintf_r+0x17c>
 800ed10:	b1b0      	cbz	r0, 800ed40 <_svfiprintf_r+0x114>
 800ed12:	9207      	str	r2, [sp, #28]
 800ed14:	e014      	b.n	800ed40 <_svfiprintf_r+0x114>
 800ed16:	eba0 0308 	sub.w	r3, r0, r8
 800ed1a:	fa09 f303 	lsl.w	r3, r9, r3
 800ed1e:	4313      	orrs	r3, r2
 800ed20:	9304      	str	r3, [sp, #16]
 800ed22:	46a2      	mov	sl, r4
 800ed24:	e7d2      	b.n	800eccc <_svfiprintf_r+0xa0>
 800ed26:	9b03      	ldr	r3, [sp, #12]
 800ed28:	1d19      	adds	r1, r3, #4
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	9103      	str	r1, [sp, #12]
 800ed2e:	2b00      	cmp	r3, #0
 800ed30:	bfbb      	ittet	lt
 800ed32:	425b      	neglt	r3, r3
 800ed34:	f042 0202 	orrlt.w	r2, r2, #2
 800ed38:	9307      	strge	r3, [sp, #28]
 800ed3a:	9307      	strlt	r3, [sp, #28]
 800ed3c:	bfb8      	it	lt
 800ed3e:	9204      	strlt	r2, [sp, #16]
 800ed40:	7823      	ldrb	r3, [r4, #0]
 800ed42:	2b2e      	cmp	r3, #46	@ 0x2e
 800ed44:	d10a      	bne.n	800ed5c <_svfiprintf_r+0x130>
 800ed46:	7863      	ldrb	r3, [r4, #1]
 800ed48:	2b2a      	cmp	r3, #42	@ 0x2a
 800ed4a:	d132      	bne.n	800edb2 <_svfiprintf_r+0x186>
 800ed4c:	9b03      	ldr	r3, [sp, #12]
 800ed4e:	1d1a      	adds	r2, r3, #4
 800ed50:	681b      	ldr	r3, [r3, #0]
 800ed52:	9203      	str	r2, [sp, #12]
 800ed54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ed58:	3402      	adds	r4, #2
 800ed5a:	9305      	str	r3, [sp, #20]
 800ed5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ee20 <_svfiprintf_r+0x1f4>
 800ed60:	7821      	ldrb	r1, [r4, #0]
 800ed62:	2203      	movs	r2, #3
 800ed64:	4650      	mov	r0, sl
 800ed66:	f7f1 fa13 	bl	8000190 <memchr>
 800ed6a:	b138      	cbz	r0, 800ed7c <_svfiprintf_r+0x150>
 800ed6c:	9b04      	ldr	r3, [sp, #16]
 800ed6e:	eba0 000a 	sub.w	r0, r0, sl
 800ed72:	2240      	movs	r2, #64	@ 0x40
 800ed74:	4082      	lsls	r2, r0
 800ed76:	4313      	orrs	r3, r2
 800ed78:	3401      	adds	r4, #1
 800ed7a:	9304      	str	r3, [sp, #16]
 800ed7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed80:	4824      	ldr	r0, [pc, #144]	@ (800ee14 <_svfiprintf_r+0x1e8>)
 800ed82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ed86:	2206      	movs	r2, #6
 800ed88:	f7f1 fa02 	bl	8000190 <memchr>
 800ed8c:	2800      	cmp	r0, #0
 800ed8e:	d036      	beq.n	800edfe <_svfiprintf_r+0x1d2>
 800ed90:	4b21      	ldr	r3, [pc, #132]	@ (800ee18 <_svfiprintf_r+0x1ec>)
 800ed92:	bb1b      	cbnz	r3, 800eddc <_svfiprintf_r+0x1b0>
 800ed94:	9b03      	ldr	r3, [sp, #12]
 800ed96:	3307      	adds	r3, #7
 800ed98:	f023 0307 	bic.w	r3, r3, #7
 800ed9c:	3308      	adds	r3, #8
 800ed9e:	9303      	str	r3, [sp, #12]
 800eda0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eda2:	4433      	add	r3, r6
 800eda4:	9309      	str	r3, [sp, #36]	@ 0x24
 800eda6:	e76a      	b.n	800ec7e <_svfiprintf_r+0x52>
 800eda8:	fb0c 3202 	mla	r2, ip, r2, r3
 800edac:	460c      	mov	r4, r1
 800edae:	2001      	movs	r0, #1
 800edb0:	e7a8      	b.n	800ed04 <_svfiprintf_r+0xd8>
 800edb2:	2300      	movs	r3, #0
 800edb4:	3401      	adds	r4, #1
 800edb6:	9305      	str	r3, [sp, #20]
 800edb8:	4619      	mov	r1, r3
 800edba:	f04f 0c0a 	mov.w	ip, #10
 800edbe:	4620      	mov	r0, r4
 800edc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edc4:	3a30      	subs	r2, #48	@ 0x30
 800edc6:	2a09      	cmp	r2, #9
 800edc8:	d903      	bls.n	800edd2 <_svfiprintf_r+0x1a6>
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d0c6      	beq.n	800ed5c <_svfiprintf_r+0x130>
 800edce:	9105      	str	r1, [sp, #20]
 800edd0:	e7c4      	b.n	800ed5c <_svfiprintf_r+0x130>
 800edd2:	fb0c 2101 	mla	r1, ip, r1, r2
 800edd6:	4604      	mov	r4, r0
 800edd8:	2301      	movs	r3, #1
 800edda:	e7f0      	b.n	800edbe <_svfiprintf_r+0x192>
 800eddc:	ab03      	add	r3, sp, #12
 800edde:	9300      	str	r3, [sp, #0]
 800ede0:	462a      	mov	r2, r5
 800ede2:	4b0e      	ldr	r3, [pc, #56]	@ (800ee1c <_svfiprintf_r+0x1f0>)
 800ede4:	a904      	add	r1, sp, #16
 800ede6:	4638      	mov	r0, r7
 800ede8:	f3af 8000 	nop.w
 800edec:	1c42      	adds	r2, r0, #1
 800edee:	4606      	mov	r6, r0
 800edf0:	d1d6      	bne.n	800eda0 <_svfiprintf_r+0x174>
 800edf2:	89ab      	ldrh	r3, [r5, #12]
 800edf4:	065b      	lsls	r3, r3, #25
 800edf6:	f53f af2d 	bmi.w	800ec54 <_svfiprintf_r+0x28>
 800edfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800edfc:	e72c      	b.n	800ec58 <_svfiprintf_r+0x2c>
 800edfe:	ab03      	add	r3, sp, #12
 800ee00:	9300      	str	r3, [sp, #0]
 800ee02:	462a      	mov	r2, r5
 800ee04:	4b05      	ldr	r3, [pc, #20]	@ (800ee1c <_svfiprintf_r+0x1f0>)
 800ee06:	a904      	add	r1, sp, #16
 800ee08:	4638      	mov	r0, r7
 800ee0a:	f000 f9bb 	bl	800f184 <_printf_i>
 800ee0e:	e7ed      	b.n	800edec <_svfiprintf_r+0x1c0>
 800ee10:	08010e2a 	.word	0x08010e2a
 800ee14:	08010e34 	.word	0x08010e34
 800ee18:	00000000 	.word	0x00000000
 800ee1c:	0800eb75 	.word	0x0800eb75
 800ee20:	08010e30 	.word	0x08010e30

0800ee24 <__sfputc_r>:
 800ee24:	6893      	ldr	r3, [r2, #8]
 800ee26:	3b01      	subs	r3, #1
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	b410      	push	{r4}
 800ee2c:	6093      	str	r3, [r2, #8]
 800ee2e:	da08      	bge.n	800ee42 <__sfputc_r+0x1e>
 800ee30:	6994      	ldr	r4, [r2, #24]
 800ee32:	42a3      	cmp	r3, r4
 800ee34:	db01      	blt.n	800ee3a <__sfputc_r+0x16>
 800ee36:	290a      	cmp	r1, #10
 800ee38:	d103      	bne.n	800ee42 <__sfputc_r+0x1e>
 800ee3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee3e:	f7ff bc88 	b.w	800e752 <__swbuf_r>
 800ee42:	6813      	ldr	r3, [r2, #0]
 800ee44:	1c58      	adds	r0, r3, #1
 800ee46:	6010      	str	r0, [r2, #0]
 800ee48:	7019      	strb	r1, [r3, #0]
 800ee4a:	4608      	mov	r0, r1
 800ee4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee50:	4770      	bx	lr

0800ee52 <__sfputs_r>:
 800ee52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee54:	4606      	mov	r6, r0
 800ee56:	460f      	mov	r7, r1
 800ee58:	4614      	mov	r4, r2
 800ee5a:	18d5      	adds	r5, r2, r3
 800ee5c:	42ac      	cmp	r4, r5
 800ee5e:	d101      	bne.n	800ee64 <__sfputs_r+0x12>
 800ee60:	2000      	movs	r0, #0
 800ee62:	e007      	b.n	800ee74 <__sfputs_r+0x22>
 800ee64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee68:	463a      	mov	r2, r7
 800ee6a:	4630      	mov	r0, r6
 800ee6c:	f7ff ffda 	bl	800ee24 <__sfputc_r>
 800ee70:	1c43      	adds	r3, r0, #1
 800ee72:	d1f3      	bne.n	800ee5c <__sfputs_r+0xa>
 800ee74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ee78 <_vfiprintf_r>:
 800ee78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee7c:	460d      	mov	r5, r1
 800ee7e:	b09d      	sub	sp, #116	@ 0x74
 800ee80:	4614      	mov	r4, r2
 800ee82:	4698      	mov	r8, r3
 800ee84:	4606      	mov	r6, r0
 800ee86:	b118      	cbz	r0, 800ee90 <_vfiprintf_r+0x18>
 800ee88:	6a03      	ldr	r3, [r0, #32]
 800ee8a:	b90b      	cbnz	r3, 800ee90 <_vfiprintf_r+0x18>
 800ee8c:	f7ff fb50 	bl	800e530 <__sinit>
 800ee90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ee92:	07d9      	lsls	r1, r3, #31
 800ee94:	d405      	bmi.n	800eea2 <_vfiprintf_r+0x2a>
 800ee96:	89ab      	ldrh	r3, [r5, #12]
 800ee98:	059a      	lsls	r2, r3, #22
 800ee9a:	d402      	bmi.n	800eea2 <_vfiprintf_r+0x2a>
 800ee9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ee9e:	f7ff fd60 	bl	800e962 <__retarget_lock_acquire_recursive>
 800eea2:	89ab      	ldrh	r3, [r5, #12]
 800eea4:	071b      	lsls	r3, r3, #28
 800eea6:	d501      	bpl.n	800eeac <_vfiprintf_r+0x34>
 800eea8:	692b      	ldr	r3, [r5, #16]
 800eeaa:	b99b      	cbnz	r3, 800eed4 <_vfiprintf_r+0x5c>
 800eeac:	4629      	mov	r1, r5
 800eeae:	4630      	mov	r0, r6
 800eeb0:	f7ff fc8e 	bl	800e7d0 <__swsetup_r>
 800eeb4:	b170      	cbz	r0, 800eed4 <_vfiprintf_r+0x5c>
 800eeb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eeb8:	07dc      	lsls	r4, r3, #31
 800eeba:	d504      	bpl.n	800eec6 <_vfiprintf_r+0x4e>
 800eebc:	f04f 30ff 	mov.w	r0, #4294967295
 800eec0:	b01d      	add	sp, #116	@ 0x74
 800eec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eec6:	89ab      	ldrh	r3, [r5, #12]
 800eec8:	0598      	lsls	r0, r3, #22
 800eeca:	d4f7      	bmi.n	800eebc <_vfiprintf_r+0x44>
 800eecc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eece:	f7ff fd49 	bl	800e964 <__retarget_lock_release_recursive>
 800eed2:	e7f3      	b.n	800eebc <_vfiprintf_r+0x44>
 800eed4:	2300      	movs	r3, #0
 800eed6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eed8:	2320      	movs	r3, #32
 800eeda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eede:	f8cd 800c 	str.w	r8, [sp, #12]
 800eee2:	2330      	movs	r3, #48	@ 0x30
 800eee4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f094 <_vfiprintf_r+0x21c>
 800eee8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eeec:	f04f 0901 	mov.w	r9, #1
 800eef0:	4623      	mov	r3, r4
 800eef2:	469a      	mov	sl, r3
 800eef4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eef8:	b10a      	cbz	r2, 800eefe <_vfiprintf_r+0x86>
 800eefa:	2a25      	cmp	r2, #37	@ 0x25
 800eefc:	d1f9      	bne.n	800eef2 <_vfiprintf_r+0x7a>
 800eefe:	ebba 0b04 	subs.w	fp, sl, r4
 800ef02:	d00b      	beq.n	800ef1c <_vfiprintf_r+0xa4>
 800ef04:	465b      	mov	r3, fp
 800ef06:	4622      	mov	r2, r4
 800ef08:	4629      	mov	r1, r5
 800ef0a:	4630      	mov	r0, r6
 800ef0c:	f7ff ffa1 	bl	800ee52 <__sfputs_r>
 800ef10:	3001      	adds	r0, #1
 800ef12:	f000 80a7 	beq.w	800f064 <_vfiprintf_r+0x1ec>
 800ef16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ef18:	445a      	add	r2, fp
 800ef1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	f000 809f 	beq.w	800f064 <_vfiprintf_r+0x1ec>
 800ef26:	2300      	movs	r3, #0
 800ef28:	f04f 32ff 	mov.w	r2, #4294967295
 800ef2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef30:	f10a 0a01 	add.w	sl, sl, #1
 800ef34:	9304      	str	r3, [sp, #16]
 800ef36:	9307      	str	r3, [sp, #28]
 800ef38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ef3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ef3e:	4654      	mov	r4, sl
 800ef40:	2205      	movs	r2, #5
 800ef42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef46:	4853      	ldr	r0, [pc, #332]	@ (800f094 <_vfiprintf_r+0x21c>)
 800ef48:	f7f1 f922 	bl	8000190 <memchr>
 800ef4c:	9a04      	ldr	r2, [sp, #16]
 800ef4e:	b9d8      	cbnz	r0, 800ef88 <_vfiprintf_r+0x110>
 800ef50:	06d1      	lsls	r1, r2, #27
 800ef52:	bf44      	itt	mi
 800ef54:	2320      	movmi	r3, #32
 800ef56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef5a:	0713      	lsls	r3, r2, #28
 800ef5c:	bf44      	itt	mi
 800ef5e:	232b      	movmi	r3, #43	@ 0x2b
 800ef60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ef64:	f89a 3000 	ldrb.w	r3, [sl]
 800ef68:	2b2a      	cmp	r3, #42	@ 0x2a
 800ef6a:	d015      	beq.n	800ef98 <_vfiprintf_r+0x120>
 800ef6c:	9a07      	ldr	r2, [sp, #28]
 800ef6e:	4654      	mov	r4, sl
 800ef70:	2000      	movs	r0, #0
 800ef72:	f04f 0c0a 	mov.w	ip, #10
 800ef76:	4621      	mov	r1, r4
 800ef78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef7c:	3b30      	subs	r3, #48	@ 0x30
 800ef7e:	2b09      	cmp	r3, #9
 800ef80:	d94b      	bls.n	800f01a <_vfiprintf_r+0x1a2>
 800ef82:	b1b0      	cbz	r0, 800efb2 <_vfiprintf_r+0x13a>
 800ef84:	9207      	str	r2, [sp, #28]
 800ef86:	e014      	b.n	800efb2 <_vfiprintf_r+0x13a>
 800ef88:	eba0 0308 	sub.w	r3, r0, r8
 800ef8c:	fa09 f303 	lsl.w	r3, r9, r3
 800ef90:	4313      	orrs	r3, r2
 800ef92:	9304      	str	r3, [sp, #16]
 800ef94:	46a2      	mov	sl, r4
 800ef96:	e7d2      	b.n	800ef3e <_vfiprintf_r+0xc6>
 800ef98:	9b03      	ldr	r3, [sp, #12]
 800ef9a:	1d19      	adds	r1, r3, #4
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	9103      	str	r1, [sp, #12]
 800efa0:	2b00      	cmp	r3, #0
 800efa2:	bfbb      	ittet	lt
 800efa4:	425b      	neglt	r3, r3
 800efa6:	f042 0202 	orrlt.w	r2, r2, #2
 800efaa:	9307      	strge	r3, [sp, #28]
 800efac:	9307      	strlt	r3, [sp, #28]
 800efae:	bfb8      	it	lt
 800efb0:	9204      	strlt	r2, [sp, #16]
 800efb2:	7823      	ldrb	r3, [r4, #0]
 800efb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800efb6:	d10a      	bne.n	800efce <_vfiprintf_r+0x156>
 800efb8:	7863      	ldrb	r3, [r4, #1]
 800efba:	2b2a      	cmp	r3, #42	@ 0x2a
 800efbc:	d132      	bne.n	800f024 <_vfiprintf_r+0x1ac>
 800efbe:	9b03      	ldr	r3, [sp, #12]
 800efc0:	1d1a      	adds	r2, r3, #4
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	9203      	str	r2, [sp, #12]
 800efc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800efca:	3402      	adds	r4, #2
 800efcc:	9305      	str	r3, [sp, #20]
 800efce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f0a4 <_vfiprintf_r+0x22c>
 800efd2:	7821      	ldrb	r1, [r4, #0]
 800efd4:	2203      	movs	r2, #3
 800efd6:	4650      	mov	r0, sl
 800efd8:	f7f1 f8da 	bl	8000190 <memchr>
 800efdc:	b138      	cbz	r0, 800efee <_vfiprintf_r+0x176>
 800efde:	9b04      	ldr	r3, [sp, #16]
 800efe0:	eba0 000a 	sub.w	r0, r0, sl
 800efe4:	2240      	movs	r2, #64	@ 0x40
 800efe6:	4082      	lsls	r2, r0
 800efe8:	4313      	orrs	r3, r2
 800efea:	3401      	adds	r4, #1
 800efec:	9304      	str	r3, [sp, #16]
 800efee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eff2:	4829      	ldr	r0, [pc, #164]	@ (800f098 <_vfiprintf_r+0x220>)
 800eff4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eff8:	2206      	movs	r2, #6
 800effa:	f7f1 f8c9 	bl	8000190 <memchr>
 800effe:	2800      	cmp	r0, #0
 800f000:	d03f      	beq.n	800f082 <_vfiprintf_r+0x20a>
 800f002:	4b26      	ldr	r3, [pc, #152]	@ (800f09c <_vfiprintf_r+0x224>)
 800f004:	bb1b      	cbnz	r3, 800f04e <_vfiprintf_r+0x1d6>
 800f006:	9b03      	ldr	r3, [sp, #12]
 800f008:	3307      	adds	r3, #7
 800f00a:	f023 0307 	bic.w	r3, r3, #7
 800f00e:	3308      	adds	r3, #8
 800f010:	9303      	str	r3, [sp, #12]
 800f012:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f014:	443b      	add	r3, r7
 800f016:	9309      	str	r3, [sp, #36]	@ 0x24
 800f018:	e76a      	b.n	800eef0 <_vfiprintf_r+0x78>
 800f01a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f01e:	460c      	mov	r4, r1
 800f020:	2001      	movs	r0, #1
 800f022:	e7a8      	b.n	800ef76 <_vfiprintf_r+0xfe>
 800f024:	2300      	movs	r3, #0
 800f026:	3401      	adds	r4, #1
 800f028:	9305      	str	r3, [sp, #20]
 800f02a:	4619      	mov	r1, r3
 800f02c:	f04f 0c0a 	mov.w	ip, #10
 800f030:	4620      	mov	r0, r4
 800f032:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f036:	3a30      	subs	r2, #48	@ 0x30
 800f038:	2a09      	cmp	r2, #9
 800f03a:	d903      	bls.n	800f044 <_vfiprintf_r+0x1cc>
 800f03c:	2b00      	cmp	r3, #0
 800f03e:	d0c6      	beq.n	800efce <_vfiprintf_r+0x156>
 800f040:	9105      	str	r1, [sp, #20]
 800f042:	e7c4      	b.n	800efce <_vfiprintf_r+0x156>
 800f044:	fb0c 2101 	mla	r1, ip, r1, r2
 800f048:	4604      	mov	r4, r0
 800f04a:	2301      	movs	r3, #1
 800f04c:	e7f0      	b.n	800f030 <_vfiprintf_r+0x1b8>
 800f04e:	ab03      	add	r3, sp, #12
 800f050:	9300      	str	r3, [sp, #0]
 800f052:	462a      	mov	r2, r5
 800f054:	4b12      	ldr	r3, [pc, #72]	@ (800f0a0 <_vfiprintf_r+0x228>)
 800f056:	a904      	add	r1, sp, #16
 800f058:	4630      	mov	r0, r6
 800f05a:	f3af 8000 	nop.w
 800f05e:	4607      	mov	r7, r0
 800f060:	1c78      	adds	r0, r7, #1
 800f062:	d1d6      	bne.n	800f012 <_vfiprintf_r+0x19a>
 800f064:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f066:	07d9      	lsls	r1, r3, #31
 800f068:	d405      	bmi.n	800f076 <_vfiprintf_r+0x1fe>
 800f06a:	89ab      	ldrh	r3, [r5, #12]
 800f06c:	059a      	lsls	r2, r3, #22
 800f06e:	d402      	bmi.n	800f076 <_vfiprintf_r+0x1fe>
 800f070:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f072:	f7ff fc77 	bl	800e964 <__retarget_lock_release_recursive>
 800f076:	89ab      	ldrh	r3, [r5, #12]
 800f078:	065b      	lsls	r3, r3, #25
 800f07a:	f53f af1f 	bmi.w	800eebc <_vfiprintf_r+0x44>
 800f07e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f080:	e71e      	b.n	800eec0 <_vfiprintf_r+0x48>
 800f082:	ab03      	add	r3, sp, #12
 800f084:	9300      	str	r3, [sp, #0]
 800f086:	462a      	mov	r2, r5
 800f088:	4b05      	ldr	r3, [pc, #20]	@ (800f0a0 <_vfiprintf_r+0x228>)
 800f08a:	a904      	add	r1, sp, #16
 800f08c:	4630      	mov	r0, r6
 800f08e:	f000 f879 	bl	800f184 <_printf_i>
 800f092:	e7e4      	b.n	800f05e <_vfiprintf_r+0x1e6>
 800f094:	08010e2a 	.word	0x08010e2a
 800f098:	08010e34 	.word	0x08010e34
 800f09c:	00000000 	.word	0x00000000
 800f0a0:	0800ee53 	.word	0x0800ee53
 800f0a4:	08010e30 	.word	0x08010e30

0800f0a8 <_printf_common>:
 800f0a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f0ac:	4616      	mov	r6, r2
 800f0ae:	4698      	mov	r8, r3
 800f0b0:	688a      	ldr	r2, [r1, #8]
 800f0b2:	690b      	ldr	r3, [r1, #16]
 800f0b4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f0b8:	4293      	cmp	r3, r2
 800f0ba:	bfb8      	it	lt
 800f0bc:	4613      	movlt	r3, r2
 800f0be:	6033      	str	r3, [r6, #0]
 800f0c0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f0c4:	4607      	mov	r7, r0
 800f0c6:	460c      	mov	r4, r1
 800f0c8:	b10a      	cbz	r2, 800f0ce <_printf_common+0x26>
 800f0ca:	3301      	adds	r3, #1
 800f0cc:	6033      	str	r3, [r6, #0]
 800f0ce:	6823      	ldr	r3, [r4, #0]
 800f0d0:	0699      	lsls	r1, r3, #26
 800f0d2:	bf42      	ittt	mi
 800f0d4:	6833      	ldrmi	r3, [r6, #0]
 800f0d6:	3302      	addmi	r3, #2
 800f0d8:	6033      	strmi	r3, [r6, #0]
 800f0da:	6825      	ldr	r5, [r4, #0]
 800f0dc:	f015 0506 	ands.w	r5, r5, #6
 800f0e0:	d106      	bne.n	800f0f0 <_printf_common+0x48>
 800f0e2:	f104 0a19 	add.w	sl, r4, #25
 800f0e6:	68e3      	ldr	r3, [r4, #12]
 800f0e8:	6832      	ldr	r2, [r6, #0]
 800f0ea:	1a9b      	subs	r3, r3, r2
 800f0ec:	42ab      	cmp	r3, r5
 800f0ee:	dc26      	bgt.n	800f13e <_printf_common+0x96>
 800f0f0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f0f4:	6822      	ldr	r2, [r4, #0]
 800f0f6:	3b00      	subs	r3, #0
 800f0f8:	bf18      	it	ne
 800f0fa:	2301      	movne	r3, #1
 800f0fc:	0692      	lsls	r2, r2, #26
 800f0fe:	d42b      	bmi.n	800f158 <_printf_common+0xb0>
 800f100:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f104:	4641      	mov	r1, r8
 800f106:	4638      	mov	r0, r7
 800f108:	47c8      	blx	r9
 800f10a:	3001      	adds	r0, #1
 800f10c:	d01e      	beq.n	800f14c <_printf_common+0xa4>
 800f10e:	6823      	ldr	r3, [r4, #0]
 800f110:	6922      	ldr	r2, [r4, #16]
 800f112:	f003 0306 	and.w	r3, r3, #6
 800f116:	2b04      	cmp	r3, #4
 800f118:	bf02      	ittt	eq
 800f11a:	68e5      	ldreq	r5, [r4, #12]
 800f11c:	6833      	ldreq	r3, [r6, #0]
 800f11e:	1aed      	subeq	r5, r5, r3
 800f120:	68a3      	ldr	r3, [r4, #8]
 800f122:	bf0c      	ite	eq
 800f124:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f128:	2500      	movne	r5, #0
 800f12a:	4293      	cmp	r3, r2
 800f12c:	bfc4      	itt	gt
 800f12e:	1a9b      	subgt	r3, r3, r2
 800f130:	18ed      	addgt	r5, r5, r3
 800f132:	2600      	movs	r6, #0
 800f134:	341a      	adds	r4, #26
 800f136:	42b5      	cmp	r5, r6
 800f138:	d11a      	bne.n	800f170 <_printf_common+0xc8>
 800f13a:	2000      	movs	r0, #0
 800f13c:	e008      	b.n	800f150 <_printf_common+0xa8>
 800f13e:	2301      	movs	r3, #1
 800f140:	4652      	mov	r2, sl
 800f142:	4641      	mov	r1, r8
 800f144:	4638      	mov	r0, r7
 800f146:	47c8      	blx	r9
 800f148:	3001      	adds	r0, #1
 800f14a:	d103      	bne.n	800f154 <_printf_common+0xac>
 800f14c:	f04f 30ff 	mov.w	r0, #4294967295
 800f150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f154:	3501      	adds	r5, #1
 800f156:	e7c6      	b.n	800f0e6 <_printf_common+0x3e>
 800f158:	18e1      	adds	r1, r4, r3
 800f15a:	1c5a      	adds	r2, r3, #1
 800f15c:	2030      	movs	r0, #48	@ 0x30
 800f15e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f162:	4422      	add	r2, r4
 800f164:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f168:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f16c:	3302      	adds	r3, #2
 800f16e:	e7c7      	b.n	800f100 <_printf_common+0x58>
 800f170:	2301      	movs	r3, #1
 800f172:	4622      	mov	r2, r4
 800f174:	4641      	mov	r1, r8
 800f176:	4638      	mov	r0, r7
 800f178:	47c8      	blx	r9
 800f17a:	3001      	adds	r0, #1
 800f17c:	d0e6      	beq.n	800f14c <_printf_common+0xa4>
 800f17e:	3601      	adds	r6, #1
 800f180:	e7d9      	b.n	800f136 <_printf_common+0x8e>
	...

0800f184 <_printf_i>:
 800f184:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f188:	7e0f      	ldrb	r7, [r1, #24]
 800f18a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f18c:	2f78      	cmp	r7, #120	@ 0x78
 800f18e:	4691      	mov	r9, r2
 800f190:	4680      	mov	r8, r0
 800f192:	460c      	mov	r4, r1
 800f194:	469a      	mov	sl, r3
 800f196:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f19a:	d807      	bhi.n	800f1ac <_printf_i+0x28>
 800f19c:	2f62      	cmp	r7, #98	@ 0x62
 800f19e:	d80a      	bhi.n	800f1b6 <_printf_i+0x32>
 800f1a0:	2f00      	cmp	r7, #0
 800f1a2:	f000 80d2 	beq.w	800f34a <_printf_i+0x1c6>
 800f1a6:	2f58      	cmp	r7, #88	@ 0x58
 800f1a8:	f000 80b9 	beq.w	800f31e <_printf_i+0x19a>
 800f1ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f1b0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f1b4:	e03a      	b.n	800f22c <_printf_i+0xa8>
 800f1b6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f1ba:	2b15      	cmp	r3, #21
 800f1bc:	d8f6      	bhi.n	800f1ac <_printf_i+0x28>
 800f1be:	a101      	add	r1, pc, #4	@ (adr r1, 800f1c4 <_printf_i+0x40>)
 800f1c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f1c4:	0800f21d 	.word	0x0800f21d
 800f1c8:	0800f231 	.word	0x0800f231
 800f1cc:	0800f1ad 	.word	0x0800f1ad
 800f1d0:	0800f1ad 	.word	0x0800f1ad
 800f1d4:	0800f1ad 	.word	0x0800f1ad
 800f1d8:	0800f1ad 	.word	0x0800f1ad
 800f1dc:	0800f231 	.word	0x0800f231
 800f1e0:	0800f1ad 	.word	0x0800f1ad
 800f1e4:	0800f1ad 	.word	0x0800f1ad
 800f1e8:	0800f1ad 	.word	0x0800f1ad
 800f1ec:	0800f1ad 	.word	0x0800f1ad
 800f1f0:	0800f331 	.word	0x0800f331
 800f1f4:	0800f25b 	.word	0x0800f25b
 800f1f8:	0800f2eb 	.word	0x0800f2eb
 800f1fc:	0800f1ad 	.word	0x0800f1ad
 800f200:	0800f1ad 	.word	0x0800f1ad
 800f204:	0800f353 	.word	0x0800f353
 800f208:	0800f1ad 	.word	0x0800f1ad
 800f20c:	0800f25b 	.word	0x0800f25b
 800f210:	0800f1ad 	.word	0x0800f1ad
 800f214:	0800f1ad 	.word	0x0800f1ad
 800f218:	0800f2f3 	.word	0x0800f2f3
 800f21c:	6833      	ldr	r3, [r6, #0]
 800f21e:	1d1a      	adds	r2, r3, #4
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	6032      	str	r2, [r6, #0]
 800f224:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f228:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f22c:	2301      	movs	r3, #1
 800f22e:	e09d      	b.n	800f36c <_printf_i+0x1e8>
 800f230:	6833      	ldr	r3, [r6, #0]
 800f232:	6820      	ldr	r0, [r4, #0]
 800f234:	1d19      	adds	r1, r3, #4
 800f236:	6031      	str	r1, [r6, #0]
 800f238:	0606      	lsls	r6, r0, #24
 800f23a:	d501      	bpl.n	800f240 <_printf_i+0xbc>
 800f23c:	681d      	ldr	r5, [r3, #0]
 800f23e:	e003      	b.n	800f248 <_printf_i+0xc4>
 800f240:	0645      	lsls	r5, r0, #25
 800f242:	d5fb      	bpl.n	800f23c <_printf_i+0xb8>
 800f244:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f248:	2d00      	cmp	r5, #0
 800f24a:	da03      	bge.n	800f254 <_printf_i+0xd0>
 800f24c:	232d      	movs	r3, #45	@ 0x2d
 800f24e:	426d      	negs	r5, r5
 800f250:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f254:	4859      	ldr	r0, [pc, #356]	@ (800f3bc <_printf_i+0x238>)
 800f256:	230a      	movs	r3, #10
 800f258:	e011      	b.n	800f27e <_printf_i+0xfa>
 800f25a:	6821      	ldr	r1, [r4, #0]
 800f25c:	6833      	ldr	r3, [r6, #0]
 800f25e:	0608      	lsls	r0, r1, #24
 800f260:	f853 5b04 	ldr.w	r5, [r3], #4
 800f264:	d402      	bmi.n	800f26c <_printf_i+0xe8>
 800f266:	0649      	lsls	r1, r1, #25
 800f268:	bf48      	it	mi
 800f26a:	b2ad      	uxthmi	r5, r5
 800f26c:	2f6f      	cmp	r7, #111	@ 0x6f
 800f26e:	4853      	ldr	r0, [pc, #332]	@ (800f3bc <_printf_i+0x238>)
 800f270:	6033      	str	r3, [r6, #0]
 800f272:	bf14      	ite	ne
 800f274:	230a      	movne	r3, #10
 800f276:	2308      	moveq	r3, #8
 800f278:	2100      	movs	r1, #0
 800f27a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f27e:	6866      	ldr	r6, [r4, #4]
 800f280:	60a6      	str	r6, [r4, #8]
 800f282:	2e00      	cmp	r6, #0
 800f284:	bfa2      	ittt	ge
 800f286:	6821      	ldrge	r1, [r4, #0]
 800f288:	f021 0104 	bicge.w	r1, r1, #4
 800f28c:	6021      	strge	r1, [r4, #0]
 800f28e:	b90d      	cbnz	r5, 800f294 <_printf_i+0x110>
 800f290:	2e00      	cmp	r6, #0
 800f292:	d04b      	beq.n	800f32c <_printf_i+0x1a8>
 800f294:	4616      	mov	r6, r2
 800f296:	fbb5 f1f3 	udiv	r1, r5, r3
 800f29a:	fb03 5711 	mls	r7, r3, r1, r5
 800f29e:	5dc7      	ldrb	r7, [r0, r7]
 800f2a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f2a4:	462f      	mov	r7, r5
 800f2a6:	42bb      	cmp	r3, r7
 800f2a8:	460d      	mov	r5, r1
 800f2aa:	d9f4      	bls.n	800f296 <_printf_i+0x112>
 800f2ac:	2b08      	cmp	r3, #8
 800f2ae:	d10b      	bne.n	800f2c8 <_printf_i+0x144>
 800f2b0:	6823      	ldr	r3, [r4, #0]
 800f2b2:	07df      	lsls	r7, r3, #31
 800f2b4:	d508      	bpl.n	800f2c8 <_printf_i+0x144>
 800f2b6:	6923      	ldr	r3, [r4, #16]
 800f2b8:	6861      	ldr	r1, [r4, #4]
 800f2ba:	4299      	cmp	r1, r3
 800f2bc:	bfde      	ittt	le
 800f2be:	2330      	movle	r3, #48	@ 0x30
 800f2c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f2c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f2c8:	1b92      	subs	r2, r2, r6
 800f2ca:	6122      	str	r2, [r4, #16]
 800f2cc:	f8cd a000 	str.w	sl, [sp]
 800f2d0:	464b      	mov	r3, r9
 800f2d2:	aa03      	add	r2, sp, #12
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	4640      	mov	r0, r8
 800f2d8:	f7ff fee6 	bl	800f0a8 <_printf_common>
 800f2dc:	3001      	adds	r0, #1
 800f2de:	d14a      	bne.n	800f376 <_printf_i+0x1f2>
 800f2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2e4:	b004      	add	sp, #16
 800f2e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2ea:	6823      	ldr	r3, [r4, #0]
 800f2ec:	f043 0320 	orr.w	r3, r3, #32
 800f2f0:	6023      	str	r3, [r4, #0]
 800f2f2:	4833      	ldr	r0, [pc, #204]	@ (800f3c0 <_printf_i+0x23c>)
 800f2f4:	2778      	movs	r7, #120	@ 0x78
 800f2f6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f2fa:	6823      	ldr	r3, [r4, #0]
 800f2fc:	6831      	ldr	r1, [r6, #0]
 800f2fe:	061f      	lsls	r7, r3, #24
 800f300:	f851 5b04 	ldr.w	r5, [r1], #4
 800f304:	d402      	bmi.n	800f30c <_printf_i+0x188>
 800f306:	065f      	lsls	r7, r3, #25
 800f308:	bf48      	it	mi
 800f30a:	b2ad      	uxthmi	r5, r5
 800f30c:	6031      	str	r1, [r6, #0]
 800f30e:	07d9      	lsls	r1, r3, #31
 800f310:	bf44      	itt	mi
 800f312:	f043 0320 	orrmi.w	r3, r3, #32
 800f316:	6023      	strmi	r3, [r4, #0]
 800f318:	b11d      	cbz	r5, 800f322 <_printf_i+0x19e>
 800f31a:	2310      	movs	r3, #16
 800f31c:	e7ac      	b.n	800f278 <_printf_i+0xf4>
 800f31e:	4827      	ldr	r0, [pc, #156]	@ (800f3bc <_printf_i+0x238>)
 800f320:	e7e9      	b.n	800f2f6 <_printf_i+0x172>
 800f322:	6823      	ldr	r3, [r4, #0]
 800f324:	f023 0320 	bic.w	r3, r3, #32
 800f328:	6023      	str	r3, [r4, #0]
 800f32a:	e7f6      	b.n	800f31a <_printf_i+0x196>
 800f32c:	4616      	mov	r6, r2
 800f32e:	e7bd      	b.n	800f2ac <_printf_i+0x128>
 800f330:	6833      	ldr	r3, [r6, #0]
 800f332:	6825      	ldr	r5, [r4, #0]
 800f334:	6961      	ldr	r1, [r4, #20]
 800f336:	1d18      	adds	r0, r3, #4
 800f338:	6030      	str	r0, [r6, #0]
 800f33a:	062e      	lsls	r6, r5, #24
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	d501      	bpl.n	800f344 <_printf_i+0x1c0>
 800f340:	6019      	str	r1, [r3, #0]
 800f342:	e002      	b.n	800f34a <_printf_i+0x1c6>
 800f344:	0668      	lsls	r0, r5, #25
 800f346:	d5fb      	bpl.n	800f340 <_printf_i+0x1bc>
 800f348:	8019      	strh	r1, [r3, #0]
 800f34a:	2300      	movs	r3, #0
 800f34c:	6123      	str	r3, [r4, #16]
 800f34e:	4616      	mov	r6, r2
 800f350:	e7bc      	b.n	800f2cc <_printf_i+0x148>
 800f352:	6833      	ldr	r3, [r6, #0]
 800f354:	1d1a      	adds	r2, r3, #4
 800f356:	6032      	str	r2, [r6, #0]
 800f358:	681e      	ldr	r6, [r3, #0]
 800f35a:	6862      	ldr	r2, [r4, #4]
 800f35c:	2100      	movs	r1, #0
 800f35e:	4630      	mov	r0, r6
 800f360:	f7f0 ff16 	bl	8000190 <memchr>
 800f364:	b108      	cbz	r0, 800f36a <_printf_i+0x1e6>
 800f366:	1b80      	subs	r0, r0, r6
 800f368:	6060      	str	r0, [r4, #4]
 800f36a:	6863      	ldr	r3, [r4, #4]
 800f36c:	6123      	str	r3, [r4, #16]
 800f36e:	2300      	movs	r3, #0
 800f370:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f374:	e7aa      	b.n	800f2cc <_printf_i+0x148>
 800f376:	6923      	ldr	r3, [r4, #16]
 800f378:	4632      	mov	r2, r6
 800f37a:	4649      	mov	r1, r9
 800f37c:	4640      	mov	r0, r8
 800f37e:	47d0      	blx	sl
 800f380:	3001      	adds	r0, #1
 800f382:	d0ad      	beq.n	800f2e0 <_printf_i+0x15c>
 800f384:	6823      	ldr	r3, [r4, #0]
 800f386:	079b      	lsls	r3, r3, #30
 800f388:	d413      	bmi.n	800f3b2 <_printf_i+0x22e>
 800f38a:	68e0      	ldr	r0, [r4, #12]
 800f38c:	9b03      	ldr	r3, [sp, #12]
 800f38e:	4298      	cmp	r0, r3
 800f390:	bfb8      	it	lt
 800f392:	4618      	movlt	r0, r3
 800f394:	e7a6      	b.n	800f2e4 <_printf_i+0x160>
 800f396:	2301      	movs	r3, #1
 800f398:	4632      	mov	r2, r6
 800f39a:	4649      	mov	r1, r9
 800f39c:	4640      	mov	r0, r8
 800f39e:	47d0      	blx	sl
 800f3a0:	3001      	adds	r0, #1
 800f3a2:	d09d      	beq.n	800f2e0 <_printf_i+0x15c>
 800f3a4:	3501      	adds	r5, #1
 800f3a6:	68e3      	ldr	r3, [r4, #12]
 800f3a8:	9903      	ldr	r1, [sp, #12]
 800f3aa:	1a5b      	subs	r3, r3, r1
 800f3ac:	42ab      	cmp	r3, r5
 800f3ae:	dcf2      	bgt.n	800f396 <_printf_i+0x212>
 800f3b0:	e7eb      	b.n	800f38a <_printf_i+0x206>
 800f3b2:	2500      	movs	r5, #0
 800f3b4:	f104 0619 	add.w	r6, r4, #25
 800f3b8:	e7f5      	b.n	800f3a6 <_printf_i+0x222>
 800f3ba:	bf00      	nop
 800f3bc:	08010e3b 	.word	0x08010e3b
 800f3c0:	08010e4c 	.word	0x08010e4c

0800f3c4 <__sflush_r>:
 800f3c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3cc:	0716      	lsls	r6, r2, #28
 800f3ce:	4605      	mov	r5, r0
 800f3d0:	460c      	mov	r4, r1
 800f3d2:	d454      	bmi.n	800f47e <__sflush_r+0xba>
 800f3d4:	684b      	ldr	r3, [r1, #4]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	dc02      	bgt.n	800f3e0 <__sflush_r+0x1c>
 800f3da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	dd48      	ble.n	800f472 <__sflush_r+0xae>
 800f3e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f3e2:	2e00      	cmp	r6, #0
 800f3e4:	d045      	beq.n	800f472 <__sflush_r+0xae>
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f3ec:	682f      	ldr	r7, [r5, #0]
 800f3ee:	6a21      	ldr	r1, [r4, #32]
 800f3f0:	602b      	str	r3, [r5, #0]
 800f3f2:	d030      	beq.n	800f456 <__sflush_r+0x92>
 800f3f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f3f6:	89a3      	ldrh	r3, [r4, #12]
 800f3f8:	0759      	lsls	r1, r3, #29
 800f3fa:	d505      	bpl.n	800f408 <__sflush_r+0x44>
 800f3fc:	6863      	ldr	r3, [r4, #4]
 800f3fe:	1ad2      	subs	r2, r2, r3
 800f400:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f402:	b10b      	cbz	r3, 800f408 <__sflush_r+0x44>
 800f404:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f406:	1ad2      	subs	r2, r2, r3
 800f408:	2300      	movs	r3, #0
 800f40a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f40c:	6a21      	ldr	r1, [r4, #32]
 800f40e:	4628      	mov	r0, r5
 800f410:	47b0      	blx	r6
 800f412:	1c43      	adds	r3, r0, #1
 800f414:	89a3      	ldrh	r3, [r4, #12]
 800f416:	d106      	bne.n	800f426 <__sflush_r+0x62>
 800f418:	6829      	ldr	r1, [r5, #0]
 800f41a:	291d      	cmp	r1, #29
 800f41c:	d82b      	bhi.n	800f476 <__sflush_r+0xb2>
 800f41e:	4a2a      	ldr	r2, [pc, #168]	@ (800f4c8 <__sflush_r+0x104>)
 800f420:	410a      	asrs	r2, r1
 800f422:	07d6      	lsls	r6, r2, #31
 800f424:	d427      	bmi.n	800f476 <__sflush_r+0xb2>
 800f426:	2200      	movs	r2, #0
 800f428:	6062      	str	r2, [r4, #4]
 800f42a:	04d9      	lsls	r1, r3, #19
 800f42c:	6922      	ldr	r2, [r4, #16]
 800f42e:	6022      	str	r2, [r4, #0]
 800f430:	d504      	bpl.n	800f43c <__sflush_r+0x78>
 800f432:	1c42      	adds	r2, r0, #1
 800f434:	d101      	bne.n	800f43a <__sflush_r+0x76>
 800f436:	682b      	ldr	r3, [r5, #0]
 800f438:	b903      	cbnz	r3, 800f43c <__sflush_r+0x78>
 800f43a:	6560      	str	r0, [r4, #84]	@ 0x54
 800f43c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f43e:	602f      	str	r7, [r5, #0]
 800f440:	b1b9      	cbz	r1, 800f472 <__sflush_r+0xae>
 800f442:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f446:	4299      	cmp	r1, r3
 800f448:	d002      	beq.n	800f450 <__sflush_r+0x8c>
 800f44a:	4628      	mov	r0, r5
 800f44c:	f7ff fa9a 	bl	800e984 <_free_r>
 800f450:	2300      	movs	r3, #0
 800f452:	6363      	str	r3, [r4, #52]	@ 0x34
 800f454:	e00d      	b.n	800f472 <__sflush_r+0xae>
 800f456:	2301      	movs	r3, #1
 800f458:	4628      	mov	r0, r5
 800f45a:	47b0      	blx	r6
 800f45c:	4602      	mov	r2, r0
 800f45e:	1c50      	adds	r0, r2, #1
 800f460:	d1c9      	bne.n	800f3f6 <__sflush_r+0x32>
 800f462:	682b      	ldr	r3, [r5, #0]
 800f464:	2b00      	cmp	r3, #0
 800f466:	d0c6      	beq.n	800f3f6 <__sflush_r+0x32>
 800f468:	2b1d      	cmp	r3, #29
 800f46a:	d001      	beq.n	800f470 <__sflush_r+0xac>
 800f46c:	2b16      	cmp	r3, #22
 800f46e:	d11e      	bne.n	800f4ae <__sflush_r+0xea>
 800f470:	602f      	str	r7, [r5, #0]
 800f472:	2000      	movs	r0, #0
 800f474:	e022      	b.n	800f4bc <__sflush_r+0xf8>
 800f476:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f47a:	b21b      	sxth	r3, r3
 800f47c:	e01b      	b.n	800f4b6 <__sflush_r+0xf2>
 800f47e:	690f      	ldr	r7, [r1, #16]
 800f480:	2f00      	cmp	r7, #0
 800f482:	d0f6      	beq.n	800f472 <__sflush_r+0xae>
 800f484:	0793      	lsls	r3, r2, #30
 800f486:	680e      	ldr	r6, [r1, #0]
 800f488:	bf08      	it	eq
 800f48a:	694b      	ldreq	r3, [r1, #20]
 800f48c:	600f      	str	r7, [r1, #0]
 800f48e:	bf18      	it	ne
 800f490:	2300      	movne	r3, #0
 800f492:	eba6 0807 	sub.w	r8, r6, r7
 800f496:	608b      	str	r3, [r1, #8]
 800f498:	f1b8 0f00 	cmp.w	r8, #0
 800f49c:	dde9      	ble.n	800f472 <__sflush_r+0xae>
 800f49e:	6a21      	ldr	r1, [r4, #32]
 800f4a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f4a2:	4643      	mov	r3, r8
 800f4a4:	463a      	mov	r2, r7
 800f4a6:	4628      	mov	r0, r5
 800f4a8:	47b0      	blx	r6
 800f4aa:	2800      	cmp	r0, #0
 800f4ac:	dc08      	bgt.n	800f4c0 <__sflush_r+0xfc>
 800f4ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4b6:	81a3      	strh	r3, [r4, #12]
 800f4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800f4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4c0:	4407      	add	r7, r0
 800f4c2:	eba8 0800 	sub.w	r8, r8, r0
 800f4c6:	e7e7      	b.n	800f498 <__sflush_r+0xd4>
 800f4c8:	dfbffffe 	.word	0xdfbffffe

0800f4cc <_fflush_r>:
 800f4cc:	b538      	push	{r3, r4, r5, lr}
 800f4ce:	690b      	ldr	r3, [r1, #16]
 800f4d0:	4605      	mov	r5, r0
 800f4d2:	460c      	mov	r4, r1
 800f4d4:	b913      	cbnz	r3, 800f4dc <_fflush_r+0x10>
 800f4d6:	2500      	movs	r5, #0
 800f4d8:	4628      	mov	r0, r5
 800f4da:	bd38      	pop	{r3, r4, r5, pc}
 800f4dc:	b118      	cbz	r0, 800f4e6 <_fflush_r+0x1a>
 800f4de:	6a03      	ldr	r3, [r0, #32]
 800f4e0:	b90b      	cbnz	r3, 800f4e6 <_fflush_r+0x1a>
 800f4e2:	f7ff f825 	bl	800e530 <__sinit>
 800f4e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4ea:	2b00      	cmp	r3, #0
 800f4ec:	d0f3      	beq.n	800f4d6 <_fflush_r+0xa>
 800f4ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f4f0:	07d0      	lsls	r0, r2, #31
 800f4f2:	d404      	bmi.n	800f4fe <_fflush_r+0x32>
 800f4f4:	0599      	lsls	r1, r3, #22
 800f4f6:	d402      	bmi.n	800f4fe <_fflush_r+0x32>
 800f4f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f4fa:	f7ff fa32 	bl	800e962 <__retarget_lock_acquire_recursive>
 800f4fe:	4628      	mov	r0, r5
 800f500:	4621      	mov	r1, r4
 800f502:	f7ff ff5f 	bl	800f3c4 <__sflush_r>
 800f506:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f508:	07da      	lsls	r2, r3, #31
 800f50a:	4605      	mov	r5, r0
 800f50c:	d4e4      	bmi.n	800f4d8 <_fflush_r+0xc>
 800f50e:	89a3      	ldrh	r3, [r4, #12]
 800f510:	059b      	lsls	r3, r3, #22
 800f512:	d4e1      	bmi.n	800f4d8 <_fflush_r+0xc>
 800f514:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f516:	f7ff fa25 	bl	800e964 <__retarget_lock_release_recursive>
 800f51a:	e7dd      	b.n	800f4d8 <_fflush_r+0xc>

0800f51c <__swhatbuf_r>:
 800f51c:	b570      	push	{r4, r5, r6, lr}
 800f51e:	460c      	mov	r4, r1
 800f520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f524:	2900      	cmp	r1, #0
 800f526:	b096      	sub	sp, #88	@ 0x58
 800f528:	4615      	mov	r5, r2
 800f52a:	461e      	mov	r6, r3
 800f52c:	da0d      	bge.n	800f54a <__swhatbuf_r+0x2e>
 800f52e:	89a3      	ldrh	r3, [r4, #12]
 800f530:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f534:	f04f 0100 	mov.w	r1, #0
 800f538:	bf14      	ite	ne
 800f53a:	2340      	movne	r3, #64	@ 0x40
 800f53c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f540:	2000      	movs	r0, #0
 800f542:	6031      	str	r1, [r6, #0]
 800f544:	602b      	str	r3, [r5, #0]
 800f546:	b016      	add	sp, #88	@ 0x58
 800f548:	bd70      	pop	{r4, r5, r6, pc}
 800f54a:	466a      	mov	r2, sp
 800f54c:	f000 f896 	bl	800f67c <_fstat_r>
 800f550:	2800      	cmp	r0, #0
 800f552:	dbec      	blt.n	800f52e <__swhatbuf_r+0x12>
 800f554:	9901      	ldr	r1, [sp, #4]
 800f556:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f55a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f55e:	4259      	negs	r1, r3
 800f560:	4159      	adcs	r1, r3
 800f562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f566:	e7eb      	b.n	800f540 <__swhatbuf_r+0x24>

0800f568 <__smakebuf_r>:
 800f568:	898b      	ldrh	r3, [r1, #12]
 800f56a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f56c:	079d      	lsls	r5, r3, #30
 800f56e:	4606      	mov	r6, r0
 800f570:	460c      	mov	r4, r1
 800f572:	d507      	bpl.n	800f584 <__smakebuf_r+0x1c>
 800f574:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f578:	6023      	str	r3, [r4, #0]
 800f57a:	6123      	str	r3, [r4, #16]
 800f57c:	2301      	movs	r3, #1
 800f57e:	6163      	str	r3, [r4, #20]
 800f580:	b003      	add	sp, #12
 800f582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f584:	ab01      	add	r3, sp, #4
 800f586:	466a      	mov	r2, sp
 800f588:	f7ff ffc8 	bl	800f51c <__swhatbuf_r>
 800f58c:	9f00      	ldr	r7, [sp, #0]
 800f58e:	4605      	mov	r5, r0
 800f590:	4639      	mov	r1, r7
 800f592:	4630      	mov	r0, r6
 800f594:	f7ff fa62 	bl	800ea5c <_malloc_r>
 800f598:	b948      	cbnz	r0, 800f5ae <__smakebuf_r+0x46>
 800f59a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f59e:	059a      	lsls	r2, r3, #22
 800f5a0:	d4ee      	bmi.n	800f580 <__smakebuf_r+0x18>
 800f5a2:	f023 0303 	bic.w	r3, r3, #3
 800f5a6:	f043 0302 	orr.w	r3, r3, #2
 800f5aa:	81a3      	strh	r3, [r4, #12]
 800f5ac:	e7e2      	b.n	800f574 <__smakebuf_r+0xc>
 800f5ae:	89a3      	ldrh	r3, [r4, #12]
 800f5b0:	6020      	str	r0, [r4, #0]
 800f5b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5b6:	81a3      	strh	r3, [r4, #12]
 800f5b8:	9b01      	ldr	r3, [sp, #4]
 800f5ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f5be:	b15b      	cbz	r3, 800f5d8 <__smakebuf_r+0x70>
 800f5c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5c4:	4630      	mov	r0, r6
 800f5c6:	f000 f86b 	bl	800f6a0 <_isatty_r>
 800f5ca:	b128      	cbz	r0, 800f5d8 <__smakebuf_r+0x70>
 800f5cc:	89a3      	ldrh	r3, [r4, #12]
 800f5ce:	f023 0303 	bic.w	r3, r3, #3
 800f5d2:	f043 0301 	orr.w	r3, r3, #1
 800f5d6:	81a3      	strh	r3, [r4, #12]
 800f5d8:	89a3      	ldrh	r3, [r4, #12]
 800f5da:	431d      	orrs	r5, r3
 800f5dc:	81a5      	strh	r5, [r4, #12]
 800f5de:	e7cf      	b.n	800f580 <__smakebuf_r+0x18>

0800f5e0 <_putc_r>:
 800f5e0:	b570      	push	{r4, r5, r6, lr}
 800f5e2:	460d      	mov	r5, r1
 800f5e4:	4614      	mov	r4, r2
 800f5e6:	4606      	mov	r6, r0
 800f5e8:	b118      	cbz	r0, 800f5f2 <_putc_r+0x12>
 800f5ea:	6a03      	ldr	r3, [r0, #32]
 800f5ec:	b90b      	cbnz	r3, 800f5f2 <_putc_r+0x12>
 800f5ee:	f7fe ff9f 	bl	800e530 <__sinit>
 800f5f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f5f4:	07d8      	lsls	r0, r3, #31
 800f5f6:	d405      	bmi.n	800f604 <_putc_r+0x24>
 800f5f8:	89a3      	ldrh	r3, [r4, #12]
 800f5fa:	0599      	lsls	r1, r3, #22
 800f5fc:	d402      	bmi.n	800f604 <_putc_r+0x24>
 800f5fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f600:	f7ff f9af 	bl	800e962 <__retarget_lock_acquire_recursive>
 800f604:	68a3      	ldr	r3, [r4, #8]
 800f606:	3b01      	subs	r3, #1
 800f608:	2b00      	cmp	r3, #0
 800f60a:	60a3      	str	r3, [r4, #8]
 800f60c:	da05      	bge.n	800f61a <_putc_r+0x3a>
 800f60e:	69a2      	ldr	r2, [r4, #24]
 800f610:	4293      	cmp	r3, r2
 800f612:	db12      	blt.n	800f63a <_putc_r+0x5a>
 800f614:	b2eb      	uxtb	r3, r5
 800f616:	2b0a      	cmp	r3, #10
 800f618:	d00f      	beq.n	800f63a <_putc_r+0x5a>
 800f61a:	6823      	ldr	r3, [r4, #0]
 800f61c:	1c5a      	adds	r2, r3, #1
 800f61e:	6022      	str	r2, [r4, #0]
 800f620:	701d      	strb	r5, [r3, #0]
 800f622:	b2ed      	uxtb	r5, r5
 800f624:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f626:	07da      	lsls	r2, r3, #31
 800f628:	d405      	bmi.n	800f636 <_putc_r+0x56>
 800f62a:	89a3      	ldrh	r3, [r4, #12]
 800f62c:	059b      	lsls	r3, r3, #22
 800f62e:	d402      	bmi.n	800f636 <_putc_r+0x56>
 800f630:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f632:	f7ff f997 	bl	800e964 <__retarget_lock_release_recursive>
 800f636:	4628      	mov	r0, r5
 800f638:	bd70      	pop	{r4, r5, r6, pc}
 800f63a:	4629      	mov	r1, r5
 800f63c:	4622      	mov	r2, r4
 800f63e:	4630      	mov	r0, r6
 800f640:	f7ff f887 	bl	800e752 <__swbuf_r>
 800f644:	4605      	mov	r5, r0
 800f646:	e7ed      	b.n	800f624 <_putc_r+0x44>

0800f648 <memmove>:
 800f648:	4288      	cmp	r0, r1
 800f64a:	b510      	push	{r4, lr}
 800f64c:	eb01 0402 	add.w	r4, r1, r2
 800f650:	d902      	bls.n	800f658 <memmove+0x10>
 800f652:	4284      	cmp	r4, r0
 800f654:	4623      	mov	r3, r4
 800f656:	d807      	bhi.n	800f668 <memmove+0x20>
 800f658:	1e43      	subs	r3, r0, #1
 800f65a:	42a1      	cmp	r1, r4
 800f65c:	d008      	beq.n	800f670 <memmove+0x28>
 800f65e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f662:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f666:	e7f8      	b.n	800f65a <memmove+0x12>
 800f668:	4402      	add	r2, r0
 800f66a:	4601      	mov	r1, r0
 800f66c:	428a      	cmp	r2, r1
 800f66e:	d100      	bne.n	800f672 <memmove+0x2a>
 800f670:	bd10      	pop	{r4, pc}
 800f672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f67a:	e7f7      	b.n	800f66c <memmove+0x24>

0800f67c <_fstat_r>:
 800f67c:	b538      	push	{r3, r4, r5, lr}
 800f67e:	4d07      	ldr	r5, [pc, #28]	@ (800f69c <_fstat_r+0x20>)
 800f680:	2300      	movs	r3, #0
 800f682:	4604      	mov	r4, r0
 800f684:	4608      	mov	r0, r1
 800f686:	4611      	mov	r1, r2
 800f688:	602b      	str	r3, [r5, #0]
 800f68a:	f000 f867 	bl	800f75c <_fstat>
 800f68e:	1c43      	adds	r3, r0, #1
 800f690:	d102      	bne.n	800f698 <_fstat_r+0x1c>
 800f692:	682b      	ldr	r3, [r5, #0]
 800f694:	b103      	cbz	r3, 800f698 <_fstat_r+0x1c>
 800f696:	6023      	str	r3, [r4, #0]
 800f698:	bd38      	pop	{r3, r4, r5, pc}
 800f69a:	bf00      	nop
 800f69c:	200023bc 	.word	0x200023bc

0800f6a0 <_isatty_r>:
 800f6a0:	b538      	push	{r3, r4, r5, lr}
 800f6a2:	4d06      	ldr	r5, [pc, #24]	@ (800f6bc <_isatty_r+0x1c>)
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	4604      	mov	r4, r0
 800f6a8:	4608      	mov	r0, r1
 800f6aa:	602b      	str	r3, [r5, #0]
 800f6ac:	f000 f85e 	bl	800f76c <_isatty>
 800f6b0:	1c43      	adds	r3, r0, #1
 800f6b2:	d102      	bne.n	800f6ba <_isatty_r+0x1a>
 800f6b4:	682b      	ldr	r3, [r5, #0]
 800f6b6:	b103      	cbz	r3, 800f6ba <_isatty_r+0x1a>
 800f6b8:	6023      	str	r3, [r4, #0]
 800f6ba:	bd38      	pop	{r3, r4, r5, pc}
 800f6bc:	200023bc 	.word	0x200023bc

0800f6c0 <_sbrk_r>:
 800f6c0:	b538      	push	{r3, r4, r5, lr}
 800f6c2:	4d06      	ldr	r5, [pc, #24]	@ (800f6dc <_sbrk_r+0x1c>)
 800f6c4:	2300      	movs	r3, #0
 800f6c6:	4604      	mov	r4, r0
 800f6c8:	4608      	mov	r0, r1
 800f6ca:	602b      	str	r3, [r5, #0]
 800f6cc:	f000 f866 	bl	800f79c <_sbrk>
 800f6d0:	1c43      	adds	r3, r0, #1
 800f6d2:	d102      	bne.n	800f6da <_sbrk_r+0x1a>
 800f6d4:	682b      	ldr	r3, [r5, #0]
 800f6d6:	b103      	cbz	r3, 800f6da <_sbrk_r+0x1a>
 800f6d8:	6023      	str	r3, [r4, #0]
 800f6da:	bd38      	pop	{r3, r4, r5, pc}
 800f6dc:	200023bc 	.word	0x200023bc

0800f6e0 <_realloc_r>:
 800f6e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f6e4:	4680      	mov	r8, r0
 800f6e6:	4615      	mov	r5, r2
 800f6e8:	460c      	mov	r4, r1
 800f6ea:	b921      	cbnz	r1, 800f6f6 <_realloc_r+0x16>
 800f6ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f6f0:	4611      	mov	r1, r2
 800f6f2:	f7ff b9b3 	b.w	800ea5c <_malloc_r>
 800f6f6:	b92a      	cbnz	r2, 800f704 <_realloc_r+0x24>
 800f6f8:	f7ff f944 	bl	800e984 <_free_r>
 800f6fc:	2400      	movs	r4, #0
 800f6fe:	4620      	mov	r0, r4
 800f700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f704:	f000 f81a 	bl	800f73c <_malloc_usable_size_r>
 800f708:	4285      	cmp	r5, r0
 800f70a:	4606      	mov	r6, r0
 800f70c:	d802      	bhi.n	800f714 <_realloc_r+0x34>
 800f70e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f712:	d8f4      	bhi.n	800f6fe <_realloc_r+0x1e>
 800f714:	4629      	mov	r1, r5
 800f716:	4640      	mov	r0, r8
 800f718:	f7ff f9a0 	bl	800ea5c <_malloc_r>
 800f71c:	4607      	mov	r7, r0
 800f71e:	2800      	cmp	r0, #0
 800f720:	d0ec      	beq.n	800f6fc <_realloc_r+0x1c>
 800f722:	42b5      	cmp	r5, r6
 800f724:	462a      	mov	r2, r5
 800f726:	4621      	mov	r1, r4
 800f728:	bf28      	it	cs
 800f72a:	4632      	movcs	r2, r6
 800f72c:	f7ff f91b 	bl	800e966 <memcpy>
 800f730:	4621      	mov	r1, r4
 800f732:	4640      	mov	r0, r8
 800f734:	f7ff f926 	bl	800e984 <_free_r>
 800f738:	463c      	mov	r4, r7
 800f73a:	e7e0      	b.n	800f6fe <_realloc_r+0x1e>

0800f73c <_malloc_usable_size_r>:
 800f73c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f740:	1f18      	subs	r0, r3, #4
 800f742:	2b00      	cmp	r3, #0
 800f744:	bfbc      	itt	lt
 800f746:	580b      	ldrlt	r3, [r1, r0]
 800f748:	18c0      	addlt	r0, r0, r3
 800f74a:	4770      	bx	lr

0800f74c <_close>:
 800f74c:	4b02      	ldr	r3, [pc, #8]	@ (800f758 <_close+0xc>)
 800f74e:	2258      	movs	r2, #88	@ 0x58
 800f750:	601a      	str	r2, [r3, #0]
 800f752:	f04f 30ff 	mov.w	r0, #4294967295
 800f756:	4770      	bx	lr
 800f758:	200023bc 	.word	0x200023bc

0800f75c <_fstat>:
 800f75c:	4b02      	ldr	r3, [pc, #8]	@ (800f768 <_fstat+0xc>)
 800f75e:	2258      	movs	r2, #88	@ 0x58
 800f760:	601a      	str	r2, [r3, #0]
 800f762:	f04f 30ff 	mov.w	r0, #4294967295
 800f766:	4770      	bx	lr
 800f768:	200023bc 	.word	0x200023bc

0800f76c <_isatty>:
 800f76c:	4b02      	ldr	r3, [pc, #8]	@ (800f778 <_isatty+0xc>)
 800f76e:	2258      	movs	r2, #88	@ 0x58
 800f770:	601a      	str	r2, [r3, #0]
 800f772:	2000      	movs	r0, #0
 800f774:	4770      	bx	lr
 800f776:	bf00      	nop
 800f778:	200023bc 	.word	0x200023bc

0800f77c <_lseek>:
 800f77c:	4b02      	ldr	r3, [pc, #8]	@ (800f788 <_lseek+0xc>)
 800f77e:	2258      	movs	r2, #88	@ 0x58
 800f780:	601a      	str	r2, [r3, #0]
 800f782:	f04f 30ff 	mov.w	r0, #4294967295
 800f786:	4770      	bx	lr
 800f788:	200023bc 	.word	0x200023bc

0800f78c <_read>:
 800f78c:	4b02      	ldr	r3, [pc, #8]	@ (800f798 <_read+0xc>)
 800f78e:	2258      	movs	r2, #88	@ 0x58
 800f790:	601a      	str	r2, [r3, #0]
 800f792:	f04f 30ff 	mov.w	r0, #4294967295
 800f796:	4770      	bx	lr
 800f798:	200023bc 	.word	0x200023bc

0800f79c <_sbrk>:
 800f79c:	4a04      	ldr	r2, [pc, #16]	@ (800f7b0 <_sbrk+0x14>)
 800f79e:	6811      	ldr	r1, [r2, #0]
 800f7a0:	4603      	mov	r3, r0
 800f7a2:	b909      	cbnz	r1, 800f7a8 <_sbrk+0xc>
 800f7a4:	4903      	ldr	r1, [pc, #12]	@ (800f7b4 <_sbrk+0x18>)
 800f7a6:	6011      	str	r1, [r2, #0]
 800f7a8:	6810      	ldr	r0, [r2, #0]
 800f7aa:	4403      	add	r3, r0
 800f7ac:	6013      	str	r3, [r2, #0]
 800f7ae:	4770      	bx	lr
 800f7b0:	200023cc 	.word	0x200023cc
 800f7b4:	200023d0 	.word	0x200023d0

0800f7b8 <_init>:
 800f7b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7ba:	bf00      	nop
 800f7bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7be:	bc08      	pop	{r3}
 800f7c0:	469e      	mov	lr, r3
 800f7c2:	4770      	bx	lr

0800f7c4 <_fini>:
 800f7c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7c6:	bf00      	nop
 800f7c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f7ca:	bc08      	pop	{r3}
 800f7cc:	469e      	mov	lr, r3
 800f7ce:	4770      	bx	lr
