Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y3): (0,64,150,199)            | (X1,Y3): (65,116,150,199)          
| (X0,Y2): (0,64,100,149)            | (X1,Y2): (65,116,100,149)          
| (X0,Y1): (0,64,50,99)              | (X1,Y1): (65,116,50,99)            
| (X0,Y0): (0,64,0,49)               | (X1,Y0): (65,116,0,49)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKB     | HCKB     | MRCKB     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X0,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1200     | 600      | 10      | 20      
| (X0,Y3)               | 4           | 4           | 4        | 4         | 12       | 2         | 1900     | 900      | 10      | 20      
| (X1,Y0)               | 0           | 0           | 0        | 0         | 12       | 0         | 1400     | 500      | 30      | 40      
| (X1,Y1)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y2)               | 4           | 4           | 4        | 4         | 12       | 2         | 1400     | 500      | 30      | 40      
| (X1,Y3)               | 0           | 0           | 0        | 0         | 12       | 0         | 1275     | 475      | 25      | 40      
+--------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                                                                | Source Pin        | Source-Buffer Net                                          | Buffer Input Pin     | Buffer  Name                                                        | Buffer Output Pin     | Buffer-Load Net                                   | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_RCLK2FABRIC     | debugtest_top_inst/rxclk                                   | CLK                  | clkbufg_0/gopclkbufg                                                | CLKOUT                | ntclkbufg_0                                       |  ---                            |  ---            |  ---                     | (114,114,8,8)                | 582             | 0                   
| sys_clk_ibuf/opit_1                                                                                                         | DI_TO_CLK         | nt_sys_clk                                                 | CLK                  | clkbufg_2/gopclkbufg                                                | CLKOUT                | ntclkbufg_2                                       |  ---                            |  ---            |  ---                     |  ---                         | 148             | 0                   
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_TCLK2FABRIC     | debugtest_top_inst/txclk                                   | CLK                  | clkbufg_3/gopclkbufg                                                | CLKOUT                | ntclkbufg_3                                       |  ---                            |  ---            |  ---                     | (114,114,8,8)                | 133             | 0                   
| u_pll/u_gpll/gpll_inst                                                                                                      | CLKOUT0           | cfg_clk                                                    | CLK                  | clkbufg_4/gopclkbufg                                                | CLKOUT                | ntclkbufg_4                                       |  ---                            |  ---            | (2,2,113,114)            |  ---                         | 128             | 0                   
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                          | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0         | CLK                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | CLKOUT                | ddr_rw_inst/ui_clk                                |  ---                            |  ---            |  ---                     |  ---                         | 3217            | 1                   
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                         | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0     | CLK                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | CLKOUT                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk     |  ---                            |  ---            |  ---                     |  ---                         | 123             | 0                   
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT1           | nt_sd_clk                                                  | CLK                  | clkbufg_5/gopclkbufg                                                | CLKOUT                | ntclkbufg_5                                       |  ---                            |  ---            |  ---                     |  ---                         | 59              | 0                   
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT0           | nt_pixclk_out                                              | CLK                  | clkbufg_1/gopclkbufg                                                | CLKOUT                | ntclkbufg_1                                       |  ---                            |  ---            |  ---                     |  ---                         | 431             | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                                                                 | Source Pin        | Source-Load Net                                            | Clock Region Of Source Site     | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_RCLK2FABRIC     | debugtest_top_inst/rxclk                                   | (X1,Y0)                         | HSSTLP_364_0      | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                                                                         | DI_TO_CLK         | nt_sys_clk                                                 | (X0,Y3)                         | IOLHR_16_1080     | 1                      | 1                          
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_TCLK2FABRIC     | debugtest_top_inst/txclk                                   | (X1,Y0)                         | HSSTLP_364_0      | 1                      | 0                          
| u_pll/u_gpll/gpll_inst                                                                                                      | CLKOUT0           | cfg_clk                                                    | (X0,Y3)                         | GPLL_7_1075       | 1                      | 1                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                          | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0         |  ---                            |  ---              | 1                      | 0                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                         | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0     |  ---                            |  ---              | 1                      | 0                          
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT1           | nt_sd_clk                                                  |  ---                            |  ---              | 1                      | 1                          
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT0           | nt_pixclk_out                                              |  ---                            |  ---              | 1                      | 1                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                     | Source Pin     | Source-Buffer Net                                    | Buffer Input Pin     | Buffer  Name                                                                               | Buffer Output Pin     | Buffer-Load Net                                                           | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk     | CLKIN                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     |  ---                            |  ---            |  ---                     | (116,116,53,53)              | 1               | 0                   
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk     | CLKIN                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     |  ---                            |  ---            |  ---                     | (116,116,103,103)            | 1               | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Regional Clock Source Constraint Details:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                      | Source Pin     | Source-Load Net                                      | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P       | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk     |  ---                            |  ---            | 2                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                                                                                | Source  Pin       | Source-Buffer Net                                          | Buffer Input Pin     | Buffer  Name                                                        | Buffer Output Pin     | Buffer-Load Net                                   | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_RCLK2FABRIC     | debugtest_top_inst/rxclk                                   | CLK                  | clkbufg_0/gopclkbufg                                                | CLKOUT                | ntclkbufg_0                                       | USCM_215_576     |  ---                     | (77,114,8,81)                | 582             | 0                   
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT0           | nt_pixclk_out                                              | CLK                  | clkbufg_1/gopclkbufg                                                | CLKOUT                | ntclkbufg_1                                       | USCM_215_591     |  ---                     | (61,99,57,127)               | 431             | 0                   
| sys_clk_ibuf/opit_1                                                                                                         | DI_TO_CLK         | nt_sys_clk                                                 | CLK                  | clkbufg_2/gopclkbufg                                                | CLKOUT                | ntclkbufg_2                                       | USCM_215_624     |  ---                     | (98,113,6,14)                | 147             | 0                   
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_TCLK2FABRIC     | debugtest_top_inst/txclk                                   | CLK                  | clkbufg_3/gopclkbufg                                                | CLKOUT                | ntclkbufg_3                                       | USCM_215_579     |  ---                     | (74,114,8,82)                | 133             | 0                   
| u_pll/u_gpll/gpll_inst                                                                                                      | CLKOUT0           | cfg_clk                                                    | CLK                  | clkbufg_4/gopclkbufg                                                | CLKOUT                | ntclkbufg_4                                       | USCM_215_627     | (2,2,113,114)            | (4,15,111,118)               | 128             | 0                   
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT1           | nt_sd_clk                                                  | CLK                  | clkbufg_5/gopclkbufg                                                | CLKOUT                | ntclkbufg_5                                       | USCM_215_588     |  ---                     | (63,90,115,127)              | 59              | 0                   
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                         | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0     | CLK                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_rst_clk_bufg/gopclkbufg     | CLKOUT                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk     | USCM_215_585     |  ---                     | (103,116,76,108)             | 121             | 0                   
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                          | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0         | CLK                  | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_sysclk_bufg/gopclkbufg      | CLKOUT                | ddr_rw_inst/ui_clk                                | USCM_215_582     |  ---                     | (0,116,58,143)               | 3201            | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                                                                                 | Source  Pin       | Source-Load Net                                            | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_RCLK2FABRIC     | debugtest_top_inst/rxclk                                   | HSSTLP_364_0      | 1                      | 0                          
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT0           | nt_pixclk_out                                              | GPLL_7_157        | 1                      | 1                          
| sys_clk_ibuf/opit_1                                                                                                         | DI_TO_CLK         | nt_sys_clk                                                 | IOLHR_16_1080     | 1                      | 1                          
| debugtest_top_inst/hsst_for_labfpga_dut_top_inst/U_INST/U_GTP_HSSTLP_WRAPPER/CHANNEL2_ENABLE.U_GTP_HSSTLP_LANE2/gophsst     | P_TCLK2FABRIC     | debugtest_top_inst/txclk                                   | HSSTLP_364_0      | 1                      | 0                          
| u_pll/u_gpll/gpll_inst                                                                                                      | CLKOUT0           | cfg_clk                                                    | GPLL_7_1075       | 1                      | 1                          
| pll_inst/u_gpll/gpll_inst                                                                                                   | CLKOUT1           | nt_sd_clk                                                  | GPLL_7_157        | 1                      | 1                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_clk_gpll/u_gpll/gpll_inst                                                         | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/rst_gpll_clkout0     | GPLL_7_463        | 1                      | 0                          
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_gpll/u_gpll/gpll_inst                                                          | CLKOUT0           | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/gpll_clkout0         | GPLL_367_463      | 1                      | 0                          
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Buffer:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                     | Source  Pin     | Source-Buffer Net                                    | Buffer Input Pin     | Buffer  Name                                                                               | Buffer Output Pin     | Buffer-Load Net                                                           | Buffer Site      | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk     | CLKIN                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].u_clkbufr/goprclk     | CLKOUT                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [0]     | RCKB_363_456     |  ---                     | (116,116,53,53)              | 1               | 0                   
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk     | CLKIN                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].u_clkbufr/goprclk     | CLKOUT                | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/ddrphy_slice_top/ppll_clkin [1]     | RCKB_363_762     |  ---                     | (116,116,103,103)            | 1               | 0                   
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Regional Clock Source:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                      | Source  Pin     | Source-Load Net                                      | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/u_clkbufm/clkbufm_inst     | CLKOUT_P        | ddr_rw_inst/axi_ddr_inst/u_ddrphy_top/pll_refclk     | MRCKB_361_456     | 2                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

