
*** Running vivado
    with args -log RISCV_pipeline.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_pipeline.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source RISCV_pipeline.tcl -notrace
Command: synth_design -top RISCV_pipeline -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6312 
ERROR: [Synth 8-2474] operator or is only allowed in a property/sequence/event-or expr [D:/Projects/New folder/RISCV_pipeline.v:47]
ERROR: [Synth 8-2474] operator or is only allowed in a property/sequence/event-or expr [D:/Projects/New folder/RISCV_pipeline.v:67]
INFO: [Synth 8-2350] module RISCV_pipeline ignored due to previous errors [D:/Projects/New folder/RISCV_pipeline.v:16]
Failed to read verilog 'D:/Projects/New folder/RISCV_pipeline.v'
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Apr 20 19:04:53 2024...
