
AVRASM ver. 2.1.30  D:\prog\Atmega8\color\List\1.asm Wed Sep 02 00:59:48 2015

                 
                 
                 ;CodeVisionAVR C Compiler V2.05.0 Professional
                 ;(C) Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type                : ATmega8
                 ;Program type             : Application
                 ;Clock frequency          : 2,000000 MHz
                 ;Memory model             : Small
                 ;Optimize for             : Speed
                 ;(s)printf features       : int, width
                 ;(s)scanf features        : int, width
                 ;External RAM size        : 0
                 ;Data Stack size          : 256 byte(s)
                 ;Heap size                : 0 byte(s)
                 ;Promote 'char' to 'int'  : Yes
                 ;'char' is unsigned       : Yes
                 ;8 bit enums              : Yes
                 ;global 'const' stored in FLASH: No
                 ;Enhanced core instructions    : On
                 ;Smart register allocation     : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1119
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X+
                 	LD   R22,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c0a2      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 c0bc      	RJMP _timer2_ovf_isr
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c0b7      	RJMP _timer1_ovf_isr
000009 c10c      	RJMP _timer0_ovf_isr
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _pp:
000013 0841
000014 0841
000015 0841
000016 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000017 0841
000018 0841
000019 0841
00001a 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00001b 0841
00001c f800
00001d 0841
00001e f800      	.DB  0x41,0x8,0x0,0xF8,0x41,0x8,0x0,0xF8
00001f 0841
000020 0841
000021 0841
000022 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000023 f800
000024 0841
000025 f800
000026 0841      	.DB  0x0,0xF8,0x41,0x8,0x0,0xF8,0x41,0x8
000027 f800
000028 0841
000029 0841
00002a 0841      	.DB  0x0,0xF8,0x41,0x8,0x41,0x8,0x41,0x8
00002b f800
00002c 0841
00002d 0841
00002e 0841      	.DB  0x0,0xF8,0x41,0x8,0x41,0x8,0x41,0x8
00002f f800
000030 0841
000031 0841
000032 0841      	.DB  0x0,0xF8,0x41,0x8,0x41,0x8,0x41,0x8
000033 0841
000034 f800
000035 0841
000036 f800      	.DB  0x41,0x8,0x0,0xF8,0x41,0x8,0x0,0xF8
000037 0841
000038 0841
000039 0841
00003a 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00003b 0841
00003c 0841
00003d f800
00003e 0841      	.DB  0x41,0x8,0x41,0x8,0x0,0xF8,0x41,0x8
00003f 0841
000040 0841
000041 0841
000042 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000043 0841
000044 0841
000045 0841
000046 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000047 07e0
000048 0841
000049 07e0
00004a 0841      	.DB  0xE0,0x7,0x41,0x8,0xE0,0x7,0x41,0x8
00004b 0841
00004c 0841
00004d 0841
00004e 07e0      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0xE0,0x7
00004f 0841
000050 07e0
000051 0841
000052 07e0      	.DB  0x41,0x8,0xE0,0x7,0x41,0x8,0xE0,0x7
000053 0841
000054 0841
000055 0841
000056 07e0      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0xE0,0x7
000057 0841
000058 0841
000059 0841
00005a 07e0      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0xE0,0x7
00005b 0841
00005c 0841
00005d 0841
00005e 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00005f 07e0
000060 0841
000061 07e0
000062 0841      	.DB  0xE0,0x7,0x41,0x8,0xE0,0x7,0x41,0x8
000063 0841
000064 0841
000065 0841
000066 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000067 0841
000068 07e0
000069 0841
00006a 0841      	.DB  0x41,0x8,0xE0,0x7,0x41,0x8,0x41,0x8
00006b 0841
00006c 0841
00006d 0841
00006e 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00006f 0841
000070 0841
000071 0841
000072 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000073 0841
000074 001f
000075 0841
000076 001f      	.DB  0x41,0x8,0x1F,0x0,0x41,0x8,0x1F,0x0
000077 0841
000078 0841
000079 0841
00007a 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00007b 001f
00007c 0841
00007d 001f
00007e 0841      	.DB  0x1F,0x0,0x41,0x8,0x1F,0x0,0x41,0x8
00007f 001f
000080 0841
000081 0841
000082 0841      	.DB  0x1F,0x0,0x41,0x8,0x41,0x8,0x41,0x8
000083 001f
000084 0841
000085 0841
000086 0841      	.DB  0x1F,0x0,0x41,0x8,0x41,0x8,0x41,0x8
000087 001f
000088 0841
000089 0841
00008a 0841      	.DB  0x1F,0x0,0x41,0x8,0x41,0x8,0x41,0x8
00008b 0841
00008c 001f
00008d 0841
00008e 001f      	.DB  0x41,0x8,0x1F,0x0,0x41,0x8,0x1F,0x0
00008f 0841
000090 0841
000091 0841
000092 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
000093 0841
000094 0841
000095 001f
000096 0841      	.DB  0x41,0x8,0x41,0x8,0x1F,0x0,0x41,0x8
000097 0841
000098 0841
000099 0841
00009a 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00009b 0841
00009c 0841
00009d 0841
00009e 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
00009f 0841
0000a0 0841
0000a1 0841
0000a2 0841      	.DB  0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8
                 
                 __RESET:
0000a3 94f8      	CLI
0000a4 27ee      	CLR  R30
0000a5 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
0000a6 e0f1      	LDI  R31,1
0000a7 bffb      	OUT  GICR,R31
0000a8 bfeb      	OUT  GICR,R30
0000a9 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
0000aa e1f8      	LDI  R31,0x18
0000ab bdf1      	OUT  WDTCR,R31
0000ac bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
0000ad e08d      	LDI  R24,(14-2)+1
0000ae e0a2      	LDI  R26,2
0000af 27bb      	CLR  R27
                 __CLEAR_REG:
0000b0 93ed      	ST   X+,R30
0000b1 958a      	DEC  R24
0000b2 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000b3 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
0000b4 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
0000b5 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
0000b6 93ed      	ST   X+,R30
0000b7 9701      	SBIW R24,1
0000b8 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000b9 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000ba bfed      	OUT  SPL,R30
0000bb e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000bc bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000bd e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000be e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000bf c126      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*****************************************************
                 ;This program was produced by the
                 ;CodeWizardAVR V2.05.0 Professional
                 ;Automatic Program Generator
                 ;© Copyright 1998-2010 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 30.08.2015
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 2,000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*****************************************************/
                 ;#define L PORTD
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <sleep.h>
                 ;#define ALL 2
                 ;flash unsigned char pp[] = {
                 ;0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,
                 ;0x41,0x8,0x0,0xf8,0x41,0x8,0x0,0xf8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,
                 ;0x8,0x0,0xf8,0x41,0x8,0x0,0xf8,0x41,0x8,0x0,0xf8,0x41,0x8,0x41,0x8,
                 ;0x41,0x8,0x0,0xf8,0x41,0x8,0x41,0x8,0x41,0x8,0x0,0xf8,0x41,0x8,0x41,
                 ;0x8,0x41,0x8,0x41,0x8,0x0,0xf8,0x41,0x8,0x0,0xf8,0x41,0x8,0x41,0x8,
                 ;0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x0,0xf8,0x41,0x8,0x41,0x8,0x41,
                 ;0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0xe0,0x7,
                 ;0x41,0x8,0xe0,0x7,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0xe0,0x7,0x41,
                 ;0x8,0xe0,0x7,0x41,0x8,0xe0,0x7,0x41,0x8,0x41,0x8,0x41,0x8,0xe0,0x7,
                 ;0x41,0x8,0x41,0x8,0x41,0x8,0xe0,0x7,0x41,0x8,0x41,0x8,0x41,0x8,0x41,
                 ;0x8,0xe0,0x7,0x41,0x8,0xe0,0x7,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,
                 ;0x41,0x8,0x41,0x8,0xe0,0x7,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,
                 ;0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x1f,0x0,
                 ;0x41,0x8,0x1f,0x0,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x1f,0x0,0x41,
                 ;0x8,0x1f,0x0,0x41,0x8,0x1f,0x0,0x41,0x8,0x41,0x8,0x41,0x8,0x1f,0x0,
                 ;0x41,0x8,0x41,0x8,0x41,0x8,0x1f,0x0,0x41,0x8,0x41,0x8,0x41,0x8,0x41,
                 ;0x8,0x1f,0x0,0x41,0x8,0x1f,0x0,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,
                 ;0x41,0x8,0x41,0x8,0x1f,0x0,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,
                 ;0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,0x41,0x8,
                 ;0x41,0x8
                 ;};
                 ;  volatile unsigned char count=0,step=0,sr=0;
                 ;  unsigned char rgb[24][3][8] = {0};
                 ;  eeprom unsigned char type;
                 ;
                 ;// Timer1 overflow interrupt service routine
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 0038 {
                 
                 	.CSEG
                 _timer1_ovf_isr:
                 ; 0000 0039 // Place your code here
                 ; 0000 003A 
                 ; 0000 003B 
                 ; 0000 003C }
0000c0 9518      	RETI
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 0040 {
                 _timer2_ovf_isr:
0000c1 920a      	ST   -Y,R0
0000c2 921a      	ST   -Y,R1
0000c3 93aa      	ST   -Y,R26
0000c4 93ba      	ST   -Y,R27
0000c5 93ea      	ST   -Y,R30
0000c6 93fa      	ST   -Y,R31
0000c7 b7ef      	IN   R30,SREG
0000c8 93ea      	ST   -Y,R30
                 ; 0000 0041 
                 ; 0000 0042     #asm("cli")
0000c9 94f8      	cli
                 ; 0000 0043 
                 ; 0000 0044         if(count>8) count=0;
0000ca 91a0 0160 	LDS  R26,_count
0000cc 30a9      	CPI  R26,LOW(0x9)
0000cd f408      	BRSH PC+2
0000ce c003      	RJMP _0x3
0000cf e0e0      	LDI  R30,LOW(0)
0000d0 93e0 0160 	STS  _count,R30
                 ; 0000 0045     OCR2=rgb[step][0][count];      //RED
                 _0x3:
0000d2 91e0 0161 	LDS  R30,_step
0000d4 e1a8      	LDI  R26,LOW(24)
0000d5 9fea      	MUL  R30,R26
0000d6 01f0      	MOVW R30,R0
0000d7 59ed      	SUBI R30,LOW(-_rgb)
0000d8 4ffe      	SBCI R31,HIGH(-_rgb)
0000d9 01df      	MOVW R26,R30
0000da 91e0 0160 	LDS  R30,_count
0000dc e0f0      	LDI  R31,0
0000dd 0fae      	ADD  R26,R30
0000de 1fbf      	ADC  R27,R31
0000df 91ec      	LD   R30,X
0000e0 bde3      	OUT  0x23,R30
                 ; 0000 0046     OCR1A=rgb[step][1][count];     // GREEN
0000e1 91e0 0161 	LDS  R30,_step
0000e3 e1a8      	LDI  R26,LOW(24)
0000e4 9fea      	MUL  R30,R26
0000e5 01f0      	MOVW R30,R0
                +
0000e6 59e5     +SUBI R30 , LOW ( - _rgb - ( 8 ) )
0000e7 4ffe     +SBCI R31 , HIGH ( - _rgb - ( 8 ) )
                 	__ADDW1MN _rgb,8
0000e8 01df      	MOVW R26,R30
0000e9 91e0 0160 	LDS  R30,_count
0000eb e0f0      	LDI  R31,0
0000ec 0fae      	ADD  R26,R30
0000ed 1fbf      	ADC  R27,R31
0000ee 91ec      	LD   R30,X
0000ef e0f0      	LDI  R31,0
0000f0 bdfb      	OUT  0x2A+1,R31
0000f1 bdea      	OUT  0x2A,R30
                 ; 0000 0047     OCR1B=rgb[step][2][count];     //BLUE
0000f2 91e0 0161 	LDS  R30,_step
0000f4 e1a8      	LDI  R26,LOW(24)
0000f5 9fea      	MUL  R30,R26
0000f6 01f0      	MOVW R30,R0
                +
0000f7 58ed     +SUBI R30 , LOW ( - _rgb - ( 16 ) )
0000f8 4ffe     +SBCI R31 , HIGH ( - _rgb - ( 16 ) )
                 	__ADDW1MN _rgb,16
0000f9 01df      	MOVW R26,R30
0000fa 91e0 0160 	LDS  R30,_count
0000fc e0f0      	LDI  R31,0
0000fd 0fae      	ADD  R26,R30
0000fe 1fbf      	ADC  R27,R31
0000ff 91ec      	LD   R30,X
000100 e0f0      	LDI  R31,0
000101 bdf9      	OUT  0x28+1,R31
000102 bde8      	OUT  0x28,R30
                 ; 0000 0048        #asm("sei")
000103 9478      	sei
                 ; 0000 0049               L = (1<<count++);
000104 91e0 0160 	LDS  R30,_count
000106 5fef      	SUBI R30,-LOW(1)
000107 93e0 0160 	STS  _count,R30
000109 50e1      	SUBI R30,LOW(1)
00010a e0a1      	LDI  R26,LOW(1)
00010b d2d4      	RCALL __LSLB12
00010c bbe2      	OUT  0x12,R30
                 ; 0000 004A }
00010d 91e9      	LD   R30,Y+
00010e bfef      	OUT  SREG,R30
00010f 91f9      	LD   R31,Y+
000110 91e9      	LD   R30,Y+
000111 91b9      	LD   R27,Y+
000112 91a9      	LD   R26,Y+
000113 9019      	LD   R1,Y+
000114 9009      	LD   R0,Y+
000115 9518      	RETI
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 004D {
                 _timer0_ovf_isr:
000116 93aa      	ST   -Y,R26
000117 93ea      	ST   -Y,R30
000118 93fa      	ST   -Y,R31
000119 b7ef      	IN   R30,SREG
00011a 93ea      	ST   -Y,R30
                 ; 0000 004E  TCNT0=100;
00011b e6e4      	LDI  R30,LOW(100)
00011c bfe2      	OUT  0x32,R30
                 ; 0000 004F step=(step>=sr)?0:(step+1);
00011d 91e0 0162 	LDS  R30,_sr
00011f 91a0 0161 	LDS  R26,_step
000121 17ae      	CP   R26,R30
000122 f408      	BRSH PC+2
000123 c002      	RJMP _0x4
000124 e0e0      	LDI  R30,LOW(0)
000125 c004      	RJMP _0x5
                 _0x4:
000126 91e0 0161 	LDS  R30,_step
000128 e0f0      	LDI  R31,0
000129 9631      	ADIW R30,1
                 _0x5:
                 _0x6:
00012a 93e0 0161 	STS  _step,R30
                 ; 0000 0050 
                 ; 0000 0051 }
00012c 91e9      	LD   R30,Y+
00012d bfef      	OUT  SREG,R30
00012e 91f9      	LD   R31,Y+
00012f 91e9      	LD   R30,Y+
000130 91a9      	LD   R26,Y+
000131 9518      	RETI
                 ;
                 ;// Declare your global variables here
                 ;void sleep()
                 ; 0000 0055 {
                 _sleep:
                 ; 0000 0056 //unsigned char x;
                 ; 0000 0057 //x = (MCUCR & ~(1 << BODSE)) | (1 << BODS); // подготовка бит
                 ; 0000 0058 //MCUCR = x | (1 << BODSE); // процедура отключения BOD
                 ; 0000 0059 //MCUCR = x;
                 ; 0000 005A MCUCR=0x00;
000132 e0e0      	LDI  R30,LOW(0)
000133 bfe5      	OUT  0x35,R30
                 ; 0000 005B #asm("cli");
000134 94f8      	cli
                 ; 0000 005C  sleep_enable();
000135 d162      	RCALL _sleep_enable
                 ; 0000 005D  powerdown();
000136 d165      	RCALL _powerdown
                 ; 0000 005E }
000137 9508      	RET
                 ;void conv(flash unsigned char *pic,unsigned int so )
                 ; 0000 0060 {
                 _conv:
                 ; 0000 0061 unsigned int ii=0,c;
                 ; 0000 0062 unsigned char i,j;
                 ; 0000 0063 register unsigned char r=0,g=0,b=0;
                 ; 0000 0064 sr=so/16;
000138 9723      	SBIW R28,3
000139 e0e0      	LDI  R30,LOW(0)
00013a 83e8      	ST   Y,R30
00013b 83e9      	STD  Y+1,R30
00013c 83ea      	STD  Y+2,R30
00013d d2d6      	RCALL __SAVELOCR6
                 ;	*pic -> Y+11
                 ;	so -> Y+9
                 ;	ii -> R16,R17
                 ;	c -> R18,R19
                 ;	i -> R21
                 ;	j -> R20
                 ;	r -> Y+8
                 ;	g -> Y+7
                 ;	b -> Y+6
                +
00013e e000     +LDI R16 , LOW ( 0 )
00013f e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
000140 85e9      	LDD  R30,Y+9
000141 85fa      	LDD  R31,Y+9+1
000142 d2a5      	RCALL __LSRW4
000143 93e0 0162 	STS  _sr,R30
                 ; 0000 0065 
                 ; 0000 0066 for (j=0;j<=sr; j++)
000145 e040      	LDI  R20,LOW(0)
                 _0x8:
000146 91e0 0162 	LDS  R30,_sr
000148 17e4      	CP   R30,R20
000149 f408      	BRSH PC+2
00014a c098      	RJMP _0x9
                 ; 0000 0067 {
                 ; 0000 0068 for(i=0; i<8 ; i++)
00014b e050      	LDI  R21,LOW(0)
                 _0xB:
00014c 3058      	CPI  R21,8
00014d f008      	BRLO PC+2
00014e c092      	RJMP _0xC
                 ; 0000 0069 {   if(ii>=so) ii=0;
00014f 85e9      	LDD  R30,Y+9
000150 85fa      	LDD  R31,Y+9+1
000151 170e      	CP   R16,R30
000152 071f      	CPC  R17,R31
000153 f408      	BRSH PC+2
000154 c002      	RJMP _0xD
                +
000155 e000     +LDI R16 , LOW ( 0 )
000156 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
                 ; 0000 006A  c=pic[ii++]|(pic[ii++]<<8);
                 _0xD:
000157 01f8      	MOVW R30,R16
                +
000158 5f0f     +SUBI R16 , LOW ( - 1 )
000159 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
00015a 85ab      	LDD  R26,Y+11
00015b 85bc      	LDD  R27,Y+11+1
00015c 0fea      	ADD  R30,R26
00015d 1ffb      	ADC  R31,R27
00015e 9004      	LPM  R0,Z
00015f 2411      	CLR  R1
000160 01f8      	MOVW R30,R16
                +
000161 5f0f     +SUBI R16 , LOW ( - 1 )
000162 4f1f     +SBCI R17 , HIGH ( - 1 )
                 	__ADDWRN 16,17,1
000163 0fea      	ADD  R30,R26
000164 1ffb      	ADC  R31,R27
000165 91e4      	LPM  R30,Z
000166 2ffe      	MOV  R31,R30
000167 e0e0      	LDI  R30,0
000168 29e0      	OR   R30,R0
000169 29f1      	OR   R31,R1
00016a 019f      	MOVW R18,R30
                 ; 0000 006B 
                 ; 0000 006C  r=(0xF800 & c)>>11;
00016b 01f9      	MOVW R30,R18
00016c 70e0      	ANDI R30,LOW(0xF800)
00016d 7ff8      	ANDI R31,HIGH(0xF800)
00016e d27b      	RCALL __LSRW3
00016f 2fef      	MOV  R30,R31
000170 e0f0      	LDI  R31,0
000171 87e8      	STD  Y+8,R30
                 ; 0000 006D  g=(0x07E0 & c) >>5;
000172 01f9      	MOVW R30,R18
000173 7ee0      	ANDI R30,LOW(0x7E0)
000174 70f7      	ANDI R31,HIGH(0x7E0)
000175 95f6      	LSR  R31
000176 95e7      	ROR  R30
000177 d270      	RCALL __LSRW4
000178 83ef      	STD  Y+7,R30
                 ; 0000 006E  b=(0x001F & c);
000179 2fe2      	MOV  R30,R18
00017a 71ef      	ANDI R30,LOW(0x1F)
00017b 83ee      	STD  Y+6,R30
                 ; 0000 006F 
                 ; 0000 0070  rgb[j][0][i] =(float)r/31 * 120;
00017c e1a8      	LDI  R26,LOW(24)
00017d 9f4a      	MUL  R20,R26
00017e 01f0      	MOVW R30,R0
00017f 59ed      	SUBI R30,LOW(-_rgb)
000180 4ffe      	SBCI R31,HIGH(-_rgb)
000181 01df      	MOVW R26,R30
000182 2fe5      	MOV  R30,R21
000183 e0f0      	LDI  R31,0
000184 0fea      	ADD  R30,R26
000185 1ffb      	ADC  R31,R27
000186 93ff      	PUSH R31
000187 93ef      	PUSH R30
000188 85e8      	LDD  R30,Y+8
000189 27ff      	CLR  R31
00018a 2766      	CLR  R22
00018b 2777      	CLR  R23
00018c d18a      	RCALL __CDF1
00018d 01df      	MOVW R26,R30
00018e 01cb      	MOVW R24,R22
                +
00018f e0e0     +LDI R30 , LOW ( 0x41F80000 )
000190 e0f0     +LDI R31 , HIGH ( 0x41F80000 )
000191 ef68     +LDI R22 , BYTE3 ( 0x41F80000 )
000192 e471     +LDI R23 , BYTE4 ( 0x41F80000 )
                 	__GETD1N 0x41F80000
000193 d1ff      	RCALL __DIVF21
                +
000194 e0a0     +LDI R26 , LOW ( 0x42F00000 )
000195 e0b0     +LDI R27 , HIGH ( 0x42F00000 )
000196 ef80     +LDI R24 , BYTE3 ( 0x42F00000 )
000197 e492     +LDI R25 , BYTE4 ( 0x42F00000 )
                 	__GETD2N 0x42F00000
000198 d1ac      	RCALL __MULF12
000199 91af      	POP  R26
00019a 91bf      	POP  R27
00019b d142      	RCALL __CFD1U
00019c 93ec      	ST   X,R30
                 ; 0000 0071  rgb[j][1][i] =(float)g/63  * 120;
00019d e1a8      	LDI  R26,LOW(24)
00019e 9f4a      	MUL  R20,R26
00019f 01f0      	MOVW R30,R0
                +
0001a0 59e5     +SUBI R30 , LOW ( - _rgb - ( 8 ) )
0001a1 4ffe     +SBCI R31 , HIGH ( - _rgb - ( 8 ) )
                 	__ADDW1MN _rgb,8
0001a2 01df      	MOVW R26,R30
0001a3 2fe5      	MOV  R30,R21
0001a4 e0f0      	LDI  R31,0
0001a5 0fea      	ADD  R30,R26
0001a6 1ffb      	ADC  R31,R27
0001a7 93ff      	PUSH R31
0001a8 93ef      	PUSH R30
0001a9 81ef      	LDD  R30,Y+7
0001aa 27ff      	CLR  R31
0001ab 2766      	CLR  R22
0001ac 2777      	CLR  R23
0001ad d169      	RCALL __CDF1
0001ae 01df      	MOVW R26,R30
0001af 01cb      	MOVW R24,R22
                +
0001b0 e0e0     +LDI R30 , LOW ( 0x427C0000 )
0001b1 e0f0     +LDI R31 , HIGH ( 0x427C0000 )
0001b2 e76c     +LDI R22 , BYTE3 ( 0x427C0000 )
0001b3 e472     +LDI R23 , BYTE4 ( 0x427C0000 )
                 	__GETD1N 0x427C0000
0001b4 d1de      	RCALL __DIVF21
                +
0001b5 e0a0     +LDI R26 , LOW ( 0x42F00000 )
0001b6 e0b0     +LDI R27 , HIGH ( 0x42F00000 )
0001b7 ef80     +LDI R24 , BYTE3 ( 0x42F00000 )
0001b8 e492     +LDI R25 , BYTE4 ( 0x42F00000 )
                 	__GETD2N 0x42F00000
0001b9 d18b      	RCALL __MULF12
0001ba 91af      	POP  R26
0001bb 91bf      	POP  R27
0001bc d121      	RCALL __CFD1U
0001bd 93ec      	ST   X,R30
                 ; 0000 0072  rgb[j][2][i] = (float)b/31 * 120;
0001be e1a8      	LDI  R26,LOW(24)
0001bf 9f4a      	MUL  R20,R26
0001c0 01f0      	MOVW R30,R0
                +
0001c1 58ed     +SUBI R30 , LOW ( - _rgb - ( 16 ) )
0001c2 4ffe     +SBCI R31 , HIGH ( - _rgb - ( 16 ) )
                 	__ADDW1MN _rgb,16
0001c3 01df      	MOVW R26,R30
0001c4 2fe5      	MOV  R30,R21
0001c5 e0f0      	LDI  R31,0
0001c6 0fea      	ADD  R30,R26
0001c7 1ffb      	ADC  R31,R27
0001c8 93ff      	PUSH R31
0001c9 93ef      	PUSH R30
0001ca 81ee      	LDD  R30,Y+6
0001cb 27ff      	CLR  R31
0001cc 2766      	CLR  R22
0001cd 2777      	CLR  R23
0001ce d148      	RCALL __CDF1
0001cf 01df      	MOVW R26,R30
0001d0 01cb      	MOVW R24,R22
                +
0001d1 e0e0     +LDI R30 , LOW ( 0x41F80000 )
0001d2 e0f0     +LDI R31 , HIGH ( 0x41F80000 )
0001d3 ef68     +LDI R22 , BYTE3 ( 0x41F80000 )
0001d4 e471     +LDI R23 , BYTE4 ( 0x41F80000 )
                 	__GETD1N 0x41F80000
0001d5 d1bd      	RCALL __DIVF21
                +
0001d6 e0a0     +LDI R26 , LOW ( 0x42F00000 )
0001d7 e0b0     +LDI R27 , HIGH ( 0x42F00000 )
0001d8 ef80     +LDI R24 , BYTE3 ( 0x42F00000 )
0001d9 e492     +LDI R25 , BYTE4 ( 0x42F00000 )
                 	__GETD2N 0x42F00000
0001da d16a      	RCALL __MULF12
0001db 91af      	POP  R26
0001dc 91bf      	POP  R27
0001dd d100      	RCALL __CFD1U
0001de 93ec      	ST   X,R30
                 ; 0000 0073 
                 ; 0000 0074 }
                 _0xA:
0001df 5f5f      	SUBI R21,-1
0001e0 cf6b      	RJMP _0xB
                 _0xC:
                 ; 0000 0075 }
                 _0x7:
0001e1 5f4f      	SUBI R20,-1
0001e2 cf63      	RJMP _0x8
                 _0x9:
                 ; 0000 0076 }
0001e3 d237      	RCALL __LOADLOCR6
0001e4 962d      	ADIW R28,13
0001e5 9508      	RET
                 ;void main(void)
                 ; 0000 0078 {
                 _main:
                 ; 0000 0079 unsigned char i=0;
                 ; 0000 007A     #asm("cli")
                 ;	i -> R17
0001e6 e010      	LDI  R17,0
0001e7 94f8      	cli
                 ; 0000 007B // Declare your local variables here
                 ; 0000 007C 
                 ; 0000 007D // Input/Output Ports initialization
                 ; 0000 007E // Port B initialization
                 ; 0000 007F // Func7=In Func6=In Func5=In Func4=In Func3=Out Func2=Out Func1=Out Func0=In
                 ; 0000 0080 // State7=T State6=T State5=T State4=T State3=0 State2=0 State1=0 State0=T
                 ; 0000 0081 PORTB=0x00;
0001e8 e0e0      	LDI  R30,LOW(0)
0001e9 bbe8      	OUT  0x18,R30
                 ; 0000 0082 DDRB=0x0E;
0001ea e0ee      	LDI  R30,LOW(14)
0001eb bbe7      	OUT  0x17,R30
                 ; 0000 0083 
                 ; 0000 0084 // Port C initialization
                 ; 0000 0085 // Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
                 ; 0000 0086 // State6=P State5=T State4=T State3=T State2=T State1=T State0=T
                 ; 0000 0087 PORTC=0x40;
0001ec e4e0      	LDI  R30,LOW(64)
0001ed bbe5      	OUT  0x15,R30
                 ; 0000 0088 DDRC=0x00;
0001ee e0e0      	LDI  R30,LOW(0)
0001ef bbe4      	OUT  0x14,R30
                 ; 0000 0089 
                 ; 0000 008A // Port D initialization
                 ; 0000 008B // Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=Out Func0=Out
                 ; 0000 008C // State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=0 State0=0
                 ; 0000 008D PORTD=0x00;
0001f0 bbe2      	OUT  0x12,R30
                 ; 0000 008E DDRD=0xFF;
0001f1 efef      	LDI  R30,LOW(255)
0001f2 bbe1      	OUT  0x11,R30
                 ; 0000 008F 
                 ; 0000 0090 
                 ; 0000 0091 
                 ; 0000 0092 
                 ; 0000 0093 // Timer/Counter 0 initialization
                 ; 0000 0094 // Clock source: System Clock
                 ; 0000 0095 // Clock value: 250,000 kHz
                 ; 0000 0096 TCCR0=0x03;
0001f3 e0e3      	LDI  R30,LOW(3)
0001f4 bfe3      	OUT  0x33,R30
                 ; 0000 0097 TCNT0=100;
0001f5 e6e4      	LDI  R30,LOW(100)
0001f6 bfe2      	OUT  0x32,R30
                 ; 0000 0098 
                 ; 0000 0099 // Timer/Counter 1 initialization
                 ; 0000 009A // Clock source: System Clock
                 ; 0000 009B // Clock value: 2000,000 kHz
                 ; 0000 009C // Mode: Fast PWM top=0x00FF
                 ; 0000 009D // OC1A output: Non-Inv.
                 ; 0000 009E // OC1B output: Non-Inv.
                 ; 0000 009F // Noise Canceler: Off
                 ; 0000 00A0 // Input Capture on Falling Edge
                 ; 0000 00A1 // Timer1 Overflow Interrupt: Off
                 ; 0000 00A2 // Input Capture Interrupt: Off
                 ; 0000 00A3 // Compare A Match Interrupt: Off
                 ; 0000 00A4 // Compare B Match Interrupt: Off
                 ; 0000 00A5 TCCR1A=0xF1;
0001f7 efe1      	LDI  R30,LOW(241)
0001f8 bdef      	OUT  0x2F,R30
                 ; 0000 00A6 TCCR1B=0x09;
0001f9 e0e9      	LDI  R30,LOW(9)
0001fa bdee      	OUT  0x2E,R30
                 ; 0000 00A7 //TCCR1B=0x01;
                 ; 0000 00A8 TCNT1H=0x00;
0001fb e0e0      	LDI  R30,LOW(0)
0001fc bded      	OUT  0x2D,R30
                 ; 0000 00A9 TCNT1L=0x00;
0001fd bdec      	OUT  0x2C,R30
                 ; 0000 00AA ICR1H=0x00;
0001fe bde7      	OUT  0x27,R30
                 ; 0000 00AB ICR1L=0x00;
0001ff bde6      	OUT  0x26,R30
                 ; 0000 00AC OCR1AH=0x00;
000200 bdeb      	OUT  0x2B,R30
                 ; 0000 00AD OCR1AL=0x00;
000201 bdea      	OUT  0x2A,R30
                 ; 0000 00AE OCR1BH=0x00;
000202 bde9      	OUT  0x29,R30
                 ; 0000 00AF OCR1BL=0x00;
000203 bde8      	OUT  0x28,R30
                 ; 0000 00B0 
                 ; 0000 00B1 // Timer/Counter 2 initialization
                 ; 0000 00B2 // Clock source: System Clock
                 ; 0000 00B3 // Clock value: 2000,000 kHz
                 ; 0000 00B4 // Mode: Fast PWM top=0xFF
                 ; 0000 00B5 // OC2 output: Non-Inverted PWM
                 ; 0000 00B6 ASSR=0x00;
000204 bde2      	OUT  0x22,R30
                 ; 0000 00B7 TCCR2=0x79;
000205 e7e9      	LDI  R30,LOW(121)
000206 bde5      	OUT  0x25,R30
                 ; 0000 00B8 // TCCR2=0x71;
                 ; 0000 00B9 TCNT2=0x00;
000207 e0e0      	LDI  R30,LOW(0)
000208 bde4      	OUT  0x24,R30
                 ; 0000 00BA OCR2=0x00;
000209 bde3      	OUT  0x23,R30
                 ; 0000 00BB 
                 ; 0000 00BC // External Interrupt(s) initialization
                 ; 0000 00BD // INT0: Off
                 ; 0000 00BE // INT1: Off
                 ; 0000 00BF MCUCR=0x00;
00020a bfe5      	OUT  0x35,R30
                 ; 0000 00C0 
                 ; 0000 00C1 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00C2 TIMSK=0x45;
00020b e4e5      	LDI  R30,LOW(69)
00020c bfe9      	OUT  0x39,R30
                 ; 0000 00C3 
                 ; 0000 00C4 // USART initialization
                 ; 0000 00C5 // USART disabled
                 ; 0000 00C6 UCSRB=0x00;
00020d e0e0      	LDI  R30,LOW(0)
00020e b9ea      	OUT  0xA,R30
                 ; 0000 00C7 
                 ; 0000 00C8 // Analog Comparator initialization
                 ; 0000 00C9 // Analog Comparator: Off
                 ; 0000 00CA // Analog Comparator Input Capture by Timer/Counter 1: Off
                 ; 0000 00CB ACSR=0x80;
00020f e8e0      	LDI  R30,LOW(128)
000210 b9e8      	OUT  0x8,R30
                 ; 0000 00CC SFIOR=0x00;
000211 e0e0      	LDI  R30,LOW(0)
000212 bfe0      	OUT  0x30,R30
                 ; 0000 00CD 
                 ; 0000 00CE // ADC initialization
                 ; 0000 00CF // ADC disabled
                 ; 0000 00D0 ADCSRA=0x00;
000213 b9e6      	OUT  0x6,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // SPI initialization
                 ; 0000 00D3 // SPI disabled
                 ; 0000 00D4 SPCR=0x00;
000214 b9ed      	OUT  0xD,R30
                 ; 0000 00D5 
                 ; 0000 00D6 // TWI initialization
                 ; 0000 00D7 // TWI disabled
                 ; 0000 00D8 TWCR=0x00;
000215 bfe6      	OUT  0x36,R30
                 ; 0000 00D9 
                 ; 0000 00DA // Global enable interrupts
                 ; 0000 00DB 
                 ; 0000 00DC if ((MCUCSR & 1)) { MCUCSR=0;
000216 b7e4      	IN   R30,0x34
000217 ffe0      	SBRS R30,0
000218 c053      	RJMP _0xE
000219 e0e0      	LDI  R30,LOW(0)
00021a bfe4      	OUT  0x34,R30
                 ; 0000 00DD 
                 ; 0000 00DE    OCR2=100;
00021b e6e4      	LDI  R30,LOW(100)
00021c bde3      	OUT  0x23,R30
                 ; 0000 00DF  for (i=0; i<8; i++) {  L   =1<<i; delay_ms(100);} OCR2=OCR1A=OCR1B=0;
00021d e010      	LDI  R17,LOW(0)
                 _0x10:
00021e 3018      	CPI  R17,8
00021f f008      	BRLO PC+2
000220 c00b      	RJMP _0x11
000221 2fe1      	MOV  R30,R17
000222 e0a1      	LDI  R26,LOW(1)
000223 d1bc      	RCALL __LSLB12
000224 bbe2      	OUT  0x12,R30
000225 e6e4      	LDI  R30,LOW(100)
000226 e0f0      	LDI  R31,HIGH(100)
000227 93fa      	ST   -Y,R31
000228 93ea      	ST   -Y,R30
000229 d07b      	RCALL _delay_ms
                 _0xF:
00022a 5f1f      	SUBI R17,-1
00022b cff2      	RJMP _0x10
                 _0x11:
00022c e0e0      	LDI  R30,LOW(0)
00022d e0f0      	LDI  R31,HIGH(0)
00022e bdf9      	OUT  0x28+1,R31
00022f bde8      	OUT  0x28,R30
000230 bdfb      	OUT  0x2A+1,R31
000231 bdea      	OUT  0x2A,R30
000232 bde3      	OUT  0x23,R30
                 ; 0000 00E0 
                 ; 0000 00E1   OCR1A=100;
000233 e6e4      	LDI  R30,LOW(100)
000234 e0f0      	LDI  R31,HIGH(100)
000235 bdfb      	OUT  0x2A+1,R31
000236 bdea      	OUT  0x2A,R30
                 ; 0000 00E2  for (i=0; i<8; i++) {  L   =1<<i;  delay_ms(100); } OCR2=OCR1A=OCR1B=0;
000237 e010      	LDI  R17,LOW(0)
                 _0x13:
000238 3018      	CPI  R17,8
000239 f008      	BRLO PC+2
00023a c00b      	RJMP _0x14
00023b 2fe1      	MOV  R30,R17
00023c e0a1      	LDI  R26,LOW(1)
00023d d1a2      	RCALL __LSLB12
00023e bbe2      	OUT  0x12,R30
00023f e6e4      	LDI  R30,LOW(100)
000240 e0f0      	LDI  R31,HIGH(100)
000241 93fa      	ST   -Y,R31
000242 93ea      	ST   -Y,R30
000243 d061      	RCALL _delay_ms
                 _0x12:
000244 5f1f      	SUBI R17,-1
000245 cff2      	RJMP _0x13
                 _0x14:
000246 e0e0      	LDI  R30,LOW(0)
000247 e0f0      	LDI  R31,HIGH(0)
000248 bdf9      	OUT  0x28+1,R31
000249 bde8      	OUT  0x28,R30
00024a bdfb      	OUT  0x2A+1,R31
00024b bdea      	OUT  0x2A,R30
00024c bde3      	OUT  0x23,R30
                 ; 0000 00E3 
                 ; 0000 00E4   OCR1B=100;
00024d e6e4      	LDI  R30,LOW(100)
00024e e0f0      	LDI  R31,HIGH(100)
00024f bdf9      	OUT  0x28+1,R31
000250 bde8      	OUT  0x28,R30
                 ; 0000 00E5  for (i=0; i<8; i++) {  L   =1<<i;  delay_ms(100); }   OCR2=OCR1A=OCR1B=0;
000251 e010      	LDI  R17,LOW(0)
                 _0x16:
000252 3018      	CPI  R17,8
000253 f008      	BRLO PC+2
000254 c00b      	RJMP _0x17
000255 2fe1      	MOV  R30,R17
000256 e0a1      	LDI  R26,LOW(1)
000257 d188      	RCALL __LSLB12
000258 bbe2      	OUT  0x12,R30
000259 e6e4      	LDI  R30,LOW(100)
00025a e0f0      	LDI  R31,HIGH(100)
00025b 93fa      	ST   -Y,R31
00025c 93ea      	ST   -Y,R30
00025d d047      	RCALL _delay_ms
                 _0x15:
00025e 5f1f      	SUBI R17,-1
00025f cff2      	RJMP _0x16
                 _0x17:
000260 e0e0      	LDI  R30,LOW(0)
000261 e0f0      	LDI  R31,HIGH(0)
000262 bdf9      	OUT  0x28+1,R31
000263 bde8      	OUT  0x28,R30
000264 bdfb      	OUT  0x2A+1,R31
000265 bdea      	OUT  0x2A,R30
000266 bde3      	OUT  0x23,R30
                 ; 0000 00E6   L=0;
000267 bbe2      	OUT  0x12,R30
                 ; 0000 00E7   type=0;
000268 e0a0      	LDI  R26,LOW(_type)
000269 e0b0      	LDI  R27,HIGH(_type)
00026a d198      	RCALL __EEPROMWRB
                 ; 0000 00E8 sleep();}
00026b dec6      	RCALL _sleep
                 ; 0000 00E9 
                 ; 0000 00EA 
                 ; 0000 00EB if ((MCUCSR & 2))
                 _0xE:
00026c b7e4      	IN   R30,0x34
00026d ffe1      	SBRS R30,1
00026e c01d      	RJMP _0x18
                 ; 0000 00EC {
                 ; 0000 00ED type=(type>ALL)?1:(type+1);
00026f e0a0      	LDI  R26,LOW(_type)
000270 e0b0      	LDI  R27,HIGH(_type)
000271 d185      	RCALL __EEPROMRDB
000272 30e3      	CPI  R30,LOW(0x3)
000273 f408      	BRSH PC+2
000274 c002      	RJMP _0x19
000275 e0e1      	LDI  R30,LOW(1)
000276 c005      	RJMP _0x1A
                 _0x19:
000277 e0a0      	LDI  R26,LOW(_type)
000278 e0b0      	LDI  R27,HIGH(_type)
000279 d17d      	RCALL __EEPROMRDB
00027a e0f0      	LDI  R31,0
00027b 9631      	ADIW R30,1
                 _0x1A:
                 _0x1B:
00027c e0a0      	LDI  R26,LOW(_type)
00027d e0b0      	LDI  R27,HIGH(_type)
00027e d184      	RCALL __EEPROMWRB
                 ; 0000 00EE MCUCSR=0; if(type>=ALL) {  type=0; sleep(); }
00027f e0e0      	LDI  R30,LOW(0)
000280 bfe4      	OUT  0x34,R30
000281 e0a0      	LDI  R26,LOW(_type)
000282 e0b0      	LDI  R27,HIGH(_type)
000283 d173      	RCALL __EEPROMRDB
000284 30e2      	CPI  R30,LOW(0x2)
000285 f408      	BRSH PC+2
000286 c005      	RJMP _0x1C
000287 e0a0      	LDI  R26,LOW(_type)
000288 e0b0      	LDI  R27,HIGH(_type)
000289 e0e0      	LDI  R30,LOW(0)
00028a d178      	RCALL __EEPROMWRB
00028b dea6      	RCALL _sleep
                 ; 0000 00EF }
                 _0x1C:
                 ; 0000 00F0 
                 ; 0000 00F1 
                 ; 0000 00F2 
                 ; 0000 00F3   conv(pp,sizeof(pp));
                 _0x18:
00028c e2e6      	LDI  R30,LOW(_pp*2)
00028d e0f0      	LDI  R31,HIGH(_pp*2)
00028e 93fa      	ST   -Y,R31
00028f 93ea      	ST   -Y,R30
000290 e2e0      	LDI  R30,LOW(288)
000291 e0f1      	LDI  R31,HIGH(288)
000292 93fa      	ST   -Y,R31
000293 93ea      	ST   -Y,R30
000294 dea3      	RCALL _conv
                 ; 0000 00F4 
                 ; 0000 00F5  #asm("sei")
000295 9478      	sei
                 ; 0000 00F6   while(1){     }
                 _0x1D:
000296 cfff      	RJMP _0x1D
                 _0x1F:
                 ; 0000 00F7 
                 ; 0000 00F8 
                 ; 0000 00F9 }
                 _0x20:
000297 cfff      	RJMP _0x20
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _sleep_enable:
000298 b7e5         in   r30,power_ctrl_reg
000299 68e0         sbr  r30,__se_bit
00029a bfe5         out  power_ctrl_reg,r30
00029b 9508      	RET
                 _powerdown:
00029c b7e5         in   r30,power_ctrl_reg
00029d 78ef         cbr  r30,__sm_mask
00029e 62e0         sbr  r30,__sm_powerdown
00029f bfe5         out  power_ctrl_reg,r30
0002a0 b7ef         in   r30,sreg
0002a1 9478         sei
0002a2 9588         sleep
0002a3 bfef         out  sreg,r30
0002a4 9508      	RET
                 
                 	.DSEG
                 _count:
000160           	.BYTE 0x1
                 _step:
000161           	.BYTE 0x1
                 _sr:
000162           	.BYTE 0x1
                 _rgb:
000163           	.BYTE 0x240
                 
                 	.ESEG
                 _type:
000000           	.BYTE 0x1
                 
                 	.CSEG
                 
                 	.CSEG
                 _delay_ms:
0002a5 91e9      	ld   r30,y+
0002a6 91f9      	ld   r31,y+
0002a7 9630      	adiw r30,0
0002a8 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002a9 ef84     +LDI R24 , LOW ( 0x1F4 )
0002aa e091     +LDI R25 , HIGH ( 0x1F4 )
                +__DELAY_USW_LOOP :
0002ab 9701     +SBIW R24 , 1
0002ac f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x1F4
0002ad 95a8      	wdr
0002ae 9731      	sbiw r30,1
0002af f7c9      	brne __delay_ms0
                 __delay_ms1:
0002b0 9508      	ret
                 
                 __ROUND_REPACK:
0002b1 2355      	TST  R21
0002b2 f442      	BRPL __REPACK
0002b3 3850      	CPI  R21,0x80
0002b4 f411      	BRNE __ROUND_REPACK0
0002b5 ffe0      	SBRS R30,0
0002b6 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
0002b7 9631      	ADIW R30,1
0002b8 1f69      	ADC  R22,R25
0002b9 1f79      	ADC  R23,R25
0002ba f06b      	BRVS __REPACK1
                 
                 __REPACK:
0002bb e850      	LDI  R21,0x80
0002bc 2757      	EOR  R21,R23
0002bd f411      	BRNE __REPACK0
0002be 935f      	PUSH R21
0002bf c073      	RJMP __ZERORES
                 __REPACK0:
0002c0 3f5f      	CPI  R21,0xFF
0002c1 f031      	BREQ __REPACK1
0002c2 0f66      	LSL  R22
0002c3 0c00      	LSL  R0
0002c4 9557      	ROR  R21
0002c5 9567      	ROR  R22
0002c6 2f75      	MOV  R23,R21
0002c7 9508      	RET
                 __REPACK1:
0002c8 935f      	PUSH R21
0002c9 2000      	TST  R0
0002ca f00a      	BRMI __REPACK2
0002cb c073      	RJMP __MAXRES
                 __REPACK2:
0002cc c06c      	RJMP __MINRES
                 
                 __UNPACK:
0002cd e850      	LDI  R21,0x80
0002ce 2e19      	MOV  R1,R25
0002cf 2215      	AND  R1,R21
0002d0 0f88      	LSL  R24
0002d1 1f99      	ROL  R25
0002d2 2795      	EOR  R25,R21
0002d3 0f55      	LSL  R21
0002d4 9587      	ROR  R24
                 
                 __UNPACK1:
0002d5 e850      	LDI  R21,0x80
0002d6 2e07      	MOV  R0,R23
0002d7 2205      	AND  R0,R21
0002d8 0f66      	LSL  R22
0002d9 1f77      	ROL  R23
0002da 2775      	EOR  R23,R21
0002db 0f55      	LSL  R21
0002dc 9567      	ROR  R22
0002dd 9508      	RET
                 
                 __CFD1U:
0002de 9468      	SET
0002df c001      	RJMP __CFD1U0
                 __CFD1:
0002e0 94e8      	CLT
                 __CFD1U0:
0002e1 935f      	PUSH R21
0002e2 dff2      	RCALL __UNPACK1
0002e3 3870      	CPI  R23,0x80
0002e4 f018      	BRLO __CFD10
0002e5 3f7f      	CPI  R23,0xFF
0002e6 f408      	BRCC __CFD10
0002e7 c04b      	RJMP __ZERORES
                 __CFD10:
0002e8 e156      	LDI  R21,22
0002e9 1b57      	SUB  R21,R23
0002ea f4aa      	BRPL __CFD11
0002eb 9551      	NEG  R21
0002ec 3058      	CPI  R21,8
0002ed f40e      	BRTC __CFD19
0002ee 3059      	CPI  R21,9
                 __CFD19:
0002ef f030      	BRLO __CFD17
0002f0 efef      	SER  R30
0002f1 efff      	SER  R31
0002f2 ef6f      	SER  R22
0002f3 e77f      	LDI  R23,0x7F
0002f4 f977      	BLD  R23,7
0002f5 c01a      	RJMP __CFD15
                 __CFD17:
0002f6 2777      	CLR  R23
0002f7 2355      	TST  R21
0002f8 f0b9      	BREQ __CFD15
                 __CFD18:
0002f9 0fee      	LSL  R30
0002fa 1fff      	ROL  R31
0002fb 1f66      	ROL  R22
0002fc 1f77      	ROL  R23
0002fd 955a      	DEC  R21
0002fe f7d1      	BRNE __CFD18
0002ff c010      	RJMP __CFD15
                 __CFD11:
000300 2777      	CLR  R23
                 __CFD12:
000301 3058      	CPI  R21,8
000302 f028      	BRLO __CFD13
000303 2fef      	MOV  R30,R31
000304 2ff6      	MOV  R31,R22
000305 2f67      	MOV  R22,R23
000306 5058      	SUBI R21,8
000307 cff9      	RJMP __CFD12
                 __CFD13:
000308 2355      	TST  R21
000309 f031      	BREQ __CFD15
                 __CFD14:
00030a 9576      	LSR  R23
00030b 9567      	ROR  R22
00030c 95f7      	ROR  R31
00030d 95e7      	ROR  R30
00030e 955a      	DEC  R21
00030f f7d1      	BRNE __CFD14
                 __CFD15:
000310 2000      	TST  R0
000311 f40a      	BRPL __CFD16
000312 d0c5      	RCALL __ANEGD1
                 __CFD16:
000313 915f      	POP  R21
000314 9508      	RET
                 
                 __CDF1U:
000315 9468      	SET
000316 c001      	RJMP __CDF1U0
                 __CDF1:
000317 94e8      	CLT
                 __CDF1U0:
000318 9730      	SBIW R30,0
000319 4060      	SBCI R22,0
00031a 4070      	SBCI R23,0
00031b f0b1      	BREQ __CDF10
00031c 2400      	CLR  R0
00031d f026      	BRTS __CDF11
00031e 2377      	TST  R23
00031f f412      	BRPL __CDF11
000320 9400      	COM  R0
000321 d0b6      	RCALL __ANEGD1
                 __CDF11:
000322 2e17      	MOV  R1,R23
000323 e17e      	LDI  R23,30
000324 2011      	TST  R1
                 __CDF12:
000325 f032      	BRMI __CDF13
000326 957a      	DEC  R23
000327 0fee      	LSL  R30
000328 1fff      	ROL  R31
000329 1f66      	ROL  R22
00032a 1c11      	ROL  R1
00032b cff9      	RJMP __CDF12
                 __CDF13:
00032c 2fef      	MOV  R30,R31
00032d 2ff6      	MOV  R31,R22
00032e 2d61      	MOV  R22,R1
00032f 935f      	PUSH R21
000330 df8a      	RCALL __REPACK
000331 915f      	POP  R21
                 __CDF10:
000332 9508      	RET
                 
                 __ZERORES:
000333 27ee      	CLR  R30
000334 27ff      	CLR  R31
000335 2766      	CLR  R22
000336 2777      	CLR  R23
000337 915f      	POP  R21
000338 9508      	RET
                 
                 __MINRES:
000339 efef      	SER  R30
00033a efff      	SER  R31
00033b e76f      	LDI  R22,0x7F
00033c ef7f      	SER  R23
00033d 915f      	POP  R21
00033e 9508      	RET
                 
                 __MAXRES:
00033f efef      	SER  R30
000340 efff      	SER  R31
000341 e76f      	LDI  R22,0x7F
000342 e77f      	LDI  R23,0x7F
000343 915f      	POP  R21
000344 9508      	RET
                 
                 __MULF12:
000345 935f      	PUSH R21
000346 df86      	RCALL __UNPACK
000347 3870      	CPI  R23,0x80
000348 f351      	BREQ __ZERORES
000349 3890      	CPI  R25,0x80
00034a f341      	BREQ __ZERORES
00034b 2401      	EOR  R0,R1
00034c 9408      	SEC
00034d 1f79      	ADC  R23,R25
00034e f423      	BRVC __MULF124
00034f f31c      	BRLT __ZERORES
                 __MULF125:
000350 2000      	TST  R0
000351 f33a      	BRMI __MINRES
000352 cfec      	RJMP __MAXRES
                 __MULF124:
000353 920f      	PUSH R0
000354 931f      	PUSH R17
000355 932f      	PUSH R18
000356 933f      	PUSH R19
000357 934f      	PUSH R20
000358 2711      	CLR  R17
000359 2722      	CLR  R18
00035a 2799      	CLR  R25
00035b 9f68      	MUL  R22,R24
00035c 01a0      	MOVW R20,R0
00035d 9f8f      	MUL  R24,R31
00035e 2d30      	MOV  R19,R0
00035f 0d41      	ADD  R20,R1
000360 1f59      	ADC  R21,R25
000361 9f6b      	MUL  R22,R27
000362 0d30      	ADD  R19,R0
000363 1d41      	ADC  R20,R1
000364 1f59      	ADC  R21,R25
000365 9f8e      	MUL  R24,R30
000366 d027      	RCALL __MULF126
000367 9fbf      	MUL  R27,R31
000368 d025      	RCALL __MULF126
000369 9f6a      	MUL  R22,R26
00036a d023      	RCALL __MULF126
00036b 9fbe      	MUL  R27,R30
00036c d01d      	RCALL __MULF127
00036d 9faf      	MUL  R26,R31
00036e d01b      	RCALL __MULF127
00036f 9fae      	MUL  R26,R30
000370 0d11      	ADD  R17,R1
000371 1f29      	ADC  R18,R25
000372 1f39      	ADC  R19,R25
000373 1f49      	ADC  R20,R25
000374 1f59      	ADC  R21,R25
000375 2fe3      	MOV  R30,R19
000376 2ff4      	MOV  R31,R20
000377 2f65      	MOV  R22,R21
000378 2f52      	MOV  R21,R18
000379 914f      	POP  R20
00037a 913f      	POP  R19
00037b 912f      	POP  R18
00037c 911f      	POP  R17
00037d 900f      	POP  R0
00037e 2366      	TST  R22
00037f f02a      	BRMI __MULF122
000380 0f55      	LSL  R21
000381 1fee      	ROL  R30
000382 1fff      	ROL  R31
000383 1f66      	ROL  R22
000384 c002      	RJMP __MULF123
                 __MULF122:
000385 9573      	INC  R23
000386 f24b      	BRVS __MULF125
                 __MULF123:
000387 df29      	RCALL __ROUND_REPACK
000388 915f      	POP  R21
000389 9508      	RET
                 
                 __MULF127:
00038a 0d10      	ADD  R17,R0
00038b 1d21      	ADC  R18,R1
00038c 1f39      	ADC  R19,R25
00038d c002      	RJMP __MULF128
                 __MULF126:
00038e 0d20      	ADD  R18,R0
00038f 1d31      	ADC  R19,R1
                 __MULF128:
000390 1f49      	ADC  R20,R25
000391 1f59      	ADC  R21,R25
000392 9508      	RET
                 
                 __DIVF21:
000393 935f      	PUSH R21
000394 df38      	RCALL __UNPACK
000395 3870      	CPI  R23,0x80
000396 f421      	BRNE __DIVF210
000397 2011      	TST  R1
                 __DIVF211:
000398 f40a      	BRPL __DIVF219
000399 cf9f      	RJMP __MINRES
                 __DIVF219:
00039a cfa4      	RJMP __MAXRES
                 __DIVF210:
00039b 3890      	CPI  R25,0x80
00039c f409      	BRNE __DIVF218
                 __DIVF217:
00039d cf95      	RJMP __ZERORES
                 __DIVF218:
00039e 2401      	EOR  R0,R1
00039f 9408      	SEC
0003a0 0b97      	SBC  R25,R23
0003a1 f41b      	BRVC __DIVF216
0003a2 f3d4      	BRLT __DIVF217
0003a3 2000      	TST  R0
0003a4 cff3      	RJMP __DIVF211
                 __DIVF216:
0003a5 2f79      	MOV  R23,R25
0003a6 931f      	PUSH R17
0003a7 932f      	PUSH R18
0003a8 933f      	PUSH R19
0003a9 934f      	PUSH R20
0003aa 2411      	CLR  R1
0003ab 2711      	CLR  R17
0003ac 2722      	CLR  R18
0003ad 2733      	CLR  R19
0003ae 2744      	CLR  R20
0003af 2755      	CLR  R21
0003b0 e290      	LDI  R25,32
                 __DIVF212:
0003b1 17ae      	CP   R26,R30
0003b2 07bf      	CPC  R27,R31
0003b3 0786      	CPC  R24,R22
0003b4 0741      	CPC  R20,R17
0003b5 f030      	BRLO __DIVF213
0003b6 1bae      	SUB  R26,R30
0003b7 0bbf      	SBC  R27,R31
0003b8 0b86      	SBC  R24,R22
0003b9 0b41      	SBC  R20,R17
0003ba 9408      	SEC
0003bb c001      	RJMP __DIVF214
                 __DIVF213:
0003bc 9488      	CLC
                 __DIVF214:
0003bd 1f55      	ROL  R21
0003be 1f22      	ROL  R18
0003bf 1f33      	ROL  R19
0003c0 1c11      	ROL  R1
0003c1 1faa      	ROL  R26
0003c2 1fbb      	ROL  R27
0003c3 1f88      	ROL  R24
0003c4 1f44      	ROL  R20
0003c5 959a      	DEC  R25
0003c6 f751      	BRNE __DIVF212
0003c7 01f9      	MOVW R30,R18
0003c8 2d61      	MOV  R22,R1
0003c9 914f      	POP  R20
0003ca 913f      	POP  R19
0003cb 912f      	POP  R18
0003cc 911f      	POP  R17
0003cd 2366      	TST  R22
0003ce f032      	BRMI __DIVF215
0003cf 0f55      	LSL  R21
0003d0 1fee      	ROL  R30
0003d1 1fff      	ROL  R31
0003d2 1f66      	ROL  R22
0003d3 957a      	DEC  R23
0003d4 f243      	BRVS __DIVF217
                 __DIVF215:
0003d5 dedb      	RCALL __ROUND_REPACK
0003d6 915f      	POP  R21
0003d7 9508      	RET
                 
                 __ANEGD1:
0003d8 95f0      	COM  R31
0003d9 9560      	COM  R22
0003da 9570      	COM  R23
0003db 95e1      	NEG  R30
0003dc 4fff      	SBCI R31,-1
0003dd 4f6f      	SBCI R22,-1
0003de 4f7f      	SBCI R23,-1
0003df 9508      	RET
                 
                 __LSLB12:
0003e0 23ee      	TST  R30
0003e1 2e0e      	MOV  R0,R30
0003e2 2fea      	MOV  R30,R26
0003e3 f019      	BREQ __LSLB12R
                 __LSLB12L:
0003e4 0fee      	LSL  R30
0003e5 940a      	DEC  R0
0003e6 f7e9      	BRNE __LSLB12L
                 __LSLB12R:
0003e7 9508      	RET
                 
                 __LSRW4:
0003e8 95f6      	LSR  R31
0003e9 95e7      	ROR  R30
                 __LSRW3:
0003ea 95f6      	LSR  R31
0003eb 95e7      	ROR  R30
                 __LSRW2:
0003ec 95f6      	LSR  R31
0003ed 95e7      	ROR  R30
0003ee 95f6      	LSR  R31
0003ef 95e7      	ROR  R30
0003f0 9508      	RET
                 
                 __CBD1:
0003f1 2ffe      	MOV  R31,R30
0003f2 0fff      	ADD  R31,R31
0003f3 0bff      	SBC  R31,R31
0003f4 2f6f      	MOV  R22,R31
0003f5 2f7f      	MOV  R23,R31
0003f6 9508      	RET
                 
                 __EEPROMRDB:
0003f7 99e1      	SBIC EECR,EEWE
0003f8 cffe      	RJMP __EEPROMRDB
0003f9 93ff      	PUSH R31
0003fa b7ff      	IN   R31,SREG
0003fb 94f8      	CLI
0003fc bbae      	OUT  EEARL,R26
0003fd bbbf      	OUT  EEARH,R27
0003fe 9ae0      	SBI  EECR,EERE
0003ff b3ed      	IN   R30,EEDR
000400 bfff      	OUT  SREG,R31
000401 91ff      	POP  R31
000402 9508      	RET
                 
                 __EEPROMWRB:
000403 9be1      	SBIS EECR,EEWE
000404 c002      	RJMP __EEPROMWRB1
000405 95a8      	WDR
000406 cffc      	RJMP __EEPROMWRB
                 __EEPROMWRB1:
000407 b79f      	IN   R25,SREG
000408 94f8      	CLI
000409 bbae      	OUT  EEARL,R26
00040a bbbf      	OUT  EEARH,R27
00040b 9ae0      	SBI  EECR,EERE
00040c b38d      	IN   R24,EEDR
00040d 17e8      	CP   R30,R24
00040e f019      	BREQ __EEPROMWRB0
00040f bbed      	OUT  EEDR,R30
000410 9ae2      	SBI  EECR,EEMWE
000411 9ae1      	SBI  EECR,EEWE
                 __EEPROMWRB0:
000412 bf9f      	OUT  SREG,R25
000413 9508      	RET
                 
                 __SAVELOCR6:
000414 935a      	ST   -Y,R21
                 __SAVELOCR5:
000415 934a      	ST   -Y,R20
                 __SAVELOCR4:
000416 933a      	ST   -Y,R19
                 __SAVELOCR3:
000417 932a      	ST   -Y,R18
                 __SAVELOCR2:
000418 931a      	ST   -Y,R17
000419 930a      	ST   -Y,R16
00041a 9508      	RET
                 
                 __LOADLOCR6:
00041b 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
00041c 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
00041d 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00041e 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
00041f 8119      	LDD  R17,Y+1
000420 8108      	LD   R16,Y
000421 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  30 r1 :  21 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   9 r17:  30 r18:  18 r19:  14 r20:  22 r21:  57 r22:  40 r23:  40 
r24:  22 r25:  29 r26:  65 r27:  32 r28:   3 r29:   1 r30: 267 r31: 113 
x  :   8 y  :  61 z  :   2 
Registers used: 21 out of 35 (60.0%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  23 add   :  14 
adiw  :   5 and   :   2 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   1 brcs  :   0 break :   0 breq  :   9 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   8 
brlt  :   2 brmi  :   5 brne  :  12 brpl  :   5 brsh  :   6 brtc  :   1 
brts  :   1 brvc  :   2 brvs  :   3 bset  :   0 bst   :   0 cbi   :   0 
cbr   :   1 clc   :   1 clh   :   0 cli   :   6 cln   :   0 clr   :  28 
cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 cp    :   5 
cpc   :   4 cpi   :  18 cpse  :   0 dec   :   7 des   :   0 eor   :   5 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 
inc   :   1 ld    :  17 ldd   :  14 ldi   : 137 lds   :  12 lpm   :   4 
lsl   :  11 lsr   :   6 mov   :  31 movw  :  25 mul   :  15 muls  :   0 
mulsu :   0 neg   :   2 nop   :   0 or    :   2 ori   :   0 out   :  84 
pop   :  23 push  :  22 rcall :  48 ret   :  23 reti  :   3 rjmp  :  63 
rol   :  22 ror   :  12 sbc   :   5 sbci  :  13 sbi   :   4 sbic  :   1 
sbis  :   1 sbiw  :   5 sbr   :   2 sbrc  :   0 sbrs  :   3 sec   :   3 
seh   :   0 sei   :   3 sen   :   0 ser   :   8 ses   :   0 set   :   2 
sev   :   0 sez   :   0 sleep :   1 spm   :   0 st    :  33 std   :   5 
sts   :   4 sub   :   2 subi  :  16 swap  :   0 tst   :  13 wdr   :   2 

Instructions used: 72 out of 114 (63.2%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000844   1828    288   2116    8192  25.8%
[.dseg] 0x000060 0x0003a3      0    579    579    1119  51.7%
[.eseg] 0x000000 0x000001      0      1      1     512   0.2%

Assembly complete, 0 errors, 0 warnings
