------------------------------------------------------------
TimeQuest Timing Analyzer Summary
------------------------------------------------------------

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.288
TNS   : -768.576

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.854
TNS   : -33.815

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.578
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.970
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.036
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.068
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.108
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.436
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.476
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.891
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.629
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.669
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.093
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.389
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 36.780
TNS   : 0.000

Type  : Slow 1200mV 85C Model Setup 'altera_reserved_tck'
Slack : 41.385
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.241
TNS   : -0.470

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.433
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'altera_reserved_tck'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.451
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.452
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.453
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.463
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.503
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.092
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.129
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.131
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.168
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.326
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.365
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.404
TNS   : 0.000

Type  : Slow 1200mV 85C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.598
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -3.512
TNS   : -269.210

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.811
TNS   : -269.112

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.665
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.332
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.141
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.347
TNS   : 0.000

Type  : Slow 1200mV 85C Model Recovery 'altera_reserved_tck'
Slack : 48.118
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.143
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.157
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.186
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.320
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'altera_reserved_tck'
Slack : 1.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.124
TNS   : 0.000

Type  : Slow 1200mV 85C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.608
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.690
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.694
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.697
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.698
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.699
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.700
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.731
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.757
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.758
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.759
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.760
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.884
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'clk'
Slack : 9.856
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.658
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.522
TNS   : 0.000

Type  : Slow 1200mV 85C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.426
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -1.873
TNS   : -435.824

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.698
TNS   : -26.877

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.552
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.931
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.087
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.142
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.300
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.445
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.500
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.010
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.776
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.831
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 3.351
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.496
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 37.105
TNS   : 0.000

Type  : Slow 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 42.054
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.230
TNS   : -0.454

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.382
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.399
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.399
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.400
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.401
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.415
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.472
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 1.058
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.102
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 1.110
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.154
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.346
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.347
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.399
TNS   : 0.000

Type  : Slow 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.651
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -3.037
TNS   : -232.604

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -2.350
TNS   : -225.424

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.857
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 3.641
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.268
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 4.513
TNS   : 0.000

Type  : Slow 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 48.406
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.046
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.066
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 1.093
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 1.184
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 1.576
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 1.931
TNS   : 0.000

Type  : Slow 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.344
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 1.799
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.297
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.693
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.695
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.701
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.702
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.703
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.730
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.747
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.748
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.749
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.857
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.843
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.647
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.527
TNS   : 0.000

Type  : Slow 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.273
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.557
TNS   : -1.960

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.726
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.257
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.278
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 1.540
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.559
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.580
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 1.988
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.482
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.841
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 3.195
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 3.216
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 4.747
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.932
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 39.696
TNS   : 0.000

Type  : Fast 1200mV 0C Model Setup 'altera_reserved_tck'
Slack : 46.526
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.188
TNS   : -0.372

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.041
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.165
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'altera_reserved_tck'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 0.186
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.187
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.192
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.196
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 0.714
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 0.762
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 0.955
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 0.974
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 1.215
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 1.234
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 1.513
TNS   : 0.000

Type  : Fast 1200mV 0C Model Hold 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 1.532
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : -0.624
TNS   : -42.567

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.290
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 3.663
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.719
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 5.152
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 5.255
TNS   : 0.000

Type  : Fast 1200mV 0C Model Recovery 'altera_reserved_tck'
Slack : 49.478
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 0.486
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 0.490
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 0.500
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 0.547
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'altera_reserved_tck'
Slack : 0.738
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 0.926
TNS   : 0.000

Type  : Fast 1200mV 0C Model Removal 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 1.113
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[1]'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_n_mem_clk_n[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_fall'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_ac_rise'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDQSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ck_p_mem_clk[0]_tDSS'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_mem_clk[0]_mimic_launch_clock'
Slack : 2.667
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[3]'
Slack : 2.751
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_12'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_16'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_25'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_32'
Slack : 2.770
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_10'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_11'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_13'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_14'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_15'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_26'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_27'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_28'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_29'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_30'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_31'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_9'
Slack : 2.771
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_capture'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_ddr_mimic'
Slack : 2.778
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[2]'
Slack : 2.781
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|pll|altpll_component|auto_generated|pll1|clk[4]'
Slack : 2.783
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_2'
Slack : 2.784
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_1'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_18'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_19'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_20'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_21'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_22'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_23'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_3'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_5'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_6'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_7'
Slack : 2.785
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_17'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_24'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_4'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_dq_8'
Slack : 2.786
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'ddr_2fifo_top_inst|ddr_ctrl_inst|ddr_m0|ddr2_controller_phy_inst|ddr2_phy_inst|ddr2_phy_alt_mem_phy_inst|clk|scan_clk|q_clock'
Slack : 4.953
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'clk'
Slack : 9.412
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[1]'
Slack : 19.756
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'u_system_ctrl|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
Slack : 20.612
TNS   : 0.000

Type  : Fast 1200mV 0C Model Minimum Pulse Width 'altera_reserved_tck'
Slack : 49.289
TNS   : 0.000

------------------------------------------------------------
