# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pipe_arch_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/PD_Project {C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:08 on Aug 19,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/PD_Project" C:/intelFPGA_lite/18.1/PD_Project/pipe_arch.v 
# -- Compiling module pipe_arch
# 
# Top level modules:
# 	pipe_arch
# End time: 23:49:08 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.pipe_arch
# vsim work.pipe_arch 
# Start time: 23:49:40 on Aug 19,2021
# Loading work.pipe_arch
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 2 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 2 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 2 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 2 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
vsim work.pipe_arch
# End time: 23:49:54 on Aug 19,2021, Elapsed time: 0:00:14
# Errors: 14, Warnings: 0
# vsim work.pipe_arch 
# Start time: 23:49:54 on Aug 19,2021
# Loading work.pipe_arch
add wave -position insertpoint  \
sim:/pipe_arch/addr \
sim:/pipe_arch/addrs \
sim:/pipe_arch/c \
sim:/pipe_arch/clk \
sim:/pipe_arch/data1_z \
sim:/pipe_arch/data2_z \
sim:/pipe_arch/dm \
sim:/pipe_arch/ex_ma_11_9 \
sim:/pipe_arch/ex_ma_addr \
sim:/pipe_arch/ex_ma_alu_op \
sim:/pipe_arch/ex_ma_alu_out \
sim:/pipe_arch/ex_ma_d2 \
sim:/pipe_arch/ex_ma_d22 \
sim:/pipe_arch/ex_ma_data_in \
sim:/pipe_arch/ex_ma_data_out \
sim:/pipe_arch/ex_ma_data_out0 \
sim:/pipe_arch/ex_ma_data_out1 \
sim:/pipe_arch/ex_ma_data_out2 \
sim:/pipe_arch/ex_ma_data_out3 \
sim:/pipe_arch/ex_ma_data_out4 \
sim:/pipe_arch/ex_ma_data_out5 \
sim:/pipe_arch/ex_ma_data_out6 \
sim:/pipe_arch/ex_ma_data_out7 \
sim:/pipe_arch/ex_ma_dr \
sim:/pipe_arch/ex_ma_dw \
sim:/pipe_arch/ex_ma_e \
sim:/pipe_arch/ex_ma_f \
sim:/pipe_arch/ex_ma_g \
sim:/pipe_arch/ex_ma_h \
sim:/pipe_arch/ex_ma_lm \
sim:/pipe_arch/ex_ma_pc1 \
sim:/pipe_arch/ex_ma_pcj \
sim:/pipe_arch/ex_ma_reg0 \
sim:/pipe_arch/ex_ma_reg1 \
sim:/pipe_arch/ex_ma_reg2 \
sim:/pipe_arch/ex_ma_reg3 \
sim:/pipe_arch/ex_ma_reg4 \
sim:/pipe_arch/ex_ma_reg5 \
sim:/pipe_arch/ex_ma_reg6 \
sim:/pipe_arch/ex_ma_reg7 \
sim:/pipe_arch/ex_ma_rw \
sim:/pipe_arch/ex_ma_se_8_0a \
sim:/pipe_arch/ex_ma_sm \
sim:/pipe_arch/id_rg_11_9 \
sim:/pipe_arch/id_rg_5_3 \
sim:/pipe_arch/id_rg_8_6 \
sim:/pipe_arch/id_rg_a1 \
sim:/pipe_arch/id_rg_a2 \
sim:/pipe_arch/id_rg_alu_op \
sim:/pipe_arch/id_rg_c \
sim:/pipe_arch/id_rg_d \
sim:/pipe_arch/id_rg_d1 \
sim:/pipe_arch/id_rg_d2 \
sim:/pipe_arch/id_rg_dr \
sim:/pipe_arch/id_rg_dw \
sim:/pipe_arch/id_rg_e \
sim:/pipe_arch/id_rg_f \
sim:/pipe_arch/id_rg_g \
sim:/pipe_arch/id_rg_h \
sim:/pipe_arch/id_rg_lm \
sim:/pipe_arch/id_rg_pc1 \
sim:/pipe_arch/id_rg_pcj \
sim:/pipe_arch/id_rg_reg0 \
sim:/pipe_arch/id_rg_reg1 \
sim:/pipe_arch/id_rg_reg2 \
sim:/pipe_arch/id_rg_reg3 \
sim:/pipe_arch/id_rg_reg4 \
sim:/pipe_arch/id_rg_reg5 \
sim:/pipe_arch/id_rg_reg6 \
sim:/pipe_arch/id_rg_reg7 \
sim:/pipe_arch/id_rg_rw \
sim:/pipe_arch/id_rg_se_5_0 \
sim:/pipe_arch/id_rg_se_8_0a \
sim:/pipe_arch/id_rg_sm \
sim:/pipe_arch/if_id_11_9 \
sim:/pipe_arch/if_id_5_3 \
sim:/pipe_arch/if_id_8_6 \
sim:/pipe_arch/if_id_a \
sim:/pipe_arch/if_id_alu_op \
sim:/pipe_arch/if_id_b \
sim:/pipe_arch/if_id_c \
sim:/pipe_arch/if_id_d \
sim:/pipe_arch/if_id_dr \
sim:/pipe_arch/if_id_dw \
sim:/pipe_arch/if_id_e \
sim:/pipe_arch/if_id_f \
sim:/pipe_arch/if_id_fn \
sim:/pipe_arch/if_id_g \
sim:/pipe_arch/if_id_h \
sim:/pipe_arch/if_id_j \
sim:/pipe_arch/if_id_lm \
sim:/pipe_arch/if_id_op \
sim:/pipe_arch/if_id_pc \
sim:/pipe_arch/if_id_pc1 \
sim:/pipe_arch/if_id_pc2 \
sim:/pipe_arch/if_id_pc3 \
sim:/pipe_arch/if_id_pcb \
sim:/pipe_arch/if_id_pcj \
sim:/pipe_arch/if_id_pcjp \
sim:/pipe_arch/if_id_pcjp2 \
sim:/pipe_arch/if_id_rw \
sim:/pipe_arch/if_id_rw_pc \
sim:/pipe_arch/if_id_se_5_0 \
sim:/pipe_arch/if_id_se_8_0 \
sim:/pipe_arch/if_id_se_8_0a \
sim:/pipe_arch/if_id_sm \
sim:/pipe_arch/if_inst \
sim:/pipe_arch/if_pc \
sim:/pipe_arch/im \
sim:/pipe_arch/ma_wb_11_9 \
sim:/pipe_arch/ma_wb_addr \
sim:/pipe_arch/ma_wb_alu_out \
sim:/pipe_arch/ma_wb_data \
sim:/pipe_arch/ma_wb_data_out \
sim:/pipe_arch/ma_wb_data_out0 \
sim:/pipe_arch/ma_wb_data_out1 \
sim:/pipe_arch/ma_wb_data_out2 \
sim:/pipe_arch/ma_wb_data_out3 \
sim:/pipe_arch/ma_wb_data_out4 \
sim:/pipe_arch/ma_wb_data_out5 \
sim:/pipe_arch/ma_wb_data_out6 \
sim:/pipe_arch/ma_wb_data_out7 \
sim:/pipe_arch/ma_wb_g \
sim:/pipe_arch/ma_wb_h \
sim:/pipe_arch/ma_wb_lm \
sim:/pipe_arch/ma_wb_mux1 \
sim:/pipe_arch/ma_wb_mux2 \
sim:/pipe_arch/ma_wb_pc1 \
sim:/pipe_arch/ma_wb_pcj \
sim:/pipe_arch/ma_wb_rw \
sim:/pipe_arch/ma_wb_se_8_0a \
sim:/pipe_arch/outp1_z \
sim:/pipe_arch/rf \
sim:/pipe_arch/rg_ex_11_9 \
sim:/pipe_arch/rg_ex_alu_op \
sim:/pipe_arch/rg_ex_alu_out \
sim:/pipe_arch/rg_ex_d \
sim:/pipe_arch/rg_ex_d1 \
sim:/pipe_arch/rg_ex_d2 \
sim:/pipe_arch/rg_ex_d22 \
sim:/pipe_arch/rg_ex_dr \
sim:/pipe_arch/rg_ex_dw \
sim:/pipe_arch/rg_ex_e \
sim:/pipe_arch/rg_ex_f \
sim:/pipe_arch/rg_ex_g \
sim:/pipe_arch/rg_ex_h \
sim:/pipe_arch/rg_ex_lm \
sim:/pipe_arch/rg_ex_pc1 \
sim:/pipe_arch/rg_ex_pcj \
sim:/pipe_arch/rg_ex_reg0 \
sim:/pipe_arch/rg_ex_reg1 \
sim:/pipe_arch/rg_ex_reg2 \
sim:/pipe_arch/rg_ex_reg3 \
sim:/pipe_arch/rg_ex_reg4 \
sim:/pipe_arch/rg_ex_reg5 \
sim:/pipe_arch/rg_ex_reg6 \
sim:/pipe_arch/rg_ex_reg7 \
sim:/pipe_arch/rg_ex_rw \
sim:/pipe_arch/rg_ex_se_5_0 \
sim:/pipe_arch/rg_ex_se_8_0a \
sim:/pipe_arch/rg_ex_sm \
sim:/pipe_arch/temp_alu0 \
sim:/pipe_arch/temp_alu1 \
sim:/pipe_arch/temp_alu2 \
sim:/pipe_arch/temp_alu3 \
sim:/pipe_arch/temp_alu4 \
sim:/pipe_arch/temp_alu5 \
sim:/pipe_arch/temp_alu6 \
sim:/pipe_arch/temp_alu7 \
sim:/pipe_arch/tz \
sim:/pipe_arch/wb_11_9 \
sim:/pipe_arch/wb_alu_out \
sim:/pipe_arch/z
# (vsim-4077) Logging very large object: /pipe_arch/im 
force -freeze sim:/pipe_arch/clk 1 0, 0 {50 ps} -r 100
run
run
run
run
run
run
run
run
run
# End time: 23:55:19 on Aug 19,2021, Elapsed time: 0:05:25
# Errors: 0, Warnings: 0
