INFO: [VRFC 10-163] Analyzing VHDL file "E:/COEN4710_PROJECT2/ALU_and_ADDER/ALU_and_ADDER.srcs/sim_1/imports/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/alu_msb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_msb
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COEN4710_PROJECT2/ALU_and_ADDER/ALU_and_ADDER.srcs/sim_1/imports/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_normal
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COEN4710_PROJECT2/ALU_and_ADDER/ALU_and_ADDER.srcs/sim_1/imports/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/logic_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_unit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COEN4710_PROJECT2/ALU_and_ADDER/ALU_and_ADDER.srcs/sim_1/imports/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/alu_32bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_32bit
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COEN4710_PROJECT2/ALU_and_ADDER/ALU_and_ADDER.srcs/sim_1/imports/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/alu_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_top_level
INFO: [VRFC 10-163] Analyzing VHDL file "E:/COEN4710_PROJECT2/ALU_and_ADDER/ALU_and_ADDER.srcs/sim_1/imports/HardwareProject2/project_tutorial/project_tutorial.srcs/sim_1/new/alu_top_level_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TEST_TOP_LEVEL
