<pre>name: celldefine
description: Celldefine check
should_fail: 0
tags: 5.6.4
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-5/5.6.4--compiler-directives-celldefine.sv.html" target="file-frame">tests/chapter-5/5.6.4--compiler-directives-celldefine.sv</a>' to AST representation.
Generating RTLIL representation for module `\cd'.
Generating RTLIL representation for module `\ncd'.
Successfully finished Verilog frontend.
</pre>