library ieee;
use ieee.std_logic_1164.all;

entity sumador_restador is
	port (
		a,b:in std_logic_vector(2 downto 0);
		sel:in std_logic_vector(1 downto 0);
		cin:in std_logic(2 downto 0);
		cout:out std_logic
	);
end:

architecture arq_sumador_restador is
	signal 