

================================================================
== Vivado HLS Report for 'padding2d_fix16_3'
================================================================
* Date:           Fri Nov  8 14:41:53 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.457|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- Loop 1         |    ?|      ?|         ?|          -|          -|          ?|    no    |
        | + Loop 1.1      |    1|  65536|         1|          -|          -| 1 ~ 65536 |    no    |
        | + Loop 1.2      |    ?|      ?|         ?|          -|          -|          ?|    no    |
        |  ++ Loop 1.2.1  |    2|      2|         1|          -|          -|          2|    no    |
        |  ++ Loop 1.2.2  |    ?|      ?|         2|          -|          -|          ?|    no    |
        | + Loop 1.3      |    3|  65538|         1|          -|          -| 3 ~ 65538 |    no    |
        +-----------------+-----+-------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond1)
4 --> 
	4  / (tmp_s)
	5  / (!tmp_s)
5 --> 
	6  / (!exitcond2)
	9  / (exitcond2)
6 --> 
	6  / (!exitcond3)
	7  / (exitcond3)
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	7  / true
9 --> 
	9  / (tmp_53)
	3  / (!tmp_53)

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/padding2d.cpp:6]   --->   Operation 10 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/padding2d.cpp:6]   --->   Operation 11 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.07ns)   --->   "%tmp = add i16 2, %input_width_read" [layers_c/padding2d.cpp:12]   --->   Operation 12 'add' 'tmp' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_42 = mul i16 %input_height_read, %tmp" [layers_c/padding2d.cpp:12]   --->   Operation 13 'mul' 'tmp_42' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/padding2d.cpp:6]   --->   Operation 14 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_11 = shl i16 %input_width_read, 1" [layers_c/padding2d.cpp:18]   --->   Operation 15 'shl' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_41 = mul i16 %input_width_read, %input_height_read" [layers_c/padding2d.cpp:12]   --->   Operation 16 'mul' 'tmp_41' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 17 [1/1] (2.07ns)   --->   "%tmp_43 = add i16 1, %input_width_read" [layers_c/padding2d.cpp:6]   --->   Operation 17 'add' 'tmp_43' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i16 %input_width_read to i17" [layers_c/padding2d.cpp:13]   --->   Operation 18 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%tmp_45 = add i17 1, %tmp_44_cast" [layers_c/padding2d.cpp:13]   --->   Operation 19 'add' 'tmp_45' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%tmp_46 = add i16 3, %input_width_read" [layers_c/padding2d.cpp:6]   --->   Operation 20 'add' 'tmp_46' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%tmp_47 = add i17 3, %tmp_44_cast" [layers_c/padding2d.cpp:32]   --->   Operation 21 'add' 'tmp_47' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 %tmp_43, %tmp_42" [layers_c/padding2d.cpp:12]   --->   Operation 22 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 23 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_13 = add i16 %tmp3, %tmp_46" [layers_c/padding2d.cpp:12]   --->   Operation 23 'add' 'tmp_13' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 4, %tmp_42" [layers_c/padding2d.cpp:12]   --->   Operation 24 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_14 = add i16 %tmp4, %tmp_11" [layers_c/padding2d.cpp:12]   --->   Operation 25 'add' 'tmp_14' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %1" [layers_c/padding2d.cpp:12]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%indvars_iv = phi i16 [ %indvars_iv_next, %13 ], [ %tmp_46, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 27 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%indvars_iv2 = phi i16 [ %indvars_iv_next1, %13 ], [ %tmp_43, %0 ]" [layers_c/padding2d.cpp:12]   --->   Operation 28 'phi' 'indvars_iv2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%o_count = phi i16 [ %tmp_52, %13 ], [ 0, %0 ]" [layers_c/padding2d.cpp:15]   --->   Operation 29 'phi' 'o_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_count = phi i16 [ %i_count_3, %13 ], [ 0, %0 ]"   --->   Operation 30 'phi' 'i_count' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%depth = phi i16 [ %depth_1, %13 ], [ 0, %0 ]"   --->   Operation 31 'phi' 'depth' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %depth, %input_depth_read" [layers_c/padding2d.cpp:12]   --->   Operation 32 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (2.07ns)   --->   "%depth_1 = add i16 %depth, 1" [layers_c/padding2d.cpp:12]   --->   Operation 33 'add' 'depth_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %14, label %.preheader17.preheader" [layers_c/padding2d.cpp:12]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %.preheader17" [layers_c/padding2d.cpp:13]   --->   Operation 35 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 36 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.90>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%o_count_1 = phi i16 [ %tmp_49, %2 ], [ %o_count, %.preheader17.preheader ]" [layers_c/padding2d.cpp:15]   --->   Operation 37 'phi' 'o_count_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i16 [ %i_1, %2 ], [ 0, %.preheader17.preheader ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i16 %i to i17" [layers_c/padding2d.cpp:13]   --->   Operation 39 'zext' 'tmp_48_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.43ns)   --->   "%tmp_s = icmp ult i17 %tmp_48_cast, %tmp_45" [layers_c/padding2d.cpp:13]   --->   Operation 40 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 65536, i64 0)"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.07ns)   --->   "%i_1 = add i16 %i, 1" [layers_c/padding2d.cpp:13]   --->   Operation 42 'add' 'i_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %3" [layers_c/padding2d.cpp:13]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_48 = zext i16 %o_count_1 to i64" [layers_c/padding2d.cpp:14]   --->   Operation 44 'zext' 'tmp_48' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_48" [layers_c/padding2d.cpp:14]   --->   Operation 45 'getelementptr' 'output_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr, align 2" [layers_c/padding2d.cpp:14]   --->   Operation 46 'store' <Predicate = (tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 47 [1/1] (2.07ns)   --->   "%tmp_49 = add i16 %o_count_1, 1" [layers_c/padding2d.cpp:15]   --->   Operation 47 'add' 'tmp_49' <Predicate = (tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader17" [layers_c/padding2d.cpp:13]   --->   Operation 48 'br' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i16 %o_count, 3" [layers_c/padding2d.cpp:18]   --->   Operation 49 'add' 'tmp1' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_50 = add i16 %tmp1, %tmp_11" [layers_c/padding2d.cpp:18]   --->   Operation 50 'add' 'tmp_50' <Predicate = (!tmp_s)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (2.07ns)   --->   "%i_count_3 = add i16 %tmp_41, %i_count" [layers_c/padding2d.cpp:27]   --->   Operation 51 'add' 'i_count_3' <Predicate = (!tmp_s)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 %tmp_43, %o_count" [layers_c/padding2d.cpp:18]   --->   Operation 52 'add' 'tmp2' <Predicate = (!tmp_s)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp_51 = add i16 %tmp2, %tmp_42" [layers_c/padding2d.cpp:18]   --->   Operation 53 'add' 'tmp_51' <Predicate = (!tmp_s)> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 54 'br' <Predicate = (!tmp_s)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.42>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%o_count_6 = phi i16 [ %indvars_iv_next2, %9 ], [ %indvars_iv, %3 ]" [layers_c/padding2d.cpp:12]   --->   Operation 55 'phi' 'o_count_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%indvars_iv8 = phi i16 [ %indvars_iv_next9, %9 ], [ %tmp_50, %3 ]" [layers_c/padding2d.cpp:18]   --->   Operation 56 'phi' 'indvars_iv8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%o_count_2 = phi i16 [ %tmp_56, %9 ], [ %indvars_iv2, %3 ]" [layers_c/padding2d.cpp:15]   --->   Operation 57 'phi' 'o_count_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%i_count_1 = phi i16 [ %tmp_55, %9 ], [ %i_count, %3 ]" [layers_c/padding2d.cpp:27]   --->   Operation 58 'phi' 'i_count_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%height = phi i16 [ %height_1, %9 ], [ 0, %3 ]"   --->   Operation 59 'phi' 'height' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %height, %input_height_read" [layers_c/padding2d.cpp:18]   --->   Operation 60 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (2.07ns)   --->   "%height_1 = add i16 %height, 1" [layers_c/padding2d.cpp:18]   --->   Operation 61 'add' 'height_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %10, label %.preheader.preheader" [layers_c/padding2d.cpp:18]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:20]   --->   Operation 63 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_5 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_52 = add i16 %tmp_51, %tmp_46" [layers_c/padding2d.cpp:15]   --->   Operation 64 'add' 'tmp_52' <Predicate = (exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.76ns)   --->   "br label %11" [layers_c/padding2d.cpp:32]   --->   Operation 65 'br' <Predicate = (exitcond2)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%o_count_3 = phi i16 [ %o_count_8, %5 ], [ %o_count_2, %.preheader.preheader ]"   --->   Operation 66 'phi' 'o_count_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %o_count_3, %o_count_6" [layers_c/padding2d.cpp:20]   --->   Operation 67 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 68 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %6, label %5" [layers_c/padding2d.cpp:20]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_57 = zext i16 %o_count_3 to i64" [layers_c/padding2d.cpp:21]   --->   Operation 70 'zext' 'tmp_57' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_57" [layers_c/padding2d.cpp:21]   --->   Operation 71 'getelementptr' 'output_addr_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_4, align 2" [layers_c/padding2d.cpp:21]   --->   Operation 72 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_6 : Operation 73 [1/1] (2.07ns)   --->   "%o_count_8 = add i16 %o_count_3, 1" [layers_c/padding2d.cpp:22]   --->   Operation 73 'add' 'o_count_8' <Predicate = (!exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/padding2d.cpp:20]   --->   Operation 74 'br' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (2.07ns)   --->   "%tmp_55 = add i16 %i_count_1, %input_width_read" [layers_c/padding2d.cpp:27]   --->   Operation 75 'add' 'tmp_55' <Predicate = (exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (2.07ns)   --->   "%tmp_56 = add i16 %tmp, %o_count_2" [layers_c/padding2d.cpp:15]   --->   Operation 76 'add' 'tmp_56' <Predicate = (exitcond3)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "br label %7" [layers_c/padding2d.cpp:25]   --->   Operation 77 'br' <Predicate = (exitcond3)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%o_count_4 = phi i16 [ %o_count_6, %6 ], [ %o_count_9, %8 ]"   --->   Operation 78 'phi' 'o_count_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%i_count_2 = phi i16 [ %i_count_1, %6 ], [ %tmp_60, %8 ]" [layers_c/padding2d.cpp:27]   --->   Operation 79 'phi' 'i_count_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %o_count_4, %indvars_iv8" [layers_c/padding2d.cpp:25]   --->   Operation 80 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %9, label %8" [layers_c/padding2d.cpp:25]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_58 = zext i16 %i_count_2 to i64" [layers_c/padding2d.cpp:26]   --->   Operation 82 'zext' 'tmp_58' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [3136 x i16]* %input_r, i64 0, i64 %tmp_58" [layers_c/padding2d.cpp:26]   --->   Operation 83 'getelementptr' 'input_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 84 'load' 'input_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_7 : Operation 85 [1/1] (2.07ns)   --->   "%tmp_60 = add i16 %i_count_2, 1" [layers_c/padding2d.cpp:27]   --->   Operation 85 'add' 'tmp_60' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (2.07ns)   --->   "%indvars_iv_next2 = add i16 %tmp, %o_count_6" [layers_c/padding2d.cpp:18]   --->   Operation 86 'add' 'indvars_iv_next2' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (2.07ns)   --->   "%indvars_iv_next9 = add i16 %tmp, %indvars_iv8" [layers_c/padding2d.cpp:18]   --->   Operation 87 'add' 'indvars_iv_next9' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "br label %4" [layers_c/padding2d.cpp:18]   --->   Operation 88 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.50>
ST_8 : Operation 89 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 89 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_59 = zext i16 %o_count_4 to i64" [layers_c/padding2d.cpp:26]   --->   Operation 90 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_59" [layers_c/padding2d.cpp:26]   --->   Operation 91 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (3.25ns)   --->   "store i16 %input_load, i16* %output_addr_6, align 2" [layers_c/padding2d.cpp:26]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_8 : Operation 93 [1/1] (2.07ns)   --->   "%o_count_9 = add i16 %o_count_4, 1" [layers_c/padding2d.cpp:28]   --->   Operation 93 'add' 'o_count_9' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "br label %7" [layers_c/padding2d.cpp:25]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.25>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%o_count_5 = phi i16 [ %tmp_51, %10 ], [ %o_count_7, %12 ]"   --->   Operation 95 'phi' 'o_count_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%i2 = phi i16 [ 0, %10 ], [ %i_2, %12 ]"   --->   Operation 96 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_57_cast = zext i16 %i2 to i17" [layers_c/padding2d.cpp:32]   --->   Operation 97 'zext' 'tmp_57_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (2.43ns)   --->   "%tmp_53 = icmp ult i17 %tmp_57_cast, %tmp_47" [layers_c/padding2d.cpp:32]   --->   Operation 98 'icmp' 'tmp_53' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 65538, i64 0)"   --->   Operation 99 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.07ns)   --->   "%i_2 = add i16 %i2, 1" [layers_c/padding2d.cpp:32]   --->   Operation 100 'add' 'i_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %12, label %13" [layers_c/padding2d.cpp:32]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_54 = zext i16 %o_count_5 to i64" [layers_c/padding2d.cpp:33]   --->   Operation 102 'zext' 'tmp_54' <Predicate = (tmp_53)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr [4096 x i16]* %output_r, i64 0, i64 %tmp_54" [layers_c/padding2d.cpp:33]   --->   Operation 103 'getelementptr' 'output_addr_5' <Predicate = (tmp_53)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr_5, align 2" [layers_c/padding2d.cpp:33]   --->   Operation 104 'store' <Predicate = (tmp_53)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_9 : Operation 105 [1/1] (2.07ns)   --->   "%o_count_7 = add i16 %o_count_5, 1" [layers_c/padding2d.cpp:34]   --->   Operation 105 'add' 'o_count_7' <Predicate = (tmp_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "br label %11" [layers_c/padding2d.cpp:32]   --->   Operation 106 'br' <Predicate = (tmp_53)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (2.07ns)   --->   "%indvars_iv_next1 = add i16 %indvars_iv2, %tmp_13" [layers_c/padding2d.cpp:12]   --->   Operation 107 'add' 'indvars_iv_next1' <Predicate = (!tmp_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (2.07ns)   --->   "%indvars_iv_next = add i16 %indvars_iv, %tmp_14" [layers_c/padding2d.cpp:12]   --->   Operation 108 'add' 'indvars_iv_next' <Predicate = (!tmp_53)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "br label %1" [layers_c/padding2d.cpp:12]   --->   Operation 109 'br' <Predicate = (!tmp_53)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.46ns
The critical path consists of the following:
	wire read on port 'input_width' (layers_c/padding2d.cpp:6) [6]  (0 ns)
	'add' operation ('tmp', layers_c/padding2d.cpp:12) [9]  (2.08 ns)
	'mul' operation of DSP[12] ('tmp_42', layers_c/padding2d.cpp:12) [12]  (6.38 ns)

 <State 2>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[11] ('tmp_41', layers_c/padding2d.cpp:12) [11]  (6.38 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	'phi' operation ('depth') with incoming values : ('depth', layers_c/padding2d.cpp:12) [28]  (0 ns)
	'icmp' operation ('exitcond1', layers_c/padding2d.cpp:12) [29]  (2.43 ns)

 <State 4>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp1', layers_c/padding2d.cpp:18) [49]  (0 ns)
	'add' operation ('tmp_50', layers_c/padding2d.cpp:18) [50]  (3.9 ns)

 <State 5>: 2.43ns
The critical path consists of the following:
	'phi' operation ('height') with incoming values : ('height', layers_c/padding2d.cpp:18) [60]  (0 ns)
	'icmp' operation ('exitcond2', layers_c/padding2d.cpp:18) [61]  (2.43 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('o_count') with incoming values : ('tmp_43', layers_c/padding2d.cpp:6) ('o_count', layers_c/padding2d.cpp:22) ('tmp_56', layers_c/padding2d.cpp:15) ('indvars_iv_next1', layers_c/padding2d.cpp:12) [67]  (0 ns)
	'getelementptr' operation ('output_addr_4', layers_c/padding2d.cpp:21) [73]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:21) of constant 0 on array 'output_r' [74]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i_count_2', layers_c/padding2d.cpp:27) with incoming values : ('i_count', layers_c/padding2d.cpp:27) ('tmp_55', layers_c/padding2d.cpp:27) ('tmp_60', layers_c/padding2d.cpp:27) [83]  (0 ns)
	'getelementptr' operation ('input_addr', layers_c/padding2d.cpp:26) [88]  (0 ns)
	'load' operation ('input_load', layers_c/padding2d.cpp:26) on array 'input_r' [89]  (3.25 ns)

 <State 8>: 6.51ns
The critical path consists of the following:
	'load' operation ('input_load', layers_c/padding2d.cpp:26) on array 'input_r' [89]  (3.25 ns)
	'store' operation (layers_c/padding2d.cpp:26) of variable 'input_load', layers_c/padding2d.cpp:26 on array 'output_r' [92]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('o_count') with incoming values : ('tmp_51', layers_c/padding2d.cpp:18) ('o_count', layers_c/padding2d.cpp:34) [104]  (0 ns)
	'getelementptr' operation ('output_addr_5', layers_c/padding2d.cpp:33) [113]  (0 ns)
	'store' operation (layers_c/padding2d.cpp:33) of constant 0 on array 'output_r' [114]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
