// Seed: 624747557
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd87,
    parameter id_2 = 32'd56,
    parameter id_4 = 32'd43
) (
    _id_1,
    _id_2
);
  input _id_2;
  output _id_1;
  type_6(
      1, id_2[id_1 : 1'b0], 1
  );
  initial begin
    id_2[1] <= |id_1;
    if (id_2 && 1 == id_1) id_1 <= id_1;
    else begin
      id_1 <= 1;
    end
    if (1) begin
      for (id_2 = id_2; 1; id_2 = 1) begin
        id_1 <= 1;
      end
    end
  end
  assign id_2 = 1;
  assign id_1[id_2] = id_2;
  logic id_3, _id_4;
  assign id_4[id_4] = 1;
  logic id_5;
  type_9(
      1, 1, id_1
  );
endmodule
