<stg><name>hart</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %pc_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc_val

]]></Node>
<StgValue><ssdm name="pc_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %r2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r2_val

]]></Node>
<StgValue><ssdm name="r2_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2 %r1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %r1_val

]]></Node>
<StgValue><ssdm name="r1_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:3 %inst_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst_val

]]></Node>
<StgValue><ssdm name="inst_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
entry:4 %opcode = trunc i32 %inst_val_read

]]></Node>
<StgValue><ssdm name="opcode"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:5 %func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_val_read, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="func3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6 %tmp2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_val_read, i32 25, i32 31

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:7 %offset_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_val_read, i32 20, i32 31

]]></Node>
<StgValue><ssdm name="offset_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="12">
<![CDATA[
entry:8 %sext_ln37 = sext i12 %offset_2

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:10 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:11 %tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_val_read, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_val_read, i32 25, i32 30

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="13" op_1_bw="1" op_2_bw="1" op_3_bw="6" op_4_bw="4" op_5_bw="1">
<![CDATA[
entry:13 %offset_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_1, i1 %tmp, i6 %tmp_3, i4 %tmp_5, i1 0

]]></Node>
<StgValue><ssdm name="offset_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %tmp_6 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_val_read, i32 12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
entry:15 %imm_20_U = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_6, i12 0

]]></Node>
<StgValue><ssdm name="imm_20_U"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:16 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_val_read, i32 21, i32 30

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:17 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_val_read, i32 20

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_val_read, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="8" op_3_bw="1" op_4_bw="10" op_5_bw="1">
<![CDATA[
entry:19 %offset_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp_1, i8 %tmp_s, i1 %tmp_2, i10 %tmp_7, i1 0

]]></Node>
<StgValue><ssdm name="offset_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="21">
<![CDATA[
entry:20 %sext_ln42 = sext i21 %offset_1

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0">
<![CDATA[
entry:21 %switch_ln45 = switch i7 %opcode, void %sw.epilog, i7 51, void %sw.bb, i7 19, void %sw.bb61, i7 99, void %sw.bb77_ifconv, i7 55, void %sw.bb88, i7 23, void %sw.bb96, i7 111, void %sw.bb106, i7 103, void %sw.bb116

]]></Node>
<StgValue><ssdm name="switch_ln45"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb116:0 %add_ln80_2 = add i32 %pc_val_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb116:1 %add_ln86_5 = add i32 %sext_ln37, i32 %pc_val_read

]]></Node>
<StgValue><ssdm name="add_ln86_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb116:2 %icmp_ln75 = icmp_eq  i3 %func3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb116:3 %br_ln75 = br i1 %icmp_ln75, void %cond.true, void %cond.false

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
cond.true:0 %tmp_10 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %add_ln86_5, i32 0, i1 1

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
cond.true:1 %br_ln75 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
cond.false:0 %tmp_9 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %add_ln86_5, i32 0, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-25"/>
<literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
cond.false:1 %br_ln75 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb106:0 %add_ln80_1 = add i32 %pc_val_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb106:1 %add_ln86_4 = add i32 %sext_ln42, i32 %pc_val_read

]]></Node>
<StgValue><ssdm name="add_ln86_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-17"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
sw.bb106:2 %br_ln71 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb96:0 %add_ln80 = add i32 %imm_20_U, i32 %pc_val_read

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb96:1 %add_ln86_3 = add i32 %pc_val_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln86_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
sw.bb96:2 %br_ln67 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb88:0 %add_ln86_2 = add i32 %pc_val_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln86_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="55"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
sw.bb88:1 %br_ln63 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:0 %icmp_ln68 = icmp_eq  i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln68"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:1 %returnval_2 = select i1 %icmp_ln68, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_4" val="1"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:2 %icmp_ln69 = icmp_ne  i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_4" val="1"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:3 %returnval_3 = select i1 %icmp_ln69, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_3" val="1"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:4 %icmp_ln70 = icmp_slt  i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_3" val="1"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:5 %returnval_4 = select i1 %icmp_ln70, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_4"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_2" val="1"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:6 %icmp_ln71 = icmp_slt  i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_2" val="1"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb77_ifconv:7 %xor_ln71 = xor i1 %icmp_ln71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln71"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_2" val="1"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:8 %returnval_5 = select i1 %xor_ln71, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_1" val="1"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:9 %icmp_ln72 = icmp_ult  i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_1" val="1"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:10 %returnval_6 = select i1 %icmp_ln72, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_6"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67" val="1"/>
<literal name="icmp_ln67_1" val="0"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:11 %icmp_ln73 = icmp_ult  i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67" val="1"/>
<literal name="icmp_ln67_1" val="0"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb77_ifconv:12 %xor_ln73 = xor i1 %icmp_ln73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln73"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67" val="1"/>
<literal name="icmp_ln67_1" val="0"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:13 %returnval_7 = select i1 %xor_ln73, i13 %offset_3, i13 4

]]></Node>
<StgValue><ssdm name="returnval_7"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_1" val="0"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb77_ifconv:14 %icmp_ln67 = icmp_eq  i3 %func3, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_1" val="0"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:15 %returnval_8 = select i1 %icmp_ln67, i13 %returnval_7, i13 1

]]></Node>
<StgValue><ssdm name="returnval_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb77_ifconv:16 %icmp_ln67_1 = icmp_eq  i3 %func3, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln67_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_2" val="0"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:17 %returnval_9 = select i1 %icmp_ln67_1, i13 %returnval_6, i13 %returnval_8

]]></Node>
<StgValue><ssdm name="returnval_9"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb77_ifconv:18 %icmp_ln67_2 = icmp_eq  i3 %func3, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln67_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_3" val="0"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:19 %returnval_10 = select i1 %icmp_ln67_2, i13 %returnval_5, i13 %returnval_9

]]></Node>
<StgValue><ssdm name="returnval_10"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb77_ifconv:20 %icmp_ln67_3 = icmp_eq  i3 %func3, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln67_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_4" val="0"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:21 %returnval_11 = select i1 %icmp_ln67_3, i13 %returnval_4, i13 %returnval_10

]]></Node>
<StgValue><ssdm name="returnval_11"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb77_ifconv:22 %icmp_ln67_4 = icmp_eq  i3 %func3, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln67_4"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
<literal name="icmp_ln67_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:23 %returnval_12 = select i1 %icmp_ln67_4, i13 %returnval_3, i13 %returnval_11

]]></Node>
<StgValue><ssdm name="returnval_12"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
sw.bb77_ifconv:24 %icmp_ln67_5 = icmp_eq  i3 %func3, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln67_5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
sw.bb77_ifconv:25 %returnval = select i1 %icmp_ln67_5, i13 %returnval_2, i13 %returnval_12

]]></Node>
<StgValue><ssdm name="returnval"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="13">
<![CDATA[
sw.bb77_ifconv:26 %sext_ln66 = sext i13 %returnval

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb77_ifconv:27 %add_ln86_6 = add i32 %sext_ln66, i32 %pc_val_read

]]></Node>
<StgValue><ssdm name="add_ln86_6"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="-29"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
sw.bb77_ifconv:28 %br_ln59 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="7" op_3_bw="3" op_4_bw="32" op_5_bw="32">
<![CDATA[
sw.bb61:0 %return_val_1 = call i32 @OP_AL_32I, i6 19, i7 %tmp2, i3 %func3, i32 %r1_val_read, i32 %sext_ln37

]]></Node>
<StgValue><ssdm name="return_val_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb61:1 %trunc_ln5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="31">
<![CDATA[
sw.bb61:2 %sext_ln53 = sext i31 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32">
<![CDATA[
sw.bb61:3 %trunc_ln54 = trunc i32 %return_val_1

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb61:4 %add_ln86_1 = add i32 %pc_val_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln86_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="32">
<![CDATA[
sw.bb61:5 %trunc_ln86_1 = trunc i32 %add_ln86_1

]]></Node>
<StgValue><ssdm name="trunc_ln86_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb61:6 %or_ln86 = or i1 %trunc_ln86_1, i1 %trunc_ln54

]]></Node>
<StgValue><ssdm name="or_ln86"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb61:7 %tmp_8 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln86_1, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
sw.bb61:8 %or_ln86_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_8, i1 %or_ln86

]]></Node>
<StgValue><ssdm name="or_ln86_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
sw.bb61:9 %br_ln55 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="7" op_3_bw="3" op_4_bw="32" op_5_bw="32">
<![CDATA[
sw.bb:0 %return_val = call i32 @OP_AL_32I, i6 51, i7 %tmp2, i3 %func3, i32 %r1_val_read, i32 %r2_val_read

]]></Node>
<StgValue><ssdm name="return_val"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb:1 %trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="31">
<![CDATA[
sw.bb:2 %sext_ln48 = sext i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="32">
<![CDATA[
sw.bb:3 %trunc_ln49 = trunc i32 %return_val

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
sw.bb:4 %add_ln86 = add i32 %pc_val_read, i32 4

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32">
<![CDATA[
sw.bb:5 %trunc_ln86 = trunc i32 %add_ln86

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
sw.bb:6 %or_ln86_2 = or i1 %trunc_ln86, i1 %trunc_ln49

]]></Node>
<StgValue><ssdm name="or_ln86_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
sw.bb:7 %tmp_4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln86, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
sw.bb:8 %or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_4, i1 %or_ln86_2

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="opcode" val="51"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
sw.bb:9 %br_ln50 = br void %sw.epilog

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
sw.epilog:0 %phi_ln83 = phi i32 0, void %entry, i32 %add_ln80_1, void %sw.bb106, i32 %add_ln80, void %sw.bb96, i32 %imm_20_U, void %sw.bb88, i32 0, void %sw.bb77_ifconv, i32 %sext_ln53, void %sw.bb61, i32 %sext_ln48, void %sw.bb, i32 %add_ln80_2, void %cond.false, i32 %add_ln80_2, void %cond.true

]]></Node>
<StgValue><ssdm name="phi_ln83"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0">
<![CDATA[
sw.epilog:1 %phi_ln83_1 = phi i32 0, void %entry, i32 %add_ln86_4, void %sw.bb106, i32 %add_ln86_3, void %sw.bb96, i32 %add_ln86_2, void %sw.bb88, i32 %add_ln86_6, void %sw.bb77_ifconv, i32 %or_ln86_1, void %sw.bb61, i32 %or_ln1, void %sw.bb, i32 %tmp_9, void %cond.false, i32 %tmp_10, void %cond.true

]]></Node>
<StgValue><ssdm name="phi_ln83_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
sw.epilog:2 %mrv = insertvalue i64 <undef>, i32 %phi_ln83

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
sw.epilog:3 %mrv_1 = insertvalue i64 %mrv, i32 %phi_ln83_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64">
<![CDATA[
sw.epilog:4 %ret_ln83 = ret i64 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
