<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_CMNPLLB/PMA_CMNPLLB_regs</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_CMNPLLB/PMA_CMNPLLB_regs</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_CMNPLLB/PMA_CMNPLLB_regs</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_CMNPLLB/PMA_CMNPLLB_regs -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BAAA94253B7E4D57">cmnpllb_car_cfg</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B clock and reset config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_32ECD194A7734DC0">cmnpllb_car_cfg_ro</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B clock and reset config readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5264A255F85EA411">cmnpllb_scratch_pad_0</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B24AE1AD93B46FBE">cmnpllb_scratch_pad_1</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9E5FD311B27B561">cmnpllb_scratch_pad_2</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A15E6B2D3C5802D6">cmnpllb_scratch_pad_3</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1672A757D48E5CA1">cmnpllb_scratch_pad_4</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2885159BF641905E">cmnpllb_scratch_pad_5</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FFAFE40E34ED8EA">cmnpllb_scratch_pad_6</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E02F662900F79320">cmnpllb_scratch_pad_7</a>  </b></td>
        <td class="unboxed sdescmap">Scratch pad</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5EAB37669EF3D0B1">cmnpllb_force_pup_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B soft force power control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6D26DBAAEB99FB7C">cmnpllb_power_mng_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B power management control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2EE40A1B9FBF821C">cmnpllb_power_mng_status</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B power management status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8CF083901DEF663">cmnpllb_cfg</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38A603E2B636E9F3">cmnpllb_cfg_ro</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B config readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_340788CF17D64D74">cmnpllb_postdivclk_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B post div clock control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F840C0BAE4EBF35">cmnpllb_postdivclk_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B post div clock control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CB29ECD25840E00">cmnpllb_cmnpll_divrate_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Div  Rate control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75E48C1E17F89B6C">cmnpllb_cmnpll_divrate_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Div  Rate control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_62FB66E50B25026D">cmnpllb_cmnpll_divrate_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Div  Rate control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2FFFF2D59ED6F32">cmnpllbfsm_calmaster_pstate_cfg</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Calibration Master config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D92707FF6882857">cmnpllbfsm_calmaster_quad_cfg</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Calibration Master config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_309863232979CBF4">cmnpllbfsm_ratewidth_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF8FF8401F112028">cmnpllbfsm_ratewidth_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_89DBF889CE7E19AE">cmnpllbfsm_ratewidth_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F6C3204A3B4DF837">cmnpllbfsm_ratewidth_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A5EBDF24EA5FD0A">cmnpllbfsm_ratewidth_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9CAC3CBAB4FD8FC2">cmnpllbfsm_ratewidth_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Ratewidth Config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6ED0C4C81C728238">cmnpllbrpu_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B RPU control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DF1E8CFBBF7C919">cmnpllbrpu_lut_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2233E1ED7891848D">cmnpllbrpu_lut_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_680F3D395605D897">cmnpllbrpu_lut_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDE7B29E0A6F84DF">cmnpllbrpu_lut_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A6115ED84F7CC6D">cmnpllbrpu_lut_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B RPU LUT </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE4A0E0CBE4217E2">cmnpllbrpu_evup_delay_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D12C4BC947A59D15">cmnpllbrpu_evup_delay_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B power up event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2DC657DC61DCDDB">cmnpllbrpu_evdn_delay_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F41BF355E6F88C4">cmnpllbrpu_evdn_delay_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B power down event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4CD6E541885C4334">cmnpllb_rpu_event_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF9E043F76390B87">cmnpllb_rpu_event_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A501A830BCD98200">cmnpllb_rpu_event_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_942D447538970619">cmnpllb_rpu_event_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B event config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE2DE3C9062BA7C5">cmnpllb_status_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E36CD324B22BA6B8">cmnpllb_status_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D402E898BB4A3CB1">cmnpllb_status_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9822E1731FB734FB">cmnpllbfsm_pllstartup_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9355CFA71E3DC92C">cmnpllbfsm_pllstartup_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup control readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBD492FC27E5EED2">cmnpllbfsm_pllstartup_timer_cfg_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup FSM control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00657F0AD3F46A5B">cmnpllbfsm_pllstartup_timer_cfg_1</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup FSM timer config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67B6D5207DC5C2BA">cmnpllbfsm_pllstartup_timer_cfg_2</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup FSM timer config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D82A158B5BE92A92">cmnpllbfsm_pllstartup_timer_cfg_3</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup FSM timer config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A71B0DC12669F8B1">cmnpllbfsm_pllstartup_timer_cfg_4</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup FSM timer config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78D6A1AF2571629B">cmnpllbfsm_pllstartup_timer_cfg_5</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL Startup FSM timer config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36F56E6F7E9256E1">cmnpllb_pll_status_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL status control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8D7578145837C3B">cmnpllb_pll_status_ctrl_ro</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B PLL status control readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3DFCD3FE286B450E">cmnpllb_ctrl_out_0</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B control out</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_79CFBC376137523D">cmnpllbfsm_ctrl_override</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B control override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A1F62A08731D4BD">cmnpllbfsm_ctrl_override_ro</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B control override readback</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_332922C4E63163FD">cmnpllb_dccrst_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B - DCC reset control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1E2FC0BE2B9D80EF">cmnpllb_stagger_time_cfg</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B stagger timer config</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_70E760F07B9038F8">cmnpllb_obsvr</a>  </b></td>
        <td class="unboxed sdescmap">Common PLL Observer Signals</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10C0E2B284180176">cmnpllb_output_pin_override</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B output pin override</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_724F60BE5C41075C">cmnpllb_output_pin_preoverride</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B output pin pre-override value</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14A1418F6C55788F">cmnpllb_brkpt_ctrl</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B break point control</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4722A543D47282F7">cmnpllb_brkpt_status</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B break point status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E29025E3A809F91">cmnpllb_brkpt_clear</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B break point clear</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D5C68EB658EB83CD">cmnpllb_cfgloader_apb2strb_cfg</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Config Loader APB-to-Strobe Bridge Configuration</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EABD9B2CF35497C">cmnpllb_cfgloader_apb2strb_status</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Config Loader APB-to-Strobe Bridge Status</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_41BD02776FA7D876">cmnpllb_locktime</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Locktime</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_473BC47A6FFB3582">cmnpllb_scratchy_0</a>  </b></td>
        <td class="unboxed sdescmap">Orchy CMNPLLB Scratch Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CB3535B3C505094F">cmnpllb_scratchy_1</a>  </b></td>
        <td class="unboxed sdescmap">Orchy CMNPLLB Scratch Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1DBED920E79F3A0">cmnpllb_ckm_ctrl_0</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFC1EC4882FF1070">cmnpllb_ckm_ctrl_1</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0F02758E109E9878">cmnpllb_ckm_ctrl_2</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Ctrl </td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14187CEA36333A09">cmnpllb_ckm_status</a>  </b></td>
        <td class="unboxed sdescmap">Clock Measurment Status</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr">0x000003cb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFF7F74D2610241E">cmnpllb_wrapper_rw_spare</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Wrapper Spare RW Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D0A5601751B0822">cmnpllb_wrapper_ro_spare</a>  </b></td>
        <td class="unboxed sdescmap">CMN PLL B Wrapper Spare RW Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78B94C712C1D1146">cmnpllb_rw_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C492E1139B827CDD">cmnpllb_rw_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1EB1F5A5BA82933">cmnpllb_rw_spare_2</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83039CB4631DE9B5">cmnpllb_rw_spare_3</a>  </b></td>
        <td class="unboxed sdescmap">Spare RW register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F571510AD8BC913E">cmnpllb_ro_spare_0</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03573217F835460C">cmnpllb_ro_spare_1</a>  </b></td>
        <td class="unboxed sdescmap">Spare RO register</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/jesdabc0/pipe_phy_1x4lane_map/pipe_phy_VERSA/versa_PMA0/PMA_CMNPLLB/PMA_CMNPLLB_regs</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_BAAA94253B7E4D57" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) cmnpllb_car_cfg</span><br/>
      <span class="sdescdet">CMN PLL B clock and reset config</span><br/>
      <span class="ldescdet">CMN PLL B clock and reset config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022000</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cmnpll_keepalive_fast_sel</td>
        <td class="fldnorm" colspan="1">cmnpll_postdiv_wait_for_lock_disable</td>
        <td class="fldnorm" colspan="1">cmnpllclk_keepalive_en_b_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllclk_locovren</td>
        <td class="fldnorm" colspan="1">cmnpll_rst_b_ovr</td>
        <td class="fldnorm" colspan="1">cmnpll_rst_ovr_en</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_cken_ovr</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_cken_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_keepalive_fast_sel</span><br/>
          <span class="sdescdet">cmnpll_keepalive_fast_sel[7:7]</span><br/>
          <span class="ldescdet">Select CMN PLL B PostDiv Clock source when PLL is in unlock state.  0 - Keepalive Slow Clock; 1 - Keepalive Fast Clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_postdiv_wait_for_lock_disable</span><br/>
          <span class="sdescdet">cmnpll_postdiv_wait_for_lock_disable[6:6]</span><br/>
          <span class="ldescdet">Ignore checking pll lock for post div clock (SoC) before postdiv clock switch from keepalive clock to PLL postdiv clock</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllclk_keepalive_en_b_locovr</span><br/>
          <span class="sdescdet">cmnpllclk_keepalive_en_b_locovr[5:5]</span><br/>
          <span class="ldescdet">Keepalive clock override value.  To force Main clock runs in keepalive clock.  This only takes into effort when cmn_mainclk_locovren is set to 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllclk_locovren</span><br/>
          <span class="sdescdet">cmnpllclk_locovren[4:4]</span><br/>
          <span class="ldescdet">Keepalive clock override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_rst_b_ovr</span><br/>
          <span class="sdescdet">cmnpll_rst_b_ovr[3:3]</span><br/>
          <span class="ldescdet">CMN PLL B reset override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_rst_ovr_en</span><br/>
          <span class="sdescdet">cmnpll_rst_ovr_en[2:2]</span><br/>
          <span class="ldescdet">CMN PLL B reset override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_cken_ovr</span><br/>
          <span class="sdescdet">cmnpllfsm_cken_ovr[1:1]</span><br/>
          <span class="ldescdet">FSM clock enable override value.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_cken_ovren</span><br/>
          <span class="sdescdet">cmnpllfsm_cken_ovren[0:0]</span><br/>
          <span class="ldescdet">FSM clock enable override enable.  When this is set, the FSM main clock can be disable/enable by cmn_fsm_cken_ovr.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_32ECD194A7734DC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) cmnpllb_car_cfg_ro</span><br/>
      <span class="sdescdet">CMN PLL B clock and reset config readback</span><br/>
      <span class="ldescdet">CMN PLL B clock and reset config readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022004</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="2">cmnpll_keepaliveclk_stat</td>
        <td class="fldnorm" colspan="2">cmnpll_postdiv_stat</td>
        <td class="fldnorm" colspan="1">cmnpllclkstat_ready</td>
        <td class="fldnorm" colspan="1">cmnpllclk_keepalive_en_b_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_keepaliveclk_stat</span><br/>
          <span class="sdescdet">cmnpll_keepaliveclk_stat[5:4]</span><br/>
          <span class="ldescdet">CMN PLL B PostDiv clock glitchless keepalive clock mux status. 2'01 - keepalive slow clock is selected; 2'b10 - keepalive fast clock is selected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_postdiv_stat</span><br/>
          <span class="sdescdet">cmnpll_postdiv_stat[3:2]</span><br/>
          <span class="ldescdet">CMN PLL B post div clock  (SoC) glitchless clock mux status. 2'01 - keepalive clock is selected; 2'b10 - post div clock  is selected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllclkstat_ready</span><br/>
          <span class="sdescdet">cmnpllclkstat_ready[1:1]</span><br/>
          <span class="ldescdet">CMN PLL B lock </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllclk_keepalive_en_b_loc</span><br/>
          <span class="sdescdet">cmnpllclk_keepalive_en_b_loc[0:0]</span><br/>
          <span class="ldescdet">Keepalive clock enable in Main clock.  This is the value before the register override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5264A255F85EA411" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) cmnpllb_scratch_pad_0</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022008</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_0</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_0[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 0</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B24AE1AD93B46FBE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) cmnpllb_scratch_pad_1</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602200c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_1</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_1[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 1</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9E5FD311B27B561" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) cmnpllb_scratch_pad_2</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022010</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_2</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_2[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 2</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A15E6B2D3C5802D6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) cmnpllb_scratch_pad_3</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022014</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_3</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_3[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 3</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1672A757D48E5CA1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) cmnpllb_scratch_pad_4</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022018</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_4</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_4</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_4[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 4</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2885159BF641905E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) cmnpllb_scratch_pad_5</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602201c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_5</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_5[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 5</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FFAFE40E34ED8EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) cmnpllb_scratch_pad_6</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022020</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_6</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_6[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 6</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E02F662900F79320" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) cmnpllb_scratch_pad_7</span><br/>
      <span class="sdescdet">Scratch pad</span><br/>
      <span class="ldescdet">Scratch pad
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022024</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpllb_scratch_pad_7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_scratch_pad_7</span><br/>
          <span class="sdescdet">cmnpllb_scratch_pad_7[31:0]</span><br/>
          <span class="ldescdet">Scratch pad 7</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5EAB37669EF3D0B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) cmnpllb_force_pup_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B soft force power control</span><br/>
      <span class="ldescdet">CMN PLL B soft force power control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022028</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffee8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffee8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="fldnorm" colspan="1">cmnpll_ignore_mode</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cmnpll_force_rate_freq_ovr</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cmnpll_force_rate_freq_ovr_en</td>
        <td class="fldnorm" colspan="1">cmnpll_force_pup</td>
        <td class="fldnorm" colspan="1">cmnpll_force_pup_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="23">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ignore_mode</span><br/>
          <span class="sdescdet">cmnpll_ignore_mode[8:8]</span><br/>
          <span class="ldescdet">When this bit is set, force CMN PLL B to be powered into cmnpll_force_rate_freq</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_force_rate_freq_ovr</span><br/>
          <span class="sdescdet">cmnpll_force_rate_freq_ovr[4:4]</span><br/>
          <span class="ldescdet">CMN PLL B rate freq. This is the rate freq select that CMN PLL B will be powered to selected mode during force power up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_force_rate_freq_ovr_en</span><br/>
          <span class="sdescdet">cmnpll_force_rate_freq_ovr_en[2:2]</span><br/>
          <span class="ldescdet">CMN PLL B rate freq override enable.  When this is set CMN PLL force power up rate freq will be controlled by cmnpll_force_rate_freq</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_force_pup</span><br/>
          <span class="sdescdet">cmnpll_force_pup[1:1]</span><br/>
          <span class="ldescdet">CMN PLL B soft force power.  Set this to '1' when the user wants to manually power up the CMN PLL</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_force_pup_en</span><br/>
          <span class="sdescdet">cmnpll_force_pup_en[0:0]</span><br/>
          <span class="ldescdet">CMN PLL B soft force power override enable.  When this is set CMN PLL B force power up will be controlled by cmnpll_force_pup</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6D26DBAAEB99FB7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) cmnpllb_power_mng_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B power management control</span><br/>
      <span class="ldescdet">CMN PLL B power management control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602202c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfc000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_pmu_req</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_pmu_req_en</td>
        <td class="fldnorm" colspan="4">cmnpllpmu_rst_off_delay</td>
        <td class="fldnorm" colspan="4">cmnpllpmu_restore_off_delay</td>
        <td class="fldnorm" colspan="4">cmnpllpmu_restore_iso_on_delay</td>
        <td class="fldnorm" colspan="4">cmnpllpmu_iso_off_delay</td>
        <td class="fldnorm" colspan="4">cmnpllpmu_h8_rst_on_delay</td>
        <td class="fldnorm" colspan="4">cmnpllpmu_h8_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="6">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[25:25]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmu_req</span><br/>
          <span class="sdescdet">cmnpllfsm_pmu_req[25:25]</span><br/>
          <span class="ldescdet">PMU request override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmu_req_en</span><br/>
          <span class="sdescdet">cmnpllfsm_pmu_req_en[24:24]</span><br/>
          <span class="ldescdet">PMU request override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpmu_rst_off_delay</span><br/>
          <span class="sdescdet">cmnpllpmu_rst_off_delay[23:20]</span><br/>
          <span class="ldescdet">PMU reset off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpmu_restore_off_delay</span><br/>
          <span class="sdescdet">cmnpllpmu_restore_off_delay[19:16]</span><br/>
          <span class="ldescdet">PMU restore isolation off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpmu_restore_iso_on_delay</span><br/>
          <span class="sdescdet">cmnpllpmu_restore_iso_on_delay[15:12]</span><br/>
          <span class="ldescdet">PMU restore isolation on delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpmu_iso_off_delay</span><br/>
          <span class="sdescdet">cmnpllpmu_iso_off_delay[11:8]</span><br/>
          <span class="ldescdet">PMU islolation off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpmu_h8_rst_on_delay</span><br/>
          <span class="sdescdet">cmnpllpmu_h8_rst_on_delay[7:4]</span><br/>
          <span class="ldescdet">PMU hibrate rest on delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpmu_h8_off_delay</span><br/>
          <span class="sdescdet">cmnpllpmu_h8_off_delay[3:0]</span><br/>
          <span class="ldescdet">PMU hibrate off delay</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2EE40A1B9FBF821C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) cmnpllb_power_mng_status</span><br/>
      <span class="sdescdet">CMN PLL B power management status</span><br/>
      <span class="ldescdet">CMN PLL B power management status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022030</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff808</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff808</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_pmuif_state</td>
        <td class="fldnorm" colspan="4">cmnpllfsm_pmu_state</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_pmu_stat</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_pmu_pstate</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_pmu_ack</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="21">-</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmuif_state</span><br/>
          <span class="sdescdet">cmnpllfsm_pmuif_state[10:8]</span><br/>
          <span class="ldescdet">PMU I/F FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmu_state</span><br/>
          <span class="sdescdet">cmnpllfsm_pmu_state[7:4]</span><br/>
          <span class="ldescdet">PMU FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmu_stat</span><br/>
          <span class="sdescdet">cmnpllfsm_pmu_stat[2:2]</span><br/>
          <span class="ldescdet">PMU status.  0 - Idle; 1 - Isolation On</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmu_pstate</span><br/>
          <span class="sdescdet">cmnpllfsm_pmu_pstate[1:1]</span><br/>
          <span class="ldescdet">PMU current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_pmu_ack</span><br/>
          <span class="sdescdet">cmnpllfsm_pmu_ack[0:0]</span><br/>
          <span class="ldescdet">PMU ack</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8CF083901DEF663" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) cmnpllb_cfg</span><br/>
      <span class="sdescdet">CMN PLL B config</span><br/>
      <span class="ldescdet">CMN PLL B config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022034</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000480</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_calabort_pulse_width</td>
        <td class="fldnorm" colspan="3">cmnpll_ready_state</td>
        <td class="fldnorm" colspan="3">cmnpll_on_state</td>
        <td class="fldnorm" colspan="1">cmnpllratewidth_mode_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllratewidth_locovren</td>
        <td class="fldnorm" colspan="1">cmnpll_divrate_freeze_swfabric</td>
        <td class="fldnorm" colspan="1">cmnpll_divrate_freeze_soc</td>
        <td class="fldnorm" colspan="1">cmnpll_used</td>
        <td class="fldnorm" colspan="1">cmnpll_pg_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_calabort_pulse_width</span><br/>
          <span class="sdescdet">cmnpllfsm_calabort_pulse_width[14:12]</span><br/>
          <span class="ldescdet">Main FSM calibration abort pulse width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ready_state</span><br/>
          <span class="sdescdet">cmnpll_ready_state[11:9]</span><br/>
          <span class="ldescdet">Define Main FSM READY State</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_on_state</span><br/>
          <span class="sdescdet">cmnpll_on_state[8:6]</span><br/>
          <span class="ldescdet">Define Main FSM ON State</span></p>
          <p><b>Reset: </b>hex:0x2;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidth_mode_locovr</span><br/>
          <span class="sdescdet">cmnpllratewidth_mode_locovr[5:5]</span><br/>
          <span class="ldescdet">Ratewidth Mode to be override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidth_locovren</span><br/>
          <span class="sdescdet">cmnpllratewidth_locovren[4:4]</span><br/>
          <span class="ldescdet">Ratewidth Mode override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_freeze_swfabric</span><br/>
          <span class="sdescdet">cmnpll_divrate_freeze_swfabric[3:3]</span><br/>
          <span class="ldescdet">When this is set to 1; the output from selecting cmnpll_divrate_swfabric_muxd* will be frozen.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_freeze_soc</span><br/>
          <span class="sdescdet">cmnpll_divrate_freeze_soc[2:2]</span><br/>
          <span class="ldescdet">When this is set to 1; the output from selecting cmnpll_divrate_soc_muxd* will be frozen.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_used</span><br/>
          <span class="sdescdet">cmnpll_used[1:1]</span><br/>
          <span class="ldescdet">Set this bit, when CMN PLL B is used</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_pg_disable</span><br/>
          <span class="sdescdet">cmnpll_pg_disable[0:0]</span><br/>
          <span class="ldescdet">Main FSM power gated disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38A603E2B636E9F3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) cmnpllb_cfg_ro</span><br/>
      <span class="sdescdet">CMN PLL B config readback</span><br/>
      <span class="ldescdet">CMN PLL B config readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022038</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">cmnpllratewidth_mode_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidth_mode_loc</span><br/>
          <span class="sdescdet">cmnpllratewidth_mode_loc[0:0]</span><br/>
          <span class="ldescdet">Ratewidth Mode before override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_340788CF17D64D74" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) cmnpllb_postdivclk_ctrl_0</span><br/>
      <span class="sdescdet">CMN PLL B post div clock control</span><br/>
      <span class="ldescdet">CMN PLL B post div clock control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602203c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="1">cmnpllpostdiv_p5_swfabric</td>
        <td class="fldnorm" colspan="9">cmnpllpostdiv_swfabric</td>
        <td class="fldnorm" colspan="1">cmnpllpostdiv_p5_soc</td>
        <td class="fldnorm" colspan="9">cmnpllpostdiv_soc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:19]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpostdiv_p5_swfabric</span><br/>
          <span class="sdescdet">cmnpllpostdiv_p5_swfabric[19:19]</span><br/>
          <span class="ldescdet">Fractional portion of Switch Fabric Postdiv clock value before register override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:10]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpostdiv_swfabric</span><br/>
          <span class="sdescdet">cmnpllpostdiv_swfabric[18:10]</span><br/>
          <span class="ldescdet">Interger portion of Switch Fabric Postdiv clock value before register override</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpostdiv_p5_soc</span><br/>
          <span class="sdescdet">cmnpllpostdiv_p5_soc[9:9]</span><br/>
          <span class="ldescdet">Fractional portion of SoC Postdiv clock value before register override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpostdiv_soc</span><br/>
          <span class="sdescdet">cmnpllpostdiv_soc[8:0]</span><br/>
          <span class="ldescdet">Interger portion of SoC Postdiv clock value before register override</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F840C0BAE4EBF35" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) cmnpllb_postdivclk_ctrl_1</span><br/>
      <span class="sdescdet">CMN PLL B post div clock control</span><br/>
      <span class="ldescdet">CMN PLL B post div clock control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022040</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">cmnpll_postdivclk0en_muxd1</td>
        <td class="fldnorm" colspan="1">cmnpll_postdivclk0en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_postdivclk0en_muxd1</span><br/>
          <span class="sdescdet">cmnpll_postdivclk0en_muxd1[1:1]</span><br/>
          <span class="ldescdet">Post div (SoC) clock enable in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_postdivclk0en_muxd0</span><br/>
          <span class="sdescdet">cmnpll_postdivclk0en_muxd0[0:0]</span><br/>
          <span class="ldescdet">Post div (SoC) clock enable in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CB29ECD25840E00" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) cmnpllb_cmnpll_divrate_ctrl_0</span><br/>
      <span class="sdescdet">CMN PLL B Div  Rate control</span><br/>
      <span class="ldescdet">CMN PLL B Div  Rate control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022044</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cmnpll_divrate_soc_muxd1</td>
        <td class="fldnorm" colspan="9">cmnpll_divrate_soc_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_soc_muxd1</span><br/>
          <span class="sdescdet">cmnpll_divrate_soc_muxd1[17:9]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate (Integer) for SoC in Mode B</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_soc_muxd0</span><br/>
          <span class="sdescdet">cmnpll_divrate_soc_muxd0[8:0]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate (Integer) for SoC in Mode A</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75E48C1E17F89B6C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) cmnpllb_cmnpll_divrate_ctrl_1</span><br/>
      <span class="sdescdet">CMN PLL B Div  Rate control</span><br/>
      <span class="ldescdet">CMN PLL B Div  Rate control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022048</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="9">cmnpll_divrate_swfabric_muxd1</td>
        <td class="fldnorm" colspan="9">cmnpll_divrate_swfabric_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="9">RW</td>
        <td class="accno" colspan="9">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_swfabric_muxd1</span><br/>
          <span class="sdescdet">cmnpll_divrate_swfabric_muxd1[17:9]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate (Integer) for Switch Fabric in Mode B</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_swfabric_muxd0</span><br/>
          <span class="sdescdet">cmnpll_divrate_swfabric_muxd0[8:0]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate (Integer) for Switch Fabric in Mode A</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_62FB66E50B25026D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) cmnpllb_cmnpll_divrate_ctrl_2</span><br/>
      <span class="sdescdet">CMN PLL B Div  Rate control</span><br/>
      <span class="ldescdet">CMN PLL B Div  Rate control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602204c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">cmnpll_divrate_p5_swfabric_muxd1</td>
        <td class="fldnorm" colspan="1">cmnpll_divrate_p5_swfabric_muxd0</td>
        <td class="fldnorm" colspan="1">cmnpll_divrate_p5_soc_muxd1</td>
        <td class="fldnorm" colspan="1">cmnpll_divrate_p5_soc_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_p5_swfabric_muxd1</span><br/>
          <span class="sdescdet">cmnpll_divrate_p5_swfabric_muxd1[3:3]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate 0.5( Fractional) for Switch Fabric in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_p5_swfabric_muxd0</span><br/>
          <span class="sdescdet">cmnpll_divrate_p5_swfabric_muxd0[2:2]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate 0.5( Fractional) for Switch Fabric in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_p5_soc_muxd1</span><br/>
          <span class="sdescdet">cmnpll_divrate_p5_soc_muxd1[1:1]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate 0.5( Fractional) for SoC in Mode B</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_divrate_p5_soc_muxd0</span><br/>
          <span class="sdescdet">cmnpll_divrate_p5_soc_muxd0[0:0]</span><br/>
          <span class="ldescdet">CMN PLL B Div Rate 0.5( Fractional) for SoC in Mode A</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2FFFF2D59ED6F32" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) cmnpllbfsm_calmaster_pstate_cfg</span><br/>
      <span class="sdescdet">CMN PLL B Calibration Master config</span><br/>
      <span class="ldescdet">CMN PLL B Calibration Master config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022050</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00001000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff888888</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff888888</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="fldnorm" colspan="3">cmnpllcalptr_pstate_calmasterbrkpt_event1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">cmnpllcalptr_pstate_calmasterbrkpt_event0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">cmnpllcalptr_pstate_plllc_lockstatus</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">cmnpllcalptr_pstate_startup_plllc_en_h_sus</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">cmnpllcalptr_pstate_pllppm_lockstatus</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="3">cmnpllcalptr_pstate_rxppm_lockstatus</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="9">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[22:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_pstate_calmasterbrkpt_event1</span><br/>
          <span class="sdescdet">cmnpllcalptr_pstate_calmasterbrkpt_event1[22:20]</span><br/>
          <span class="ldescdet">CalMaster break point 1 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[18:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_pstate_calmasterbrkpt_event0</span><br/>
          <span class="sdescdet">cmnpllcalptr_pstate_calmasterbrkpt_event0[18:16]</span><br/>
          <span class="ldescdet">CalMaster break point 0 Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_pstate_plllc_lockstatus</span><br/>
          <span class="sdescdet">cmnpllcalptr_pstate_plllc_lockstatus[14:12]</span><br/>
          <span class="ldescdet">PLL enable Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_pstate_startup_plllc_en_h_sus</span><br/>
          <span class="sdescdet">cmnpllcalptr_pstate_startup_plllc_en_h_sus[10:8]</span><br/>
          <span class="ldescdet">Regulator opamp offset calibration Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_pstate_pllppm_lockstatus</span><br/>
          <span class="sdescdet">cmnpllcalptr_pstate_pllppm_lockstatus[6:4]</span><br/>
          <span class="ldescdet">PLL PPM calibration Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_pstate_rxppm_lockstatus</span><br/>
          <span class="sdescdet">cmnpllcalptr_pstate_rxppm_lockstatus[2:0]</span><br/>
          <span class="ldescdet">RxPPM calibration Pstate.  Define the Pstate to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D92707FF6882857" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) cmnpllbfsm_calmaster_quad_cfg</span><br/>
      <span class="sdescdet">CMN PLL B Calibration Master config</span><br/>
      <span class="ldescdet">CMN PLL B Calibration Master config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022054</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00004000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="4">cmnpllcalptr_quad_calmasterbrkpt_event1</td>
        <td class="fldnorm" colspan="4">cmnpllcalptr_quad_calmasterbrkpt_event0</td>
        <td class="fldnorm" colspan="4">cmnpllcalptr_quad_plllc_lockstatus</td>
        <td class="fldnorm" colspan="4">cmnpllcalptr_quad_startup_plllc_en_h_sus</td>
        <td class="fldnorm" colspan="4">cmnpllcalptr_quad_pllppm_lockstatus</td>
        <td class="fldnorm" colspan="4">cmnpllcalptr_quad_rxppm_lockstatus</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_quad_calmasterbrkpt_event1</span><br/>
          <span class="sdescdet">cmnpllcalptr_quad_calmasterbrkpt_event1[23:20]</span><br/>
          <span class="ldescdet">CalMaster break point 1 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_quad_calmasterbrkpt_event0</span><br/>
          <span class="sdescdet">cmnpllcalptr_quad_calmasterbrkpt_event0[19:16]</span><br/>
          <span class="ldescdet">CalMaster break point 0 Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_quad_plllc_lockstatus</span><br/>
          <span class="sdescdet">cmnpllcalptr_quad_plllc_lockstatus[15:12]</span><br/>
          <span class="ldescdet">PLL enable Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x4;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_quad_startup_plllc_en_h_sus</span><br/>
          <span class="sdescdet">cmnpllcalptr_quad_startup_plllc_en_h_sus[11:8]</span><br/>
          <span class="ldescdet">Regulator opamp offset calibration Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_quad_pllppm_lockstatus</span><br/>
          <span class="sdescdet">cmnpllcalptr_quad_pllppm_lockstatus[7:4]</span><br/>
          <span class="ldescdet">PLL PPM calibration Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalptr_quad_rxppm_lockstatus</span><br/>
          <span class="sdescdet">cmnpllcalptr_quad_rxppm_lockstatus[3:0]</span><br/>
          <span class="ldescdet">RxPPM calibration Quad.  Define the Quad to start the calibration during the power up sequence</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_309863232979CBF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) cmnpllbfsm_ratewidth_cfg_0</span><br/>
      <span class="sdescdet">CMN PLL B Ratewidth Config</span><br/>
      <span class="ldescdet">CMN PLL B Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022058</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="5">cmnpll_ratewidth_int_recal_en</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_delay</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_clk_delay</td>
        <td class="fldnorm" colspan="1">cmnpll_ratewidth_fastregpwrup_en</td>
        <td class="fldnorm" colspan="1">cmnpll_ratewidth_clk_chk_disable</td>
        <td class="fldnorm" colspan="1">cmnpll_recal_on_pd</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_int_recal_en</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_int_recal_en[31:27]</span><br/>
          <span class="ldescdet">Ratewidth FSM restart calibration when rate change in integer mode</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_delay[26:15]</span><br/>
          <span class="ldescdet">Ratewidth FSM delay </span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_clk_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_clk_delay[14:3]</span><br/>
          <span class="ldescdet">Ratewidth FSM clock delay interval</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_fastregpwrup_en</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_fastregpwrup_en[2:2]</span><br/>
          <span class="ldescdet">Ratewidth FSM fast power acc</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_clk_chk_disable</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_clk_chk_disable[1:1]</span><br/>
          <span class="ldescdet">Disable clock check in Ratewidth FSM </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_recal_on_pd</span><br/>
          <span class="sdescdet">cmnpll_recal_on_pd[0:0]</span><br/>
          <span class="ldescdet">Re-calbration control enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF8FF8401F112028" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) cmnpllbfsm_ratewidth_cfg_1</span><br/>
      <span class="sdescdet">CMN PLL B Ratewidth Config</span><br/>
      <span class="ldescdet">CMN PLL B Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602205c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_etr_on_delay</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_etr_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_etr_on_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_etr_on_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM ETR on delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_etr_off_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_etr_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM ETR off delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_89DBF889CE7E19AE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) cmnpllbfsm_ratewidth_cfg_2</span><br/>
      <span class="sdescdet">CMN PLL B Ratewidth Config</span><br/>
      <span class="ldescdet">CMN PLL B Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022060</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_pd_off_delay</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_pd_on_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_pd_off_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_pd_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM power down off delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_pd_on_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_pd_on_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM power down on delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F6C3204A3B4DF837" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) cmnpllbfsm_ratewidth_cfg_3</span><br/>
      <span class="sdescdet">CMN PLL B Ratewidth Config</span><br/>
      <span class="ldescdet">CMN PLL B Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022064</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_rst_b0_off_delay</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_rst_a_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_rst_b0_off_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_rst_b0_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B0 off delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_rst_a_off_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_rst_a_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-A off delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A5EBDF24EA5FD0A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) cmnpllbfsm_ratewidth_cfg_4</span><br/>
      <span class="sdescdet">CMN PLL B Ratewidth Config</span><br/>
      <span class="ldescdet">CMN PLL B Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022068</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xff000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_rst_b2_off_delay</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_rst_b1_off_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="8">-</td>
        <td class="accno" colspan="12">RW</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[23:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_rst_b2_off_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_rst_b2_off_delay[23:12]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B2 off delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_rst_b1_off_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_rst_b1_off_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth FSM reset group-B1 off delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9CAC3CBAB4FD8FC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) cmnpllbfsm_ratewidth_cfg_5</span><br/>
      <span class="sdescdet">CMN PLL B Ratewidth Config</span><br/>
      <span class="ldescdet">CMN PLL B Ratewidth Config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602206c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">cmnpll_ratewidth_cal_clear_delay</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_cal_clear_delay</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_cal_clear_delay[11:0]</span><br/>
          <span class="ldescdet">Ratewidth calibration clear delay</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6ED0C4C81C728238" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) cmnpllbrpu_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B RPU control</span><br/>
      <span class="ldescdet">CMN PLLA RPU control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022070</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">cmnpllrpu_en_b</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_en_b</span><br/>
          <span class="sdescdet">cmnpllrpu_en_b[0:0]</span><br/>
          <span class="ldescdet">RPU enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DF1E8CFBBF7C919" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) cmnpllbrpu_lut_cfg_0</span><br/>
      <span class="sdescdet">CMN PLL B RPU LUT </span><br/>
      <span class="ldescdet">CMN PLL B RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022074</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry2</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry2</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry2[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 2.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry1</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry1[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 1.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2233E1ED7891848D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) cmnpllbrpu_lut_cfg_1</span><br/>
      <span class="sdescdet">CMN PLL B RPU LUT </span><br/>
      <span class="ldescdet">CMN PLL B RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022078</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry4</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry4</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry4[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 4.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry3</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry3[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 3.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_680F3D395605D897" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) cmnpllbrpu_lut_cfg_2</span><br/>
      <span class="sdescdet">CMN PLL B RPU LUT </span><br/>
      <span class="ldescdet">CMN PLL B RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602207c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry6</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry6</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry6[28:16]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 6.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry5</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry5[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 5.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDE7B29E0A6F84DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) cmnpllbrpu_lut_cfg_3</span><br/>
      <span class="sdescdet">CMN PLL B RPU LUT </span><br/>
      <span class="ldescdet">CMN PLL B RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022080</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evdn_delay_lut_entry1</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evup_delay_lut_entry7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_entry1</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_entry1[28:16]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 1.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_entry7</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_entry7[12:0]</span><br/>
          <span class="ldescdet">RPU power up timer LUT - entry 7.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A6115ED84F7CC6D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) cmnpllbrpu_lut_cfg_4</span><br/>
      <span class="sdescdet">CMN PLL B RPU LUT </span><br/>
      <span class="ldescdet">CMN PLL B RPU LUT 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022084</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00100010</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe000e000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evdn_delay_lut_entry3</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="13">cmnpllrpu_evdn_delay_lut_entry2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_entry3</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_entry3[28:16]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 3.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_entry2</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_entry2[12:0]</span><br/>
          <span class="ldescdet">RPU power down timer LUT - entry 2.  Define the duration in number of main clock</span></p>
          <p><b>Reset: </b>hex:0x0010;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE4A0E0CBE4217E2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) cmnpllbrpu_evup_delay_cfg_0</span><br/>
      <span class="sdescdet">CMN PLL B power up event config</span><br/>
      <span class="ldescdet">CMN PLL B power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022088</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q1</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q0</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q7</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q6</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q5</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q4</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q3</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q2</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q1</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s0q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q1</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q1[29:27]</span><br/>
          <span class="ldescdet">RPU power up event S1Q1 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q0</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q0[26:24]</span><br/>
          <span class="ldescdet">RPU power up event S1Q0 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q7</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q7[23:21]</span><br/>
          <span class="ldescdet">RPU power up event S0Q7 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q6</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q6[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S0Q6 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q5</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q5[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S0Q5 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q4</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q4[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S0Q4 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q3</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q3[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S0Q3 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q2</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q2[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S0Q2 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q1</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q1[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S0Q1 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s0q0</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s0q0[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S0Q0 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D12C4BC947A59D15" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) cmnpllbrpu_evup_delay_cfg_1</span><br/>
      <span class="sdescdet">CMN PLL B power up event config</span><br/>
      <span class="ldescdet">CMN PLL B power up event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602208c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00049249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffe00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s2q0</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q7</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q6</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q5</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q4</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q3</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_evup_delay_lut_sel_s1q2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="11">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s2q0</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s2q0[20:18]</span><br/>
          <span class="ldescdet">RPU power up event S2Q0 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q7</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q7[17:15]</span><br/>
          <span class="ldescdet">RPU power up event S1Q7 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q6</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q6[14:12]</span><br/>
          <span class="ldescdet">RPU power up event S1Q6 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q5</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q5[11:9]</span><br/>
          <span class="ldescdet">RPU power up event S1Q5 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q4</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q4[8:6]</span><br/>
          <span class="ldescdet">RPU power up event S1Q4 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q3</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q3[5:3]</span><br/>
          <span class="ldescdet">RPU power up event S1Q3 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evup_delay_lut_sel_s1q2</span><br/>
          <span class="sdescdet">cmnpllrpu_evup_delay_lut_sel_s1q2[2:0]</span><br/>
          <span class="ldescdet">RPU power up event S1Q2 time index.  Select the entry index from the RPU power up LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2DC657DC61DCDDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) cmnpllbrpu_evdn_delay_cfg_0</span><br/>
      <span class="sdescdet">CMN PLL B power down event config</span><br/>
      <span class="ldescdet">CMN PLL B power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022090</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x09249249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe4924924</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe4924924</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q7</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q6</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q5</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q4</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q2</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q1</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s0q0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:27]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q1</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q1[28:27]</span><br/>
          <span class="ldescdet">RPU power down event S1Q1 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q0</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q0[25:24]</span><br/>
          <span class="ldescdet">RPU power down event S1Q0 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q7</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q7[22:21]</span><br/>
          <span class="ldescdet">RPU power down event S0Q7 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q6</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q6[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S0Q6 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q5</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q5[16:15]</span><br/>
          <span class="ldescdet">RPU power down event S0Q5 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q4</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q4[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S0Q4 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q3</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q3[10:9]</span><br/>
          <span class="ldescdet">RPU power down event S0Q3 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q2</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q2[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S0Q2 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q1</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q1[4:3]</span><br/>
          <span class="ldescdet">RPU power down event S0Q1 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s0q0</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s0q0[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S0Q0 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F41BF355E6F88C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) cmnpllbrpu_evdn_delay_cfg_1</span><br/>
      <span class="sdescdet">CMN PLL B power down event config</span><br/>
      <span class="ldescdet">CMN PLL B power down event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022094</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00049249</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff24924</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff24924</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s2q0</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q7</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q6</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q5</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q4</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q3</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="fldnorm" colspan="2">cmnpllrpu_evdn_delay_lut_sel_s1q2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="fldgap" colspan="1">-</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s2q0</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s2q0[19:18]</span><br/>
          <span class="ldescdet">RPU power down event S2Q0 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q7</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q7[16:15]</span><br/>
          <span class="ldescdet">RPU power down event S1Q7 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q6</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q6[13:12]</span><br/>
          <span class="ldescdet">RPU power down event S1Q6 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q5</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q5[10:9]</span><br/>
          <span class="ldescdet">RPU power down event S1Q5 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q4</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q4[7:6]</span><br/>
          <span class="ldescdet">RPU power down event S1Q4 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q3</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q3[4:3]</span><br/>
          <span class="ldescdet">RPU power down event S1Q3 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_evdn_delay_lut_sel_s1q2</span><br/>
          <span class="sdescdet">cmnpllrpu_evdn_delay_lut_sel_s1q2[1:0]</span><br/>
          <span class="ldescdet">RPU power down event S1Q2 time index.  Select the entry index from the RPU power down LUT for the time .  Note: value 0 means disable this RPU statestate</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4CD6E541885C4334" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) cmnpllb_rpu_event_cfg_0</span><br/>
      <span class="sdescdet">CMN PLL B event config</span><br/>
      <span class="ldescdet">CMN PLL B event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022098</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event0_up_ptr_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event0_up_ptr_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpubrkpt_event0_up_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event0_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event0_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpubrkpt_event0_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event0_up_ptr_s</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event0_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 0 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event0_up_ptr_q</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event0_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 0 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event0_up_cfg</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event0_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 0 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event0_dn_ptr_s</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event0_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event0_dn_ptr_q</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event0_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event0_dn_cfg</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event0_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 0 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF9E043F76390B87" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) cmnpllb_rpu_event_cfg_1</span><br/>
      <span class="sdescdet">CMN PLL B event config</span><br/>
      <span class="ldescdet">CMN PLL B event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602209c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x0000ffff</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event1_up_ptr_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event1_up_ptr_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpubrkpt_event1_up_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event1_dn_ptr_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpubrkpt_event1_dn_ptr_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpubrkpt_event1_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="16">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event1_up_ptr_s</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event1_up_ptr_s[15:13]</span><br/>
          <span class="ldescdet">RPU break point 1 in power up pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event1_up_ptr_q</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event1_up_ptr_q[12:10]</span><br/>
          <span class="ldescdet">RPU break point 1 in power up pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event1_up_cfg</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event1_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU break point 1 in power upconfig</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event1_dn_ptr_s</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event1_dn_ptr_s[7:5]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down pointer s state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event1_dn_ptr_q</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event1_dn_ptr_q[4:2]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down pointer q state</span></p>
          <p><b>Reset: </b>hex:0x7;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_event1_dn_cfg</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_event1_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU break point 1 in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A501A830BCD98200" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) cmnpllb_rpu_event_cfg_2</span><br/>
      <span class="sdescdet">CMN PLL B event config</span><br/>
      <span class="ldescdet">CMN PLL B event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220a0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00003b3b</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">cmnpllrpurst_refdiv_up_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpurst_refdiv_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpurst_refdiv_up_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpurst_refdiv_dn_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpurst_refdiv_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpurst_refdiv_dn_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_pll_en_up_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_pll_en_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpupd_pll_en_up_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_pll_en_dn_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_pll_en_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpupd_pll_en_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpurst_refdiv_up_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpurst_refdiv_up_ptr0_s[31:29]</span><br/>
          <span class="ldescdet">RPU refclock div in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpurst_refdiv_up_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpurst_refdiv_up_ptr0_q[28:26]</span><br/>
          <span class="ldescdet">RPU refclock div in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpurst_refdiv_up_cfg</span><br/>
          <span class="sdescdet">cmnpllrpurst_refdiv_up_cfg[25:24]</span><br/>
          <span class="ldescdet">RPU refclock div in power up config</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpurst_refdiv_dn_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpurst_refdiv_dn_ptr0_s[23:21]</span><br/>
          <span class="ldescdet">RPU refclock div in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpurst_refdiv_dn_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpurst_refdiv_dn_ptr0_q[20:18]</span><br/>
          <span class="ldescdet">RPU refclock div in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpurst_refdiv_dn_cfg</span><br/>
          <span class="sdescdet">cmnpllrpurst_refdiv_dn_cfg[17:16]</span><br/>
          <span class="ldescdet">RPU refclock div in power down config</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_pll_en_up_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpupd_pll_en_up_ptr0_s[15:13]</span><br/>
          <span class="ldescdet">RPU PLL enable in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_pll_en_up_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpupd_pll_en_up_ptr0_q[12:10]</span><br/>
          <span class="ldescdet">RPU PLL enable in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_pll_en_up_cfg</span><br/>
          <span class="sdescdet">cmnpllrpupd_pll_en_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU PLL enable in power up config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_pll_en_dn_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpupd_pll_en_dn_ptr0_s[7:5]</span><br/>
          <span class="ldescdet">RPU PLL enable in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_pll_en_dn_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpupd_pll_en_dn_ptr0_q[4:2]</span><br/>
          <span class="ldescdet">RPU PLL enable in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_pll_en_dn_cfg</span><br/>
          <span class="sdescdet">cmnpllrpupd_pll_en_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU PLL enable in power down config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_942D447538970619" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) cmnpllb_rpu_event_cfg_4</span><br/>
      <span class="sdescdet">CMN PLL B event config</span><br/>
      <span class="ldescdet">CMN PLL B event config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220a4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x373b0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">cmnpllrpuctl_keepalive_up_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpuctl_keepalive_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpuctl_keepalive_up_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpuctl_keepalive_dn_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpuctl_keepalive_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpuctl_keepalive_dn_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_bitck_up_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_bitck_up_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpupd_bitck_up_cfg</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_bitck_dn_ptr0_s</td>
        <td class="fldnorm" colspan="3">cmnpllrpupd_bitck_dn_ptr0_q</td>
        <td class="fldnorm" colspan="2">cmnpllrpupd_bitck_dn_cfg</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpuctl_keepalive_up_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpuctl_keepalive_up_ptr0_s[31:29]</span><br/>
          <span class="ldescdet">RPU keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:26]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpuctl_keepalive_up_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpuctl_keepalive_up_ptr0_q[28:26]</span><br/>
          <span class="ldescdet">RPU keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x5;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:24]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpuctl_keepalive_up_cfg</span><br/>
          <span class="sdescdet">cmnpllrpuctl_keepalive_up_cfg[25:24]</span><br/>
          <span class="ldescdet">RPU keepalive clock select in power up config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:21]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpuctl_keepalive_dn_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpuctl_keepalive_dn_ptr0_s[23:21]</span><br/>
          <span class="ldescdet">RPU keepalive clock select in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpuctl_keepalive_dn_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpuctl_keepalive_dn_ptr0_q[20:18]</span><br/>
          <span class="ldescdet">RPU keepalive clock select in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x6;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpuctl_keepalive_dn_cfg</span><br/>
          <span class="sdescdet">cmnpllrpuctl_keepalive_dn_cfg[17:16]</span><br/>
          <span class="ldescdet">RPU keepalive clock select in power up config</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:13]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_bitck_up_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpupd_bitck_up_ptr0_s[15:13]</span><br/>
          <span class="ldescdet">RPU bit clock in power up pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_bitck_up_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpupd_bitck_up_ptr0_q[12:10]</span><br/>
          <span class="ldescdet">RPU bit clock in power up pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_bitck_up_cfg</span><br/>
          <span class="sdescdet">cmnpllrpupd_bitck_up_cfg[9:8]</span><br/>
          <span class="ldescdet">RPU bit clock in power up config</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_bitck_dn_ptr0_s</span><br/>
          <span class="sdescdet">cmnpllrpupd_bitck_dn_ptr0_s[7:5]</span><br/>
          <span class="ldescdet">RPU bit clock in power down pointer 0 s state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_bitck_dn_ptr0_q</span><br/>
          <span class="sdescdet">cmnpllrpupd_bitck_dn_ptr0_q[4:2]</span><br/>
          <span class="ldescdet">RPU bit clock in power down pointer 0 q state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpupd_bitck_dn_cfg</span><br/>
          <span class="sdescdet">cmnpllrpupd_bitck_dn_cfg[1:0]</span><br/>
          <span class="ldescdet">RPU bit clock in power down config</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE2DE3C9062BA7C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) cmnpllb_status_0</span><br/>
      <span class="sdescdet">CMN PLL B status</span><br/>
      <span class="ldescdet">CMN PLL B status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220a8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_cur_rate_div_p5_swfabric</td>
        <td class="fldnorm" colspan="9">cmnpllfsm_main_cur_rate_div_swfabric</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_cur_rate_div_p5_soc</td>
        <td class="fldnorm" colspan="9">cmnpllfsm_main_cur_rate_div_soc</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_main_cur_rate_freq</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_main_cur_pstate</td>
        <td class="fldnorm" colspan="4">cmnpllfsm_main_state</td>
        <td class="fldnorm" colspan="2">cmnpllfsm_main_ifcmn_state</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="2">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cur_rate_div_p5_swfabric</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cur_rate_div_p5_swfabric[31:31]</span><br/>
          <span class="ldescdet">Main FSM current rate_div 0p5 for Switch Fabric</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[30:22]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cur_rate_div_swfabric</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cur_rate_div_swfabric[30:22]</span><br/>
          <span class="ldescdet">Main FSM current rate_div for Switch Fabric</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[21:21]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cur_rate_div_p5_soc</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cur_rate_div_p5_soc[21:21]</span><br/>
          <span class="ldescdet">Main FSM current rate_div 0p5 for SoC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cur_rate_div_soc</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cur_rate_div_soc[20:12]</span><br/>
          <span class="ldescdet">Main FSM current rate_div for SoC</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cur_rate_freq</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cur_rate_freq[11:9]</span><br/>
          <span class="ldescdet">Main FSM current rate_freq (mode)</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cur_pstate</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cur_pstate[8:6]</span><br/>
          <span class="ldescdet">Main FSM current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_state</span><br/>
          <span class="sdescdet">cmnpllfsm_main_state[5:2]</span><br/>
          <span class="ldescdet">Main FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_ifcmn_state</span><br/>
          <span class="sdescdet">cmnpllfsm_main_ifcmn_state[1:0]</span><br/>
          <span class="ldescdet">Main I/F FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E36CD324B22BA6B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) cmnpllb_status_1</span><br/>
      <span class="sdescdet">CMN PLL B status</span><br/>
      <span class="ldescdet">CMN PLL B status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220ac</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_cal_cur_pstate</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_cal_is_ratewidthfsm_req</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_ready</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_status</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_target_rate_div_p5_swfabric</td>
        <td class="fldnorm" colspan="9">cmnpllfsm_main_target_rate_div_swfabric</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_target_rate_div_p5_soc</td>
        <td class="fldnorm" colspan="9">cmnpllfsm_main_target_rate_div_soc</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_main_target_rate_freq</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_main_target_pstate</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="9">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:29]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_cal_cur_pstate</span><br/>
          <span class="sdescdet">cmnpllfsm_cal_cur_pstate[31:29]</span><br/>
          <span class="ldescdet">Calibration FSM current Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[28:28]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_cal_is_ratewidthfsm_req</span><br/>
          <span class="sdescdet">cmnpllfsm_cal_is_ratewidthfsm_req[28:28]</span><br/>
          <span class="ldescdet">CalMaster FSM request source.  This shows which FSM requests for CalMaster to start calibration/rpu sequence.  0 - From MainFSM; 1 - from Ratewidth FSM</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_ready</span><br/>
          <span class="sdescdet">cmnpllfsm_main_ready[27:27]</span><br/>
          <span class="ldescdet">Main FSM ready  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_status</span><br/>
          <span class="sdescdet">cmnpllfsm_main_status[26:26]</span><br/>
          <span class="ldescdet">Main FSM status.  This bit be set to 1 if FSM is in IDLE/PG/RST/PG_EXIT state.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_target_rate_div_p5_swfabric</span><br/>
          <span class="sdescdet">cmnpllfsm_main_target_rate_div_p5_swfabric[25:25]</span><br/>
          <span class="ldescdet">Main FSM target rate_div 0p5 for Switch Fabric</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:16]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_target_rate_div_swfabric</span><br/>
          <span class="sdescdet">cmnpllfsm_main_target_rate_div_swfabric[24:16]</span><br/>
          <span class="ldescdet">Main FSM target rate_div for Switch Fabric</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_target_rate_div_p5_soc</span><br/>
          <span class="sdescdet">cmnpllfsm_main_target_rate_div_p5_soc[15:15]</span><br/>
          <span class="ldescdet">Main FSM target rate_div 0p5 for SoC</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_target_rate_div_soc</span><br/>
          <span class="sdescdet">cmnpllfsm_main_target_rate_div_soc[14:6]</span><br/>
          <span class="ldescdet">Main FSM target rate_div for SoC</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_target_rate_freq</span><br/>
          <span class="sdescdet">cmnpllfsm_main_target_rate_freq[5:3]</span><br/>
          <span class="ldescdet">Main FSM target Rate_Freq</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_target_pstate</span><br/>
          <span class="sdescdet">cmnpllfsm_main_target_pstate[2:0]</span><br/>
          <span class="ldescdet">Main FSM target Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D402E898BB4A3CB1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) cmnpllb_status_2</span><br/>
      <span class="sdescdet">CMN PLL B status</span><br/>
      <span class="ldescdet">CMN PLL B status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220b0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf8000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_main_cken_stat</td>
        <td class="fldnorm" colspan="1">cmnpllratewidth_is_ratefreq</td>
        <td class="fldnorm" colspan="1">cmnpllratewidth_is_width_only</td>
        <td class="fldnorm" colspan="1">cmnpllratewidth_is_ratewidth</td>
        <td class="fldnorm" colspan="5">cmnpll_ratewidth_state</td>
        <td class="fldnorm" colspan="1">cmnpllrpu_stepdir</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_state_quad</td>
        <td class="fldnorm" colspan="3">cmnpllrpu_state_pstate</td>
        <td class="fldnorm" colspan="3">cmnpllfsm_rpu_state</td>
        <td class="fldnorm" colspan="4">cmnpllfsm_cal_state</td>
        <td class="fldnorm" colspan="4">cmnpllfsm_cal_cur_quad</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="5">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="5">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="3">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
        <td class="accno" colspan="4">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_main_cken_stat</span><br/>
          <span class="sdescdet">cmnpllfsm_main_cken_stat[26:26]</span><br/>
          <span class="ldescdet">Main clock enable status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:25]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidth_is_ratefreq</span><br/>
          <span class="sdescdet">cmnpllratewidth_is_ratefreq[25:25]</span><br/>
          <span class="ldescdet">Ratewidth FSM rate freq change status.  This bit will be set to '1' when ratewidth fsm detect a change in rate_freq only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[24:24]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidth_is_width_only</span><br/>
          <span class="sdescdet">cmnpllratewidth_is_width_only[24:24]</span><br/>
          <span class="ldescdet">Ratewidth FSM width change status.  This bit will be set to '1' when ratewidth fsm detect a change in width only</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[23:23]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidth_is_ratewidth</span><br/>
          <span class="sdescdet">cmnpllratewidth_is_ratewidth[23:23]</span><br/>
          <span class="ldescdet">Ratewidth FSM ratewidth change status.  This bit will be set to '1' when ratewidth fsm detect a change in rate_div, rate_freq or width</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:18]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ratewidth_state</span><br/>
          <span class="sdescdet">cmnpll_ratewidth_state[22:18]</span><br/>
          <span class="ldescdet">Ratewidth FSM state</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_stepdir</span><br/>
          <span class="sdescdet">cmnpllrpu_stepdir[17:17]</span><br/>
          <span class="ldescdet">RPU power up/down status.  0 - power down ; 1 - power up</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_state_quad</span><br/>
          <span class="sdescdet">cmnpllrpu_state_quad[16:14]</span><br/>
          <span class="ldescdet">RPU curent Quad</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpu_state_pstate</span><br/>
          <span class="sdescdet">cmnpllrpu_state_pstate[13:11]</span><br/>
          <span class="ldescdet">RPU curent Pstate</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_rpu_state</span><br/>
          <span class="sdescdet">cmnpllfsm_rpu_state[10:8]</span><br/>
          <span class="ldescdet">RPU FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_cal_state</span><br/>
          <span class="sdescdet">cmnpllfsm_cal_state[7:4]</span><br/>
          <span class="ldescdet">Calibration FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_cal_cur_quad</span><br/>
          <span class="sdescdet">cmnpllfsm_cal_cur_quad[3:0]</span><br/>
          <span class="ldescdet">Calibration FSM current Quad</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9822E1731FB734FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) cmnpllbfsm_pllstartup_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup control</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220b4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffc000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="fldnorm" colspan="3">cmnpll_cfgloader_mode_ovr</td>
        <td class="fldnorm" colspan="1">cmnpll_cfgloader_pll_off_req_ovr</td>
        <td class="fldnorm" colspan="1">cmnpll_cfgloader_pll_off_req_ovren</td>
        <td class="fldnorm" colspan="1">cmnpll_cfgloader_load_req_ovr</td>
        <td class="fldnorm" colspan="1">cmnpll_cfgloader_load_req_ovren</td>
        <td class="fldnorm" colspan="1">cmnpll_startup_pll_ldoen_ovr</td>
        <td class="fldnorm" colspan="1">cmnpll_startup_pll_ldoen_ovren</td>
        <td class="fldnorm" colspan="1">cmnpll_startup_pll_en_ovr</td>
        <td class="fldnorm" colspan="1">cmnpll_startup_pll_en_ovren</td>
        <td class="fldnorm" colspan="1">cmnpllstartup_pll_ldoen_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllstartup_pll_en_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllstartup_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="18">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[13:11]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_mode_ovr</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_mode_ovr[13:11]</span><br/>
          <span class="ldescdet">PLLCgLoader mode override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[10:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_pll_off_req_ovr</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_pll_off_req_ovr[10:10]</span><br/>
          <span class="ldescdet">PLLCfgLoader PLL off override.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:09]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_pll_off_req_ovren</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_pll_off_req_ovren[9:9]</span><br/>
          <span class="ldescdet">PLLCfgLoader PLL off override enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:08]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_load_req_ovr</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_load_req_ovr[8:8]</span><br/>
          <span class="ldescdet">PLLCfgLoader request override.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_load_req_ovren</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_load_req_ovren[7:7]</span><br/>
          <span class="ldescdet">PLLCfgLoader request override enable.  When this is set, PLLCfgloader can be trigger by software</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_startup_pll_ldoen_ovr</span><br/>
          <span class="sdescdet">cmnpll_startup_pll_ldoen_ovr[6:6]</span><br/>
          <span class="ldescdet">DFT Mux Override Value - Pre Register Mux Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_startup_pll_ldoen_ovren</span><br/>
          <span class="sdescdet">cmnpll_startup_pll_ldoen_ovren[5:5]</span><br/>
          <span class="ldescdet">DFT Mux Override Enable - Pre Register Mux Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_startup_pll_en_ovr</span><br/>
          <span class="sdescdet">cmnpll_startup_pll_en_ovr[4:4]</span><br/>
          <span class="ldescdet">DFT Mux Override Value - Pre Register Mux Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_startup_pll_en_ovren</span><br/>
          <span class="sdescdet">cmnpll_startup_pll_en_ovren[3:3]</span><br/>
          <span class="ldescdet">DFT Mux Override Enable - Pre Register Mux Override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstartup_pll_ldoen_locovr</span><br/>
          <span class="sdescdet">cmnpllstartup_pll_ldoen_locovr[2:2]</span><br/>
          <span class="ldescdet">PLL Startup PLL LDO enable override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstartup_pll_en_locovr</span><br/>
          <span class="sdescdet">cmnpllstartup_pll_en_locovr[1:1]</span><br/>
          <span class="ldescdet">PLL Startup PLL enable override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstartup_locovren</span><br/>
          <span class="sdescdet">cmnpllstartup_locovren[0:0]</span><br/>
          <span class="ldescdet">PLL Startup control overide enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9355CFA71E3DC92C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) cmnpllbfsm_pllstartup_ctrl_ro</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup control readback</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup control readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220b8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">cmnpll_cfgloader_pll_off_status</td>
        <td class="fldnorm" colspan="1">cmnpll_cfgloader_load_req_status</td>
        <td class="fldnorm" colspan="1">cmnpllstartup_pll_ldoen_loc</td>
        <td class="fldnorm" colspan="1">cmnpllstartup_pll_en_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_pll_off_status</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_pll_off_status[3:3]</span><br/>
          <span class="ldescdet">PLLCfgLoader PLL off status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_cfgloader_load_req_status</span><br/>
          <span class="sdescdet">cmnpll_cfgloader_load_req_status[2:2]</span><br/>
          <span class="ldescdet">PLLCfgLoader request status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstartup_pll_ldoen_loc</span><br/>
          <span class="sdescdet">cmnpllstartup_pll_ldoen_loc[1:1]</span><br/>
          <span class="ldescdet">PLL Startup PLL LDO enable.  This is pre-register override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstartup_pll_en_loc</span><br/>
          <span class="sdescdet">cmnpllstartup_pll_en_loc[0:0]</span><br/>
          <span class="ldescdet">PLL Startup PLL enable.  This is pre-register override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBD492FC27E5EED2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) cmnpllbfsm_pllstartup_timer_cfg_0</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup FSM control</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup FSM control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220bc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x08040020</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xe0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="6">cmnpll_regulator_pwrdn_time</td>
        <td class="fldnorm" colspan="13">cmnpll_regulator_pwrup_time</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrup_interval</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="13">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[28:23]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_regulator_pwrdn_time</span><br/>
          <span class="sdescdet">cmnpll_regulator_pwrdn_time[28:23]</span><br/>
          <span class="ldescdet">Time to wait power down PLL regulator after disabling up PLL</span></p>
          <p><b>Reset: </b>hex:0x10;</p>
        </td>
      </tr>
      <tr>
        <td><b>[22:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_regulator_pwrup_time</span><br/>
          <span class="sdescdet">cmnpll_regulator_pwrup_time[22:10]</span><br/>
          <span class="ldescdet">PLL regulator power up time before enabling up PLL</span></p>
          <p><b>Reset: </b>hex:0x0100;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrup_interval</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrup_interval[9:0]</span><br/>
          <span class="ldescdet">PLL memory reset time before enabling PLL</span></p>
          <p><b>Reset: </b>hex:0x020;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00657F0AD3F46A5B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) cmnpllbfsm_pllstartup_timer_cfg_1</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup FSM timer config</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup FSM timer config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220c0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00008020</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrdn1_interval</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrdn0_interval</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrdn1_interval</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrdn1_interval[19:10]</span><br/>
          <span class="ldescdet">PLL Startup FSM power down 1 interval</span></p>
          <p><b>Reset: </b>hex:0x020;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrdn0_interval</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrdn0_interval[9:0]</span><br/>
          <span class="ldescdet">PLL Startup FSM power down 0 interval</span></p>
          <p><b>Reset: </b>hex:0x020;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67B6D5207DC5C2BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) cmnpllbfsm_pllstartup_timer_cfg_2</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup FSM timer config</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup FSM timer config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220c4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00006008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrup_aon_end</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrup_aon_start</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrup_aon_end</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrup_aon_end[19:10]</span><br/>
          <span class="ldescdet">PLL startup FSM power up aon end</span></p>
          <p><b>Reset: </b>hex:0x018;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrup_aon_start</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrup_aon_start[9:0]</span><br/>
          <span class="ldescdet">PLL startup FSM power up aon start</span></p>
          <p><b>Reset: </b>hex:0x008;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D82A158B5BE92A92" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) cmnpllbfsm_pllstartup_timer_cfg_3</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup FSM timer config</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup FSM timer config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220c8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00002008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrdn_aon_max_m_delta</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_pwrdn_aon_start</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrdn_aon_max_m_delta</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrdn_aon_max_m_delta[19:10]</span><br/>
          <span class="ldescdet">PLL Startup FSM power down - aon delta</span></p>
          <p><b>Reset: </b>hex:0x008;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_pwrdn_aon_start</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_pwrdn_aon_start[9:0]</span><br/>
          <span class="ldescdet">PLL Startup FSM power down - aon</span></p>
          <p><b>Reset: </b>hex:0x008;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A71B0DC12669F8B1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) cmnpllbfsm_pllstartup_timer_cfg_4</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup FSM timer config</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup FSM timer config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x02006008</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xc0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_reg_interval</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_reg_end</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_reg_start</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="2">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[29:20]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_reg_interval</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_reg_interval[29:20]</span><br/>
          <span class="ldescdet">PLL startup FSM register reset interval</span></p>
          <p><b>Reset: </b>hex:0x020;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_reg_end</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_reg_end[19:10]</span><br/>
          <span class="ldescdet">PLL startup FSM register reset end</span></p>
          <p><b>Reset: </b>hex:0x018;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_reg_start</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_reg_start[9:0]</span><br/>
          <span class="ldescdet">PLL startup FSM register reset start</span></p>
          <p><b>Reset: </b>hex:0x008;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78D6A1AF2571629B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) cmnpllbfsm_pllstartup_timer_cfg_5</span><br/>
      <span class="sdescdet">CMN PLL B PLL Startup FSM timer config</span><br/>
      <span class="ldescdet">CMN PLL B PLL Startup FSM timer config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00003020</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="10">cmnpll_hardreset_timer</td>
        <td class="fldnorm" colspan="10">cmnpll_resetcfg_shutdown</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="10">RW</td>
        <td class="accno" colspan="10">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_hardreset_timer</span><br/>
          <span class="sdescdet">cmnpll_hardreset_timer[19:10]</span><br/>
          <span class="ldescdet">PLL startup FSM hard reset interval</span></p>
          <p><b>Reset: </b>hex:0x00c;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_resetcfg_shutdown</span><br/>
          <span class="sdescdet">cmnpll_resetcfg_shutdown[9:0]</span><br/>
          <span class="ldescdet">PLL startup FSM soft shutdown  interval</span></p>
          <p><b>Reset: </b>hex:0x020;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36F56E6F7E9256E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) cmnpllb_pll_status_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B PLL status control</span><br/>
      <span class="ldescdet">CMN PLL B PLL status control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffffc0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="fldnorm" colspan="1">cmnpllstatusrawlock_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllstatuslock_dig_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllstatusearlylock_dig_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllstatusrawlock_locovren</td>
        <td class="fldnorm" colspan="1">cmnpllstatuslock_locovren</td>
        <td class="fldnorm" colspan="1">cmnpllstatusearlylock_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="26">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatusrawlock_locovr</span><br/>
          <span class="sdescdet">cmnpllstatusrawlock_locovr[5:5]</span><br/>
          <span class="ldescdet">PLL raw lock status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatuslock_dig_locovr</span><br/>
          <span class="sdescdet">cmnpllstatuslock_dig_locovr[4:4]</span><br/>
          <span class="ldescdet">PLL status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatusearlylock_dig_locovr</span><br/>
          <span class="sdescdet">cmnpllstatusearlylock_dig_locovr[3:3]</span><br/>
          <span class="ldescdet">PLL early lock status override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatusrawlock_locovren</span><br/>
          <span class="sdescdet">cmnpllstatusrawlock_locovren[2:2]</span><br/>
          <span class="ldescdet">PLL raw lock status override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatuslock_locovren</span><br/>
          <span class="sdescdet">cmnpllstatuslock_locovren[1:1]</span><br/>
          <span class="ldescdet">PLL status override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatusearlylock_locovren</span><br/>
          <span class="sdescdet">cmnpllstatusearlylock_locovren[0:0]</span><br/>
          <span class="ldescdet">PLL early lock status override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8D7578145837C3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) cmnpllb_pll_status_ctrl_ro</span><br/>
      <span class="sdescdet">CMN PLL B PLL status control readback</span><br/>
      <span class="ldescdet">CMN PLL B PLL status control readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="1">cmnpllstatusrawlock_loc</td>
        <td class="fldnorm" colspan="1">cmnpllstatuslock_dig_loc</td>
        <td class="fldnorm" colspan="1">cmnpllstatusearlylock_dig_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatusrawlock_loc</span><br/>
          <span class="sdescdet">cmnpllstatusrawlock_loc[2:2]</span><br/>
          <span class="ldescdet">PLL raw lock status before register override mux</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatuslock_dig_loc</span><br/>
          <span class="sdescdet">cmnpllstatuslock_dig_loc[1:1]</span><br/>
          <span class="ldescdet">PLL status before register override mux</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllstatusearlylock_dig_loc</span><br/>
          <span class="sdescdet">cmnpllstatusearlylock_dig_loc[0:0]</span><br/>
          <span class="ldescdet">PLL early lock status before register override mux</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3DFCD3FE286B450E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) cmnpllb_ctrl_out_0</span><br/>
      <span class="sdescdet">CMN PLL B control out</span><br/>
      <span class="ldescdet">CMN PLL B control out
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cmnpll_apd_cmnpll_bitck_b_ovr_b</td>
        <td class="fldnorm" colspan="1">cmnpll_apd_cmnpll_bitck_b_ovren</td>
        <td class="fldnorm" colspan="1">cmnpll_arst_cmnpll_refdiv_b_ovr_b</td>
        <td class="fldnorm" colspan="1">cmnpll_arst_cmnpll_refdiv_b_ovren</td>
        <td class="fldnorm" colspan="1">cmnpll_arst_cmnpll_mem_ovr_b</td>
        <td class="fldnorm" colspan="1">cmnpll_arst_cmnpll_mem_ovren</td>
        <td class="fldnorm" colspan="1">cmnpll_arst_cmnpll_ovr_b</td>
        <td class="fldnorm" colspan="1">cmnpll_arst_cmnpll_ovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_apd_cmnpll_bitck_b_ovr_b</span><br/>
          <span class="sdescdet">cmnpll_apd_cmnpll_bitck_b_ovr_b[7:7]</span><br/>
          <span class="ldescdet">PLL Bit clock power down override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_apd_cmnpll_bitck_b_ovren</span><br/>
          <span class="sdescdet">cmnpll_apd_cmnpll_bitck_b_ovren[6:6]</span><br/>
          <span class="ldescdet">PLL Bit clock power down override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_arst_cmnpll_refdiv_b_ovr_b</span><br/>
          <span class="sdescdet">cmnpll_arst_cmnpll_refdiv_b_ovr_b[5:5]</span><br/>
          <span class="ldescdet">PLL Ref Div clock reset override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_arst_cmnpll_refdiv_b_ovren</span><br/>
          <span class="sdescdet">cmnpll_arst_cmnpll_refdiv_b_ovren[4:4]</span><br/>
          <span class="ldescdet">PLL Ref Div clock reset override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_arst_cmnpll_mem_ovr_b</span><br/>
          <span class="sdescdet">cmnpll_arst_cmnpll_mem_ovr_b[3:3]</span><br/>
          <span class="ldescdet">PLL Mem Register reset override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_arst_cmnpll_mem_ovren</span><br/>
          <span class="sdescdet">cmnpll_arst_cmnpll_mem_ovren[2:2]</span><br/>
          <span class="ldescdet">PLL Mem Register reset override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_arst_cmnpll_ovr_b</span><br/>
          <span class="sdescdet">cmnpll_arst_cmnpll_ovr_b[1:1]</span><br/>
          <span class="ldescdet">PLL BNA Reset override </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_arst_cmnpll_ovren</span><br/>
          <span class="sdescdet">cmnpll_arst_cmnpll_ovren[0:0]</span><br/>
          <span class="ldescdet">PLL BNA Reset override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_79CFBC376137523D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) cmnpllbfsm_ctrl_override</span><br/>
      <span class="sdescdet">CMN PLL B control override</span><br/>
      <span class="ldescdet">CMN PLL B control override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">cmnpllppm_lockstatus_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllppm_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllppm_lockstatus_locovr</span><br/>
          <span class="sdescdet">cmnpllppm_lockstatus_locovr[1:1]</span><br/>
          <span class="ldescdet">PLL PPM lock status override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllppm_locovren</span><br/>
          <span class="sdescdet">cmnpllppm_locovren[0:0]</span><br/>
          <span class="ldescdet">PLL PPM override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A1F62A08731D4BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) cmnpllbfsm_ctrl_override_ro</span><br/>
      <span class="sdescdet">CMN PLL B control override readback</span><br/>
      <span class="ldescdet">CMN PLL B control override readback
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">cmnpllppm_lockstatus_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllppm_lockstatus_loc</span><br/>
          <span class="sdescdet">cmnpllppm_lockstatus_loc[0:0]</span><br/>
          <span class="ldescdet">PLL PPM lock status. This is a pre register override value</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_332922C4E63163FD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) cmnpllb_dccrst_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B - DCC reset control</span><br/>
      <span class="ldescdet">CMN PLL B - DCC reset control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff0000e</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff0000e</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="8">cmnpll_timer_rawlock2dccrst</td>
        <td class="fldnorm" colspan="8">cmnpll_timer_dccrst2lockmask</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="fldnorm" colspan="1">cmnpll_dccrst_disable</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="8">RW</td>
        <td class="accno" colspan="8">RW</td>
        <td class="fldgap" colspan="3">-</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:12]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_timer_rawlock2dccrst</span><br/>
          <span class="sdescdet">cmnpll_timer_rawlock2dccrst[19:12]</span><br/>
          <span class="ldescdet">Time beween raw PLL raw lock to DCC reset</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_timer_dccrst2lockmask</span><br/>
          <span class="sdescdet">cmnpll_timer_dccrst2lockmask[11:4]</span><br/>
          <span class="ldescdet">Time to mask between DCC reset to PLL lock</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_dccrst_disable</span><br/>
          <span class="sdescdet">cmnpll_dccrst_disable[0:0]</span><br/>
          <span class="ldescdet">DCC reset disable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1E2FC0BE2B9D80EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) cmnpllb_stagger_time_cfg</span><br/>
      <span class="sdescdet">CMN PLL B stagger timer config</span><br/>
      <span class="ldescdet">CMN PLL B stagger timer config
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220ec</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffe000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="fldnorm" colspan="13">cmnpll_stagger_time</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="19">-</td>
        <td class="accno" colspan="13">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[12:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_stagger_time</span><br/>
          <span class="sdescdet">cmnpll_stagger_time[12:0]</span><br/>
          <span class="ldescdet">Stagger time</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_70E760F07B9038F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) cmnpllb_obsvr</span><br/>
      <span class="sdescdet">Common PLL Observer Signals</span><br/>
      <span class="ldescdet">Common PLL Observer Signals
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220f0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffff8f00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffff8f00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_cfgloader_done</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_cfgloader_req</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_cfgloader_sel</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_arst_cmnpll_mem_b</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_arst_cmnpll_b</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_ctl_shutdown_ok</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_ratewidth_fsm_pll_off_req</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_main_fsm_pll_off_req</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_rwni_apdsynthlc_pll_en_b</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pllfsm_rpu_apdsynthlc_pll_en_b</td>
        <td class="fldnorm" colspan="1">cmnpll_obsvr_pll_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="17">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[14:14]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_cfgloader_done</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_cfgloader_done[14:14]</span><br/>
          <span class="ldescdet">Observation - pllfsm_cfgloader_done</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[13:13]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_cfgloader_req</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_cfgloader_req[13:13]</span><br/>
          <span class="ldescdet">Observation - pllfsm_cfgloader_req</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[12:12]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_cfgloader_sel</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_cfgloader_sel[12:12]</span><br/>
          <span class="ldescdet">Observation - pllfsm_cfgloader_sel</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:07]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_arst_cmnpll_mem_b</span><br/>
          <span class="sdescdet">cmnpll_obsvr_arst_cmnpll_mem_b[7:7]</span><br/>
          <span class="ldescdet">Observation - arst_cmnpll_mem_b</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_arst_cmnpll_b</span><br/>
          <span class="sdescdet">cmnpll_obsvr_arst_cmnpll_b[6:6]</span><br/>
          <span class="ldescdet">Observation - arst_cmnpll_b</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_ctl_shutdown_ok</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_ctl_shutdown_ok[5:5]</span><br/>
          <span class="ldescdet">Observation - pllfsm_ctl_shutdown_ok</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_ratewidth_fsm_pll_off_req</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_ratewidth_fsm_pll_off_req[4:4]</span><br/>
          <span class="ldescdet">Observation - pllfsm_ratewidth_fsm_pll_off_req</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_main_fsm_pll_off_req</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_main_fsm_pll_off_req[3:3]</span><br/>
          <span class="ldescdet">Observation - pllfsm_main_fsm_pll_off_req</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_rwni_apdsynthlc_pll_en_b</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_rwni_apdsynthlc_pll_en_b[2:2]</span><br/>
          <span class="ldescdet">Observation - pllfsm_rwni_apdsynthlc_pll_en_b</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pllfsm_rpu_apdsynthlc_pll_en_b</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pllfsm_rpu_apdsynthlc_pll_en_b[1:1]</span><br/>
          <span class="ldescdet">Observation - pllfsm_rpu_apdsynthlc_pll_en_b</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_obsvr_pll_en</span><br/>
          <span class="sdescdet">cmnpll_obsvr_pll_en[0:0]</span><br/>
          <span class="ldescdet">Observation - PLL enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10C0E2B284180176" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) cmnpllb_output_pin_override</span><br/>
      <span class="sdescdet">CMN PLL B output pin override</span><br/>
      <span class="ldescdet">CMN PLL A output pin override
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220f4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffc</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="fldnorm" colspan="1">cmnpllpin_ready_locovr</td>
        <td class="fldnorm" colspan="1">cmnpllpin_ready_locovren</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="30">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpin_ready_locovr</span><br/>
          <span class="sdescdet">cmnpllpin_ready_locovr[1:1]</span><br/>
          <span class="ldescdet">o_cmnpllb_ready_a output pin override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpin_ready_locovren</span><br/>
          <span class="sdescdet">cmnpllpin_ready_locovren[0:0]</span><br/>
          <span class="ldescdet">o_cmnpllb_ready_a output pin override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_724F60BE5C41075C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) cmnpllb_output_pin_preoverride</span><br/>
      <span class="sdescdet">CMN PLL B output pin pre-override value</span><br/>
      <span class="ldescdet">CMN PLL A output pin pre-override value
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220f8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffffe</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="fldnorm" colspan="1">cmnpllpin_ready_loc</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="31">-</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllpin_ready_loc</span><br/>
          <span class="sdescdet">cmnpllpin_ready_loc[0:0]</span><br/>
          <span class="ldescdet">o_cmnpllb_ready_a output pin pre-override</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14A1418F6C55788F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) cmnpllb_brkpt_ctrl</span><br/>
      <span class="sdescdet">CMN PLL B break point control</span><br/>
      <span class="ldescdet">CMN PLL B break point control
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060220fc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_rst_brkpt_en_mask</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_rst_notify_en</td>
        <td class="fldnorm" colspan="4">cmnpllratewidthbrkpt_en</td>
        <td class="fldnorm" colspan="1">cmnpllrpubrkpt_en</td>
        <td class="fldnorm" colspan="1">cmnpllcalmasterbrkpt_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_rst_brkpt_en_mask</span><br/>
          <span class="sdescdet">cmnpllfsm_rst_brkpt_en_mask[7:7]</span><br/>
          <span class="ldescdet">Main FSM reset break point enable.  This bit can be enable only when txfsm_rst_notify_en is HIGH</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_rst_notify_en</span><br/>
          <span class="sdescdet">cmnpllfsm_rst_notify_en[6:6]</span><br/>
          <span class="ldescdet">Main FSM reset notify enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidthbrkpt_en</span><br/>
          <span class="sdescdet">cmnpllratewidthbrkpt_en[5:2]</span><br/>
          <span class="ldescdet">RateWidth break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_en</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_en[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalmasterbrkpt_en</span><br/>
          <span class="sdescdet">cmnpllcalmasterbrkpt_en[0:0]</span><br/>
          <span class="ldescdet">RPU break point enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4722A543D47282F7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) cmnpllb_brkpt_status</span><br/>
      <span class="sdescdet">CMN PLL B break point status</span><br/>
      <span class="ldescdet">CMN PLL B break point status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022100</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_rst_notify_hit</td>
        <td class="fldnorm" colspan="1">cmnpllratewidthbrkpt_hit</td>
        <td class="fldnorm" colspan="1">cmnpllrpubrkpt_hit</td>
        <td class="fldnorm" colspan="1">cmnpllcalmasterbrkpt_hit</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_rst_notify_hit</span><br/>
          <span class="sdescdet">cmnpllfsm_rst_notify_hit[3:3]</span><br/>
          <span class="ldescdet">Main FSM reset notify status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidthbrkpt_hit</span><br/>
          <span class="sdescdet">cmnpllratewidthbrkpt_hit[2:2]</span><br/>
          <span class="ldescdet">RateWidth break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_hit</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_hit[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalmasterbrkpt_hit</span><br/>
          <span class="sdescdet">cmnpllcalmasterbrkpt_hit[0:0]</span><br/>
          <span class="ldescdet">RPU break point status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E29025E3A809F91" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) cmnpllb_brkpt_clear</span><br/>
      <span class="sdescdet">CMN PLL B break point clear</span><br/>
      <span class="ldescdet">CMN PLL B break point clear
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022104</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff0</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="fldnorm" colspan="1">cmnpllfsm_rst_notify_hit_clr</td>
        <td class="fldnorm" colspan="1">cmnpllratewidthbrkpt_hit_clr</td>
        <td class="fldnorm" colspan="1">cmnpllrpubrkpt_hit_clr</td>
        <td class="fldnorm" colspan="1">cmnpllcalmasterbrkpt_hit_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="28">-</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
        <td class="accno" colspan="1">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[03:03]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllfsm_rst_notify_hit_clr</span><br/>
          <span class="sdescdet">cmnpllfsm_rst_notify_hit_clr[3:3]</span><br/>
          <span class="ldescdet">Main FSM reset notify break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point when txfsm_rst_brkpt_en_mask is HIGH.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllratewidthbrkpt_hit_clr</span><br/>
          <span class="sdescdet">cmnpllratewidthbrkpt_hit_clr[2:2]</span><br/>
          <span class="ldescdet">RateWidth break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllrpubrkpt_hit_clr</span><br/>
          <span class="sdescdet">cmnpllrpubrkpt_hit_clr[1:1]</span><br/>
          <span class="ldescdet">CalMaster break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllcalmasterbrkpt_hit_clr</span><br/>
          <span class="sdescdet">cmnpllcalmasterbrkpt_hit_clr[0:0]</span><br/>
          <span class="ldescdet">RPU break point clear/resume.  Self-clear bit.  Write 1 to clear/resume the FSM from the break point.  When the break point is cleared, this register value will return back to 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D5C68EB658EB83CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) cmnpllb_cfgloader_apb2strb_cfg</span><br/>
      <span class="sdescdet">CMN PLL B Config Loader APB-to-Strobe Bridge Configuration</span><br/>
      <span class="ldescdet">CMN PLL B Config Loader APB-to-Strobe Bridge Configuration
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022108</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x000014a5</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfff00000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="fldnorm" colspan="3">cmnpllb_apb2strbcfg_force_state_val</td>
        <td class="fldnorm" colspan="1">cmnpllb_apb2strbcfg_force_state_en</td>
        <td class="fldnorm" colspan="1">cmnpllb_apb2strbcfg_acc_ctrl_field_mask_write_en</td>
        <td class="fldnorm" colspan="5">cmnpllb_apb2strbcfg_strb_pulse_width</td>
        <td class="fldnorm" colspan="5">cmnpllb_apb2strbcfg_stbl_time_bfr_strb</td>
        <td class="fldnorm" colspan="5">cmnpllb_apb2strbcfg_stbl_time_aftr_strb</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="12">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
        <td class="accno" colspan="5">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[19:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_force_state_val</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_force_state_val[19:17]</span><br/>
          <span class="ldescdet">PLL APB to STRB bridge - FSM state overrid</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_force_state_en</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_force_state_en[16:16]</span><br/>
          <span class="ldescdet">PLL APB to STRB bridge - FSM state override enable</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:15]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_acc_ctrl_field_mask_write_en</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_acc_ctrl_field_mask_write_en[15:15]</span><br/>
          <span class="ldescdet">PLL APB to STRB bridge - Field mask write enable.  Always set this register to 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[14:10]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_strb_pulse_width</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_strb_pulse_width[14:10]</span><br/>
          <span class="ldescdet">PLL APB to STRB bridge - Width of STRB</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[09:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_stbl_time_bfr_strb</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_stbl_time_bfr_strb[9:5]</span><br/>
          <span class="ldescdet">PLL APB to STRB bridge - Time between APB PENABLE to rising edge of STR</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_stbl_time_aftr_strb</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_stbl_time_aftr_strb[4:0]</span><br/>
          <span class="ldescdet">PLL APB to STRB bridge - Time between rising edge of STRB to asserting APB PREADY</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EABD9B2CF35497C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) cmnpllb_cfgloader_apb2strb_status</span><br/>
      <span class="sdescdet">CMN PLL B Config Loader APB-to-Strobe Bridge Status</span><br/>
      <span class="ldescdet">CMN PLL B Config Loader APB-to-Strobe Bridge Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602210c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffff8</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="fldnorm" colspan="3">cmnpllb_apb2strbcfg_apb_fsm_ps</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="29">-</td>
        <td class="accno" colspan="3">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[02:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_apb2strbcfg_apb_fsm_ps</span><br/>
          <span class="sdescdet">cmnpllb_apb2strbcfg_apb_fsm_ps[2:0]</span><br/>
          <span class="ldescdet">This register shows the PLL APB to STRB bridge - current FSM state</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_41BD02776FA7D876" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) cmnpllb_locktime</span><br/>
      <span class="sdescdet">CMN PLL B Locktime</span><br/>
      <span class="ldescdet">CMN PLL B Locktime
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022110</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffc0000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="fldnorm" colspan="18">cmnpll_locktime</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="14">-</td>
        <td class="accno" colspan="18">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[17:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_locktime</span><br/>
          <span class="sdescdet">cmnpll_locktime[17:0]</span><br/>
          <span class="ldescdet">PLL lock time.  Measure how long the PLL takes to be in lock state from PLL enable</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_473BC47A6FFB3582" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) cmnpllb_scratchy_0</span><br/>
      <span class="sdescdet">Orchy CMNPLLB Scratch Register 0</span><br/>
      <span class="ldescdet">Orchy CMNPLLB Scratch Register 0
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022114</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffffc00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="fldnorm" colspan="3">refcksel_muxd1</td>
        <td class="fldnorm" colspan="3">refcksel_muxd0</td>
        <td class="fldnorm" colspan="1">refckbuf1_to_cmnpll_refcksel_en_muxd1</td>
        <td class="fldnorm" colspan="1">refckbuf1_to_cmnpll_refcksel_en_muxd0</td>
        <td class="fldnorm" colspan="1">refckbuf0_to_cmnpll_refcksel_en_muxd1</td>
        <td class="fldnorm" colspan="1">refckbuf0_to_cmnpll_refcksel_en_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="22">-</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[09:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd1</span><br/>
          <span class="sdescdet">refcksel_muxd1[9:7]</span><br/>
          <span class="ldescdet">Select for the source for refcksel mux for cmnpllb. 0 - swfabric0, 1 - swfabric1, 2 - swfabric2, 3 - swfabric3,  4 - refckbuf0, 5 - refckbuf1, 6 - RX CDR feedback clock, 7 - 1'b1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refcksel_muxd0</span><br/>
          <span class="sdescdet">refcksel_muxd0[6:4]</span><br/>
          <span class="ldescdet">Select for the source for refcksel mux for cmnpllb. 0 - swfabric0, 1 - swfabric1, 2 - swfabric2, 3 - swfabric3,  4 - refckbuf0, 5 - refckbuf1, 6 - RX CDR feedback clock, 7 - 1'b0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refckbuf1_to_cmnpll_refcksel_en_muxd1</span><br/>
          <span class="sdescdet">refckbuf1_to_cmnpll_refcksel_en_muxd1[3:3]</span><br/>
          <span class="ldescdet">Selects destination for refckbuf1 transceiver. enables ock_refckbuf1_to_cmnplla_refcksel path</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refckbuf1_to_cmnpll_refcksel_en_muxd0</span><br/>
          <span class="sdescdet">refckbuf1_to_cmnpll_refcksel_en_muxd0[2:2]</span><br/>
          <span class="ldescdet">Selects destination for refckbuf1 transceiver. enables ock_refckbuf1_to_cmnplla_refcksel path</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refckbuf0_to_cmnpll_refcksel_en_muxd1</span><br/>
          <span class="sdescdet">refckbuf0_to_cmnpll_refcksel_en_muxd1[1:1]</span><br/>
          <span class="ldescdet">Selects destination for refckbuf0 transceiver. enables ock_refckbuf0_to_cmnplla_refcksel path</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refckbuf0_to_cmnpll_refcksel_en_muxd0</span><br/>
          <span class="sdescdet">refckbuf0_to_cmnpll_refcksel_en_muxd0[0:0]</span><br/>
          <span class="ldescdet">Selects destination for refckbuf0 transceiver. enables ock_refckbuf0_to_cmnplla_refcksel path</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CB3535B3C505094F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) cmnpllb_scratchy_1</span><br/>
      <span class="sdescdet">Orchy CMNPLLB Scratch Register 1</span><br/>
      <span class="ldescdet">Orchy CMNPLLB Scratch Register 1
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022118</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="6">refdiv_muxd1</td>
        <td class="fldnorm" colspan="6">refdiv_muxd0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="6">RW</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd1</span><br/>
          <span class="sdescdet">refdiv_muxd1[11:6]</span><br/>
          <span class="ldescdet">Reference clock divider value for divider inside the refck</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">refdiv_muxd0</span><br/>
          <span class="sdescdet">refdiv_muxd0[5:0]</span><br/>
          <span class="ldescdet">Reference clock divider value for divider inside the refck</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1DBED920E79F3A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) cmnpllb_ckm_ctrl_0</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0602211c</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xffffff00</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="fldnorm" colspan="2">ckm_meas_ck_sel</td>
        <td class="fldnorm" colspan="1">ckm_en</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_err_clr</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_en</td>
        <td class="fldnorm" colspan="1">ckm_continuous</td>
        <td class="fldnorm" colspan="1">ckm_clk_en</td>
        <td class="fldnorm" colspan="1">ckm_avg_en</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="24">-</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[07:06]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_meas_ck_sel</span><br/>
          <span class="sdescdet">ckm_meas_ck_sel[7:6]</span><br/>
          <span class="ldescdet">Clock measurment input clock select.\nSelection TBD</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_en</span><br/>
          <span class="sdescdet">ckm_en[5:5]</span><br/>
          <span class="ldescdet">Clock measurment enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_err_clr</span><br/>
          <span class="sdescdet">ckm_dig_meas_err_clr[4:4]</span><br/>
          <span class="ldescdet">Clock measurment error clear.  To clear the error status</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_en</span><br/>
          <span class="sdescdet">ckm_dig_meas_en[3:3]</span><br/>
          <span class="ldescdet">Clock measurment in digital domain.  Perform the clock measuement that the clocks are in the digital domain. Always set to 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_continuous</span><br/>
          <span class="sdescdet">ckm_continuous[2:2]</span><br/>
          <span class="ldescdet">Clock measurment continous mode.  When this is set.  The measurment block will continue take the clock measurment, until ckm_clk_en set to 0</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_clk_en</span><br/>
          <span class="sdescdet">ckm_clk_en[1:1]</span><br/>
          <span class="ldescdet"> Clock measurment clock enable.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_avg_en</span><br/>
          <span class="sdescdet">ckm_avg_en[0:0]</span><br/>
          <span class="ldescdet">Clock measurment averager enable.  When this is 1, the clock measurment will an average of 4 measurments.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFC1EC4882FF1070" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) cmnpllb_ckm_ctrl_1</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022120</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="25">ckm_win_thr_ref</td>
        <td class="fldnorm" colspan="2">ckm_wdt_interval</td>
        <td class="fldnorm" colspan="3">ckm_ref_ck_div_ratio</td>
        <td class="fldnorm" colspan="1">ckm_start</td>
        <td class="fldnorm" colspan="1">ckm_result_clr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="25">RW</td>
        <td class="accno" colspan="2">RW</td>
        <td class="accno" colspan="3">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:07]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_win_thr_ref</span><br/>
          <span class="sdescdet">ckm_win_thr_ref[31:7]</span><br/>
          <span class="ldescdet">Clock measurment window threshold</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[06:05]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_wdt_interval</span><br/>
          <span class="sdescdet">ckm_wdt_interval[6:5]</span><br/>
          <span class="ldescdet">Clock measurment watch dog timer interval.  Time before report the block is not able to take any clock measumrent.  For example, the measured clock is not toggled</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_ref_ck_div_ratio</span><br/>
          <span class="sdescdet">ckm_ref_ck_div_ratio[4:2]</span><br/>
          <span class="ldescdet">Clock measurment sample clock divider.\nClock divider ration = 2 ^ cmnckm_ref_ck_div_ratio</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_start</span><br/>
          <span class="sdescdet">ckm_start[1:1]</span><br/>
          <span class="ldescdet">Clock measurment start.  To start the clock measurment.  All clock measurment configuration must be set prior to this register is set to 1</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_result_clr</span><br/>
          <span class="sdescdet">ckm_result_clr[0:0]</span><br/>
          <span class="ldescdet">Clock measurment clear.  Set this to 1 to clear all the measurment history</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0F02758E109E9878" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) cmnpllb_ckm_ctrl_2</span><br/>
      <span class="sdescdet">Clock Measurment Ctrl </span><br/>
      <span class="ldescdet">Clock Measurment Ctrl 
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022124</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfe000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="fldnorm" colspan="25">ckm_max_thr</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="7">-</td>
        <td class="accno" colspan="25">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[24:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_max_thr</span><br/>
          <span class="sdescdet">ckm_max_thr[24:0]</span><br/>
          <span class="ldescdet">Clock measurment windows</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14187CEA36333A09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) cmnpllb_ckm_status</span><br/>
      <span class="sdescdet">Clock Measurment Status</span><br/>
      <span class="ldescdet">Clock Measurment Status
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x06022128</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xf0000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="fldnorm" colspan="1">ckm_valid_meas</td>
        <td class="fldnorm" colspan="1">ckm_status</td>
        <td class="fldnorm" colspan="25">ckm_result_meas</td>
        <td class="fldnorm" colspan="1">ckm_dig_meas_err</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="4">-</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
        <td class="accno" colspan="25">RO/V</td>
        <td class="accno" colspan="1">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[27:27]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_valid_meas</span><br/>
          <span class="sdescdet">ckm_valid_meas[27:27]</span><br/>
          <span class="ldescdet">This indicates the measured result (ckm_result_meas) is valid to be read</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[26:26]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_status</span><br/>
          <span class="sdescdet">ckm_status[26:26]</span><br/>
          <span class="ldescdet">This is a status indicates the CKM is in the progress taking clock clock meaurement.  </span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[25:01]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_result_meas</span><br/>
          <span class="sdescdet">ckm_result_meas[25:1]</span><br/>
          <span class="ldescdet">Measured clock result.   This value represents how many measured clock has counted during measuring window.  When Averager is OFF, this value in this register represents the instantanous result from the last run.  If Averager is ON.  This value from this register represents the average value from the last 4 measured result.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ckm_dig_meas_err</span><br/>
          <span class="sdescdet">ckm_dig_meas_err[0:0]</span><br/>
          <span class="ldescdet">CKM error status.  This signal will be asserted to HIGH, if the measured counter is overflow.  This signal will remain HIGH until laneckm_dig_masur_err_clr is HIGH</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFF7F74D2610241E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003cc</span> Register(32 bit) cmnpllb_wrapper_rw_spare</span><br/>
      <span class="sdescdet">CMN PLL B Wrapper Spare RW Register</span><br/>
      <span class="ldescdet">CMN PLL B Wrapper Spare RW Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223cc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">cmnpllb_spare_wrapper_din</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_spare_wrapper_din</span><br/>
          <span class="sdescdet">cmnpllb_spare_wrapper_din[11:0]</span><br/>
          <span class="ldescdet">Spare registers for PLL wrapper. Rserved for future</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D0A5601751B0822" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d0</span> Register(32 bit) cmnpllb_wrapper_ro_spare</span><br/>
      <span class="sdescdet">CMN PLL B Wrapper Spare RW Register</span><br/>
      <span class="ldescdet">CMN PLL B Wrapper Spare RW Register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223d0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed"></td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Undefined</td>
        <td class="unboxed addr">0xfffff000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td class="fldrstuaf">-</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="fldnorm" colspan="12">cmnpllb_spare_wrapper_dout</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="fldgap" colspan="20">-</td>
        <td class="accno" colspan="12">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[11:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpllb_spare_wrapper_dout</span><br/>
          <span class="sdescdet">cmnpllb_spare_wrapper_dout[11:0]</span><br/>
          <span class="ldescdet">Spare registers for PLL wrapper. Rserved for future</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78B94C712C1D1146" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d4</span> Register(32 bit) cmnpllb_rw_spare_0</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223d4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpll_rw_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_rw_spare_0</span><br/>
          <span class="sdescdet">cmnpll_rw_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C492E1139B827CDD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d8</span> Register(32 bit) cmnpllb_rw_spare_1</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223d8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpll_rw_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_rw_spare_1</span><br/>
          <span class="sdescdet">cmnpll_rw_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1EB1F5A5BA82933" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) cmnpllb_rw_spare_2</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223dc</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpll_rw_spare_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_rw_spare_2</span><br/>
          <span class="sdescdet">cmnpll_rw_spare_2[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83039CB4631DE9B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) cmnpllb_rw_spare_3</span><br/>
      <span class="sdescdet">Spare RW register</span><br/>
      <span class="ldescdet">Spare RW register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223e0</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpll_rw_spare_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_rw_spare_3</span><br/>
          <span class="sdescdet">cmnpll_rw_spare_3[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F571510AD8BC913E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e4</span> Register(32 bit) cmnpllb_ro_spare_0</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223e4</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpll_ro_spare_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ro_spare_0</span><br/>
          <span class="sdescdet">cmnpll_ro_spare_0[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03573217F835460C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) cmnpllb_ro_spare_1</span><br/>
      <span class="sdescdet">Spare RO register</span><br/>
      <span class="ldescdet">Spare RO register
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x060223e8</span> at NOC.jesd__axi (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">cmnpll_ro_spare_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">cmnpll_ro_spare_1</span><br/>
          <span class="sdescdet">cmnpll_ro_spare_1[31:0]</span><br/>
          <span class="ldescdet">Spare register.  Reseved for future</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_jesdabc0_pipe_phy_1x4lane_map_pipe_phy_VERSA_versa_PMA0_PMA_CMNPLLB_PMA_CMNPLLB_regs">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
