{
  "design": {
    "design_info": {
      "boundary_crc": "0x6291A05AA02A2D0A",
      "device": "xcvm1802-vsva2197-2MP-e-S",
      "gen_directory": "../../../../emmetcore_leaf.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "gt_bridge_ip_0": "",
      "gt_quad_base_0": "",
      "bufg_gt_0": "",
      "bufg_gt_1": "",
      "clk_wizard_0": "",
      "util_ds_buf_0": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "util_reduced_logic_0": "",
      "util_reduced_logic_2": "",
      "emmetcore_0": "",
      "axis_vio_0": "",
      "clk_wizard_1": "",
      "emb_fifo_gen_0": "",
      "util_vector_logic_1": "",
      "axis_ila_0": "",
      "versal_cips_0": "",
      "axis_vio_1": "",
      "emb_fifo_gen_1": "",
      "Helios_single_FPGA_0": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "axis_ila_1": "",
      "util_vector_logic_0": "",
      "gt_quad_base_1": "",
      "util_ds_buf_1": "",
      "bufg_gt_2": "",
      "bufg_gt_3": "",
      "gt_bridge_ip_1": "",
      "util_reduced_logic_3": "",
      "util_reduced_logic_5": "",
      "xlconcat_4": "",
      "xlconcat_5": "",
      "emmetcore_1": "",
      "emb_fifo_gen_2": "",
      "emb_fifo_gen_3": "",
      "util_vector_logic_4": "",
      "util_vector_logic_5": "",
      "util_vector_logic_6": "",
      "gt_quad_base_2": "",
      "gt_bridge_ip_2": "",
      "bufg_gt_4": "",
      "bufg_gt_5": "",
      "xlconcat_2": "",
      "xlconcat_3": "",
      "util_reduced_logic_1": "",
      "util_reduced_logic_4": "",
      "emmetcore_2": "",
      "emb_fifo_gen_4": "",
      "emb_fifo_gen_5": "",
      "util_vector_logic_7": "",
      "util_vector_logic_8": "",
      "util_vector_logic_9": ""
    },
    "interface_ports": {
      "GT_Serial_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_0_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_0_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_0_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_0_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "CLK_IN_D_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "CLK_IN_D_0_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "CLK_IN_D_0_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "CLK_IN1_D_0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "CLK_IN1_D_0_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "CLK_IN1_D_0_clk_p",
            "direction": "I"
          }
        }
      },
      "CLK_IN1_D_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "CLK_IN1_D_1_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "CLK_IN1_D_1_clk_p",
            "direction": "I"
          }
        }
      },
      "CLK_IN_D_1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "CLK_IN_D_1_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "CLK_IN_D_1_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "GT_Serial_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_1_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_1_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_1_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_1_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "GT_Serial_2": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "GT_Serial_2_grx_n",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "GT_Serial_2_grx_p",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "GT_Serial_2_gtx_n",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "GT_Serial_2_gtx_p",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "components": {
      "gt_bridge_ip_0": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "design_1_gt_bridge_ip_0_0",
        "xci_path": "ip/design_1_gt_bridge_ip_0_0/design_1_gt_bridge_ip_0_0.xci",
        "inst_hier_path": "gt_bridge_ip_0",
        "parameters": {
          "BYPASS_MODE": {
            "value": "true"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET GTY-Aurora_64B66B RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP",
              "true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Aurora_64B66B GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 16 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25",
              "TX_ACTUAL_REFCLK_FREQUENCY 156.250000036380 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_SYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 250.000000",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 16 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25",
              "RX_ACTUAL_REFCLK_FREQUENCY 156.250000036380 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_SYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 250.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false",
              "RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2",
              "false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false",
              "RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3",
              "00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1",
              "00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false",
              "RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false",
              "RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250",
              "PCIE_USERCLK_FREQ 250 RX_JTOL_FC 9.5980804 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN",
              "DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "1"
          },
          "IP_PRESET": {
            "value": "GTY-Aurora_64B66B"
          },
          "IP_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "IP_TX_MASTERCLK_SRC": {
            "value": "TX0"
          }
        }
      },
      "gt_quad_base_0": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "design_1_gt_quad_base_0_0",
        "xci_path": "ip/design_1_gt_quad_base_0_0/design_1_gt_quad_base_0_0.xci",
        "inst_hier_path": "gt_quad_base_0",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "200.0"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": [
              "/gt_quad_base_0/TX0_GT_IP_Interface undef..0 /gt_quad_base_0/TX2_GT_IP_Interface design_1_gt_bridge_ip_0_0./gt_bridge_ip_0/GT_TX0.0 /gt_quad_base_0/RX0_GT_IP_Interface undef..0",
              "/gt_quad_base_0/RX2_GT_IP_Interface design_1_gt_bridge_ip_0_0./gt_bridge_ip_0/GT_RX0.0"
            ]
          },
          "GT_TYPE": {
            "value": "GTY"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {unconnected {RX0 RX1 RX3 TX0 TX1 TX3} PROT0 {RX2 TX2}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP",
              "00000000 GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 16 TX_PLL_TYPE LCPLL",
              "TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000036380 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_SYNC",
              "TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL",
              "TXPROGDIV_FREQ_VAL 250.000000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false",
              "TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET GTY-Aurora_64B66B RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET",
              "Aurora_64B66B RX_LINE_RATE 16 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000036380 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE",
              "R0 RX_DATA_DECODING 64B66B_SYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL",
              "250.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0",
              "RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false",
              "RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1",
              "RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false",
              "RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0",
              "00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false",
              "RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE",
              "ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 9.5980804 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "1"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX2"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX2"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {TXQuad_0_/gt_quad_base_0 {/gt_quad_base_0 undef,undef,design_1_gt_bridge_ip_0_0.IP_CH0,undef MSTRCLK 0,0,1,0 IS_CURRENT_QUAD 1}}",
              "RX_QUAD_CH {RXQuad_0_/gt_quad_base_0 {/gt_quad_base_0 undef,undef,design_1_gt_bridge_ip_0_0.IP_CH0,undef MSTRCLK 0,0,1,0 IS_CURRENT_QUAD 1}}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/CLK_IN_D_0_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25000003638_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "unconnected"
          },
          "RX1_LANE_SEL": {
            "value": "unconnected"
          },
          "RX2_LANE_SEL": {
            "value": "PROT0"
          },
          "RX3_LANE_SEL": {
            "value": "unconnected"
          },
          "TX0_LANE_SEL": {
            "value": "unconnected"
          },
          "TX1_LANE_SEL": {
            "value": "unconnected"
          },
          "TX2_LANE_SEL": {
            "value": "PROT0"
          },
          "TX3_LANE_SEL": {
            "value": "unconnected"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt_0": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_bufg_gt_0_0",
        "xci_path": "ip/design_1_bufg_gt_0_0/design_1_bufg_gt_0_0.xci",
        "inst_hier_path": "bufg_gt_0"
      },
      "bufg_gt_1": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_bufg_gt_1_0",
        "xci_path": "ip/design_1_bufg_gt_1_0/design_1_bufg_gt_1_0.xci",
        "inst_hier_path": "bufg_gt_1"
      },
      "clk_wizard_0": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "ip_revision": "11",
        "xci_name": "design_1_clk_wizard_0_0",
        "xci_path": "ip/design_1_clk_wizard_0_0/design_1_clk_wizard_0_0.xci",
        "inst_hier_path": "clk_wizard_0",
        "parameters": {
          "CLKOUT_DRIVES": {
            "value": "BUFG,BUFG,BUFG,BUFG,BUFG,BUFG,BUFG"
          },
          "CLKOUT_DYN_PS": {
            "value": "None,None,None,None,None,None,None"
          },
          "CLKOUT_GROUPING": {
            "value": "Auto,Auto,Auto,Auto,Auto,Auto,Auto"
          },
          "CLKOUT_MATCHED_ROUTING": {
            "value": "false,false,false,false,false,false,false"
          },
          "CLKOUT_PORT": {
            "value": "clk_out1,clk_out2,clk_out3,clk_out4,clk_out5,clk_out6,clk_out7"
          },
          "CLKOUT_REQUESTED_DUTY_CYCLE": {
            "value": "50.000,50.000,50.000,50.000,50.000,50.000,50.000"
          },
          "CLKOUT_REQUESTED_OUT_FREQUENCY": {
            "value": "200.000,100.000,100.000,100.000,100.000,100.000,100.000"
          },
          "CLKOUT_REQUESTED_PHASE": {
            "value": "0.000,0.000,0.000,0.000,0.000,0.000,0.000"
          },
          "CLKOUT_USED": {
            "value": "true,false,false,false,false,false,false"
          },
          "PRIM_IN_FREQ": {
            "value": "200"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "design_1_util_ds_buf_0_0",
        "xci_path": "ip/design_1_util_ds_buf_0_0/design_1_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "design_1_xlconcat_0_0",
        "xci_path": "ip/design_1_xlconcat_0_0/design_1_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0"
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "design_1_xlconcat_1_0",
        "xci_path": "ip/design_1_xlconcat_1_0/design_1_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1"
      },
      "util_reduced_logic_0": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "design_1_util_reduced_logic_0_0",
        "xci_path": "ip/design_1_util_reduced_logic_0_0/design_1_util_reduced_logic_0_0.xci",
        "inst_hier_path": "util_reduced_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_2": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "design_1_util_reduced_logic_2_0",
        "xci_path": "ip/design_1_util_reduced_logic_2_0/design_1_util_reduced_logic_2_0.xci",
        "inst_hier_path": "util_reduced_logic_2",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "emmetcore_0": {
        "vlnv": "xilinx.com:module_ref:emmetcore:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_emmetcore_0_0",
        "xci_path": "ip/design_1_emmetcore_0_0/design_1_emmetcore_0_0.xci",
        "inst_hier_path": "emmetcore_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "emmetcore",
          "boundary_crc": "0x0"
        },
        "ports": {
          "tx_corereset_n": {
            "direction": "I"
          },
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tx_userclk": {
            "direction": "I"
          },
          "rx_userclk": {
            "direction": "I"
          },
          "gt_powergood": {
            "direction": "I"
          },
          "tx_resetdone": {
            "direction": "I"
          },
          "rx_resetdone": {
            "direction": "I"
          },
          "tx_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "tx_valid": {
            "direction": "I"
          },
          "tx_ready": {
            "direction": "O"
          },
          "tx_userdata_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "tx_header_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "tx_sequence_out": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "rx_userdata_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "rx_datavalid_in": {
            "direction": "I"
          },
          "rx_header_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rx_headervalid_in": {
            "direction": "I"
          },
          "rx_gearboxslip": {
            "direction": "O"
          },
          "rx_polarity": {
            "direction": "O"
          },
          "rx_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "rx_valid": {
            "direction": "O"
          },
          "error_flag": {
            "direction": "O"
          }
        }
      },
      "axis_vio_0": {
        "vlnv": "xilinx.com:ip:axis_vio:1.0",
        "ip_revision": "9",
        "xci_name": "design_1_axis_vio_0_0",
        "xci_path": "ip/design_1_axis_vio_0_0/design_1_axis_vio_0_0.xci",
        "inst_hier_path": "axis_vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "0"
          },
          "C_NUM_PROBE_OUT": {
            "value": "1"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "1"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "1"
          }
        }
      },
      "clk_wizard_1": {
        "vlnv": "xilinx.com:ip:clk_wizard:1.0",
        "ip_revision": "11",
        "xci_name": "design_1_clk_wizard_1_0",
        "xci_path": "ip/design_1_clk_wizard_1_0/design_1_clk_wizard_1_0.xci",
        "inst_hier_path": "clk_wizard_1",
        "parameters": {
          "PRIM_IN_FREQ": {
            "value": "200"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "emb_fifo_gen_0": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_emb_fifo_gen_0_0",
        "xci_path": "ip/design_1_emb_fifo_gen_0_0/design_1_emb_fifo_gen_0_0.xci",
        "inst_hier_path": "emb_fifo_gen_0",
        "parameters": {
          "CDC_SYNC_STAGES": {
            "value": "2"
          },
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "READ_MODE": {
            "value": "FWFT"
          },
          "WRITE_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_1_0",
        "xci_path": "ip/design_1_util_vector_logic_1_0/design_1_util_vector_logic_1_0.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axis_ila_0": {
        "vlnv": "xilinx.com:ip:axis_ila:1.2",
        "ip_revision": "2",
        "xci_name": "design_1_axis_ila_0_0",
        "xci_path": "ip/design_1_axis_ila_0_0/design_1_axis_ila_0_0.xci",
        "inst_hier_path": "axis_ila_0",
        "parameters": {
          "C_NUM_OF_PROBES": {
            "value": "15"
          },
          "C_PROBE10_WIDTH": {
            "value": "64"
          },
          "C_PROBE11_WIDTH": {
            "value": "2"
          },
          "C_PROBE12_WIDTH": {
            "value": "7"
          },
          "C_PROBE14_WIDTH": {
            "value": "64"
          },
          "C_PROBE18_WIDTH": {
            "value": "1"
          },
          "C_PROBE20_WIDTH": {
            "value": "1"
          },
          "C_PROBE22_WIDTH": {
            "value": "1"
          },
          "C_PROBE23_WIDTH": {
            "value": "1"
          },
          "C_PROBE3_WIDTH": {
            "value": "64"
          },
          "C_PROBE5_WIDTH": {
            "value": "64"
          },
          "C_PROBE6_WIDTH": {
            "value": "2"
          },
          "C_PROBE7_WIDTH": {
            "value": "7"
          },
          "C_PROBE8_WIDTH": {
            "value": "1"
          }
        }
      },
      "versal_cips_0": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "0",
        "xci_name": "design_1_versal_cips_0_1",
        "xci_path": "ip/design_1_versal_cips_0_1/design_1_versal_cips_0_1.xci",
        "inst_hier_path": "versal_cips_0"
      },
      "axis_vio_1": {
        "vlnv": "xilinx.com:ip:axis_vio:1.0",
        "ip_revision": "9",
        "xci_name": "design_1_axis_vio_1_0",
        "xci_path": "ip/design_1_axis_vio_1_0/design_1_axis_vio_1_0.xci",
        "inst_hier_path": "axis_vio_1",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "3"
          },
          "C_NUM_PROBE_OUT": {
            "value": "3"
          },
          "C_PROBE_IN0_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "32"
          }
        }
      },
      "emb_fifo_gen_1": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_emb_fifo_gen_1_0",
        "xci_path": "ip/design_1_emb_fifo_gen_1_0/design_1_emb_fifo_gen_1_0.xci",
        "inst_hier_path": "emb_fifo_gen_1",
        "parameters": {
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "READ_MODE": {
            "value": "FWFT"
          },
          "WRITE_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "Helios_single_FPGA_0": {
        "vlnv": "user.org:user:Helios_single_FPGA:1.0",
        "ip_revision": "6",
        "xci_name": "design_1_Helios_single_FPGA_0_0",
        "xci_path": "ip/design_1_Helios_single_FPGA_0_0/design_1_Helios_single_FPGA_0_0.xci",
        "inst_hier_path": "Helios_single_FPGA_0",
        "parameters": {
          "NUM_FPGAS": {
            "value": "5"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_2_0",
        "xci_path": "ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_3_1",
        "xci_path": "ip/design_1_util_vector_logic_3_1/design_1_util_vector_logic_3_1.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axis_ila_1": {
        "vlnv": "xilinx.com:ip:axis_ila:1.2",
        "ip_revision": "2",
        "xci_name": "design_1_axis_ila_1_2",
        "xci_path": "ip/design_1_axis_ila_1_2/design_1_axis_ila_1_2.xci",
        "inst_hier_path": "axis_ila_1",
        "parameters": {
          "C_NUM_OF_PROBES": {
            "value": "8"
          },
          "C_PROBE0_WIDTH": {
            "value": "64"
          },
          "C_PROBE2_WIDTH": {
            "value": "64"
          },
          "C_PROBE4_WIDTH": {
            "value": "64"
          },
          "C_PROBE6_WIDTH": {
            "value": "64"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_0_1",
        "xci_path": "ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "gt_quad_base_1": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "design_1_gt_quad_base_1_0",
        "xci_path": "ip/design_1_gt_quad_base_1_0/design_1_gt_quad_base_1_0.xci",
        "inst_hier_path": "gt_quad_base_1",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "200.0"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": "/gt_quad_base_1/TX0_GT_IP_Interface design_1_gt_bridge_ip_1_0./gt_bridge_ip_1/GT_TX0.0 /gt_quad_base_1/RX0_GT_IP_Interface design_1_gt_bridge_ip_1_0./gt_bridge_ip_1/GT_RX0.0"
          },
          "GT_TYPE": {
            "value": "GTY"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP",
              "00000000 GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 16 TX_PLL_TYPE LCPLL",
              "TX_REFCLK_FREQUENCY 100 TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_SYNC TX_USER_DATA_WIDTH",
              "64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL",
              "250.000000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE",
              "PRESET GTY-Aurora_64B66B RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Aurora_64B66B RX_LINE_RATE 16",
              "RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 100 RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_SYNC",
              "RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 250.000000 RXRECCLK_FREQ_ENABLE",
              "false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false",
              "RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false",
              "RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1",
              "RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2",
              "false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000",
              "RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2",
              "false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE",
              "RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 9.5980804 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "1"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {TXQuad_0_/gt_quad_base_1 {/gt_quad_base_1 design_1_gt_bridge_ip_1_0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}",
              "RX_QUAD_CH {RXQuad_0_/gt_quad_base_1 {/gt_quad_base_1 design_1_gt_bridge_ip_1_0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/CLK_IN_D_1_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "unconnected"
          },
          "RX2_LANE_SEL": {
            "value": "unconnected"
          },
          "RX3_LANE_SEL": {
            "value": "unconnected"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "unconnected"
          },
          "TX2_LANE_SEL": {
            "value": "unconnected"
          },
          "TX3_LANE_SEL": {
            "value": "unconnected"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "design_1_util_ds_buf_1_0",
        "xci_path": "ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "bufg_gt_2": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_bufg_gt_2_0",
        "xci_path": "ip/design_1_bufg_gt_2_0/design_1_bufg_gt_2_0.xci",
        "inst_hier_path": "bufg_gt_2"
      },
      "bufg_gt_3": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_bufg_gt_3_0",
        "xci_path": "ip/design_1_bufg_gt_3_0/design_1_bufg_gt_3_0.xci",
        "inst_hier_path": "bufg_gt_3"
      },
      "gt_bridge_ip_1": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "design_1_gt_bridge_ip_1_0",
        "xci_path": "ip/design_1_gt_bridge_ip_1_0/design_1_gt_bridge_ip_1_0.xci",
        "inst_hier_path": "gt_bridge_ip_1",
        "parameters": {
          "BYPASS_MODE": {
            "value": "true"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET GTY-Aurora_64B66B RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP",
              "true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Aurora_64B66B GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 16 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 100",
              "TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_SYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 250.000000",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 16 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 100",
              "RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_SYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 250.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false",
              "RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2",
              "false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false",
              "RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3",
              "00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1",
              "00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false",
              "RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false",
              "RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250",
              "PCIE_USERCLK_FREQ 250 RX_JTOL_FC 9.5980804 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN",
              "DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "1"
          },
          "IP_PRESET": {
            "value": "GTY-Aurora_64B66B"
          }
        }
      },
      "util_reduced_logic_3": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "design_1_util_reduced_logic_0_1",
        "xci_path": "ip/design_1_util_reduced_logic_0_1/design_1_util_reduced_logic_0_1.xci",
        "inst_hier_path": "util_reduced_logic_3",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_5": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "design_1_util_reduced_logic_2_1",
        "xci_path": "ip/design_1_util_reduced_logic_2_1/design_1_util_reduced_logic_2_1.xci",
        "inst_hier_path": "util_reduced_logic_5",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "xlconcat_4": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "design_1_xlconcat_0_1",
        "xci_path": "ip/design_1_xlconcat_0_1/design_1_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_4"
      },
      "xlconcat_5": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "design_1_xlconcat_1_1",
        "xci_path": "ip/design_1_xlconcat_1_1/design_1_xlconcat_1_1.xci",
        "inst_hier_path": "xlconcat_5"
      },
      "emmetcore_1": {
        "vlnv": "xilinx.com:module_ref:emmetcore:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_emmetcore_1_0",
        "xci_path": "ip/design_1_emmetcore_1_0/design_1_emmetcore_1_0.xci",
        "inst_hier_path": "emmetcore_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "emmetcore",
          "boundary_crc": "0x0"
        },
        "ports": {
          "tx_corereset_n": {
            "direction": "I"
          },
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tx_userclk": {
            "direction": "I"
          },
          "rx_userclk": {
            "direction": "I"
          },
          "gt_powergood": {
            "direction": "I"
          },
          "tx_resetdone": {
            "direction": "I"
          },
          "rx_resetdone": {
            "direction": "I"
          },
          "tx_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "tx_valid": {
            "direction": "I"
          },
          "tx_ready": {
            "direction": "O"
          },
          "tx_userdata_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "tx_header_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "tx_sequence_out": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "rx_userdata_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "rx_datavalid_in": {
            "direction": "I"
          },
          "rx_header_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rx_headervalid_in": {
            "direction": "I"
          },
          "rx_gearboxslip": {
            "direction": "O"
          },
          "rx_polarity": {
            "direction": "O"
          },
          "rx_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "rx_valid": {
            "direction": "O"
          },
          "error_flag": {
            "direction": "O"
          }
        }
      },
      "emb_fifo_gen_2": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_emb_fifo_gen_2_0",
        "xci_path": "ip/design_1_emb_fifo_gen_2_0/design_1_emb_fifo_gen_2_0.xci",
        "inst_hier_path": "emb_fifo_gen_2",
        "parameters": {
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "READ_MODE": {
            "value": "FWFT"
          },
          "WRITE_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "emb_fifo_gen_3": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_emb_fifo_gen_3_0",
        "xci_path": "ip/design_1_emb_fifo_gen_3_0/design_1_emb_fifo_gen_3_0.xci",
        "inst_hier_path": "emb_fifo_gen_3",
        "parameters": {
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "READ_MODE": {
            "value": "FWFT"
          },
          "WRITE_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "util_vector_logic_4": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_4_0",
        "xci_path": "ip/design_1_util_vector_logic_4_0/design_1_util_vector_logic_4_0.xci",
        "inst_hier_path": "util_vector_logic_4",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_5": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_5_0",
        "xci_path": "ip/design_1_util_vector_logic_5_0/design_1_util_vector_logic_5_0.xci",
        "inst_hier_path": "util_vector_logic_5",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_6": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_6_0",
        "xci_path": "ip/design_1_util_vector_logic_6_0/design_1_util_vector_logic_6_0.xci",
        "inst_hier_path": "util_vector_logic_6",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "gt_quad_base_2": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "ip_revision": "14",
        "xci_name": "design_1_gt_quad_base_2_0",
        "xci_path": "ip/design_1_gt_quad_base_2_0/design_1_gt_quad_base_2_0.xci",
        "inst_hier_path": "gt_quad_base_2",
        "parameters": {
          "APB3_CLK_FREQUENCY": {
            "value": "200.0"
          },
          "BYPASS_DRC_58G": {
            "value": "false"
          },
          "CHANNEL_ORDERING": {
            "value": "/gt_quad_base_2/TX0_GT_IP_Interface design_1_gt_bridge_ip_2_0./gt_bridge_ip_2/GT_TX0.0 /gt_quad_base_2/RX0_GT_IP_Interface design_1_gt_bridge_ip_2_0./gt_bridge_ip_2/GT_RX0.0"
          },
          "GT_TYPE": {
            "value": "GTY"
          },
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 TX0} unconnected {RX1 RX2 RX3 TX1 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "PROT0_ENABLE": {
            "value": "true"
          },
          "PROT0_GT_DIRECTION": {
            "value": "DUPLEX"
          },
          "PROT0_LR0_SETTINGS": {
            "value": [
              "RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP 00000000 RX_CC_MASK 00000000 RX_CC_K 00000000 RX_CC_DISP",
              "00000000 GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 16 TX_PLL_TYPE LCPLL",
              "TX_REFCLK_FREQUENCY 100 TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_SYNC TX_USER_DATA_WIDTH",
              "64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL",
              "250.000000 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE",
              "PRESET GTY-Aurora_64B66B RX_PAM_SEL NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Aurora_64B66B RX_LINE_RATE 16",
              "RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 100 RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_SYNC",
              "RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 250.000000 RXRECCLK_FREQ_ENABLE",
              "false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false",
              "RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false",
              "RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1",
              "RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2",
              "false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000",
              "RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2",
              "false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE",
              "RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false",
              "RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3",
              "00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false",
              "RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false",
              "PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 9.5980804 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE",
              "RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY"
            ]
          },
          "PROT0_LR10_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR11_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR12_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR13_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR14_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR15_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR1_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR2_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR3_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR4_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR5_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR6_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR7_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR8_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_LR9_SETTINGS": {
            "value": "NA NA"
          },
          "PROT0_NO_OF_LANES": {
            "value": "1"
          },
          "PROT0_RX_MASTERCLK_SRC": {
            "value": "RX0"
          },
          "PROT0_TX_MASTERCLK_SRC": {
            "value": "TX0"
          },
          "QUAD_USAGE": {
            "value": [
              "TX_QUAD_CH {TXQuad_0_/gt_quad_base_2 {/gt_quad_base_2 design_1_gt_bridge_ip_2_0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}",
              "RX_QUAD_CH {RXQuad_0_/gt_quad_base_2 {/gt_quad_base_2 design_1_gt_bridge_ip_2_0.IP_CH0,undef,undef,undef MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1}}"
            ]
          },
          "REFCLK_LIST": {
            "value": "{/CLK_IN_D_1_clk_p[0]}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_100_MHz_unique1"
          },
          "REG_CONF_INTF": {
            "value": "APB3_INTF"
          },
          "RX0_LANE_SEL": {
            "value": "PROT0"
          },
          "RX1_LANE_SEL": {
            "value": "unconnected"
          },
          "RX2_LANE_SEL": {
            "value": "unconnected"
          },
          "RX3_LANE_SEL": {
            "value": "unconnected"
          },
          "TX0_LANE_SEL": {
            "value": "PROT0"
          },
          "TX1_LANE_SEL": {
            "value": "unconnected"
          },
          "TX2_LANE_SEL": {
            "value": "unconnected"
          },
          "TX3_LANE_SEL": {
            "value": "unconnected"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "gt_bridge_ip_2": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "ip_revision": "13",
        "xci_name": "design_1_gt_bridge_ip_2_0",
        "xci_path": "ip/design_1_gt_bridge_ip_2_0/design_1_gt_bridge_ip_2_0.xci",
        "inst_hier_path": "gt_bridge_ip_2",
        "parameters": {
          "BYPASS_MODE": {
            "value": "true"
          },
          "IP_LR0_SETTINGS": {
            "value": [
              "PRESET GTY-Aurora_64B66B RX_PAM_SEL NRZ TX_PAM_SEL NRZ TX_HD_EN 0 RX_HD_EN 0 RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP",
              "true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET Aurora_64B66B GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 16 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 100",
              "TX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 TX_FRACN_ENABLED false TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING 64B66B_SYNC TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64",
              "TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXOUTCLKPMA TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 250.000000",
              "TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 16 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 100",
              "RX_ACTUAL_REFCLK_FREQUENCY 100.000000000000 RX_FRACN_ENABLED false RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING 64B66B_SYNC RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64",
              "RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXOUTCLKPMA RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 250.000000 RXRECCLK_FREQ_ENABLE false RXRECCLK_FREQ_VAL 0 INS_LOSS_NYQ 20",
              "RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false",
              "OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false",
              "RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false",
              "RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2",
              "false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false",
              "RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3",
              "00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL",
              "00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1",
              "00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false",
              "RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false",
              "RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250",
              "PCIE_USERCLK_FREQ 250 RX_JTOL_FC 9.5980804 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN",
              "DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0"
            ]
          },
          "IP_NO_OF_LANES": {
            "value": "1"
          },
          "IP_PRESET": {
            "value": "GTY-Aurora_64B66B"
          }
        }
      },
      "bufg_gt_4": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_bufg_gt_4_0",
        "xci_path": "ip/design_1_bufg_gt_4_0/design_1_bufg_gt_4_0.xci",
        "inst_hier_path": "bufg_gt_4"
      },
      "bufg_gt_5": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "ip_revision": "7",
        "xci_name": "design_1_bufg_gt_5_0",
        "xci_path": "ip/design_1_bufg_gt_5_0/design_1_bufg_gt_5_0.xci",
        "inst_hier_path": "bufg_gt_5"
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "design_1_xlconcat_2_2",
        "xci_path": "ip/design_1_xlconcat_2_2/design_1_xlconcat_2_2.xci",
        "inst_hier_path": "xlconcat_2"
      },
      "xlconcat_3": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "design_1_xlconcat_3_2",
        "xci_path": "ip/design_1_xlconcat_3_2/design_1_xlconcat_3_2.xci",
        "inst_hier_path": "xlconcat_3"
      },
      "util_reduced_logic_1": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "design_1_util_reduced_logic_1_2",
        "xci_path": "ip/design_1_util_reduced_logic_1_2/design_1_util_reduced_logic_1_2.xci",
        "inst_hier_path": "util_reduced_logic_1",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_reduced_logic_4": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "ip_revision": "5",
        "xci_name": "design_1_util_reduced_logic_4_0",
        "xci_path": "ip/design_1_util_reduced_logic_4_0/design_1_util_reduced_logic_4_0.xci",
        "inst_hier_path": "util_reduced_logic_4",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "emmetcore_2": {
        "vlnv": "xilinx.com:module_ref:emmetcore:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_emmetcore_2_0",
        "xci_path": "ip/design_1_emmetcore_2_0/design_1_emmetcore_2_0.xci",
        "inst_hier_path": "emmetcore_2",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "emmetcore",
          "boundary_crc": "0x0"
        },
        "ports": {
          "tx_corereset_n": {
            "direction": "I"
          },
          "init_clk": {
            "type": "clk",
            "direction": "I"
          },
          "tx_userclk": {
            "direction": "I"
          },
          "rx_userclk": {
            "direction": "I"
          },
          "gt_powergood": {
            "direction": "I"
          },
          "tx_resetdone": {
            "direction": "I"
          },
          "rx_resetdone": {
            "direction": "I"
          },
          "tx_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "tx_valid": {
            "direction": "I"
          },
          "tx_ready": {
            "direction": "O"
          },
          "tx_userdata_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "tx_header_out": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "tx_sequence_out": {
            "direction": "O",
            "left": "6",
            "right": "0"
          },
          "rx_userdata_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "rx_datavalid_in": {
            "direction": "I"
          },
          "rx_header_in": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "rx_headervalid_in": {
            "direction": "I"
          },
          "rx_gearboxslip": {
            "direction": "O"
          },
          "rx_polarity": {
            "direction": "O"
          },
          "rx_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "rx_valid": {
            "direction": "O"
          },
          "error_flag": {
            "direction": "O"
          }
        }
      },
      "emb_fifo_gen_4": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_emb_fifo_gen_4_0",
        "xci_path": "ip/design_1_emb_fifo_gen_4_0/design_1_emb_fifo_gen_4_0.xci",
        "inst_hier_path": "emb_fifo_gen_4",
        "parameters": {
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "READ_MODE": {
            "value": "FWFT"
          },
          "WRITE_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "emb_fifo_gen_5": {
        "vlnv": "xilinx.com:ip:emb_fifo_gen:1.0",
        "ip_revision": "4",
        "xci_name": "design_1_emb_fifo_gen_5_0",
        "xci_path": "ip/design_1_emb_fifo_gen_5_0/design_1_emb_fifo_gen_5_0.xci",
        "inst_hier_path": "emb_fifo_gen_5",
        "parameters": {
          "CLOCK_DOMAIN": {
            "value": "Independent_Clock"
          },
          "READ_MODE": {
            "value": "FWFT"
          },
          "WRITE_DATA_WIDTH": {
            "value": "64"
          }
        }
      },
      "util_vector_logic_7": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_7_0",
        "xci_path": "ip/design_1_util_vector_logic_7_0/design_1_util_vector_logic_7_0.xci",
        "inst_hier_path": "util_vector_logic_7",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_8": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_8_0",
        "xci_path": "ip/design_1_util_vector_logic_8_0/design_1_util_vector_logic_8_0.xci",
        "inst_hier_path": "util_vector_logic_8",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_9": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "design_1_util_vector_logic_9_0",
        "xci_path": "ip/design_1_util_vector_logic_9_0/design_1_util_vector_logic_9_0.xci",
        "inst_hier_path": "util_vector_logic_9",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "CLK_IN1_D_0_1": {
        "interface_ports": [
          "CLK_IN1_D_0",
          "clk_wizard_0/CLK_IN1_D"
        ]
      },
      "CLK_IN1_D_1_1": {
        "interface_ports": [
          "CLK_IN1_D_1",
          "clk_wizard_1/CLK_IN1_D"
        ]
      },
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "CLK_IN_D_0",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "CLK_IN_D_1_1": {
        "interface_ports": [
          "CLK_IN_D_1",
          "util_ds_buf_1/CLK_IN_D"
        ]
      },
      "gt_bridge_ip_0_GT_RX0": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX0",
          "gt_quad_base_0/RX2_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX0": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX0",
          "gt_quad_base_0/TX2_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_1_GT_RX0": {
        "interface_ports": [
          "gt_bridge_ip_1/GT_RX0",
          "gt_quad_base_1/RX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_1_GT_TX0": {
        "interface_ports": [
          "gt_bridge_ip_1/GT_TX0",
          "gt_quad_base_1/TX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_2_GT_RX0": {
        "interface_ports": [
          "gt_bridge_ip_2/GT_RX0",
          "gt_quad_base_2/RX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_2_GT_TX0": {
        "interface_ports": [
          "gt_bridge_ip_2/GT_TX0",
          "gt_quad_base_2/TX0_GT_IP_Interface"
        ]
      },
      "gt_quad_base_0_GT_Serial": {
        "interface_ports": [
          "GT_Serial_0",
          "gt_quad_base_0/GT_Serial"
        ]
      },
      "gt_quad_base_1_GT_Serial": {
        "interface_ports": [
          "GT_Serial_1",
          "gt_quad_base_1/GT_Serial"
        ]
      },
      "gt_quad_base_2_GT_Serial": {
        "interface_ports": [
          "GT_Serial_2",
          "gt_quad_base_2/GT_Serial"
        ]
      }
    },
    "nets": {
      "Helios_single_FPGA_0_grid_1_input_ready": {
        "ports": [
          "Helios_single_FPGA_0/grid_1_input_ready",
          "emb_fifo_gen_2/rd_en"
        ]
      },
      "Helios_single_FPGA_0_grid_1_output_data": {
        "ports": [
          "Helios_single_FPGA_0/grid_1_output_data",
          "emb_fifo_gen_3/din",
          "axis_ila_1/probe4"
        ]
      },
      "Helios_single_FPGA_0_grid_1_output_valid": {
        "ports": [
          "Helios_single_FPGA_0/grid_1_output_valid",
          "emb_fifo_gen_3/wr_en",
          "axis_ila_1/probe5"
        ]
      },
      "Helios_single_FPGA_0_grid_2_input_ready": {
        "ports": [
          "Helios_single_FPGA_0/grid_2_input_ready",
          "emb_fifo_gen_5/rd_en"
        ]
      },
      "Helios_single_FPGA_0_grid_2_output_data": {
        "ports": [
          "Helios_single_FPGA_0/grid_2_output_data",
          "emb_fifo_gen_4/din"
        ]
      },
      "Helios_single_FPGA_0_grid_2_output_valid": {
        "ports": [
          "Helios_single_FPGA_0/grid_2_output_valid",
          "emb_fifo_gen_4/wr_en"
        ]
      },
      "Helios_single_FPGA_0_parent_rx_ready": {
        "ports": [
          "Helios_single_FPGA_0/parent_rx_ready",
          "emb_fifo_gen_1/rd_en"
        ]
      },
      "axis_vio_0_probe_out0": {
        "ports": [
          "axis_vio_0/probe_out0",
          "util_vector_logic_0/Op1",
          "emmetcore_0/tx_corereset_n",
          "emmetcore_1/tx_corereset_n",
          "emmetcore_2/tx_corereset_n"
        ]
      },
      "axis_vio_1_probe_out0": {
        "ports": [
          "axis_vio_1/probe_out0",
          "Helios_single_FPGA_0/input_data"
        ]
      },
      "axis_vio_1_probe_out1": {
        "ports": [
          "axis_vio_1/probe_out1",
          "Helios_single_FPGA_0/input_valid"
        ]
      },
      "axis_vio_1_probe_out2": {
        "ports": [
          "axis_vio_1/probe_out2",
          "Helios_single_FPGA_0/output_ready"
        ]
      },
      "bufg_gt_0_usrclk": {
        "ports": [
          "bufg_gt_0/usrclk",
          "gt_bridge_ip_0/gt_txusrclk",
          "gt_quad_base_0/ch0_txusrclk",
          "gt_quad_base_0/ch3_txusrclk",
          "gt_quad_base_0/ch1_txusrclk",
          "gt_quad_base_0/ch2_txusrclk",
          "emb_fifo_gen_0/rd_clk",
          "emmetcore_0/tx_userclk"
        ]
      },
      "bufg_gt_1_usrclk": {
        "ports": [
          "bufg_gt_1/usrclk",
          "gt_bridge_ip_0/gt_rxusrclk",
          "gt_quad_base_0/ch3_rxusrclk",
          "gt_quad_base_0/ch0_rxusrclk",
          "gt_quad_base_0/ch2_rxusrclk",
          "gt_quad_base_0/ch1_rxusrclk",
          "emb_fifo_gen_1/wr_clk",
          "emmetcore_0/rx_userclk"
        ]
      },
      "bufg_gt_2_usrclk": {
        "ports": [
          "bufg_gt_2/usrclk",
          "gt_quad_base_1/ch0_txusrclk",
          "gt_quad_base_1/ch1_txusrclk",
          "gt_quad_base_1/ch2_txusrclk",
          "gt_quad_base_1/ch3_txusrclk",
          "gt_bridge_ip_1/gt_txusrclk",
          "emb_fifo_gen_3/rd_clk",
          "axis_ila_0/clk",
          "emmetcore_1/tx_userclk"
        ]
      },
      "bufg_gt_3_usrclk": {
        "ports": [
          "bufg_gt_3/usrclk",
          "gt_quad_base_1/ch0_rxusrclk",
          "gt_quad_base_1/ch1_rxusrclk",
          "gt_quad_base_1/ch2_rxusrclk",
          "gt_quad_base_1/ch3_rxusrclk",
          "gt_bridge_ip_1/gt_rxusrclk",
          "emb_fifo_gen_2/wr_clk",
          "emmetcore_1/rx_userclk"
        ]
      },
      "bufg_gt_4_usrclk": {
        "ports": [
          "bufg_gt_4/usrclk",
          "gt_bridge_ip_2/gt_txusrclk",
          "gt_quad_base_2/ch0_txusrclk",
          "gt_quad_base_2/ch1_txusrclk",
          "gt_quad_base_2/ch2_txusrclk",
          "gt_quad_base_2/ch3_txusrclk",
          "emb_fifo_gen_4/rd_clk",
          "emmetcore_2/tx_userclk"
        ]
      },
      "bufg_gt_5_usrclk": {
        "ports": [
          "bufg_gt_5/usrclk",
          "gt_bridge_ip_2/gt_rxusrclk",
          "gt_quad_base_2/ch0_rxusrclk",
          "gt_quad_base_2/ch1_rxusrclk",
          "gt_quad_base_2/ch2_rxusrclk",
          "gt_quad_base_2/ch3_rxusrclk",
          "emb_fifo_gen_5/wr_clk",
          "emmetcore_2/rx_userclk"
        ]
      },
      "clk_wizard_0_clk_out1": {
        "ports": [
          "clk_wizard_0/clk_out1",
          "gt_quad_base_0/apb3clk",
          "gt_bridge_ip_0/apb3clk",
          "gt_quad_base_0/altclk",
          "gt_quad_base_1/altclk",
          "gt_quad_base_1/apb3clk",
          "gt_bridge_ip_1/apb3clk",
          "gt_bridge_ip_2/apb3clk",
          "gt_quad_base_2/altclk",
          "gt_quad_base_2/apb3clk",
          "emmetcore_0/init_clk",
          "emmetcore_1/init_clk",
          "emmetcore_2/init_clk"
        ]
      },
      "clk_wizard_1_clk_out1": {
        "ports": [
          "clk_wizard_1/clk_out1",
          "emb_fifo_gen_0/wr_clk",
          "axis_vio_0/clk",
          "emb_fifo_gen_1/rd_clk",
          "axis_vio_1/clk",
          "axis_ila_1/clk",
          "emb_fifo_gen_3/wr_clk",
          "emb_fifo_gen_2/rd_clk",
          "emb_fifo_gen_4/wr_clk",
          "emb_fifo_gen_5/rd_clk",
          "Helios_single_FPGA_0/clk"
        ]
      },
      "emb_fifo_gen_0_dout": {
        "ports": [
          "emb_fifo_gen_0/dout",
          "axis_ila_0/probe3",
          "emmetcore_0/tx_data"
        ]
      },
      "emb_fifo_gen_0_empty": {
        "ports": [
          "emb_fifo_gen_0/empty",
          "util_vector_logic_1/Op1"
        ]
      },
      "emb_fifo_gen_0_full": {
        "ports": [
          "emb_fifo_gen_0/full",
          "util_vector_logic_3/Op1"
        ]
      },
      "emb_fifo_gen_1_dout": {
        "ports": [
          "emb_fifo_gen_1/dout",
          "axis_ila_1/probe0",
          "Helios_single_FPGA_0/parent_rx_data"
        ]
      },
      "emb_fifo_gen_1_empty": {
        "ports": [
          "emb_fifo_gen_1/empty",
          "util_vector_logic_2/Op1"
        ]
      },
      "emb_fifo_gen_2_dout": {
        "ports": [
          "emb_fifo_gen_2/dout",
          "Helios_single_FPGA_0/grid_1_input_data"
        ]
      },
      "emb_fifo_gen_2_empty": {
        "ports": [
          "emb_fifo_gen_2/empty",
          "util_vector_logic_6/Op1"
        ]
      },
      "emb_fifo_gen_3_dout": {
        "ports": [
          "emb_fifo_gen_3/dout",
          "emmetcore_1/tx_data"
        ]
      },
      "emb_fifo_gen_3_empty": {
        "ports": [
          "emb_fifo_gen_3/empty",
          "util_vector_logic_4/Op1"
        ]
      },
      "emb_fifo_gen_3_full": {
        "ports": [
          "emb_fifo_gen_3/full",
          "util_vector_logic_5/Op1"
        ]
      },
      "emb_fifo_gen_4_dout": {
        "ports": [
          "emb_fifo_gen_4/dout",
          "emmetcore_2/tx_data"
        ]
      },
      "emb_fifo_gen_4_empty": {
        "ports": [
          "emb_fifo_gen_4/empty",
          "util_vector_logic_8/Op1"
        ]
      },
      "emb_fifo_gen_4_full": {
        "ports": [
          "emb_fifo_gen_4/full",
          "util_vector_logic_7/Op1"
        ]
      },
      "emb_fifo_gen_5_dout": {
        "ports": [
          "emb_fifo_gen_5/dout",
          "Helios_single_FPGA_0/grid_2_input_data",
          "axis_ila_1/probe6"
        ]
      },
      "emb_fifo_gen_5_empty": {
        "ports": [
          "emb_fifo_gen_5/empty",
          "util_vector_logic_9/Op1"
        ]
      },
      "emmetcore_0_error_flag": {
        "ports": [
          "emmetcore_0/error_flag",
          "axis_ila_0/probe2"
        ]
      },
      "emmetcore_0_rx_data": {
        "ports": [
          "emmetcore_0/rx_data",
          "axis_ila_0/probe14",
          "emb_fifo_gen_1/din"
        ]
      },
      "emmetcore_0_rx_gearboxslip": {
        "ports": [
          "emmetcore_0/rx_gearboxslip",
          "gt_bridge_ip_0/ch0_rxgearboxslip_ext",
          "axis_ila_0/probe8"
        ]
      },
      "emmetcore_0_rx_polarity": {
        "ports": [
          "emmetcore_0/rx_polarity",
          "gt_bridge_ip_0/ch0_rxpolarity_ext",
          "axis_ila_0/probe1"
        ]
      },
      "emmetcore_0_rx_valid": {
        "ports": [
          "emmetcore_0/rx_valid",
          "emb_fifo_gen_1/wr_en"
        ]
      },
      "emmetcore_0_tx_header_out": {
        "ports": [
          "emmetcore_0/tx_header_out",
          "gt_bridge_ip_0/ch0_txheader_ext"
        ]
      },
      "emmetcore_0_tx_ready": {
        "ports": [
          "emmetcore_0/tx_ready",
          "emb_fifo_gen_0/rd_en"
        ]
      },
      "emmetcore_0_tx_sequence_out": {
        "ports": [
          "emmetcore_0/tx_sequence_out",
          "gt_bridge_ip_0/ch0_txsequence_ext"
        ]
      },
      "emmetcore_0_tx_userdata_out": {
        "ports": [
          "emmetcore_0/tx_userdata_out",
          "gt_bridge_ip_0/ch0_txdata_ext"
        ]
      },
      "emmetcore_1_rx_data": {
        "ports": [
          "emmetcore_1/rx_data",
          "emb_fifo_gen_2/din"
        ]
      },
      "emmetcore_1_rx_gearboxslip": {
        "ports": [
          "emmetcore_1/rx_gearboxslip",
          "gt_bridge_ip_1/ch0_rxgearboxslip_ext"
        ]
      },
      "emmetcore_1_rx_polarity": {
        "ports": [
          "emmetcore_1/rx_polarity",
          "gt_bridge_ip_1/ch0_rxpolarity_ext"
        ]
      },
      "emmetcore_1_rx_valid": {
        "ports": [
          "emmetcore_1/rx_valid",
          "emb_fifo_gen_2/wr_en"
        ]
      },
      "emmetcore_1_tx_header_out": {
        "ports": [
          "emmetcore_1/tx_header_out",
          "gt_bridge_ip_1/ch0_txheader_ext",
          "axis_ila_0/probe11"
        ]
      },
      "emmetcore_1_tx_ready": {
        "ports": [
          "emmetcore_1/tx_ready",
          "emb_fifo_gen_3/rd_en",
          "axis_ila_0/probe9"
        ]
      },
      "emmetcore_1_tx_sequence_out": {
        "ports": [
          "emmetcore_1/tx_sequence_out",
          "gt_bridge_ip_1/ch0_txsequence_ext",
          "axis_ila_0/probe12"
        ]
      },
      "emmetcore_1_tx_userdata_out": {
        "ports": [
          "emmetcore_1/tx_userdata_out",
          "gt_bridge_ip_1/ch0_txdata_ext",
          "axis_ila_0/probe10"
        ]
      },
      "emmetcore_2_rx_data": {
        "ports": [
          "emmetcore_2/rx_data",
          "emb_fifo_gen_5/din"
        ]
      },
      "emmetcore_2_rx_gearboxslip": {
        "ports": [
          "emmetcore_2/rx_gearboxslip",
          "gt_bridge_ip_2/ch0_rxgearboxslip_ext"
        ]
      },
      "emmetcore_2_rx_polarity": {
        "ports": [
          "emmetcore_2/rx_polarity",
          "gt_bridge_ip_2/ch0_rxpolarity_ext"
        ]
      },
      "emmetcore_2_rx_valid": {
        "ports": [
          "emmetcore_2/rx_valid",
          "emb_fifo_gen_5/wr_en"
        ]
      },
      "emmetcore_2_tx_header_out": {
        "ports": [
          "emmetcore_2/tx_header_out",
          "gt_bridge_ip_2/ch0_txheader_ext",
          "axis_ila_0/probe6"
        ]
      },
      "emmetcore_2_tx_ready": {
        "ports": [
          "emmetcore_2/tx_ready",
          "emb_fifo_gen_4/rd_en",
          "axis_ila_0/probe0"
        ]
      },
      "emmetcore_2_tx_sequence_out": {
        "ports": [
          "emmetcore_2/tx_sequence_out",
          "gt_bridge_ip_2/ch0_txsequence_ext",
          "axis_ila_0/probe7"
        ]
      },
      "emmetcore_2_tx_userdata_out": {
        "ports": [
          "emmetcore_2/tx_userdata_out",
          "gt_bridge_ip_2/ch0_txdata_ext",
          "axis_ila_0/probe5"
        ]
      },
      "gt_bridge_ip_0_ch0_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch0_rxdata_ext",
          "emmetcore_0/rx_userdata_in"
        ]
      },
      "gt_bridge_ip_0_ch0_rxdatavalid_ext": {
        "ports": [
          "gt_bridge_ip_0/ch0_rxdatavalid_ext",
          "emmetcore_0/rx_datavalid_in"
        ]
      },
      "gt_bridge_ip_0_ch0_rxheadervalid_ext": {
        "ports": [
          "gt_bridge_ip_0/ch0_rxheadervalid_ext",
          "axis_ila_0/probe13",
          "emmetcore_0/rx_headervalid_in"
        ]
      },
      "gt_bridge_ip_0_gt_ilo_reset": {
        "ports": [
          "gt_bridge_ip_0/gt_ilo_reset",
          "gt_quad_base_0/ch0_iloreset",
          "gt_quad_base_0/ch1_iloreset",
          "gt_quad_base_0/ch2_iloreset",
          "gt_quad_base_0/ch3_iloreset"
        ]
      },
      "gt_bridge_ip_0_gt_pll_reset": {
        "ports": [
          "gt_bridge_ip_0/gt_pll_reset",
          "gt_quad_base_0/hsclk0_lcpllreset",
          "gt_quad_base_0/hsclk0_rpllreset",
          "gt_quad_base_0/hsclk1_lcpllreset",
          "gt_quad_base_0/hsclk1_rpllreset"
        ]
      },
      "gt_bridge_ip_0_pcie_rstb": {
        "ports": [
          "gt_bridge_ip_0/pcie_rstb",
          "gt_quad_base_0/ch0_pcierstb",
          "gt_quad_base_0/ch1_pcierstb",
          "gt_quad_base_0/ch2_pcierstb",
          "gt_quad_base_0/ch3_pcierstb"
        ]
      },
      "gt_bridge_ip_0_rx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_0/rx_resetdone_out",
          "emmetcore_0/rx_resetdone"
        ]
      },
      "gt_bridge_ip_0_tx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_0/tx_resetdone_out",
          "emmetcore_0/tx_resetdone"
        ]
      },
      "gt_bridge_ip_1_ch0_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_1/ch0_rxdata_ext",
          "emmetcore_1/rx_userdata_in"
        ]
      },
      "gt_bridge_ip_1_ch0_rxdatavalid_ext": {
        "ports": [
          "gt_bridge_ip_1/ch0_rxdatavalid_ext",
          "emmetcore_1/rx_datavalid_in"
        ]
      },
      "gt_bridge_ip_1_ch0_rxheader_ext": {
        "ports": [
          "gt_bridge_ip_1/ch0_rxheader_ext",
          "emmetcore_1/rx_header_in"
        ]
      },
      "gt_bridge_ip_1_ch0_rxheadervalid_ext": {
        "ports": [
          "gt_bridge_ip_1/ch0_rxheadervalid_ext",
          "emmetcore_1/rx_headervalid_in"
        ]
      },
      "gt_bridge_ip_1_gt_ilo_reset": {
        "ports": [
          "gt_bridge_ip_1/gt_ilo_reset",
          "gt_quad_base_1/ch0_iloreset",
          "gt_quad_base_1/ch1_iloreset",
          "gt_quad_base_1/ch2_iloreset",
          "gt_quad_base_1/ch3_iloreset"
        ]
      },
      "gt_bridge_ip_1_gt_pll_reset": {
        "ports": [
          "gt_bridge_ip_1/gt_pll_reset",
          "gt_quad_base_1/hsclk0_lcpllreset",
          "gt_quad_base_1/hsclk0_rpllreset",
          "gt_quad_base_1/hsclk1_lcpllreset",
          "gt_quad_base_1/hsclk1_rpllreset"
        ]
      },
      "gt_bridge_ip_1_pcie_rstb": {
        "ports": [
          "gt_bridge_ip_1/pcie_rstb",
          "gt_quad_base_1/ch0_pcierstb",
          "gt_quad_base_1/ch1_pcierstb",
          "gt_quad_base_1/ch2_pcierstb",
          "gt_quad_base_1/ch3_pcierstb"
        ]
      },
      "gt_bridge_ip_1_rx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_1/rx_resetdone_out",
          "emmetcore_1/rx_resetdone"
        ]
      },
      "gt_bridge_ip_1_tx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_1/tx_resetdone_out",
          "emmetcore_1/tx_resetdone"
        ]
      },
      "gt_bridge_ip_2_ch0_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_2/ch0_rxdata_ext",
          "emmetcore_2/rx_userdata_in"
        ]
      },
      "gt_bridge_ip_2_ch0_rxdatavalid_ext": {
        "ports": [
          "gt_bridge_ip_2/ch0_rxdatavalid_ext",
          "emmetcore_2/rx_datavalid_in"
        ]
      },
      "gt_bridge_ip_2_ch0_rxheader_ext": {
        "ports": [
          "gt_bridge_ip_2/ch0_rxheader_ext",
          "emmetcore_2/rx_header_in"
        ]
      },
      "gt_bridge_ip_2_ch0_rxheadervalid_ext": {
        "ports": [
          "gt_bridge_ip_2/ch0_rxheadervalid_ext",
          "emmetcore_2/rx_headervalid_in"
        ]
      },
      "gt_bridge_ip_2_gt_ilo_reset": {
        "ports": [
          "gt_bridge_ip_2/gt_ilo_reset",
          "gt_quad_base_2/ch0_iloreset",
          "gt_quad_base_2/ch1_iloreset",
          "gt_quad_base_2/ch2_iloreset",
          "gt_quad_base_2/ch3_iloreset"
        ]
      },
      "gt_bridge_ip_2_gt_pll_reset": {
        "ports": [
          "gt_bridge_ip_2/gt_pll_reset",
          "gt_quad_base_2/hsclk0_lcpllreset",
          "gt_quad_base_2/hsclk0_rpllreset",
          "gt_quad_base_2/hsclk1_lcpllreset",
          "gt_quad_base_2/hsclk1_rpllreset"
        ]
      },
      "gt_bridge_ip_2_pcie_rstb": {
        "ports": [
          "gt_bridge_ip_2/pcie_rstb",
          "gt_quad_base_2/ch0_pcierstb",
          "gt_quad_base_2/ch1_pcierstb",
          "gt_quad_base_2/ch2_pcierstb",
          "gt_quad_base_2/ch3_pcierstb"
        ]
      },
      "gt_bridge_ip_2_rx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_2/rx_resetdone_out",
          "emmetcore_2/rx_resetdone"
        ]
      },
      "gt_bridge_ip_2_tx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_2/tx_resetdone_out",
          "emmetcore_2/tx_resetdone"
        ]
      },
      "gt_quad_base_0_ch2_iloresetdone": {
        "ports": [
          "gt_quad_base_0/ch2_iloresetdone",
          "gt_bridge_ip_0/ilo_resetdone"
        ]
      },
      "gt_quad_base_0_ch2_phystatus": {
        "ports": [
          "gt_quad_base_0/ch2_phystatus",
          "gt_bridge_ip_0/ch_phystatus_in"
        ]
      },
      "gt_quad_base_0_ch2_rxoutclk": {
        "ports": [
          "gt_quad_base_0/ch2_rxoutclk",
          "bufg_gt_1/outclk"
        ]
      },
      "gt_quad_base_0_ch2_txoutclk": {
        "ports": [
          "gt_quad_base_0/ch2_txoutclk",
          "bufg_gt_0/outclk"
        ]
      },
      "gt_quad_base_0_gtpowergood": {
        "ports": [
          "gt_quad_base_0/gtpowergood",
          "gt_bridge_ip_0/gtpowergood",
          "emmetcore_0/gt_powergood"
        ]
      },
      "gt_quad_base_0_hsclk0_lcplllock": {
        "ports": [
          "gt_quad_base_0/hsclk0_lcplllock",
          "xlconcat_0/In0"
        ]
      },
      "gt_quad_base_0_hsclk0_rplllock": {
        "ports": [
          "gt_quad_base_0/hsclk0_rplllock",
          "xlconcat_1/In0"
        ]
      },
      "gt_quad_base_0_hsclk1_lcplllock": {
        "ports": [
          "gt_quad_base_0/hsclk1_lcplllock",
          "xlconcat_0/In1"
        ]
      },
      "gt_quad_base_0_hsclk1_rplllock": {
        "ports": [
          "gt_quad_base_0/hsclk1_rplllock",
          "xlconcat_1/In1"
        ]
      },
      "gt_quad_base_1_ch0_iloresetdone": {
        "ports": [
          "gt_quad_base_1/ch0_iloresetdone",
          "gt_bridge_ip_1/ilo_resetdone"
        ]
      },
      "gt_quad_base_1_ch0_phystatus": {
        "ports": [
          "gt_quad_base_1/ch0_phystatus",
          "gt_bridge_ip_1/ch_phystatus_in"
        ]
      },
      "gt_quad_base_1_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_1/ch0_rxoutclk",
          "bufg_gt_3/outclk"
        ]
      },
      "gt_quad_base_1_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_1/ch0_txoutclk",
          "bufg_gt_2/outclk"
        ]
      },
      "gt_quad_base_1_gtpowergood": {
        "ports": [
          "gt_quad_base_1/gtpowergood",
          "gt_bridge_ip_1/gtpowergood",
          "emmetcore_1/gt_powergood"
        ]
      },
      "gt_quad_base_1_hsclk0_lcplllock": {
        "ports": [
          "gt_quad_base_1/hsclk0_lcplllock",
          "xlconcat_4/In0"
        ]
      },
      "gt_quad_base_1_hsclk0_rplllock": {
        "ports": [
          "gt_quad_base_1/hsclk0_rplllock",
          "xlconcat_5/In0"
        ]
      },
      "gt_quad_base_1_hsclk1_lcplllock": {
        "ports": [
          "gt_quad_base_1/hsclk1_lcplllock",
          "xlconcat_4/In1"
        ]
      },
      "gt_quad_base_1_hsclk1_rplllock": {
        "ports": [
          "gt_quad_base_1/hsclk1_rplllock",
          "xlconcat_5/In1"
        ]
      },
      "gt_quad_base_2_ch0_iloresetdone": {
        "ports": [
          "gt_quad_base_2/ch0_iloresetdone",
          "gt_bridge_ip_2/ilo_resetdone"
        ]
      },
      "gt_quad_base_2_ch0_phystatus": {
        "ports": [
          "gt_quad_base_2/ch0_phystatus",
          "gt_bridge_ip_2/ch_phystatus_in"
        ]
      },
      "gt_quad_base_2_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base_2/ch0_rxoutclk",
          "bufg_gt_5/outclk"
        ]
      },
      "gt_quad_base_2_ch0_txoutclk": {
        "ports": [
          "gt_quad_base_2/ch0_txoutclk",
          "bufg_gt_4/outclk"
        ]
      },
      "gt_quad_base_2_gtpowergood": {
        "ports": [
          "gt_quad_base_2/gtpowergood",
          "gt_bridge_ip_2/gtpowergood",
          "emmetcore_2/gt_powergood"
        ]
      },
      "gt_quad_base_2_hsclk0_lcplllock": {
        "ports": [
          "gt_quad_base_2/hsclk0_lcplllock",
          "xlconcat_2/In0"
        ]
      },
      "gt_quad_base_2_hsclk0_rplllock": {
        "ports": [
          "gt_quad_base_2/hsclk0_rplllock",
          "xlconcat_3/In0"
        ]
      },
      "gt_quad_base_2_hsclk1_lcplllock": {
        "ports": [
          "gt_quad_base_2/hsclk1_lcplllock",
          "xlconcat_2/In1"
        ]
      },
      "gt_quad_base_2_hsclk1_rplllock": {
        "ports": [
          "gt_quad_base_2/hsclk1_rplllock",
          "xlconcat_3/In1"
        ]
      },
      "inverter_0_rx_header_out": {
        "ports": [
          "gt_bridge_ip_0/ch0_rxheader_ext",
          "emmetcore_0/rx_header_in"
        ]
      },
      "root_hub_core_0_rx_0_rd_en": {
        "ports": [
          "Helios_single_FPGA_0/output_valid",
          "axis_vio_1/probe_in2"
        ]
      },
      "root_hub_core_0_tx_0_dout": {
        "ports": [
          "Helios_single_FPGA_0/output_data",
          "axis_vio_1/probe_in0"
        ]
      },
      "root_hub_core_0_tx_0_wr_en": {
        "ports": [
          "Helios_single_FPGA_0/input_ready",
          "axis_vio_1/probe_in1"
        ]
      },
      "root_hub_core_0_tx_1_dout": {
        "ports": [
          "Helios_single_FPGA_0/parent_tx_data",
          "emb_fifo_gen_0/din",
          "axis_ila_1/probe2"
        ]
      },
      "root_hub_core_0_tx_1_wr_en": {
        "ports": [
          "Helios_single_FPGA_0/parent_tx_valid",
          "emb_fifo_gen_0/wr_en",
          "axis_ila_1/probe3"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "gt_quad_base_0/GT_REFCLK0"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "gt_quad_base_1/GT_REFCLK0",
          "gt_quad_base_2/GT_REFCLK0"
        ]
      },
      "util_reduced_logic_0_Res": {
        "ports": [
          "util_reduced_logic_0/Res",
          "gt_bridge_ip_0/gt_lcpll_lock"
        ]
      },
      "util_reduced_logic_1_Res": {
        "ports": [
          "util_reduced_logic_1/Res",
          "gt_bridge_ip_2/gt_lcpll_lock"
        ]
      },
      "util_reduced_logic_2_Res": {
        "ports": [
          "util_reduced_logic_2/Res",
          "gt_bridge_ip_0/gt_rpll_lock"
        ]
      },
      "util_reduced_logic_3_Res": {
        "ports": [
          "util_reduced_logic_3/Res",
          "gt_bridge_ip_1/gt_rpll_lock"
        ]
      },
      "util_reduced_logic_4_Res": {
        "ports": [
          "util_reduced_logic_4/Res",
          "gt_bridge_ip_2/gt_rpll_lock"
        ]
      },
      "util_reduced_logic_5_Res": {
        "ports": [
          "util_reduced_logic_5/Res",
          "gt_bridge_ip_1/gt_lcpll_lock"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "Helios_single_FPGA_0/reset"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "axis_ila_0/probe4",
          "emmetcore_0/tx_valid"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "axis_ila_1/probe1",
          "Helios_single_FPGA_0/parent_rx_valid"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "Helios_single_FPGA_0/parent_tx_ready"
        ]
      },
      "util_vector_logic_4_Res": {
        "ports": [
          "util_vector_logic_4/Res",
          "emmetcore_1/tx_valid"
        ]
      },
      "util_vector_logic_5_Res": {
        "ports": [
          "util_vector_logic_5/Res",
          "Helios_single_FPGA_0/grid_1_output_ready"
        ]
      },
      "util_vector_logic_6_Res": {
        "ports": [
          "util_vector_logic_6/Res",
          "Helios_single_FPGA_0/grid_1_input_valid",
          "axis_ila_1/probe7"
        ]
      },
      "util_vector_logic_7_Res": {
        "ports": [
          "util_vector_logic_7/Res",
          "Helios_single_FPGA_0/grid_2_output_ready"
        ]
      },
      "util_vector_logic_8_Res": {
        "ports": [
          "util_vector_logic_8/Res",
          "emmetcore_2/tx_valid"
        ]
      },
      "util_vector_logic_9_Res": {
        "ports": [
          "util_vector_logic_9/Res",
          "Helios_single_FPGA_0/grid_2_input_valid"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "util_reduced_logic_0/Op1"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "util_reduced_logic_2/Op1"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "util_reduced_logic_1/Op1"
        ]
      },
      "xlconcat_3_dout": {
        "ports": [
          "xlconcat_3/dout",
          "util_reduced_logic_4/Op1"
        ]
      },
      "xlconcat_4_dout": {
        "ports": [
          "xlconcat_4/dout",
          "util_reduced_logic_5/Op1"
        ]
      },
      "xlconcat_5_dout": {
        "ports": [
          "xlconcat_5/dout",
          "util_reduced_logic_3/Op1"
        ]
      }
    }
  }
}