// Seed: 862038429
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_9 - id_9;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    output wor id_4,
    input tri id_5,
    output tri id_6,
    input uwire id_7,
    input tri id_8,
    output wor id_9,
    input wor id_10,
    output supply0 id_11
);
  wire id_13;
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  wire id_14;
endmodule
