// Seed: 803112909
module module_0;
  final id_1 <= {id_1 ^ id_1{id_1}};
  id_2(
      .id_0()
  );
  bit id_3;
  assign {id_3} = id_1;
  assign module_2.id_16 = 0;
  assign id_1 = 1'd0;
  supply0 id_4 = -1 - -1'h0;
  assign id_3 = 1 & id_4;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  wire id_2;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  id_3(
      id_2
  );
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input uwire id_1,
    input tri id_2,
    id_11,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    output wor id_8,
    input wor id_9
);
  wire id_12, id_13;
  assign id_0 = 1;
  assign id_8 = !id_3;
  wire id_14;
  logic [7:0][1] id_15, id_16 = -1;
  wire id_17;
  wire id_18;
  module_0 modCall_1 ();
endmodule
