{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765998716770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765998716770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 17 11:11:56 2025 " "Processing started: Wed Dec 17 11:11:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765998716770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998716770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_Single_Cycle -c ARM_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_Single_Cycle -c ARM_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998716770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1765998717001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1765998717001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code_checker.sv 1 1 " "Found 1 design units, including 1 entities, in source file code_checker.sv" { { "Info" "ISGN_ENTITY_NAME" "1 code_checker " "Found entity 1: code_checker" {  } { { "code_checker.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/code_checker.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723487 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Condition_Code_Register.sv(7) " "Verilog HDL information at Condition_Code_Register.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "Condition_Code_Register.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Condition_Code_Register.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1765998723488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_code_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file condition_code_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Condition_Code_Register " "Found entity 1: Condition_Code_Register" {  } { { "Condition_Code_Register.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Condition_Code_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/RegFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/SignExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_32 " "Found entity 1: MUX_32" {  } { { "MUX_32.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/MUX_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/MUX_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Counter " "Found entity 1: Program_Counter" {  } { { "Program_Counter.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Program_Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Found entity 1: Instruction_Fetch" {  } { { "Instruction_Fetch.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decode " "Found entity 1: Instruction_Decode" {  } { { "Instruction_Decode.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765998723499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998723499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765998723545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "top.sv" "dp" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch datapath:dp\|Instruction_Fetch:IF " "Elaborating entity \"Instruction_Fetch\" for hierarchy \"datapath:dp\|Instruction_Fetch:IF\"" {  } { { "datapath.sv" "IF" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/datapath.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Counter datapath:dp\|Instruction_Fetch:IF\|Program_Counter:pc_reg " "Elaborating entity \"Program_Counter\" for hierarchy \"datapath:dp\|Instruction_Fetch:IF\|Program_Counter:pc_reg\"" {  } { { "Instruction_Fetch.sv" "pc_reg" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Fetch.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder datapath:dp\|Instruction_Fetch:IF\|Adder:pc_adder " "Elaborating entity \"Adder\" for hierarchy \"datapath:dp\|Instruction_Fetch:IF\|Adder:pc_adder\"" {  } { { "Instruction_Fetch.sv" "pc_adder" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Fetch.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_32 datapath:dp\|Instruction_Fetch:IF\|MUX_32:pc_mux " "Elaborating entity \"MUX_32\" for hierarchy \"datapath:dp\|Instruction_Fetch:IF\|MUX_32:pc_mux\"" {  } { { "Instruction_Fetch.sv" "pc_mux" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Fetch.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem datapath:dp\|Instruction_Fetch:IF\|imem:pc_imem " "Elaborating entity \"imem\" for hierarchy \"datapath:dp\|Instruction_Fetch:IF\|imem:pc_imem\"" {  } { { "Instruction_Fetch.sv" "pc_imem" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Fetch.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723551 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "17 0 63 imem.sv(9) " "Verilog HDL warning at imem.sv(9): number of words (17) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "imem.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/imem.sv" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1765998723552 "|top|datapath:dp|Instruction_Fetch:IF|imem:pc_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAMMem.data_a 0 imem.sv(3) " "Net \"RAMMem.data_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765998723553 "|top|datapath:dp|Instruction_Fetch:IF|imem:pc_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAMMem.waddr_a 0 imem.sv(3) " "Net \"RAMMem.waddr_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765998723554 "|top|datapath:dp|Instruction_Fetch:IF|imem:pc_imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAMMem.we_a 0 imem.sv(3) " "Net \"RAMMem.we_a\" at imem.sv(3) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/imem.sv" 3 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1765998723554 "|top|datapath:dp|Instruction_Fetch:IF|imem:pc_imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decode datapath:dp\|Instruction_Decode:ID " "Elaborating entity \"Instruction_Decode\" for hierarchy \"datapath:dp\|Instruction_Decode:ID\"" {  } { { "datapath.sv" "ID" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/datapath.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4 datapath:dp\|Instruction_Decode:ID\|MUX_4:mux_ra1 " "Elaborating entity \"MUX_4\" for hierarchy \"datapath:dp\|Instruction_Decode:ID\|MUX_4:mux_ra1\"" {  } { { "Instruction_Decode.sv" "mux_ra1" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Decode.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend datapath:dp\|Instruction_Decode:ID\|SignExtend:ext " "Elaborating entity \"SignExtend\" for hierarchy \"datapath:dp\|Instruction_Decode:ID\|SignExtend:ext\"" {  } { { "Instruction_Decode.sv" "ext" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Decode.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile datapath:dp\|Instruction_Decode:ID\|RegFile:rf " "Elaborating entity \"RegFile\" for hierarchy \"datapath:dp\|Instruction_Decode:ID\|RegFile:rf\"" {  } { { "Instruction_Decode.sv" "rf" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Instruction_Decode.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dp\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"datapath:dp\|ALU:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/datapath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Code_Register datapath:dp\|Condition_Code_Register:ccr " "Elaborating entity \"Condition_Code_Register\" for hierarchy \"datapath:dp\|Condition_Code_Register:ccr\"" {  } { { "datapath.sv" "ccr" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/datapath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory datapath:dp\|DataMemory:dmem " "Elaborating entity \"DataMemory\" for hierarchy \"datapath:dp\|DataMemory:dmem\"" {  } { { "datapath.sv" "dmem" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/datapath.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:ctrl " "Elaborating entity \"Controller\" for hierarchy \"Controller:ctrl\"" {  } { { "top.sv" "ctrl" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/top.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sbit Controller.sv(23) " "Verilog HDL or VHDL warning at Controller.sv(23): object \"Sbit\" assigned a value but never read" {  } { { "Controller.sv" "" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Controller.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765998723572 "|top|Controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "code_checker Controller:ctrl\|code_checker:cc " "Elaborating entity \"code_checker\" for hierarchy \"Controller:ctrl\|code_checker:cc\"" {  } { { "Controller.sv" "cc" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/Controller.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998723572 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|Instruction_Decode:ID\|RegFile:rf\|regfile " "RAM logic \"datapath:dp\|Instruction_Decode:ID\|RegFile:rf\|regfile\" is uninferred due to asynchronous read logic" {  } { { "RegFile.sv" "regfile" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/RegFile.sv" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765998723782 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|DataMemory:dmem\|DataMem " "RAM logic \"datapath:dp\|DataMemory:dmem\|DataMem\" is uninferred due to asynchronous read logic" {  } { { "DataMemory.sv" "DataMem" { Text "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/DataMemory.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1765998723782 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1765998723782 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/db/ARM_Single_Cycle.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/db/ARM_Single_Cycle.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1765998723784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765998725397 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1765998727032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/ARM_Single_Cycle.map.smsg " "Generated suppressed messages file C:/Users/rwbrockhoff/Downloads/443/Final/ARM_Single_Cycle-1_restored/ARM_Single_Cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998727132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765998727423 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765998727423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5292 " "Implemented 5292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765998727633 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765998727633 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5193 " "Implemented 5193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765998727633 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765998727633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765998727673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 17 11:12:07 2025 " "Processing ended: Wed Dec 17 11:12:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765998727673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765998727673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765998727673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765998727673 ""}
