<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_ent.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="VGA_ent.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="VGA_ent.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VGA_ent.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="VGA_ent.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VGA_ent.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_ent.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VGA_ent.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="VGA_ent.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VGA_ent.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="VGA_ent.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="VGA_ent.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="VGA_ent.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_ent.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="VGA_ent.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_ent.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VGA_ent.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="VGA_ent.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="VGA_ent.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="VGA_ent.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="VGA_ent.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="VGA_ent.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VGA_ent.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_ent_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_ent_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_ent_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="VGA_ent_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="VGA_ent_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="VGA_ent_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_ent_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_ent_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="VGA_ent_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="VGA_ent_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_ent_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VGA_ent_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="VGA_ent_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="VGA_ent_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_ent_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VGA_ent_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1510841911" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1510841911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510841911" xil_pn:in_ck="5776405171649407224" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1510841911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA.vhd"/>
      <outfile xil_pn:name="hsync_ent.vhd"/>
      <outfile xil_pn:name="pixel_gen.vhd"/>
      <outfile xil_pn:name="rgb_assign_ent.vhd"/>
      <outfile xil_pn:name="sync_gen.vhd"/>
      <outfile xil_pn:name="vsync_ent.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1510841911" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-9044832904953873877" xil_pn:start_ts="1510841911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510841911" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5192163893154741280" xil_pn:start_ts="1510841911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510841911" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4507008508918588921" xil_pn:start_ts="1510841911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7143872830498251617" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4507008508918588921" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="531476515262642188" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4713781073406069779" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1510839324" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9133221385896672893" xil_pn:start_ts="1510839324">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511438678" xil_pn:in_ck="-766387141490403756" xil_pn:name="TRANEXT_xstsynthesize_spartan3adsp" xil_pn:prop_ck="4321234051785761687" xil_pn:start_ts="1511438648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VGA_ent.lso"/>
      <outfile xil_pn:name="VGA_ent.ngc"/>
      <outfile xil_pn:name="VGA_ent.ngr"/>
      <outfile xil_pn:name="VGA_ent.prj"/>
      <outfile xil_pn:name="VGA_ent.stx"/>
      <outfile xil_pn:name="VGA_ent.syr"/>
      <outfile xil_pn:name="VGA_ent.xst"/>
      <outfile xil_pn:name="VGA_ent_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511437061" xil_pn:in_ck="4458518536751950179" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2403891503784643903" xil_pn:start_ts="1511437061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511438701" xil_pn:in_ck="8127887024930111469" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-39560647898577706" xil_pn:start_ts="1511438685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_ent.bld"/>
      <outfile xil_pn:name="VGA_ent.ngd"/>
      <outfile xil_pn:name="VGA_ent_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1511438718" xil_pn:in_ck="-8650967533826455186" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="1306392966133076781" xil_pn:start_ts="1511438701">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_ent.pcf"/>
      <outfile xil_pn:name="VGA_ent_map.map"/>
      <outfile xil_pn:name="VGA_ent_map.mrp"/>
      <outfile xil_pn:name="VGA_ent_map.ncd"/>
      <outfile xil_pn:name="VGA_ent_map.ngm"/>
      <outfile xil_pn:name="VGA_ent_map.xrpt"/>
      <outfile xil_pn:name="VGA_ent_summary.xml"/>
      <outfile xil_pn:name="VGA_ent_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1511438813" xil_pn:in_ck="203850776613262215" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1003115200023085498" xil_pn:start_ts="1511438718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_ent.ncd"/>
      <outfile xil_pn:name="VGA_ent.pad"/>
      <outfile xil_pn:name="VGA_ent.par"/>
      <outfile xil_pn:name="VGA_ent.ptwx"/>
      <outfile xil_pn:name="VGA_ent.unroutes"/>
      <outfile xil_pn:name="VGA_ent.xpi"/>
      <outfile xil_pn:name="VGA_ent_pad.csv"/>
      <outfile xil_pn:name="VGA_ent_pad.txt"/>
      <outfile xil_pn:name="VGA_ent_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1511438849" xil_pn:in_ck="135106608320050951" xil_pn:name="TRANEXT_bitFile_spartan3adsp" xil_pn:prop_ck="-6028413662513571583" xil_pn:start_ts="1511438822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_ent.bgn"/>
      <outfile xil_pn:name="VGA_ent.bit"/>
      <outfile xil_pn:name="VGA_ent.drc"/>
      <outfile xil_pn:name="VGA_ent.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1511438813" xil_pn:in_ck="-7451454623105850646" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1511438803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="VGA_ent.twr"/>
      <outfile xil_pn:name="VGA_ent.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
