# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../async_fifo.srcs/sources_1/imports/async_fifo/BCD_to_Gray.v" \
"../../../../async_fifo.srcs/sources_1/imports/async_fifo/Gray_to_BCD.v" \
"../../../../async_fifo.srcs/sources_1/imports/async_fifo/async_fifo.v" \
"../../../../async_fifo.srcs/sources_1/imports/async_fifo/memory_32x8.v" \
"../../../../async_fifo.srcs/sim_1/imports/async_fifo/Normal_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
