{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672487639004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672487639009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 31 19:53:58 2022 " "Processing started: Sat Dec 31 19:53:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672487639009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487639009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake -c snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487639009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672487639382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672487639382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "snake.v(37) " "Verilog HDL Module Instantiation warning at snake.v(37): ignored dangling comma in List of Port Connections" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1672487650113 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "snake.v(56) " "Verilog HDL Module Instantiation warning at snake.v(56): ignored dangling comma in List of Port Connections" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1672487650114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake.v 1 1 " "Found 1 design units, including 1 entities, in source file snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake " "Found entity 1: snake" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div10000.v 1 1 " "Found 1 design units, including 1 entities, in source file div10000.v" { { "Info" "ISGN_ENTITY_NAME" "1 div10000 " "Found entity 1: div10000" {  } { { "div10000.v" "" { Text "D:/codes/quartus/snake/div10000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650179 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire div10000.v 2 div1250000.v(2) " "Verilog HDL macro warning at div1250000.v(2): overriding existing definition for macro \"TimeExpire\", which was defined in \"div10000.v\", line 2" {  } { { "div1250000.v" "" { Text "D:/codes/quartus/snake/div1250000.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1672487650181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1250000.v 1 1 " "Found 1 design units, including 1 entities, in source file div1250000.v" { { "Info" "ISGN_ENTITY_NAME" "1 div1250000 " "Found entity 1: div1250000" {  } { { "div1250000.v" "" { Text "D:/codes/quartus/snake/div1250000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven.v 1 1 " "Found 1 design units, including 1 entities, in source file seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.v" "" { Text "D:/codes/quartus/snake/seven.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changedirc.v 1 1 " "Found 1 design units, including 1 entities, in source file changedirc.v" { { "Info" "ISGN_ENTITY_NAME" "1 changeDirec " "Found entity 1: changeDirec" {  } { { "changeDirc.v" "" { Text "D:/codes/quartus/snake/changeDirc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650186 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "matrix.v " "Can't analyze file -- file matrix.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672487650188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "move.v 1 1 " "Found 1 design units, including 1 entities, in source file move.v" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "move.v" "" { Text "D:/codes/quartus/snake/move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand.v 1 1 " "Found 1 design units, including 1 entities, in source file rand.v" { { "Info" "ISGN_ENTITY_NAME" "1 rand_number " "Found entity 1: rand_number" {  } { { "rand.v" "" { Text "D:/codes/quartus/snake/rand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672487650234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487650234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "div1250000 snake.v(25) " "Verilog HDL Implicit Net warning at snake.v(25): created implicit net for \"div1250000\"" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650234 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out snake.v(53) " "Verilog HDL Implicit Net warning at snake.v(53): created implicit net for \"out\"" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650234 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake " "Elaborating entity \"snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672487650389 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out1 snake.v(7) " "Output port \"out1\" at snake.v(7) has no driver" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1672487650504 "|snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div10000 div10000:v0 " "Elaborating entity \"div10000\" for hierarchy \"div10000:v0\"" {  } { { "snake.v" "v0" { Text "D:/codes/quartus/snake/snake.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1250000 div1250000:v1 " "Elaborating entity \"div1250000\" for hierarchy \"div1250000:v1\"" {  } { { "snake.v" "v1" { Text "D:/codes/quartus/snake/snake.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rand_number rand_number:v2 " "Elaborating entity \"rand_number\" for hierarchy \"rand_number:v2\"" {  } { { "snake.v" "v2" { Text "D:/codes/quartus/snake/snake.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeDirec changeDirec:u0 " "Elaborating entity \"changeDirec\" for hierarchy \"changeDirec:u0\"" {  } { { "snake.v" "u0" { Text "D:/codes/quartus/snake/snake.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:u1 " "Elaborating entity \"move\" for hierarchy \"move:u1\"" {  } { { "snake.v" "u1" { Text "D:/codes/quartus/snake/snake.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 move.v(27) " "Verilog HDL assignment warning at move.v(27): truncated value with size 6 to match size of target (3)" {  } { { "move.v" "" { Text "D:/codes/quartus/snake/move.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672487650648 "|snake|move:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 3 move.v(28) " "Verilog HDL assignment warning at move.v(28): truncated value with size 6 to match size of target (3)" {  } { { "move.v" "" { Text "D:/codes/quartus/snake/move.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672487650648 "|snake|move:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 move.v(193) " "Verilog HDL assignment warning at move.v(193): truncated value with size 32 to match size of target (3)" {  } { { "move.v" "" { Text "D:/codes/quartus/snake/move.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672487650651 "|snake|move:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 move.v(194) " "Verilog HDL assignment warning at move.v(194): truncated value with size 32 to match size of target (3)" {  } { { "move.v" "" { Text "D:/codes/quartus/snake/move.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672487650651 "|snake|move:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 move.v(416) " "Verilog HDL assignment warning at move.v(416): truncated value with size 32 to match size of target (3)" {  } { { "move.v" "" { Text "D:/codes/quartus/snake/move.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1672487650660 "|snake|move:u1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "lives " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"lives\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1672487650701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:d0 " "Elaborating entity \"seven\" for hierarchy \"seven:d0\"" {  } { { "snake.v" "d0" { Text "D:/codes/quartus/snake/snake.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487650811 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1672487652141 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "changeDirec:u0\|direction\[0\] changeDirec:u0\|direction\[0\]~_emulated changeDirec:u0\|direction\[0\]~1 " "Register \"changeDirec:u0\|direction\[0\]\" is converted into an equivalent circuit using register \"changeDirec:u0\|direction\[0\]~_emulated\" and latch \"changeDirec:u0\|direction\[0\]~1\"" {  } { { "changeDirc.v" "" { Text "D:/codes/quartus/snake/changeDirc.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672487652200 "|snake|changeDirec:u0|direction[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "changeDirec:u0\|direction\[1\] changeDirec:u0\|direction\[1\]~_emulated changeDirec:u0\|direction\[1\]~5 " "Register \"changeDirec:u0\|direction\[1\]\" is converted into an equivalent circuit using register \"changeDirec:u0\|direction\[1\]~_emulated\" and latch \"changeDirec:u0\|direction\[1\]~5\"" {  } { { "changeDirc.v" "" { Text "D:/codes/quartus/snake/changeDirc.v" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1672487652200 "|snake|changeDirec:u0|direction[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1672487652200 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[0\] GND " "Pin \"out1\[0\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[1\] GND " "Pin \"out1\[1\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[2\] GND " "Pin \"out1\[2\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[3\] GND " "Pin \"out1\[3\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[4\] GND " "Pin \"out1\[4\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[5\] GND " "Pin \"out1\[5\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out1\[6\] GND " "Pin \"out1\[6\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[1\] GND " "Pin \"out2\[1\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[2\] GND " "Pin \"out2\[2\]\" is stuck at GND" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out2\[6\] VCC " "Pin \"out2\[6\]\" is stuck at VCC" {  } { { "snake.v" "" { Text "D:/codes/quartus/snake/snake.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672487654269 "|snake|out2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672487654269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672487654491 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672487657404 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672487657404 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "977 " "Implemented 977 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672487658223 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672487658223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "941 " "Implemented 941 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672487658223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672487658223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672487658256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 31 19:54:18 2022 " "Processing ended: Sat Dec 31 19:54:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672487658256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672487658256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672487658256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672487658256 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1672487662637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672487662642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 31 19:54:22 2022 " "Processing started: Sat Dec 31 19:54:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672487662642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1672487662642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snake -c snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1672487662642 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1672487662749 ""}
{ "Info" "0" "" "Project  = snake" {  } {  } 0 0 "Project  = snake" 0 0 "Fitter" 0 0 1672487662750 ""}
{ "Info" "0" "" "Revision = snake" {  } {  } 0 0 "Revision = snake" 0 0 "Fitter" 0 0 1672487662750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1672487662863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1672487662863 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake 5CEFA4F23I7 " "Selected device 5CEFA4F23I7 for design \"snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1672487662875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672487662916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1672487662916 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1672487663166 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1672487663260 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1672487664063 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1672487668251 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst~inputCLKENA0 477 global CLKCTRL_G10 " "rst~inputCLKENA0 with 477 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1672487668475 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672487668475 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 64 global CLKCTRL_G6 " "clk~inputCLKENA0 with 64 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672487668475 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "d~inputCLKENA0 2 global CLKCTRL_G4 " "d~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1672487668475 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1672487668475 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1672487668475 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "2 " "2 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver d~inputCLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver d~inputCLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad d PIN_M7 " "Refclk input I/O pad d is placed onto PIN_M7" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1672487668479 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1672487668479 ""} { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver rst~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver rst~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad rst PIN_P22 " "Refclk input I/O pad rst is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1672487668479 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1672487668479 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1672487668479 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672487668489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1672487668666 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672487668681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1672487668683 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1672487668686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1672487668690 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1672487668691 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1672487670494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "snake.sdc " "Synopsys Design Constraints File file not found: 'snake.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1672487670503 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1672487670508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1672487670540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1672487670540 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1672487670560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1672487670698 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1672487670700 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1672487670700 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672487671322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1672487674562 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1672487675016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672487678922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1672487682867 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1672487684607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1672487684607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1672487686029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X33_Y34 X43_Y45 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y34 to location X43_Y45" {  } { { "loc" "" { Generic "D:/codes/quartus/snake/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X33_Y34 to location X43_Y45"} { { 12 { 0 ""} 33 34 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1672487690204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1672487690204 ""}
