git clone --depth 1 --no-tags https://github.com/SHR-sky/Reports-and-Materials.git f:/verilog_sva_gh_scraper/data/full_repos/765079497
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/MIPS-Multi-Cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/758422068
git clone --depth 1 --no-tags https://github.com/3ason/Coen122_Computer-Architecture-Final.git f:/verilog_sva_gh_scraper/data/full_repos/758739013
git clone --depth 1 --no-tags https://github.com/marielowry/multdiv.git f:/verilog_sva_gh_scraper/data/full_repos/758689540
git clone --depth 1 --no-tags https://github.com/NathanJones98/Enhanced-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/758297205
git clone --depth 1 --no-tags https://github.com/8ruka0917/4bitCounter.git f:/verilog_sva_gh_scraper/data/full_repos/759347808
git clone --depth 1 --no-tags https://github.com/SHASHI4368/Single-Cycle-RISC_V-Processor-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/759335267
git clone --depth 1 --no-tags https://github.com/njfredri/Des_Verilog_Pipelined.git f:/verilog_sva_gh_scraper/data/full_repos/759471637
git clone --depth 1 --no-tags https://github.com/antiwck/8-bit-Division-Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/760290679
git clone --depth 1 --no-tags https://github.com/rabbitrace/CYCLE_SOC.git f:/verilog_sva_gh_scraper/data/full_repos/760244880
git clone --depth 1 --no-tags https://github.com/Nalbertsan/PBL-3-main.git f:/verilog_sva_gh_scraper/data/full_repos/761568613
git clone --depth 1 --no-tags https://github.com/Lasya-G/Optimised-Encoder-and-Decoder-blocks-for-Modified-Radix-4-booth-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/761700741
git clone --depth 1 --no-tags https://github.com/Ahmedwagdymohy/ALSU_Project.git f:/verilog_sva_gh_scraper/data/full_repos/761967699
git clone --depth 1 --no-tags https://github.com/LanaBatnij/Digital-Systems-ENCE2340-Final-project.git f:/verilog_sva_gh_scraper/data/full_repos/762455200
git clone --depth 1 --no-tags https://github.com/ismailtufan123/openlane_vlsi2.git f:/verilog_sva_gh_scraper/data/full_repos/762469266
git clone --depth 1 --no-tags https://github.com/reeves0728/NYCU-ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/762621773
git clone --depth 1 --no-tags https://github.com/gyannj/Arbiter-RoundRobin.git f:/verilog_sva_gh_scraper/data/full_repos/763125471
git clone --depth 1 --no-tags https://github.com/bhuvan10/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/763869386
git clone --depth 1 --no-tags https://github.com/KunalS-2001/JTAG.git f:/verilog_sva_gh_scraper/data/full_repos/764060180
git clone --depth 1 --no-tags https://github.com/KhanhEK2846/Digital_system_design_with_HDL-s_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/762146865
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/periplexapb_read.git f:/verilog_sva_gh_scraper/data/full_repos/764428356
git clone --depth 1 --no-tags https://github.com/AntonyZhuang/808BassKitFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/764236979
git clone --depth 1 --no-tags https://github.com/ssharma105/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/763746432
git clone --depth 1 --no-tags https://github.com/pcquang4828/caravel_user_project_1.git f:/verilog_sva_gh_scraper/data/full_repos/765586517
git clone --depth 1 --no-tags https://github.com/DSJAHNAVI/Git-Tuts.git f:/verilog_sva_gh_scraper/data/full_repos/766387996
git clone --depth 1 --no-tags https://github.com/karthickm12/ALU_32bit_design_verilogcode.git f:/verilog_sva_gh_scraper/data/full_repos/766398368
git clone --depth 1 --no-tags https://github.com/nguyendaithien/MODULE-COUNTER.git f:/verilog_sva_gh_scraper/data/full_repos/763161569
git clone --depth 1 --no-tags https://github.com/lala-ju/Computer-Architecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/766553250
git clone --depth 1 --no-tags https://github.com/wlfoj/protocols-comunication-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/766173361
git clone --depth 1 --no-tags https://github.com/maddyg24/processor.git f:/verilog_sva_gh_scraper/data/full_repos/766628189
git clone --depth 1 --no-tags https://github.com/tuananh1208/Traffic-light-system.git f:/verilog_sva_gh_scraper/data/full_repos/766612885
git clone --depth 1 --no-tags https://github.com/sheiselanor/-Smart-Card-Reward-System.git f:/verilog_sva_gh_scraper/data/full_repos/767360136
git clone --depth 1 --no-tags https://github.com/mikiken/tinyEther-syakyou.git f:/verilog_sva_gh_scraper/data/full_repos/766216478
git clone --depth 1 --no-tags https://github.com/NikhilRout/rgb2grey-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/761874349
git clone --depth 1 --no-tags https://github.com/trusslab/provcam_hw.git f:/verilog_sva_gh_scraper/data/full_repos/763946593
git clone --depth 1 --no-tags https://github.com/rajesh0gouda/vsd-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/759725224
git clone --depth 1 --no-tags https://github.com/sujankumarsj/VSD.git f:/verilog_sva_gh_scraper/data/full_repos/758791550
git clone --depth 1 --no-tags https://github.com/Nandana-Neo/Sem3_LD_Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/766489206
git clone --depth 1 --no-tags https://github.com/pegomez5/IPA-Components.git f:/verilog_sva_gh_scraper/data/full_repos/762905525
git clone --depth 1 --no-tags https://github.com/gamatacy/cdesign.git f:/verilog_sva_gh_scraper/data/full_repos/763160142
git clone --depth 1 --no-tags https://github.com/JaeHWg/HW2_Demultiplexer_3.git f:/verilog_sva_gh_scraper/data/full_repos/767048851
git clone --depth 1 --no-tags https://github.com/poojitha-lagidi/flip-flops.git f:/verilog_sva_gh_scraper/data/full_repos/765709183
git clone --depth 1 --no-tags https://github.com/Andreixzc/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/767317272
git clone --depth 1 --no-tags https://github.com/PhamTuann/APB.git f:/verilog_sva_gh_scraper/data/full_repos/762148060
git clone --depth 1 --no-tags https://github.com/cuadriante/P1ARQ2_SIMDFIR.git f:/verilog_sva_gh_scraper/data/full_repos/765499535
git clone --depth 1 --no-tags https://github.com/sivasaravanan-verilog/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/761577487
git clone --depth 1 --no-tags https://github.com/Muhammad-Ahmad-Nazir/RV32I_Verilog_Design.git f:/verilog_sva_gh_scraper/data/full_repos/763538121
git clone --depth 1 --no-tags https://github.com/M11107004/SOC_LABD.git f:/verilog_sva_gh_scraper/data/full_repos/760636112
git clone --depth 1 --no-tags https://github.com/AtharZafeer/fault_injector.git f:/verilog_sva_gh_scraper/data/full_repos/759168800
git clone --depth 1 --no-tags https://github.com/stevehoover/tt-fpga-hdl-demo2.git f:/verilog_sva_gh_scraper/data/full_repos/758234760
git clone --depth 1 --no-tags https://github.com/on23tueda/pra.git f:/verilog_sva_gh_scraper/data/full_repos/758371150
git clone --depth 1 --no-tags https://github.com/Nomdinoh/RISC-Single-Cycle-.git f:/verilog_sva_gh_scraper/data/full_repos/758903018
git clone --depth 1 --no-tags https://github.com/kayameltem/Decoders-Verilog-Project.git f:/verilog_sva_gh_scraper/data/full_repos/758900552
git clone --depth 1 --no-tags https://github.com/felipedurant/Projeto---Infra-Estrutura-de-Hardware-2023.2.git f:/verilog_sva_gh_scraper/data/full_repos/759832082
git clone --depth 1 --no-tags https://github.com/Moleus/cdesign-lab1.git f:/verilog_sva_gh_scraper/data/full_repos/757878019
git clone --depth 1 --no-tags https://github.com/HarrisonMKG/spi_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/761996346
git clone --depth 1 --no-tags https://github.com/BlueCP/Space_Invaders.git f:/verilog_sva_gh_scraper/data/full_repos/762704441
git clone --depth 1 --no-tags https://github.com/sandu12312/Preprocesare.git f:/verilog_sva_gh_scraper/data/full_repos/763220953
git clone --depth 1 --no-tags https://github.com/Chonghao0109/2019_univ_cell_final.git f:/verilog_sva_gh_scraper/data/full_repos/763930800
git clone --depth 1 --no-tags https://github.com/aditya-charan/localrepo.git f:/verilog_sva_gh_scraper/data/full_repos/763477049
git clone --depth 1 --no-tags https://github.com/tom1597/GIT_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/764129548
git clone --depth 1 --no-tags https://github.com/Harshitwin/FSM_disvisible_4.git f:/verilog_sva_gh_scraper/data/full_repos/764448285
git clone --depth 1 --no-tags https://github.com/souvikcseiitk/CS666-Hardware-Security-for-Internet-of-Things.git f:/verilog_sva_gh_scraper/data/full_repos/764616721
git clone --depth 1 --no-tags https://github.com/jvaldesnicol/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/764820468
git clone --depth 1 --no-tags https://github.com/MahmoudLotfy10/Garage-Door-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/764781414
git clone --depth 1 --no-tags https://github.com/FaisalShahkar/test_status.git f:/verilog_sva_gh_scraper/data/full_repos/765098108
git clone --depth 1 --no-tags https://github.com/muthuraman0508/bcd_to_excess3.git f:/verilog_sva_gh_scraper/data/full_repos/765189234
git clone --depth 1 --no-tags https://github.com/lemonAndApple/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/765536041
git clone --depth 1 --no-tags https://github.com/calvbore/caravel_aes_accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/766018726
git clone --depth 1 --no-tags https://github.com/Robica687/AC.git f:/verilog_sva_gh_scraper/data/full_repos/767086067
git clone --depth 1 --no-tags https://github.com/ahmadfahmy9918/SVGP-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/760189009
git clone --depth 1 --no-tags https://github.com/ChrisJH95/dac_delta_sigma.git f:/verilog_sva_gh_scraper/data/full_repos/764777206
git clone --depth 1 --no-tags https://github.com/Bartlessby/lab_01_JohanLopez.git f:/verilog_sva_gh_scraper/data/full_repos/758915417
git clone --depth 1 --no-tags https://github.com/eranduscohortae/radix_2_fft.git f:/verilog_sva_gh_scraper/data/full_repos/763075374
git clone --depth 1 --no-tags https://github.com/emirhanerguun/Fifo.git f:/verilog_sva_gh_scraper/data/full_repos/765672721
git clone --depth 1 --no-tags https://github.com/Polo280/Verilog_Practices.git f:/verilog_sva_gh_scraper/data/full_repos/763207540
git clone --depth 1 --no-tags https://github.com/Xornotor/Verilog-Courses.git f:/verilog_sva_gh_scraper/data/full_repos/767723812
git clone --depth 1 --no-tags https://github.com/Mubeg/Verilog-lessons.git f:/verilog_sva_gh_scraper/data/full_repos/765899478
git clone --depth 1 --no-tags https://github.com/filberol/labs_fs.git f:/verilog_sva_gh_scraper/data/full_repos/763514104
git clone --depth 1 --no-tags https://github.com/Harminder13/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/766719355
git clone --depth 1 --no-tags https://github.com/za96346/DL.git f:/verilog_sva_gh_scraper/data/full_repos/763497244
git clone --depth 1 --no-tags https://github.com/LuisPeMoraRod/computer_architecture_2.project1.git f:/verilog_sva_gh_scraper/data/full_repos/764904875
git clone --depth 1 --no-tags https://github.com/leolin311651055/SOClab.github.io.git f:/verilog_sva_gh_scraper/data/full_repos/767565983
git clone --depth 1 --no-tags https://github.com/joshuamoorexyz/DSD_Graduate_Project_Spring24.git f:/verilog_sva_gh_scraper/data/full_repos/760703674
git clone --depth 1 --no-tags https://github.com/ngxx-fus/VERILOG_HCMUTE.git f:/verilog_sva_gh_scraper/data/full_repos/767650524
git clone --depth 1 --no-tags https://github.com/SANGESH007/RGB-to-Gray.git f:/verilog_sva_gh_scraper/data/full_repos/758498006
git clone --depth 1 --no-tags https://github.com/MelikaRajabi/MIPS-Single-Cycle-processor.git f:/verilog_sva_gh_scraper/data/full_repos/758425373
git clone --depth 1 --no-tags https://github.com/Jitendar2003/boothmultiplier32bit.git f:/verilog_sva_gh_scraper/data/full_repos/758883527
git clone --depth 1 --no-tags https://github.com/Berkeylddz/Combinational-Circuits-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/759397326
git clone --depth 1 --no-tags https://github.com/Rilotro/Xilinx-Project.git f:/verilog_sva_gh_scraper/data/full_repos/759374102
git clone --depth 1 --no-tags https://github.com/M-krishna/counter.git f:/verilog_sva_gh_scraper/data/full_repos/761258458
git clone --depth 1 --no-tags https://github.com/OliverSmithBH2VGM/BH2VGM-DG0045-puzzle.git f:/verilog_sva_gh_scraper/data/full_repos/759283455
git clone --depth 1 --no-tags https://github.com/boraersoy/verilog_mips_instruction_impelemtation.git f:/verilog_sva_gh_scraper/data/full_repos/760475307
git clone --depth 1 --no-tags https://github.com/Nityanandraj001/32-Bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/761432214
git clone --depth 1 --no-tags https://github.com/EduardoVeri/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/761489176
git clone --depth 1 --no-tags https://github.com/muthuraman0508/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/761799332
git clone --depth 1 --no-tags https://github.com/chms7/acc_decoder_h264.git f:/verilog_sva_gh_scraper/data/full_repos/761716131
git clone --depth 1 --no-tags https://github.com/bhavinshekhada/apb_strobe.git f:/verilog_sva_gh_scraper/data/full_repos/762598620
git clone --depth 1 --no-tags https://github.com/jlsm2/Microwave-project.git f:/verilog_sva_gh_scraper/data/full_repos/767101969
git clone --depth 1 --no-tags https://github.com/DanielCastro-02/Electronica-Digital-G2-E1.git f:/verilog_sva_gh_scraper/data/full_repos/766704769
