/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az82-241
+ date
Fri Nov 18 19:34:53 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=2
+ CACTUS_NUM_PROCS=2
+ export CACTUS_NUM_THREADS=1
+ CACTUS_NUM_THREADS=1
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=1
+ OMP_NUM_THREADS=1
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1668800093
+ CACTUS_STARTTIME=1668800093
+ '[' 2 = 1 ']'
+ mpirun -np 2 /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.13.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.13.0
Compile date:      Nov 18 2022 (19:03:36)
Run date:          Nov 18 2022 (19:34:54+0000)
Run host:          fv-az82-241.ou3itxwc2spe5nxnxxppousbrf.dx.internal.cloudapp.net (pid=110280)
Working directory: /home/runner/simulations/TestJob01_temp_2/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_2/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_2/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 2
MPI hosts:
  0: fv-az82-241
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 2
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110652KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=c2292e88-00e2-1048-a21f-7b10cf9117c1, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1022-azure, OSVersion="#27~20.04.1-Ubuntu SMP Mon Oct 17 02:03:50 UTC 2022", HostName=fv-az82-241, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110652KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=85, CPUModel="Intel(R) Xeon(R) Platinum 8171M CPU @ 2.60GHz", CPUStepping=4)
    L3Cache L#0: (P#-1, size=36608KB, linesize=64, ways=11, Inclusive=0)
      L2Cache L#0: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=1024KB, linesize=64, ways=16, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 2 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
  MPI process 1 on host 0 (process 1 of 2 on this host)
    OpenMP thread 0: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 1048576 linesize 64 associativity 16 stride 65536, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 37486592 linesize 64 associativity 11 stride 3407872, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00169544 sec
      iterations=10000000... time=0.015425 sec
      iterations=100000000... time=0.155121 sec
      iterations=700000000... time=1.10681 sec
      iterations=700000000... time=1.21176 sec
      result: -13.3394 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00378862 sec
      iterations=10000000... time=0.0364775 sec
      iterations=100000000... time=0.367488 sec
      iterations=300000000... time=1.15816 sec
      result: 8.28899 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0023752 sec
      iterations=10000000... time=0.02159 sec
      iterations=100000000... time=0.225522 sec
      iterations=500000000... time=1.10142 sec
      result: 7.26335 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000158113 sec
      iterations=10000... time=0.00148593 sec
      iterations=100000... time=0.0158119 sec
      iterations=1000000... time=0.158041 sec
      iterations=7000000... time=1.12328 sec
      result: 1.60468 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=0.000924278 sec
      iterations=10000... time=0.0070951 sec
      iterations=100000... time=0.0706717 sec
      iterations=1000000... time=0.739837 sec
      iterations=2000000... time=1.53378 sec
      result: 7.66888 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9.99999e-07 sec
      iterations=10... time=4.1e-06 sec
      iterations=100... time=3.7103e-05 sec
      iterations=1000... time=0.000366631 sec
      iterations=10000... time=0.00362121 sec
      iterations=100000... time=0.0761714 sec
      iterations=1000000... time=0.451945 sec
      iterations=2000000... time=0.98142 sec
      iterations=4000000... time=1.92809 sec
      result: 50.9853 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=3.4403e-05 sec
      iterations=10... time=0.000203017 sec
      iterations=100... time=0.00191226 sec
      iterations=1000... time=0.018929 sec
      iterations=10000... time=0.325131 sec
      iterations=30000... time=0.710804 sec
      iterations=60000... time=1.5739 sec
      result: 29.9803 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.901e-06 sec
      iterations=10000... time=3.2503e-05 sec
      iterations=100000... time=0.000321427 sec
      iterations=1000000... time=0.00325227 sec
      iterations=10000000... time=0.0574029 sec
      iterations=100000000... time=0.442312 sec
      iterations=200000000... time=0.818642 sec
      iterations=400000000... time=1.87759 sec
      result: 0.586747 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1000... time=3.4503e-05 sec
      iterations=10000... time=0.000165614 sec
      iterations=100000... time=0.00159643 sec
      iterations=1000000... time=0.0325926 sec
      iterations=10000000... time=0.166581 sec
      iterations=70000000... time=1.68937 sec
      result: 3.01673 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=7e-07 sec
      iterations=10... time=2.2e-06 sec
      iterations=100... time=1.7602e-05 sec
      iterations=1000... time=0.000171215 sec
      iterations=10000... time=0.00172144 sec
      iterations=100000... time=0.026007 sec
      iterations=1000000... time=0.178106 sec
      iterations=6000000... time=1.43695 sec
      result: 102.617 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*786432 bytes):
      iterations=1... time=4.9205e-05 sec
      iterations=10... time=0.000337529 sec
      iterations=100... time=0.00343199 sec
      iterations=1000... time=0.0341593 sec
      iterations=10000... time=0.50088 sec
      iterations=20000... time=0.870492 sec
      iterations=40000... time=1.75355 sec
      result: 17.9392 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*28114944 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=3.1502e-05 sec
      iterations=10... time=0.00023352 sec
      iterations=100... time=0.0103516 sec
      iterations=1000... time=0.047549 sec
      iterations=10000... time=0.292195 sec
      iterations=40000... time=1.25895 sec
      result: 0.0549028 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*37^3 grid points, 1*810448 bytes):
      iterations=1... time=0.000213718 sec
      iterations=10... time=0.00199467 sec
      iterations=100... time=0.0199821 sec
      iterations=1000... time=0.252889 sec
      iterations=4000... time=1.0158 sec
      result: 0.19946 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      iterations=1... time=0.00476121 sec
      iterations=10... time=0.0810065 sec
      iterations=100... time=0.655503 sec
      iterations=200... time=1.38976 sec
      result: 0.254944 Gupdates/sec
  Single-node measurements (using 2 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00158518 sec
      iterations=10000000... time=0.024036 sec
      iterations=100000000... time=0.208527 sec
      iterations=500000000... time=1.04182 sec
      iterations=500000000... time=1.07243 sec
      result: -32.6649 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00366626 sec
      iterations=10000000... time=0.0460232 sec
      iterations=100000000... time=0.492007 sec
      iterations=200000000... time=1.02896 sec
      result: 6.21986 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00214178 sec
      iterations=10000000... time=0.0292961 sec
      iterations=100000000... time=0.307379 sec
      iterations=400000000... time=1.18963 sec
      result: 5.37984 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000157813 sec
      iterations=10000... time=0.00148582 sec
      iterations=100000... time=0.0197276 sec
      iterations=1000000... time=0.230116 sec
      iterations=5000000... time=1.06113 sec
      result: 2.12225 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=0.000633904 sec
      iterations=10000... time=0.0119274 sec
      iterations=100000... time=0.082888 sec
      iterations=1000000... time=0.894895 sec
      iterations=2000000... time=1.80533 sec
      result: 9.02666 nsec
    Read latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.505e-07 sec
      iterations=10... time=3.801e-06 sec
      iterations=100... time=3.42525e-05 sec
      iterations=1000... time=0.000339179 sec
      iterations=10000... time=0.00778916 sec
      iterations=100000... time=0.0557037 sec
      iterations=1000000... time=0.481314 sec
      iterations=2000000... time=0.758293 sec
      iterations=4000000... time=1.46674 sec
      result: 67.0222 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=2.50015e-05 sec
      iterations=10... time=0.000180414 sec
      iterations=100... time=0.00188896 sec
      iterations=1000... time=0.019883 sec
      iterations=10000... time=0.186076 sec
      iterations=60000... time=1.16211 sec
      result: 40.6037 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.3e-06 sec
      iterations=10000... time=3.2652e-05 sec
      iterations=100000... time=0.000338028 sec
      iterations=1000000... time=0.00335103 sec
      iterations=10000000... time=0.0328082 sec
      iterations=100000000... time=0.319343 sec
      iterations=300000000... time=0.987737 sec
      iterations=600000000... time=1.91923 sec
      result: 0.399839 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1000... time=4.31035e-05 sec
      iterations=10000... time=0.000315127 sec
      iterations=100000... time=0.0017191 sec
      iterations=1000000... time=0.0171992 sec
      iterations=10000000... time=0.171429 sec
      iterations=60000000... time=1.03375 sec
      result: 2.15365 nsec
    Write latency of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=8.505e-07 sec
      iterations=10... time=2.45e-06 sec
      iterations=100... time=1.8701e-05 sec
      iterations=1000... time=0.000182015 sec
      iterations=10000... time=0.00186746 sec
      iterations=100000... time=0.0179295 sec
      iterations=1000000... time=0.195894 sec
      iterations=6000000... time=1.16808 sec
      result: 126.238 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*786432 bytes):
      iterations=1... time=3.6853e-05 sec
      iterations=10... time=0.000361481 sec
      iterations=100... time=0.00362471 sec
      iterations=1000... time=0.0313942 sec
      iterations=10000... time=0.332257 sec
      iterations=30000... time=0.93828 sec
      iterations=60000... time=1.77772 sec
      result: 26.5429 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 2*28114944 bytes):
      [skipped -- too much memory requested]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=1.0601e-05 sec
      iterations=10... time=9.8208e-05 sec
      iterations=100... time=0.000990183 sec
      iterations=1000... time=0.0100229 sec
      iterations=10000... time=0.101049 sec
      iterations=100000... time=1.04342 sec
      result: 0.0698665 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*29^3 grid points, 2*390224 bytes):
      iterations=1... time=0.000135161 sec
      iterations=10... time=0.00136196 sec
      iterations=100... time=0.0149587 sec
      iterations=1000... time=0.132526 sec
      iterations=8000... time=1.06253 sec
      result: 0.18363 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*121^3 grid points, 1*28344976 bytes):
      [skipped -- too many MPI processes]
  Single-node measurements:
    MPI latency: 1300 nsec
    MPI bandwidth: 3.8797 GByte/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 2 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 2 x 1 x 1
INFO (PUGH):   Local load: 600   [6 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Nov 18 19:35:50 UTC 2022
+ echo Done.
Done.
  Elapsed time: 56.8 s
