# do {C:\Users\nambinina.rakotojaon\AppData\Local\Programs\Python\Python312\Lib\site-packages\vunit\sim_if\tcl_read_eval_loop.tcl}
# vsim -modelsimini C:/Users/nambinina.rakotojaon/Desktop/check/Example_Use_Vunit/vunit_out/modelsim/modelsim.ini -wlf C:/Users/nambinina.rakotojaon/Desktop/check/Example_Use_Vunit/vunit_out/test_output/lib.tb_and_gate.all_ea3b74cac3fca094cf61b7e9e36d1d478754fdb5/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_and_gate(testbench) -L vunit_lib -L lib -g/tb_and_gate/runner_cfg="active python runner : true,enabled_test_cases : ,output path : C::/Users/nambinina.rakotojaon/Desktop/check/Example_Use_Vunit/vunit_out/test_output/lib.tb_and_gate.all_ea3b74cac3fca094cf61b7e9e36d1d478754fdb5/,tb path : C::/Users/nambinina.rakotojaon/Desktop/check/Example_Use_Vunit/tb/,use_color : true" 
# Start time: 16:45:33 on Jun 13,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:\Users\nambinina.rakotojaon\AppData\Local\Programs\Python\Python312\Lib\site-packages\vunit\vhdl\string_ops\src\string_ops.vhd(488): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: C:\Users\nambinina.rakotojaon\AppData\Local\Programs\Python\Python312\Lib\site-packages\vunit\vhdl\string_ops\src\string_ops.vhd(565): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Break in Subprogram stop at C:/Users/nambinina.rakotojaon/AppData/Local/Programs/Python/Python312/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at C:/Users/nambinina.rakotojaon/AppData/Local/Programs/Python/Python312/Lib/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 16:45:43 on Jun 13,2025, Elapsed time: 0:00:10
# Errors: 0, Warnings: 2
