add r0, r0, r1 
mvn r2, r3 
mov r3, r2 
rsb r3, r3, r0, asr #31 
