Analysis & Synthesis report for MAINFILE
Thu Oct 25 23:28:09 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component
 14. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated
 15. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p
 16. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p
 17. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram
 18. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|dffpipe_gd9:rs_brp
 19. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|dffpipe_gd9:rs_bwp
 20. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 21. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 22. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 23. Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 24. Parameter Settings for User Entity Instance: uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component
 25. Parameter Settings for User Entity Instance: uart_control:UART0|async_receiver:rx
 26. dcfifo Parameter Settings by Entity Instance
 27. Port Connectivity Checks: "ServoControl:S0|PWM_Geneator:p0"
 28. Port Connectivity Checks: "ServoControl:S0|UI:h0"
 29. Port Connectivity Checks: "ServoControl:S0"
 30. Port Connectivity Checks: "commandSelector:c0"
 31. Port Connectivity Checks: "uart_control:UART0|async_receiver:rx"
 32. Port Connectivity Checks: "uart_control:UART0|uart_fifo:uart_fifo_rx"
 33. Port Connectivity Checks: "uart_control:UART0"
 34. Post-Synthesis Netlist Statistics for Top Partition
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 25 23:28:09 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; MAINFILE                                    ;
; Top-level Entity Name           ; MAINFILE                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 63                                          ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; MAINFILE           ; MAINFILE           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; MAINFILE.v                       ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v                ;         ;
; ip/UI.v                          ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v                   ;         ;
; ip/ServoControl.v                ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/ServoControl.v         ;         ;
; ip/PWM_Geneator.v                ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/PWM_Geneator.v         ;         ;
; uart/uart_fifo.v                 ; yes             ; User Wizard-Generated File   ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_fifo.v          ;         ;
; uart/uart_control.v              ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_control.v       ;         ;
; uart/async_receiver.v            ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/async_receiver.v     ;         ;
; commandSelector.v                ; yes             ; User Verilog HDL File        ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v         ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                                                                                ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                           ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                                              ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc                                                                         ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                                                                              ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc                                                                            ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                                                                               ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                           ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                       ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                                            ;         ;
; db/dcfifo_70p1.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf        ;         ;
; db/a_gray2bin_g9b.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/a_gray2bin_g9b.tdf     ;         ;
; db/a_graycounter_fu6.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/a_graycounter_fu6.tdf  ;         ;
; db/a_graycounter_bcc.tdf         ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/a_graycounter_bcc.tdf  ;         ;
; db/altsyncram_vra1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf    ;         ;
; db/dffpipe_gd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dffpipe_gd9.tdf        ;         ;
; db/alt_synch_pipe_0ol.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/alt_synch_pipe_0ol.tdf ;         ;
; db/dffpipe_hd9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dffpipe_hd9.tdf        ;         ;
; db/alt_synch_pipe_1ol.tdf        ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/alt_synch_pipe_1ol.tdf ;         ;
; db/dffpipe_id9.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dffpipe_id9.tdf        ;         ;
; db/cmpr_1v5.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/cmpr_1v5.tdf           ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 50                 ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 92                 ;
;     -- 7 input functions                    ; 0                  ;
;     -- 6 input functions                    ; 8                  ;
;     -- 5 input functions                    ; 11                 ;
;     -- 4 input functions                    ; 9                  ;
;     -- <=3 input functions                  ; 64                 ;
;                                             ;                    ;
; Dedicated logic registers                   ; 63                 ;
;                                             ;                    ;
; I/O pins                                    ; 26                 ;
;                                             ;                    ;
; Total DSP Blocks                            ; 1                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 63                 ;
; Total fan-out                               ; 509                ;
; Average fan-out                             ; 2.37               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                       ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+--------------+
; |MAINFILE                  ; 92 (0)              ; 63 (0)                    ; 0                 ; 1          ; 26   ; 0            ; |MAINFILE                                 ; MAINFILE     ; work         ;
;    |ServoControl:S0|       ; 92 (0)              ; 63 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |MAINFILE|ServoControl:S0                 ; ServoControl ; work         ;
;       |PWM_Geneator:p0|    ; 58 (58)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |MAINFILE|ServoControl:S0|PWM_Geneator:p0 ; PWM_Geneator ; work         ;
;       |UI:h0|              ; 34 (34)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |MAINFILE|ServoControl:S0|UI:h0           ; UI           ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Register name                                                                                                                                               ; Reason for Removal                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; ServoControl:S0|UI:h0|tAngle[0..7]                                                                                                                          ; Stuck at GND due to stuck port data_in     ;
; uart_control:UART0|async_receiver:rx|RxD_data[0]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[0]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[1]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[1]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[2]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[2]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[3]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[3]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[4]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[4]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[5]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[5]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[6]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[6]                                                                                                          ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data[7]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_r[7]                                                                                                          ; Lost fanout                                ;
; read                                                                                                                                                        ; Lost fanout                                ;
; cnt                                                                                                                                                         ; Lost fanout                                ;
; uart_control:UART0|rx_read                                                                                                                                  ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[0]                                                                                                   ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_sync_inv[0]                                                                                                        ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_bit_inv                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|bit_spacing[0]                                                                                                         ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|state[0]                                                                                                               ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_data_ready                                                                                                         ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|state[1..3]                                                                                                            ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|bit_spacing[1..3]                                                                                                      ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_cnt_inv[0,1]                                                                                                       ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|RxD_sync_inv[1]                                                                                                        ; Lost fanout                                ;
; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[1..16]                                                                                               ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|delayed_wrptr_g[0..8]                                          ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[0..8]                                                  ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[0..8]                                                  ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0..8] ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0..8] ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0..8] ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0..8] ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|parity9                            ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|sub_parity10a[0,1]                 ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                         ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|parity6                            ; Lost fanout                                ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|sub_parity7a[0,1]                  ; Lost fanout                                ;
; ServoControl:S0|UI:h0|speed[0,1]                                                                                                                            ; Merged with ServoControl:S0|UI:h0|speed[2] ;
; ServoControl:S0|UI:h0|speed[2]                                                                                                                              ; Stuck at GND due to stuck port data_in     ;
; Total Number of Removed Registers = 148                                                                                                                     ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                   ; Reason for Removal ; Registers Removed due to This Register                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_control:UART0|async_receiver:rx|RxD_data[0]                                                                ; Lost Fanouts       ; uart_control:UART0|async_receiver:rx|RxD_data_r[0],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[1],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[2],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[3],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[4],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[5],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[6],                                                                                                       ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_r[7], cnt,                                                                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_bit_inv,                                                                                                         ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|bit_spacing[0],                                                                                                      ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|RxD_data_ready,                                                                                                      ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|state[3],                                                                                                            ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|bit_spacing[1],                                                                                                      ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|bit_spacing[2],                                                                                                      ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|bit_spacing[3],                                                                                                      ;
;                                                                                                                 ;                    ; uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[16]                                                                                                ;
; read                                                                                                            ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a2,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a4,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a5,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a6,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a7,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a8                       ;
; uart_control:UART0|rx_read                                                                                      ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[8],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[7],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[6],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[5],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[4],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4], ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a8                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|delayed_wrptr_g[3] ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[3],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a3                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|delayed_wrptr_g[2] ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[2],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a2                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|delayed_wrptr_g[1] ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[1],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a1                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|delayed_wrptr_g[0] ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|wrptr_g[0],                                                  ;
;                                                                                                                 ;                    ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p|counter8a0                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[3]         ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a3                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[1]         ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a1                       ;
; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|rdptr_g[0]         ; Lost Fanouts       ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p|counter5a0                       ;
+-----------------------------------------------------------------------------------------------------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 63    ;
; Number of registers using Synchronous Clear  ; 62    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 30    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |MAINFILE|ServoControl:S0|UI:h0|count[21] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |MAINFILE|ServoControl:S0|UI:h0|oAngle[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                           ;
+---------------------------------------+-------+------+--------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                            ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                      ;
+---------------------------------------+-------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                              ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                      ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                         ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                         ;
; LPM_WIDTH               ; 8           ; Signed Integer                                                         ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                         ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                ;
; CBXI_PARAMETER          ; dcfifo_70p1 ; Untyped                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_control:UART0|async_receiver:rx ;
+------------------------+----------+-----------------------------------------------+
; Parameter Name         ; Value    ; Type                                          ;
+------------------------+----------+-----------------------------------------------+
; ClkFrequency           ; 25000000 ; Signed Integer                                ;
; Baud                   ; 115200   ; Signed Integer                                ;
; Baud8                  ; 921600   ; Signed Integer                                ;
; Baud8GeneratorAccWidth ; 16       ; Signed Integer                                ;
+------------------------+----------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                   ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 1                                                                 ;
; Entity Instance            ; uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                        ;
;     -- LPM_WIDTH           ; 8                                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                               ;
;     -- LPM_SHOWAHEAD       ; ON                                                                ;
;     -- USE_EAB             ; ON                                                                ;
+----------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ServoControl:S0|PWM_Geneator:p0" ;
+-------------------+-------+----------+----------------------+
; Port              ; Type  ; Severity ; Details              ;
+-------------------+-------+----------+----------------------+
; high_dur[31..19]  ; Input ; Info     ; Stuck at GND         ;
; total_dur[19..16] ; Input ; Info     ; Stuck at VCC         ;
; total_dur[31..20] ; Input ; Info     ; Stuck at GND         ;
; total_dur[13..10] ; Input ; Info     ; Stuck at GND         ;
; total_dur[8..7]   ; Input ; Info     ; Stuck at GND         ;
; total_dur[5..0]   ; Input ; Info     ; Stuck at GND         ;
; total_dur[15]     ; Input ; Info     ; Stuck at GND         ;
; total_dur[14]     ; Input ; Info     ; Stuck at VCC         ;
; total_dur[9]      ; Input ; Info     ; Stuck at VCC         ;
; total_dur[6]      ; Input ; Info     ; Stuck at VCC         ;
+-------------------+-------+----------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ServoControl:S0|UI:h0"                                                                                     ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oClock ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ServoControl:S0"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; LED  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "commandSelector:c0"                                                                                                                                                                   ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_data ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (1 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; LED       ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (8 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND.            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "uart_control:UART0|async_receiver:rx" ;
+-----------------+--------+----------+----------------------------+
; Port            ; Type   ; Severity ; Details                    ;
+-----------------+--------+----------+----------------------------+
; RxD_endofpacket ; Output ; Info     ; Explicitly unconnected     ;
; RxD_idle        ; Output ; Info     ; Explicitly unconnected     ;
+-----------------+--------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_control:UART0|uart_fifo:uart_fifo_rx"                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_control:UART0"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; readdata[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 63                          ;
;     ENA SCLR          ; 30                          ;
;     SCLR              ; 32                          ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 7                           ;
; arriav_lcell_comb     ; 93                          ;
;     arith             ; 62                          ;
;         1 data inputs ; 62                          ;
;     normal            ; 31                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         4 data inputs ; 9                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 8                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 26                          ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 2.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 25 23:27:56 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off motorControl -c MAINFILE
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file mainfile.v
    Info (12023): Found entity 1: MAINFILE File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/ui.v
    Info (12023): Found entity 1: UI File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/servocontrol.v
    Info (12023): Found entity 1: ServoControl File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/ServoControl.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/pwm_geneator.v
    Info (12023): Found entity 1: PWM_Geneator File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/PWM_Geneator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_fifo.v Line: 39
Warning (10275): Verilog HDL Module Instantiation warning at uart_control.v(58): ignored dangling comma in List of Port Connections File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_control.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file uart/uart_control.v
    Info (12023): Found entity 1: uart_control File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/async_transmitter.v
    Info (12023): Found entity 1: async_transmitter File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/async_transmitter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file uart/async_receiver.v
    Info (12023): Found entity 1: async_receiver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/async_receiver.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file commandselector.v
    Info (12023): Found entity 1: commandSelector File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 1
Info (12127): Elaborating entity "MAINFILE" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at MAINFILE.v(102): truncated value with size 32 to match size of target (1) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 102
Warning (10034): Output port "BT_UART_TX" at MAINFILE.v(29) has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 29
Info (12128): Elaborating entity "uart_control" for hierarchy "uart_control:UART0" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 71
Info (12128): Elaborating entity "uart_fifo" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_control.v Line: 58
Info (12128): Elaborating entity "dcfifo" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_fifo.v Line: 88
Info (12133): Instantiated megafunction "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component" with the following parameter: File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_fifo.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_70p1.tdf
    Info (12023): Found entity 1: dcfifo_70p1 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_70p1" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated" File: f:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf
    Info (12023): Found entity 1: a_gray2bin_g9b File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/a_gray2bin_g9b.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_g9b" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_gray2bin_g9b:rdptr_g_gray2bin" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/a_graycounter_fu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/a_graycounter_bcc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vra1.tdf
    Info (12023): Found entity 1: altsyncram_vra1 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vra1" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|dffpipe_gd9:rs_brp" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf
    Info (12023): Found entity 1: cmpr_1v5 File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/cmpr_1v5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_1v5" for hierarchy "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|cmpr_1v5:rdempty_eq_comp" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/dcfifo_70p1.tdf Line: 72
Info (12128): Elaborating entity "async_receiver" for hierarchy "uart_control:UART0|async_receiver:rx" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/uart_control.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at async_receiver.v(85): object "RxD_data_error" assigned a value but never read File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/async_receiver.v Line: 85
Warning (10230): Verilog HDL assignment warning at async_receiver.v(21): truncated value with size 32 to match size of target (17) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/uart/async_receiver.v Line: 21
Info (12128): Elaborating entity "commandSelector" for hierarchy "commandSelector:c0" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 90
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(20): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 20
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(21): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 21
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(22): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 22
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(23): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 23
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(24): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 24
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(25): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 25
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(26): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 26
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(27): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 27
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(28): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 28
Warning (10199): Verilog HDL Case Statement warning at commandSelector.v(29): case item expression never matches the case expression File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 29
Warning (10240): Verilog HDL Always Construct warning at commandSelector.v(13): inferring latch(es) for variable "LED", which holds its previous value in one or more paths through the always construct File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 13
Warning (10034): Output port "command" at commandSelector.v(10) has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 10
Info (10041): Inferred latch for "LED" at commandSelector.v(13) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/commandSelector.v Line: 13
Info (12128): Elaborating entity "ServoControl" for hierarchy "ServoControl:S0" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 99
Warning (10034): Output port "LED" at ServoControl.v(17) has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/ServoControl.v Line: 17
Info (12128): Elaborating entity "UI" for hierarchy "ServoControl:S0|UI:h0" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/ServoControl.v Line: 53
Warning (10230): Verilog HDL assignment warning at UI.v(85): truncated value with size 32 to match size of target (8) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v Line: 85
Warning (10230): Verilog HDL assignment warning at UI.v(88): truncated value with size 32 to match size of target (22) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v Line: 88
Warning (10230): Verilog HDL assignment warning at UI.v(95): truncated value with size 32 to match size of target (8) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v Line: 95
Warning (10230): Verilog HDL assignment warning at UI.v(98): truncated value with size 32 to match size of target (22) File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v Line: 98
Warning (10034): Output port "oClock" at UI.v(10) has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/UI.v Line: 10
Info (12128): Elaborating entity "PWM_Geneator" for hierarchy "ServoControl:S0|PWM_Geneator:p0" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/ip/ServoControl.v Line: 73
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[0]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 40
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[1]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 70
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[2]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 100
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[3]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 130
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[4]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 160
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[5]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 190
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[6]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 220
        Warning (14320): Synthesized away node "uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_70p1:auto_generated|altsyncram_vra1:fifo_ram|q_b[7]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/db/altsyncram_vra1.tdf Line: 250
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver. File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[2]" and its non-tri-state driver. File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver. File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13040): bidirectional pin "BT_KEY" has no driver File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 27
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[0]~synth" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13010): Node "GPIO_1[2]~synth" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
    Warning (13010): Node "GPIO_1[4]~synth" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 34
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[1]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[2]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[3]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[4]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[5]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[6]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "LED[7]" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 21
    Warning (13410): Pin "BT_UART_TX" is stuck at GND File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 137 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 12
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 13
    Warning (15610): No output dependent on input pin "KEY[0]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 17
    Warning (15610): No output dependent on input pin "KEY[1]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 17
    Warning (15610): No output dependent on input pin "SW[0]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 24
    Warning (15610): No output dependent on input pin "SW[1]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 24
    Warning (15610): No output dependent on input pin "BT_UART_RX" File: E:/Education/ANU/OneDrive - Australian National University/ENGN8537 Embedded Sys nd Real Time DSP/Project/Coding/Final/MAINFILE.v Line: 28
Info (21057): Implemented 119 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 7 bidirectional pins
    Info (21061): Implemented 92 logic cells
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Thu Oct 25 23:28:09 2018
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


