# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci
# IP: The module: 'OLED_ip_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/sources_1/ip/charLib/charLib.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==charLib || ORIG_REF_NAME==charLib}]

# XDC: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/sources_1/ip/charLib/charLib_ooc.xdc

# XDC: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc
# XDC: The top module name and the constraint reference have the same name: 'OLED_ip_0'. Do not add the DONT_TOUCH constraint.
set_property DONT_TOUCH TRUE [get_cells inst]

# IP: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_ip_0.xci
# IP: The module: 'OLED_ip_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# IP: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/sources_1/ip/charLib/charLib.xci
#dup# set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==charLib || ORIG_REF_NAME==charLib}]

# XDC: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/sources_1/ip/charLib/charLib_ooc.xdc

# XDC: /home/thnguyn2/source_code/ECE_527_MP/mp2/partA/partA.srcs/sources_1/ip/OLED_ip_0/OLED_porting_2.srcs/constrs_1/new/OLED_porting_2_constr.xdc
# XDC: The top module name and the constraint reference have the same name: 'OLED_ip_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property DONT_TOUCH TRUE [get_cells inst]
