
*** Running vivado
    with args -log Top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 207.801 ; gain = 0.848
Command: synth_design -top Top -part xc7vx485tffg1157-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:54 . Memory (MB): peak = 288.137 ; gain = 81.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TBT' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:23]
	Parameter W bound to: 8 - type: integer 
	Parameter l bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TBT' (1#1) [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/TBT.v:23]
INFO: [Synth 8-638] synthesizing module 'IBP' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:23]
	Parameter W bound to: 8 - type: integer 
	Parameter Length bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Intra_mode' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Intra_mode' (2#1) [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Intra_mode.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'DataOut1' does not match port width (8) of module 'Intra_mode' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:108]
WARNING: [Synth 8-689] width (1) of port connection 'DataOut2' does not match port width (8) of module 'Intra_mode' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:109]
WARNING: [Synth 8-689] width (1) of port connection 'DataOut3' does not match port width (8) of module 'Intra_mode' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:110]
INFO: [Synth 8-256] done synthesizing module 'IBP' (3#1) [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/IBP.v:23]
INFO: [Synth 8-638] synthesizing module 'VLC' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
	Parameter W bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'VLC' (4#1) [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:23]
INFO: [Synth 8-638] synthesizing module 'Residual_BRAM' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.runs/synth_2/.Xil/Vivado-3608-LAPTOP-OB98NEGH/realtime/Residual_BRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Residual_BRAM' (5#1) [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.runs/synth_2/.Xil/Vivado-3608-LAPTOP-OB98NEGH/realtime/Residual_BRAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Top' (6#1) [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:58 . Memory (MB): peak = 327.297 ; gain = 120.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:59 . Memory (MB): peak = 327.297 ; gain = 120.344
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'Residual_BRAM' instantiated as 'b' [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/Top.v:160]
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.runs/synth_2/.Xil/Vivado-3608-LAPTOP-OB98NEGH/dcp/Residual_BRAM_in_context.xdc] for cell 'b'
Finished Parsing XDC File [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.runs/synth_2/.Xil/Vivado-3608-LAPTOP-OB98NEGH/dcp/Residual_BRAM_in_context.xdc] for cell 'b'
Parsing XDC File [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
Finished Parsing XDC File [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/constrs_1/new/implementation1.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.807 . Memory (MB): peak = 800.852 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'b' at clock pin 'clka' is different from the actual clock period '17.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:02:29 . Memory (MB): peak = 802.023 ; gain = 595.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:02:30 . Memory (MB): peak = 802.023 ; gain = 595.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:02:30 . Memory (MB): peak = 802.023 ; gain = 595.070
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/lenovo10/Desktop/frame-compression/frame-compression/frame-compression.srcs/sources_1/new/VLC.v:83]
INFO: [Synth 8-5544] ROM "BP_mode4" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:22 ; elapsed = 00:02:36 . Memory (MB): peak = 802.023 ; gain = 595.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           3|     25346|
|2     |Top__GC0      |           1|      1716|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    512 Bit       Adders := 15    
	   4 Input    512 Bit       Adders := 12    
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 3     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 24    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 14    
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VLC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    512 Bit       Adders := 5     
	   4 Input    512 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module TBT 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module Intra_mode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
Module IBP 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 11    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:23 ; elapsed = 00:02:38 . Memory (MB): peak = 802.023 ; gain = 595.070
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:38 . Memory (MB): peak = 802.023 ; gain = 595.070
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:23 ; elapsed = 00:02:38 . Memory (MB): peak = 802.023 ; gain = 595.070

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           3|     25346|
|2     |Top__GC0      |           1|      1716|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/t1/\DataOut_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_0/t2/Mem_reg[0][7]' (FDRE) to 'i_0/t2/reset[1].Mem_reg[1][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/t2/\reset[1].Mem_reg[1][7] )
WARNING: [Synth 8-3332] Sequential element (DataOut_reg[7]) is unused and will be removed from module TBT.
WARNING: [Synth 8-3332] Sequential element (DataOutEn_reg) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[7]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[6]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[5]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[4]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[3]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[2]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut1_reg[1]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[7]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[6]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[5]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[4]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[3]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[2]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut2_reg[1]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[7]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[6]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[5]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[4]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[3]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[2]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (DataOut3_reg[1]) is unused and will be removed from module Intra_mode.
WARNING: [Synth 8-3332] Sequential element (reset[2].Mem_reg[2][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[3].Mem_reg[3][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[4].Mem_reg[4][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[5].Mem_reg[5][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[6].Mem_reg[6][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[7].Mem_reg[7][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[8].Mem_reg[8][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (reset[1].Mem_reg[1][7]) is unused and will be removed from module IBP.
WARNING: [Synth 8-3332] Sequential element (Mem_reg[0][7]) is unused and will be removed from module IBP.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:06:01 . Memory (MB): peak = 898.469 ; gain = 691.516
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:04 ; elapsed = 00:06:01 . Memory (MB): peak = 898.469 ; gain = 691.516

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           1|     15975|
|2     |Top__GC0      |           1|      1116|
|3     |VLC__1        |           2|     15975|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:35 ; elapsed = 00:06:35 . Memory (MB): peak = 898.469 ; gain = 691.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |VLC           |           1|     15975|
|2     |Top__GC0      |           1|      1116|
|3     |VLC__1        |           2|     15975|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:14 ; elapsed = 00:07:17 . Memory (MB): peak = 917.055 ; gain = 710.102
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:05:14 ; elapsed = 00:07:17 . Memory (MB): peak = 917.055 ; gain = 710.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:05:14 ; elapsed = 00:07:17 . Memory (MB): peak = 917.055 ; gain = 710.102
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:30 ; elapsed = 00:07:34 . Memory (MB): peak = 917.055 ; gain = 710.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:31 ; elapsed = 00:07:35 . Memory (MB): peak = 917.055 ; gain = 710.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:31 ; elapsed = 00:07:35 . Memory (MB): peak = 917.055 ; gain = 710.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|IBP         | reset[6].Mem_reg[6][2] | 5      | 3     | YES          | NO                 | YES               | 3      | 0       | 
|IBP         | reset[8].Mem_reg[8][6] | 7      | 4     | YES          | NO                 | YES               | 4      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Residual_BRAM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Residual_BRAM |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |  1556|
|4     |LUT1          |    15|
|5     |LUT2          |  4637|
|6     |LUT3          |  5316|
|7     |LUT4          |   628|
|8     |LUT5          |  2557|
|9     |LUT6          |  9130|
|10    |MUXF7         |  1490|
|11    |SRL16E        |     7|
|12    |FDRE          |  1673|
|13    |IBUF          |    15|
|14    |OBUF          |    20|
+------+--------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           | 27061|
|2     |  t3     |VLC        |  8877|
|3     |  t4     |VLC__2     |  8877|
|4     |  t5     |VLC__1     |  8877|
|5     |  t1     |TBT        |     9|
|6     |  t2     |IBP        |   207|
|7     |    uut  |Intra_mode |    30|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:31 ; elapsed = 00:07:35 . Memory (MB): peak = 917.055 ; gain = 710.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:22 ; elapsed = 00:05:44 . Memory (MB): peak = 917.055 ; gain = 222.801
Synthesis Optimization Complete : Time (s): cpu = 00:05:31 ; elapsed = 00:07:36 . Memory (MB): peak = 917.055 ; gain = 710.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:43 ; elapsed = 00:07:34 . Memory (MB): peak = 917.055 ; gain = 702.918
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 917.055 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 917.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul 05 17:45:57 2018...
