import{_ as l}from"./plugin-vue_export-helper-DlAUqK2U.js";import{c as n,d as s,e as t,r as e,o as h}from"./app-K29S6iA3.js";const d={};function p(k,i){const a=e("Mermaid");return h(),n("div",null,[i[0]||(i[0]=s('<h1 id="实验3-hmdi输出实验" tabindex="-1"><a class="header-anchor" href="#实验3-hmdi输出实验"><span>实验3：HMDI输出实验</span></a></h1><p><strong>实验 Vivado 工程：</strong> <code>hdmi_output_test</code><br><strong>责任角色：</strong> FPGA 工程师</p><h2 id="实验概述" tabindex="-1"><a class="header-anchor" href="#实验概述"><span>实验概述</span></a></h2><p>本章通过HDMI彩条输出实验，为后续视频处理奠定基础。实验不涉及PS系统，需掌握FPGA基础知识，重点关注以下要素：</p><ul><li><strong>像素时钟</strong>：分辨率相关的时序基准（本实验采用720p，74.25MHz）</li><li><strong>时序参数</strong>：行/场同步信号的有效长度、前后肩周期</li><li><strong>数据生成</strong>：RGB彩条数据的产生与编码</li></ul><blockquote><p><strong>实验特点</strong>：<br> 开发板直接使用FPGA的3.3V差分IO驱动HDMI接口，无需外置编码芯片。</p></blockquote><hr><h2 id="硬件设计" tabindex="-1"><a class="header-anchor" href="#硬件设计"><span>硬件设计</span></a></h2><h3 id="hdmi接口方案" tabindex="-1"><a class="header-anchor" href="#hdmi接口方案"><span>HDMI接口方案</span></a></h3>',9)),t(a,{id:"mermaid-41",code:"eJx1kz9PwkAYxnc+xQUWDRppCwW6mR4BEzUNGB2MA5YrEhpqStG46ebgvygMGhycNA6GRU1MDF+GlvAtvHLXej3gtjfPL0/f93nf1u3q8RHYgTGAX7tzSOstWPF6A+/6Y3L+NLl4mKr+8wVhP641WkBQphWAVacqJuMHEUYkjMQyqxwjESbNMALvkyaMzDK8T4YwWYZJ8T4yYfIsw/tk6VwpCqmmpTd5oxyFRBYKnFCrFosGOe5+ej937v2V2x+EPtpeOcgwp4BkZhdo1imymS8Vt2FA4LGKttVp1aIyDVjAE0Xk2Ra8m1f38ms0fHFvv0MHtaBSA7wiXDDmFXWTShnFL8DShqiSOZdZDK5TDC8HFwTzg2WpkgYphddcshygmZ06gMhBurOw49Hwedx7XPP676Pf4bj7FrqVC8Hx4fjLqI3sE8TmgnWaC259vk6PDuc+X6cHJ+Dr5oD/Pp0zE5E/ARgN01QSRt5YaTu21URKQpIkhvJXHULyAgjnTxnZyC9g/NEppOt6BIr9AW90Ca4="}),i[1]||(i[1]=s(`<ul><li><strong>信号类型</strong>：TMDS差分信号（FPGA直接输出）</li><li><strong>分辨率支持</strong>：720p (1280x720@60Hz)</li><li><strong>关键参数</strong>：</li></ul><table><thead><tr><th>参数类型</th><th>符号</th><th>值</th><th>说明</th></tr></thead><tbody><tr><td><strong>行时序</strong></td><td>H_ACTIVE</td><td>1280</td><td>行有效像素周期数</td></tr><tr><td></td><td>H_FP</td><td>110</td><td>行同步前肩长度</td></tr><tr><td></td><td>H_SYNC</td><td>40</td><td>行同步脉冲长度</td></tr><tr><td></td><td>H_BP</td><td>220</td><td>行同步后肩长度</td></tr><tr><td><strong>场时序</strong></td><td>V_ACTIVE</td><td>720</td><td>场有效行数</td></tr><tr><td></td><td>V_FP</td><td>5</td><td>场同步前肩长度</td></tr><tr><td></td><td>V_SYNC</td><td>5</td><td>场同步脉冲长度</td></tr><tr><td></td><td>V_BP</td><td>20</td><td>场同步后肩长度</td></tr></tbody></table><hr><h2 id="vivado工程搭建" tabindex="-1"><a class="header-anchor" href="#vivado工程搭建"><span>Vivado工程搭建</span></a></h2><h3 id="工程初始化" tabindex="-1"><a class="header-anchor" href="#工程初始化"><span>工程初始化</span></a></h3><ol><li><p><strong>新建工程</strong></p><ul><li>工程名：<code>hdmi_output_test</code></li><li>复制<code>repo</code>文件夹至工程目录（包含HDMI编码器IP）</li></ul></li><li><p><strong>添加第三方IP</strong></p><div class="language-操作步骤 line-numbers-mode" data-highlighter="shiki" data-ext="操作步骤" data-title="操作步骤" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span>IP Catalog → Add Repository → 选择repo文件夹 → 确认添加</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div></div></div><ul><li><strong>关键IP</strong>：<code>RGB to DVI Video Encoder</code>（Digilent提供）</li></ul></li></ol><hr><h3 id="ip核配置" tabindex="-1"><a class="header-anchor" href="#ip核配置"><span>IP核配置</span></a></h3><h4 id="hdmi编码器ip-rgb-to-dvi" tabindex="-1"><a class="header-anchor" href="#hdmi编码器ip-rgb-to-dvi"><span>HDMI编码器IP（RGB to DVI）</span></a></h4><ul><li><strong>IP名称</strong>：<code>rgb2dvi_0</code></li><li><strong>配置参数</strong>： <ul><li>时钟源：内部生成（由像素时钟驱动）</li><li>TMDS时钟范围：<code>&lt;120 MHz</code>（720p模式）</li></ul></li></ul><h4 id="像素时钟生成模块-pll" tabindex="-1"><a class="header-anchor" href="#像素时钟生成模块-pll"><span>像素时钟生成模块（PLL）</span></a></h4><ul><li><strong>IP名称</strong>：<code>video_clock</code></li><li><strong>输入时钟</strong>：50MHz（开发板PL端晶振）</li><li><strong>输出时钟</strong>： <ul><li><code>clk_out1</code>：74.25MHz（像素时钟）</li><li><code>clk_out2</code>：371.25MHz（5倍频，用于TMDS串行化）</li></ul></li></ul><hr><h3 id="彩条生成模块" tabindex="-1"><a class="header-anchor" href="#彩条生成模块"><span>彩条生成模块</span></a></h3><h4 id="模块功能" tabindex="-1"><a class="header-anchor" href="#模块功能"><span>模块功能</span></a></h4><ul><li>产生720p时序信号（HS/VS/DE）</li><li>生成水平方向8色渐变彩条（RGB 24-bit）</li></ul><h4 id="代码核心逻辑" tabindex="-1"><a class="header-anchor" href="#代码核心逻辑"><span>代码核心逻辑</span></a></h4><div class="language-verilog line-numbers-mode" data-highlighter="shiki" data-ext="verilog" data-title="verilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">module</span><span style="--shiki-light:#C18401;--shiki-dark:#E5C07B;"> color_bar</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> clk,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 74.25MHz像素时钟</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> rst,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 高电平复位</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> hs,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 行同步信号（高有效）</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> vs,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 场同步信号（高有效）</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> de,        </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 数据有效信号</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">7</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] rgb_r, </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// R分量</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">7</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] rgb_g, </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// G分量</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">7</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] rgb_b  </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// B分量</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">);</span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 时序参数定义（见5.2.1节表格）</span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 彩条生成逻辑...</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">endmodule</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><hr><h3 id="顶层模块设计" tabindex="-1"><a class="header-anchor" href="#顶层模块设计"><span>顶层模块设计</span></a></h3><h4 id="模块结构" tabindex="-1"><a class="header-anchor" href="#模块结构"><span>模块结构</span></a></h4><div class="language-verilog line-numbers-mode" data-highlighter="shiki" data-ext="verilog" data-title="verilog" style="--shiki-light:#383A42;--shiki-dark:#abb2bf;--shiki-light-bg:#FAFAFA;--shiki-dark-bg:#282c34;"><pre class="shiki shiki-themes one-light one-dark-pro vp-code"><code><span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">module</span><span style="--shiki-light:#C18401;--shiki-dark:#E5C07B;"> top</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> clk_50m,     </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 50MHz输入时钟</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    input</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> rst_n,       </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// 复位信号（低有效）</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">    output</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;"> [</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">] tmds  </span><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">// HDMI差分信号</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">);</span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 时钟模块例化</span></span>
<span class="line"><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">    video_clock</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;"> u_clk</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk_in1(clk_50m),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk_out1(pixel_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk_out2(serial_clk)</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    );</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    </span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // 彩条生成模块例化</span></span>
<span class="line"><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">    color_bar</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;"> u_color</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .clk(pixel_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rst(~rst_n),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .hs(hs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vs(vs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .de(de),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rgb_r(r),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rgb_g(g),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .rgb_b(b)</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    );</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    </span></span>
<span class="line"><span style="--shiki-light:#A0A1A7;--shiki-light-font-style:italic;--shiki-dark:#7F848E;--shiki-dark-font-style:italic;">    // HDMI编码器例化</span></span>
<span class="line"><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;">    rgb2dvi_0</span><span style="--shiki-light:#E45649;--shiki-dark:#E06C75;"> u_dvi</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">(</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .PixelClk(pixel_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .SerialClk(serial_clk),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .aRst(~rst_n),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pData({r,g,b}),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pHSync(hs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pVSync(vs),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .vid_pVDE(de),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Clk_p(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">]),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Clk_n(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">2</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">]),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Data_p(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">1</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">0</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">]),</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">        .TMDS_Data_n(tmds[</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">3</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">:</span><span style="--shiki-light:#986801;--shiki-dark:#D19A66;">2</span><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">])</span></span>
<span class="line"><span style="--shiki-light:#383A42;--shiki-dark:#ABB2BF;">    );</span></span>
<span class="line"><span style="--shiki-light:#A626A4;--shiki-dark:#C678DD;">endmodule</span></span></code></pre><div class="line-numbers" aria-hidden="true" style="counter-reset:line-number 0;"><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div><div class="line-number"></div></div></div><hr><h2 id="关键实现步骤" tabindex="-1"><a class="header-anchor" href="#关键实现步骤"><span>关键实现步骤</span></a></h2><ol><li><p><strong>IP核生成</strong></p><ul><li>通过IP Catalog添加并配置<code>rgb2dvi_0</code>和<code>video_clock</code>模块。</li></ul></li><li><p><strong>代码集成</strong></p><ul><li>将彩条生成模块<code>color_bar.v</code>加入工程，并连接至顶层模块。</li></ul></li><li><p><strong>约束文件配置</strong></p><ul><li>指定HDMI接口引脚位置与电平标准（LVDS_33）。</li></ul></li><li><p><strong>综合与实现</strong></p><ul><li>运行全流程编译，检查时序收敛性。</li></ul></li></ol><hr><h2 id="注意事项" tabindex="-1"><a class="header-anchor" href="#注意事项"><span>注意事项</span></a></h2><ol><li><p><strong>时钟精度</strong></p><ul><li>确保像素时钟误差在±1%以内，避免显示抖动。</li></ul></li><li><p><strong>差分信号约束</strong></p><ul><li>需在XDC文件中声明TMDS信号的差分对属性。</li></ul></li><li><p><strong>复位逻辑</strong></p><ul><li>编码器IP的复位信号需与像素时钟同步。</li></ul></li></ol><hr><blockquote><p><strong>扩展学习</strong>：<br> 可通过修改<code>color_bar</code>模块的时序参数，适配其他分辨率（如1080p），需同步调整像素时钟与编码器配置。</p></blockquote>`,30))])}const o=l(d,[["render",p],["__file","chapter3.html.vue"]]),g=JSON.parse('{"path":"/experiment/chapter3.html","title":"实验3：HMDI输出实验","lang":"zh-CN","frontmatter":{},"headers":[{"level":2,"title":"实验概述","slug":"实验概述","link":"#实验概述","children":[]},{"level":2,"title":"硬件设计","slug":"硬件设计","link":"#硬件设计","children":[{"level":3,"title":"HDMI接口方案","slug":"hdmi接口方案","link":"#hdmi接口方案","children":[]}]},{"level":2,"title":"Vivado工程搭建","slug":"vivado工程搭建","link":"#vivado工程搭建","children":[{"level":3,"title":"工程初始化","slug":"工程初始化","link":"#工程初始化","children":[]},{"level":3,"title":"IP核配置","slug":"ip核配置","link":"#ip核配置","children":[]},{"level":3,"title":"彩条生成模块","slug":"彩条生成模块","link":"#彩条生成模块","children":[]},{"level":3,"title":"顶层模块设计","slug":"顶层模块设计","link":"#顶层模块设计","children":[]}]},{"level":2,"title":"关键实现步骤","slug":"关键实现步骤","link":"#关键实现步骤","children":[]},{"level":2,"title":"注意事项","slug":"注意事项","link":"#注意事项","children":[]}],"git":{"createdTime":1743470207000,"updatedTime":1749345260000,"contributors":[{"name":"Xianzhong Zhou","username":"Xianzhong Zhou","email":"zhouxzh@gdut.edu.cn","commits":2,"url":"https://github.com/Xianzhong Zhou"}]},"readingTime":{"minutes":3.5,"words":1050},"filePathRelative":"experiment/chapter3.md","localizedDate":"2025年4月1日"}');export{o as comp,g as data};
