Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test_isim_beh.exe" -prj "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test_beh.prj" "work.spi_top_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi.v" into library work
Analyzing Verilog file "C:/Users/hajna/Documents/RendszerArchitekturakHF/amba_apb_if.v" into library work
Analyzing Verilog file "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top.v" into library work
Analyzing Verilog file "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test.v" Line 33: Target <PADDR> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test.v" Line 34: Target <PWRITE> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test.v" Line 37: Target <PSEL> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test.v" Line 38: Target <PENABLE> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test.v" Line 40: Target <STRB> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:1016 - "C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top.v" Line 48: Port rw_addr is not connected to this instance
Completed static elaboration
Compiling module amba_apb_if
Compiling module spi
Compiling module spi_top
Compiling module spi_top_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/hajna/Documents/RendszerArchitekturakHF/spi_top_test_isim_beh.exe
Fuse Memory Usage: 29804 KB
Fuse CPU Usage: 952 ms
