{
  "module_name": "sun20i-d1-ccu.h",
  "hash_id": "30c153c2d98708f2971cf196e7c8d84ffbf726ae1201741806b64f5ed06a2ae3",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun20i-d1-ccu.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_SUN20I_D1_CCU_H_\n#define _DT_BINDINGS_CLK_SUN20I_D1_CCU_H_\n\n#define CLK_PLL_CPUX\t\t0\n#define CLK_PLL_DDR0\t\t1\n#define CLK_PLL_PERIPH0_4X\t2\n#define CLK_PLL_PERIPH0_2X\t3\n#define CLK_PLL_PERIPH0_800M\t4\n#define CLK_PLL_PERIPH0\t\t5\n#define CLK_PLL_PERIPH0_DIV3\t6\n#define CLK_PLL_VIDEO0_4X\t7\n#define CLK_PLL_VIDEO0_2X\t8\n#define CLK_PLL_VIDEO0\t\t9\n#define CLK_PLL_VIDEO1_4X\t10\n#define CLK_PLL_VIDEO1_2X\t11\n#define CLK_PLL_VIDEO1\t\t12\n#define CLK_PLL_VE\t\t13\n#define CLK_PLL_AUDIO0_4X\t14\n#define CLK_PLL_AUDIO0_2X\t15\n#define CLK_PLL_AUDIO0\t\t16\n#define CLK_PLL_AUDIO1\t\t17\n#define CLK_PLL_AUDIO1_DIV2\t18\n#define CLK_PLL_AUDIO1_DIV5\t19\n#define CLK_CPUX\t\t20\n#define CLK_CPUX_AXI\t\t21\n#define CLK_CPUX_APB\t\t22\n#define CLK_PSI_AHB\t\t23\n#define CLK_APB0\t\t24\n#define CLK_APB1\t\t25\n#define CLK_MBUS\t\t26\n#define CLK_DE\t\t\t27\n#define CLK_BUS_DE\t\t28\n#define CLK_DI\t\t\t29\n#define CLK_BUS_DI\t\t30\n#define CLK_G2D\t\t\t31\n#define CLK_BUS_G2D\t\t32\n#define CLK_CE\t\t\t33\n#define CLK_BUS_CE\t\t34\n#define CLK_VE\t\t\t35\n#define CLK_BUS_VE\t\t36\n#define CLK_BUS_DMA\t\t37\n#define CLK_BUS_MSGBOX0\t\t38\n#define CLK_BUS_MSGBOX1\t\t39\n#define CLK_BUS_MSGBOX2\t\t40\n#define CLK_BUS_SPINLOCK\t41\n#define CLK_BUS_HSTIMER\t\t42\n#define CLK_AVS\t\t\t43\n#define CLK_BUS_DBG\t\t44\n#define CLK_BUS_PWM\t\t45\n#define CLK_BUS_IOMMU\t\t46\n#define CLK_DRAM\t\t47\n#define CLK_MBUS_DMA\t\t48\n#define CLK_MBUS_VE\t\t49\n#define CLK_MBUS_CE\t\t50\n#define CLK_MBUS_TVIN\t\t51\n#define CLK_MBUS_CSI\t\t52\n#define CLK_MBUS_G2D\t\t53\n#define CLK_MBUS_RISCV\t\t54\n#define CLK_BUS_DRAM\t\t55\n#define CLK_MMC0\t\t56\n#define CLK_MMC1\t\t57\n#define CLK_MMC2\t\t58\n#define CLK_BUS_MMC0\t\t59\n#define CLK_BUS_MMC1\t\t60\n#define CLK_BUS_MMC2\t\t61\n#define CLK_BUS_UART0\t\t62\n#define CLK_BUS_UART1\t\t63\n#define CLK_BUS_UART2\t\t64\n#define CLK_BUS_UART3\t\t65\n#define CLK_BUS_UART4\t\t66\n#define CLK_BUS_UART5\t\t67\n#define CLK_BUS_I2C0\t\t68\n#define CLK_BUS_I2C1\t\t69\n#define CLK_BUS_I2C2\t\t70\n#define CLK_BUS_I2C3\t\t71\n#define CLK_SPI0\t\t72\n#define CLK_SPI1\t\t73\n#define CLK_BUS_SPI0\t\t74\n#define CLK_BUS_SPI1\t\t75\n#define CLK_EMAC_25M\t\t76\n#define CLK_BUS_EMAC\t\t77\n#define CLK_IR_TX\t\t78\n#define CLK_BUS_IR_TX\t\t79\n#define CLK_BUS_GPADC\t\t80\n#define CLK_BUS_THS\t\t81\n#define CLK_I2S0\t\t82\n#define CLK_I2S1\t\t83\n#define CLK_I2S2\t\t84\n#define CLK_I2S2_ASRC\t\t85\n#define CLK_BUS_I2S0\t\t86\n#define CLK_BUS_I2S1\t\t87\n#define CLK_BUS_I2S2\t\t88\n#define CLK_SPDIF_TX\t\t89\n#define CLK_SPDIF_RX\t\t90\n#define CLK_BUS_SPDIF\t\t91\n#define CLK_DMIC\t\t92\n#define CLK_BUS_DMIC\t\t93\n#define CLK_AUDIO_DAC\t\t94\n#define CLK_AUDIO_ADC\t\t95\n#define CLK_BUS_AUDIO\t\t96\n#define CLK_USB_OHCI0\t\t97\n#define CLK_USB_OHCI1\t\t98\n#define CLK_BUS_OHCI0\t\t99\n#define CLK_BUS_OHCI1\t\t100\n#define CLK_BUS_EHCI0\t\t101\n#define CLK_BUS_EHCI1\t\t102\n#define CLK_BUS_OTG\t\t103\n#define CLK_BUS_LRADC\t\t104\n#define CLK_BUS_DPSS_TOP\t105\n#define CLK_HDMI_24M\t\t106\n#define CLK_HDMI_CEC_32K\t107\n#define CLK_HDMI_CEC\t\t108\n#define CLK_BUS_HDMI\t\t109\n#define CLK_MIPI_DSI\t\t110\n#define CLK_BUS_MIPI_DSI\t111\n#define CLK_TCON_LCD0\t\t112\n#define CLK_BUS_TCON_LCD0\t113\n#define CLK_TCON_TV\t\t114\n#define CLK_BUS_TCON_TV\t\t115\n#define CLK_TVE\t\t\t116\n#define CLK_BUS_TVE_TOP\t\t117\n#define CLK_BUS_TVE\t\t118\n#define CLK_TVD\t\t\t119\n#define CLK_BUS_TVD_TOP\t\t120\n#define CLK_BUS_TVD\t\t121\n#define CLK_LEDC\t\t122\n#define CLK_BUS_LEDC\t\t123\n#define CLK_CSI_TOP\t\t124\n#define CLK_CSI_MCLK\t\t125\n#define CLK_BUS_CSI\t\t126\n#define CLK_TPADC\t\t127\n#define CLK_BUS_TPADC\t\t128\n#define CLK_BUS_TZMA\t\t129\n#define CLK_DSP\t\t\t130\n#define CLK_BUS_DSP_CFG\t\t131\n#define CLK_RISCV\t\t132\n#define CLK_RISCV_AXI\t\t133\n#define CLK_BUS_RISCV_CFG\t134\n#define CLK_FANOUT_24M\t\t135\n#define CLK_FANOUT_12M\t\t136\n#define CLK_FANOUT_16M\t\t137\n#define CLK_FANOUT_25M\t\t138\n#define CLK_FANOUT_32K\t\t139\n#define CLK_FANOUT_27M\t\t140\n#define CLK_FANOUT_PCLK\t\t141\n#define CLK_FANOUT0\t\t142\n#define CLK_FANOUT1\t\t143\n#define CLK_FANOUT2\t\t144\n#define CLK_BUS_CAN0\t\t145\n#define CLK_BUS_CAN1\t\t146\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}