

================================================================
== Vivado HLS Report for 'conv2D'
================================================================
* Date:           Thu Dec 19 06:41:45 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   22|  34861|   22|  34861|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_updateBuffer_fu_307      |updateBuffer      |    6|  231|    6|  231|   none  |
        |grp_initializeBuffer_fu_345  |initializeBuffer  |    4|  103|    4|  103|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +------------------------------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |                                    |   Latency   | Iteration |  Initiation Interval  |   Trip  |          |
        |              Loop Name             | min |  max  |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------------------------------+-----+-------+-----------+-----------+-----------+---------+----------+
        |- Output_Row                        |   21|  34860| 21 ~ 3486 |          -|          -|  1 ~ 10 |    no    |
        | + Output_Col                       |   14|   3380|  14 ~ 338 |          -|          -|  1 ~ 10 |    no    |
        |  ++ Cal_Outer_Loop_Cal_Inner_Loop  |    4|    103|          5|          1|          1| 1 ~ 100 |    yes   |
        +------------------------------------+-----+-------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      8|       0|    645|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      6|    4649|   8828|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    386|
|Register         |        0|      -|    2349|     32|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    6998|   9891|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       6|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------------+---------+-------+------+------+
    |           Instance          |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+------------------------+---------+-------+------+------+
    |conv2D_mux_255_32cud_x_U118  |conv2D_mux_255_32cud_x  |        0|      0|     0|   113|
    |grp_initializeBuffer_fu_345  |initializeBuffer        |        0|      5|  1188|  1402|
    |grp_updateBuffer_fu_307      |updateBuffer            |        0|      1|  3461|  7313|
    +-----------------------------+------------------------+---------+-------+------+------+
    |Total                        |                        |        0|      6|  4649|  8828|
    +-----------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |conv2D_mac_muladdfYi_U119  |conv2D_mac_muladdfYi  | i0 + i1 * i2 |
    |conv2D_mac_muladdg8j_U120  |conv2D_mac_muladdg8j  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_691_p2                |     *    |      4|  0|  20|          32|          32|
    |tmp_32_i_fu_1085_p2            |     *    |      4|  0|  20|          32|          32|
    |ik_col_fu_1020_p2              |     +    |      0|  0|  38|           1|          31|
    |ik_row_fu_982_p2               |     +    |      0|  0|  38|           1|          31|
    |index_col_out_1_fu_956_p2      |     +    |      0|  0|  38|          31|           1|
    |index_row_out_1_fu_716_p2      |     +    |      0|  0|  38|           1|          31|
    |indvar_flatten_next_fu_976_p2  |     +    |      0|  0|  71|          64|           1|
    |next_mul_fu_701_p2             |     +    |      0|  0|  45|           7|          38|
    |sum_fu_1089_p2                 |     +    |      0|  0|  39|          32|          32|
    |tmp_19_fu_667_p2               |     +    |      0|  0|  32|           1|          32|
    |tmp_25_fu_1098_p2              |     +    |      0|  0|  21|          15|          15|
    |tmp_fu_655_p2                  |     +    |      0|  0|  32|           1|          32|
    |tmp_20_fu_673_p2               |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_661_p2                |     -    |      0|  0|  32|          32|          32|
    |exitcond_flatten_fu_971_p2     |   icmp   |      0|  0|  29|          64|          64|
    |tmp_21_fu_711_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_23_fu_951_p2               |   icmp   |      0|  0|  18|          32|          32|
    |tmp_28_i_fu_966_p2             |   icmp   |      0|  0|  18|          32|          32|
    |ik_col_i_mid2_fu_988_p3        |  select  |      0|  0|  31|           1|          31|
    |tmp_27_i_mid2_v_fu_996_p3      |  select  |      0|  0|  31|           1|          31|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      8|  0| 645|         447|         597|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4            |   9|          2|    1|          2|
    |ap_phi_mux_ik_row_i_phi_fu_276_p4  |   9|          2|   31|         62|
    |buffer_0_fu_76                     |   9|          2|   32|         64|
    |buffer_10_fu_116                   |   9|          2|   32|         64|
    |buffer_11_fu_120                   |   9|          2|   32|         64|
    |buffer_12_fu_124                   |   9|          2|   32|         64|
    |buffer_13_fu_128                   |   9|          2|   32|         64|
    |buffer_14_fu_132                   |   9|          2|   32|         64|
    |buffer_15_fu_136                   |   9|          2|   32|         64|
    |buffer_16_fu_140                   |   9|          2|   32|         64|
    |buffer_17_fu_144                   |   9|          2|   32|         64|
    |buffer_18_fu_148                   |   9|          2|   32|         64|
    |buffer_19_fu_152                   |   9|          2|   32|         64|
    |buffer_1_fu_80                     |   9|          2|   32|         64|
    |buffer_20_fu_156                   |   9|          2|   32|         64|
    |buffer_21_fu_160                   |   9|          2|   32|         64|
    |buffer_22_fu_164                   |   9|          2|   32|         64|
    |buffer_23_fu_168                   |   9|          2|   32|         64|
    |buffer_24_fu_172                   |   9|          2|   32|         64|
    |buffer_2_fu_84                     |   9|          2|   32|         64|
    |buffer_3_fu_88                     |   9|          2|   32|         64|
    |buffer_4_fu_92                     |   9|          2|   32|         64|
    |buffer_5_fu_96                     |   9|          2|   32|         64|
    |buffer_6_fu_100                    |   9|          2|   32|         64|
    |buffer_7_fu_104                    |   9|          2|   32|         64|
    |buffer_8_fu_108                    |   9|          2|   32|         64|
    |buffer_9_fu_112                    |   9|          2|   32|         64|
    |ik_col_i_reg_296                   |   9|          2|   31|         62|
    |ik_row_i_reg_272                   |   9|          2|   31|         62|
    |in_data_address0                   |  15|          3|   14|         42|
    |in_data_ce0                        |  15|          3|    1|          3|
    |index_col_out_reg_249              |   9|          2|   31|         62|
    |index_row_out_reg_226              |   9|          2|   31|         62|
    |indvar_flatten_reg_261             |   9|          2|   64|        128|
    |phi_mul_reg_238                    |   9|          2|   38|         76|
    |sum_1_i_reg_283                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 386|         84| 1107|       2235|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |bound_reg_1553                            |  64|   0|   64|          0|
    |buffer_0_fu_76                            |  32|   0|   32|          0|
    |buffer_10_fu_116                          |  32|   0|   32|          0|
    |buffer_11_fu_120                          |  32|   0|   32|          0|
    |buffer_12_fu_124                          |  32|   0|   32|          0|
    |buffer_13_fu_128                          |  32|   0|   32|          0|
    |buffer_14_fu_132                          |  32|   0|   32|          0|
    |buffer_15_fu_136                          |  32|   0|   32|          0|
    |buffer_16_fu_140                          |  32|   0|   32|          0|
    |buffer_17_fu_144                          |  32|   0|   32|          0|
    |buffer_18_fu_148                          |  32|   0|   32|          0|
    |buffer_19_fu_152                          |  32|   0|   32|          0|
    |buffer_1_fu_80                            |  32|   0|   32|          0|
    |buffer_20_fu_156                          |  32|   0|   32|          0|
    |buffer_21_fu_160                          |  32|   0|   32|          0|
    |buffer_22_fu_164                          |  32|   0|   32|          0|
    |buffer_23_fu_168                          |  32|   0|   32|          0|
    |buffer_24_fu_172                          |  32|   0|   32|          0|
    |buffer_2_fu_84                            |  32|   0|   32|          0|
    |buffer_3_fu_88                            |  32|   0|   32|          0|
    |buffer_4_fu_92                            |  32|   0|   32|          0|
    |buffer_5_fu_96                            |  32|   0|   32|          0|
    |buffer_6_fu_100                           |  32|   0|   32|          0|
    |buffer_7_fu_104                           |  32|   0|   32|          0|
    |buffer_8_fu_108                           |  32|   0|   32|          0|
    |buffer_9_fu_112                           |  32|   0|   32|          0|
    |exitcond_flatten_reg_1585                 |   1|   0|    1|          0|
    |grp_initializeBuffer_fu_345_ap_start_reg  |   1|   0|    1|          0|
    |grp_updateBuffer_fu_307_ap_start_reg      |   1|   0|    1|          0|
    |ik_col_i_reg_296                          |  31|   0|   31|          0|
    |ik_row_i_reg_272                          |  31|   0|   31|          0|
    |index_col_out_1_reg_1580                  |  31|   0|   31|          0|
    |index_col_out_reg_249                     |  31|   0|   31|          0|
    |index_row_out_1_reg_1571                  |  31|   0|   31|          0|
    |index_row_out_reg_226                     |  31|   0|   31|          0|
    |indvar_flatten_reg_261                    |  64|   0|   64|          0|
    |kernel_load_reg_1639                      |  32|   0|   32|          0|
    |next_mul_reg_1563                         |  38|   0|   38|          0|
    |phi_mul_reg_238                           |  38|   0|   38|          0|
    |reg_505                                   |  32|   0|   32|          0|
    |reg_511                                   |  32|   0|   32|          0|
    |reg_517                                   |  32|   0|   32|          0|
    |reg_523                                   |  32|   0|   32|          0|
    |reg_529                                   |  32|   0|   32|          0|
    |reg_535                                   |  32|   0|   32|          0|
    |reg_541                                   |  32|   0|   32|          0|
    |reg_547                                   |  32|   0|   32|          0|
    |reg_553                                   |  32|   0|   32|          0|
    |reg_559                                   |  32|   0|   32|          0|
    |reg_565                                   |  32|   0|   32|          0|
    |reg_571                                   |  32|   0|   32|          0|
    |reg_577                                   |  32|   0|   32|          0|
    |reg_583                                   |  32|   0|   32|          0|
    |reg_589                                   |  32|   0|   32|          0|
    |reg_595                                   |  32|   0|   32|          0|
    |reg_601                                   |  32|   0|   32|          0|
    |reg_607                                   |  32|   0|   32|          0|
    |reg_613                                   |  32|   0|   32|          0|
    |reg_619                                   |  32|   0|   32|          0|
    |reg_625                                   |  32|   0|   32|          0|
    |reg_631                                   |  32|   0|   32|          0|
    |reg_637                                   |  32|   0|   32|          0|
    |reg_643                                   |  32|   0|   32|          0|
    |reg_649                                   |  32|   0|   32|          0|
    |sum_1_i_reg_283                           |  32|   0|   32|          0|
    |tmp_20_reg_1543                           |  32|   0|   32|          0|
    |tmp_26_reg_1548                           |   5|   0|    5|          0|
    |tmp_27_i_mid2_v_reg_1594                  |  31|   0|   31|          0|
    |tmp_27_reg_1558                           |  15|   0|   15|          0|
    |tmp_28_reg_1634                           |  32|   0|   32|          0|
    |tmp_29_t_i_reg_1624                       |   5|   0|    5|          0|
    |tmp_32_i_reg_1644                         |  32|   0|   32|          0|
    |tmp_33_reg_1599                           |  11|   0|   11|          0|
    |tmp_34_reg_1604                           |   5|   0|    5|          0|
    |tmp_35_reg_1609                           |   5|   0|    5|          0|
    |tmp_36_reg_1614                           |  11|   0|   11|          0|
    |tmp_s_reg_1538                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_1585                 |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |2349|  32| 2286|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      conv2D     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      conv2D     | return value |
|in_data_address0   | out |   14|  ap_memory |     in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |     in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |     in_data     |     array    |
|out_data_address0  | out |   14|  ap_memory |     out_data    |     array    |
|out_data_ce0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_we0       | out |    1|  ap_memory |     out_data    |     array    |
|out_data_d0        | out |   32|  ap_memory |     out_data    |     array    |
|row_in             |  in |   32|   ap_none  |      row_in     |    scalar    |
|col_in             |  in |   32|   ap_none  |      col_in     |    scalar    |
|kernel_address0    | out |   10|  ap_memory |      kernel     |     array    |
|kernel_ce0         | out |    1|  ap_memory |      kernel     |     array    |
|kernel_q0          |  in |   32|  ap_memory |      kernel     |     array    |
|kernel_size_row    |  in |   32|   ap_none  | kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  | kernel_size_col |    scalar    |
+-------------------+-----+-----+------------+-----------------+--------------+

