<stg><name>matrixmul_3_Pipeline_loop1_loop2</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %col = alloca i32 1

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %row = alloca i32 1

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i7 0, i7 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln142 = store i4 0, i4 %row

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln142 = store i4 0, i4 %col

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %loop3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
loop3:0 %indvar_flatten13_load = load i7 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop3:1 %icmp_ln167 = icmp_eq  i7 %indvar_flatten13_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop3:2 %add_ln167_1 = add i7 %indvar_flatten13_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop3:3 %br_ln167 = br i1 %icmp_ln167, void %for.inc54, void %for.body62.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:66 %store_ln167 = store i7 %add_ln167_1, i7 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc54:0 %col_load = load i4 %col

]]></Node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc54:1 %row_load = load i4 %row

]]></Node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54:2 %add_ln167 = add i4 %row_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54:5 %icmp_ln168 = icmp_eq  i4 %col_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc54:6 %select_ln142 = select i1 %icmp_ln168, i4 0, i4 %col_load

]]></Node>
<StgValue><ssdm name="select_ln142"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc54:7 %select_ln167 = select i1 %icmp_ln168, i4 %add_ln167, i4 %row_load

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="4">
<![CDATA[
for.inc54:8 %trunc_ln167 = trunc i4 %select_ln167

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
for.inc54:9 %zext_ln167 = zext i4 %select_ln167

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc54:10 %tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln167, i3 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:19 %input_A_4_addr = getelementptr i32 %input_A_4, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_4_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:20 %input_A_4_load = load i3 %input_A_4_addr

]]></Node>
<StgValue><ssdm name="input_A_4_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:21 %input_A_5_addr = getelementptr i32 %input_A_5, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_5_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:22 %input_A_5_load = load i3 %input_A_5_addr

]]></Node>
<StgValue><ssdm name="input_A_5_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:23 %input_A_6_addr = getelementptr i32 %input_A_6, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_6_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:24 %input_A_6_load = load i3 %input_A_6_addr

]]></Node>
<StgValue><ssdm name="input_A_6_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:25 %input_A_7_addr = getelementptr i32 %input_A_7, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_7_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:26 %input_A_7_load = load i3 %input_A_7_addr

]]></Node>
<StgValue><ssdm name="input_A_7_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="4">
<![CDATA[
for.inc54:27 %zext_ln168 = zext i4 %select_ln142

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="4">
<![CDATA[
for.inc54:28 %zext_ln176 = zext i4 %select_ln142

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54:29 %add_ln176 = add i6 %tmp_1, i6 %zext_ln176

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:41 %input_B_4_addr = getelementptr i32 %input_B_4, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_4_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:42 %input_B_4_load = load i3 %input_B_4_addr

]]></Node>
<StgValue><ssdm name="input_B_4_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:43 %input_B_5_addr = getelementptr i32 %input_B_5, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_5_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:44 %input_B_5_load = load i3 %input_B_5_addr

]]></Node>
<StgValue><ssdm name="input_B_5_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:45 %input_B_6_addr = getelementptr i32 %input_B_6, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_6_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:46 %input_B_6_load = load i3 %input_B_6_addr

]]></Node>
<StgValue><ssdm name="input_B_6_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:47 %input_B_7_addr = getelementptr i32 %input_B_7, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_7_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:48 %input_B_7_load = load i3 %input_B_7_addr

]]></Node>
<StgValue><ssdm name="input_B_7_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc54:65 %add_ln168 = add i4 %select_ln142, i4 1

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:67 %store_ln142 = store i4 %select_ln167, i4 %row

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc54:68 %store_ln142 = store i4 %add_ln168, i4 %col

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:11 %input_A_addr = getelementptr i32 %input_A, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:12 %input_A_load = load i3 %input_A_addr

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:13 %input_A_1_addr = getelementptr i32 %input_A_1, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:14 %input_A_1_load = load i3 %input_A_1_addr

]]></Node>
<StgValue><ssdm name="input_A_1_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:15 %input_A_2_addr = getelementptr i32 %input_A_2, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_2_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:16 %input_A_2_load = load i3 %input_A_2_addr

]]></Node>
<StgValue><ssdm name="input_A_2_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:17 %input_A_3_addr = getelementptr i32 %input_A_3, i64 0, i64 %zext_ln167

]]></Node>
<StgValue><ssdm name="input_A_3_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:18 %input_A_3_load = load i3 %input_A_3_addr

]]></Node>
<StgValue><ssdm name="input_A_3_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:20 %input_A_4_load = load i3 %input_A_4_addr

]]></Node>
<StgValue><ssdm name="input_A_4_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:22 %input_A_5_load = load i3 %input_A_5_addr

]]></Node>
<StgValue><ssdm name="input_A_5_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:24 %input_A_6_load = load i3 %input_A_6_addr

]]></Node>
<StgValue><ssdm name="input_A_6_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:26 %input_A_7_load = load i3 %input_A_7_addr

]]></Node>
<StgValue><ssdm name="input_A_7_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:33 %input_B_addr = getelementptr i32 %input_B, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:34 %input_B_load = load i3 %input_B_addr

]]></Node>
<StgValue><ssdm name="input_B_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:35 %input_B_1_addr = getelementptr i32 %input_B_1, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:36 %input_B_1_load = load i3 %input_B_1_addr

]]></Node>
<StgValue><ssdm name="input_B_1_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:37 %input_B_2_addr = getelementptr i32 %input_B_2, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_2_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:38 %input_B_2_load = load i3 %input_B_2_addr

]]></Node>
<StgValue><ssdm name="input_B_2_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:39 %input_B_3_addr = getelementptr i32 %input_B_3, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="input_B_3_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:40 %input_B_3_load = load i3 %input_B_3_addr

]]></Node>
<StgValue><ssdm name="input_B_3_load"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:42 %input_B_4_load = load i3 %input_B_4_addr

]]></Node>
<StgValue><ssdm name="input_B_4_load"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:44 %input_B_5_load = load i3 %input_B_5_addr

]]></Node>
<StgValue><ssdm name="input_B_5_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:46 %input_B_6_load = load i3 %input_B_6_addr

]]></Node>
<StgValue><ssdm name="input_B_6_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:48 %input_B_7_load = load i3 %input_B_7_addr

]]></Node>
<StgValue><ssdm name="input_B_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="78" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:12 %input_A_load = load i3 %input_A_addr

]]></Node>
<StgValue><ssdm name="input_A_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:14 %input_A_1_load = load i3 %input_A_1_addr

]]></Node>
<StgValue><ssdm name="input_A_1_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:16 %input_A_2_load = load i3 %input_A_2_addr

]]></Node>
<StgValue><ssdm name="input_A_2_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:18 %input_A_3_load = load i3 %input_A_3_addr

]]></Node>
<StgValue><ssdm name="input_A_3_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:34 %input_B_load = load i3 %input_B_addr

]]></Node>
<StgValue><ssdm name="input_B_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:36 %input_B_1_load = load i3 %input_B_1_addr

]]></Node>
<StgValue><ssdm name="input_B_1_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:38 %input_B_2_load = load i3 %input_B_2_addr

]]></Node>
<StgValue><ssdm name="input_B_2_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="3">
<![CDATA[
for.inc54:40 %input_B_3_load = load i3 %input_B_3_addr

]]></Node>
<StgValue><ssdm name="input_B_3_load"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:49 %mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:51 %mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:52 %mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:54 %mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="90" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:49 %mul_ln174 = mul i32 %input_B_7_load, i32 %input_A_7_load

]]></Node>
<StgValue><ssdm name="mul_ln174"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:50 %mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:51 %mul_ln174_2 = mul i32 %input_B_6_load, i32 %input_A_6_load

]]></Node>
<StgValue><ssdm name="mul_ln174_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:52 %mul_ln174_3 = mul i32 %input_B_4_load, i32 %input_A_4_load

]]></Node>
<StgValue><ssdm name="mul_ln174_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:53 %mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:54 %mul_ln174_5 = mul i32 %input_B_5_load, i32 %input_A_5_load

]]></Node>
<StgValue><ssdm name="mul_ln174_5"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:55 %mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:56 %mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="98" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:50 %mul_ln174_1 = mul i32 %input_B_load, i32 %input_A_load

]]></Node>
<StgValue><ssdm name="mul_ln174_1"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:53 %mul_ln174_4 = mul i32 %input_B_3_load, i32 %input_A_3_load

]]></Node>
<StgValue><ssdm name="mul_ln174_4"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:55 %mul_ln174_6 = mul i32 %input_B_1_load, i32 %input_A_1_load

]]></Node>
<StgValue><ssdm name="mul_ln174_6"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:56 %mul_ln174_7 = mul i32 %input_B_2_load, i32 %input_A_2_load

]]></Node>
<StgValue><ssdm name="mul_ln174_7"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:60 %add_ln174_3 = add i32 %mul_ln174_3, i32 %mul_ln174_5

]]></Node>
<StgValue><ssdm name="add_ln174_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:61 %add_ln174_4 = add i32 %mul_ln174_2, i32 %mul_ln174

]]></Node>
<StgValue><ssdm name="add_ln174_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:62 %add_ln174_5 = add i32 %add_ln174_4, i32 %add_ln174_3

]]></Node>
<StgValue><ssdm name="add_ln174_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:57 %add_ln174 = add i32 %mul_ln174_6, i32 %mul_ln174_1

]]></Node>
<StgValue><ssdm name="add_ln174"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:58 %add_ln174_1 = add i32 %mul_ln174_7, i32 %mul_ln174_4

]]></Node>
<StgValue><ssdm name="add_ln174_1"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:59 %add_ln174_2 = add i32 %add_ln174_1, i32 %add_ln174

]]></Node>
<StgValue><ssdm name="add_ln174_2"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc54:63 %res = add i32 %add_ln174_5, i32 %add_ln174_2

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.body62.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_loop2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc54:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="6">
<![CDATA[
for.inc54:30 %zext_ln176_1 = zext i6 %add_ln176

]]></Node>
<StgValue><ssdm name="zext_ln176_1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:31 %output_C_addr = getelementptr i32 %output_C, i64 0, i64 %zext_ln176_1

]]></Node>
<StgValue><ssdm name="output_C_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc54:32 %specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln170"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc54:64 %store_ln176 = store i32 %res, i6 %output_C_addr

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
for.inc54:69 %br_ln168 = br void %loop3

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
