;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-21
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-22
	ADD #270, <1
	SPL 0, <102
	JMN <127, 106
	ADD #270, <1
	MOV @121, 166
	MOV @121, 166
	SLT -1, <-21
	SUB @127, 106
	SUB @127, 106
	ADD #270, <1
	MOV @-1, <-20
	MOV @-1, <-20
	ADD 3, 535
	SLT 20, @12
	MOV @-1, <-20
	MOV @-1, <-20
	SUB 0, 0
	MOV -7, <-20
	SLT 20, @12
	ADD -630, 99
	SLT 20, @12
	DJN <-30, 9
	CMP @0, @2
	SUB @127, 106
	SPL 0, <102
	SPL @300, 990
	SPL 0, <102
	JMZ -1, @-20
	SPL <127, 106
	ADD @121, 166
	SUB 0, 200
	SPL 0, <102
	SLT 20, @312
	SLT 20, @312
	ADD 210, 660
	JMZ @270, @1
	ADD #270, <81
	ADD #-270, <601
	ADD #270, <1
	SPL 0, <-5
	MOV -7, <-20
	MOV -7, <-20
	ADD #270, <1
	SUB 0, 0
	SPL 0, <-2
	MOV -7, <-20
