// Seed: 712146166
macromodule module_0 (
    input tri id_0,
    input tri0 id_1,
    output tri id_2,
    output uwire id_3,
    input uwire id_4,
    input wire id_5,
    output supply1 id_6
);
  assign id_6 = id_1;
  wire id_8;
  tri1 id_9 = id_0.id_0 == (~id_5);
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri id_3,
    output tri id_4,
    id_25,
    input wire id_5,
    input supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    input wand id_10,
    id_26,
    id_27,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input uwire id_17,
    input uwire id_18,
    input uwire id_19,
    output wor id_20,
    input wor id_21,
    input uwire id_22,
    input uwire id_23
);
  if (-1) wire id_28;
  else assign id_25 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_4,
      id_4,
      id_6,
      id_21,
      id_4
  );
  assign modCall_1.type_8 = 0;
endmodule
