<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p67" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_67{left:110px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t2_67{left:808px;bottom:1129px;letter-spacing:-0.17px;}
#t3_67{left:152px;bottom:1065px;word-spacing:1.95px;}
#t4_67{left:152px;bottom:1046px;letter-spacing:0.02px;word-spacing:2.29px;}
#t5_67{left:152px;bottom:1028px;letter-spacing:0.04px;word-spacing:1.77px;}
#t6_67{left:152px;bottom:983px;letter-spacing:0.03px;word-spacing:2.19px;}
#t7_67{left:152px;bottom:965px;letter-spacing:-0.01px;word-spacing:1.84px;}
#t8_67{left:110px;bottom:905px;letter-spacing:-0.16px;}
#t9_67{left:183px;bottom:905px;letter-spacing:-0.26px;}
#ta_67{left:110px;bottom:858px;letter-spacing:-0.16px;word-spacing:3.79px;}
#tb_67{left:110px;bottom:837px;letter-spacing:-0.16px;word-spacing:3.02px;}
#tc_67{left:626px;bottom:837px;letter-spacing:-0.18px;word-spacing:3.16px;}
#td_67{left:110px;bottom:817px;letter-spacing:-0.16px;word-spacing:3.02px;}
#te_67{left:807px;bottom:817px;letter-spacing:0.31px;}
#tf_67{left:110px;bottom:796px;letter-spacing:-0.16px;word-spacing:2.87px;}
#tg_67{left:110px;bottom:775px;letter-spacing:-0.15px;word-spacing:1.38px;}
#th_67{left:152px;bottom:731px;letter-spacing:0.03px;word-spacing:2.67px;}
#ti_67{left:152px;bottom:712px;letter-spacing:0.03px;word-spacing:1.73px;}
#tj_67{left:152px;bottom:694px;word-spacing:2.82px;}
#tk_67{left:152px;bottom:676px;letter-spacing:0.01px;}
#tl_67{left:177px;bottom:658px;letter-spacing:0.01px;word-spacing:3.77px;}
#tm_67{left:152px;bottom:639px;letter-spacing:0.02px;word-spacing:0.27px;}
#tn_67{left:152px;bottom:621px;letter-spacing:0.05px;word-spacing:1.86px;}
#to_67{left:152px;bottom:603px;letter-spacing:0.02px;word-spacing:2.31px;}
#tp_67{left:152px;bottom:584px;letter-spacing:0.06px;word-spacing:1.42px;}
#tq_67{left:152px;bottom:566px;letter-spacing:0.1px;word-spacing:1.64px;}
#tr_67{left:110px;bottom:530px;letter-spacing:-0.16px;word-spacing:4.04px;}
#ts_67{left:110px;bottom:509px;letter-spacing:-0.16px;word-spacing:3.14px;}
#tt_67{left:110px;bottom:488px;letter-spacing:-0.16px;word-spacing:1.84px;}
#tu_67{left:110px;bottom:468px;letter-spacing:-0.15px;word-spacing:1.74px;}
#tv_67{left:110px;bottom:447px;letter-spacing:-0.2px;word-spacing:1.5px;}
#tw_67{left:110px;bottom:386px;letter-spacing:0.12px;}
#tx_67{left:173px;bottom:386px;letter-spacing:0.16px;word-spacing:2.28px;}
#ty_67{left:110px;bottom:340px;letter-spacing:-0.14px;word-spacing:-0.23px;}
#tz_67{left:475px;bottom:340px;letter-spacing:-0.18px;word-spacing:0.32px;}
#t10_67{left:578px;bottom:340px;letter-spacing:-0.15px;}
#t11_67{left:597px;bottom:340px;letter-spacing:-0.18px;}
#t12_67{left:629px;bottom:340px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t13_67{left:110px;bottom:320px;letter-spacing:-0.16px;word-spacing:1.41px;}
#t14_67{left:110px;bottom:284px;letter-spacing:-0.19px;word-spacing:3.43px;}
#t15_67{left:110px;bottom:263px;letter-spacing:-0.17px;word-spacing:2.33px;}
#t16_67{left:110px;bottom:242px;letter-spacing:-0.14px;}
#t17_67{left:187px;bottom:242px;letter-spacing:-0.3px;word-spacing:3.46px;}
#t18_67{left:110px;bottom:222px;letter-spacing:-0.18px;word-spacing:1.63px;}
#t19_67{left:110px;bottom:186px;letter-spacing:-0.18px;word-spacing:2.17px;}
#t1a_67{left:110px;bottom:165px;letter-spacing:-0.17px;word-spacing:0.72px;}
#t1b_67{left:775px;bottom:165px;letter-spacing:-0.43px;}
#t1c_67{left:110px;bottom:144px;letter-spacing:-0.15px;}
#t1d_67{left:130px;bottom:144px;letter-spacing:-0.32px;}
#t1e_67{left:178px;bottom:144px;letter-spacing:-0.16px;word-spacing:0.8px;}
#t1f_67{left:110px;bottom:124px;letter-spacing:-0.19px;word-spacing:2.57px;}

.s1_67{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s2_67{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s3_67{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_67{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s5_67{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s6_67{font-size:18px;font-family:CMBX12_1fi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts67" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg67Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg67" style="-webkit-user-select: none;"><object width="935" height="1210" data="67/67.svg" type="image/svg+xml" id="pdf67" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_67" class="t s1_67">Volume II: RISC-V Privileged Architectures V20211203 </span><span id="t2_67" class="t s2_67">53 </span>
<span id="t3_67" class="t s3_67">We recommend providing RsrvEventual support for main memory regions where possible. Most </span>
<span id="t4_67" class="t s3_67">I/O regions will not support LR/SC accesses, as these are most conveniently built on top of a </span>
<span id="t5_67" class="t s3_67">cache-coherence scheme, but some may support RsrvNonEventual or RsrvEventual. </span>
<span id="t6_67" class="t s3_67">When LR/SC is used for memory locations marked RsrvNonEventual, software should provide </span>
<span id="t7_67" class="t s3_67">alternative fall-back mechanisms used when lack of progress is detected. </span>
<span id="t8_67" class="t s4_67">3.6.3.3 </span><span id="t9_67" class="t s4_67">Alignment </span>
<span id="ta_67" class="t s2_67">Memory regions that support aligned LR/SC or aligned AMOs might also support misaligned </span>
<span id="tb_67" class="t s2_67">LR/SC or misaligned AMOs for some addresses and access widths. </span><span id="tc_67" class="t s2_67">If, for a given address and </span>
<span id="td_67" class="t s2_67">access width, a misaligned LR/SC or AMO generates an address-misaligned exception, then </span><span id="te_67" class="t s5_67">all </span>
<span id="tf_67" class="t s2_67">loads, stores, LRs/SCs, and AMOs using that address and access width must generate address- </span>
<span id="tg_67" class="t s2_67">misaligned exceptions. </span>
<span id="th_67" class="t s3_67">The standard “A” extension does not support misaligned AMOs or LR/SC pairs. Support for </span>
<span id="ti_67" class="t s3_67">misaligned AMOs is provided by the standard “Zam” extension. Support for misaligned LR/SC </span>
<span id="tj_67" class="t s3_67">sequences is not currently standardized, so LR and SC to misaligned addresses must raise an </span>
<span id="tk_67" class="t s3_67">exception. </span>
<span id="tl_67" class="t s3_67">Mandating that misaligned loads and stores raise address-misaligned exceptions wherever </span>
<span id="tm_67" class="t s3_67">misaligned AMOs raise address-misaligned exceptions permits the emulation of misaligned AMOs </span>
<span id="tn_67" class="t s3_67">in an M-mode trap handler. The handler guarantees atomicity by acquiring a global mutex and </span>
<span id="to_67" class="t s3_67">emulating the access within the critical section. Provided that the handler for misaligned loads </span>
<span id="tp_67" class="t s3_67">and stores uses the same mutex, all accesses to a given address that use the same word size will </span>
<span id="tq_67" class="t s3_67">be mutually atomic. </span>
<span id="tr_67" class="t s2_67">Implementations may raise access-fault exceptions instead of address-misaligned exceptions for </span>
<span id="ts_67" class="t s2_67">some misaligned accesses, indicating the instruction should not be emulated by a trap handler. </span>
<span id="tt_67" class="t s2_67">If, for a given address and access width, all misaligned LRs/SCs and AMOs generate access-fault </span>
<span id="tu_67" class="t s2_67">exceptions, then regular misaligned loads and stores using the same address and access width are </span>
<span id="tv_67" class="t s2_67">not required to execute atomically. </span>
<span id="tw_67" class="t s6_67">3.6.4 </span><span id="tx_67" class="t s6_67">Memory-Ordering PMAs </span>
<span id="ty_67" class="t s2_67" data-mappings='[[39,"fi"]]'>Regions of the address space are classiﬁed as either </span><span id="tz_67" class="t s5_67">main memory </span><span id="t10_67" class="t s2_67">or </span><span id="t11_67" class="t s5_67">I/O </span><span id="t12_67" class="t s2_67">for the purposes of ordering </span>
<span id="t13_67" class="t s2_67">by the FENCE instruction and atomic-instruction ordering bits. </span>
<span id="t14_67" class="t s2_67">Accesses by one hart to main memory regions are observable not only by other harts but also </span>
<span id="t15_67" class="t s2_67">by other devices with the capability to initiate requests in the main memory system (e.g., DMA </span>
<span id="t16_67" class="t s2_67">engines). </span><span id="t17_67" class="t s2_67">Coherent main memory regions always have either the RVWMO or RVTSO memory </span>
<span id="t18_67" class="t s2_67" data-mappings='[[63,"fi"]]'>model. Incoherent main memory regions have an implementation-deﬁned memory model. </span>
<span id="t19_67" class="t s2_67">Accesses by one hart to an I/O region are observable not only by other harts and bus mastering </span>
<span id="t1a_67" class="t s2_67">devices but also by targeted slave I/O devices, and I/O regions may be accessed with either </span><span id="t1b_67" class="t s5_67">relaxed </span>
<span id="t1c_67" class="t s2_67">or </span><span id="t1d_67" class="t s5_67">strong </span><span id="t1e_67" class="t s2_67">ordering. Accesses to an I/O region with relaxed ordering are generally observed by other </span>
<span id="t1f_67" class="t s2_67">harts and bus mastering devices in a manner similar to the ordering of accesses to an RVWMO </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
