{
  "design": {
    "design_info": {
      "boundary_crc": "0xA4874BF596E78EAA",
      "device": "xc7s15ftgb196-1",
      "name": "system",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "csi2_d_phy_rx_0": "",
      "csi_to_axis_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "rgb2dvi_0": "",
      "bayer2rgb_0": "",
      "csi2dvp_0": "",
      "lcd_num_0": "",
      "rgb_test_0": "",
      "axi_iic_0": "",
      "axi_uartlite_0": "",
      "clk_wiz_0": "",
      "clk_wiz_1": "",
      "mdm_1": "",
      "microblaze_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "rst_clk_wiz_0_200M": "",
      "xlconstant_0": "",
      "digital_recognition_0": ""
    },
    "interface_ports": {
      "cam_iic": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "UART_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "TMDS_0": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      }
    },
    "ports": {
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_rxp_0": {
        "direction": "I"
      },
      "clk_rxn_0": {
        "direction": "I"
      },
      "data_rxp_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "data_rxn_0": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "data_lp_p_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "data_lp_n_0": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "cam_gpio": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ardi_io": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "csi2_d_phy_rx_0": {
        "vlnv": "trenz.biz:user:csi2_d_phy_rx:1.0",
        "xci_name": "system_csi2_d_phy_rx_0_1",
        "parameters": {
          "C_ADD_IDELAYCTRL": {
            "value": "true"
          },
          "C_CALIB_WAIT": {
            "value": "8191"
          },
          "C_RATE_LIMIT": {
            "value": "50"
          }
        }
      },
      "csi_to_axis_0": {
        "vlnv": "trenz.biz:user:csi_to_axis:1.0",
        "xci_name": "system_csi_to_axis_0_1",
        "parameters": {
          "C_TIMEOUT": {
            "value": "255"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "system_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "system_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "system_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > system microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "system_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "system_lmb_bram_0",
            "parameters": {
              "Enable_B": {
                "value": "Use_ENB_Pin"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Port_B_Clock": {
                "value": "100"
              },
              "Port_B_Enable_Rate": {
                "value": "100"
              },
              "Port_B_Write_Rate": {
                "value": "50"
              },
              "Use_RSTB_Pin": {
                "value": "true"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "rgb2dvi_0": {
        "vlnv": "digilentinc.com:ip:rgb2dvi:1.2",
        "xci_name": "system_rgb2dvi_0_1",
        "parameters": {
          "kGenerateSerialClk": {
            "value": "false"
          },
          "kRstActiveHigh": {
            "value": "false"
          }
        }
      },
      "bayer2rgb_0": {
        "vlnv": "xilinx.com:module_ref:bayer2rgb:1.0",
        "xci_name": "system_bayer2rgb_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bayer2rgb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "hsync_in": {
            "direction": "I"
          },
          "vsync_in": {
            "direction": "I"
          },
          "de_in": {
            "direction": "I"
          },
          "hdata": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "vdata": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "hsync_out": {
            "direction": "O"
          },
          "vsync_out": {
            "direction": "O"
          },
          "de_out": {
            "direction": "O"
          },
          "data_out": {
            "direction": "O",
            "left": "23",
            "right": "0"
          }
        }
      },
      "csi2dvp_0": {
        "vlnv": "xilinx.com:module_ref:csi2dvp:1.0",
        "xci_name": "system_csi2dvp_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "csi2dvp",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_csi2_d_phy_rx_0_1_rxbyteclkhs",
                "value_src": "default_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "TDATA_NUM_BYTES": {
                "value": "2",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "1",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TUSER": {
                "physical_name": "s_axis_tuser",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "system_csi2_d_phy_rx_0_1_rxbyteclkhs",
                "value_src": "default_prop"
              }
            }
          },
          "vid_clk": {
            "type": "clk",
            "direction": "I"
          },
          "vid_hsync": {
            "direction": "O"
          },
          "vid_vsync": {
            "direction": "O"
          },
          "vid_active_video": {
            "direction": "O"
          },
          "vid_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "hdata": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "vdata": {
            "direction": "O",
            "left": "10",
            "right": "0"
          }
        }
      },
      "lcd_num_0": {
        "vlnv": "xilinx.com:module_ref:lcd_num:1.0",
        "xci_name": "system_lcd_num_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "lcd_num",
          "boundary_crc": "0x0"
        },
        "ports": {
          "num": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ardi_io": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "rgb_test_0": {
        "vlnv": "xilinx.com:module_ref:rgb_test:1.0",
        "xci_name": "system_rgb_test_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rgb_test",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PClk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "RGB24": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "VtcHCnt": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "VtcVCnt": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "RGB_render": {
            "direction": "O",
            "left": "23",
            "right": "0"
          },
          "gray_data": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "num": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "system_axi_iic_0_0"
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "system_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "C_S_AXI_ACLK_FREQ_HZ": {
            "value": "200000000"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_1",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "114.829"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "5.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_1_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "97.082"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "500.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "2"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "system_mdm_1_0"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "system_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > system microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "rst_clk_wiz_0_200M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_clk_wiz_0_200M_0"
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_xlconstant_0_0"
      },
      "digital_recognition_0": {
        "vlnv": "xilinx.com:module_ref:digital_recognition:1.0",
        "xci_name": "system_digital_recognition_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "digital_recognition",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pclk": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_1_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "VtcHCnt": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "VtcVCnt": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "Binary": {
            "direction": "I"
          },
          "digital": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "csi2_d_phy_rx_0_RX_MIPI_PPI": {
        "interface_ports": [
          "csi2_d_phy_rx_0/RX_MIPI_PPI",
          "csi_to_axis_0/RX_MIPI_PPI"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "csi_to_axis_0_data_err": {
        "interface_ports": [
          "csi2_d_phy_rx_0/data_err",
          "csi_to_axis_0/data_err"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "csi_to_axis_0_M_AXIS": {
        "interface_ports": [
          "csi_to_axis_0/M_AXIS",
          "csi2dvp_0/s_axis"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "cam_iic",
          "axi_iic_0/IIC"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "UART_0",
          "axi_uartlite_0/UART"
        ]
      },
      "rgb2dvi_0_TMDS": {
        "interface_ports": [
          "TMDS_0",
          "rgb2dvi_0/TMDS"
        ]
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "csi2_d_phy_rx_0/in_delay_clk",
          "microblaze_0_local_memory/LMB_Clk",
          "axi_iic_0/s_axi_aclk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/M01_ACLK",
          "microblaze_0_axi_periph/M02_ACLK",
          "rst_clk_wiz_0_200M/slowest_sync_clk"
        ]
      },
      "clk_rxp_0_1": {
        "ports": [
          "clk_rxp_0",
          "csi2_d_phy_rx_0/clk_rxp"
        ]
      },
      "clk_rxn_0_1": {
        "ports": [
          "clk_rxn_0",
          "csi2_d_phy_rx_0/clk_rxn"
        ]
      },
      "data_rxp_0_1": {
        "ports": [
          "data_rxp_0",
          "csi2_d_phy_rx_0/data_rxp"
        ]
      },
      "data_rxn_0_1": {
        "ports": [
          "data_rxn_0",
          "csi2_d_phy_rx_0/data_rxn"
        ]
      },
      "data_lp_p_0_1": {
        "ports": [
          "data_lp_p_0",
          "csi2_d_phy_rx_0/data_lp_p"
        ]
      },
      "data_lp_n_0_1": {
        "ports": [
          "data_lp_n_0",
          "csi2_d_phy_rx_0/data_lp_n"
        ]
      },
      "csi2_d_phy_rx_0_rxbyteclkhs": {
        "ports": [
          "csi2_d_phy_rx_0/rxbyteclkhs",
          "csi_to_axis_0/rxbyteclkhs",
          "csi_to_axis_0/m_axis_aclk",
          "csi2dvp_0/s_axis_aclk",
          "clk_wiz_1/clk_in1"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "cam_gpio",
          "csi_to_axis_0/m_axis_aresetn",
          "csi_to_axis_0/enable_in",
          "rgb2dvi_0/aRst_n"
        ]
      },
      "rst_clk_wiz_0_200M_mb_reset": {
        "ports": [
          "rst_clk_wiz_0_200M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_0_200M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_0_200M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_0_200M/mb_debug_sys_rst"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "rst_clk_wiz_0_200M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_0_200M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_0_200M/peripheral_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/M01_ARESETN",
          "microblaze_0_axi_periph/M02_ARESETN"
        ]
      },
      "rst_clk_wiz_0_200M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_0_200M/interconnect_aresetn",
          "microblaze_0_axi_periph/ARESETN"
        ]
      },
      "csi2dvp_0_vid_active_video": {
        "ports": [
          "csi2dvp_0/vid_active_video",
          "bayer2rgb_0/de_in"
        ]
      },
      "csi2dvp_0_vid_vsync": {
        "ports": [
          "csi2dvp_0/vid_vsync",
          "bayer2rgb_0/vsync_in"
        ]
      },
      "csi2dvp_0_vid_data": {
        "ports": [
          "csi2dvp_0/vid_data",
          "bayer2rgb_0/data_in"
        ]
      },
      "csi2dvp_0_vid_hsync": {
        "ports": [
          "csi2dvp_0/vid_hsync",
          "bayer2rgb_0/hsync_in"
        ]
      },
      "bayer2rgb_0_hsync_out": {
        "ports": [
          "bayer2rgb_0/hsync_out",
          "rgb2dvi_0/vid_pHSync"
        ]
      },
      "bayer2rgb_0_vsync_out": {
        "ports": [
          "bayer2rgb_0/vsync_out",
          "rgb2dvi_0/vid_pVSync"
        ]
      },
      "bayer2rgb_0_de_out": {
        "ports": [
          "bayer2rgb_0/de_out",
          "rgb2dvi_0/vid_pVDE"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "rgb2dvi_0/SerialClk"
        ]
      },
      "csi2dvp_0_hdata": {
        "ports": [
          "csi2dvp_0/hdata",
          "bayer2rgb_0/hdata",
          "rgb_test_0/VtcHCnt",
          "digital_recognition_0/VtcHCnt"
        ]
      },
      "csi2dvp_0_vdata": {
        "ports": [
          "csi2dvp_0/vdata",
          "bayer2rgb_0/vdata",
          "rgb_test_0/VtcVCnt",
          "digital_recognition_0/VtcVCnt"
        ]
      },
      "clk_wiz_1_clk_out1": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "csi2dvp_0/vid_clk",
          "bayer2rgb_0/clk",
          "rgb2dvi_0/PixelClk",
          "rgb_test_0/PClk",
          "digital_recognition_0/pclk"
        ]
      },
      "rgb_test_0_RGB_render": {
        "ports": [
          "rgb_test_0/RGB_render",
          "rgb2dvi_0/vid_pData"
        ]
      },
      "bayer2rgb_0_data_out": {
        "ports": [
          "bayer2rgb_0/data_out",
          "rgb_test_0/RGB24"
        ]
      },
      "rgb_test_0_gray_data": {
        "ports": [
          "rgb_test_0/gray_data",
          "digital_recognition_0/Binary"
        ]
      },
      "lcd_num_0_ardi_io": {
        "ports": [
          "lcd_num_0/ardi_io",
          "ardi_io"
        ]
      },
      "digital_recognition_0_digital": {
        "ports": [
          "digital_recognition_0/digital",
          "lcd_num_0/num",
          "rgb_test_0/num"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}