{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726456930018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726456930018 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 15 20:22:09 2024 " "Processing started: Sun Sep 15 20:22:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726456930018 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726456930018 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off linked_list -c linked_list " "Command: quartus_map --read_settings_files=on --write_settings_files=off linked_list -c linked_list" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726456930019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726456930304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726456930304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726456936546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726456936546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linked_list.sv 1 1 " "Found 1 design units, including 1 entities, in source file linked_list.sv" { { "Info" "ISGN_ENTITY_NAME" "1 linked_list " "Found entity 1: linked_list" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726456936548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726456936548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "linked_list " "Elaborating entity \"linked_list\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726456936579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enq_vld_in_r1 linked_list.sv(452) " "Verilog HDL or VHDL warning at linked_list.sv(452): object \"enq_vld_in_r1\" assigned a value but never read" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726456936580 "|linked_list"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deq_vld_in_r1 linked_list.sv(453) " "Verilog HDL or VHDL warning at linked_list.sv(453): object \"deq_vld_in_r1\" assigned a value but never read" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726456936580 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(176) " "Verilog HDL assignment warning at linked_list.sv(176): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(177) " "Verilog HDL assignment warning at linked_list.sv(177): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 linked_list.sv(178) " "Verilog HDL assignment warning at linked_list.sv(178): truncated value with size 5 to match size of target (4)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 linked_list.sv(179) " "Verilog HDL assignment warning at linked_list.sv(179): truncated value with size 32 to match size of target (3)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 linked_list.sv(181) " "Verilog HDL assignment warning at linked_list.sv(181): truncated value with size 5 to match size of target (4)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 linked_list.sv(185) " "Verilog HDL assignment warning at linked_list.sv(185): truncated value with size 5 to match size of target (4)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(211) " "Verilog HDL assignment warning at linked_list.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936581 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(212) " "Verilog HDL assignment warning at linked_list.sv(212): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936582 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 linked_list.sv(213) " "Verilog HDL assignment warning at linked_list.sv(213): truncated value with size 32 to match size of target (3)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936582 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(242) " "Verilog HDL assignment warning at linked_list.sv(242): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936583 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(243) " "Verilog HDL assignment warning at linked_list.sv(243): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936583 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 linked_list.sv(244) " "Verilog HDL assignment warning at linked_list.sv(244): truncated value with size 32 to match size of target (3)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936583 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 linked_list.sv(296) " "Verilog HDL assignment warning at linked_list.sv(296): truncated value with size 32 to match size of target (3)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936589 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(297) " "Verilog HDL assignment warning at linked_list.sv(297): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936589 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(298) " "Verilog HDL assignment warning at linked_list.sv(298): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936589 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(321) " "Verilog HDL assignment warning at linked_list.sv(321): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936589 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 linked_list.sv(322) " "Verilog HDL assignment warning at linked_list.sv(322): truncated value with size 32 to match size of target (5)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936589 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 linked_list.sv(323) " "Verilog HDL assignment warning at linked_list.sv(323): truncated value with size 32 to match size of target (3)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936589 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 linked_list.sv(403) " "Verilog HDL assignment warning at linked_list.sv(403): truncated value with size 32 to match size of target (1)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936592 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 linked_list.sv(404) " "Verilog HDL assignment warning at linked_list.sv(404): truncated value with size 32 to match size of target (4)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936592 "|linked_list"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 linked_list.sv(405) " "Verilog HDL assignment warning at linked_list.sv(405): truncated value with size 32 to match size of target (4)" {  } { { "linked_list.sv" "" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726456936592 "|linked_list"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "queue_head_ptrs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"queue_head_ptrs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726456936641 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "queue_tail_ptrs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"queue_tail_ptrs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726456936641 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "queue_ll_cnts " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"queue_ll_cnts\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726456936641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:next_ptr_mem " "Elaborating entity \"memory\" for hierarchy \"memory:next_ptr_mem\"" {  } { { "linked_list.sv" "next_ptr_mem" { Text "C:/Users/danie/Desktop/Code/linked_list/linked_list.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726456936674 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726456938058 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726456938875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726456938875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1088 " "Implemented 1088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726456939016 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726456939016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1071 " "Implemented 1071 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726456939016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726456939016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726456939028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 15 20:22:19 2024 " "Processing ended: Sun Sep 15 20:22:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726456939028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726456939028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726456939028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726456939028 ""}
