<div class="table-wrap"><table data-layout="wide" data-local-id="2e1a0603-81d4-4d62-ae66-6b6fc12f0017" class="confluenceTable"><colgroup><col style="width: 170.0px;"/><col style="width: 170.0px;"/><col style="width: 170.0px;"/><col style="width: 170.0px;"/></colgroup><tbody><tr><td class="confluenceTd"><p>Tools</p></td><td class="confluenceTd"><p>Abbreviations</p></td><td class="confluenceTd"><p>Use of the tool/license</p></td><td class="confluenceTd"><p>Arteris have # of Licenses </p></td></tr><tr><td class="confluenceTd"><p>DC Expert</p></td><td class="confluenceTd"><p>Expert</p></td><td class="confluenceTd"><p>Wire load based synthesis tool to get quick area, timing numbers. uses compile command. </p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>DC Explorer</p></td><td class="confluenceTd"><p>DE</p></td><td class="confluenceTd"><p>Performs a fast mapping of gates with limited timing and area optimization. This is mainly for early RTL exploration and what-if analysis.</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td></tr><tr><td class="confluenceTd"><p>Design Compiler</p></td><td class="confluenceTd"><p>DC</p></td><td class="confluenceTd"><p>Synthesis tool by Synopsys.  (DC - wire load mode; DCT - topographical mode; DCG - DCT + SPG)</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>Design Compiler NXT</p></td><td class="confluenceTd"><p>DCNXT</p></td><td class="confluenceTd"><p>DC for Advance nodes (5nm and below); Faster and better QoR </p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td></tr><tr><td class="confluenceTd"><p>DC Extension</p></td><td class="confluenceTd"><p>Extension</p></td><td class="confluenceTd"><p>DC extension license, links DCT to DCG, DCNXT</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>DC SDF Interface</p></td><td class="confluenceTd"><p>SDF Interface</p></td><td class="confluenceTd"><p>Timing back annotation in DC timing analysis</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>DC Ultra Opt</p></td><td class="confluenceTd"><p>Ultra Opt</p></td><td class="confluenceTd"><p>Compile ultra enables ultra optimization algorithms</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>DC Ultra Features</p></td><td class="confluenceTd"><p>Ultra Features</p></td><td class="confluenceTd"><p>Enables MCMM, MV features. Placement and optimization that are in ICC-2 </p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>Design Vision</p></td><td class="confluenceTd"><p>Vision</p></td><td class="confluenceTd"><p>GUI for the Synopsys synthesis environment; It is for visualizing design data and analyzing results.</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td></tr><tr><td class="confluenceTd"><p>Design Ware (basic, advanced, LP etc)</p></td><td class="confluenceTd"><p>DW</p></td><td class="confluenceTd"><p>Optimized design ware components library by Synopsys</p></td><td class="confluenceTd"><p style="text-align: center;">4</p></td></tr><tr><td class="confluenceTd"><p>Design Budget</p></td><td class="confluenceTd"><p>Design Budget</p></td><td class="confluenceTd"><p>Allows to characterize boundary conditions (such as drive, load, timing)  for hierarchical blocks</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>Digital AGP</p></td><td class="confluenceTd"><p>AGP</p></td><td class="confluenceTd"><p>Advance Graphical (must for DCNXT for 5nm below)</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td></tr><tr><td class="confluenceTd"><p>HDL Compiler (Presto)</p></td><td class="confluenceTd"><p>HDLC</p></td><td class="confluenceTd"><p>Verilog, System Verilog and VHDL compiler</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>Library Compiler</p></td><td class="confluenceTd"><p>LC</p></td><td class="confluenceTd"><p>Library compiler</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td></tr><tr><td class="confluenceTd"><p>Power Compiler (Power Optimization)</p></td><td class="confluenceTd"><p>PC</p></td><td class="confluenceTd"><p>Enables clock gating, power optimization</p></td><td class="confluenceTd"><p style="text-align: center;">3</p></td></tr><tr><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>RTLA</p></td><td class="confluenceTd"><p>Physical Implementation tool for design explorations (fast synthesis)</p></td><td class="confluenceTd"><p style="text-align: center;">2</p></td></tr><tr><td class="confluenceTd"><p>Fusion Compiler</p></td><td class="confluenceTd"><p>FC</p></td><td class="confluenceTd"><p>Signoff Physical Implementation tool (RTL2GDSII)</p></td><td class="confluenceTd"><p style="text-align: center;">1 (need based)</p></td></tr><tr><td class="confluenceTd"><p>IC Compiler</p></td><td class="confluenceTd"><p>ICC</p></td><td class="confluenceTd"><p>PNR tool (doesn't do synthesis, reads synthesized netlist)</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td></tr><tr><td class="confluenceTd"><p>IC Compiler-II</p></td><td class="confluenceTd"><p>ICC-II</p></td><td class="confluenceTd"><p>Improved version of PNR tool (doesn't do synthesis, reads synthesized netlist)</p></td><td class="confluenceTd"><p style="text-align: center;">0</p></td></tr><tr><td class="confluenceTd"><p>Spy Glass</p></td><td class="confluenceTd"><p>Lint</p></td><td class="confluenceTd"><p>Lint checker</p></td><td class="confluenceTd"><p style="text-align: center;">?</p></td></tr><tr><td class="confluenceTd"><p>Formality</p></td><td class="confluenceTd"><p>FM</p></td><td class="confluenceTd"><p>Formal verification tool by Synopsys</p></td><td class="confluenceTd"><p style="text-align: center;">1</p></td></tr></tbody></table></div>