

================================================================
== Vivado HLS Report for 'log_67_17_s'
================================================================
* Date:           Thu Apr 30 20:05:17 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim_dev
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.875 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       31|       31| 0.124 us | 0.124 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%x_V_read = call i67 @_ssdm_op_Read.ap_auto.i67(i67 %x_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:509]   --->   Operation 33 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.07ns)   --->   "%icmp_ln1497 = icmp slt i67 %x_V_read, 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 34 'icmp' 'icmp_ln1497' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.60ns)   --->   "br i1 %icmp_ln1497, label %2, label %_ZN9ap_ufixedILi81ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:702]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.60>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln612 = trunc i67 %x_V_read to i66" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:727]   --->   Operation 36 'trunc' 'trunc_ln612' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_16 = call i81 @_ssdm_op_BitConcatenate.i81.i1.i66.i14(i1 false, i66 %trunc_ln612, i14 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:727]   --->   Operation 37 'bitconcatenate' 'p_Result_16' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 65)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 38 'bitselect' 'tmp' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 64)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 39 'bitselect' 'tmp_66' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.12ns)   --->   "%and_ln730 = and i1 %tmp, %tmp_66" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 40 'and' 'and_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.12ns)   --->   "%xor_ln730 = xor i1 %tmp, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 41 'xor' 'xor_ln730' <Predicate = (!icmp_ln1497)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.68ns)   --->   "br i1 %and_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 42 'br' <Predicate = (!icmp_ln1497)> <Delay = 1.68>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i81 @_ssdm_op_BitConcatenate.i81.i66.i15(i66 %trunc_ln612, i15 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 63)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 44 'bitselect' 'tmp_67' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_1 = and i1 %tmp_66, %xor_ln730" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 45 'and' 'and_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_2 = and i1 %and_ln730_1, %tmp_67" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 46 'and' 'and_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.12ns)   --->   "%xor_ln730_1 = xor i1 %tmp_66, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 47 'xor' 'xor_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln730)   --->   "%and_ln730_3 = and i1 %tmp, %xor_ln730_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 48 'and' 'and_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730 = or i1 %and_ln730_2, %and_ln730_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 49 'or' 'or_ln730' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.68ns)   --->   "br i1 %or_ln730, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 50 'br' <Predicate = (!icmp_ln1497 & !and_ln730)> <Delay = 1.68>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1299 = trunc i67 %x_V_read to i65" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 51 'trunc' 'trunc_ln1299' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1299_1 = call i81 @_ssdm_op_BitConcatenate.i81.i65.i16(i65 %trunc_ln1299, i16 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 52 'bitconcatenate' 'shl_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 62)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 53 'bitselect' 'tmp_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_4 = and i1 %tmp_67, %xor_ln730_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 54 'and' 'and_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_5 = and i1 %and_ln730_4, %tmp_68" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 55 'and' 'and_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.12ns)   --->   "%xor_ln730_2 = xor i1 %tmp_67, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 56 'xor' 'xor_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_1)   --->   "%and_ln730_6 = and i1 %tmp_66, %xor_ln730_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 57 'and' 'and_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_1 = or i1 %and_ln730_5, %and_ln730_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 58 'or' 'or_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.68ns)   --->   "br i1 %or_ln730_1, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 59 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730)> <Delay = 1.68>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1299_1 = trunc i67 %x_V_read to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 60 'trunc' 'trunc_ln1299_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1299_2 = call i81 @_ssdm_op_BitConcatenate.i81.i64.i17(i64 %trunc_ln1299_1, i17 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 61 'bitconcatenate' 'shl_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_69 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 61)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 62 'bitselect' 'tmp_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_7 = and i1 %tmp_68, %xor_ln730_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 63 'and' 'and_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_8 = and i1 %and_ln730_7, %tmp_69" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 64 'and' 'and_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%xor_ln730_3 = xor i1 %tmp_68, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 65 'xor' 'xor_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_2)   --->   "%and_ln730_9 = and i1 %tmp_67, %xor_ln730_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 66 'and' 'and_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_2 = or i1 %and_ln730_8, %and_ln730_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 67 'or' 'or_ln730_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.68ns)   --->   "br i1 %or_ln730_2, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 68 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1)> <Delay = 1.68>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln1299_2 = trunc i67 %x_V_read to i63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 69 'trunc' 'trunc_ln1299_2' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln1299_3 = call i81 @_ssdm_op_BitConcatenate.i81.i63.i18(i63 %trunc_ln1299_2, i18 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 70 'bitconcatenate' 'shl_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 60)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 71 'bitselect' 'tmp_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_10 = and i1 %tmp_69, %xor_ln730_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 72 'and' 'and_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_11 = and i1 %and_ln730_10, %tmp_70" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 73 'and' 'and_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.12ns)   --->   "%xor_ln730_4 = xor i1 %tmp_69, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 74 'xor' 'xor_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_3)   --->   "%and_ln730_12 = and i1 %tmp_68, %xor_ln730_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 75 'and' 'and_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_3 = or i1 %and_ln730_11, %and_ln730_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 76 'or' 'or_ln730_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.68ns)   --->   "br i1 %or_ln730_3, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 77 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2)> <Delay = 1.68>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln1299_3 = trunc i67 %x_V_read to i62" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 78 'trunc' 'trunc_ln1299_3' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln1299_4 = call i81 @_ssdm_op_BitConcatenate.i81.i62.i19(i62 %trunc_ln1299_3, i19 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 79 'bitconcatenate' 'shl_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 59)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 80 'bitselect' 'tmp_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_13 = and i1 %tmp_70, %xor_ln730_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 81 'and' 'and_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_14 = and i1 %and_ln730_13, %tmp_71" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 82 'and' 'and_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.12ns)   --->   "%xor_ln730_5 = xor i1 %tmp_70, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 83 'xor' 'xor_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_4)   --->   "%and_ln730_15 = and i1 %tmp_69, %xor_ln730_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 84 'and' 'and_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_4 = or i1 %and_ln730_14, %and_ln730_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 85 'or' 'or_ln730_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.68ns)   --->   "br i1 %or_ln730_4, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 86 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3)> <Delay = 1.68>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln1299_4 = trunc i67 %x_V_read to i61" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 87 'trunc' 'trunc_ln1299_4' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1299_5 = call i81 @_ssdm_op_BitConcatenate.i81.i61.i20(i61 %trunc_ln1299_4, i20 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 88 'bitconcatenate' 'shl_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_72 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 58)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 89 'bitselect' 'tmp_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_16 = and i1 %tmp_71, %xor_ln730_5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 90 'and' 'and_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_17 = and i1 %and_ln730_16, %tmp_72" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 91 'and' 'and_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.12ns)   --->   "%xor_ln730_6 = xor i1 %tmp_71, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 92 'xor' 'xor_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_5)   --->   "%and_ln730_18 = and i1 %tmp_70, %xor_ln730_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 93 'and' 'and_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_5 = or i1 %and_ln730_17, %and_ln730_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 94 'or' 'or_ln730_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (1.68ns)   --->   "br i1 %or_ln730_5, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 95 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4)> <Delay = 1.68>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln1299_5 = trunc i67 %x_V_read to i60" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 96 'trunc' 'trunc_ln1299_5' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1299_6 = call i81 @_ssdm_op_BitConcatenate.i81.i60.i21(i60 %trunc_ln1299_5, i21 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 97 'bitconcatenate' 'shl_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 57)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 98 'bitselect' 'tmp_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_19 = and i1 %tmp_72, %xor_ln730_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 99 'and' 'and_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_20 = and i1 %and_ln730_19, %tmp_73" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 100 'and' 'and_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.12ns)   --->   "%xor_ln730_7 = xor i1 %tmp_72, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 101 'xor' 'xor_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_6)   --->   "%and_ln730_21 = and i1 %tmp_71, %xor_ln730_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 102 'and' 'and_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_6 = or i1 %and_ln730_20, %and_ln730_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 103 'or' 'or_ln730_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.68ns)   --->   "br i1 %or_ln730_6, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 104 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5)> <Delay = 1.68>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1299_6 = trunc i67 %x_V_read to i59" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 105 'trunc' 'trunc_ln1299_6' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln1299_7 = call i81 @_ssdm_op_BitConcatenate.i81.i59.i22(i59 %trunc_ln1299_6, i22 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 106 'bitconcatenate' 'shl_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 56)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 107 'bitselect' 'tmp_74' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_22 = and i1 %tmp_73, %xor_ln730_7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 108 'and' 'and_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_23 = and i1 %and_ln730_22, %tmp_74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 109 'and' 'and_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.12ns)   --->   "%xor_ln730_8 = xor i1 %tmp_73, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 110 'xor' 'xor_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_7)   --->   "%and_ln730_24 = and i1 %tmp_72, %xor_ln730_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 111 'and' 'and_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_7 = or i1 %and_ln730_23, %and_ln730_24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 112 'or' 'or_ln730_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.68ns)   --->   "br i1 %or_ln730_7, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 113 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6)> <Delay = 1.68>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln1299_7 = trunc i67 %x_V_read to i58" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 114 'trunc' 'trunc_ln1299_7' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln1299_8 = call i81 @_ssdm_op_BitConcatenate.i81.i58.i23(i58 %trunc_ln1299_7, i23 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 115 'bitconcatenate' 'shl_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_75 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 55)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 116 'bitselect' 'tmp_75' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_25 = and i1 %tmp_74, %xor_ln730_8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 117 'and' 'and_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_26 = and i1 %and_ln730_25, %tmp_75" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 118 'and' 'and_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.12ns)   --->   "%xor_ln730_9 = xor i1 %tmp_74, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 119 'xor' 'xor_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_8)   --->   "%and_ln730_27 = and i1 %tmp_73, %xor_ln730_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 120 'and' 'and_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_8 = or i1 %and_ln730_26, %and_ln730_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 121 'or' 'or_ln730_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (1.68ns)   --->   "br i1 %or_ln730_8, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 122 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7)> <Delay = 1.68>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln1299_8 = trunc i67 %x_V_read to i57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 123 'trunc' 'trunc_ln1299_8' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln1299_9 = call i81 @_ssdm_op_BitConcatenate.i81.i57.i24(i57 %trunc_ln1299_8, i24 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 124 'bitconcatenate' 'shl_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 54)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 125 'bitselect' 'tmp_76' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_28 = and i1 %tmp_75, %xor_ln730_9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 126 'and' 'and_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_29 = and i1 %and_ln730_28, %tmp_76" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 127 'and' 'and_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.12ns)   --->   "%xor_ln730_10 = xor i1 %tmp_75, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 128 'xor' 'xor_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_9)   --->   "%and_ln730_30 = and i1 %tmp_74, %xor_ln730_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 129 'and' 'and_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_9 = or i1 %and_ln730_29, %and_ln730_30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 130 'or' 'or_ln730_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (1.68ns)   --->   "br i1 %or_ln730_9, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 131 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8)> <Delay = 1.68>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln1299_9 = trunc i67 %x_V_read to i56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 132 'trunc' 'trunc_ln1299_9' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1299_s = call i81 @_ssdm_op_BitConcatenate.i81.i56.i25(i56 %trunc_ln1299_9, i25 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 133 'bitconcatenate' 'shl_ln1299_s' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 53)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 134 'bitselect' 'tmp_77' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_31 = and i1 %tmp_76, %xor_ln730_10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 135 'and' 'and_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_32 = and i1 %and_ln730_31, %tmp_77" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 136 'and' 'and_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.12ns)   --->   "%xor_ln730_11 = xor i1 %tmp_76, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 137 'xor' 'xor_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_10)   --->   "%and_ln730_33 = and i1 %tmp_75, %xor_ln730_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 138 'and' 'and_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_10 = or i1 %and_ln730_32, %and_ln730_33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 139 'or' 'or_ln730_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (1.68ns)   --->   "br i1 %or_ln730_10, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 140 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9)> <Delay = 1.68>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln1299_10 = trunc i67 %x_V_read to i55" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 141 'trunc' 'trunc_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln1299_10 = call i81 @_ssdm_op_BitConcatenate.i81.i55.i26(i55 %trunc_ln1299_10, i26 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 142 'bitconcatenate' 'shl_ln1299_10' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 52)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 143 'bitselect' 'tmp_78' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_34 = and i1 %tmp_77, %xor_ln730_11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 144 'and' 'and_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_35 = and i1 %and_ln730_34, %tmp_78" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 145 'and' 'and_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.12ns)   --->   "%xor_ln730_12 = xor i1 %tmp_77, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 146 'xor' 'xor_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_11)   --->   "%and_ln730_36 = and i1 %tmp_76, %xor_ln730_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 147 'and' 'and_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_11 = or i1 %and_ln730_35, %and_ln730_36" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 148 'or' 'or_ln730_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (1.68ns)   --->   "br i1 %or_ln730_11, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 149 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10)> <Delay = 1.68>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln1299_11 = trunc i67 %x_V_read to i54" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 150 'trunc' 'trunc_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1299_11 = call i81 @_ssdm_op_BitConcatenate.i81.i54.i27(i54 %trunc_ln1299_11, i27 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 151 'bitconcatenate' 'shl_ln1299_11' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 51)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 152 'bitselect' 'tmp_79' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_37 = and i1 %tmp_78, %xor_ln730_12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 153 'and' 'and_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_38 = and i1 %and_ln730_37, %tmp_79" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 154 'and' 'and_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.12ns)   --->   "%xor_ln730_13 = xor i1 %tmp_78, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 155 'xor' 'xor_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_12)   --->   "%and_ln730_39 = and i1 %tmp_77, %xor_ln730_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 156 'and' 'and_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_12 = or i1 %and_ln730_38, %and_ln730_39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 157 'or' 'or_ln730_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (1.68ns)   --->   "br i1 %or_ln730_12, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 158 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11)> <Delay = 1.68>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln1299_12 = trunc i67 %x_V_read to i53" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 159 'trunc' 'trunc_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1299_12 = call i81 @_ssdm_op_BitConcatenate.i81.i53.i28(i53 %trunc_ln1299_12, i28 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 160 'bitconcatenate' 'shl_ln1299_12' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 50)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 161 'bitselect' 'tmp_80' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_40 = and i1 %tmp_79, %xor_ln730_13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 162 'and' 'and_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_41 = and i1 %and_ln730_40, %tmp_80" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 163 'and' 'and_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.12ns)   --->   "%xor_ln730_14 = xor i1 %tmp_79, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 164 'xor' 'xor_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_13)   --->   "%and_ln730_42 = and i1 %tmp_78, %xor_ln730_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 165 'and' 'and_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_13 = or i1 %and_ln730_41, %and_ln730_42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 166 'or' 'or_ln730_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (1.68ns)   --->   "br i1 %or_ln730_13, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 167 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12)> <Delay = 1.68>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln1299_13 = trunc i67 %x_V_read to i52" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 168 'trunc' 'trunc_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1299_13 = call i81 @_ssdm_op_BitConcatenate.i81.i52.i29(i52 %trunc_ln1299_13, i29 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 169 'bitconcatenate' 'shl_ln1299_13' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 49)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 170 'bitselect' 'tmp_81' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_43 = and i1 %tmp_80, %xor_ln730_14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 171 'and' 'and_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_44 = and i1 %and_ln730_43, %tmp_81" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 172 'and' 'and_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.12ns)   --->   "%xor_ln730_15 = xor i1 %tmp_80, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 173 'xor' 'xor_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_14)   --->   "%and_ln730_45 = and i1 %tmp_79, %xor_ln730_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 174 'and' 'and_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_14 = or i1 %and_ln730_44, %and_ln730_45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 175 'or' 'or_ln730_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (1.68ns)   --->   "br i1 %or_ln730_14, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 176 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13)> <Delay = 1.68>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%trunc_ln1299_14 = trunc i67 %x_V_read to i51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 177 'trunc' 'trunc_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln1299_14 = call i81 @_ssdm_op_BitConcatenate.i81.i51.i30(i51 %trunc_ln1299_14, i30 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 178 'bitconcatenate' 'shl_ln1299_14' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 48)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 179 'bitselect' 'tmp_82' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_46 = and i1 %tmp_81, %xor_ln730_15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 180 'and' 'and_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_47 = and i1 %and_ln730_46, %tmp_82" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 181 'and' 'and_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns)   --->   "%xor_ln730_16 = xor i1 %tmp_81, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 182 'xor' 'xor_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_15)   --->   "%and_ln730_48 = and i1 %tmp_80, %xor_ln730_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 183 'and' 'and_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_15 = or i1 %and_ln730_47, %and_ln730_48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 184 'or' 'or_ln730_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (1.68ns)   --->   "br i1 %or_ln730_15, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 185 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14)> <Delay = 1.68>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln1299_15 = trunc i67 %x_V_read to i50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 186 'trunc' 'trunc_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%shl_ln1299_15 = call i81 @_ssdm_op_BitConcatenate.i81.i50.i31(i50 %trunc_ln1299_15, i31 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 187 'bitconcatenate' 'shl_ln1299_15' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 47)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 188 'bitselect' 'tmp_83' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_49 = and i1 %tmp_82, %xor_ln730_16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 189 'and' 'and_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_50 = and i1 %and_ln730_49, %tmp_83" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 190 'and' 'and_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.12ns)   --->   "%xor_ln730_17 = xor i1 %tmp_82, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 191 'xor' 'xor_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_16)   --->   "%and_ln730_51 = and i1 %tmp_81, %xor_ln730_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 192 'and' 'and_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_16 = or i1 %and_ln730_50, %and_ln730_51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 193 'or' 'or_ln730_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (1.68ns)   --->   "br i1 %or_ln730_16, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 194 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15)> <Delay = 1.68>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln1299_16 = trunc i67 %x_V_read to i49" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 195 'trunc' 'trunc_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1299_16 = call i81 @_ssdm_op_BitConcatenate.i81.i49.i32(i49 %trunc_ln1299_16, i32 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 196 'bitconcatenate' 'shl_ln1299_16' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_84 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 46)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 197 'bitselect' 'tmp_84' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_52 = and i1 %tmp_83, %xor_ln730_17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 198 'and' 'and_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_53 = and i1 %and_ln730_52, %tmp_84" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 199 'and' 'and_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.12ns)   --->   "%xor_ln730_18 = xor i1 %tmp_83, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 200 'xor' 'xor_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_17)   --->   "%and_ln730_54 = and i1 %tmp_82, %xor_ln730_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 201 'and' 'and_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_17 = or i1 %and_ln730_53, %and_ln730_54" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 202 'or' 'or_ln730_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (1.68ns)   --->   "br i1 %or_ln730_17, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 203 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16)> <Delay = 1.68>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln1299_17 = trunc i67 %x_V_read to i48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 204 'trunc' 'trunc_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1299_17 = call i81 @_ssdm_op_BitConcatenate.i81.i48.i33(i48 %trunc_ln1299_17, i33 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 205 'bitconcatenate' 'shl_ln1299_17' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 45)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 206 'bitselect' 'tmp_85' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_55 = and i1 %tmp_84, %xor_ln730_18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 207 'and' 'and_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_56 = and i1 %and_ln730_55, %tmp_85" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 208 'and' 'and_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.12ns)   --->   "%xor_ln730_19 = xor i1 %tmp_84, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 209 'xor' 'xor_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_18)   --->   "%and_ln730_57 = and i1 %tmp_83, %xor_ln730_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 210 'and' 'and_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_18 = or i1 %and_ln730_56, %and_ln730_57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 211 'or' 'or_ln730_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (1.68ns)   --->   "br i1 %or_ln730_18, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 212 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17)> <Delay = 1.68>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln1299_18 = trunc i67 %x_V_read to i47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 213 'trunc' 'trunc_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln1299_18 = call i81 @_ssdm_op_BitConcatenate.i81.i47.i34(i47 %trunc_ln1299_18, i34 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 214 'bitconcatenate' 'shl_ln1299_18' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 44)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 215 'bitselect' 'tmp_86' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_58 = and i1 %tmp_85, %xor_ln730_19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 216 'and' 'and_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_59 = and i1 %and_ln730_58, %tmp_86" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 217 'and' 'and_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns)   --->   "%xor_ln730_20 = xor i1 %tmp_85, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 218 'xor' 'xor_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_19)   --->   "%and_ln730_60 = and i1 %tmp_84, %xor_ln730_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 219 'and' 'and_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_19 = or i1 %and_ln730_59, %and_ln730_60" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 220 'or' 'or_ln730_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (1.68ns)   --->   "br i1 %or_ln730_19, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 221 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18)> <Delay = 1.68>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln1299_19 = trunc i67 %x_V_read to i46" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 222 'trunc' 'trunc_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%shl_ln1299_19 = call i81 @_ssdm_op_BitConcatenate.i81.i46.i35(i46 %trunc_ln1299_19, i35 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 223 'bitconcatenate' 'shl_ln1299_19' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_87 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 43)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 224 'bitselect' 'tmp_87' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_61 = and i1 %tmp_86, %xor_ln730_20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 225 'and' 'and_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_62 = and i1 %and_ln730_61, %tmp_87" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 226 'and' 'and_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.12ns)   --->   "%xor_ln730_21 = xor i1 %tmp_86, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 227 'xor' 'xor_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_20)   --->   "%and_ln730_63 = and i1 %tmp_85, %xor_ln730_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 228 'and' 'and_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_20 = or i1 %and_ln730_62, %and_ln730_63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 229 'or' 'or_ln730_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (1.68ns)   --->   "br i1 %or_ln730_20, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 230 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19)> <Delay = 1.68>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln1299_20 = trunc i67 %x_V_read to i45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 231 'trunc' 'trunc_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1299_20 = call i81 @_ssdm_op_BitConcatenate.i81.i45.i36(i45 %trunc_ln1299_20, i36 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 232 'bitconcatenate' 'shl_ln1299_20' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 42)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 233 'bitselect' 'tmp_88' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_64 = and i1 %tmp_87, %xor_ln730_21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 234 'and' 'and_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_65 = and i1 %and_ln730_64, %tmp_88" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 235 'and' 'and_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 236 [1/1] (0.12ns)   --->   "%xor_ln730_22 = xor i1 %tmp_87, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 236 'xor' 'xor_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_21)   --->   "%and_ln730_66 = and i1 %tmp_86, %xor_ln730_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 237 'and' 'and_ln730_66' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_21 = or i1 %and_ln730_65, %and_ln730_66" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 238 'or' 'or_ln730_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (1.68ns)   --->   "br i1 %or_ln730_21, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 239 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20)> <Delay = 1.68>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln1299_21 = trunc i67 %x_V_read to i44" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 240 'trunc' 'trunc_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1299_21 = call i81 @_ssdm_op_BitConcatenate.i81.i44.i37(i44 %trunc_ln1299_21, i37 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 241 'bitconcatenate' 'shl_ln1299_21' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 41)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 242 'bitselect' 'tmp_89' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_67 = and i1 %tmp_88, %xor_ln730_22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 243 'and' 'and_ln730_67' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_68 = and i1 %and_ln730_67, %tmp_89" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 244 'and' 'and_ln730_68' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.12ns)   --->   "%xor_ln730_23 = xor i1 %tmp_88, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 245 'xor' 'xor_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_22)   --->   "%and_ln730_69 = and i1 %tmp_87, %xor_ln730_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 246 'and' 'and_ln730_69' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_22 = or i1 %and_ln730_68, %and_ln730_69" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 247 'or' 'or_ln730_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (1.68ns)   --->   "br i1 %or_ln730_22, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 248 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21)> <Delay = 1.68>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln1299_22 = trunc i67 %x_V_read to i43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 249 'trunc' 'trunc_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln1299_22 = call i81 @_ssdm_op_BitConcatenate.i81.i43.i38(i43 %trunc_ln1299_22, i38 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 250 'bitconcatenate' 'shl_ln1299_22' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_90 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 40)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 251 'bitselect' 'tmp_90' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_70 = and i1 %tmp_89, %xor_ln730_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 252 'and' 'and_ln730_70' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_71 = and i1 %and_ln730_70, %tmp_90" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 253 'and' 'and_ln730_71' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.12ns)   --->   "%xor_ln730_24 = xor i1 %tmp_89, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 254 'xor' 'xor_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_23)   --->   "%and_ln730_72 = and i1 %tmp_88, %xor_ln730_24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 255 'and' 'and_ln730_72' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_23 = or i1 %and_ln730_71, %and_ln730_72" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 256 'or' 'or_ln730_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (1.68ns)   --->   "br i1 %or_ln730_23, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 257 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22)> <Delay = 1.68>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln1299_23 = trunc i67 %x_V_read to i42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 258 'trunc' 'trunc_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1299_23 = call i81 @_ssdm_op_BitConcatenate.i81.i42.i39(i42 %trunc_ln1299_23, i39 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 259 'bitconcatenate' 'shl_ln1299_23' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 39)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 260 'bitselect' 'tmp_91' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_73 = and i1 %tmp_90, %xor_ln730_24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 261 'and' 'and_ln730_73' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_74 = and i1 %and_ln730_73, %tmp_91" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 262 'and' 'and_ln730_74' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.12ns)   --->   "%xor_ln730_25 = xor i1 %tmp_90, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 263 'xor' 'xor_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_24)   --->   "%and_ln730_75 = and i1 %tmp_89, %xor_ln730_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 264 'and' 'and_ln730_75' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_24 = or i1 %and_ln730_74, %and_ln730_75" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 265 'or' 'or_ln730_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (1.68ns)   --->   "br i1 %or_ln730_24, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 266 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23)> <Delay = 1.68>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln1299_24 = trunc i67 %x_V_read to i41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 267 'trunc' 'trunc_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1299_24 = call i81 @_ssdm_op_BitConcatenate.i81.i41.i40(i41 %trunc_ln1299_24, i40 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 268 'bitconcatenate' 'shl_ln1299_24' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 38)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 269 'bitselect' 'tmp_92' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_25)   --->   "%and_ln730_76 = and i1 %tmp_91, %xor_ln730_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 270 'and' 'and_ln730_76' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_25)   --->   "%and_ln730_77 = and i1 %and_ln730_76, %tmp_92" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 271 'and' 'and_ln730_77' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.12ns)   --->   "%xor_ln730_26 = xor i1 %tmp_91, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 272 'xor' 'xor_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_25)   --->   "%and_ln730_78 = and i1 %tmp_90, %xor_ln730_26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 273 'and' 'and_ln730_78' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_25 = or i1 %and_ln730_77, %and_ln730_78" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 274 'or' 'or_ln730_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (1.68ns)   --->   "br i1 %or_ln730_25, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 275 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24)> <Delay = 1.68>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln1299_25 = trunc i67 %x_V_read to i40" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 276 'trunc' 'trunc_ln1299_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1299_25 = call i81 @_ssdm_op_BitConcatenate.i81.i40.i41(i40 %trunc_ln1299_25, i41 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 277 'bitconcatenate' 'shl_ln1299_25' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_93 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 37)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 278 'bitselect' 'tmp_93' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_26)   --->   "%and_ln730_79 = and i1 %tmp_92, %xor_ln730_26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 279 'and' 'and_ln730_79' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_26)   --->   "%and_ln730_80 = and i1 %and_ln730_79, %tmp_93" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 280 'and' 'and_ln730_80' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns)   --->   "%xor_ln730_27 = xor i1 %tmp_92, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 281 'xor' 'xor_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_26)   --->   "%and_ln730_81 = and i1 %tmp_91, %xor_ln730_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 282 'and' 'and_ln730_81' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_26 = or i1 %and_ln730_80, %and_ln730_81" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 283 'or' 'or_ln730_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (1.68ns)   --->   "br i1 %or_ln730_26, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 284 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25)> <Delay = 1.68>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln1299_26 = trunc i67 %x_V_read to i39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 285 'trunc' 'trunc_ln1299_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1299_26 = call i81 @_ssdm_op_BitConcatenate.i81.i39.i42(i39 %trunc_ln1299_26, i42 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 286 'bitconcatenate' 'shl_ln1299_26' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_94 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 36)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 287 'bitselect' 'tmp_94' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_27)   --->   "%and_ln730_82 = and i1 %tmp_93, %xor_ln730_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 288 'and' 'and_ln730_82' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_27)   --->   "%and_ln730_83 = and i1 %and_ln730_82, %tmp_94" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 289 'and' 'and_ln730_83' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.12ns)   --->   "%xor_ln730_28 = xor i1 %tmp_93, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 290 'xor' 'xor_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_27)   --->   "%and_ln730_84 = and i1 %tmp_92, %xor_ln730_28" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 291 'and' 'and_ln730_84' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_27 = or i1 %and_ln730_83, %and_ln730_84" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 292 'or' 'or_ln730_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (1.68ns)   --->   "br i1 %or_ln730_27, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.28" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 293 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26)> <Delay = 1.68>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln1299_27 = trunc i67 %x_V_read to i38" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 294 'trunc' 'trunc_ln1299_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%shl_ln1299_27 = call i81 @_ssdm_op_BitConcatenate.i81.i38.i43(i38 %trunc_ln1299_27, i43 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 295 'bitconcatenate' 'shl_ln1299_27' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_95 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 35)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 296 'bitselect' 'tmp_95' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_28)   --->   "%and_ln730_85 = and i1 %tmp_94, %xor_ln730_28" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 297 'and' 'and_ln730_85' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_28)   --->   "%and_ln730_86 = and i1 %and_ln730_85, %tmp_95" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 298 'and' 'and_ln730_86' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.12ns)   --->   "%xor_ln730_29 = xor i1 %tmp_94, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 299 'xor' 'xor_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_28)   --->   "%and_ln730_87 = and i1 %tmp_93, %xor_ln730_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 300 'and' 'and_ln730_87' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_28 = or i1 %and_ln730_86, %and_ln730_87" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 301 'or' 'or_ln730_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (1.68ns)   --->   "br i1 %or_ln730_28, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 302 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27)> <Delay = 1.68>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln1299_28 = trunc i67 %x_V_read to i37" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 303 'trunc' 'trunc_ln1299_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1299_28 = call i81 @_ssdm_op_BitConcatenate.i81.i37.i44(i37 %trunc_ln1299_28, i44 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 304 'bitconcatenate' 'shl_ln1299_28' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 34)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 305 'bitselect' 'tmp_96' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_29)   --->   "%and_ln730_88 = and i1 %tmp_95, %xor_ln730_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 306 'and' 'and_ln730_88' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_29)   --->   "%and_ln730_89 = and i1 %and_ln730_88, %tmp_96" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 307 'and' 'and_ln730_89' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.12ns)   --->   "%xor_ln730_30 = xor i1 %tmp_95, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 308 'xor' 'xor_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_29)   --->   "%and_ln730_90 = and i1 %tmp_94, %xor_ln730_30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 309 'and' 'and_ln730_90' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_29 = or i1 %and_ln730_89, %and_ln730_90" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 310 'or' 'or_ln730_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (1.68ns)   --->   "br i1 %or_ln730_29, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 311 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28)> <Delay = 1.68>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln1299_29 = trunc i67 %x_V_read to i36" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 312 'trunc' 'trunc_ln1299_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1299_29 = call i81 @_ssdm_op_BitConcatenate.i81.i36.i45(i36 %trunc_ln1299_29, i45 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 313 'bitconcatenate' 'shl_ln1299_29' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_97 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 33)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 314 'bitselect' 'tmp_97' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_30)   --->   "%and_ln730_91 = and i1 %tmp_96, %xor_ln730_30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 315 'and' 'and_ln730_91' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_30)   --->   "%and_ln730_92 = and i1 %and_ln730_91, %tmp_97" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 316 'and' 'and_ln730_92' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.12ns)   --->   "%xor_ln730_31 = xor i1 %tmp_96, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 317 'xor' 'xor_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_30)   --->   "%and_ln730_93 = and i1 %tmp_95, %xor_ln730_31" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 318 'and' 'and_ln730_93' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_30 = or i1 %and_ln730_92, %and_ln730_93" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 319 'or' 'or_ln730_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (1.68ns)   --->   "br i1 %or_ln730_30, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.31" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 320 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29)> <Delay = 1.68>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln1299_30 = trunc i67 %x_V_read to i35" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 321 'trunc' 'trunc_ln1299_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1299_30 = call i81 @_ssdm_op_BitConcatenate.i81.i35.i46(i35 %trunc_ln1299_30, i46 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 322 'bitconcatenate' 'shl_ln1299_30' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_98 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 32)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 323 'bitselect' 'tmp_98' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_31)   --->   "%and_ln730_94 = and i1 %tmp_97, %xor_ln730_31" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 324 'and' 'and_ln730_94' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_31)   --->   "%and_ln730_95 = and i1 %and_ln730_94, %tmp_98" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 325 'and' 'and_ln730_95' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.12ns)   --->   "%xor_ln730_32 = xor i1 %tmp_97, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 326 'xor' 'xor_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_31)   --->   "%and_ln730_96 = and i1 %tmp_96, %xor_ln730_32" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 327 'and' 'and_ln730_96' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_31 = or i1 %and_ln730_95, %and_ln730_96" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 328 'or' 'or_ln730_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 329 [1/1] (1.68ns)   --->   "br i1 %or_ln730_31, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.32" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 329 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30)> <Delay = 1.68>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln1299_31 = trunc i67 %x_V_read to i34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 330 'trunc' 'trunc_ln1299_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%shl_ln1299_31 = call i81 @_ssdm_op_BitConcatenate.i81.i34.i47(i34 %trunc_ln1299_31, i47 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 331 'bitconcatenate' 'shl_ln1299_31' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 31)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 332 'bitselect' 'tmp_99' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_32)   --->   "%and_ln730_97 = and i1 %tmp_98, %xor_ln730_32" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 333 'and' 'and_ln730_97' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_32)   --->   "%and_ln730_98 = and i1 %and_ln730_97, %tmp_99" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 334 'and' 'and_ln730_98' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.12ns)   --->   "%xor_ln730_33 = xor i1 %tmp_98, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 335 'xor' 'xor_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_32)   --->   "%and_ln730_99 = and i1 %tmp_97, %xor_ln730_33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 336 'and' 'and_ln730_99' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_32 = or i1 %and_ln730_98, %and_ln730_99" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 337 'or' 'or_ln730_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (1.68ns)   --->   "br i1 %or_ln730_32, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 338 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31)> <Delay = 1.68>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln1299_32 = trunc i67 %x_V_read to i33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 339 'trunc' 'trunc_ln1299_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln1299_32 = call i81 @_ssdm_op_BitConcatenate.i81.i33.i48(i33 %trunc_ln1299_32, i48 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 340 'bitconcatenate' 'shl_ln1299_32' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_100 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 30)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 341 'bitselect' 'tmp_100' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_33)   --->   "%and_ln730_100 = and i1 %tmp_99, %xor_ln730_33" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 342 'and' 'and_ln730_100' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_33)   --->   "%and_ln730_101 = and i1 %and_ln730_100, %tmp_100" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 343 'and' 'and_ln730_101' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.12ns)   --->   "%xor_ln730_34 = xor i1 %tmp_99, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 344 'xor' 'xor_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_33)   --->   "%and_ln730_102 = and i1 %tmp_98, %xor_ln730_34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 345 'and' 'and_ln730_102' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_33 = or i1 %and_ln730_101, %and_ln730_102" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 346 'or' 'or_ln730_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (1.68ns)   --->   "br i1 %or_ln730_33, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 347 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32)> <Delay = 1.68>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln1299_33 = trunc i67 %x_V_read to i32" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 348 'trunc' 'trunc_ln1299_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%shl_ln1299_33 = call i81 @_ssdm_op_BitConcatenate.i81.i32.i49(i32 %trunc_ln1299_33, i49 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 349 'bitconcatenate' 'shl_ln1299_33' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_101 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 29)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 350 'bitselect' 'tmp_101' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_34)   --->   "%and_ln730_103 = and i1 %tmp_100, %xor_ln730_34" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 351 'and' 'and_ln730_103' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_34)   --->   "%and_ln730_104 = and i1 %and_ln730_103, %tmp_101" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 352 'and' 'and_ln730_104' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.12ns)   --->   "%xor_ln730_35 = xor i1 %tmp_100, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 353 'xor' 'xor_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_34)   --->   "%and_ln730_105 = and i1 %tmp_99, %xor_ln730_35" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 354 'and' 'and_ln730_105' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_34 = or i1 %and_ln730_104, %and_ln730_105" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 355 'or' 'or_ln730_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (1.68ns)   --->   "br i1 %or_ln730_34, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.35" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 356 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33)> <Delay = 1.68>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%trunc_ln1299_34 = trunc i67 %x_V_read to i31" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 357 'trunc' 'trunc_ln1299_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%shl_ln1299_34 = call i81 @_ssdm_op_BitConcatenate.i81.i31.i50(i31 %trunc_ln1299_34, i50 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 358 'bitconcatenate' 'shl_ln1299_34' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 28)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 359 'bitselect' 'tmp_102' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_35)   --->   "%and_ln730_106 = and i1 %tmp_101, %xor_ln730_35" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 360 'and' 'and_ln730_106' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_35)   --->   "%and_ln730_107 = and i1 %and_ln730_106, %tmp_102" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 361 'and' 'and_ln730_107' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.12ns)   --->   "%xor_ln730_36 = xor i1 %tmp_101, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 362 'xor' 'xor_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_35)   --->   "%and_ln730_108 = and i1 %tmp_100, %xor_ln730_36" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 363 'and' 'and_ln730_108' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_35 = or i1 %and_ln730_107, %and_ln730_108" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 364 'or' 'or_ln730_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (1.68ns)   --->   "br i1 %or_ln730_35, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.36" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 365 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34)> <Delay = 1.68>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln1299_35 = trunc i67 %x_V_read to i30" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 366 'trunc' 'trunc_ln1299_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%shl_ln1299_35 = call i81 @_ssdm_op_BitConcatenate.i81.i30.i51(i30 %trunc_ln1299_35, i51 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 367 'bitconcatenate' 'shl_ln1299_35' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_103 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 27)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 368 'bitselect' 'tmp_103' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_36)   --->   "%and_ln730_109 = and i1 %tmp_102, %xor_ln730_36" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 369 'and' 'and_ln730_109' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_36)   --->   "%and_ln730_110 = and i1 %and_ln730_109, %tmp_103" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 370 'and' 'and_ln730_110' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.12ns)   --->   "%xor_ln730_37 = xor i1 %tmp_102, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 371 'xor' 'xor_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_36)   --->   "%and_ln730_111 = and i1 %tmp_101, %xor_ln730_37" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 372 'and' 'and_ln730_111' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_36 = or i1 %and_ln730_110, %and_ln730_111" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 373 'or' 'or_ln730_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (1.68ns)   --->   "br i1 %or_ln730_36, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.37" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 374 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35)> <Delay = 1.68>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln1299_36 = trunc i67 %x_V_read to i29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 375 'trunc' 'trunc_ln1299_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln1299_36 = call i81 @_ssdm_op_BitConcatenate.i81.i29.i52(i29 %trunc_ln1299_36, i52 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 376 'bitconcatenate' 'shl_ln1299_36' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_112 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 26)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 377 'bitselect' 'tmp_112' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_37)   --->   "%and_ln730_112 = and i1 %tmp_103, %xor_ln730_37" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 378 'and' 'and_ln730_112' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_37)   --->   "%and_ln730_113 = and i1 %and_ln730_112, %tmp_112" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 379 'and' 'and_ln730_113' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.12ns)   --->   "%xor_ln730_38 = xor i1 %tmp_103, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 380 'xor' 'xor_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_37)   --->   "%and_ln730_114 = and i1 %tmp_102, %xor_ln730_38" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 381 'and' 'and_ln730_114' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_37 = or i1 %and_ln730_113, %and_ln730_114" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 382 'or' 'or_ln730_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (1.68ns)   --->   "br i1 %or_ln730_37, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.38" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 383 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36)> <Delay = 1.68>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln1299_37 = trunc i67 %x_V_read to i28" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 384 'trunc' 'trunc_ln1299_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln1299_37 = call i81 @_ssdm_op_BitConcatenate.i81.i28.i53(i28 %trunc_ln1299_37, i53 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 385 'bitconcatenate' 'shl_ln1299_37' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 25)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 386 'bitselect' 'tmp_113' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_38)   --->   "%and_ln730_115 = and i1 %tmp_112, %xor_ln730_38" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 387 'and' 'and_ln730_115' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_38)   --->   "%and_ln730_116 = and i1 %and_ln730_115, %tmp_113" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 388 'and' 'and_ln730_116' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.12ns)   --->   "%xor_ln730_39 = xor i1 %tmp_112, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 389 'xor' 'xor_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_38)   --->   "%and_ln730_117 = and i1 %tmp_103, %xor_ln730_39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 390 'and' 'and_ln730_117' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_38 = or i1 %and_ln730_116, %and_ln730_117" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 391 'or' 'or_ln730_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (1.68ns)   --->   "br i1 %or_ln730_38, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 392 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37)> <Delay = 1.68>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln1299_38 = trunc i67 %x_V_read to i27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 393 'trunc' 'trunc_ln1299_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%shl_ln1299_38 = call i81 @_ssdm_op_BitConcatenate.i81.i27.i54(i27 %trunc_ln1299_38, i54 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 394 'bitconcatenate' 'shl_ln1299_38' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_114 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 24)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 395 'bitselect' 'tmp_114' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_39)   --->   "%and_ln730_118 = and i1 %tmp_113, %xor_ln730_39" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 396 'and' 'and_ln730_118' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_39)   --->   "%and_ln730_119 = and i1 %and_ln730_118, %tmp_114" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 397 'and' 'and_ln730_119' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.12ns)   --->   "%xor_ln730_40 = xor i1 %tmp_113, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 398 'xor' 'xor_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_39)   --->   "%and_ln730_120 = and i1 %tmp_112, %xor_ln730_40" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 399 'and' 'and_ln730_120' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_39 = or i1 %and_ln730_119, %and_ln730_120" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 400 'or' 'or_ln730_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (1.68ns)   --->   "br i1 %or_ln730_39, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.40" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 401 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38)> <Delay = 1.68>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln1299_39 = trunc i67 %x_V_read to i26" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 402 'trunc' 'trunc_ln1299_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1299_39 = call i81 @_ssdm_op_BitConcatenate.i81.i26.i55(i26 %trunc_ln1299_39, i55 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 403 'bitconcatenate' 'shl_ln1299_39' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 23)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 404 'bitselect' 'tmp_115' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_40)   --->   "%and_ln730_121 = and i1 %tmp_114, %xor_ln730_40" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 405 'and' 'and_ln730_121' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_40)   --->   "%and_ln730_122 = and i1 %and_ln730_121, %tmp_115" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 406 'and' 'and_ln730_122' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.12ns)   --->   "%xor_ln730_41 = xor i1 %tmp_114, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 407 'xor' 'xor_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_40)   --->   "%and_ln730_123 = and i1 %tmp_113, %xor_ln730_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 408 'and' 'and_ln730_123' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_40 = or i1 %and_ln730_122, %and_ln730_123" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 409 'or' 'or_ln730_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (1.68ns)   --->   "br i1 %or_ln730_40, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 410 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39)> <Delay = 1.68>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln1299_40 = trunc i67 %x_V_read to i25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 411 'trunc' 'trunc_ln1299_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln1299_40 = call i81 @_ssdm_op_BitConcatenate.i81.i25.i56(i25 %trunc_ln1299_40, i56 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 412 'bitconcatenate' 'shl_ln1299_40' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_116 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 22)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 413 'bitselect' 'tmp_116' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_41)   --->   "%and_ln730_124 = and i1 %tmp_115, %xor_ln730_41" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 414 'and' 'and_ln730_124' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_41)   --->   "%and_ln730_125 = and i1 %and_ln730_124, %tmp_116" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 415 'and' 'and_ln730_125' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.12ns)   --->   "%xor_ln730_42 = xor i1 %tmp_115, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 416 'xor' 'xor_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_41)   --->   "%and_ln730_126 = and i1 %tmp_114, %xor_ln730_42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 417 'and' 'and_ln730_126' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_41 = or i1 %and_ln730_125, %and_ln730_126" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 418 'or' 'or_ln730_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (1.68ns)   --->   "br i1 %or_ln730_41, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 419 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40)> <Delay = 1.68>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln1299_41 = trunc i67 %x_V_read to i24" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 420 'trunc' 'trunc_ln1299_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln1299_41 = call i81 @_ssdm_op_BitConcatenate.i81.i24.i57(i24 %trunc_ln1299_41, i57 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 421 'bitconcatenate' 'shl_ln1299_41' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_117 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 21)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 422 'bitselect' 'tmp_117' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_42)   --->   "%and_ln730_127 = and i1 %tmp_116, %xor_ln730_42" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 423 'and' 'and_ln730_127' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_42)   --->   "%and_ln730_128 = and i1 %and_ln730_127, %tmp_117" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 424 'and' 'and_ln730_128' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.12ns)   --->   "%xor_ln730_43 = xor i1 %tmp_116, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 425 'xor' 'xor_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_42)   --->   "%and_ln730_129 = and i1 %tmp_115, %xor_ln730_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 426 'and' 'and_ln730_129' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_42 = or i1 %and_ln730_128, %and_ln730_129" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 427 'or' 'or_ln730_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (1.68ns)   --->   "br i1 %or_ln730_42, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 428 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41)> <Delay = 1.68>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln1299_42 = trunc i67 %x_V_read to i23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 429 'trunc' 'trunc_ln1299_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%shl_ln1299_42 = call i81 @_ssdm_op_BitConcatenate.i81.i23.i58(i23 %trunc_ln1299_42, i58 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 430 'bitconcatenate' 'shl_ln1299_42' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_118 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 20)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 431 'bitselect' 'tmp_118' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_43)   --->   "%and_ln730_130 = and i1 %tmp_117, %xor_ln730_43" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 432 'and' 'and_ln730_130' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_43)   --->   "%and_ln730_131 = and i1 %and_ln730_130, %tmp_118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 433 'and' 'and_ln730_131' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.12ns)   --->   "%xor_ln730_44 = xor i1 %tmp_117, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 434 'xor' 'xor_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_43)   --->   "%and_ln730_132 = and i1 %tmp_116, %xor_ln730_44" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 435 'and' 'and_ln730_132' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_43 = or i1 %and_ln730_131, %and_ln730_132" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 436 'or' 'or_ln730_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (1.68ns)   --->   "br i1 %or_ln730_43, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.44" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 437 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42)> <Delay = 1.68>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln1299_43 = trunc i67 %x_V_read to i22" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 438 'trunc' 'trunc_ln1299_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%shl_ln1299_43 = call i81 @_ssdm_op_BitConcatenate.i81.i22.i59(i22 %trunc_ln1299_43, i59 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 439 'bitconcatenate' 'shl_ln1299_43' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_119 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 19)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 440 'bitselect' 'tmp_119' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_44)   --->   "%and_ln730_133 = and i1 %tmp_118, %xor_ln730_44" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 441 'and' 'and_ln730_133' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_44)   --->   "%and_ln730_134 = and i1 %and_ln730_133, %tmp_119" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 442 'and' 'and_ln730_134' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.12ns)   --->   "%xor_ln730_45 = xor i1 %tmp_118, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 443 'xor' 'xor_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_44)   --->   "%and_ln730_135 = and i1 %tmp_117, %xor_ln730_45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 444 'and' 'and_ln730_135' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_44 = or i1 %and_ln730_134, %and_ln730_135" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 445 'or' 'or_ln730_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (1.68ns)   --->   "br i1 %or_ln730_44, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 446 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43)> <Delay = 1.68>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln1299_44 = trunc i67 %x_V_read to i21" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 447 'trunc' 'trunc_ln1299_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln1299_44 = call i81 @_ssdm_op_BitConcatenate.i81.i21.i60(i21 %trunc_ln1299_44, i60 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 448 'bitconcatenate' 'shl_ln1299_44' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_120 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 18)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 449 'bitselect' 'tmp_120' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_45)   --->   "%and_ln730_136 = and i1 %tmp_119, %xor_ln730_45" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 450 'and' 'and_ln730_136' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_45)   --->   "%and_ln730_137 = and i1 %and_ln730_136, %tmp_120" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 451 'and' 'and_ln730_137' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.12ns)   --->   "%xor_ln730_46 = xor i1 %tmp_119, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 452 'xor' 'xor_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_45)   --->   "%and_ln730_138 = and i1 %tmp_118, %xor_ln730_46" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 453 'and' 'and_ln730_138' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_45 = or i1 %and_ln730_137, %and_ln730_138" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 454 'or' 'or_ln730_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (1.68ns)   --->   "br i1 %or_ln730_45, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.46" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 455 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44)> <Delay = 1.68>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln1299_45 = trunc i67 %x_V_read to i20" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 456 'trunc' 'trunc_ln1299_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1299_45 = call i81 @_ssdm_op_BitConcatenate.i81.i20.i61(i20 %trunc_ln1299_45, i61 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 457 'bitconcatenate' 'shl_ln1299_45' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_121 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 17)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 458 'bitselect' 'tmp_121' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_46)   --->   "%and_ln730_139 = and i1 %tmp_120, %xor_ln730_46" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 459 'and' 'and_ln730_139' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_46)   --->   "%and_ln730_140 = and i1 %and_ln730_139, %tmp_121" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 460 'and' 'and_ln730_140' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.12ns)   --->   "%xor_ln730_47 = xor i1 %tmp_120, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 461 'xor' 'xor_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_46)   --->   "%and_ln730_141 = and i1 %tmp_119, %xor_ln730_47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 462 'and' 'and_ln730_141' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_46 = or i1 %and_ln730_140, %and_ln730_141" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 463 'or' 'or_ln730_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (1.68ns)   --->   "br i1 %or_ln730_46, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 464 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45)> <Delay = 1.68>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln1299_46 = trunc i67 %x_V_read to i19" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 465 'trunc' 'trunc_ln1299_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%shl_ln1299_46 = call i81 @_ssdm_op_BitConcatenate.i81.i19.i62(i19 %trunc_ln1299_46, i62 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 466 'bitconcatenate' 'shl_ln1299_46' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_122 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 16)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 467 'bitselect' 'tmp_122' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_47)   --->   "%and_ln730_142 = and i1 %tmp_121, %xor_ln730_47" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 468 'and' 'and_ln730_142' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_47)   --->   "%and_ln730_143 = and i1 %and_ln730_142, %tmp_122" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 469 'and' 'and_ln730_143' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.12ns)   --->   "%xor_ln730_48 = xor i1 %tmp_121, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 470 'xor' 'xor_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_47)   --->   "%and_ln730_144 = and i1 %tmp_120, %xor_ln730_48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 471 'and' 'and_ln730_144' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_47 = or i1 %and_ln730_143, %and_ln730_144" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 472 'or' 'or_ln730_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (1.68ns)   --->   "br i1 %or_ln730_47, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 473 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46)> <Delay = 1.68>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln1299_47 = trunc i67 %x_V_read to i18" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 474 'trunc' 'trunc_ln1299_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1299_47 = call i81 @_ssdm_op_BitConcatenate.i81.i18.i63(i18 %trunc_ln1299_47, i63 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 475 'bitconcatenate' 'shl_ln1299_47' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_123 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 15)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 476 'bitselect' 'tmp_123' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_48)   --->   "%and_ln730_145 = and i1 %tmp_122, %xor_ln730_48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 477 'and' 'and_ln730_145' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_48)   --->   "%and_ln730_146 = and i1 %and_ln730_145, %tmp_123" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 478 'and' 'and_ln730_146' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.12ns)   --->   "%xor_ln730_49 = xor i1 %tmp_122, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 479 'xor' 'xor_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_48)   --->   "%and_ln730_147 = and i1 %tmp_121, %xor_ln730_49" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 480 'and' 'and_ln730_147' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_48 = or i1 %and_ln730_146, %and_ln730_147" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 481 'or' 'or_ln730_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (1.68ns)   --->   "br i1 %or_ln730_48, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.49" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 482 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47)> <Delay = 1.68>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln1299_48 = trunc i67 %x_V_read to i17" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 483 'trunc' 'trunc_ln1299_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%shl_ln1299_48 = call i81 @_ssdm_op_BitConcatenate.i81.i17.i64(i17 %trunc_ln1299_48, i64 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 484 'bitconcatenate' 'shl_ln1299_48' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_124 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 14)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 485 'bitselect' 'tmp_124' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_49)   --->   "%and_ln730_148 = and i1 %tmp_123, %xor_ln730_49" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 486 'and' 'and_ln730_148' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_49)   --->   "%and_ln730_149 = and i1 %and_ln730_148, %tmp_124" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 487 'and' 'and_ln730_149' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.12ns)   --->   "%xor_ln730_50 = xor i1 %tmp_123, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 488 'xor' 'xor_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_49)   --->   "%and_ln730_150 = and i1 %tmp_122, %xor_ln730_50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 489 'and' 'and_ln730_150' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_49 = or i1 %and_ln730_149, %and_ln730_150" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 490 'or' 'or_ln730_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (1.68ns)   --->   "br i1 %or_ln730_49, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 491 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48)> <Delay = 1.68>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln1299_49 = trunc i67 %x_V_read to i16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 492 'trunc' 'trunc_ln1299_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln1299_49 = call i81 @_ssdm_op_BitConcatenate.i81.i16.i65(i16 %trunc_ln1299_49, i65 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 493 'bitconcatenate' 'shl_ln1299_49' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 13)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 494 'bitselect' 'tmp_125' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_50)   --->   "%and_ln730_151 = and i1 %tmp_124, %xor_ln730_50" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 495 'and' 'and_ln730_151' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_50)   --->   "%and_ln730_152 = and i1 %and_ln730_151, %tmp_125" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 496 'and' 'and_ln730_152' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.12ns)   --->   "%xor_ln730_51 = xor i1 %tmp_124, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 497 'xor' 'xor_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_50)   --->   "%and_ln730_153 = and i1 %tmp_123, %xor_ln730_51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 498 'and' 'and_ln730_153' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_50 = or i1 %and_ln730_152, %and_ln730_153" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 499 'or' 'or_ln730_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (1.68ns)   --->   "br i1 %or_ln730_50, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 500 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49)> <Delay = 1.68>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln1299_50 = trunc i67 %x_V_read to i15" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 501 'trunc' 'trunc_ln1299_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%shl_ln1299_50 = call i81 @_ssdm_op_BitConcatenate.i81.i15.i66(i15 %trunc_ln1299_50, i66 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 502 'bitconcatenate' 'shl_ln1299_50' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_126 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 12)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 503 'bitselect' 'tmp_126' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_51)   --->   "%and_ln730_154 = and i1 %tmp_125, %xor_ln730_51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 504 'and' 'and_ln730_154' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_51)   --->   "%and_ln730_155 = and i1 %and_ln730_154, %tmp_126" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 505 'and' 'and_ln730_155' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.12ns)   --->   "%xor_ln730_52 = xor i1 %tmp_125, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 506 'xor' 'xor_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_51)   --->   "%and_ln730_156 = and i1 %tmp_124, %xor_ln730_52" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 507 'and' 'and_ln730_156' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_51 = or i1 %and_ln730_155, %and_ln730_156" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 508 'or' 'or_ln730_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (1.68ns)   --->   "br i1 %or_ln730_51, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.52" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 509 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50)> <Delay = 1.68>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln1299_51 = trunc i67 %x_V_read to i14" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 510 'trunc' 'trunc_ln1299_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%shl_ln1299_51 = call i81 @_ssdm_op_BitConcatenate.i81.i14.i67(i14 %trunc_ln1299_51, i67 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 511 'bitconcatenate' 'shl_ln1299_51' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_127 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 11)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 512 'bitselect' 'tmp_127' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_52)   --->   "%and_ln730_157 = and i1 %tmp_126, %xor_ln730_52" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 513 'and' 'and_ln730_157' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_52)   --->   "%and_ln730_158 = and i1 %and_ln730_157, %tmp_127" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 514 'and' 'and_ln730_158' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.12ns)   --->   "%xor_ln730_53 = xor i1 %tmp_126, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 515 'xor' 'xor_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_52)   --->   "%and_ln730_159 = and i1 %tmp_125, %xor_ln730_53" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 516 'and' 'and_ln730_159' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_52 = or i1 %and_ln730_158, %and_ln730_159" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 517 'or' 'or_ln730_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (1.68ns)   --->   "br i1 %or_ln730_52, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.53" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 518 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51)> <Delay = 1.68>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln1299_52 = trunc i67 %x_V_read to i13" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 519 'trunc' 'trunc_ln1299_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%shl_ln1299_52 = call i81 @_ssdm_op_BitConcatenate.i81.i13.i68(i13 %trunc_ln1299_52, i68 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 520 'bitconcatenate' 'shl_ln1299_52' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 10)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 521 'bitselect' 'tmp_128' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_53)   --->   "%and_ln730_160 = and i1 %tmp_127, %xor_ln730_53" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 522 'and' 'and_ln730_160' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_53)   --->   "%and_ln730_161 = and i1 %and_ln730_160, %tmp_128" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 523 'and' 'and_ln730_161' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.12ns)   --->   "%xor_ln730_54 = xor i1 %tmp_127, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 524 'xor' 'xor_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_53)   --->   "%and_ln730_162 = and i1 %tmp_126, %xor_ln730_54" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 525 'and' 'and_ln730_162' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_53 = or i1 %and_ln730_161, %and_ln730_162" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 526 'or' 'or_ln730_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (1.68ns)   --->   "br i1 %or_ln730_53, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.54" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 527 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52)> <Delay = 1.68>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln1299_53 = trunc i67 %x_V_read to i12" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 528 'trunc' 'trunc_ln1299_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%shl_ln1299_53 = call i81 @_ssdm_op_BitConcatenate.i81.i12.i69(i12 %trunc_ln1299_53, i69 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 529 'bitconcatenate' 'shl_ln1299_53' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_129 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 9)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 530 'bitselect' 'tmp_129' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_54)   --->   "%and_ln730_163 = and i1 %tmp_128, %xor_ln730_54" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 531 'and' 'and_ln730_163' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_54)   --->   "%and_ln730_164 = and i1 %and_ln730_163, %tmp_129" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 532 'and' 'and_ln730_164' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.12ns)   --->   "%xor_ln730_55 = xor i1 %tmp_128, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 533 'xor' 'xor_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_54)   --->   "%and_ln730_165 = and i1 %tmp_127, %xor_ln730_55" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 534 'and' 'and_ln730_165' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_54 = or i1 %and_ln730_164, %and_ln730_165" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 535 'or' 'or_ln730_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (1.68ns)   --->   "br i1 %or_ln730_54, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.55" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 536 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53)> <Delay = 1.68>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln1299_54 = trunc i67 %x_V_read to i11" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 537 'trunc' 'trunc_ln1299_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln1299_54 = call i81 @_ssdm_op_BitConcatenate.i81.i11.i70(i11 %trunc_ln1299_54, i70 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 538 'bitconcatenate' 'shl_ln1299_54' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_130 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 8)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 539 'bitselect' 'tmp_130' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_55)   --->   "%and_ln730_166 = and i1 %tmp_129, %xor_ln730_55" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 540 'and' 'and_ln730_166' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_55)   --->   "%and_ln730_167 = and i1 %and_ln730_166, %tmp_130" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 541 'and' 'and_ln730_167' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.12ns)   --->   "%xor_ln730_56 = xor i1 %tmp_129, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 542 'xor' 'xor_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_55)   --->   "%and_ln730_168 = and i1 %tmp_128, %xor_ln730_56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 543 'and' 'and_ln730_168' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_55 = or i1 %and_ln730_167, %and_ln730_168" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 544 'or' 'or_ln730_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 545 [1/1] (1.68ns)   --->   "br i1 %or_ln730_55, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 545 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54)> <Delay = 1.68>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln1299_55 = trunc i67 %x_V_read to i10" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 546 'trunc' 'trunc_ln1299_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln1299_55 = call i81 @_ssdm_op_BitConcatenate.i81.i10.i71(i10 %trunc_ln1299_55, i71 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 547 'bitconcatenate' 'shl_ln1299_55' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 7)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 548 'bitselect' 'tmp_131' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_56)   --->   "%and_ln730_169 = and i1 %tmp_130, %xor_ln730_56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 549 'and' 'and_ln730_169' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_56)   --->   "%and_ln730_170 = and i1 %and_ln730_169, %tmp_131" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 550 'and' 'and_ln730_170' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.12ns)   --->   "%xor_ln730_57 = xor i1 %tmp_130, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 551 'xor' 'xor_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_56)   --->   "%and_ln730_171 = and i1 %tmp_129, %xor_ln730_57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 552 'and' 'and_ln730_171' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_56 = or i1 %and_ln730_170, %and_ln730_171" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 553 'or' 'or_ln730_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (1.68ns)   --->   "br i1 %or_ln730_56, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 554 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55)> <Delay = 1.68>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln1299_56 = trunc i67 %x_V_read to i9" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 555 'trunc' 'trunc_ln1299_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%shl_ln1299_56 = call i81 @_ssdm_op_BitConcatenate.i81.i9.i72(i9 %trunc_ln1299_56, i72 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 556 'bitconcatenate' 'shl_ln1299_56' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_132 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 6)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 557 'bitselect' 'tmp_132' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_57)   --->   "%and_ln730_172 = and i1 %tmp_131, %xor_ln730_57" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 558 'and' 'and_ln730_172' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_57)   --->   "%and_ln730_173 = and i1 %and_ln730_172, %tmp_132" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 559 'and' 'and_ln730_173' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.12ns)   --->   "%xor_ln730_58 = xor i1 %tmp_131, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 560 'xor' 'xor_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_57)   --->   "%and_ln730_174 = and i1 %tmp_130, %xor_ln730_58" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 561 'and' 'and_ln730_174' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_57 = or i1 %and_ln730_173, %and_ln730_174" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 562 'or' 'or_ln730_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (1.68ns)   --->   "br i1 %or_ln730_57, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.58" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 563 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56)> <Delay = 1.68>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln1299_57 = trunc i67 %x_V_read to i8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 564 'trunc' 'trunc_ln1299_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1299_57 = call i81 @_ssdm_op_BitConcatenate.i81.i8.i73(i8 %trunc_ln1299_57, i73 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 565 'bitconcatenate' 'shl_ln1299_57' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_133 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 5)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 566 'bitselect' 'tmp_133' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_58)   --->   "%and_ln730_175 = and i1 %tmp_132, %xor_ln730_58" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 567 'and' 'and_ln730_175' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_58)   --->   "%and_ln730_176 = and i1 %and_ln730_175, %tmp_133" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 568 'and' 'and_ln730_176' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 569 [1/1] (0.12ns)   --->   "%xor_ln730_59 = xor i1 %tmp_132, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 569 'xor' 'xor_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_58)   --->   "%and_ln730_177 = and i1 %tmp_131, %xor_ln730_59" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 570 'and' 'and_ln730_177' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 571 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_58 = or i1 %and_ln730_176, %and_ln730_177" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 571 'or' 'or_ln730_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (1.68ns)   --->   "br i1 %or_ln730_58, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.59" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 572 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57)> <Delay = 1.68>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln1299_58 = trunc i67 %x_V_read to i7" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 573 'trunc' 'trunc_ln1299_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln1299_58 = call i81 @_ssdm_op_BitConcatenate.i81.i7.i74(i7 %trunc_ln1299_58, i74 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 574 'bitconcatenate' 'shl_ln1299_58' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 4)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 575 'bitselect' 'tmp_134' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_59)   --->   "%and_ln730_178 = and i1 %tmp_133, %xor_ln730_59" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 576 'and' 'and_ln730_178' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_59)   --->   "%and_ln730_179 = and i1 %and_ln730_178, %tmp_134" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 577 'and' 'and_ln730_179' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.12ns)   --->   "%xor_ln730_60 = xor i1 %tmp_133, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 578 'xor' 'xor_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_59)   --->   "%and_ln730_180 = and i1 %tmp_132, %xor_ln730_60" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 579 'and' 'and_ln730_180' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_59 = or i1 %and_ln730_179, %and_ln730_180" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 580 'or' 'or_ln730_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (1.68ns)   --->   "br i1 %or_ln730_59, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.60" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 581 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58)> <Delay = 1.68>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln1299_59 = trunc i67 %x_V_read to i6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 582 'trunc' 'trunc_ln1299_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln1299_59 = call i81 @_ssdm_op_BitConcatenate.i81.i6.i75(i6 %trunc_ln1299_59, i75 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 583 'bitconcatenate' 'shl_ln1299_59' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_135 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 3)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 584 'bitselect' 'tmp_135' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_60)   --->   "%and_ln730_181 = and i1 %tmp_134, %xor_ln730_60" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 585 'and' 'and_ln730_181' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_60)   --->   "%and_ln730_182 = and i1 %and_ln730_181, %tmp_135" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 586 'and' 'and_ln730_182' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 587 [1/1] (0.12ns)   --->   "%xor_ln730_61 = xor i1 %tmp_134, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 587 'xor' 'xor_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_60)   --->   "%and_ln730_183 = and i1 %tmp_133, %xor_ln730_61" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 588 'and' 'and_ln730_183' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 589 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_60 = or i1 %and_ln730_182, %and_ln730_183" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 589 'or' 'or_ln730_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (1.68ns)   --->   "br i1 %or_ln730_60, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.61" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 590 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59)> <Delay = 1.68>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln1299_60 = trunc i67 %x_V_read to i5" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 591 'trunc' 'trunc_ln1299_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%shl_ln1299_60 = call i81 @_ssdm_op_BitConcatenate.i81.i5.i76(i5 %trunc_ln1299_60, i76 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 592 'bitconcatenate' 'shl_ln1299_60' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_136 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 2)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 593 'bitselect' 'tmp_136' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_61)   --->   "%and_ln730_184 = and i1 %tmp_135, %xor_ln730_61" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 594 'and' 'and_ln730_184' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_61)   --->   "%and_ln730_185 = and i1 %and_ln730_184, %tmp_136" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 595 'and' 'and_ln730_185' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.12ns)   --->   "%xor_ln730_62 = xor i1 %tmp_135, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 596 'xor' 'xor_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_61)   --->   "%and_ln730_186 = and i1 %tmp_134, %xor_ln730_62" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 597 'and' 'and_ln730_186' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 598 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_61 = or i1 %and_ln730_185, %and_ln730_186" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 598 'or' 'or_ln730_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (1.68ns)   --->   "br i1 %or_ln730_61, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.62" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 599 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60)> <Delay = 1.68>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%trunc_ln1299_61 = trunc i67 %x_V_read to i4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 600 'trunc' 'trunc_ln1299_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%shl_ln1299_61 = call i81 @_ssdm_op_BitConcatenate.i81.i4.i77(i4 %trunc_ln1299_61, i77 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 601 'bitconcatenate' 'shl_ln1299_61' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_137 = call i1 @_ssdm_op_BitSelect.i1.i67.i32(i67 %x_V_read, i32 1)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 602 'bitselect' 'tmp_137' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_62)   --->   "%and_ln730_187 = and i1 %tmp_136, %xor_ln730_62" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 603 'and' 'and_ln730_187' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_62)   --->   "%and_ln730_188 = and i1 %and_ln730_187, %tmp_137" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 604 'and' 'and_ln730_188' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 605 [1/1] (0.12ns)   --->   "%xor_ln730_63 = xor i1 %tmp_136, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 605 'xor' 'xor_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_62)   --->   "%and_ln730_189 = and i1 %tmp_135, %xor_ln730_63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 606 'and' 'and_ln730_189' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_62 = or i1 %and_ln730_188, %and_ln730_189" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 607 'or' 'or_ln730_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (1.68ns)   --->   "br i1 %or_ln730_62, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 608 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61)> <Delay = 1.68>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln1299_62 = trunc i67 %x_V_read to i3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 609 'trunc' 'trunc_ln1299_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln1299_62 = call i81 @_ssdm_op_BitConcatenate.i81.i3.i78(i3 %trunc_ln1299_62, i78 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 610 'bitconcatenate' 'shl_ln1299_62' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%trunc_ln730 = trunc i67 %x_V_read to i1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 611 'trunc' 'trunc_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%and_ln730_190 = and i1 %tmp_137, %xor_ln730_63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 612 'and' 'and_ln730_190' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%and_ln730_191 = and i1 %and_ln730_190, %trunc_ln730" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 613 'and' 'and_ln730_191' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%xor_ln730_64 = xor i1 %tmp_137, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 614 'xor' 'xor_ln730_64' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln730_63)   --->   "%and_ln730_192 = and i1 %tmp_136, %xor_ln730_64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 615 'and' 'and_ln730_192' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln730_63 = or i1 %and_ln730_191, %and_ln730_192" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 616 'or' 'or_ln730_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (1.68ns)   --->   "br i1 %or_ln730_63, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 617 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62)> <Delay = 1.68>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln1299_63 = trunc i67 %x_V_read to i2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 618 'trunc' 'trunc_ln1299_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%shl_ln1299_63 = call i81 @_ssdm_op_BitConcatenate.i81.i2.i79(i2 %trunc_ln1299_63, i79 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732]   --->   Operation 619 'bitconcatenate' 'shl_ln1299_63' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node and_ln730_193)   --->   "%xor_ln730_65 = xor i1 %trunc_ln730, true" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 620 'xor' 'xor_ln730_65' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln730_193 = and i1 %tmp_137, %xor_ln730_65" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 621 'and' 'and_ln730_193' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (1.68ns)   --->   "br i1 %and_ln730_193, label %.loopexit, label %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.65" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 622 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63)> <Delay = 1.68>
ST_1 : Operation 623 [1/1] (0.30ns)   --->   "%select_ln730 = select i1 %trunc_ln730, i7 -50, i7 -51" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 623 'select' 'select_ln730' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !and_ln730_193)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%st = call i81 @_ssdm_op_BitConcatenate.i81.i1.i80(i1 %trunc_ln730, i80 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 624 'bitconcatenate' 'st' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !and_ln730_193)> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.33ns)   --->   "%select_ln730_1 = select i1 %trunc_ln730, i81 %st, i81 0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 625 'select' 'select_ln730_1' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !and_ln730_193)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (1.68ns)   --->   "br label %.loopexit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 626 'br' <Predicate = (!icmp_ln1497 & !and_ln730 & !or_ln730 & !or_ln730_1 & !or_ln730_2 & !or_ln730_3 & !or_ln730_4 & !or_ln730_5 & !or_ln730_6 & !or_ln730_7 & !or_ln730_8 & !or_ln730_9 & !or_ln730_10 & !or_ln730_11 & !or_ln730_12 & !or_ln730_13 & !or_ln730_14 & !or_ln730_15 & !or_ln730_16 & !or_ln730_17 & !or_ln730_18 & !or_ln730_19 & !or_ln730_20 & !or_ln730_21 & !or_ln730_22 & !or_ln730_23 & !or_ln730_24 & !or_ln730_25 & !or_ln730_26 & !or_ln730_27 & !or_ln730_28 & !or_ln730_29 & !or_ln730_30 & !or_ln730_31 & !or_ln730_32 & !or_ln730_33 & !or_ln730_34 & !or_ln730_35 & !or_ln730_36 & !or_ln730_37 & !or_ln730_38 & !or_ln730_39 & !or_ln730_40 & !or_ln730_41 & !or_ln730_42 & !or_ln730_43 & !or_ln730_44 & !or_ln730_45 & !or_ln730_46 & !or_ln730_47 & !or_ln730_48 & !or_ln730_49 & !or_ln730_50 & !or_ln730_51 & !or_ln730_52 & !or_ln730_53 & !or_ln730_54 & !or_ln730_55 & !or_ln730_56 & !or_ln730_57 & !or_ln730_58 & !or_ln730_59 & !or_ln730_60 & !or_ln730_61 & !or_ln730_62 & !or_ln730_63 & !and_ln730_193)> <Delay = 1.68>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%p_Val2_98_lcssa = phi i81 [ %p_Result_16, %_ZN9ap_ufixedILi81ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ %shl_ln, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ %shl_ln1299_1, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ %shl_ln1299_2, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ %shl_ln1299_3, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ %shl_ln1299_4, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ %shl_ln1299_5, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ %shl_ln1299_6, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ %shl_ln1299_7, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ %shl_ln1299_8, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ %shl_ln1299_9, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ %shl_ln1299_s, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ %shl_ln1299_10, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ %shl_ln1299_11, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ %shl_ln1299_12, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ %shl_ln1299_13, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ %shl_ln1299_14, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ %shl_ln1299_15, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ %shl_ln1299_16, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ %shl_ln1299_17, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ %shl_ln1299_18, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ %shl_ln1299_19, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ %shl_ln1299_20, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ %shl_ln1299_21, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ %shl_ln1299_22, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ %shl_ln1299_23, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ %shl_ln1299_24, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ %shl_ln1299_25, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ], [ %shl_ln1299_26, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.27 ], [ %shl_ln1299_27, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.28 ], [ %shl_ln1299_28, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.29 ], [ %shl_ln1299_29, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.30 ], [ %shl_ln1299_30, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.31 ], [ %shl_ln1299_31, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.32 ], [ %shl_ln1299_32, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.33 ], [ %shl_ln1299_33, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.34 ], [ %shl_ln1299_34, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.35 ], [ %shl_ln1299_35, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.36 ], [ %shl_ln1299_36, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.37 ], [ %shl_ln1299_37, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.38 ], [ %shl_ln1299_38, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.39 ], [ %shl_ln1299_39, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.40 ], [ %shl_ln1299_40, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.41 ], [ %shl_ln1299_41, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.42 ], [ %shl_ln1299_42, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.43 ], [ %shl_ln1299_43, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.44 ], [ %shl_ln1299_44, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.45 ], [ %shl_ln1299_45, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.46 ], [ %shl_ln1299_46, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.47 ], [ %shl_ln1299_47, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.48 ], [ %shl_ln1299_48, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.49 ], [ %shl_ln1299_49, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.50 ], [ %shl_ln1299_50, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.51 ], [ %shl_ln1299_51, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.52 ], [ %shl_ln1299_52, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.53 ], [ %shl_ln1299_53, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.54 ], [ %shl_ln1299_54, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.55 ], [ %shl_ln1299_55, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.56 ], [ %shl_ln1299_56, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.57 ], [ %shl_ln1299_57, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.58 ], [ %shl_ln1299_58, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.59 ], [ %shl_ln1299_59, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.60 ], [ %shl_ln1299_60, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.61 ], [ %shl_ln1299_61, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.62 ], [ %shl_ln1299_62, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.63 ], [ %shl_ln1299_63, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.64 ], [ %select_ln730_1, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.65 ]"   --->   Operation 627 'phi' 'p_Val2_98_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i81.i32(i81 %p_Val2_98_lcssa, i32 80)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 628 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "br i1 %p_Result_s, label %0, label %1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 629 'br' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%p_Result_9 = call i6 @_ssdm_op_PartSelect.i6.i81.i32.i32(i81 %p_Val2_98_lcssa, i32 73, i32 78)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:748]   --->   Operation 630 'partselect' 'p_Result_9' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.60ns)   --->   "br label %_ZN9ap_ufixedILi88ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi87ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 631 'br' <Predicate = (!icmp_ln1497 & !p_Result_s)> <Delay = 0.60>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%p_Result_8 = call i6 @_ssdm_op_PartSelect.i6.i81.i32.i32(i81 %p_Val2_98_lcssa, i32 74, i32 79)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 632 'partselect' 'p_Result_8' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.60ns)   --->   "br label %_ZN9ap_ufixedILi88ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi87ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 633 'br' <Predicate = (!icmp_ln1497 & p_Result_s)> <Delay = 0.60>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%index0_V = phi i6 [ %p_Result_8, %0 ], [ %p_Result_9, %1 ]" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747]   --->   Operation 634 'phi' 'index0_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i6 %index0_V to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 635 'zext' 'zext_ln544' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr [64 x i6]* @log_apfixed_reduce_log_inverse_lut_table_array_V, i64 0, i64 %zext_ln544" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 636 'getelementptr' 'log_apfixed_reduce_log_inverse_lut_table_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_2 : Operation 637 [2/2] (1.15ns)   --->   "%b_frac_tilde_inverse_V = load i6* %log_apfixed_reduce_log_inverse_lut_table_array_V_addr, align 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 637 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 638 [1/2] (1.15ns)   --->   "%b_frac_tilde_inverse_V = load i6* %log_apfixed_reduce_log_inverse_lut_table_array_V_addr, align 1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755]   --->   Operation 638 'load' 'b_frac_tilde_inverse_V' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 639 [1/1] (0.00ns)   --->   "%r_V = zext i81 %p_Val2_98_lcssa to i87" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 639 'zext' 'r_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %b_frac_tilde_inverse_V to i87" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 640 'zext' 'zext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_4 : Operation 641 [5/5] (2.15ns)   --->   "%r_V_34 = mul i87 %r_V, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 641 'mul' 'r_V_34' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 642 [4/5] (2.15ns)   --->   "%r_V_34 = mul i87 %r_V, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 642 'mul' 'r_V_34' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 643 [3/5] (2.15ns)   --->   "%r_V_34 = mul i87 %r_V, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 643 'mul' 'r_V_34' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 644 [2/5] (2.15ns)   --->   "%r_V_34 = mul i87 %r_V, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 644 'mul' 'r_V_34' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.15>
ST_8 : Operation 645 [1/5] (2.15ns)   --->   "%r_V_34 = mul i87 %r_V, %zext_ln1118" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760]   --->   Operation 645 'mul' 'r_V_34' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 646 [1/1] (0.00ns)   --->   "%z1_V = call i68 @_ssdm_op_PartSelect.i68.i87.i32.i32(i87 %r_V_34, i32 13, i32 80)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:767]   --->   Operation 646 'partselect' 'z1_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_8 : Operation 647 [1/1] (0.00ns)   --->   "%a_V = call i4 @_ssdm_op_PartSelect.i4.i87.i32.i32(i87 %r_V_34, i32 77, i32 80)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 647 'partselect' 'a_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.15>
ST_9 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_139 = call i1 @_ssdm_op_BitSelect.i1.i87.i32(i87 %r_V_34, i32 80)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 648 'bitselect' 'tmp_139' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_s = call i67 @_ssdm_op_PartSelect.i67.i87.i32.i32(i87 %r_V_34, i32 14, i32 80)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 649 'partselect' 'tmp_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sf = call i72 @_ssdm_op_BitConcatenate.i72.i5.i67(i5 -16, i67 %tmp_s)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 650 'bitconcatenate' 'sf' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_37 = call i73 @_ssdm_op_BitConcatenate.i73.i5.i68(i5 -16, i68 %z1_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 651 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln1333 = zext i72 %sf to i73" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 652 'zext' 'zext_ln1333' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%eZ_V = select i1 %tmp_139, i73 %tmp_37, i73 %zext_ln1333" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 653 'select' 'eZ_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%tmp_38 = call i64 @_ssdm_op_PartSelect.i64.i87.i32.i32(i87 %r_V_34, i32 13, i32 76)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 654 'partselect' 'tmp_38' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i72 @_ssdm_op_BitConcatenate.i72.i64.i8(i64 %tmp_38, i8 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 655 'bitconcatenate' 'lhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i72 %lhs_V to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 656 'zext' 'zext_ln728' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%rhs_V = zext i73 %eZ_V to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 657 'zext' 'rhs_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 658 [1/1] (0.86ns) (out node of the LUT)   --->   "%ret_V = add i74 %zext_ln728, %rhs_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 658 'add' 'ret_V' <Predicate = (!icmp_ln1497)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 659 [1/1] (0.00ns)   --->   "%r_V_23 = zext i4 %a_V to i72" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 659 'zext' 'r_V_23' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i68 %z1_V to i72" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 660 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_9 : Operation 661 [5/5] (2.15ns)   --->   "%r_V_35 = mul i72 %zext_ln1118_1, %r_V_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 661 'mul' 'r_V_35' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.15>
ST_10 : Operation 662 [4/5] (2.15ns)   --->   "%r_V_35 = mul i72 %zext_ln1118_1, %r_V_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 662 'mul' 'r_V_35' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.15>
ST_11 : Operation 663 [3/5] (2.15ns)   --->   "%r_V_35 = mul i72 %zext_ln1118_1, %r_V_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 663 'mul' 'r_V_35' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.15>
ST_12 : Operation 664 [2/5] (2.15ns)   --->   "%r_V_35 = mul i72 %zext_ln1118_1, %r_V_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 664 'mul' 'r_V_35' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.15>
ST_13 : Operation 665 [1/5] (2.15ns)   --->   "%r_V_35 = mul i72 %zext_ln1118_1, %r_V_23" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 665 'mul' 'r_V_35' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.86>
ST_14 : Operation 666 [1/1] (0.00ns)   --->   "%lhs_V_2 = zext i74 %ret_V to i75" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 666 'zext' 'lhs_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 667 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i72 %r_V_35 to i75" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 667 'zext' 'rhs_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 668 [1/1] (0.86ns)   --->   "%ret_V_2 = sub nsw i75 %lhs_V_2, %rhs_V_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 668 'sub' 'ret_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 669 [1/1] (0.00ns)   --->   "%p_Val2_29 = call i60 @_ssdm_op_PartSelect.i60.i75.i32.i32(i75 %ret_V_2, i32 13, i32 72)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 669 'partselect' 'p_Val2_29' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 670 [1/1] (0.00ns)   --->   "%a_V_1 = call i6 @_ssdm_op_PartSelect.i6.i75.i32.i32(i75 %ret_V_2, i32 67, i32 72)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 670 'partselect' 'a_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_14 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_39 = call i54 @_ssdm_op_PartSelect.i54.i75.i32.i32(i75 %ret_V_2, i32 13, i32 66)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 671 'partselect' 'tmp_39' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 2.75>
ST_15 : Operation 672 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr = getelementptr [64 x i67]* @log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i64 0, i64 %zext_ln544" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 672 'getelementptr' 'log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 673 [2/2] (1.15ns)   --->   "%log_sum_V = load i67* %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr, align 16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 673 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_15 : Operation 674 [1/1] (0.00ns)   --->   "%eZ_V_1 = call i68 @_ssdm_op_BitConcatenate.i68.i8.i60(i8 -128, i60 %p_Val2_29)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 674 'bitconcatenate' 'eZ_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 675 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i68 @_ssdm_op_BitConcatenate.i68.i54.i14(i54 %tmp_39, i14 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 675 'bitconcatenate' 'lhs_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i68 %lhs_V_3 to i69" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 676 'zext' 'zext_ln728_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 677 [1/1] (0.00ns)   --->   "%rhs_V_2 = zext i68 %eZ_V_1 to i69" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 677 'zext' 'rhs_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 678 [1/1] (0.85ns)   --->   "%ret_V_3 = add i69 %zext_ln728_1, %rhs_V_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 678 'add' 'ret_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 679 [1/1] (0.00ns)   --->   "%r_V_25 = zext i6 %a_V_1 to i66" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 679 'zext' 'r_V_25' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln1118_2 = zext i60 %p_Val2_29 to i66" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 680 'zext' 'zext_ln1118_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 681 [4/4] (2.75ns)   --->   "%r_V_36 = mul i66 %zext_ln1118_2, %r_V_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 681 'mul' 'r_V_36' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i6 %a_V_1 to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 682 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 683 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr [64 x i60]* @log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln544_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 683 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_15 : Operation 684 [2/2] (1.15ns)   --->   "%p_Val2_36 = load i60* %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 684 'load' 'p_Val2_36' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>

State 16 <SV = 15> <Delay = 2.75>
ST_16 : Operation 685 [1/2] (1.15ns)   --->   "%log_sum_V = load i67* %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr, align 16" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:758]   --->   Operation 685 'load' 'log_sum_V' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_16 : Operation 686 [3/4] (2.75ns)   --->   "%r_V_36 = mul i66 %zext_ln1118_2, %r_V_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 686 'mul' 'r_V_36' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 687 [1/2] (1.15ns)   --->   "%p_Val2_36 = load i60* %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 687 'load' 'p_Val2_36' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_16 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i60 %p_Val2_36 to i67" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 688 'zext' 'zext_ln203' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_16 : Operation 689 [1/1] (0.85ns)   --->   "%add_ln703_28 = add i67 %zext_ln203, %log_sum_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 689 'add' 'add_ln703_28' <Predicate = (!icmp_ln1497)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.75>
ST_17 : Operation 690 [2/4] (2.75ns)   --->   "%r_V_36 = mul i66 %zext_ln1118_2, %r_V_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 690 'mul' 'r_V_36' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.75>
ST_18 : Operation 691 [1/4] (2.75ns)   --->   "%r_V_36 = mul i66 %zext_ln1118_2, %r_V_25" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 691 'mul' 'r_V_36' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 0.85>
ST_19 : Operation 692 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i69 %ret_V_3 to i70" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 692 'zext' 'lhs_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i67 @_ssdm_op_BitConcatenate.i67.i66.i1(i66 %r_V_36, i1 false)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 693 'bitconcatenate' 'rhs_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i67 %rhs_V_3 to i70" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 694 'zext' 'zext_ln728_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_19 : Operation 695 [1/1] (0.85ns)   --->   "%ret_V_4 = sub nsw i70 %lhs_V_4, %zext_ln728_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 695 'sub' 'ret_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%p_Val2_37 = call i55 @_ssdm_op_PartSelect.i55.i70.i32.i32(i70 %ret_V_4, i32 14, i32 68)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 696 'partselect' 'p_Val2_37' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%a_V_2 = call i6 @_ssdm_op_PartSelect.i6.i70.i32.i32(i70 %ret_V_4, i32 63, i32 68)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 697 'partselect' 'a_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_19 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_40 = call i49 @_ssdm_op_PartSelect.i49.i70.i32.i32(i70 %ret_V_4, i32 14, i32 62)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 698 'partselect' 'tmp_40' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.75>
ST_20 : Operation 699 [1/1] (0.00ns)   --->   "%eZ_V_2 = call i68 @_ssdm_op_BitConcatenate.i68.i13.i55(i13 -4096, i55 %p_Val2_37)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 699 'bitconcatenate' 'eZ_V_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 700 [1/1] (0.00ns)   --->   "%lhs_V_5 = call i73 @_ssdm_op_BitConcatenate.i73.i49.i24(i49 %tmp_40, i24 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 700 'bitconcatenate' 'lhs_V_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i73 %lhs_V_5 to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 701 'zext' 'zext_ln728_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 702 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i68 %eZ_V_2 to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 702 'zext' 'rhs_V_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 703 [1/1] (0.86ns)   --->   "%ret_V_5 = add i74 %zext_ln728_3, %rhs_V_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 703 'add' 'ret_V_5' <Predicate = (!icmp_ln1497)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 704 [1/1] (0.00ns)   --->   "%r_V_27 = zext i6 %a_V_2 to i61" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 704 'zext' 'r_V_27' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i55 %p_Val2_37 to i61" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 705 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_20 : Operation 706 [4/4] (2.75ns)   --->   "%r_V_37 = mul i61 %zext_ln1118_3, %r_V_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 706 'mul' 'r_V_37' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.75>
ST_21 : Operation 707 [3/4] (2.75ns)   --->   "%r_V_37 = mul i61 %zext_ln1118_3, %r_V_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 707 'mul' 'r_V_37' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.75>
ST_22 : Operation 708 [2/4] (2.75ns)   --->   "%r_V_37 = mul i61 %zext_ln1118_3, %r_V_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 708 'mul' 'r_V_37' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.75>
ST_23 : Operation 709 [1/4] (2.75ns)   --->   "%r_V_37 = mul i61 %zext_ln1118_3, %r_V_27" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 709 'mul' 'r_V_37' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 0.86>
ST_24 : Operation 710 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i74 %ret_V_5 to i75" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 710 'zext' 'lhs_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 711 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i67 @_ssdm_op_BitConcatenate.i67.i61.i6(i61 %r_V_37, i6 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 711 'bitconcatenate' 'rhs_V_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i67 %rhs_V_5 to i75" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 712 'zext' 'zext_ln728_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 713 [1/1] (0.86ns)   --->   "%ret_V_6 = sub nsw i75 %lhs_V_6, %zext_ln728_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 713 'sub' 'ret_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 714 [1/1] (0.00ns)   --->   "%p_Val2_46 = call i50 @_ssdm_op_PartSelect.i50.i75.i32.i32(i75 %ret_V_6, i32 24, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 714 'partselect' 'p_Val2_46' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 715 [1/1] (0.00ns)   --->   "%a_V_3 = call i6 @_ssdm_op_PartSelect.i6.i75.i32.i32(i75 %ret_V_6, i32 68, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:178->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 715 'partselect' 'a_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_24 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_41 = call i44 @_ssdm_op_PartSelect.i44.i75.i32.i32(i75 %ret_V_6, i32 24, i32 67)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 716 'partselect' 'tmp_41' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 2.75>
ST_25 : Operation 717 [1/1] (0.00ns)   --->   "%r_V_29 = zext i6 %a_V_3 to i56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 717 'zext' 'r_V_29' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_25 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i50 %p_Val2_46 to i56" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 718 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_25 : Operation 719 [4/4] (2.75ns)   --->   "%r_V_38 = mul i56 %zext_ln1118_4, %r_V_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 719 'mul' 'r_V_38' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.75>
ST_26 : Operation 720 [1/1] (0.00ns)   --->   "%t_V_lcssa = phi i7 [ 16, %_ZN9ap_ufixedILi81ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 15, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.0 ], [ 14, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.1 ], [ 13, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.2 ], [ 12, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.3 ], [ 11, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.4 ], [ 10, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.5 ], [ 9, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.6 ], [ 8, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.7 ], [ 7, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.8 ], [ 6, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.9 ], [ 5, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.10 ], [ 4, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.11 ], [ 3, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.12 ], [ 2, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.13 ], [ 1, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.14 ], [ 0, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.15 ], [ -1, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.16 ], [ -2, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.17 ], [ -3, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.18 ], [ -4, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.19 ], [ -5, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.20 ], [ -6, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.21 ], [ -7, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.22 ], [ -8, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.23 ], [ -9, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.24 ], [ -10, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.25 ], [ -11, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.26 ], [ -12, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.27 ], [ -13, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.28 ], [ -14, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.29 ], [ -15, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.30 ], [ -16, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.31 ], [ -17, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.32 ], [ -18, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.33 ], [ -19, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.34 ], [ -20, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.35 ], [ -21, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.36 ], [ -22, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.37 ], [ -23, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.38 ], [ -24, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.39 ], [ -25, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.40 ], [ -26, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.41 ], [ -27, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.42 ], [ -28, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.43 ], [ -29, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.44 ], [ -30, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.45 ], [ -31, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.46 ], [ -32, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.47 ], [ -33, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.48 ], [ -34, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.49 ], [ -35, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.50 ], [ -36, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.51 ], [ -37, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.52 ], [ -38, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.53 ], [ -39, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.54 ], [ -40, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.55 ], [ -41, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.56 ], [ -42, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.57 ], [ -43, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.58 ], [ -44, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.59 ], [ -45, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.60 ], [ -46, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.61 ], [ -47, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.62 ], [ -48, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.63 ], [ -49, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.64 ], [ %select_ln730, %_ZN13ap_fixed_baseILi81ELi1ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EElSEi.exit.65 ]" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730]   --->   Operation 720 'phi' 't_V_lcssa' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i7 %t_V_lcssa to i73" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 721 'sext' 'sext_ln1118' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_26 : Operation 722 [5/5] (2.15ns)   --->   "%r_V_33 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 722 'mul' 'r_V_33' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 723 [3/4] (2.75ns)   --->   "%r_V_38 = mul i56 %zext_ln1118_4, %r_V_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 723 'mul' 'r_V_38' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.75>
ST_27 : Operation 724 [4/5] (2.15ns)   --->   "%r_V_33 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 724 'mul' 'r_V_33' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 725 [2/4] (2.75ns)   --->   "%r_V_38 = mul i56 %zext_ln1118_4, %r_V_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 725 'mul' 'r_V_38' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 2.75>
ST_28 : Operation 726 [3/5] (2.15ns)   --->   "%r_V_33 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 726 'mul' 'r_V_33' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 727 [1/4] (2.75ns)   --->   "%r_V_38 = mul i56 %zext_ln1118_4, %r_V_29" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 727 'mul' 'r_V_38' <Predicate = (!icmp_ln1497)> <Delay = 2.75> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.75> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.15>
ST_29 : Operation 728 [2/5] (2.15ns)   --->   "%r_V_33 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 728 'mul' 'r_V_33' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 729 [1/1] (0.00ns)   --->   "%eZ_V_3 = call i68 @_ssdm_op_BitConcatenate.i68.i18.i50(i18 -131072, i50 %p_Val2_46)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:182->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 729 'bitconcatenate' 'eZ_V_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 730 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i78 @_ssdm_op_BitConcatenate.i78.i44.i34(i44 %tmp_41, i34 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 730 'bitconcatenate' 'lhs_V_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i78 %lhs_V_7 to i79" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 731 'zext' 'zext_ln728_5' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 732 [1/1] (0.00ns)   --->   "%rhs_V_6 = zext i68 %eZ_V_3 to i79" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 732 'zext' 'rhs_V_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_7 = add i79 %zext_ln728_5, %rhs_V_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 733 'add' 'ret_V_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 734 [1/1] (0.00ns)   --->   "%rhs_V_7 = call i67 @_ssdm_op_BitConcatenate.i67.i56.i11(i56 %r_V_38, i11 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 734 'bitconcatenate' 'rhs_V_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i67 %rhs_V_7 to i79" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 735 'zext' 'zext_ln728_6' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 736 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i79 %ret_V_7, %zext_ln728_6" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 736 'sub' 'ret_V_8' <Predicate = (!icmp_ln1497)> <Delay = 0.89> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_42 = call i45 @_ssdm_op_PartSelect.i45.i79.i32.i32(i79 %ret_V_8, i32 34, i32 78)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 737 'partselect' 'tmp_42' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_29 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln = call i24 @_ssdm_op_PartSelect.i24.i79.i32.i32(i79 %ret_V_8, i32 55, i32 78)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:774]   --->   Operation 738 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.61>
ST_30 : Operation 739 [1/5] (2.15ns)   --->   "%r_V_33 = mul i73 %sext_ln1118, 102290469161621245278" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738]   --->   Operation 739 'mul' 'r_V_33' <Predicate = (!icmp_ln1497)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i4 %a_V to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 740 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 741 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr [16 x i63]* @log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln544_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 741 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 742 [2/2] (1.15ns)   --->   "%p_Val2_28 = load i63* %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 742 'load' 'p_Val2_28' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_30 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i6 %a_V_2 to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 743 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 744 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr [64 x i55]* @log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln544_3" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 744 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 745 [2/2] (1.15ns)   --->   "%p_Val2_45 = load i55* %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 745 'load' 'p_Val2_45' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_30 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i6 %a_V_3 to i64" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 746 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 747 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr [64 x i50]* @log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln544_4" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 747 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 748 [2/2] (1.15ns)   --->   "%p_Val2_53 = load i50* %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 748 'load' 'p_Val2_53' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_30 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i24 %trunc_ln to i48" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 749 'zext' 'zext_ln1116' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 750 [1/1] (2.61ns)   --->   "%r_V_39 = mul i48 %zext_ln1116, %zext_ln1116" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 750 'mul' 'r_V_39' <Predicate = (!icmp_ln1497)> <Delay = 2.61> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 751 [1/1] (0.00ns)   --->   "%lshr_ln = call i47 @_ssdm_op_PartSelect.i47.i48.i32.i32(i48 %r_V_39, i32 1, i32 47)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 751 'partselect' 'lshr_ln' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_30 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_43 = call i67 @_ssdm_op_PartSelect.i67.i73.i32.i32(i73 %r_V_33, i32 6, i32 72)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 752 'partselect' 'tmp_43' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 2.87>
ST_31 : Operation 753 [1/2] (1.15ns)   --->   "%p_Val2_28 = load i63* %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 753 'load' 'p_Val2_28' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_31 : Operation 754 [1/2] (1.15ns)   --->   "%p_Val2_45 = load i55* %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 754 'load' 'p_Val2_45' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_31 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i55 %p_Val2_45 to i63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 755 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 756 [1/2] (1.15ns)   --->   "%p_Val2_53 = load i50* %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr, align 8" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 756 'load' 'p_Val2_53' <Predicate = (!icmp_ln1497)> <Delay = 1.15> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 50> <Depth = 64> <ROM>
ST_31 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i50 %p_Val2_53 to i63" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771]   --->   Operation 757 'zext' 'zext_ln203_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 758 [1/1] (0.00ns)   --->   "%lhs_V_8 = call i70 @_ssdm_op_BitConcatenate.i70.i45.i25(i45 %tmp_42, i25 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 758 'bitconcatenate' 'lhs_V_8' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i70 %lhs_V_8 to i71" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 759 'zext' 'zext_ln728_7' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i47 %lshr_ln to i71" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 760 'zext' 'zext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 761 [1/1] (0.85ns)   --->   "%ret_V_9 = sub i71 %zext_ln728_7, %zext_ln703" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 761 'sub' 'ret_V_9' <Predicate = (!icmp_ln1497)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i46 @_ssdm_op_PartSelect.i46.i71.i32.i32(i71 %ret_V_9, i32 25, i32 70)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 762 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 763 [1/1] (0.00ns)   --->   "%sum_V = sext i46 %trunc_ln708_s to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775]   --->   Operation 763 'sext' 'sum_V' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln1 = call i73 @_ssdm_op_BitConcatenate.i73.i67.i6(i67 %tmp_43, i6 0)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 764 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i73 %shl_ln1 to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 765 'sext' 'sext_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 766 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703 = add i63 %zext_ln203_1, %p_Val2_28" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 766 'add' 'add_ln703' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 767 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln703_27 = add i63 %add_ln703, %zext_ln203_2" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 767 'add' 'add_ln703_27' <Predicate = (!icmp_ln1497)> <Delay = 0.83> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i63 %add_ln703_27 to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 768 'zext' 'zext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 769 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i67 %add_ln703_28 to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 769 'sext' 'sext_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_31 : Operation 770 [1/1] (0.86ns)   --->   "%add_ln703_29 = add i74 %sext_ln703, %sum_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 770 'add' 'add_ln703_29' <Predicate = (!icmp_ln1497)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_30 = add i74 %add_ln703_29, %sext_ln703_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 771 'add' 'add_ln703_30' <Predicate = (!icmp_ln1497)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 772 [1/1] (0.87ns) (root node of TernaryAdder)   --->   "%log_base_V = add i74 %add_ln703_30, %zext_ln703_1" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778]   --->   Operation 772 'add' 'log_base_V' <Predicate = (!icmp_ln1497)> <Delay = 0.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 773 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i74.i32(i74 %log_base_V, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:783]   --->   Operation 773 'bitselect' 'p_Result_17' <Predicate = (!icmp_ln1497)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 1.46>
ST_32 : Operation 774 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:500]   --->   Operation 774 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 775 [1/1] (0.00ns)   --->   "%shl_ln703_1 = call i18 @_ssdm_op_BitConcatenate.i18.i1.i17(i1 %p_Result_17, i17 -65536)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 775 'bitconcatenate' 'shl_ln703_1' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_32 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i18 %shl_ln703_1 to i74" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 776 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_32 : Operation 777 [1/1] (0.86ns)   --->   "%log_base_V_1 = add i74 %sext_ln703_2, %log_base_V" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785]   --->   Operation 777 'add' 'log_base_V_1' <Predicate = (!icmp_ln1497)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 778 [1/1] (0.00ns)   --->   "%trunc_ln708_24 = call i57 @_ssdm_op_PartSelect.i57.i74.i32.i32(i74 %log_base_V_1, i32 17, i32 73)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 778 'partselect' 'trunc_ln708_24' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_32 : Operation 779 [1/1] (0.00ns)   --->   "%r_V_32 = sext i57 %trunc_ln708_24 to i67" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787]   --->   Operation 779 'sext' 'r_V_32' <Predicate = (!icmp_ln1497)> <Delay = 0.00>
ST_32 : Operation 780 [1/1] (0.60ns)   --->   "br label %2"   --->   Operation 780 'br' <Predicate = (!icmp_ln1497)> <Delay = 0.60>
ST_32 : Operation 781 [1/1] (0.00ns)   --->   "%agg_result_V_0 = phi i67 [ %r_V_32, %_ZN9ap_ufixedILi88ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi87ELi2ELb0ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit ], [ -73786976294838206464, %_ZN8ap_fixedILi67ELi17EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ]"   --->   Operation 781 'phi' 'agg_result_V_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 782 [1/1] (0.00ns)   --->   "ret i67 %agg_result_V_0" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:792]   --->   Operation 782 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1.93ns
The critical path consists of the following:
	wire read on port 'x_V' (/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:509) [15]  (0 ns)
	'xor' operation ('xor_ln730', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [24]  (0.122 ns)
	'and' operation ('and_ln730_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [29]  (0 ns)
	'and' operation ('and_ln730_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [30]  (0 ns)
	'or' operation ('or_ln730', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [33]  (0.122 ns)
	multiplexor before 'phi' operation ('t_V_lcssa', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) with incoming values : ('select_ln730', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [677]  (1.69 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'phi' operation ('__Result__') with incoming values : ('__Result__', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:727) ('shl_ln', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_2', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_3', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_4', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_5', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_6', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_7', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_s', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_10', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_11', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_12', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_13', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_14', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_15', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_16', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_17', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_18', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_19', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_20', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_21', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_22', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_23', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_24', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_25', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_26', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_27', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_28', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_29', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_30', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_31', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_32', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_33', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_34', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_35', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_36', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_37', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_38', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_39', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_40', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_41', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_42', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_43', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_44', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_45', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_46', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_47', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_48', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_49', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_50', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_51', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_52', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_53', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_54', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_55', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_56', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_57', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_58', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_59', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_60', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_61', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_62', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('shl_ln1299_63', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:732) ('select_ln730_1', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:730) [678]  (0 ns)
	multiplexor before 'phi' operation ('index0.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) with incoming values : ('p_Result_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:748) ('p_Result_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) [690]  (0.603 ns)
	'phi' operation ('index0.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) with incoming values : ('p_Result_9', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:748) ('p_Result_8', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:747) [690]  (0 ns)
	'getelementptr' operation ('log_apfixed_reduce_log_inverse_lut_table_array_V_addr', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755) [692]  (0 ns)
	'load' operation ('b_frac_tilde_inverse.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755) on array 'log_apfixed_reduce_log_inverse_lut_table_array_V' [693]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'load' operation ('b_frac_tilde_inverse.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:755) on array 'log_apfixed_reduce_log_inverse_lut_table_array_V' [693]  (1.16 ns)

 <State 4>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [698]  (2.16 ns)

 <State 5>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [698]  (2.16 ns)

 <State 6>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [698]  (2.16 ns)

 <State 7>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [698]  (2.16 ns)

 <State 8>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:760) [698]  (2.16 ns)

 <State 9>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [714]  (2.16 ns)

 <State 10>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [714]  (2.16 ns)

 <State 11>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [714]  (2.16 ns)

 <State 12>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [714]  (2.16 ns)

 <State 13>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [714]  (2.16 ns)

 <State 14>: 0.866ns
The critical path consists of the following:
	'sub' operation ('ret.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [717]  (0.866 ns)

 <State 15>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [731]  (2.75 ns)

 <State 16>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [731]  (2.75 ns)

 <State 17>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [731]  (2.75 ns)

 <State 18>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [731]  (2.75 ns)

 <State 19>: 0.855ns
The critical path consists of the following:
	'sub' operation ('ret.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:350->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [735]  (0.855 ns)

 <State 20>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [750]  (2.75 ns)

 <State 21>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [750]  (2.75 ns)

 <State 22>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [750]  (2.75 ns)

 <State 23>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [750]  (2.75 ns)

 <State 24>: 0.866ns
The critical path consists of the following:
	'sub' operation ('ret.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:352->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [754]  (0.866 ns)

 <State 25>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [769]  (2.75 ns)

 <State 26>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [769]  (2.75 ns)

 <State 27>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [769]  (2.75 ns)

 <State 28>: 2.75ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:184->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:354->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) [769]  (2.75 ns)

 <State 29>: 2.16ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:738) [680]  (2.16 ns)

 <State 30>: 2.61ns
The critical path consists of the following:
	'mul' operation ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:775) [780]  (2.61 ns)

 <State 31>: 2.88ns
The critical path consists of the following:
	'load' operation ('ssdm_int<74 + 1024 * 0, true>.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:186->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:348->/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:771) on array 'log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V' [721]  (1.16 ns)
	'add' operation ('add_ln703', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [791]  (0 ns)
	'add' operation ('add_ln703_27', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [792]  (0.839 ns)
	'add' operation ('log_base.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:778) [798]  (0.878 ns)

 <State 32>: 1.47ns
The critical path consists of the following:
	'add' operation ('log_base.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:785) [802]  (0.866 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787) [807]  (0.603 ns)
	'phi' operation ('r.V') with incoming values : ('r.V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_log_apfixed.h:787) [807]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
