
SBGC32_LCD_Remote.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d690  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000099c  0800d890  0800d890  0001d890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e22c  0800e22c  00020360  2**0
                  CONTENTS
  4 .ARM          00000008  0800e22c  0800e22c  0001e22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e234  0800e234  00020360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e234  0800e234  0001e234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e238  0800e238  0001e238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000360  20000000  0800e23c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003b8  20000360  0800e59c  00020360  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000718  0800e59c  00020718  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020360  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022436  00000000  00000000  0002038e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ed0  00000000  00000000  000427c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017d8  00000000  00000000  00046698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015f0  00000000  00000000  00047e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cbef  00000000  00000000  00049460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bcdc  00000000  00000000  0007604f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010988c  00000000  00000000  00091d2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000049  00000000  00000000  0019b5b7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007644  00000000  00000000  0019b600  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000360 	.word	0x20000360
 800021c:	00000000 	.word	0x00000000
 8000220:	0800d878 	.word	0x0800d878

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000364 	.word	0x20000364
 800023c:	0800d878 	.word	0x0800d878

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	; 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295
 8000678:	f04f 30ff 	movne.w	r0, #4294967295
 800067c:	f000 b9ac 	b.w	80009d8 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f83e 	bl	8000708 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__aeabi_d2lz>:
 8000698:	b508      	push	{r3, lr}
 800069a:	4602      	mov	r2, r0
 800069c:	460b      	mov	r3, r1
 800069e:	ec43 2b17 	vmov	d7, r2, r3
 80006a2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80006a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006aa:	d403      	bmi.n	80006b4 <__aeabi_d2lz+0x1c>
 80006ac:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80006b0:	f000 b80a 	b.w	80006c8 <__aeabi_d2ulz>
 80006b4:	eeb1 7b47 	vneg.f64	d7, d7
 80006b8:	ec51 0b17 	vmov	r0, r1, d7
 80006bc:	f000 f804 	bl	80006c8 <__aeabi_d2ulz>
 80006c0:	4240      	negs	r0, r0
 80006c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c6:	bd08      	pop	{r3, pc}

080006c8 <__aeabi_d2ulz>:
 80006c8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80006f8 <__aeabi_d2ulz+0x30>
 80006cc:	ec41 0b17 	vmov	d7, r0, r1
 80006d0:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000700 <__aeabi_d2ulz+0x38>
 80006d4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80006d8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80006dc:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80006e0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80006e4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80006e8:	ee16 1a10 	vmov	r1, s12
 80006ec:	ee17 0a90 	vmov	r0, s15
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	f3af 8000 	nop.w
 80006f8:	00000000 	.word	0x00000000
 80006fc:	3df00000 	.word	0x3df00000
 8000700:	00000000 	.word	0x00000000
 8000704:	41f00000 	.word	0x41f00000

08000708 <__udivmoddi4>:
 8000708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800070c:	9d08      	ldr	r5, [sp, #32]
 800070e:	4604      	mov	r4, r0
 8000710:	468e      	mov	lr, r1
 8000712:	2b00      	cmp	r3, #0
 8000714:	d14d      	bne.n	80007b2 <__udivmoddi4+0xaa>
 8000716:	428a      	cmp	r2, r1
 8000718:	4694      	mov	ip, r2
 800071a:	d969      	bls.n	80007f0 <__udivmoddi4+0xe8>
 800071c:	fab2 f282 	clz	r2, r2
 8000720:	b152      	cbz	r2, 8000738 <__udivmoddi4+0x30>
 8000722:	fa01 f302 	lsl.w	r3, r1, r2
 8000726:	f1c2 0120 	rsb	r1, r2, #32
 800072a:	fa20 f101 	lsr.w	r1, r0, r1
 800072e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000732:	ea41 0e03 	orr.w	lr, r1, r3
 8000736:	4094      	lsls	r4, r2
 8000738:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800073c:	0c21      	lsrs	r1, r4, #16
 800073e:	fbbe f6f8 	udiv	r6, lr, r8
 8000742:	fa1f f78c 	uxth.w	r7, ip
 8000746:	fb08 e316 	mls	r3, r8, r6, lr
 800074a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800074e:	fb06 f107 	mul.w	r1, r6, r7
 8000752:	4299      	cmp	r1, r3
 8000754:	d90a      	bls.n	800076c <__udivmoddi4+0x64>
 8000756:	eb1c 0303 	adds.w	r3, ip, r3
 800075a:	f106 30ff 	add.w	r0, r6, #4294967295
 800075e:	f080 811f 	bcs.w	80009a0 <__udivmoddi4+0x298>
 8000762:	4299      	cmp	r1, r3
 8000764:	f240 811c 	bls.w	80009a0 <__udivmoddi4+0x298>
 8000768:	3e02      	subs	r6, #2
 800076a:	4463      	add	r3, ip
 800076c:	1a5b      	subs	r3, r3, r1
 800076e:	b2a4      	uxth	r4, r4
 8000770:	fbb3 f0f8 	udiv	r0, r3, r8
 8000774:	fb08 3310 	mls	r3, r8, r0, r3
 8000778:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800077c:	fb00 f707 	mul.w	r7, r0, r7
 8000780:	42a7      	cmp	r7, r4
 8000782:	d90a      	bls.n	800079a <__udivmoddi4+0x92>
 8000784:	eb1c 0404 	adds.w	r4, ip, r4
 8000788:	f100 33ff 	add.w	r3, r0, #4294967295
 800078c:	f080 810a 	bcs.w	80009a4 <__udivmoddi4+0x29c>
 8000790:	42a7      	cmp	r7, r4
 8000792:	f240 8107 	bls.w	80009a4 <__udivmoddi4+0x29c>
 8000796:	4464      	add	r4, ip
 8000798:	3802      	subs	r0, #2
 800079a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800079e:	1be4      	subs	r4, r4, r7
 80007a0:	2600      	movs	r6, #0
 80007a2:	b11d      	cbz	r5, 80007ac <__udivmoddi4+0xa4>
 80007a4:	40d4      	lsrs	r4, r2
 80007a6:	2300      	movs	r3, #0
 80007a8:	e9c5 4300 	strd	r4, r3, [r5]
 80007ac:	4631      	mov	r1, r6
 80007ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d909      	bls.n	80007ca <__udivmoddi4+0xc2>
 80007b6:	2d00      	cmp	r5, #0
 80007b8:	f000 80ef 	beq.w	800099a <__udivmoddi4+0x292>
 80007bc:	2600      	movs	r6, #0
 80007be:	e9c5 0100 	strd	r0, r1, [r5]
 80007c2:	4630      	mov	r0, r6
 80007c4:	4631      	mov	r1, r6
 80007c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007ca:	fab3 f683 	clz	r6, r3
 80007ce:	2e00      	cmp	r6, #0
 80007d0:	d14a      	bne.n	8000868 <__udivmoddi4+0x160>
 80007d2:	428b      	cmp	r3, r1
 80007d4:	d302      	bcc.n	80007dc <__udivmoddi4+0xd4>
 80007d6:	4282      	cmp	r2, r0
 80007d8:	f200 80f9 	bhi.w	80009ce <__udivmoddi4+0x2c6>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb61 0303 	sbc.w	r3, r1, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	469e      	mov	lr, r3
 80007e6:	2d00      	cmp	r5, #0
 80007e8:	d0e0      	beq.n	80007ac <__udivmoddi4+0xa4>
 80007ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80007ee:	e7dd      	b.n	80007ac <__udivmoddi4+0xa4>
 80007f0:	b902      	cbnz	r2, 80007f4 <__udivmoddi4+0xec>
 80007f2:	deff      	udf	#255	; 0xff
 80007f4:	fab2 f282 	clz	r2, r2
 80007f8:	2a00      	cmp	r2, #0
 80007fa:	f040 8092 	bne.w	8000922 <__udivmoddi4+0x21a>
 80007fe:	eba1 010c 	sub.w	r1, r1, ip
 8000802:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000806:	fa1f fe8c 	uxth.w	lr, ip
 800080a:	2601      	movs	r6, #1
 800080c:	0c20      	lsrs	r0, r4, #16
 800080e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000812:	fb07 1113 	mls	r1, r7, r3, r1
 8000816:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800081a:	fb0e f003 	mul.w	r0, lr, r3
 800081e:	4288      	cmp	r0, r1
 8000820:	d908      	bls.n	8000834 <__udivmoddi4+0x12c>
 8000822:	eb1c 0101 	adds.w	r1, ip, r1
 8000826:	f103 38ff 	add.w	r8, r3, #4294967295
 800082a:	d202      	bcs.n	8000832 <__udivmoddi4+0x12a>
 800082c:	4288      	cmp	r0, r1
 800082e:	f200 80cb 	bhi.w	80009c8 <__udivmoddi4+0x2c0>
 8000832:	4643      	mov	r3, r8
 8000834:	1a09      	subs	r1, r1, r0
 8000836:	b2a4      	uxth	r4, r4
 8000838:	fbb1 f0f7 	udiv	r0, r1, r7
 800083c:	fb07 1110 	mls	r1, r7, r0, r1
 8000840:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000844:	fb0e fe00 	mul.w	lr, lr, r0
 8000848:	45a6      	cmp	lr, r4
 800084a:	d908      	bls.n	800085e <__udivmoddi4+0x156>
 800084c:	eb1c 0404 	adds.w	r4, ip, r4
 8000850:	f100 31ff 	add.w	r1, r0, #4294967295
 8000854:	d202      	bcs.n	800085c <__udivmoddi4+0x154>
 8000856:	45a6      	cmp	lr, r4
 8000858:	f200 80bb 	bhi.w	80009d2 <__udivmoddi4+0x2ca>
 800085c:	4608      	mov	r0, r1
 800085e:	eba4 040e 	sub.w	r4, r4, lr
 8000862:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000866:	e79c      	b.n	80007a2 <__udivmoddi4+0x9a>
 8000868:	f1c6 0720 	rsb	r7, r6, #32
 800086c:	40b3      	lsls	r3, r6
 800086e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000872:	ea4c 0c03 	orr.w	ip, ip, r3
 8000876:	fa20 f407 	lsr.w	r4, r0, r7
 800087a:	fa01 f306 	lsl.w	r3, r1, r6
 800087e:	431c      	orrs	r4, r3
 8000880:	40f9      	lsrs	r1, r7
 8000882:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000886:	fa00 f306 	lsl.w	r3, r0, r6
 800088a:	fbb1 f8f9 	udiv	r8, r1, r9
 800088e:	0c20      	lsrs	r0, r4, #16
 8000890:	fa1f fe8c 	uxth.w	lr, ip
 8000894:	fb09 1118 	mls	r1, r9, r8, r1
 8000898:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800089c:	fb08 f00e 	mul.w	r0, r8, lr
 80008a0:	4288      	cmp	r0, r1
 80008a2:	fa02 f206 	lsl.w	r2, r2, r6
 80008a6:	d90b      	bls.n	80008c0 <__udivmoddi4+0x1b8>
 80008a8:	eb1c 0101 	adds.w	r1, ip, r1
 80008ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80008b0:	f080 8088 	bcs.w	80009c4 <__udivmoddi4+0x2bc>
 80008b4:	4288      	cmp	r0, r1
 80008b6:	f240 8085 	bls.w	80009c4 <__udivmoddi4+0x2bc>
 80008ba:	f1a8 0802 	sub.w	r8, r8, #2
 80008be:	4461      	add	r1, ip
 80008c0:	1a09      	subs	r1, r1, r0
 80008c2:	b2a4      	uxth	r4, r4
 80008c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80008c8:	fb09 1110 	mls	r1, r9, r0, r1
 80008cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80008d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80008d4:	458e      	cmp	lr, r1
 80008d6:	d908      	bls.n	80008ea <__udivmoddi4+0x1e2>
 80008d8:	eb1c 0101 	adds.w	r1, ip, r1
 80008dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80008e0:	d26c      	bcs.n	80009bc <__udivmoddi4+0x2b4>
 80008e2:	458e      	cmp	lr, r1
 80008e4:	d96a      	bls.n	80009bc <__udivmoddi4+0x2b4>
 80008e6:	3802      	subs	r0, #2
 80008e8:	4461      	add	r1, ip
 80008ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80008ee:	fba0 9402 	umull	r9, r4, r0, r2
 80008f2:	eba1 010e 	sub.w	r1, r1, lr
 80008f6:	42a1      	cmp	r1, r4
 80008f8:	46c8      	mov	r8, r9
 80008fa:	46a6      	mov	lr, r4
 80008fc:	d356      	bcc.n	80009ac <__udivmoddi4+0x2a4>
 80008fe:	d053      	beq.n	80009a8 <__udivmoddi4+0x2a0>
 8000900:	b15d      	cbz	r5, 800091a <__udivmoddi4+0x212>
 8000902:	ebb3 0208 	subs.w	r2, r3, r8
 8000906:	eb61 010e 	sbc.w	r1, r1, lr
 800090a:	fa01 f707 	lsl.w	r7, r1, r7
 800090e:	fa22 f306 	lsr.w	r3, r2, r6
 8000912:	40f1      	lsrs	r1, r6
 8000914:	431f      	orrs	r7, r3
 8000916:	e9c5 7100 	strd	r7, r1, [r5]
 800091a:	2600      	movs	r6, #0
 800091c:	4631      	mov	r1, r6
 800091e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000922:	f1c2 0320 	rsb	r3, r2, #32
 8000926:	40d8      	lsrs	r0, r3
 8000928:	fa0c fc02 	lsl.w	ip, ip, r2
 800092c:	fa21 f303 	lsr.w	r3, r1, r3
 8000930:	4091      	lsls	r1, r2
 8000932:	4301      	orrs	r1, r0
 8000934:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000938:	fa1f fe8c 	uxth.w	lr, ip
 800093c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000940:	fb07 3610 	mls	r6, r7, r0, r3
 8000944:	0c0b      	lsrs	r3, r1, #16
 8000946:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800094a:	fb00 f60e 	mul.w	r6, r0, lr
 800094e:	429e      	cmp	r6, r3
 8000950:	fa04 f402 	lsl.w	r4, r4, r2
 8000954:	d908      	bls.n	8000968 <__udivmoddi4+0x260>
 8000956:	eb1c 0303 	adds.w	r3, ip, r3
 800095a:	f100 38ff 	add.w	r8, r0, #4294967295
 800095e:	d22f      	bcs.n	80009c0 <__udivmoddi4+0x2b8>
 8000960:	429e      	cmp	r6, r3
 8000962:	d92d      	bls.n	80009c0 <__udivmoddi4+0x2b8>
 8000964:	3802      	subs	r0, #2
 8000966:	4463      	add	r3, ip
 8000968:	1b9b      	subs	r3, r3, r6
 800096a:	b289      	uxth	r1, r1
 800096c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000970:	fb07 3316 	mls	r3, r7, r6, r3
 8000974:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000978:	fb06 f30e 	mul.w	r3, r6, lr
 800097c:	428b      	cmp	r3, r1
 800097e:	d908      	bls.n	8000992 <__udivmoddi4+0x28a>
 8000980:	eb1c 0101 	adds.w	r1, ip, r1
 8000984:	f106 38ff 	add.w	r8, r6, #4294967295
 8000988:	d216      	bcs.n	80009b8 <__udivmoddi4+0x2b0>
 800098a:	428b      	cmp	r3, r1
 800098c:	d914      	bls.n	80009b8 <__udivmoddi4+0x2b0>
 800098e:	3e02      	subs	r6, #2
 8000990:	4461      	add	r1, ip
 8000992:	1ac9      	subs	r1, r1, r3
 8000994:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000998:	e738      	b.n	800080c <__udivmoddi4+0x104>
 800099a:	462e      	mov	r6, r5
 800099c:	4628      	mov	r0, r5
 800099e:	e705      	b.n	80007ac <__udivmoddi4+0xa4>
 80009a0:	4606      	mov	r6, r0
 80009a2:	e6e3      	b.n	800076c <__udivmoddi4+0x64>
 80009a4:	4618      	mov	r0, r3
 80009a6:	e6f8      	b.n	800079a <__udivmoddi4+0x92>
 80009a8:	454b      	cmp	r3, r9
 80009aa:	d2a9      	bcs.n	8000900 <__udivmoddi4+0x1f8>
 80009ac:	ebb9 0802 	subs.w	r8, r9, r2
 80009b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80009b4:	3801      	subs	r0, #1
 80009b6:	e7a3      	b.n	8000900 <__udivmoddi4+0x1f8>
 80009b8:	4646      	mov	r6, r8
 80009ba:	e7ea      	b.n	8000992 <__udivmoddi4+0x28a>
 80009bc:	4620      	mov	r0, r4
 80009be:	e794      	b.n	80008ea <__udivmoddi4+0x1e2>
 80009c0:	4640      	mov	r0, r8
 80009c2:	e7d1      	b.n	8000968 <__udivmoddi4+0x260>
 80009c4:	46d0      	mov	r8, sl
 80009c6:	e77b      	b.n	80008c0 <__udivmoddi4+0x1b8>
 80009c8:	3b02      	subs	r3, #2
 80009ca:	4461      	add	r1, ip
 80009cc:	e732      	b.n	8000834 <__udivmoddi4+0x12c>
 80009ce:	4630      	mov	r0, r6
 80009d0:	e709      	b.n	80007e6 <__udivmoddi4+0xde>
 80009d2:	4464      	add	r4, ip
 80009d4:	3802      	subs	r0, #2
 80009d6:	e742      	b.n	800085e <__udivmoddi4+0x156>

080009d8 <__aeabi_idiv0>:
 80009d8:	4770      	bx	lr
 80009da:	bf00      	nop

080009dc <begin>:
    _displayfunction = LCD_8BITMODE | LCD_1LINE | LCD_5x8DOTS;

  begin(16, 2);
}

void begin(uint8_t cols, uint8_t lines) {
 80009dc:	b580      	push	{r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	4603      	mov	r3, r0
 80009e4:	460a      	mov	r2, r1
 80009e6:	71fb      	strb	r3, [r7, #7]
 80009e8:	4613      	mov	r3, r2
 80009ea:	71bb      	strb	r3, [r7, #6]
  /* Get CPU frequency */
  SystemCoreClockUpdate();
 80009ec:	f001 fc74 	bl	80022d8 <SystemCoreClockUpdate>
  _fcpu_mp = SystemCoreClock / 1000000;
 80009f0:	4b46      	ldr	r3, [pc, #280]	; (8000b0c <begin+0x130>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a46      	ldr	r2, [pc, #280]	; (8000b10 <begin+0x134>)
 80009f6:	fba2 2303 	umull	r2, r3, r2, r3
 80009fa:	0c9b      	lsrs	r3, r3, #18
 80009fc:	4a45      	ldr	r2, [pc, #276]	; (8000b14 <begin+0x138>)
 80009fe:	6013      	str	r3, [r2, #0]

  if (lines > 1) {
 8000a00:	79bb      	ldrb	r3, [r7, #6]
 8000a02:	2b01      	cmp	r3, #1
 8000a04:	d906      	bls.n	8000a14 <begin+0x38>
    _displayfunction |= LCD_2LINE;
 8000a06:	4b44      	ldr	r3, [pc, #272]	; (8000b18 <begin+0x13c>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	f043 0308 	orr.w	r3, r3, #8
 8000a0e:	b2da      	uxtb	r2, r3
 8000a10:	4b41      	ldr	r3, [pc, #260]	; (8000b18 <begin+0x13c>)
 8000a12:	701a      	strb	r2, [r3, #0]
  }
  _numlines = lines;
 8000a14:	4a41      	ldr	r2, [pc, #260]	; (8000b1c <begin+0x140>)
 8000a16:	79bb      	ldrb	r3, [r7, #6]
 8000a18:	7013      	strb	r3, [r2, #0]

  setRowOffsets(0x00, 0x40, 0x00 + cols, 0x40 + cols);
 8000a1a:	79fa      	ldrb	r2, [r7, #7]
 8000a1c:	79fb      	ldrb	r3, [r7, #7]
 8000a1e:	3340      	adds	r3, #64	; 0x40
 8000a20:	2140      	movs	r1, #64	; 0x40
 8000a22:	2000      	movs	r0, #0
 8000a24:	f000 f886 	bl	8000b34 <setRowOffsets>

  // for some 1 line displays you can select a 10 pixel high font
  if ((dotsize != LCD_5x8DOTS) && (lines == 1)) {
 8000a28:	4b3d      	ldr	r3, [pc, #244]	; (8000b20 <begin+0x144>)
 8000a2a:	781b      	ldrb	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d009      	beq.n	8000a44 <begin+0x68>
 8000a30:	79bb      	ldrb	r3, [r7, #6]
 8000a32:	2b01      	cmp	r3, #1
 8000a34:	d106      	bne.n	8000a44 <begin+0x68>
    _displayfunction |= LCD_5x10DOTS;
 8000a36:	4b38      	ldr	r3, [pc, #224]	; (8000b18 <begin+0x13c>)
 8000a38:	781b      	ldrb	r3, [r3, #0]
 8000a3a:	f043 0304 	orr.w	r3, r3, #4
 8000a3e:	b2da      	uxtb	r2, r3
 8000a40:	4b35      	ldr	r3, [pc, #212]	; (8000b18 <begin+0x13c>)
 8000a42:	701a      	strb	r2, [r3, #0]
//
//  if (_rw_pin != 255) {
//    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
//  }
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */
  LCD_SET_RS(0);
 8000a44:	2200      	movs	r2, #0
 8000a46:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a4a:	4836      	ldr	r0, [pc, #216]	; (8000b24 <begin+0x148>)
 8000a4c:	f002 ff4c 	bl	80038e8 <HAL_GPIO_WritePin>
  LCD_SET_EN(0);
 8000a50:	2200      	movs	r2, #0
 8000a52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a56:	4834      	ldr	r0, [pc, #208]	; (8000b28 <begin+0x14c>)
 8000a58:	f002 ff46 	bl	80038e8 <HAL_GPIO_WritePin>
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */

  //put the LCD into 4 bit or 8 bit mode
  if (! (_displayfunction & LCD_8BITMODE)) {
 8000a5c:	4b2e      	ldr	r3, [pc, #184]	; (8000b18 <begin+0x13c>)
 8000a5e:	781b      	ldrb	r3, [r3, #0]
 8000a60:	f003 0310 	and.w	r3, r3, #16
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d115      	bne.n	8000a94 <begin+0xb8>
    // this is according to the hitachi HD44780 datasheet
    // figure 24, pg 46

    // we start in 8bit mode, try to set 4 bit mode
    write4bits(0x03);
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 f999 	bl	8000da0 <write4bits>
    DELAY_MS(5); // wait min 4.1ms
 8000a6e:	2005      	movs	r0, #5
 8000a70:	f001 fecc 	bl	800280c <HAL_Delay>

    // second try
    write4bits(0x03);
 8000a74:	2003      	movs	r0, #3
 8000a76:	f000 f993 	bl	8000da0 <write4bits>
    DELAY_MS(5); // wait min 4.1ms
 8000a7a:	2005      	movs	r0, #5
 8000a7c:	f001 fec6 	bl	800280c <HAL_Delay>

    // third go!
    write4bits(0x03);
 8000a80:	2003      	movs	r0, #3
 8000a82:	f000 f98d 	bl	8000da0 <write4bits>
    DELAY_MS(1);
 8000a86:	2001      	movs	r0, #1
 8000a88:	f001 fec0 	bl	800280c <HAL_Delay>

    // finally, set to 4-bit interface
    write4bits(0x02);
 8000a8c:	2002      	movs	r0, #2
 8000a8e:	f000 f987 	bl	8000da0 <write4bits>
 8000a92:	e01d      	b.n	8000ad0 <begin+0xf4>
  } else {
    // this is according to the hitachi HD44780 datasheet
    // page 45 figure 23

    // Send function set command sequence
    command(LCD_FUNCTIONSET | _displayfunction);
 8000a94:	4b20      	ldr	r3, [pc, #128]	; (8000b18 <begin+0x13c>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	f043 0320 	orr.w	r3, r3, #32
 8000a9c:	b2db      	uxtb	r3, r3
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f000 f8f3 	bl	8000c8a <command>
    DELAY_MS(5);  // wait more than 4.1ms
 8000aa4:	2005      	movs	r0, #5
 8000aa6:	f001 feb1 	bl	800280c <HAL_Delay>

    // second try
    command(LCD_FUNCTIONSET | _displayfunction);
 8000aaa:	4b1b      	ldr	r3, [pc, #108]	; (8000b18 <begin+0x13c>)
 8000aac:	781b      	ldrb	r3, [r3, #0]
 8000aae:	f043 0320 	orr.w	r3, r3, #32
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 f8e8 	bl	8000c8a <command>
    DELAY_MS(1);
 8000aba:	2001      	movs	r0, #1
 8000abc:	f001 fea6 	bl	800280c <HAL_Delay>

    // third go
    command(LCD_FUNCTIONSET | _displayfunction);
 8000ac0:	4b15      	ldr	r3, [pc, #84]	; (8000b18 <begin+0x13c>)
 8000ac2:	781b      	ldrb	r3, [r3, #0]
 8000ac4:	f043 0320 	orr.w	r3, r3, #32
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	4618      	mov	r0, r3
 8000acc:	f000 f8dd 	bl	8000c8a <command>
  }

  // finally, set # lines, font size, etc.
  command(LCD_FUNCTIONSET | _displayfunction);
 8000ad0:	4b11      	ldr	r3, [pc, #68]	; (8000b18 <begin+0x13c>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	f043 0320 	orr.w	r3, r3, #32
 8000ad8:	b2db      	uxtb	r3, r3
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 f8d5 	bl	8000c8a <command>

  // turn the display on with no cursor or blinking default
  _displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000ae0:	4b12      	ldr	r3, [pc, #72]	; (8000b2c <begin+0x150>)
 8000ae2:	2204      	movs	r2, #4
 8000ae4:	701a      	strb	r2, [r3, #0]
  display();
 8000ae6:	f000 f881 	bl	8000bec <display>

  // clear it off
  clear();
 8000aea:	f000 f843 	bl	8000b74 <clear>

  // Initialize to default text direction (for romance languages)
  _displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000aee:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <begin+0x154>)
 8000af0:	2202      	movs	r2, #2
 8000af2:	701a      	strb	r2, [r3, #0]
  // set the entry mode
  command(LCD_ENTRYMODESET | _displaymode);
 8000af4:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <begin+0x154>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	f043 0304 	orr.w	r3, r3, #4
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	4618      	mov	r0, r3
 8000b00:	f000 f8c3 	bl	8000c8a <command>
}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	20000180 	.word	0x20000180
 8000b10:	431bde83 	.word	0x431bde83
 8000b14:	20000388 	.word	0x20000388
 8000b18:	2000037d 	.word	0x2000037d
 8000b1c:	20000380 	.word	0x20000380
 8000b20:	2000037c 	.word	0x2000037c
 8000b24:	40021400 	.word	0x40021400
 8000b28:	40020c00 	.word	0x40020c00
 8000b2c:	2000037e 	.word	0x2000037e
 8000b30:	2000037f 	.word	0x2000037f

08000b34 <setRowOffsets>:
//
//  // if you have a port that is not listed add it below the other else ifs
//}

void setRowOffsets(int row0, int row1, int row2, int row3)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
 8000b40:	603b      	str	r3, [r7, #0]
  _row_offsets[0] = row0;
 8000b42:	68fb      	ldr	r3, [r7, #12]
 8000b44:	b2da      	uxtb	r2, r3
 8000b46:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <setRowOffsets+0x3c>)
 8000b48:	701a      	strb	r2, [r3, #0]
  _row_offsets[1] = row1;
 8000b4a:	68bb      	ldr	r3, [r7, #8]
 8000b4c:	b2da      	uxtb	r2, r3
 8000b4e:	4b08      	ldr	r3, [pc, #32]	; (8000b70 <setRowOffsets+0x3c>)
 8000b50:	705a      	strb	r2, [r3, #1]
  _row_offsets[2] = row2;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b06      	ldr	r3, [pc, #24]	; (8000b70 <setRowOffsets+0x3c>)
 8000b58:	709a      	strb	r2, [r3, #2]
  _row_offsets[3] = row3;
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	b2da      	uxtb	r2, r3
 8000b5e:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <setRowOffsets+0x3c>)
 8000b60:	70da      	strb	r2, [r3, #3]
}
 8000b62:	bf00      	nop
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	20000384 	.word	0x20000384

08000b74 <clear>:

/********** high level commands, for the user! */
void clear(void)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	af00      	add	r7, sp, #0
  command(LCD_CLEARDISPLAY);  // clear display, set cursor position to zero
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f000 f886 	bl	8000c8a <command>
  DELAY_MS(2);  // this command takes a long time!
 8000b7e:	2002      	movs	r0, #2
 8000b80:	f001 fe44 	bl	800280c <HAL_Delay>
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <setCursor>:
  command(LCD_RETURNHOME);  // set cursor position to zero
  DELAY_MS(2);  // this command takes a long time!
}

void setCursor(uint8_t col, uint8_t row)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	4603      	mov	r3, r0
 8000b90:	460a      	mov	r2, r1
 8000b92:	71fb      	strb	r3, [r7, #7]
 8000b94:	4613      	mov	r3, r2
 8000b96:	71bb      	strb	r3, [r7, #6]
  const size_t max_lines = sizeof(_row_offsets) / sizeof(*_row_offsets);
 8000b98:	2304      	movs	r3, #4
 8000b9a:	60fb      	str	r3, [r7, #12]
  if ( row >= max_lines ) {
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	68fa      	ldr	r2, [r7, #12]
 8000ba0:	429a      	cmp	r2, r3
 8000ba2:	d803      	bhi.n	8000bac <setCursor+0x24>
    row = max_lines - 1;    // we count rows starting w/0
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	71bb      	strb	r3, [r7, #6]
  }
  if ( row >= _numlines ) {
 8000bac:	4b0d      	ldr	r3, [pc, #52]	; (8000be4 <setCursor+0x5c>)
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	79ba      	ldrb	r2, [r7, #6]
 8000bb2:	429a      	cmp	r2, r3
 8000bb4:	d303      	bcc.n	8000bbe <setCursor+0x36>
    row = _numlines - 1;    // we count rows starting w/0
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	; (8000be4 <setCursor+0x5c>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	3b01      	subs	r3, #1
 8000bbc:	71bb      	strb	r3, [r7, #6]
  }

  command(LCD_SETDDRAMADDR | (col + _row_offsets[row]));
 8000bbe:	79bb      	ldrb	r3, [r7, #6]
 8000bc0:	4a09      	ldr	r2, [pc, #36]	; (8000be8 <setCursor+0x60>)
 8000bc2:	5cd2      	ldrb	r2, [r2, r3]
 8000bc4:	79fb      	ldrb	r3, [r7, #7]
 8000bc6:	4413      	add	r3, r2
 8000bc8:	b2db      	uxtb	r3, r3
 8000bca:	b25b      	sxtb	r3, r3
 8000bcc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000bd0:	b25b      	sxtb	r3, r3
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f000 f858 	bl	8000c8a <command>
}
 8000bda:	bf00      	nop
 8000bdc:	3710      	adds	r7, #16
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20000380 	.word	0x20000380
 8000be8:	20000384 	.word	0x20000384

08000bec <display>:
// Turn the display on/off (quickly)
void noDisplay(void) {
  _displaycontrol &= ~LCD_DISPLAYON;
  command(LCD_DISPLAYCONTROL | _displaycontrol);
}
void display(void) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  _displaycontrol |= LCD_DISPLAYON;
 8000bf0:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <display+0x28>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	f043 0304 	orr.w	r3, r3, #4
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4b06      	ldr	r3, [pc, #24]	; (8000c14 <display+0x28>)
 8000bfc:	701a      	strb	r2, [r3, #0]
  command(LCD_DISPLAYCONTROL | _displaycontrol);
 8000bfe:	4b05      	ldr	r3, [pc, #20]	; (8000c14 <display+0x28>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	f043 0308 	orr.w	r3, r3, #8
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f000 f83e 	bl	8000c8a <command>
}
 8000c0e:	bf00      	nop
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	2000037e 	.word	0x2000037e

08000c18 <print_str>:
  _displaymode &= ~LCD_ENTRYSHIFTINCREMENT;
  command(LCD_ENTRYMODESET | _displaymode);
}

// This will print character string to the LCD
uint32_t print_str(const char str[]) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  if (str == NULL) return 0;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d101      	bne.n	8000c2a <print_str+0x12>
 8000c26:	2300      	movs	r3, #0
 8000c28:	e01d      	b.n	8000c66 <print_str+0x4e>

  const uint8_t *buffer = (const uint8_t *)str;
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	617b      	str	r3, [r7, #20]
  size_t size = strlen(str);
 8000c2e:	6878      	ldr	r0, [r7, #4]
 8000c30:	f7ff fb06 	bl	8000240 <strlen>
 8000c34:	6138      	str	r0, [r7, #16]
  size_t n = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	60fb      	str	r3, [r7, #12]

  while (size--) {
 8000c3a:	e00c      	b.n	8000c56 <print_str+0x3e>
    if (write(*buffer++)) n++;
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	1c5a      	adds	r2, r3, #1
 8000c40:	617a      	str	r2, [r7, #20]
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 f82e 	bl	8000ca6 <write>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d008      	beq.n	8000c62 <print_str+0x4a>
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	3301      	adds	r3, #1
 8000c54:	60fb      	str	r3, [r7, #12]
  while (size--) {
 8000c56:	693b      	ldr	r3, [r7, #16]
 8000c58:	1e5a      	subs	r2, r3, #1
 8000c5a:	613a      	str	r2, [r7, #16]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d1ed      	bne.n	8000c3c <print_str+0x24>
 8000c60:	e000      	b.n	8000c64 <print_str+0x4c>
    else break;
 8000c62:	bf00      	nop
  }
  return n;
 8000c64:	68fb      	ldr	r3, [r7, #12]
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <print_char>:

uint32_t print_char(const char simb) {
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b082      	sub	sp, #8
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	4603      	mov	r3, r0
 8000c76:	71fb      	strb	r3, [r7, #7]
  write(simb);
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f000 f813 	bl	8000ca6 <write>
  return 1;
 8000c80:	2301      	movs	r3, #1
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	3708      	adds	r7, #8
 8000c86:	46bd      	mov	sp, r7
 8000c88:	bd80      	pop	{r7, pc}

08000c8a <command>:
  }
}

/*********** mid level commands, for sending data/cmds */

inline void command(uint8_t value) {
 8000c8a:	b580      	push	{r7, lr}
 8000c8c:	b082      	sub	sp, #8
 8000c8e:	af00      	add	r7, sp, #0
 8000c90:	4603      	mov	r3, r0
 8000c92:	71fb      	strb	r3, [r7, #7]
  send(value, 0);
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	2100      	movs	r1, #0
 8000c98:	4618      	mov	r0, r3
 8000c9a:	f000 f813 	bl	8000cc4 <send>
}
 8000c9e:	bf00      	nop
 8000ca0:	3708      	adds	r7, #8
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <write>:

inline uint32_t write(uint8_t value) {
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	71fb      	strb	r3, [r7, #7]
  send(value, 1);
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	2101      	movs	r1, #1
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f000 f805 	bl	8000cc4 <send>
  return 1; // assume success
 8000cba:	2301      	movs	r3, #1
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <send>:

/************ low level data pushing commands **********/

// write either command or data, with automatic 4/8-bit selection
void send(uint8_t value, uint8_t mode) {
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	4603      	mov	r3, r0
 8000ccc:	460a      	mov	r2, r1
 8000cce:	71fb      	strb	r3, [r7, #7]
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	71bb      	strb	r3, [r7, #6]
//  HAL_GPIO_WritePin(LCD_RS_GPIO_Port, _rs_pin, mode);
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */
  LCD_SET_RS(mode);
 8000cd4:	79bb      	ldrb	r3, [r7, #6]
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000cdc:	480d      	ldr	r0, [pc, #52]	; (8000d14 <send+0x50>)
 8000cde:	f002 fe03 	bl	80038e8 <HAL_GPIO_WritePin>
  // if there is a RW pin indicated, set it low to Write
//  if (_rw_pin != 255) {
//    HAL_GPIO_WritePin(_port, _rw_pin, GPIO_PIN_RESET);
//  }

  if (_displayfunction & LCD_8BITMODE) {
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	; (8000d18 <send+0x54>)
 8000ce4:	781b      	ldrb	r3, [r3, #0]
 8000ce6:	f003 0310 	and.w	r3, r3, #16
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d004      	beq.n	8000cf8 <send+0x34>
    write8bits(value);
 8000cee:	79fb      	ldrb	r3, [r7, #7]
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f000 f893 	bl	8000e1c <write8bits>
  } else {
    write4bits(value>>4);
    write4bits(value);
  }
}
 8000cf6:	e009      	b.n	8000d0c <send+0x48>
    write4bits(value>>4);
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	091b      	lsrs	r3, r3, #4
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f000 f84e 	bl	8000da0 <write4bits>
    write4bits(value);
 8000d04:	79fb      	ldrb	r3, [r7, #7]
 8000d06:	4618      	mov	r0, r3
 8000d08:	f000 f84a 	bl	8000da0 <write4bits>
}
 8000d0c:	bf00      	nop
 8000d0e:	3708      	adds	r7, #8
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	40021400 	.word	0x40021400
 8000d18:	2000037d 	.word	0x2000037d

08000d1c <pulseEnable>:

void pulseEnable(void) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
//  HAL_GPIO_WritePin(LCD_EN_GPIO_Port, _enable_pin, GPIO_PIN_SET);
//  HAL_Delay(1);    // enable pulse must be >450ns
//  HAL_GPIO_WritePin(LCD_EN_GPIO_Port, _enable_pin, GPIO_PIN_RESET);
//  HAL_Delay(1);   // commands need > 37us to settle
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */
  LCD_SET_EN(0);
 8000d22:	2200      	movs	r2, #0
 8000d24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d28:	481b      	ldr	r0, [pc, #108]	; (8000d98 <pulseEnable+0x7c>)
 8000d2a:	f002 fddd 	bl	80038e8 <HAL_GPIO_WritePin>
  for (uint32_t i = 0; i < _fcpu_mp; i++) __NOP();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
 8000d32:	e003      	b.n	8000d3c <pulseEnable+0x20>
 8000d34:	bf00      	nop
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	3301      	adds	r3, #1
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	4b17      	ldr	r3, [pc, #92]	; (8000d9c <pulseEnable+0x80>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	68fa      	ldr	r2, [r7, #12]
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d3f6      	bcc.n	8000d34 <pulseEnable+0x18>
  LCD_SET_EN(1);
 8000d46:	2201      	movs	r2, #1
 8000d48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d4c:	4812      	ldr	r0, [pc, #72]	; (8000d98 <pulseEnable+0x7c>)
 8000d4e:	f002 fdcb 	bl	80038e8 <HAL_GPIO_WritePin>
  for (uint32_t i = 0; i < _fcpu_mp; i++) __NOP();
 8000d52:	2300      	movs	r3, #0
 8000d54:	60bb      	str	r3, [r7, #8]
 8000d56:	e003      	b.n	8000d60 <pulseEnable+0x44>
 8000d58:	bf00      	nop
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	60bb      	str	r3, [r7, #8]
 8000d60:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <pulseEnable+0x80>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	68ba      	ldr	r2, [r7, #8]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	d3f6      	bcc.n	8000d58 <pulseEnable+0x3c>
  LCD_SET_EN(0);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d70:	4809      	ldr	r0, [pc, #36]	; (8000d98 <pulseEnable+0x7c>)
 8000d72:	f002 fdb9 	bl	80038e8 <HAL_GPIO_WritePin>
  for (uint32_t i = 0; i < _fcpu_mp; i++) __NOP();
 8000d76:	2300      	movs	r3, #0
 8000d78:	607b      	str	r3, [r7, #4]
 8000d7a:	e003      	b.n	8000d84 <pulseEnable+0x68>
 8000d7c:	bf00      	nop
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	3301      	adds	r3, #1
 8000d82:	607b      	str	r3, [r7, #4]
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <pulseEnable+0x80>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	687a      	ldr	r2, [r7, #4]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	d3f6      	bcc.n	8000d7c <pulseEnable+0x60>
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */
}
 8000d8e:	bf00      	nop
 8000d90:	bf00      	nop
 8000d92:	3710      	adds	r7, #16
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40020c00 	.word	0x40020c00
 8000d9c:	20000388 	.word	0x20000388

08000da0 <write4bits>:

void write4bits(uint8_t value) {
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	71fb      	strb	r3, [r7, #7]
//  for (int i = 0; i < 4; i++) {
//    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
//  }
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */
	LCD_SET_D4(((value >> 0) & 1) ? 1 : 0);
 8000daa:	79fb      	ldrb	r3, [r7, #7]
 8000dac:	f003 0301 	and.w	r3, r3, #1
 8000db0:	b2db      	uxtb	r3, r3
 8000db2:	461a      	mov	r2, r3
 8000db4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000db8:	4816      	ldr	r0, [pc, #88]	; (8000e14 <write4bits+0x74>)
 8000dba:	f002 fd95 	bl	80038e8 <HAL_GPIO_WritePin>
	LCD_SET_D5(((value >> 1) & 1) ? 1 : 0);
 8000dbe:	79fb      	ldrb	r3, [r7, #7]
 8000dc0:	085b      	lsrs	r3, r3, #1
 8000dc2:	b2db      	uxtb	r3, r3
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	b2db      	uxtb	r3, r3
 8000dca:	461a      	mov	r2, r3
 8000dcc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000dd0:	4811      	ldr	r0, [pc, #68]	; (8000e18 <write4bits+0x78>)
 8000dd2:	f002 fd89 	bl	80038e8 <HAL_GPIO_WritePin>
	LCD_SET_D6(((value >> 2) & 1) ? 1 : 0);
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	089b      	lsrs	r3, r3, #2
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	f003 0301 	and.w	r3, r3, #1
 8000de0:	b2db      	uxtb	r3, r3
 8000de2:	461a      	mov	r2, r3
 8000de4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de8:	480b      	ldr	r0, [pc, #44]	; (8000e18 <write4bits+0x78>)
 8000dea:	f002 fd7d 	bl	80038e8 <HAL_GPIO_WritePin>
	LCD_SET_D7(((value >> 3) & 1) ? 1 : 0);
 8000dee:	79fb      	ldrb	r3, [r7, #7]
 8000df0:	08db      	lsrs	r3, r3, #3
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	f003 0301 	and.w	r3, r3, #1
 8000df8:	b2db      	uxtb	r3, r3
 8000dfa:	461a      	mov	r2, r3
 8000dfc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e00:	4804      	ldr	r0, [pc, #16]	; (8000e14 <write4bits+0x74>)
 8000e02:	f002 fd71 	bl	80038e8 <HAL_GPIO_WritePin>
  /*  - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - */

  pulseEnable();
 8000e06:	f7ff ff89 	bl	8000d1c <pulseEnable>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40021400 	.word	0x40021400
 8000e18:	40021000 	.word	0x40021000

08000e1c <write8bits>:

void write8bits(uint8_t value) {
 8000e1c:	b480      	push	{r7}
 8000e1e:	b083      	sub	sp, #12
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]
//  for (int i = 0; i < 8; i++) {
//    HAL_GPIO_WritePin(_port, _data_pins[i], ((value >> i) & 0x01)?GPIO_PIN_SET:GPIO_PIN_RESET);
//  }
//
//  pulseEnable();
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
	...

08000e34 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e46:	4b2f      	ldr	r3, [pc, #188]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e48:	4a2f      	ldr	r2, [pc, #188]	; (8000f08 <MX_ADC1_Init+0xd4>)
 8000e4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e4e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000e52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e54:	4b2b      	ldr	r3, [pc, #172]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e5a:	4b2a      	ldr	r3, [pc, #168]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e60:	4b28      	ldr	r3, [pc, #160]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e66:	4b27      	ldr	r3, [pc, #156]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e6e:	4b25      	ldr	r3, [pc, #148]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e74:	4b23      	ldr	r3, [pc, #140]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e76:	4a25      	ldr	r2, [pc, #148]	; (8000f0c <MX_ADC1_Init+0xd8>)
 8000e78:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e7a:	4b22      	ldr	r3, [pc, #136]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000e80:	4b20      	ldr	r3, [pc, #128]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e82:	2203      	movs	r2, #3
 8000e84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e86:	4b1f      	ldr	r3, [pc, #124]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e8e:	4b1d      	ldr	r3, [pc, #116]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e90:	2201      	movs	r2, #1
 8000e92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e94:	481b      	ldr	r0, [pc, #108]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000e96:	f001 fcdd 	bl	8002854 <HAL_ADC_Init>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000ea0:	f001 f83e 	bl	8001f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ea4:	2303      	movs	r3, #3
 8000ea6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8000eac:	2307      	movs	r3, #7
 8000eae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eb0:	463b      	mov	r3, r7
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	4813      	ldr	r0, [pc, #76]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000eb6:	f001 ff55 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8000eba:	4603      	mov	r3, r0
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d001      	beq.n	8000ec4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000ec0:	f001 f82e 	bl	8001f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000ec4:	2305      	movs	r3, #5
 8000ec6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ecc:	463b      	mov	r3, r7
 8000ece:	4619      	mov	r1, r3
 8000ed0:	480c      	ldr	r0, [pc, #48]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000ed2:	f001 ff47 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000edc:	f001 f820 	bl	8001f20 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000ee0:	2306      	movs	r3, #6
 8000ee2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ee8:	463b      	mov	r3, r7
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	; (8000f04 <MX_ADC1_Init+0xd0>)
 8000eee:	f001 ff39 	bl	8002d64 <HAL_ADC_ConfigChannel>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000ef8:	f001 f812 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3710      	adds	r7, #16
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	2000038c 	.word	0x2000038c
 8000f08:	40012000 	.word	0x40012000
 8000f0c:	0f000001 	.word	0x0f000001

08000f10 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	; 0x28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4a19      	ldr	r2, [pc, #100]	; (8000f94 <HAL_ADC_MspInit+0x84>)
 8000f2e:	4293      	cmp	r3, r2
 8000f30:	d12b      	bne.n	8000f8a <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000f32:	4b19      	ldr	r3, [pc, #100]	; (8000f98 <HAL_ADC_MspInit+0x88>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	4a18      	ldr	r2, [pc, #96]	; (8000f98 <HAL_ADC_MspInit+0x88>)
 8000f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f3c:	6453      	str	r3, [r2, #68]	; 0x44
 8000f3e:	4b16      	ldr	r3, [pc, #88]	; (8000f98 <HAL_ADC_MspInit+0x88>)
 8000f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f4a:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <HAL_ADC_MspInit+0x88>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a12      	ldr	r2, [pc, #72]	; (8000f98 <HAL_ADC_MspInit+0x88>)
 8000f50:	f043 0301 	orr.w	r3, r3, #1
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <HAL_ADC_MspInit+0x88>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0301 	and.w	r3, r3, #1
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8000f62:	2368      	movs	r3, #104	; 0x68
 8000f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f66:	2303      	movs	r3, #3
 8000f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4809      	ldr	r0, [pc, #36]	; (8000f9c <HAL_ADC_MspInit+0x8c>)
 8000f76:	f002 faf3 	bl	8003560 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 7, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2107      	movs	r1, #7
 8000f7e:	2012      	movs	r0, #18
 8000f80:	f002 fa25 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8000f84:	2012      	movs	r0, #18
 8000f86:	f002 fa3e 	bl	8003406 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000f8a:	bf00      	nop
 8000f8c:	3728      	adds	r7, #40	; 0x28
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	bf00      	nop
 8000f94:	40012000 	.word	0x40012000
 8000f98:	40023800 	.word	0x40023800
 8000f9c:	40020000 	.word	0x40020000

08000fa0 <AverageValue>:
	averageValue->avgRes = 0;
}


static inline void AverageValue (AverageValue_t *averageValue, i16 value)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	460b      	mov	r3, r1
 8000faa:	807b      	strh	r3, [r7, #2]
	averageValue->avgBuff += (i32)value - (i32)averageValue->avgRes;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000fb4:	6879      	ldr	r1, [r7, #4]
 8000fb6:	f9b1 1004 	ldrsh.w	r1, [r1, #4]
 8000fba:	1a5b      	subs	r3, r3, r1
 8000fbc:	441a      	add	r2, r3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = (i16)(averageValue->avgBuff >> averageValue->_factor);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	687a      	ldr	r2, [r7, #4]
 8000fc8:	7992      	ldrb	r2, [r2, #6]
 8000fca:	4113      	asrs	r3, r2
 8000fcc:	b21a      	sxth	r2, r3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	809a      	strh	r2, [r3, #4]
}
 8000fd2:	bf00      	nop
 8000fd4:	370c      	adds	r7, #12
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr
	...

08000fe0 <LCD_PrintProgress>:


static inline void LCD_PrintProgress (LCD_RemoteGeneral_t *LCD_RemoteGeneral, ui8 cursor_pos)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	460b      	mov	r3, r1
 8000fea:	70fb      	strb	r3, [r7, #3]
	for (ui8 i = 0; i < 3; i++)
 8000fec:	2300      	movs	r3, #0
 8000fee:	73fb      	strb	r3, [r7, #15]
 8000ff0:	e01a      	b.n	8001028 <LCD_PrintProgress+0x48>
		cursor_pos += print_char(((ui8)(LCD_RemoteGeneral->currentTimeMs / 1000)) % 4 > i ? '.' : ' ');
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6a1b      	ldr	r3, [r3, #32]
 8000ff6:	4a10      	ldr	r2, [pc, #64]	; (8001038 <LCD_PrintProgress+0x58>)
 8000ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8000ffc:	099b      	lsrs	r3, r3, #6
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	f003 0303 	and.w	r3, r3, #3
 8001004:	b2db      	uxtb	r3, r3
 8001006:	7bfa      	ldrb	r2, [r7, #15]
 8001008:	429a      	cmp	r2, r3
 800100a:	d201      	bcs.n	8001010 <LCD_PrintProgress+0x30>
 800100c:	232e      	movs	r3, #46	; 0x2e
 800100e:	e000      	b.n	8001012 <LCD_PrintProgress+0x32>
 8001010:	2320      	movs	r3, #32
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff fe2b 	bl	8000c6e <print_char>
 8001018:	4603      	mov	r3, r0
 800101a:	b2da      	uxtb	r2, r3
 800101c:	78fb      	ldrb	r3, [r7, #3]
 800101e:	4413      	add	r3, r2
 8001020:	70fb      	strb	r3, [r7, #3]
	for (ui8 i = 0; i < 3; i++)
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	3301      	adds	r3, #1
 8001026:	73fb      	strb	r3, [r7, #15]
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	2b02      	cmp	r3, #2
 800102c:	d9e1      	bls.n	8000ff2 <LCD_PrintProgress+0x12>
}
 800102e:	bf00      	nop
 8001030:	bf00      	nop
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	10624dd3 	.word	0x10624dd3

0800103c <LCD_FillSpace>:


static inline void LCD_FillSpace (ui8 *cursor_pos, ui8 to_pos)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	70fb      	strb	r3, [r7, #3]
	while (*cursor_pos < to_pos)
 8001048:	e008      	b.n	800105c <LCD_FillSpace+0x20>
	{
		print_char(' ');
 800104a:	2020      	movs	r0, #32
 800104c:	f7ff fe0f 	bl	8000c6e <print_char>
		(*cursor_pos)++;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	3301      	adds	r3, #1
 8001056:	b2da      	uxtb	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	701a      	strb	r2, [r3, #0]
	while (*cursor_pos < to_pos)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	78fa      	ldrb	r2, [r7, #3]
 8001062:	429a      	cmp	r2, r3
 8001064:	d8f1      	bhi.n	800104a <LCD_FillSpace+0xe>
	}
}
 8001066:	bf00      	nop
 8001068:	bf00      	nop
 800106a:	3708      	adds	r7, #8
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <ProcessHandler>:
 */
/* Process incoming commands. Call it as frequently as possible,
   to prevent overrun of serial input buffer */
void ProcessHandler (GeneralSBGC_t *generalSBGC, LCD_RemoteGeneral_t *LCD_RemoteGeneral,
					 RealTimeData_t *realTimeData, AdjVarsGeneral_t *adjVarGeneral)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
 800107c:	603b      	str	r3, [r7, #0]
	if (generalSBGC->_ParserCurrentStatus == TX_RX_OK)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8001084:	2b00      	cmp	r3, #0
 8001086:	d14e      	bne.n	8001126 <ProcessHandler+0xb6>
	{
		if (LCD_RemoteGeneral->connectFlag == 0)
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800108e:	2b00      	cmp	r3, #0
 8001090:	d10a      	bne.n	80010a8 <ProcessHandler+0x38>
		{
			LCD_RemoteGeneral->connectFlag = 1;
 8001092:	68bb      	ldr	r3, [r7, #8]
 8001094:	2201      	movs	r2, #1
 8001096:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
			SBGC32_GetAdjVarValues(generalSBGC, adjVarGeneral, LCD_RemoteGeneral->adjVarQuan);
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	7f5b      	ldrb	r3, [r3, #29]
 800109e:	461a      	mov	r2, r3
 80010a0:	6839      	ldr	r1, [r7, #0]
 80010a2:	68f8      	ldr	r0, [r7, #12]
 80010a4:	f006 fbc6 	bl	8007834 <SBGC32_GetAdjVarValues>
		}

		ui32 err = (ui32)(abs(realTimeData->IMU_Angle[ROLL] - realTimeData->targetAngle[ROLL])
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 80010ae:	b21b      	sxth	r3, r3
 80010b0:	461a      	mov	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80010c0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
				 + abs(realTimeData->IMU_Angle[PITCH] - realTimeData->targetAngle[PITCH])
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	4619      	mov	r1, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	1acb      	subs	r3, r1, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	bfb8      	it	lt
 80010dc:	425b      	neglt	r3, r3
 80010de:	441a      	add	r2, r3
				 + abs(realTimeData->IMU_Angle[YAW] - realTimeData->targetAngle[YAW])) * (ui32)(ANGLE_DEGREE_SCALE * 1000);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4619      	mov	r1, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	1acb      	subs	r3, r1, r3
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	bfb8      	it	lt
 80010f8:	425b      	neglt	r3, r3
 80010fa:	4413      	add	r3, r2
		ui32 err = (ui32)(abs(realTimeData->IMU_Angle[ROLL] - realTimeData->targetAngle[ROLL])
 80010fc:	461a      	mov	r2, r3
 80010fe:	4613      	mov	r3, r2
 8001100:	005b      	lsls	r3, r3, #1
 8001102:	4413      	add	r3, r2
 8001104:	00da      	lsls	r2, r3, #3
 8001106:	1ad3      	subs	r3, r2, r3
 8001108:	617b      	str	r3, [r7, #20]

		 AverageValue(&LCD_RemoteGeneral->TargetErrorAverage, CONSTRAINT(err, 0, 999));
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	f103 0210 	add.w	r2, r3, #16
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	f240 31e7 	movw	r1, #999	; 0x3e7
 8001116:	428b      	cmp	r3, r1
 8001118:	bf28      	it	cs
 800111a:	460b      	movcs	r3, r1
 800111c:	b21b      	sxth	r3, r3
 800111e:	4619      	mov	r1, r3
 8001120:	4610      	mov	r0, r2
 8001122:	f7ff ff3d 	bl	8000fa0 <AverageValue>
	}

	/* If no commands for a long time, set connected state to false */
	if (LCD_RemoteGeneral->connectFlag && (LCD_RemoteGeneral->currentTimeMs - LCD_RemoteGeneral->rtReqCmdTimeMs) > MAX_WAIT_TIME_MS)
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00b      	beq.n	8001148 <ProcessHandler+0xd8>
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	6a1a      	ldr	r2, [r3, #32]
 8001134:	68bb      	ldr	r3, [r7, #8]
 8001136:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001138:	1ad3      	subs	r3, r2, r3
 800113a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800113e:	d903      	bls.n	8001148 <ProcessHandler+0xd8>
		LCD_RemoteGeneral->connectFlag = 0;  // last_bt_connect_ms = currentTimeMs;
 8001140:	68bb      	ldr	r3, [r7, #8]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
}
 8001148:	bf00      	nop
 800114a:	3718      	adds	r7, #24
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}

08001150 <DebounceNavigationButton>:

/* De-bounce button: it should keep its state for a given period
   of time, specified in the BTN_BOUNCE_THRESHOLD_MS returns 1
   if LCD_RemoteGeneral->....triggerState is changed. */
ui8 DebounceNavigationButton (LCD_RemoteGeneral_t *LCD_RemoteGeneral, ButtonDirection_t newState)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
 8001158:	460b      	mov	r3, r1
 800115a:	70fb      	strb	r3, [r7, #3]
	if (newState != LCD_RemoteGeneral->NavButton.state)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	7e9b      	ldrb	r3, [r3, #26]
 8001160:	78fa      	ldrb	r2, [r7, #3]
 8001162:	429a      	cmp	r2, r3
 8001164:	d008      	beq.n	8001178 <DebounceNavigationButton+0x28>
	{
		LCD_RemoteGeneral->NavButton.state = newState;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	78fa      	ldrb	r2, [r7, #3]
 800116a:	769a      	strb	r2, [r3, #26]
		LCD_RemoteGeneral->NavButton.lastTimeMs = LCD_RemoteGeneral->currentTimeMs;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6a1b      	ldr	r3, [r3, #32]
 8001170:	b29a      	uxth	r2, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	831a      	strh	r2, [r3, #24]
 8001176:	e014      	b.n	80011a2 <DebounceNavigationButton+0x52>
	}

	else if (LCD_RemoteGeneral->NavButton.triggerState != LCD_RemoteGeneral->NavButton.state &&
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	7eda      	ldrb	r2, [r3, #27]
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	7e9b      	ldrb	r3, [r3, #26]
 8001180:	429a      	cmp	r2, r3
 8001182:	d00e      	beq.n	80011a2 <DebounceNavigationButton+0x52>
	  		(ui16)(LCD_RemoteGeneral->currentTimeMs - LCD_RemoteGeneral->NavButton.lastTimeMs) > SOFTWARE_ANTI_BOUNCE)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	b29a      	uxth	r2, r3
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	8b1b      	ldrh	r3, [r3, #24]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	b29b      	uxth	r3, r3
	else if (LCD_RemoteGeneral->NavButton.triggerState != LCD_RemoteGeneral->NavButton.state &&
 8001192:	2b64      	cmp	r3, #100	; 0x64
 8001194:	d905      	bls.n	80011a2 <DebounceNavigationButton+0x52>
	{
		LCD_RemoteGeneral->NavButton.triggerState = LCD_RemoteGeneral->NavButton.state;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	7e9a      	ldrb	r2, [r3, #26]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	76da      	strb	r2, [r3, #27]
		return 1;
 800119e:	2301      	movs	r3, #1
 80011a0:	e000      	b.n	80011a4 <DebounceNavigationButton+0x54>
	}

	return 0;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	4618      	mov	r0, r3
 80011a6:	370c      	adds	r7, #12
 80011a8:	46bd      	mov	sp, r7
 80011aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ae:	4770      	bx	lr

080011b0 <ReadNavigationButtonState>:


/* Reads the state of buttons */
ButtonDirection_t ReadNavigationButtonState (InputsInfo_t *inputsInfo)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	ReadADC_Inputs(inputsInfo);  // start next conversions
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f000 f96e 	bl	800149a <ReadADC_Inputs>

	ui16 navBtnLevel = inputsInfo->ADC_INx[ADC_NAV];
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	881b      	ldrh	r3, [r3, #0]
 80011c2:	81fb      	strh	r3, [r7, #14]

	if (navBtnLevel >= 3600)
 80011c4:	89fb      	ldrh	r3, [r7, #14]
 80011c6:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80011ca:	d301      	bcc.n	80011d0 <ReadNavigationButtonState+0x20>
		return NAV_BTN_RELEASED;
 80011cc:	2300      	movs	r3, #0
 80011ce:	e025      	b.n	800121c <ReadNavigationButtonState+0x6c>

	if (navBtnLevel < 150)
 80011d0:	89fb      	ldrh	r3, [r7, #14]
 80011d2:	2b95      	cmp	r3, #149	; 0x95
 80011d4:	d801      	bhi.n	80011da <ReadNavigationButtonState+0x2a>
		return NAV_BTN_LEFT;
 80011d6:	2304      	movs	r3, #4
 80011d8:	e020      	b.n	800121c <ReadNavigationButtonState+0x6c>
	if (navBtnLevel < 600)
 80011da:	89fb      	ldrh	r3, [r7, #14]
 80011dc:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80011e0:	d201      	bcs.n	80011e6 <ReadNavigationButtonState+0x36>
		return NAV_BTN_UP;
 80011e2:	2302      	movs	r3, #2
 80011e4:	e01a      	b.n	800121c <ReadNavigationButtonState+0x6c>
	if (navBtnLevel < 1300)
 80011e6:	89fb      	ldrh	r3, [r7, #14]
 80011e8:	f240 5213 	movw	r2, #1299	; 0x513
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d801      	bhi.n	80011f4 <ReadNavigationButtonState+0x44>
		return NAV_BTN_RIGHT;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e013      	b.n	800121c <ReadNavigationButtonState+0x6c>
	if (navBtnLevel < 2000)
 80011f4:	89fb      	ldrh	r3, [r7, #14]
 80011f6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80011fa:	d201      	bcs.n	8001200 <ReadNavigationButtonState+0x50>
		return NAV_BTN_SELECT;
 80011fc:	2305      	movs	r3, #5
 80011fe:	e00d      	b.n	800121c <ReadNavigationButtonState+0x6c>
	if (navBtnLevel < 2900)
 8001200:	89fb      	ldrh	r3, [r7, #14]
 8001202:	f640 3253 	movw	r2, #2899	; 0xb53
 8001206:	4293      	cmp	r3, r2
 8001208:	d801      	bhi.n	800120e <ReadNavigationButtonState+0x5e>
		return NAV_BTN_DOWN;
 800120a:	2303      	movs	r3, #3
 800120c:	e006      	b.n	800121c <ReadNavigationButtonState+0x6c>
	if (navBtnLevel < 3600)
 800120e:	89fb      	ldrh	r3, [r7, #14]
 8001210:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8001214:	d201      	bcs.n	800121a <ReadNavigationButtonState+0x6a>
		return NAV_BTN_ENCODER_SELECT;
 8001216:	2306      	movs	r3, #6
 8001218:	e000      	b.n	800121c <ReadNavigationButtonState+0x6c>

	return NAV_BTN_RELEASED;
 800121a:	2300      	movs	r3, #0
}
 800121c:	4618      	mov	r0, r3
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}

08001224 <UpdateDisplay>:


/* Re-paint display */
void UpdateDisplay (GeneralSBGC_t *generalSBGC, LCD_RemoteGeneral_t *LCD_RemoteGeneral,
					RealTimeData_t *realTimeData, AdjVarsGeneral_t *adjVarGeneral)
{
 8001224:	b590      	push	{r4, r7, lr}
 8001226:	b08d      	sub	sp, #52	; 0x34
 8001228:	af02      	add	r7, sp, #8
 800122a:	60f8      	str	r0, [r7, #12]
 800122c:	60b9      	str	r1, [r7, #8]
 800122e:	607a      	str	r2, [r7, #4]
 8001230:	603b      	str	r3, [r7, #0]
	/* First raw */
	setCursor(0, 0);
 8001232:	2100      	movs	r1, #0
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff fca7 	bl	8000b88 <setCursor>

	char buf [17];

	ui8 pos = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	74fb      	strb	r3, [r7, #19]

	LCD_RemoteGeneral->currentPage = (LCD_RemoteGeneral->currentPage + 50) % 5;  // Should be in the range of available pages
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 8001244:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001248:	4b7c      	ldr	r3, [pc, #496]	; (800143c <UpdateDisplay+0x218>)
 800124a:	fb83 1302 	smull	r1, r3, r3, r2
 800124e:	1059      	asrs	r1, r3, #1
 8001250:	17d3      	asrs	r3, r2, #31
 8001252:	1ac9      	subs	r1, r1, r3
 8001254:	460b      	mov	r3, r1
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	440b      	add	r3, r1
 800125a:	1ad1      	subs	r1, r2, r3
 800125c:	b24a      	sxtb	r2, r1
 800125e:	68bb      	ldr	r3, [r7, #8]
 8001260:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	switch (LCD_RemoteGeneral->currentPage)
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 800126a:	2b04      	cmp	r3, #4
 800126c:	d873      	bhi.n	8001356 <UpdateDisplay+0x132>
 800126e:	a201      	add	r2, pc, #4	; (adr r2, 8001274 <UpdateDisplay+0x50>)
 8001270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001274:	08001289 	.word	0x08001289
 8001278:	080012f9 	.word	0x080012f9
 800127c:	0800130d 	.word	0x0800130d
 8001280:	08001327 	.word	0x08001327
 8001284:	08001341 	.word	0x08001341
	{
		case 0 : /* PAGE 0 */
			if (LCD_RemoteGeneral->connectFlag)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800128e:	2b00      	cmp	r3, #0
 8001290:	d028      	beq.n	80012e4 <UpdateDisplay+0xc0>
				sprintf(buf, "%2d.%02dV P:%d E:%03d", realTimeData->batLevel / 100, realTimeData->batLevel % 100,
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f8b3 3037 	ldrh.w	r3, [r3, #55]	; 0x37
 8001298:	b29b      	uxth	r3, r3
 800129a:	4a69      	ldr	r2, [pc, #420]	; (8001440 <UpdateDisplay+0x21c>)
 800129c:	fba2 2303 	umull	r2, r3, r2, r3
 80012a0:	095b      	lsrs	r3, r3, #5
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	461c      	mov	r4, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	f8b3 3037 	ldrh.w	r3, [r3, #55]	; 0x37
 80012ac:	b29b      	uxth	r3, r3
 80012ae:	4a64      	ldr	r2, [pc, #400]	; (8001440 <UpdateDisplay+0x21c>)
 80012b0:	fba2 1203 	umull	r1, r2, r2, r3
 80012b4:	0952      	lsrs	r2, r2, #5
 80012b6:	2164      	movs	r1, #100	; 0x64
 80012b8:	fb01 f202 	mul.w	r2, r1, r2
 80012bc:	1a9b      	subs	r3, r3, r2
 80012be:	b29b      	uxth	r3, r3
 80012c0:	4619      	mov	r1, r3
						realTimeData->curProfile + 1, LCD_RemoteGeneral->TargetErrorAverage.avgRes);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	f893 303b 	ldrb.w	r3, [r3, #59]	; 0x3b
				sprintf(buf, "%2d.%02dV P:%d E:%03d", realTimeData->batLevel / 100, realTimeData->batLevel % 100,
 80012c8:	3301      	adds	r3, #1
						realTimeData->curProfile + 1, LCD_RemoteGeneral->TargetErrorAverage.avgRes);
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
				sprintf(buf, "%2d.%02dV P:%d E:%03d", realTimeData->batLevel / 100, realTimeData->batLevel % 100,
 80012d0:	f107 0014 	add.w	r0, r7, #20
 80012d4:	9201      	str	r2, [sp, #4]
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	460b      	mov	r3, r1
 80012da:	4622      	mov	r2, r4
 80012dc:	4959      	ldr	r1, [pc, #356]	; (8001444 <UpdateDisplay+0x220>)
 80012de:	f008 feb9 	bl	800a054 <siprintf>

			else
				LCD_PrintProgress(LCD_RemoteGeneral, print_str("CONNECTING"));

			break;
 80012e2:	e038      	b.n	8001356 <UpdateDisplay+0x132>
				LCD_PrintProgress(LCD_RemoteGeneral, print_str("CONNECTING"));
 80012e4:	4858      	ldr	r0, [pc, #352]	; (8001448 <UpdateDisplay+0x224>)
 80012e6:	f7ff fc97 	bl	8000c18 <print_str>
 80012ea:	4603      	mov	r3, r0
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	4619      	mov	r1, r3
 80012f0:	68b8      	ldr	r0, [r7, #8]
 80012f2:	f7ff fe75 	bl	8000fe0 <LCD_PrintProgress>
			break;
 80012f6:	e02e      	b.n	8001356 <UpdateDisplay+0x132>

		case 1 :  /* PAGE 1 */
			sprintf(buf, "SE: %03d FM:", generalSBGC->_rxErrorsCount);
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80012fc:	461a      	mov	r2, r3
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	4952      	ldr	r1, [pc, #328]	; (800144c <UpdateDisplay+0x228>)
 8001304:	4618      	mov	r0, r3
 8001306:	f008 fea5 	bl	800a054 <siprintf>
			break;
 800130a:	e024      	b.n	8001356 <UpdateDisplay+0x132>

		case 2 :  /* PAGE 2 */
			sprintf(buf, " D1:%3d  D2:%3d", LCD_RemoteGeneral->debug1, LCD_RemoteGeneral->debug2);
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8001312:	461a      	mov	r2, r3
 8001314:	68bb      	ldr	r3, [r7, #8]
 8001316:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 800131a:	f107 0014 	add.w	r0, r7, #20
 800131e:	494c      	ldr	r1, [pc, #304]	; (8001450 <UpdateDisplay+0x22c>)
 8001320:	f008 fe98 	bl	800a054 <siprintf>
			break;
 8001324:	e017      	b.n	8001356 <UpdateDisplay+0x132>

		case 3 :  /* PAGE 3 */
			sprintf(buf, " D3:%3d  D4:%3d", LCD_RemoteGeneral->debug3, LCD_RemoteGeneral->debug4);
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 800132c:	461a      	mov	r2, r3
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8001334:	f107 0014 	add.w	r0, r7, #20
 8001338:	4946      	ldr	r1, [pc, #280]	; (8001454 <UpdateDisplay+0x230>)
 800133a:	f008 fe8b 	bl	800a054 <siprintf>
			break;
 800133e:	e00a      	b.n	8001356 <UpdateDisplay+0x132>

		case 4 :  /* PAGE 4 */
			sprintf(buf, "I2C_ERRORS: %03d", realTimeData->I2C_ErrorCount);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8001344:	b29b      	uxth	r3, r3
 8001346:	461a      	mov	r2, r3
 8001348:	f107 0314 	add.w	r3, r7, #20
 800134c:	4942      	ldr	r1, [pc, #264]	; (8001458 <UpdateDisplay+0x234>)
 800134e:	4618      	mov	r0, r3
 8001350:	f008 fe80 	bl	800a054 <siprintf>
			break;
 8001354:	bf00      	nop
	}

	pos = print_str(buf);
 8001356:	f107 0314 	add.w	r3, r7, #20
 800135a:	4618      	mov	r0, r3
 800135c:	f7ff fc5c 	bl	8000c18 <print_str>
 8001360:	4603      	mov	r3, r0
 8001362:	b2db      	uxtb	r3, r3
 8001364:	74fb      	strb	r3, [r7, #19]

	LCD_FillSpace(&pos, LCD_COLS);
 8001366:	f107 0313 	add.w	r3, r7, #19
 800136a:	2110      	movs	r1, #16
 800136c:	4618      	mov	r0, r3
 800136e:	f7ff fe65 	bl	800103c <LCD_FillSpace>

	/* Second raw */
	setCursor(0, 1);
 8001372:	2101      	movs	r1, #1
 8001374:	2000      	movs	r0, #0
 8001376:	f7ff fc07 	bl	8000b88 <setCursor>

	#ifdef SBGC_DEBUG_MODE

		/* Currently selected adj. variable name and value */
		for (pos = 0; pos < ADJ_VAR_NAME_MAX_LENGTH; pos++)
 800137a:	2300      	movs	r3, #0
 800137c:	74fb      	strb	r3, [r7, #19]
 800137e:	e02a      	b.n	80013d6 <UpdateDisplay+0x1b2>
		{
			if (!(adjVarGeneral[LCD_RemoteGeneral->currentAdjVarIndex].name[pos + 8]))
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	7f1b      	ldrb	r3, [r3, #28]
 8001384:	461a      	mov	r2, r3
 8001386:	4613      	mov	r3, r2
 8001388:	005b      	lsls	r3, r3, #1
 800138a:	4413      	add	r3, r2
 800138c:	011b      	lsls	r3, r3, #4
 800138e:	461a      	mov	r2, r3
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	441a      	add	r2, r3
 8001394:	7cfb      	ldrb	r3, [r7, #19]
 8001396:	3308      	adds	r3, #8
 8001398:	4413      	add	r3, r2
 800139a:	785b      	ldrb	r3, [r3, #1]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d01e      	beq.n	80013de <UpdateDisplay+0x1ba>
				break;

			sprintf(&buf[pos], "%c", adjVarGeneral[LCD_RemoteGeneral->currentAdjVarIndex].name[pos + 8]);  // offset due to ADJ_VAR_ (+ 8)
 80013a0:	7cfb      	ldrb	r3, [r7, #19]
 80013a2:	461a      	mov	r2, r3
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	1898      	adds	r0, r3, r2
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	7f1b      	ldrb	r3, [r3, #28]
 80013ae:	461a      	mov	r2, r3
 80013b0:	4613      	mov	r3, r2
 80013b2:	005b      	lsls	r3, r3, #1
 80013b4:	4413      	add	r3, r2
 80013b6:	011b      	lsls	r3, r3, #4
 80013b8:	461a      	mov	r2, r3
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	441a      	add	r2, r3
 80013be:	7cfb      	ldrb	r3, [r7, #19]
 80013c0:	3308      	adds	r3, #8
 80013c2:	4413      	add	r3, r2
 80013c4:	785b      	ldrb	r3, [r3, #1]
 80013c6:	461a      	mov	r2, r3
 80013c8:	4924      	ldr	r1, [pc, #144]	; (800145c <UpdateDisplay+0x238>)
 80013ca:	f008 fe43 	bl	800a054 <siprintf>
		for (pos = 0; pos < ADJ_VAR_NAME_MAX_LENGTH; pos++)
 80013ce:	7cfb      	ldrb	r3, [r7, #19]
 80013d0:	3301      	adds	r3, #1
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	74fb      	strb	r3, [r7, #19]
 80013d6:	7cfb      	ldrb	r3, [r7, #19]
 80013d8:	2b09      	cmp	r3, #9
 80013da:	d9d1      	bls.n	8001380 <UpdateDisplay+0x15c>
 80013dc:	e000      	b.n	80013e0 <UpdateDisplay+0x1bc>
				break;
 80013de:	bf00      	nop
		}

	#endif

	sprintf(&buf[pos], ":%li", adjVarGeneral[LCD_RemoteGeneral->currentAdjVarIndex].value);
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	461a      	mov	r2, r3
 80013e4:	f107 0314 	add.w	r3, r7, #20
 80013e8:	1898      	adds	r0, r3, r2
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	7f1b      	ldrb	r3, [r3, #28]
 80013ee:	461a      	mov	r2, r3
 80013f0:	4613      	mov	r3, r2
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	4413      	add	r3, r2
 80013f6:	011b      	lsls	r3, r3, #4
 80013f8:	461a      	mov	r2, r3
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	4413      	add	r3, r2
 80013fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001400:	461a      	mov	r2, r3
 8001402:	4917      	ldr	r1, [pc, #92]	; (8001460 <UpdateDisplay+0x23c>)
 8001404:	f008 fe26 	bl	800a054 <siprintf>
	pos = print_str(buf);
 8001408:	f107 0314 	add.w	r3, r7, #20
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff fc03 	bl	8000c18 <print_str>
 8001412:	4603      	mov	r3, r0
 8001414:	b2db      	uxtb	r3, r3
 8001416:	74fb      	strb	r3, [r7, #19]

	LCD_FillSpace(&pos, LCD_COLS);
 8001418:	f107 0313 	add.w	r3, r7, #19
 800141c:	2110      	movs	r1, #16
 800141e:	4618      	mov	r0, r3
 8001420:	f7ff fe0c 	bl	800103c <LCD_FillSpace>

	LCD_RemoteGeneral->lowRateTimeMs = LCD_RemoteGeneral->currentTimeMs;
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	6a1a      	ldr	r2, [r3, #32]
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	625a      	str	r2, [r3, #36]	; 0x24
	LCD_RemoteGeneral->updateDisplayFlag = DISPLAY_UPDATED;
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	2200      	movs	r2, #0
 8001430:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
}
 8001434:	bf00      	nop
 8001436:	372c      	adds	r7, #44	; 0x2c
 8001438:	46bd      	mov	sp, r7
 800143a:	bd90      	pop	{r4, r7, pc}
 800143c:	66666667 	.word	0x66666667
 8001440:	51eb851f 	.word	0x51eb851f
 8001444:	0800d890 	.word	0x0800d890
 8001448:	0800d8a8 	.word	0x0800d8a8
 800144c:	0800d8b4 	.word	0x0800d8b4
 8001450:	0800d8c4 	.word	0x0800d8c4
 8001454:	0800d8d4 	.word	0x0800d8d4
 8001458:	0800d8e4 	.word	0x0800d8e4
 800145c:	0800d8f8 	.word	0x0800d8f8
 8001460:	0800d8fc 	.word	0x0800d8fc

08001464 <InitADC>:

/* ‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾
 *													 Low-Layer Functions
 */
void InitADC (InputsInfo_t *inputsInfo, __ADC_STRUCT)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
	inputsInfo->adc = adc;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	683a      	ldr	r2, [r7, #0]
 8001472:	605a      	str	r2, [r3, #4]
	DISABLE_ADC_CR1_EOCIE(inputsInfo->adc);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	685b      	ldr	r3, [r3, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	685a      	ldr	r2, [r3, #4]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0220 	bic.w	r2, r2, #32
 8001486:	605a      	str	r2, [r3, #4]

	inputsInfo->_curChannel = 0;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2200      	movs	r2, #0
 800148c:	709a      	strb	r2, [r3, #2]
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr

0800149a <ReadADC_Inputs>:


void ReadADC_Inputs (InputsInfo_t *inputsInfo)
{
 800149a:	b580      	push	{r7, lr}
 800149c:	b082      	sub	sp, #8
 800149e:	af00      	add	r7, sp, #0
 80014a0:	6078      	str	r0, [r7, #4]
	START_ADC(inputsInfo->adc);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f001 fa18 	bl	80028dc <HAL_ADC_Start_IT>
}
 80014ac:	bf00      	nop
 80014ae:	3708      	adds	r7, #8
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}

080014b4 <ADC_DRV_EndConvCallBack>:


void ADC_DRV_EndConvCallBack (InputsInfo_t *inputsInfo)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	inputsInfo->ADC_INx[inputsInfo->_curChannel++] = GET_ADC_CONV_DATA(inputsInfo->adc);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	789b      	ldrb	r3, [r3, #2]
 80014c8:	1c5a      	adds	r2, r3, #1
 80014ca:	b2d0      	uxtb	r0, r2
 80014cc:	687a      	ldr	r2, [r7, #4]
 80014ce:	7090      	strb	r0, [r2, #2]
 80014d0:	461a      	mov	r2, r3
 80014d2:	b289      	uxth	r1, r1
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	if (inputsInfo->_curChannel >= ADC_CHANNELS_QUAN)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	789b      	ldrb	r3, [r3, #2]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d007      	beq.n	80014f2 <ADC_DRV_EndConvCallBack+0x3e>
	{
		inputsInfo->_curChannel = 0;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2200      	movs	r2, #0
 80014e6:	709a      	strb	r2, [r3, #2]
		STOP_ADC(inputsInfo->adc);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	685b      	ldr	r3, [r3, #4]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f001 facd 	bl	8002a8c <HAL_ADC_Stop_IT>
	}
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}

080014fa <ReadButtonState>:


ui8 ReadButtonState (__GPIO_STRUCT, ui16 pin)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	460b      	mov	r3, r1
 8001504:	807b      	strh	r3, [r7, #2]
	return READ_PIN(gpio, pin);
 8001506:	887b      	ldrh	r3, [r7, #2]
 8001508:	4619      	mov	r1, r3
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	f002 f9d4 	bl	80038b8 <HAL_GPIO_ReadPin>
 8001510:	4603      	mov	r3, r0
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <EXTI_DRV_FallingCallBack>:


void EXTI_DRV_FallingCallBack (InputsInfo_t *inputsInfo, ui16 pin)
{
 800151a:	b480      	push	{r7}
 800151c:	b083      	sub	sp, #12
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
 8001522:	460b      	mov	r3, r1
 8001524:	807b      	strh	r3, [r7, #2]
	if (pin == ENC_A_Pin)
 8001526:	887b      	ldrh	r3, [r7, #2]
 8001528:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800152c:	d109      	bne.n	8001542 <EXTI_DRV_FallingCallBack+0x28>
		inputsInfo->KE_CurrentValue++;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	3301      	adds	r3, #1
 8001538:	b2db      	uxtb	r3, r3
 800153a:	b25a      	sxtb	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	751a      	strb	r2, [r3, #20]

	else
		inputsInfo->KE_CurrentValue--;
}
 8001540:	e008      	b.n	8001554 <EXTI_DRV_FallingCallBack+0x3a>
		inputsInfo->KE_CurrentValue--;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	3b01      	subs	r3, #1
 800154c:	b2db      	uxtb	r3, r3
 800154e:	b25a      	sxtb	r2, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	751a      	strb	r2, [r3, #20]
}
 8001554:	bf00      	nop
 8001556:	370c      	adds	r7, #12
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr

08001560 <InitI2C>:


void InitI2C (InputsInfo_t *inputsInfo, __I2C_STRUCT)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
	inputsInfo->i2c = i2c;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	611a      	str	r2, [r3, #16]
}
 8001570:	bf00      	nop
 8001572:	370c      	adds	r7, #12
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr

0800157c <WriteI2C_Data>:


void WriteI2C_Data (__I2C_STRUCT, ui8 slaveAddr, ui8 *data, ui8 size)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b086      	sub	sp, #24
 8001580:	af02      	add	r7, sp, #8
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	607a      	str	r2, [r7, #4]
 8001586:	461a      	mov	r2, r3
 8001588:	460b      	mov	r3, r1
 800158a:	72fb      	strb	r3, [r7, #11]
 800158c:	4613      	mov	r3, r2
 800158e:	72bb      	strb	r3, [r7, #10]
	#ifdef HAL_I2C_MODULE_ENABLED

		HAL_I2C_Master_Transmit(i2c, slaveAddr, data, size, 10);
 8001590:	7afb      	ldrb	r3, [r7, #11]
 8001592:	b299      	uxth	r1, r3
 8001594:	7abb      	ldrb	r3, [r7, #10]
 8001596:	b29b      	uxth	r3, r3
 8001598:	220a      	movs	r2, #10
 800159a:	9200      	str	r2, [sp, #0]
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f002 fa70 	bl	8003a84 <HAL_I2C_Master_Transmit>
		LL_I2C_ClearFlag_STOP(i2c);

		I2C_CLEAR_CR2(i2c);

	#endif
}
 80015a4:	bf00      	nop
 80015a6:	3710      	adds	r7, #16
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}

080015ac <RequestI2C_Data>:


void RequestI2C_Data (__I2C_STRUCT, ui8 slaveAddr, ui8 *data, ui8 size)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	60f8      	str	r0, [r7, #12]
 80015b4:	607a      	str	r2, [r7, #4]
 80015b6:	461a      	mov	r2, r3
 80015b8:	460b      	mov	r3, r1
 80015ba:	72fb      	strb	r3, [r7, #11]
 80015bc:	4613      	mov	r3, r2
 80015be:	72bb      	strb	r3, [r7, #10]
	#ifdef HAL_I2C_MODULE_ENABLED

		HAL_I2C_Master_Receive(i2c, slaveAddr, data, size, 10);
 80015c0:	7afb      	ldrb	r3, [r7, #11]
 80015c2:	b299      	uxth	r1, r3
 80015c4:	7abb      	ldrb	r3, [r7, #10]
 80015c6:	b29b      	uxth	r3, r3
 80015c8:	220a      	movs	r2, #10
 80015ca:	9200      	str	r2, [sp, #0]
 80015cc:	687a      	ldr	r2, [r7, #4]
 80015ce:	68f8      	ldr	r0, [r7, #12]
 80015d0:	f002 fb4c 	bl	8003c6c <HAL_I2C_Master_Receive>
		LL_I2C_ClearFlag_STOP(i2c);

		I2C_CLEAR_CR2(i2c);

	#endif
}
 80015d4:	bf00      	nop
 80015d6:	3710      	adds	r7, #16
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}

080015dc <GetEncoderAngles>:


void GetEncoderAngles (InputsInfo_t *inputsInfo)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
	ui8 regAddr [2] = {ENCODER_ANGLE_REG_MB, ENCODER_ANGLE_REG_LB};
 80015e4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80015e8:	81bb      	strh	r3, [r7, #12]

	WriteI2C_Data(inputsInfo->i2c, ENCODER_I2C_ADDRES, regAddr, 2);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6918      	ldr	r0, [r3, #16]
 80015ee:	f107 020c 	add.w	r2, r7, #12
 80015f2:	2302      	movs	r3, #2
 80015f4:	2180      	movs	r1, #128	; 0x80
 80015f6:	f7ff ffc1 	bl	800157c <WriteI2C_Data>
	RequestI2C_Data(inputsInfo->i2c, ENCODER_I2C_ADDRES, inputsInfo->I2C_Buff, 2);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6918      	ldr	r0, [r3, #16]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f103 0208 	add.w	r2, r3, #8
 8001604:	2302      	movs	r3, #2
 8001606:	2180      	movs	r1, #128	; 0x80
 8001608:	f7ff ffd0 	bl	80015ac <RequestI2C_Data>

	inputsInfo->FE_CurrentAngle = (((ui16)inputsInfo->I2C_Buff[0] << 6) & 0x3FC0) | ((ui16)inputsInfo->I2C_Buff[1] & 0x00C0);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	7a1b      	ldrb	r3, [r3, #8]
 8001610:	019b      	lsls	r3, r3, #6
 8001612:	b21b      	sxth	r3, r3
 8001614:	f403 537f 	and.w	r3, r3, #16320	; 0x3fc0
 8001618:	b21a      	sxth	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7a5b      	ldrb	r3, [r3, #9]
 800161e:	b21b      	sxth	r3, r3
 8001620:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001624:	b21b      	sxth	r3, r3
 8001626:	4313      	orrs	r3, r2
 8001628:	b21b      	sxth	r3, r3
 800162a:	b29a      	uxth	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	815a      	strh	r2, [r3, #10]
}
 8001630:	bf00      	nop
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b08c      	sub	sp, #48	; 0x30
 800163c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800163e:	f107 031c 	add.w	r3, r7, #28
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	609a      	str	r2, [r3, #8]
 800164a:	60da      	str	r2, [r3, #12]
 800164c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800164e:	4b68      	ldr	r3, [pc, #416]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a67      	ldr	r2, [pc, #412]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b65      	ldr	r3, [pc, #404]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0304 	and.w	r3, r3, #4
 8001662:	61bb      	str	r3, [r7, #24]
 8001664:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	4b62      	ldr	r3, [pc, #392]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a61      	ldr	r2, [pc, #388]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b5f      	ldr	r3, [pc, #380]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0301 	and.w	r3, r3, #1
 800167a:	617b      	str	r3, [r7, #20]
 800167c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800167e:	4b5c      	ldr	r3, [pc, #368]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001682:	4a5b      	ldr	r2, [pc, #364]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001684:	f043 0302 	orr.w	r3, r3, #2
 8001688:	6313      	str	r3, [r2, #48]	; 0x30
 800168a:	4b59      	ldr	r3, [pc, #356]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001696:	4b56      	ldr	r3, [pc, #344]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a55      	ldr	r2, [pc, #340]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 800169c:	f043 0320 	orr.w	r3, r3, #32
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b53      	ldr	r3, [pc, #332]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0320 	and.w	r3, r3, #32
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80016ae:	4b50      	ldr	r3, [pc, #320]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	4a4f      	ldr	r2, [pc, #316]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016b4:	f043 0310 	orr.w	r3, r3, #16
 80016b8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ba:	4b4d      	ldr	r3, [pc, #308]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016be:	f003 0310 	and.w	r3, r3, #16
 80016c2:	60bb      	str	r3, [r7, #8]
 80016c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016c6:	4b4a      	ldr	r3, [pc, #296]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ca:	4a49      	ldr	r2, [pc, #292]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016cc:	f043 0308 	orr.w	r3, r3, #8
 80016d0:	6313      	str	r3, [r2, #48]	; 0x30
 80016d2:	4b47      	ldr	r3, [pc, #284]	; (80017f0 <MX_GPIO_Init+0x1b8>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	f003 0308 	and.w	r3, r3, #8
 80016da:	607b      	str	r3, [r7, #4]
 80016dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_Pin|BT_EN_Pin, GPIO_PIN_RESET);
 80016de:	2200      	movs	r2, #0
 80016e0:	f242 0101 	movw	r1, #8193	; 0x2001
 80016e4:	4843      	ldr	r0, [pc, #268]	; (80017f4 <MX_GPIO_Init+0x1bc>)
 80016e6:	f002 f8ff 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_RS_Pin|LCD_D7_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 80016ea:	2200      	movs	r2, #0
 80016ec:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80016f0:	4841      	ldr	r0, [pc, #260]	; (80017f8 <MX_GPIO_Init+0x1c0>)
 80016f2:	f002 f8f9 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_D6_Pin|LCD_D5_Pin, GPIO_PIN_RESET);
 80016f6:	2200      	movs	r2, #0
 80016f8:	f44f 6120 	mov.w	r1, #2560	; 0xa00
 80016fc:	483f      	ldr	r0, [pc, #252]	; (80017fc <MX_GPIO_Init+0x1c4>)
 80016fe:	f002 f8f3 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_BL_Pin|LCD_EN_Pin, GPIO_PIN_RESET);
 8001702:	2200      	movs	r2, #0
 8001704:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8001708:	483d      	ldr	r0, [pc, #244]	; (8001800 <MX_GPIO_Init+0x1c8>)
 800170a:	f002 f8ed 	bl	80038e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MENU_BTN_Pin|JOY_BTN_Pin;
 800170e:	f242 0302 	movw	r3, #8194	; 0x2002
 8001712:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001718:	2302      	movs	r3, #2
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800171c:	f107 031c 	add.w	r3, r7, #28
 8001720:	4619      	mov	r1, r3
 8001722:	4838      	ldr	r0, [pc, #224]	; (8001804 <MX_GPIO_Init+0x1cc>)
 8001724:	f001 ff1c 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Pin|BT_EN_Pin;
 8001728:	f242 0301 	movw	r3, #8193	; 0x2001
 800172c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800172e:	2301      	movs	r3, #1
 8001730:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001732:	2300      	movs	r3, #0
 8001734:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001736:	2300      	movs	r3, #0
 8001738:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173a:	f107 031c 	add.w	r3, r7, #28
 800173e:	4619      	mov	r1, r3
 8001740:	482c      	ldr	r0, [pc, #176]	; (80017f4 <MX_GPIO_Init+0x1bc>)
 8001742:	f001 ff0d 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_D7_Pin|LCD_D4_Pin;
 8001746:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800174a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800174c:	2301      	movs	r3, #1
 800174e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001750:	2302      	movs	r3, #2
 8001752:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001754:	2302      	movs	r3, #2
 8001756:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001758:	f107 031c 	add.w	r3, r7, #28
 800175c:	4619      	mov	r1, r3
 800175e:	4826      	ldr	r0, [pc, #152]	; (80017f8 <MX_GPIO_Init+0x1c0>)
 8001760:	f001 fefe 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_B_Pin;
 8001764:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001768:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800176a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800176e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001770:	2301      	movs	r3, #1
 8001772:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ENC_B_GPIO_Port, &GPIO_InitStruct);
 8001774:	f107 031c 	add.w	r3, r7, #28
 8001778:	4619      	mov	r1, r3
 800177a:	481f      	ldr	r0, [pc, #124]	; (80017f8 <MX_GPIO_Init+0x1c0>)
 800177c:	f001 fef0 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = LCD_D6_Pin|LCD_D5_Pin;
 8001780:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001784:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001786:	2301      	movs	r3, #1
 8001788:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800178a:	2302      	movs	r3, #2
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800178e:	2302      	movs	r3, #2
 8001790:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001792:	f107 031c 	add.w	r3, r7, #28
 8001796:	4619      	mov	r1, r3
 8001798:	4818      	ldr	r0, [pc, #96]	; (80017fc <MX_GPIO_Init+0x1c4>)
 800179a:	f001 fee1 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ENC_A_Pin;
 800179e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80017a4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80017a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017aa:	2301      	movs	r3, #1
 80017ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ENC_A_GPIO_Port, &GPIO_InitStruct);
 80017ae:	f107 031c 	add.w	r3, r7, #28
 80017b2:	4619      	mov	r1, r3
 80017b4:	4811      	ldr	r0, [pc, #68]	; (80017fc <MX_GPIO_Init+0x1c4>)
 80017b6:	f001 fed3 	bl	8003560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LCD_EN_Pin;
 80017ba:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80017be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c0:	2301      	movs	r3, #1
 80017c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80017c4:	2302      	movs	r3, #2
 80017c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c8:	2302      	movs	r3, #2
 80017ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017cc:	f107 031c 	add.w	r3, r7, #28
 80017d0:	4619      	mov	r1, r3
 80017d2:	480b      	ldr	r0, [pc, #44]	; (8001800 <MX_GPIO_Init+0x1c8>)
 80017d4:	f001 fec4 	bl	8003560 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2105      	movs	r1, #5
 80017dc:	2028      	movs	r0, #40	; 0x28
 80017de:	f001 fdf6 	bl	80033ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017e2:	2028      	movs	r0, #40	; 0x28
 80017e4:	f001 fe0f 	bl	8003406 <HAL_NVIC_EnableIRQ>

}
 80017e8:	bf00      	nop
 80017ea:	3730      	adds	r7, #48	; 0x30
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40023800 	.word	0x40023800
 80017f4:	40020400 	.word	0x40020400
 80017f8:	40021400 	.word	0x40021400
 80017fc:	40021000 	.word	0x40021000
 8001800:	40020c00 	.word	0x40020c00
 8001804:	40020800 	.word	0x40020800

08001808 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 800180c:	4b1b      	ldr	r3, [pc, #108]	; (800187c <MX_I2C4_Init+0x74>)
 800180e:	4a1c      	ldr	r2, [pc, #112]	; (8001880 <MX_I2C4_Init+0x78>)
 8001810:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00A01B56;
 8001812:	4b1a      	ldr	r3, [pc, #104]	; (800187c <MX_I2C4_Init+0x74>)
 8001814:	4a1b      	ldr	r2, [pc, #108]	; (8001884 <MX_I2C4_Init+0x7c>)
 8001816:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001818:	4b18      	ldr	r3, [pc, #96]	; (800187c <MX_I2C4_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800181e:	4b17      	ldr	r3, [pc, #92]	; (800187c <MX_I2C4_Init+0x74>)
 8001820:	2201      	movs	r2, #1
 8001822:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001824:	4b15      	ldr	r3, [pc, #84]	; (800187c <MX_I2C4_Init+0x74>)
 8001826:	2200      	movs	r2, #0
 8001828:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 800182a:	4b14      	ldr	r3, [pc, #80]	; (800187c <MX_I2C4_Init+0x74>)
 800182c:	2200      	movs	r2, #0
 800182e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001830:	4b12      	ldr	r3, [pc, #72]	; (800187c <MX_I2C4_Init+0x74>)
 8001832:	2200      	movs	r2, #0
 8001834:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001836:	4b11      	ldr	r3, [pc, #68]	; (800187c <MX_I2C4_Init+0x74>)
 8001838:	2200      	movs	r2, #0
 800183a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800183c:	4b0f      	ldr	r3, [pc, #60]	; (800187c <MX_I2C4_Init+0x74>)
 800183e:	2200      	movs	r2, #0
 8001840:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001842:	480e      	ldr	r0, [pc, #56]	; (800187c <MX_I2C4_Init+0x74>)
 8001844:	f002 f88e 	bl	8003964 <HAL_I2C_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 800184e:	f000 fb67 	bl	8001f20 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001852:	2100      	movs	r1, #0
 8001854:	4809      	ldr	r0, [pc, #36]	; (800187c <MX_I2C4_Init+0x74>)
 8001856:	f002 fd77 	bl	8004348 <HAL_I2CEx_ConfigAnalogFilter>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001860:	f000 fb5e 	bl	8001f20 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001864:	2100      	movs	r1, #0
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <MX_I2C4_Init+0x74>)
 8001868:	f002 fdb9 	bl	80043de <HAL_I2CEx_ConfigDigitalFilter>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	d001      	beq.n	8001876 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001872:	f000 fb55 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8001876:	bf00      	nop
 8001878:	bd80      	pop	{r7, pc}
 800187a:	bf00      	nop
 800187c:	200003d4 	.word	0x200003d4
 8001880:	40006000 	.word	0x40006000
 8001884:	00a01b56 	.word	0x00a01b56

08001888 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b0ae      	sub	sp, #184	; 0xb8
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80018a0:	f107 0314 	add.w	r3, r7, #20
 80018a4:	2290      	movs	r2, #144	; 0x90
 80018a6:	2100      	movs	r1, #0
 80018a8:	4618      	mov	r0, r3
 80018aa:	f007 fc8d 	bl	80091c8 <memset>
  if(i2cHandle->Instance==I2C4)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a22      	ldr	r2, [pc, #136]	; (800193c <HAL_I2C_MspInit+0xb4>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d13d      	bne.n	8001934 <HAL_I2C_MspInit+0xac>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 80018b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018bc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80018be:	2300      	movs	r3, #0
 80018c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	4618      	mov	r0, r3
 80018ca:	f003 fab9 	bl	8004e40 <HAL_RCCEx_PeriphCLKConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80018d4:	f000 fb24 	bl	8001f20 <Error_Handler>
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018d8:	4b19      	ldr	r3, [pc, #100]	; (8001940 <HAL_I2C_MspInit+0xb8>)
 80018da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018dc:	4a18      	ldr	r2, [pc, #96]	; (8001940 <HAL_I2C_MspInit+0xb8>)
 80018de:	f043 0308 	orr.w	r3, r3, #8
 80018e2:	6313      	str	r3, [r2, #48]	; 0x30
 80018e4:	4b16      	ldr	r3, [pc, #88]	; (8001940 <HAL_I2C_MspInit+0xb8>)
 80018e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e8:	f003 0308 	and.w	r3, r3, #8
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration
    PD12     ------> I2C4_SCL
    PD13     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80018f0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80018f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f8:	2312      	movs	r3, #18
 80018fa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 800190a:	2304      	movs	r3, #4
 800190c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001910:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001914:	4619      	mov	r1, r3
 8001916:	480b      	ldr	r0, [pc, #44]	; (8001944 <HAL_I2C_MspInit+0xbc>)
 8001918:	f001 fe22 	bl	8003560 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 800191c:	4b08      	ldr	r3, [pc, #32]	; (8001940 <HAL_I2C_MspInit+0xb8>)
 800191e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001920:	4a07      	ldr	r2, [pc, #28]	; (8001940 <HAL_I2C_MspInit+0xb8>)
 8001922:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001926:	6413      	str	r3, [r2, #64]	; 0x40
 8001928:	4b05      	ldr	r3, [pc, #20]	; (8001940 <HAL_I2C_MspInit+0xb8>)
 800192a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800192c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001934:	bf00      	nop
 8001936:	37b8      	adds	r7, #184	; 0xb8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40006000 	.word	0x40006000
 8001940:	40023800 	.word	0x40023800
 8001944:	40020c00 	.word	0x40020c00

08001948 <AverageInit>:
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	460b      	mov	r3, r1
 8001952:	70fb      	strb	r3, [r7, #3]
	averageValue->_factor = factor;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	78fa      	ldrb	r2, [r7, #3]
 8001958:	719a      	strb	r2, [r3, #6]
	averageValue->avgBuff = 0;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
	averageValue->avgRes = 0;
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	2200      	movs	r2, #0
 8001964:	809a      	strh	r2, [r3, #4]
}
 8001966:	bf00      	nop
 8001968:	370c      	adds	r7, #12
 800196a:	46bd      	mov	sp, r7
 800196c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001970:	4770      	bx	lr
 8001972:	0000      	movs	r0, r0
 8001974:	0000      	movs	r0, r0
	...

08001978 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800197e:	f000 fee8 	bl	8002752 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001982:	f000 fa5f 	bl	8001e44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001986:	f7ff fe57 	bl	8001638 <MX_GPIO_Init>
  MX_ADC1_Init();
 800198a:	f7ff fa53 	bl	8000e34 <MX_ADC1_Init>
  MX_TIM2_Init();
 800198e:	f000 fd23 	bl	80023d8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001992:	f000 fd93 	bl	80024bc <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001996:	f000 fdc1 	bl	800251c <MX_USART2_UART_Init>
  MX_I2C4_Init();
 800199a:	f7ff ff35 	bl	8001808 <MX_I2C4_Init>
  /* USER CODE BEGIN 2 */

  	begin(16, 2);  // LCD Init
 800199e:	2102      	movs	r1, #2
 80019a0:	2010      	movs	r0, #16
 80019a2:	f7ff f81b 	bl	80009dc <begin>
  	WRITE_PIN(LCD_BL_GPIO_Port, LCD_BL_Pin, 1);  // LCD Backlight ON
 80019a6:	2201      	movs	r2, #1
 80019a8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ac:	48b0      	ldr	r0, [pc, #704]	; (8001c70 <main+0x2f8>)
 80019ae:	f001 ff9b 	bl	80038e8 <HAL_GPIO_WritePin>

  	InitADC(&InputsInfo, JOYSTICK_ADC);
 80019b2:	49b0      	ldr	r1, [pc, #704]	; (8001c74 <main+0x2fc>)
 80019b4:	48b0      	ldr	r0, [pc, #704]	; (8001c78 <main+0x300>)
 80019b6:	f7ff fd55 	bl	8001464 <InitADC>
  	InitI2C(&InputsInfo, ENCODER_I2C);
 80019ba:	49b0      	ldr	r1, [pc, #704]	; (8001c7c <main+0x304>)
 80019bc:	48ae      	ldr	r0, [pc, #696]	; (8001c78 <main+0x300>)
 80019be:	f7ff fdcf 	bl	8001560 <InitI2C>


  	/*  - - - - - - - - SBGC Hardware-Software Init - - - - - - - - - */

  	/* Driver Init */
  	SBGC_1.Drv = malloc(sizeof(Driver_t));
 80019c2:	f44f 7006 	mov.w	r0, #536	; 0x218
 80019c6:	f007 fbe9 	bl	800919c <malloc>
 80019ca:	4603      	mov	r3, r0
 80019cc:	461a      	mov	r2, r3
 80019ce:	4bac      	ldr	r3, [pc, #688]	; (8001c80 <main+0x308>)
 80019d0:	601a      	str	r2, [r3, #0]
  	DriverInit(SBGC_1.Drv, SBGC_SERIAL_PORT, INTERNAL_MAIN_TIMER);
 80019d2:	4bab      	ldr	r3, [pc, #684]	; (8001c80 <main+0x308>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4aab      	ldr	r2, [pc, #684]	; (8001c84 <main+0x30c>)
 80019d8:	49ab      	ldr	r1, [pc, #684]	; (8001c88 <main+0x310>)
 80019da:	4618      	mov	r0, r3
 80019dc:	f005 fc22 	bl	8007224 <DriverInit>

  	/* SimpleBGC32 Init */
  	SBGC32_DefaultInit(&SBGC_1, UartTransmitData, UartReceiveByte, GetAvailableBytes,
 80019e0:	2324      	movs	r3, #36	; 0x24
 80019e2:	9302      	str	r3, [sp, #8]
 80019e4:	4ba9      	ldr	r3, [pc, #676]	; (8001c8c <main+0x314>)
 80019e6:	9301      	str	r3, [sp, #4]
 80019e8:	4ba9      	ldr	r3, [pc, #676]	; (8001c90 <main+0x318>)
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	4ba9      	ldr	r3, [pc, #676]	; (8001c94 <main+0x31c>)
 80019ee:	4aaa      	ldr	r2, [pc, #680]	; (8001c98 <main+0x320>)
 80019f0:	49aa      	ldr	r1, [pc, #680]	; (8001c9c <main+0x324>)
 80019f2:	48a3      	ldr	r0, [pc, #652]	; (8001c80 <main+0x308>)
 80019f4:	f006 fd32 	bl	800845c <SBGC32_DefaultInit>
		DELAY_MS(BLUETOOTH_CONNECT_WAITING * 1000);

	#endif


  	Control.controlMode[ROLL] = CtrlM_MODE_ANGLE;
 80019f8:	4ba9      	ldr	r3, [pc, #676]	; (8001ca0 <main+0x328>)
 80019fa:	2202      	movs	r2, #2
 80019fc:	701a      	strb	r2, [r3, #0]
  	Control.controlMode[PITCH] = CtrlM_MODE_ANGLE;
 80019fe:	4ba8      	ldr	r3, [pc, #672]	; (8001ca0 <main+0x328>)
 8001a00:	2202      	movs	r2, #2
 8001a02:	705a      	strb	r2, [r3, #1]
  	Control.controlMode[YAW] = CtrlM_MODE_ANGLE;
 8001a04:	4ba6      	ldr	r3, [pc, #664]	; (8001ca0 <main+0x328>)
 8001a06:	2202      	movs	r2, #2
 8001a08:	709a      	strb	r2, [r3, #2]

	Control.AxisC[ROLL].angle = 0;
 8001a0a:	4ba5      	ldr	r3, [pc, #660]	; (8001ca0 <main+0x328>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	715a      	strb	r2, [r3, #5]
 8001a10:	2200      	movs	r2, #0
 8001a12:	719a      	strb	r2, [r3, #6]
	Control.AxisC[PITCH].angle = 0;
 8001a14:	4ba2      	ldr	r3, [pc, #648]	; (8001ca0 <main+0x328>)
 8001a16:	2200      	movs	r2, #0
 8001a18:	725a      	strb	r2, [r3, #9]
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	729a      	strb	r2, [r3, #10]

	Control.AxisC[ROLL].speed = 0;
 8001a1e:	4ba0      	ldr	r3, [pc, #640]	; (8001ca0 <main+0x328>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	70da      	strb	r2, [r3, #3]
 8001a24:	2200      	movs	r2, #0
 8001a26:	711a      	strb	r2, [r3, #4]
	Control.AxisC[PITCH].speed = 0;
 8001a28:	4b9d      	ldr	r3, [pc, #628]	; (8001ca0 <main+0x328>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	71da      	strb	r2, [r3, #7]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	721a      	strb	r2, [r3, #8]
	Control.AxisC[YAW].speed = 0;
 8001a32:	4b9b      	ldr	r3, [pc, #620]	; (8001ca0 <main+0x328>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	72da      	strb	r2, [r3, #11]
 8001a38:	2200      	movs	r2, #0
 8001a3a:	731a      	strb	r2, [r3, #12]

	#ifdef FLYWHEEL_CONTROL

		GetEncoderAngles(&InputsInfo);
 8001a3c:	488e      	ldr	r0, [pc, #568]	; (8001c78 <main+0x300>)
 8001a3e:	f7ff fdcd 	bl	80015dc <GetEncoderAngles>
		InputsInfo.FE_OldAngle = InputsInfo.FE_CurrentAngle;
 8001a42:	4b8d      	ldr	r3, [pc, #564]	; (8001c78 <main+0x300>)
 8001a44:	895a      	ldrh	r2, [r3, #10]
 8001a46:	4b8c      	ldr	r3, [pc, #560]	; (8001c78 <main+0x300>)
 8001a48:	819a      	strh	r2, [r3, #12]

	#endif

	ControlConfig.flags = RTCCF_CONTROL_CONFIG_FLAG_NO_CONFIRM;
 8001a4a:	4b96      	ldr	r3, [pc, #600]	; (8001ca4 <main+0x32c>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f042 0201 	orr.w	r2, r2, #1
 8001a52:	775a      	strb	r2, [r3, #29]
 8001a54:	2200      	movs	r2, #0
 8001a56:	779a      	strb	r2, [r3, #30]

	AverageInit(&LCD_RemoteGeneral.TargetErrorAverage, TARGET_LOW_PASS_FACTOR);
 8001a58:	2106      	movs	r1, #6
 8001a5a:	4893      	ldr	r0, [pc, #588]	; (8001ca8 <main+0x330>)
 8001a5c:	f7ff ff74 	bl	8001948 <AverageInit>
	AverageInit(&LCD_RemoteGeneral.JoystickAverage[0], JOY_LOW_PASS_FACTOR);
 8001a60:	210b      	movs	r1, #11
 8001a62:	4892      	ldr	r0, [pc, #584]	; (8001cac <main+0x334>)
 8001a64:	f7ff ff70 	bl	8001948 <AverageInit>
	AverageInit(&LCD_RemoteGeneral.JoystickAverage[1], JOY_LOW_PASS_FACTOR);
 8001a68:	210b      	movs	r1, #11
 8001a6a:	4891      	ldr	r0, [pc, #580]	; (8001cb0 <main+0x338>)
 8001a6c:	f7ff ff6c 	bl	8001948 <AverageInit>

	LCD_RemoteGeneral.adjVarQuan = countof(AdjVarsGeneral);
 8001a70:	4b8e      	ldr	r3, [pc, #568]	; (8001cac <main+0x334>)
 8001a72:	2208      	movs	r2, #8
 8001a74:	775a      	strb	r2, [r3, #29]
	LCD_RemoteGeneral.currentAdjVarIndex = 0;
 8001a76:	4b8d      	ldr	r3, [pc, #564]	; (8001cac <main+0x334>)
 8001a78:	2200      	movs	r2, #0
 8001a7a:	771a      	strb	r2, [r3, #28]

	LCD_RemoteGeneral.currentTimeMs = 0;
 8001a7c:	4b8b      	ldr	r3, [pc, #556]	; (8001cac <main+0x334>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	621a      	str	r2, [r3, #32]
	LCD_RemoteGeneral.rtReqCmdTimeMs = 0;
 8001a82:	4b8a      	ldr	r3, [pc, #552]	; (8001cac <main+0x334>)
 8001a84:	2200      	movs	r2, #0
 8001a86:	629a      	str	r2, [r3, #40]	; 0x28

	LCD_RemoteGeneral.connectFlag = 0;
 8001a88:	4b88      	ldr	r3, [pc, #544]	; (8001cac <main+0x334>)
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	LCD_RemoteGeneral.currentPage = 0;
 8001a90:	4b86      	ldr	r3, [pc, #536]	; (8001cac <main+0x334>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	LCD_RemoteGeneral.updateDisplayFlagEnable = DISPLAY_UPDATE_ENABLED;
 8001a98:	4b84      	ldr	r3, [pc, #528]	; (8001cac <main+0x334>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

	LCD_RemoteGeneral.motorsCurrentState = MOTORS_ON;
 8001aa0:	4b82      	ldr	r3, [pc, #520]	; (8001cac <main+0x334>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40


	/*  - - - - - - - - - Initializing commands - - - - - - - - - - - */

	SBGC32_ControlConfig(&SBGC_1, &ControlConfig, &Confirm);
 8001aa8:	4a82      	ldr	r2, [pc, #520]	; (8001cb4 <main+0x33c>)
 8001aaa:	497e      	ldr	r1, [pc, #504]	; (8001ca4 <main+0x32c>)
 8001aac:	4874      	ldr	r0, [pc, #464]	; (8001c80 <main+0x308>)
 8001aae:	f007 fa21 	bl	8008ef4 <SBGC32_ControlConfig>

	SBGC32_GetAnglesExt(&SBGC_1, &GetAnglesExt);
 8001ab2:	4981      	ldr	r1, [pc, #516]	; (8001cb8 <main+0x340>)
 8001ab4:	4872      	ldr	r0, [pc, #456]	; (8001c80 <main+0x308>)
 8001ab6:	f007 fab7 	bl	8009028 <SBGC32_GetAnglesExt>
	Control.AxisC[YAW].angle = (i16)GetAnglesExt.AxisGAE[AXIS_Z].frameCamAngle;
 8001aba:	4b7f      	ldr	r3, [pc, #508]	; (8001cb8 <main+0x340>)
 8001abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001abe:	b21a      	sxth	r2, r3
 8001ac0:	4b77      	ldr	r3, [pc, #476]	; (8001ca0 <main+0x328>)
 8001ac2:	f8a3 200d 	strh.w	r2, [r3, #13]
	  	/* ‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾‾ */
		/*                     Start Worker Cycle                     */
		/* __________________________________________________________ */

	  	/* Getting current time */
	  	LCD_RemoteGeneral.currentTimeMs = SBGC_1.GetTimeFunc(SBGC_1.Drv);
 8001ac6:	4b6e      	ldr	r3, [pc, #440]	; (8001c80 <main+0x308>)
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	4a6d      	ldr	r2, [pc, #436]	; (8001c80 <main+0x308>)
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	4610      	mov	r0, r2
 8001ad0:	4798      	blx	r3
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	4a75      	ldr	r2, [pc, #468]	; (8001cac <main+0x334>)
 8001ad6:	6213      	str	r3, [r2, #32]

	  	/*  - - - - - - - - - Controllers Handler - - - - - - - - - - */

	  	if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.controlPause > MOTORS_ON_CONTROL_PAUSE) &&
 8001ad8:	4b74      	ldr	r3, [pc, #464]	; (8001cac <main+0x334>)
 8001ada:	6a1a      	ldr	r2, [r3, #32]
 8001adc:	4b73      	ldr	r3, [pc, #460]	; (8001cac <main+0x334>)
 8001ade:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001ae6:	4293      	cmp	r3, r2
 8001ae8:	d948      	bls.n	8001b7c <main+0x204>
	  		(LCD_RemoteGeneral.motorsCurrentState == MOTORS_ON))
 8001aea:	4b70      	ldr	r3, [pc, #448]	; (8001cac <main+0x334>)
 8001aec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
	  	if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.controlPause > MOTORS_ON_CONTROL_PAUSE) &&
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d143      	bne.n	8001b7c <main+0x204>
	  	{
			#ifdef FLYWHEEL_CONTROL

				GetEncoderAngles(&InputsInfo);
 8001af4:	4860      	ldr	r0, [pc, #384]	; (8001c78 <main+0x300>)
 8001af6:	f7ff fd71 	bl	80015dc <GetEncoderAngles>

				InputsInfo.deltaFW = InputsInfo.FE_CurrentAngle - InputsInfo.FE_OldAngle;
 8001afa:	4b5f      	ldr	r3, [pc, #380]	; (8001c78 <main+0x300>)
 8001afc:	895a      	ldrh	r2, [r3, #10]
 8001afe:	4b5e      	ldr	r3, [pc, #376]	; (8001c78 <main+0x300>)
 8001b00:	899b      	ldrh	r3, [r3, #12]
 8001b02:	1ad3      	subs	r3, r2, r3
 8001b04:	b29b      	uxth	r3, r3
 8001b06:	b21a      	sxth	r2, r3
 8001b08:	4b5b      	ldr	r3, [pc, #364]	; (8001c78 <main+0x300>)
 8001b0a:	81da      	strh	r2, [r3, #14]

				if (abs(InputsInfo.deltaFW) > FLYWHEEL_ERROR)
 8001b0c:	4b5a      	ldr	r3, [pc, #360]	; (8001c78 <main+0x300>)
 8001b0e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	bfb8      	it	lt
 8001b16:	425b      	neglt	r3, r3
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d92e      	bls.n	8001b7c <main+0x204>
				{
					if (abs(InputsInfo.deltaFW) < 2048)
 8001b1e:	4b56      	ldr	r3, [pc, #344]	; (8001c78 <main+0x300>)
 8001b20:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	bfb8      	it	lt
 8001b28:	425b      	neglt	r3, r3
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b30:	d21c      	bcs.n	8001b6c <main+0x1f4>
						Control.AxisC[YAW].angle += InputsInfo.deltaFW * FLYWHEEL_SENSITIVITY;
 8001b32:	4b5b      	ldr	r3, [pc, #364]	; (8001ca0 <main+0x328>)
 8001b34:	f9b3 300d 	ldrsh.w	r3, [r3, #13]
 8001b38:	b21b      	sxth	r3, r3
 8001b3a:	ee07 3a90 	vmov	s15, r3
 8001b3e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001b42:	4b4d      	ldr	r3, [pc, #308]	; (8001c78 <main+0x300>)
 8001b44:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001b48:	ee07 3a90 	vmov	s15, r3
 8001b4c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001b50:	ed9f 5b45 	vldr	d5, [pc, #276]	; 8001c68 <main+0x2f0>
 8001b54:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001b58:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001b5c:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001b60:	ee17 3a90 	vmov	r3, s15
 8001b64:	b21a      	sxth	r2, r3
 8001b66:	4b4e      	ldr	r3, [pc, #312]	; (8001ca0 <main+0x328>)
 8001b68:	f8a3 200d 	strh.w	r2, [r3, #13]

					InputsInfo.FE_OldAngle = InputsInfo.FE_CurrentAngle;
 8001b6c:	4b42      	ldr	r3, [pc, #264]	; (8001c78 <main+0x300>)
 8001b6e:	895a      	ldrh	r2, [r3, #10]
 8001b70:	4b41      	ldr	r3, [pc, #260]	; (8001c78 <main+0x300>)
 8001b72:	819a      	strh	r2, [r3, #12]
					SBGC32_Control(&SBGC_1, &Control);
 8001b74:	494a      	ldr	r1, [pc, #296]	; (8001ca0 <main+0x328>)
 8001b76:	4842      	ldr	r0, [pc, #264]	; (8001c80 <main+0x308>)
 8001b78:	f007 f988 	bl	8008e8c <SBGC32_Control>
			#endif
	  	}

	  	/* - - - - - - - - - - Knob Encoder Handler - - - - - - - - - */

		if (InputsInfo.KE_CurrentValue != 0)
 8001b7c:	4b3e      	ldr	r3, [pc, #248]	; (8001c78 <main+0x300>)
 8001b7e:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d02e      	beq.n	8001be4 <main+0x26c>
		{
			EditAdjVarValue(&AdjVarsGeneral[LCD_RemoteGeneral.currentAdjVarIndex],
 8001b86:	4b49      	ldr	r3, [pc, #292]	; (8001cac <main+0x334>)
 8001b88:	7f1b      	ldrb	r3, [r3, #28]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	005b      	lsls	r3, r3, #1
 8001b90:	4413      	add	r3, r2
 8001b92:	011b      	lsls	r3, r3, #4
 8001b94:	4a49      	ldr	r2, [pc, #292]	; (8001cbc <main+0x344>)
 8001b96:	441a      	add	r2, r3
						   (AdjVarsGeneral[LCD_RemoteGeneral.currentAdjVarIndex].value + (InputsInfo.KE_CurrentValue * ADJ_VAR_STEP)));
 8001b98:	4b44      	ldr	r3, [pc, #272]	; (8001cac <main+0x334>)
 8001b9a:	7f1b      	ldrb	r3, [r3, #28]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	4947      	ldr	r1, [pc, #284]	; (8001cbc <main+0x344>)
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	005b      	lsls	r3, r3, #1
 8001ba4:	4403      	add	r3, r0
 8001ba6:	011b      	lsls	r3, r3, #4
 8001ba8:	440b      	add	r3, r1
 8001baa:	3328      	adds	r3, #40	; 0x28
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	ee07 3a90 	vmov	s15, r3
 8001bb2:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001bb6:	4b30      	ldr	r3, [pc, #192]	; (8001c78 <main+0x300>)
 8001bb8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 8001bbc:	ee07 3a90 	vmov	s15, r3
 8001bc0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001bc4:	ee36 7b07 	vadd.f64	d7, d6, d7
			EditAdjVarValue(&AdjVarsGeneral[LCD_RemoteGeneral.currentAdjVarIndex],
 8001bc8:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001bcc:	ee17 1a90 	vmov	r1, s15
 8001bd0:	4610      	mov	r0, r2
 8001bd2:	f005 fd29 	bl	8007628 <EditAdjVarValue>

			InputsInfo.KE_CurrentValue = 0;
 8001bd6:	4b28      	ldr	r3, [pc, #160]	; (8001c78 <main+0x300>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	751a      	strb	r2, [r3, #20]

			LCD_RemoteGeneral.updateDisplayFlag = DISPLAY_NOT_UPDATED;
 8001bdc:	4b33      	ldr	r3, [pc, #204]	; (8001cac <main+0x334>)
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f


	  	/* - - - - - - - - - - - Menu Handler - - - - - - - - - - - - */

	  	/* Process navigation */
	  	if (DebounceNavigationButton(&LCD_RemoteGeneral, ReadNavigationButtonState(&InputsInfo)))
 8001be4:	4824      	ldr	r0, [pc, #144]	; (8001c78 <main+0x300>)
 8001be6:	f7ff fae3 	bl	80011b0 <ReadNavigationButtonState>
 8001bea:	4603      	mov	r3, r0
 8001bec:	4619      	mov	r1, r3
 8001bee:	482f      	ldr	r0, [pc, #188]	; (8001cac <main+0x334>)
 8001bf0:	f7ff faae 	bl	8001150 <DebounceNavigationButton>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	f000 80a5 	beq.w	8001d46 <main+0x3ce>
	  	{
	  		switch (LCD_RemoteGeneral.NavButton.triggerState)
 8001bfc:	4b2b      	ldr	r3, [pc, #172]	; (8001cac <main+0x334>)
 8001bfe:	7edb      	ldrb	r3, [r3, #27]
 8001c00:	3b01      	subs	r3, #1
 8001c02:	2b05      	cmp	r3, #5
 8001c04:	f200 8098 	bhi.w	8001d38 <main+0x3c0>
 8001c08:	a201      	add	r2, pc, #4	; (adr r2, 8001c10 <main+0x298>)
 8001c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0e:	bf00      	nop
 8001c10:	08001c29 	.word	0x08001c29
 8001c14:	08001cc1 	.word	0x08001cc1
 8001c18:	08001cd7 	.word	0x08001cd7
 8001c1c:	08001c45 	.word	0x08001c45
 8001c20:	08001ced 	.word	0x08001ced
 8001c24:	08001d29 	.word	0x08001d29
	  		{
	  			case NAV_BTN_RIGHT :
	  				LCD_RemoteGeneral.currentAdjVarIndex =
	  						(LCD_RemoteGeneral.currentAdjVarIndex + 1) % LCD_RemoteGeneral.adjVarQuan;
 8001c28:	4b20      	ldr	r3, [pc, #128]	; (8001cac <main+0x334>)
 8001c2a:	7f1b      	ldrb	r3, [r3, #28]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	4a1f      	ldr	r2, [pc, #124]	; (8001cac <main+0x334>)
 8001c30:	7f52      	ldrb	r2, [r2, #29]
 8001c32:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c36:	fb01 f202 	mul.w	r2, r1, r2
 8001c3a:	1a9b      	subs	r3, r3, r2
	  				LCD_RemoteGeneral.currentAdjVarIndex =
 8001c3c:	b2da      	uxtb	r2, r3
 8001c3e:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <main+0x334>)
 8001c40:	771a      	strb	r2, [r3, #28]
	  				break;
 8001c42:	e07c      	b.n	8001d3e <main+0x3c6>

	  			case NAV_BTN_LEFT :  /* Select prev adj. var */
	  				LCD_RemoteGeneral.currentAdjVarIndex =
	  						(LCD_RemoteGeneral.currentAdjVarIndex + (LCD_RemoteGeneral.adjVarQuan - 1)) % LCD_RemoteGeneral.adjVarQuan;
 8001c44:	4b19      	ldr	r3, [pc, #100]	; (8001cac <main+0x334>)
 8001c46:	7f1b      	ldrb	r3, [r3, #28]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b18      	ldr	r3, [pc, #96]	; (8001cac <main+0x334>)
 8001c4c:	7f5b      	ldrb	r3, [r3, #29]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	4413      	add	r3, r2
 8001c52:	4a16      	ldr	r2, [pc, #88]	; (8001cac <main+0x334>)
 8001c54:	7f52      	ldrb	r2, [r2, #29]
 8001c56:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c5a:	fb01 f202 	mul.w	r2, r1, r2
 8001c5e:	1a9b      	subs	r3, r3, r2
	  				LCD_RemoteGeneral.currentAdjVarIndex =
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	4b12      	ldr	r3, [pc, #72]	; (8001cac <main+0x334>)
 8001c64:	771a      	strb	r2, [r3, #28]
	  				break;
 8001c66:	e06a      	b.n	8001d3e <main+0x3c6>
 8001c68:	9999999a 	.word	0x9999999a
 8001c6c:	3fa99999 	.word	0x3fa99999
 8001c70:	40020c00 	.word	0x40020c00
 8001c74:	2000038c 	.word	0x2000038c
 8001c78:	20000594 	.word	0x20000594
 8001c7c:	200003d4 	.word	0x200003d4
 8001c80:	20000420 	.word	0x20000420
 8001c84:	200005b0 	.word	0x200005b0
 8001c88:	200005fc 	.word	0x200005fc
 8001c8c:	080072af 	.word	0x080072af
 8001c90:	08007605 	.word	0x08007605
 8001c94:	0800745b 	.word	0x0800745b
 8001c98:	080074bb 	.word	0x080074bb
 8001c9c:	080072ed 	.word	0x080072ed
 8001ca0:	20000454 	.word	0x20000454
 8001ca4:	20000464 	.word	0x20000464
 8001ca8:	2000055c 	.word	0x2000055c
 8001cac:	2000054c 	.word	0x2000054c
 8001cb0:	20000554 	.word	0x20000554
 8001cb4:	20000544 	.word	0x20000544
 8001cb8:	2000050c 	.word	0x2000050c
 8001cbc:	20000000 	.word	0x20000000

	  			case NAV_BTN_UP :  /* Select next page */
	  				LCD_RemoteGeneral.currentPage++;
 8001cc0:	4b59      	ldr	r3, [pc, #356]	; (8001e28 <main+0x4b0>)
 8001cc2:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	3301      	adds	r3, #1
 8001cca:	b2db      	uxtb	r3, r3
 8001ccc:	b25a      	sxtb	r2, r3
 8001cce:	4b56      	ldr	r3, [pc, #344]	; (8001e28 <main+0x4b0>)
 8001cd0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	  				break;
 8001cd4:	e033      	b.n	8001d3e <main+0x3c6>

	  			case NAV_BTN_DOWN :  /* Select prev page */
	  				LCD_RemoteGeneral.currentPage--;
 8001cd6:	4b54      	ldr	r3, [pc, #336]	; (8001e28 <main+0x4b0>)
 8001cd8:	f993 3035 	ldrsb.w	r3, [r3, #53]	; 0x35
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	b25a      	sxtb	r2, r3
 8001ce4:	4b50      	ldr	r3, [pc, #320]	; (8001e28 <main+0x4b0>)
 8001ce6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	  				break;
 8001cea:	e028      	b.n	8001d3e <main+0x3c6>

	  			case NAV_BTN_SELECT:  /* Turn motors ON/OFF */
	  				if (SBGC32_ExecuteMenu(&SBGC_1, MENU_CMD_MOTOR_TOGGLE, &Confirm) == TX_RX_OK)
 8001cec:	4a4f      	ldr	r2, [pc, #316]	; (8001e2c <main+0x4b4>)
 8001cee:	210a      	movs	r1, #10
 8001cf0:	484f      	ldr	r0, [pc, #316]	; (8001e30 <main+0x4b8>)
 8001cf2:	f007 f9dd 	bl	80090b0 <SBGC32_ExecuteMenu>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d11f      	bne.n	8001d3c <main+0x3c4>
	  				{
	  					LCD_RemoteGeneral.motorsCurrentState = (LCD_RemoteGeneral.motorsCurrentState == MOTORS_ON) ? MOTORS_OFF : MOTORS_ON;
 8001cfc:	4b4a      	ldr	r3, [pc, #296]	; (8001e28 <main+0x4b0>)
 8001cfe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	bf0c      	ite	eq
 8001d06:	2301      	moveq	r3, #1
 8001d08:	2300      	movne	r3, #0
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	461a      	mov	r2, r3
 8001d0e:	4b46      	ldr	r3, [pc, #280]	; (8001e28 <main+0x4b0>)
 8001d10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	  					if (LCD_RemoteGeneral.motorsCurrentState == MOTORS_ON)
 8001d14:	4b44      	ldr	r3, [pc, #272]	; (8001e28 <main+0x4b0>)
 8001d16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10e      	bne.n	8001d3c <main+0x3c4>
	  						LCD_RemoteGeneral.controlPause = LCD_RemoteGeneral.currentTimeMs;
 8001d1e:	4b42      	ldr	r3, [pc, #264]	; (8001e28 <main+0x4b0>)
 8001d20:	6a1b      	ldr	r3, [r3, #32]
 8001d22:	4a41      	ldr	r2, [pc, #260]	; (8001e28 <main+0x4b0>)
 8001d24:	6453      	str	r3, [r2, #68]	; 0x44
	  				}
	  				break;
 8001d26:	e009      	b.n	8001d3c <main+0x3c4>

	  			case NAV_BTN_ENCODER_SELECT:
	  				SBGC32_SaveAdjVarsToEEPROM(&SBGC_1, AdjVarsGeneral, LCD_RemoteGeneral.adjVarQuan, &Confirm);
 8001d28:	4b3f      	ldr	r3, [pc, #252]	; (8001e28 <main+0x4b0>)
 8001d2a:	7f5a      	ldrb	r2, [r3, #29]
 8001d2c:	4b3f      	ldr	r3, [pc, #252]	; (8001e2c <main+0x4b4>)
 8001d2e:	4941      	ldr	r1, [pc, #260]	; (8001e34 <main+0x4bc>)
 8001d30:	483f      	ldr	r0, [pc, #252]	; (8001e30 <main+0x4b8>)
 8001d32:	f005 fe99 	bl	8007a68 <SBGC32_SaveAdjVarsToEEPROM>
	  				break;
 8001d36:	e002      	b.n	8001d3e <main+0x3c6>

	  			default:
	  				break;
 8001d38:	bf00      	nop
 8001d3a:	e000      	b.n	8001d3e <main+0x3c6>
	  				break;
 8001d3c:	bf00      	nop
	  		}

	  		/* Update display immediately to reduce lag */
	  		LCD_RemoteGeneral.updateDisplayFlag = DISPLAY_NOT_UPDATED;
 8001d3e:	4b3a      	ldr	r3, [pc, #232]	; (8001e28 <main+0x4b0>)
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
	  	}

	  	/*  - - - - - - - - - - Buttons Handling - - - - - - - - - - */
	  	/* Menu Button */
		if (ReadButtonState(MENU_BTN_PORT, MENU_BTN_PIN))
 8001d46:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d4a:	483b      	ldr	r0, [pc, #236]	; (8001e38 <main+0x4c0>)
 8001d4c:	f7ff fbd5 	bl	80014fa <ReadButtonState>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d01e      	beq.n	8001d94 <main+0x41c>
		{
			if (InputsInfo.menuBtn == BTN_RELEASED)
 8001d56:	4b39      	ldr	r3, [pc, #228]	; (8001e3c <main+0x4c4>)
 8001d58:	7d5b      	ldrb	r3, [r3, #21]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d106      	bne.n	8001d6c <main+0x3f4>
			{
				LCD_RemoteGeneral.btnTimeMs = LCD_RemoteGeneral.currentTimeMs;
 8001d5e:	4b32      	ldr	r3, [pc, #200]	; (8001e28 <main+0x4b0>)
 8001d60:	6a1b      	ldr	r3, [r3, #32]
 8001d62:	4a31      	ldr	r2, [pc, #196]	; (8001e28 <main+0x4b0>)
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
				InputsInfo.menuBtn = BTN_PRESSED;
 8001d66:	4b35      	ldr	r3, [pc, #212]	; (8001e3c <main+0x4c4>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	755a      	strb	r2, [r3, #21]
			}

			if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.btnTimeMs > SOFTWARE_ANTI_BOUNCE) &&
 8001d6c:	4b2e      	ldr	r3, [pc, #184]	; (8001e28 <main+0x4b0>)
 8001d6e:	6a1a      	ldr	r2, [r3, #32]
 8001d70:	4b2d      	ldr	r3, [pc, #180]	; (8001e28 <main+0x4b0>)
 8001d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	2b64      	cmp	r3, #100	; 0x64
 8001d78:	d91a      	bls.n	8001db0 <main+0x438>
				(InputsInfo.menuBtn != BTN_POST_PRESSED))
 8001d7a:	4b30      	ldr	r3, [pc, #192]	; (8001e3c <main+0x4c4>)
 8001d7c:	7d5b      	ldrb	r3, [r3, #21]
			if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.btnTimeMs > SOFTWARE_ANTI_BOUNCE) &&
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d016      	beq.n	8001db0 <main+0x438>
			{
				SBGC32_ExecuteMenu(&SBGC_1, MENU_BUTTON_IS_PRESSED, &Confirm);
 8001d82:	4a2a      	ldr	r2, [pc, #168]	; (8001e2c <main+0x4b4>)
 8001d84:	2180      	movs	r1, #128	; 0x80
 8001d86:	482a      	ldr	r0, [pc, #168]	; (8001e30 <main+0x4b8>)
 8001d88:	f007 f992 	bl	80090b0 <SBGC32_ExecuteMenu>
				InputsInfo.menuBtn = BTN_POST_PRESSED;
 8001d8c:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <main+0x4c4>)
 8001d8e:	2202      	movs	r2, #2
 8001d90:	755a      	strb	r2, [r3, #21]
 8001d92:	e00d      	b.n	8001db0 <main+0x438>
			}
		}

		else if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.btnTimeMs > SOFTWARE_ANTI_BOUNCE) &&
 8001d94:	4b24      	ldr	r3, [pc, #144]	; (8001e28 <main+0x4b0>)
 8001d96:	6a1a      	ldr	r2, [r3, #32]
 8001d98:	4b23      	ldr	r3, [pc, #140]	; (8001e28 <main+0x4b0>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b64      	cmp	r3, #100	; 0x64
 8001da0:	d906      	bls.n	8001db0 <main+0x438>
				 (InputsInfo.menuBtn != BTN_RELEASED))
 8001da2:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <main+0x4c4>)
 8001da4:	7d5b      	ldrb	r3, [r3, #21]
		else if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.btnTimeMs > SOFTWARE_ANTI_BOUNCE) &&
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d002      	beq.n	8001db0 <main+0x438>
			InputsInfo.menuBtn = BTN_RELEASED;
 8001daa:	4b24      	ldr	r3, [pc, #144]	; (8001e3c <main+0x4c4>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	755a      	strb	r2, [r3, #21]


	  	/* - - - - - - - - - AdjVarsGeneral Handler - - - - - - - - - */

	  	/* Send the value of updated adjvars to the board */
	  	SBGC32_SetAdjVarValues(&SBGC_1, AdjVarsGeneral, LCD_RemoteGeneral.adjVarQuan, &Confirm);
 8001db0:	4b1d      	ldr	r3, [pc, #116]	; (8001e28 <main+0x4b0>)
 8001db2:	7f5a      	ldrb	r2, [r3, #29]
 8001db4:	4b1d      	ldr	r3, [pc, #116]	; (8001e2c <main+0x4b4>)
 8001db6:	491f      	ldr	r1, [pc, #124]	; (8001e34 <main+0x4bc>)
 8001db8:	481d      	ldr	r0, [pc, #116]	; (8001e30 <main+0x4b8>)
 8001dba:	f005 fc65 	bl	8007688 <SBGC32_SetAdjVarValues>


		/* - - - - - - - - - - - SBGC Handler - - - - - - - - - - - - */

		ProcessHandler(&SBGC_1, &LCD_RemoteGeneral, &RealTimeData, AdjVarsGeneral);
 8001dbe:	4b1d      	ldr	r3, [pc, #116]	; (8001e34 <main+0x4bc>)
 8001dc0:	4a1f      	ldr	r2, [pc, #124]	; (8001e40 <main+0x4c8>)
 8001dc2:	4919      	ldr	r1, [pc, #100]	; (8001e28 <main+0x4b0>)
 8001dc4:	481a      	ldr	r0, [pc, #104]	; (8001e30 <main+0x4b8>)
 8001dc6:	f7ff f953 	bl	8001070 <ProcessHandler>

		/* Request realtime data with the fixed rate */
		if ((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.rtReqCmdTimeMs) > REALTIME_DATA_REQUEST_INTERAL_MS)
 8001dca:	4b17      	ldr	r3, [pc, #92]	; (8001e28 <main+0x4b0>)
 8001dcc:	6a1a      	ldr	r2, [r3, #32]
 8001dce:	4b16      	ldr	r3, [pc, #88]	; (8001e28 <main+0x4b0>)
 8001dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd2:	1ad3      	subs	r3, r2, r3
 8001dd4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001dd8:	d90a      	bls.n	8001df0 <main+0x478>
		{
			if (SBGC32_ReadRealTimeData4(&SBGC_1, &RealTimeData) == TX_RX_OK)
 8001dda:	4919      	ldr	r1, [pc, #100]	; (8001e40 <main+0x4c8>)
 8001ddc:	4814      	ldr	r0, [pc, #80]	; (8001e30 <main+0x4b8>)
 8001dde:	f007 f8df 	bl	8008fa0 <SBGC32_ReadRealTimeData4>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d103      	bne.n	8001df0 <main+0x478>
				LCD_RemoteGeneral.rtReqCmdTimeMs = LCD_RemoteGeneral.currentTimeMs;
 8001de8:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <main+0x4b0>)
 8001dea:	6a1b      	ldr	r3, [r3, #32]
 8001dec:	4a0e      	ldr	r2, [pc, #56]	; (8001e28 <main+0x4b0>)
 8001dee:	6293      	str	r3, [r2, #40]	; 0x28


	  	/* - - - - - - - - - - Display Updating - - - - - - - - - - - */

	  	/* Low-rate tasks */
	  	if (((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.lowRateTimeMs) > LOW_RATE_TASK_INTERVAL ||
 8001df0:	4b0d      	ldr	r3, [pc, #52]	; (8001e28 <main+0x4b0>)
 8001df2:	6a1a      	ldr	r2, [r3, #32]
 8001df4:	4b0c      	ldr	r3, [pc, #48]	; (8001e28 <main+0x4b0>)
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001dfe:	d805      	bhi.n	8001e0c <main+0x494>
	  		  LCD_RemoteGeneral.updateDisplayFlag) && !LCD_RemoteGeneral.updateDisplayFlagEnable)
 8001e00:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <main+0x4b0>)
 8001e02:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
	  	if (((LCD_RemoteGeneral.currentTimeMs - LCD_RemoteGeneral.lowRateTimeMs) > LOW_RATE_TASK_INTERVAL ||
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f43f ae5d 	beq.w	8001ac6 <main+0x14e>
	  		  LCD_RemoteGeneral.updateDisplayFlag) && !LCD_RemoteGeneral.updateDisplayFlagEnable)
 8001e0c:	4b06      	ldr	r3, [pc, #24]	; (8001e28 <main+0x4b0>)
 8001e0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f47f ae57 	bne.w	8001ac6 <main+0x14e>
	  		UpdateDisplay(&SBGC_1, &LCD_RemoteGeneral, &RealTimeData, AdjVarsGeneral);  // Update LCD to display animation and state
 8001e18:	4b06      	ldr	r3, [pc, #24]	; (8001e34 <main+0x4bc>)
 8001e1a:	4a09      	ldr	r2, [pc, #36]	; (8001e40 <main+0x4c8>)
 8001e1c:	4902      	ldr	r1, [pc, #8]	; (8001e28 <main+0x4b0>)
 8001e1e:	4804      	ldr	r0, [pc, #16]	; (8001e30 <main+0x4b8>)
 8001e20:	f7ff fa00 	bl	8001224 <UpdateDisplay>
	  	LCD_RemoteGeneral.currentTimeMs = SBGC_1.GetTimeFunc(SBGC_1.Drv);
 8001e24:	e64f      	b.n	8001ac6 <main+0x14e>
 8001e26:	bf00      	nop
 8001e28:	2000054c 	.word	0x2000054c
 8001e2c:	20000544 	.word	0x20000544
 8001e30:	20000420 	.word	0x20000420
 8001e34:	20000000 	.word	0x20000000
 8001e38:	40020800 	.word	0x40020800
 8001e3c:	20000594 	.word	0x20000594
 8001e40:	20000490 	.word	0x20000490

08001e44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b094      	sub	sp, #80	; 0x50
 8001e48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e4a:	f107 031c 	add.w	r3, r7, #28
 8001e4e:	2234      	movs	r2, #52	; 0x34
 8001e50:	2100      	movs	r1, #0
 8001e52:	4618      	mov	r0, r3
 8001e54:	f007 f9b8 	bl	80091c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e58:	f107 0308 	add.w	r3, r7, #8
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e68:	4b2b      	ldr	r3, [pc, #172]	; (8001f18 <SystemClock_Config+0xd4>)
 8001e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6c:	4a2a      	ldr	r2, [pc, #168]	; (8001f18 <SystemClock_Config+0xd4>)
 8001e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e72:	6413      	str	r3, [r2, #64]	; 0x40
 8001e74:	4b28      	ldr	r3, [pc, #160]	; (8001f18 <SystemClock_Config+0xd4>)
 8001e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e7c:	607b      	str	r3, [r7, #4]
 8001e7e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e80:	4b26      	ldr	r3, [pc, #152]	; (8001f1c <SystemClock_Config+0xd8>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a25      	ldr	r2, [pc, #148]	; (8001f1c <SystemClock_Config+0xd8>)
 8001e86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e8a:	6013      	str	r3, [r2, #0]
 8001e8c:	4b23      	ldr	r3, [pc, #140]	; (8001f1c <SystemClock_Config+0xd8>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001e94:	603b      	str	r3, [r7, #0]
 8001e96:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001e98:	2302      	movs	r3, #2
 8001e9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ea0:	2310      	movs	r3, #16
 8001ea2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001eac:	2308      	movs	r3, #8
 8001eae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 216;
 8001eb0:	23d8      	movs	r3, #216	; 0xd8
 8001eb2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001eb4:	2302      	movs	r3, #2
 8001eb6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001eb8:	2302      	movs	r3, #2
 8001eba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec0:	f107 031c 	add.w	r3, r7, #28
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f002 fb27 	bl	8004518 <HAL_RCC_OscConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001ed0:	f000 f826 	bl	8001f20 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001ed4:	f002 fad0 	bl	8004478 <HAL_PWREx_EnableOverDrive>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001ede:	f000 f81f 	bl	8001f20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ee2:	230f      	movs	r3, #15
 8001ee4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001eea:	2300      	movs	r3, #0
 8001eec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001eee:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ef2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001ef4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ef8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001efa:	f107 0308 	add.w	r3, r7, #8
 8001efe:	2107      	movs	r1, #7
 8001f00:	4618      	mov	r0, r3
 8001f02:	f002 fdb7 	bl	8004a74 <HAL_RCC_ClockConfig>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8001f0c:	f000 f808 	bl	8001f20 <Error_Handler>
  }
}
 8001f10:	bf00      	nop
 8001f12:	3750      	adds	r7, #80	; 0x50
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40007000 	.word	0x40007000

08001f20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f20:	b480      	push	{r7}
 8001f22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f24:	b672      	cpsid	i
}
 8001f26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f28:	e7fe      	b.n	8001f28 <Error_Handler+0x8>
	...

08001f2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001f32:	4b0f      	ldr	r3, [pc, #60]	; (8001f70 <HAL_MspInit+0x44>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	4a0e      	ldr	r2, [pc, #56]	; (8001f70 <HAL_MspInit+0x44>)
 8001f38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f3e:	4b0c      	ldr	r3, [pc, #48]	; (8001f70 <HAL_MspInit+0x44>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f46:	607b      	str	r3, [r7, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f4a:	4b09      	ldr	r3, [pc, #36]	; (8001f70 <HAL_MspInit+0x44>)
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	4a08      	ldr	r2, [pc, #32]	; (8001f70 <HAL_MspInit+0x44>)
 8001f50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f54:	6453      	str	r3, [r2, #68]	; 0x44
 8001f56:	4b06      	ldr	r3, [pc, #24]	; (8001f70 <HAL_MspInit+0x44>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f5e:	603b      	str	r3, [r7, #0]
 8001f60:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	40023800 	.word	0x40023800

08001f74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f78:	e7fe      	b.n	8001f78 <NMI_Handler+0x4>

08001f7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <HardFault_Handler+0x4>

08001f80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f84:	e7fe      	b.n	8001f84 <MemManage_Handler+0x4>

08001f86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f86:	b480      	push	{r7}
 8001f88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f8a:	e7fe      	b.n	8001f8a <BusFault_Handler+0x4>

08001f8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f90:	e7fe      	b.n	8001f90 <UsageFault_Handler+0x4>

08001f92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f92:	b480      	push	{r7}
 8001f94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f96:	bf00      	nop
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fa4:	bf00      	nop
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr

08001fae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fae:	b480      	push	{r7}
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fb2:	bf00      	nop
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc0:	f000 fc04 	bl	80027cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fc4:	bf00      	nop
 8001fc6:	bd80      	pop	{r7, pc}

08001fc8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

	/* - - - - - ADC1 Interrupt Flags Check - - - - - */

	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 8001fcc:	4b0a      	ldr	r3, [pc, #40]	; (8001ff8 <ADC_IRQHandler+0x30>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0302 	and.w	r3, r3, #2
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d109      	bne.n	8001fee <ADC_IRQHandler+0x26>
		GET_FLAG_ADC_CR1_EOCIE(JOYSTICK_ADC))
 8001fda:	4b07      	ldr	r3, [pc, #28]	; (8001ff8 <ADC_IRQHandler+0x30>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 0320 	and.w	r3, r3, #32
	if (GET_FLAG_ADC_SR_EOC(JOYSTICK_ADC) &&
 8001fe4:	2b20      	cmp	r3, #32
 8001fe6:	d102      	bne.n	8001fee <ADC_IRQHandler+0x26>
		ADC_DRV_EndConvCallBack(&InputsInfo);
 8001fe8:	4804      	ldr	r0, [pc, #16]	; (8001ffc <ADC_IRQHandler+0x34>)
 8001fea:	f7ff fa63 	bl	80014b4 <ADC_DRV_EndConvCallBack>

	/*  - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001fee:	4802      	ldr	r0, [pc, #8]	; (8001ff8 <ADC_IRQHandler+0x30>)
 8001ff0:	f000 fd8a 	bl	8002b08 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	2000038c 	.word	0x2000038c
 8001ffc:	20000594 	.word	0x20000594

08002000 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

	/* - - - - - TIM2 Interrupt Flags Check - - - - - */

	if (GET_FLAG_TIM_SR_UIF(INTERNAL_MAIN_TIMER) &&
 8002004:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <TIM2_IRQHandler+0x34>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	691b      	ldr	r3, [r3, #16]
 800200a:	f003 0301 	and.w	r3, r3, #1
 800200e:	2b01      	cmp	r3, #1
 8002010:	d10b      	bne.n	800202a <TIM2_IRQHandler+0x2a>
		GET_FLAG_TIM_DIER_UIE(INTERNAL_MAIN_TIMER))
 8002012:	4b08      	ldr	r3, [pc, #32]	; (8002034 <TIM2_IRQHandler+0x34>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	f003 0301 	and.w	r3, r3, #1
	if (GET_FLAG_TIM_SR_UIF(INTERNAL_MAIN_TIMER) &&
 800201c:	2b01      	cmp	r3, #1
 800201e:	d104      	bne.n	800202a <TIM2_IRQHandler+0x2a>
		TimerDRV_CallBack(SBGC_1.Drv);
 8002020:	4b05      	ldr	r3, [pc, #20]	; (8002038 <TIM2_IRQHandler+0x38>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4618      	mov	r0, r3
 8002026:	f005 f950 	bl	80072ca <TimerDRV_CallBack>

	/*  - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800202a:	4802      	ldr	r0, [pc, #8]	; (8002034 <TIM2_IRQHandler+0x34>)
 800202c:	f003 fc00 	bl	8005830 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}
 8002034:	200005b0 	.word	0x200005b0
 8002038:	20000420 	.word	0x20000420

0800203c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

	/*  - - - - UART1 Interrupt Flags Check - - - - - */

	if (GET_FLAG_UART_ISR_TC(SBGC_SERIAL_PORT) &&
 8002040:	4b1a      	ldr	r3, [pc, #104]	; (80020ac <USART1_IRQHandler+0x70>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800204a:	2b40      	cmp	r3, #64	; 0x40
 800204c:	d10b      	bne.n	8002066 <USART1_IRQHandler+0x2a>
		GET_FLAG_UART_CR1_TCIE(SBGC_SERIAL_PORT))
 800204e:	4b17      	ldr	r3, [pc, #92]	; (80020ac <USART1_IRQHandler+0x70>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0340 	and.w	r3, r3, #64	; 0x40
	if (GET_FLAG_UART_ISR_TC(SBGC_SERIAL_PORT) &&
 8002058:	2b00      	cmp	r3, #0
 800205a:	d004      	beq.n	8002066 <USART1_IRQHandler+0x2a>
		UART_DRV_TxCallBack(SBGC_1.Drv);
 800205c:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <USART1_IRQHandler+0x74>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4618      	mov	r0, r3
 8002062:	f005 f9a5 	bl	80073b0 <UART_DRV_TxCallBack>

	if (GET_FLAG_UART_ISR_RXNE(SBGC_SERIAL_PORT) &&
 8002066:	4b11      	ldr	r3, [pc, #68]	; (80020ac <USART1_IRQHandler+0x70>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	f003 0320 	and.w	r3, r3, #32
 8002070:	2b20      	cmp	r3, #32
 8002072:	d10b      	bne.n	800208c <USART1_IRQHandler+0x50>
		GET_FLAG_UART_CR1_RXNEIE(SBGC_SERIAL_PORT))
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <USART1_IRQHandler+0x70>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 0320 	and.w	r3, r3, #32
	if (GET_FLAG_UART_ISR_RXNE(SBGC_SERIAL_PORT) &&
 800207e:	2b00      	cmp	r3, #0
 8002080:	d004      	beq.n	800208c <USART1_IRQHandler+0x50>
		UART_DRV_RxCallBack(SBGC_1.Drv);
 8002082:	4b0b      	ldr	r3, [pc, #44]	; (80020b0 <USART1_IRQHandler+0x74>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4618      	mov	r0, r3
 8002088:	f005 fa50 	bl	800752c <UART_DRV_RxCallBack>

	if (GET_FLAG_UART_ISR_ORE(SBGC_SERIAL_PORT))
 800208c:	4b07      	ldr	r3, [pc, #28]	; (80020ac <USART1_IRQHandler+0x70>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	69db      	ldr	r3, [r3, #28]
 8002092:	f003 0308 	and.w	r3, r3, #8
 8002096:	2b08      	cmp	r3, #8
 8002098:	d103      	bne.n	80020a2 <USART1_IRQHandler+0x66>
		CLEAR_UART_ORE(SBGC_SERIAL_PORT);
 800209a:	4b04      	ldr	r3, [pc, #16]	; (80020ac <USART1_IRQHandler+0x70>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	2208      	movs	r2, #8
 80020a0:	621a      	str	r2, [r3, #32]

	/*  - - - - - - - - - - - - - - - - - - - - - - - */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020a2:	4802      	ldr	r0, [pc, #8]	; (80020ac <USART1_IRQHandler+0x70>)
 80020a4:	f004 f8fe 	bl	80062a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020a8:	bf00      	nop
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	200005fc 	.word	0x200005fc
 80020b0:	20000420 	.word	0x20000420

080020b4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	if (GET_FLAG_EXTI_ENC(ENC_A_Pin) &&
 80020b8:	4b17      	ldr	r3, [pc, #92]	; (8002118 <EXTI15_10_IRQHandler+0x64>)
 80020ba:	695b      	ldr	r3, [r3, #20]
 80020bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d00c      	beq.n	80020de <EXTI15_10_IRQHandler+0x2a>
		READ_PIN(ENC_B_GPIO_Port, ENC_B_Pin))
 80020c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020c8:	4814      	ldr	r0, [pc, #80]	; (800211c <EXTI15_10_IRQHandler+0x68>)
 80020ca:	f001 fbf5 	bl	80038b8 <HAL_GPIO_ReadPin>
 80020ce:	4603      	mov	r3, r0
	if (GET_FLAG_EXTI_ENC(ENC_A_Pin) &&
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d004      	beq.n	80020de <EXTI15_10_IRQHandler+0x2a>
		EXTI_DRV_FallingCallBack(&InputsInfo, ENC_A_Pin);
 80020d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020d8:	4811      	ldr	r0, [pc, #68]	; (8002120 <EXTI15_10_IRQHandler+0x6c>)
 80020da:	f7ff fa1e 	bl	800151a <EXTI_DRV_FallingCallBack>

	if (GET_FLAG_EXTI_ENC(ENC_B_Pin) &&
 80020de:	4b0e      	ldr	r3, [pc, #56]	; (8002118 <EXTI15_10_IRQHandler+0x64>)
 80020e0:	695b      	ldr	r3, [r3, #20]
 80020e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00c      	beq.n	8002104 <EXTI15_10_IRQHandler+0x50>
		READ_PIN(ENC_A_GPIO_Port, ENC_A_Pin))
 80020ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020ee:	480d      	ldr	r0, [pc, #52]	; (8002124 <EXTI15_10_IRQHandler+0x70>)
 80020f0:	f001 fbe2 	bl	80038b8 <HAL_GPIO_ReadPin>
 80020f4:	4603      	mov	r3, r0
	if (GET_FLAG_EXTI_ENC(ENC_B_Pin) &&
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d004      	beq.n	8002104 <EXTI15_10_IRQHandler+0x50>
		EXTI_DRV_FallingCallBack(&InputsInfo, ENC_B_Pin);
 80020fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020fe:	4808      	ldr	r0, [pc, #32]	; (8002120 <EXTI15_10_IRQHandler+0x6c>)
 8002100:	f7ff fa0b 	bl	800151a <EXTI_DRV_FallingCallBack>

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ENC_A_Pin);
 8002104:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002108:	f001 fc08 	bl	800391c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ENC_B_Pin);
 800210c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002110:	f001 fc04 	bl	800391c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40013c00 	.word	0x40013c00
 800211c:	40021400 	.word	0x40021400
 8002120:	20000594 	.word	0x20000594
 8002124:	40021000 	.word	0x40021000

08002128 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
	return 1;
 800212c:	2301      	movs	r3, #1
}
 800212e:	4618      	mov	r0, r3
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <_kill>:

int _kill(int pid, int sig)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
 8002140:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002142:	f007 f801 	bl	8009148 <__errno>
 8002146:	4603      	mov	r3, r0
 8002148:	2216      	movs	r2, #22
 800214a:	601a      	str	r2, [r3, #0]
	return -1;
 800214c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002150:	4618      	mov	r0, r3
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <_exit>:

void _exit (int status)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002160:	f04f 31ff 	mov.w	r1, #4294967295
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7ff ffe7 	bl	8002138 <_kill>
	while (1) {}		/* Make sure we hang here */
 800216a:	e7fe      	b.n	800216a <_exit+0x12>

0800216c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0
 8002172:	60f8      	str	r0, [r7, #12]
 8002174:	60b9      	str	r1, [r7, #8]
 8002176:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002178:	2300      	movs	r3, #0
 800217a:	617b      	str	r3, [r7, #20]
 800217c:	e00a      	b.n	8002194 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800217e:	f3af 8000 	nop.w
 8002182:	4601      	mov	r1, r0
 8002184:	68bb      	ldr	r3, [r7, #8]
 8002186:	1c5a      	adds	r2, r3, #1
 8002188:	60ba      	str	r2, [r7, #8]
 800218a:	b2ca      	uxtb	r2, r1
 800218c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	3301      	adds	r3, #1
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	697a      	ldr	r2, [r7, #20]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	429a      	cmp	r2, r3
 800219a:	dbf0      	blt.n	800217e <_read+0x12>
	}

return len;
 800219c:	687b      	ldr	r3, [r7, #4]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b086      	sub	sp, #24
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	60f8      	str	r0, [r7, #12]
 80021ae:	60b9      	str	r1, [r7, #8]
 80021b0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
 80021b6:	e009      	b.n	80021cc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	1c5a      	adds	r2, r3, #1
 80021bc:	60ba      	str	r2, [r7, #8]
 80021be:	781b      	ldrb	r3, [r3, #0]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3301      	adds	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	dbf1      	blt.n	80021b8 <_write+0x12>
	}
	return len;
 80021d4:	687b      	ldr	r3, [r7, #4]
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3718      	adds	r7, #24
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}

080021de <_close>:

int _close(int file)
{
 80021de:	b480      	push	{r7}
 80021e0:	b083      	sub	sp, #12
 80021e2:	af00      	add	r7, sp, #0
 80021e4:	6078      	str	r0, [r7, #4]
	return -1;
 80021e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
 80021fe:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002206:	605a      	str	r2, [r3, #4]
	return 0;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	370c      	adds	r7, #12
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr

08002216 <_isatty>:

int _isatty(int file)
{
 8002216:	b480      	push	{r7}
 8002218:	b083      	sub	sp, #12
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
	return 1;
 800221e:	2301      	movs	r3, #1
}
 8002220:	4618      	mov	r0, r3
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
	return 0;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3714      	adds	r7, #20
 800223e:	46bd      	mov	sp, r7
 8002240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002244:	4770      	bx	lr
	...

08002248 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b086      	sub	sp, #24
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002250:	4a14      	ldr	r2, [pc, #80]	; (80022a4 <_sbrk+0x5c>)
 8002252:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <_sbrk+0x60>)
 8002254:	1ad3      	subs	r3, r2, r3
 8002256:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800225c:	4b13      	ldr	r3, [pc, #76]	; (80022ac <_sbrk+0x64>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d102      	bne.n	800226a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <_sbrk+0x64>)
 8002266:	4a12      	ldr	r2, [pc, #72]	; (80022b0 <_sbrk+0x68>)
 8002268:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800226a:	4b10      	ldr	r3, [pc, #64]	; (80022ac <_sbrk+0x64>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	693a      	ldr	r2, [r7, #16]
 8002274:	429a      	cmp	r2, r3
 8002276:	d207      	bcs.n	8002288 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002278:	f006 ff66 	bl	8009148 <__errno>
 800227c:	4603      	mov	r3, r0
 800227e:	220c      	movs	r2, #12
 8002280:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002282:	f04f 33ff 	mov.w	r3, #4294967295
 8002286:	e009      	b.n	800229c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <_sbrk+0x64>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800228e:	4b07      	ldr	r3, [pc, #28]	; (80022ac <_sbrk+0x64>)
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4413      	add	r3, r2
 8002296:	4a05      	ldr	r2, [pc, #20]	; (80022ac <_sbrk+0x64>)
 8002298:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800229a:	68fb      	ldr	r3, [r7, #12]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3718      	adds	r7, #24
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20080000 	.word	0x20080000
 80022a8:	00000400 	.word	0x00000400
 80022ac:	200005ac 	.word	0x200005ac
 80022b0:	20000718 	.word	0x20000718

080022b4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b8:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <SystemInit+0x20>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022be:	4a05      	ldr	r2, [pc, #20]	; (80022d4 <SystemInit+0x20>)
 80022c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	b087      	sub	sp, #28
 80022dc:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80022de:	2300      	movs	r3, #0
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	2302      	movs	r3, #2
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	2300      	movs	r3, #0
 80022ec:	60bb      	str	r3, [r7, #8]
 80022ee:	2302      	movs	r3, #2
 80022f0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80022f2:	4b34      	ldr	r3, [pc, #208]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	f003 030c 	and.w	r3, r3, #12
 80022fa:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80022fc:	693b      	ldr	r3, [r7, #16]
 80022fe:	2b08      	cmp	r3, #8
 8002300:	d011      	beq.n	8002326 <SystemCoreClockUpdate+0x4e>
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	2b08      	cmp	r3, #8
 8002306:	d844      	bhi.n	8002392 <SystemCoreClockUpdate+0xba>
 8002308:	693b      	ldr	r3, [r7, #16]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <SystemCoreClockUpdate+0x3e>
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	2b04      	cmp	r3, #4
 8002312:	d004      	beq.n	800231e <SystemCoreClockUpdate+0x46>
 8002314:	e03d      	b.n	8002392 <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8002316:	4b2c      	ldr	r3, [pc, #176]	; (80023c8 <SystemCoreClockUpdate+0xf0>)
 8002318:	4a2c      	ldr	r2, [pc, #176]	; (80023cc <SystemCoreClockUpdate+0xf4>)
 800231a:	601a      	str	r2, [r3, #0]
      break;
 800231c:	e03d      	b.n	800239a <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 800231e:	4b2a      	ldr	r3, [pc, #168]	; (80023c8 <SystemCoreClockUpdate+0xf0>)
 8002320:	4a2b      	ldr	r2, [pc, #172]	; (80023d0 <SystemCoreClockUpdate+0xf8>)
 8002322:	601a      	str	r2, [r3, #0]
      break;
 8002324:	e039      	b.n	800239a <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8002326:	4b27      	ldr	r3, [pc, #156]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	0d9b      	lsrs	r3, r3, #22
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002332:	4b24      	ldr	r3, [pc, #144]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800233a:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00c      	beq.n	800235c <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8002342:	4a23      	ldr	r2, [pc, #140]	; (80023d0 <SystemCoreClockUpdate+0xf8>)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	fbb2 f3f3 	udiv	r3, r2, r3
 800234a:	4a1e      	ldr	r2, [pc, #120]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 800234c:	6852      	ldr	r2, [r2, #4]
 800234e:	0992      	lsrs	r2, r2, #6
 8002350:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002354:	fb02 f303 	mul.w	r3, r2, r3
 8002358:	617b      	str	r3, [r7, #20]
 800235a:	e00b      	b.n	8002374 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800235c:	4a1b      	ldr	r2, [pc, #108]	; (80023cc <SystemCoreClockUpdate+0xf4>)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	fbb2 f3f3 	udiv	r3, r2, r3
 8002364:	4a17      	ldr	r2, [pc, #92]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 8002366:	6852      	ldr	r2, [r2, #4]
 8002368:	0992      	lsrs	r2, r2, #6
 800236a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800236e:	fb02 f303 	mul.w	r3, r2, r3
 8002372:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8002374:	4b13      	ldr	r3, [pc, #76]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	0c1b      	lsrs	r3, r3, #16
 800237a:	f003 0303 	and.w	r3, r3, #3
 800237e:	3301      	adds	r3, #1
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8002384:	697a      	ldr	r2, [r7, #20]
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	fbb2 f3f3 	udiv	r3, r2, r3
 800238c:	4a0e      	ldr	r2, [pc, #56]	; (80023c8 <SystemCoreClockUpdate+0xf0>)
 800238e:	6013      	str	r3, [r2, #0]
      break;
 8002390:	e003      	b.n	800239a <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8002392:	4b0d      	ldr	r3, [pc, #52]	; (80023c8 <SystemCoreClockUpdate+0xf0>)
 8002394:	4a0d      	ldr	r2, [pc, #52]	; (80023cc <SystemCoreClockUpdate+0xf4>)
 8002396:	601a      	str	r2, [r3, #0]
      break;
 8002398:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800239a:	4b0a      	ldr	r3, [pc, #40]	; (80023c4 <SystemCoreClockUpdate+0xec>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	091b      	lsrs	r3, r3, #4
 80023a0:	f003 030f 	and.w	r3, r3, #15
 80023a4:	4a0b      	ldr	r2, [pc, #44]	; (80023d4 <SystemCoreClockUpdate+0xfc>)
 80023a6:	5cd3      	ldrb	r3, [r2, r3]
 80023a8:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 80023aa:	4b07      	ldr	r3, [pc, #28]	; (80023c8 <SystemCoreClockUpdate+0xf0>)
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	fa22 f303 	lsr.w	r3, r2, r3
 80023b4:	4a04      	ldr	r2, [pc, #16]	; (80023c8 <SystemCoreClockUpdate+0xf0>)
 80023b6:	6013      	str	r3, [r2, #0]
}
 80023b8:	bf00      	nop
 80023ba:	371c      	adds	r7, #28
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr
 80023c4:	40023800 	.word	0x40023800
 80023c8:	20000180 	.word	0x20000180
 80023cc:	00f42400 	.word	0x00f42400
 80023d0:	017d7840 	.word	0x017d7840
 80023d4:	0800dd08 	.word	0x0800dd08

080023d8 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b088      	sub	sp, #32
 80023dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023de:	f107 0310 	add.w	r3, r7, #16
 80023e2:	2200      	movs	r2, #0
 80023e4:	601a      	str	r2, [r3, #0]
 80023e6:	605a      	str	r2, [r3, #4]
 80023e8:	609a      	str	r2, [r3, #8]
 80023ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ec:	1d3b      	adds	r3, r7, #4
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
 80023f2:	605a      	str	r2, [r3, #4]
 80023f4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80023f6:	4b1e      	ldr	r3, [pc, #120]	; (8002470 <MX_TIM2_Init+0x98>)
 80023f8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80023fc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 80023fe:	4b1c      	ldr	r3, [pc, #112]	; (8002470 <MX_TIM2_Init+0x98>)
 8002400:	226b      	movs	r2, #107	; 0x6b
 8002402:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002404:	4b1a      	ldr	r3, [pc, #104]	; (8002470 <MX_TIM2_Init+0x98>)
 8002406:	2200      	movs	r2, #0
 8002408:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800240a:	4b19      	ldr	r3, [pc, #100]	; (8002470 <MX_TIM2_Init+0x98>)
 800240c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002410:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002412:	4b17      	ldr	r3, [pc, #92]	; (8002470 <MX_TIM2_Init+0x98>)
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002418:	4b15      	ldr	r3, [pc, #84]	; (8002470 <MX_TIM2_Init+0x98>)
 800241a:	2200      	movs	r2, #0
 800241c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800241e:	4814      	ldr	r0, [pc, #80]	; (8002470 <MX_TIM2_Init+0x98>)
 8002420:	f003 f936 	bl	8005690 <HAL_TIM_Base_Init>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800242a:	f7ff fd79 	bl	8001f20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800242e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002432:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002434:	f107 0310 	add.w	r3, r7, #16
 8002438:	4619      	mov	r1, r3
 800243a:	480d      	ldr	r0, [pc, #52]	; (8002470 <MX_TIM2_Init+0x98>)
 800243c:	f003 fb18 	bl	8005a70 <HAL_TIM_ConfigClockSource>
 8002440:	4603      	mov	r3, r0
 8002442:	2b00      	cmp	r3, #0
 8002444:	d001      	beq.n	800244a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002446:	f7ff fd6b 	bl	8001f20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800244a:	2320      	movs	r3, #32
 800244c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002452:	1d3b      	adds	r3, r7, #4
 8002454:	4619      	mov	r1, r3
 8002456:	4806      	ldr	r0, [pc, #24]	; (8002470 <MX_TIM2_Init+0x98>)
 8002458:	f003 fd40 	bl	8005edc <HAL_TIMEx_MasterConfigSynchronization>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002462:	f7ff fd5d 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002466:	bf00      	nop
 8002468:	3720      	adds	r7, #32
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	200005b0 	.word	0x200005b0

08002474 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b084      	sub	sp, #16
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002484:	d113      	bne.n	80024ae <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002486:	4b0c      	ldr	r3, [pc, #48]	; (80024b8 <HAL_TIM_Base_MspInit+0x44>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	4a0b      	ldr	r2, [pc, #44]	; (80024b8 <HAL_TIM_Base_MspInit+0x44>)
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	6413      	str	r3, [r2, #64]	; 0x40
 8002492:	4b09      	ldr	r3, [pc, #36]	; (80024b8 <HAL_TIM_Base_MspInit+0x44>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f003 0301 	and.w	r3, r3, #1
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 800249e:	2200      	movs	r2, #0
 80024a0:	2103      	movs	r1, #3
 80024a2:	201c      	movs	r0, #28
 80024a4:	f000 ff93 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024a8:	201c      	movs	r0, #28
 80024aa:	f000 ffac 	bl	8003406 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	40023800 	.word	0x40023800

080024bc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024c0:	4b14      	ldr	r3, [pc, #80]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024c2:	4a15      	ldr	r2, [pc, #84]	; (8002518 <MX_USART1_UART_Init+0x5c>)
 80024c4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024c6:	4b13      	ldr	r3, [pc, #76]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024cc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024ce:	4b11      	ldr	r3, [pc, #68]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024d4:	4b0f      	ldr	r3, [pc, #60]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024da:	4b0e      	ldr	r3, [pc, #56]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024dc:	2200      	movs	r2, #0
 80024de:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024e0:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024e2:	220c      	movs	r2, #12
 80024e4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024e6:	4b0b      	ldr	r3, [pc, #44]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 80024ec:	4b09      	ldr	r3, [pc, #36]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024ee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80024f2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024f4:	4b07      	ldr	r3, [pc, #28]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024fa:	4b06      	ldr	r3, [pc, #24]	; (8002514 <MX_USART1_UART_Init+0x58>)
 80024fc:	2200      	movs	r2, #0
 80024fe:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002500:	4804      	ldr	r0, [pc, #16]	; (8002514 <MX_USART1_UART_Init+0x58>)
 8002502:	f003 fd97 	bl	8006034 <HAL_UART_Init>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <MX_USART1_UART_Init+0x54>
  {
    Error_Handler();
 800250c:	f7ff fd08 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002510:	bf00      	nop
 8002512:	bd80      	pop	{r7, pc}
 8002514:	200005fc 	.word	0x200005fc
 8002518:	40011000 	.word	0x40011000

0800251c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002520:	4b14      	ldr	r3, [pc, #80]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002522:	4a15      	ldr	r2, [pc, #84]	; (8002578 <MX_USART2_UART_Init+0x5c>)
 8002524:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002526:	4b13      	ldr	r3, [pc, #76]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002528:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800252c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800252e:	4b11      	ldr	r3, [pc, #68]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002530:	2200      	movs	r2, #0
 8002532:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002534:	4b0f      	ldr	r3, [pc, #60]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002536:	2200      	movs	r2, #0
 8002538:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800253a:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <MX_USART2_UART_Init+0x58>)
 800253c:	2200      	movs	r2, #0
 800253e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002540:	4b0c      	ldr	r3, [pc, #48]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002542:	220c      	movs	r2, #12
 8002544:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002546:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002548:	2200      	movs	r2, #0
 800254a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_8;
 800254c:	4b09      	ldr	r3, [pc, #36]	; (8002574 <MX_USART2_UART_Init+0x58>)
 800254e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002552:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002554:	4b07      	ldr	r3, [pc, #28]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002556:	2200      	movs	r2, #0
 8002558:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800255a:	4b06      	ldr	r3, [pc, #24]	; (8002574 <MX_USART2_UART_Init+0x58>)
 800255c:	2200      	movs	r2, #0
 800255e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart2) != HAL_OK)
 8002560:	4804      	ldr	r0, [pc, #16]	; (8002574 <MX_USART2_UART_Init+0x58>)
 8002562:	f003 fdb5 	bl	80060d0 <HAL_HalfDuplex_Init>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
 800256c:	f7ff fcd8 	bl	8001f20 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002570:	bf00      	nop
 8002572:	bd80      	pop	{r7, pc}
 8002574:	20000680 	.word	0x20000680
 8002578:	40004400 	.word	0x40004400

0800257c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b0b0      	sub	sp, #192	; 0xc0
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002584:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
 800258c:	605a      	str	r2, [r3, #4]
 800258e:	609a      	str	r2, [r3, #8]
 8002590:	60da      	str	r2, [r3, #12]
 8002592:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002594:	f107 031c 	add.w	r3, r7, #28
 8002598:	2290      	movs	r2, #144	; 0x90
 800259a:	2100      	movs	r1, #0
 800259c:	4618      	mov	r0, r3
 800259e:	f006 fe13 	bl	80091c8 <memset>
  if(uartHandle->Instance==USART1)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4a51      	ldr	r2, [pc, #324]	; (80026ec <HAL_UART_MspInit+0x170>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d15a      	bne.n	8002662 <HAL_UART_MspInit+0xe6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025ac:	2340      	movs	r3, #64	; 0x40
 80025ae:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80025b0:	2300      	movs	r3, #0
 80025b2:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025b4:	f107 031c 	add.w	r3, r7, #28
 80025b8:	4618      	mov	r0, r3
 80025ba:	f002 fc41 	bl	8004e40 <HAL_RCCEx_PeriphCLKConfig>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80025c4:	f7ff fcac 	bl	8001f20 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025c8:	4b49      	ldr	r3, [pc, #292]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80025ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025cc:	4a48      	ldr	r2, [pc, #288]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80025ce:	f043 0310 	orr.w	r3, r3, #16
 80025d2:	6453      	str	r3, [r2, #68]	; 0x44
 80025d4:	4b46      	ldr	r3, [pc, #280]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80025d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d8:	f003 0310 	and.w	r3, r3, #16
 80025dc:	61bb      	str	r3, [r7, #24]
 80025de:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e0:	4b43      	ldr	r3, [pc, #268]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80025e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e4:	4a42      	ldr	r2, [pc, #264]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80025e6:	f043 0302 	orr.w	r3, r3, #2
 80025ea:	6313      	str	r3, [r2, #48]	; 0x30
 80025ec:	4b40      	ldr	r3, [pc, #256]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80025ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80025f8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80025fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002600:	2302      	movs	r3, #2
 8002602:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002606:	2300      	movs	r3, #0
 8002608:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800260c:	2303      	movs	r3, #3
 800260e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002612:	2304      	movs	r3, #4
 8002614:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002618:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800261c:	4619      	mov	r1, r3
 800261e:	4835      	ldr	r0, [pc, #212]	; (80026f4 <HAL_UART_MspInit+0x178>)
 8002620:	f000 ff9e 	bl	8003560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002624:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002628:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800262c:	2302      	movs	r3, #2
 800262e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002632:	2301      	movs	r3, #1
 8002634:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002638:	2303      	movs	r3, #3
 800263a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800263e:	2304      	movs	r3, #4
 8002640:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002644:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8002648:	4619      	mov	r1, r3
 800264a:	482a      	ldr	r0, [pc, #168]	; (80026f4 <HAL_UART_MspInit+0x178>)
 800264c:	f000 ff88 	bl	8003560 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002650:	2200      	movs	r2, #0
 8002652:	2101      	movs	r1, #1
 8002654:	2025      	movs	r0, #37	; 0x25
 8002656:	f000 feba 	bl	80033ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800265a:	2025      	movs	r0, #37	; 0x25
 800265c:	f000 fed3 	bl	8003406 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002660:	e03f      	b.n	80026e2 <HAL_UART_MspInit+0x166>
  else if(uartHandle->Instance==USART2)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a24      	ldr	r2, [pc, #144]	; (80026f8 <HAL_UART_MspInit+0x17c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d13a      	bne.n	80026e2 <HAL_UART_MspInit+0x166>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800266c:	2380      	movs	r3, #128	; 0x80
 800266e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002670:	2300      	movs	r3, #0
 8002672:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002674:	f107 031c 	add.w	r3, r7, #28
 8002678:	4618      	mov	r0, r3
 800267a:	f002 fbe1 	bl	8004e40 <HAL_RCCEx_PeriphCLKConfig>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_UART_MspInit+0x10c>
      Error_Handler();
 8002684:	f7ff fc4c 	bl	8001f20 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002688:	4b19      	ldr	r3, [pc, #100]	; (80026f0 <HAL_UART_MspInit+0x174>)
 800268a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800268c:	4a18      	ldr	r2, [pc, #96]	; (80026f0 <HAL_UART_MspInit+0x174>)
 800268e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002692:	6413      	str	r3, [r2, #64]	; 0x40
 8002694:	4b16      	ldr	r3, [pc, #88]	; (80026f0 <HAL_UART_MspInit+0x174>)
 8002696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269c:	613b      	str	r3, [r7, #16]
 800269e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a0:	4b13      	ldr	r3, [pc, #76]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80026a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a4:	4a12      	ldr	r2, [pc, #72]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	6313      	str	r3, [r2, #48]	; 0x30
 80026ac:	4b10      	ldr	r3, [pc, #64]	; (80026f0 <HAL_UART_MspInit+0x174>)
 80026ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80026b8:	2304      	movs	r3, #4
 80026ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026be:	2312      	movs	r3, #18
 80026c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ca:	2303      	movs	r3, #3
 80026cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026d0:	2307      	movs	r3, #7
 80026d2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80026da:	4619      	mov	r1, r3
 80026dc:	4807      	ldr	r0, [pc, #28]	; (80026fc <HAL_UART_MspInit+0x180>)
 80026de:	f000 ff3f 	bl	8003560 <HAL_GPIO_Init>
}
 80026e2:	bf00      	nop
 80026e4:	37c0      	adds	r7, #192	; 0xc0
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	40011000 	.word	0x40011000
 80026f0:	40023800 	.word	0x40023800
 80026f4:	40020400 	.word	0x40020400
 80026f8:	40004400 	.word	0x40004400
 80026fc:	40020000 	.word	0x40020000

08002700 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002700:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002738 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002704:	480d      	ldr	r0, [pc, #52]	; (800273c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002706:	490e      	ldr	r1, [pc, #56]	; (8002740 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002708:	4a0e      	ldr	r2, [pc, #56]	; (8002744 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800270a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800270c:	e002      	b.n	8002714 <LoopCopyDataInit>

0800270e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800270e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002710:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002712:	3304      	adds	r3, #4

08002714 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002714:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002716:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002718:	d3f9      	bcc.n	800270e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800271a:	4a0b      	ldr	r2, [pc, #44]	; (8002748 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800271c:	4c0b      	ldr	r4, [pc, #44]	; (800274c <LoopFillZerobss+0x26>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002720:	e001      	b.n	8002726 <LoopFillZerobss>

08002722 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002722:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002724:	3204      	adds	r2, #4

08002726 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002726:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002728:	d3fb      	bcc.n	8002722 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800272a:	f7ff fdc3 	bl	80022b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800272e:	f006 fd11 	bl	8009154 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002732:	f7ff f921 	bl	8001978 <main>
  bx  lr    
 8002736:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002738:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 800273c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002740:	20000360 	.word	0x20000360
  ldr r2, =_sidata
 8002744:	0800e23c 	.word	0x0800e23c
  ldr r2, =_sbss
 8002748:	20000360 	.word	0x20000360
  ldr r4, =_ebss
 800274c:	20000718 	.word	0x20000718

08002750 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002750:	e7fe      	b.n	8002750 <CAN1_RX0_IRQHandler>

08002752 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002752:	b580      	push	{r7, lr}
 8002754:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002756:	2003      	movs	r0, #3
 8002758:	f000 fe2e 	bl	80033b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800275c:	200f      	movs	r0, #15
 800275e:	f000 f805 	bl	800276c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002762:	f7ff fbe3 	bl	8001f2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002766:	2300      	movs	r3, #0
}
 8002768:	4618      	mov	r0, r3
 800276a:	bd80      	pop	{r7, pc}

0800276c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002774:	4b12      	ldr	r3, [pc, #72]	; (80027c0 <HAL_InitTick+0x54>)
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	4b12      	ldr	r3, [pc, #72]	; (80027c4 <HAL_InitTick+0x58>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	4619      	mov	r1, r3
 800277e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002782:	fbb3 f3f1 	udiv	r3, r3, r1
 8002786:	fbb2 f3f3 	udiv	r3, r2, r3
 800278a:	4618      	mov	r0, r3
 800278c:	f000 fe49 	bl	8003422 <HAL_SYSTICK_Config>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e00e      	b.n	80027b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b0f      	cmp	r3, #15
 800279e:	d80a      	bhi.n	80027b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027a0:	2200      	movs	r2, #0
 80027a2:	6879      	ldr	r1, [r7, #4]
 80027a4:	f04f 30ff 	mov.w	r0, #4294967295
 80027a8:	f000 fe11 	bl	80033ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80027ac:	4a06      	ldr	r2, [pc, #24]	; (80027c8 <HAL_InitTick+0x5c>)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
 80027b4:	e000      	b.n	80027b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3708      	adds	r7, #8
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000180 	.word	0x20000180
 80027c4:	20000188 	.word	0x20000188
 80027c8:	20000184 	.word	0x20000184

080027cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027d0:	4b06      	ldr	r3, [pc, #24]	; (80027ec <HAL_IncTick+0x20>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	461a      	mov	r2, r3
 80027d6:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <HAL_IncTick+0x24>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4413      	add	r3, r2
 80027dc:	4a04      	ldr	r2, [pc, #16]	; (80027f0 <HAL_IncTick+0x24>)
 80027de:	6013      	str	r3, [r2, #0]
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	20000188 	.word	0x20000188
 80027f0:	20000704 	.word	0x20000704

080027f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0
  return uwTick;
 80027f8:	4b03      	ldr	r3, [pc, #12]	; (8002808 <HAL_GetTick+0x14>)
 80027fa:	681b      	ldr	r3, [r3, #0]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20000704 	.word	0x20000704

0800280c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b084      	sub	sp, #16
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff ffee 	bl	80027f4 <HAL_GetTick>
 8002818:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002824:	d005      	beq.n	8002832 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002826:	4b0a      	ldr	r3, [pc, #40]	; (8002850 <HAL_Delay+0x44>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	461a      	mov	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4413      	add	r3, r2
 8002830:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002832:	bf00      	nop
 8002834:	f7ff ffde 	bl	80027f4 <HAL_GetTick>
 8002838:	4602      	mov	r2, r0
 800283a:	68bb      	ldr	r3, [r7, #8]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	429a      	cmp	r2, r3
 8002842:	d8f7      	bhi.n	8002834 <HAL_Delay+0x28>
  {
  }
}
 8002844:	bf00      	nop
 8002846:	bf00      	nop
 8002848:	3710      	adds	r7, #16
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	20000188 	.word	0x20000188

08002854 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800285c:	2300      	movs	r3, #0
 800285e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d101      	bne.n	800286a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e031      	b.n	80028ce <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800286e:	2b00      	cmp	r3, #0
 8002870:	d109      	bne.n	8002886 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f7fe fb4c 	bl	8000f10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	f003 0310 	and.w	r3, r3, #16
 800288e:	2b00      	cmp	r3, #0
 8002890:	d116      	bne.n	80028c0 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002896:	4b10      	ldr	r3, [pc, #64]	; (80028d8 <HAL_ADC_Init+0x84>)
 8002898:	4013      	ands	r3, r2
 800289a:	f043 0202 	orr.w	r2, r3, #2
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 fbb4 	bl	8003010 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	f023 0303 	bic.w	r3, r3, #3
 80028b6:	f043 0201 	orr.w	r2, r3, #1
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	641a      	str	r2, [r3, #64]	; 0x40
 80028be:	e001      	b.n	80028c4 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2200      	movs	r2, #0
 80028c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	3710      	adds	r7, #16
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	ffffeefd 	.word	0xffffeefd

080028dc <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d101      	bne.n	80028f6 <HAL_ADC_Start_IT+0x1a>
 80028f2:	2302      	movs	r3, #2
 80028f4:	e0b5      	b.n	8002a62 <HAL_ADC_Start_IT+0x186>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
     Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	2b01      	cmp	r3, #1
 800290a:	d018      	beq.n	800293e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	689a      	ldr	r2, [r3, #8]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0201 	orr.w	r2, r2, #1
 800291a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 800291c:	4b54      	ldr	r3, [pc, #336]	; (8002a70 <HAL_ADC_Start_IT+0x194>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a54      	ldr	r2, [pc, #336]	; (8002a74 <HAL_ADC_Start_IT+0x198>)
 8002922:	fba2 2303 	umull	r2, r3, r2, r3
 8002926:	0c9a      	lsrs	r2, r3, #18
 8002928:	4613      	mov	r3, r2
 800292a:	005b      	lsls	r3, r3, #1
 800292c:	4413      	add	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002930:	e002      	b.n	8002938 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	3b01      	subs	r3, #1
 8002936:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2b00      	cmp	r3, #0
 800293c:	d1f9      	bne.n	8002932 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 0301 	and.w	r3, r3, #1
 8002948:	2b01      	cmp	r3, #1
 800294a:	d17d      	bne.n	8002a48 <HAL_ADC_Start_IT+0x16c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002950:	4b49      	ldr	r3, [pc, #292]	; (8002a78 <HAL_ADC_Start_IT+0x19c>)
 8002952:	4013      	ands	r3, r2
 8002954:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002966:	2b00      	cmp	r3, #0
 8002968:	d007      	beq.n	800297a <HAL_ADC_Start_IT+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002972:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002982:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002986:	d106      	bne.n	8002996 <HAL_ADC_Start_IT+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800298c:	f023 0206 	bic.w	r2, r3, #6
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	645a      	str	r2, [r3, #68]	; 0x44
 8002994:	e002      	b.n	800299c <HAL_ADC_Start_IT+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2200      	movs	r2, #0
 800299a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80029ac:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6859      	ldr	r1, [r3, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	4b30      	ldr	r3, [pc, #192]	; (8002a7c <HAL_ADC_Start_IT+0x1a0>)
 80029ba:	430b      	orrs	r3, r1
 80029bc:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 80029be:	4b30      	ldr	r3, [pc, #192]	; (8002a80 <HAL_ADC_Start_IT+0x1a4>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d10f      	bne.n	80029ea <HAL_ADC_Start_IT+0x10e>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d143      	bne.n	8002a60 <HAL_ADC_Start_IT+0x184>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689a      	ldr	r2, [r3, #8]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80029e6:	609a      	str	r2, [r3, #8]
 80029e8:	e03a      	b.n	8002a60 <HAL_ADC_Start_IT+0x184>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a25      	ldr	r2, [pc, #148]	; (8002a84 <HAL_ADC_Start_IT+0x1a8>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d10e      	bne.n	8002a12 <HAL_ADC_Start_IT+0x136>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d107      	bne.n	8002a12 <HAL_ADC_Start_IT+0x136>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689a      	ldr	r2, [r3, #8]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a10:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8002a12:	4b1b      	ldr	r3, [pc, #108]	; (8002a80 <HAL_ADC_Start_IT+0x1a4>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	f003 0310 	and.w	r3, r3, #16
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d120      	bne.n	8002a60 <HAL_ADC_Start_IT+0x184>
      {
        /* if instance of handle correspond to ADC3 and  no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a19      	ldr	r2, [pc, #100]	; (8002a88 <HAL_ADC_Start_IT+0x1ac>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d11b      	bne.n	8002a60 <HAL_ADC_Start_IT+0x184>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d114      	bne.n	8002a60 <HAL_ADC_Start_IT+0x184>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	689a      	ldr	r2, [r3, #8]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002a44:	609a      	str	r2, [r3, #8]
 8002a46:	e00b      	b.n	8002a60 <HAL_ADC_Start_IT+0x184>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4c:	f043 0210 	orr.w	r2, r3, #16
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a58:	f043 0201 	orr.w	r2, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	20000180 	.word	0x20000180
 8002a74:	431bde83 	.word	0x431bde83
 8002a78:	fffff8fe 	.word	0xfffff8fe
 8002a7c:	04000020 	.word	0x04000020
 8002a80:	40012300 	.word	0x40012300
 8002a84:	40012000 	.word	0x40012000
 8002a88:	40012200 	.word	0x40012200

08002a8c <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_ADC_Stop_IT+0x16>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e027      	b.n	8002af2 <HAL_ADC_Stop_IT+0x66>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0201 	bic.w	r2, r2, #1
 8002ab8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f003 0301 	and.w	r3, r3, #1
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d10f      	bne.n	8002ae8 <HAL_ADC_Stop_IT+0x5c>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	6859      	ldr	r1, [r3, #4]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	4b0b      	ldr	r3, [pc, #44]	; (8002b00 <HAL_ADC_Stop_IT+0x74>)
 8002ad4:	400b      	ands	r3, r1
 8002ad6:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002adc:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <HAL_ADC_Stop_IT+0x78>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	f043 0201 	orr.w	r2, r3, #1
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2200      	movs	r2, #0
 8002aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	fbffffdf 	.word	0xfbffffdf
 8002b04:	ffffeefe 	.word	0xffffeefe

08002b08 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b086      	sub	sp, #24
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0, tmp2 = 0;
 8002b10:	2300      	movs	r3, #0
 8002b12:	617b      	str	r3, [r7, #20]
 8002b14:	2300      	movs	r3, #0
 8002b16:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	f003 0320 	and.w	r3, r3, #32
 8002b36:	613b      	str	r3, [r7, #16]

  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002b38:	697b      	ldr	r3, [r7, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d049      	beq.n	8002bd2 <HAL_ADC_IRQHandler+0xca>
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d046      	beq.n	8002bd2 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f003 0310 	and.w	r3, r3, #16
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b54:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F7, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d12b      	bne.n	8002bc2 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d127      	bne.n	8002bc2 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d006      	beq.n	8002b8e <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d119      	bne.n	8002bc2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f022 0220 	bic.w	r2, r2, #32
 8002b9c:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d105      	bne.n	8002bc2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bba:	f043 0201 	orr.w	r2, r3, #1
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f8b0 	bl	8002d28 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f06f 0212 	mvn.w	r2, #18
 8002bd0:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	f003 0304 	and.w	r3, r3, #4
 8002bd8:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002be0:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d057      	beq.n	8002c98 <HAL_ADC_IRQHandler+0x190>
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d054      	beq.n	8002c98 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf2:	f003 0310 	and.w	r3, r3, #16
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d105      	bne.n	8002c06 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfe:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d139      	bne.n	8002c88 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c1a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d006      	beq.n	8002c30 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL) ||
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d12b      	bne.n	8002c88 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d124      	bne.n	8002c88 <HAL_ADC_IRQHandler+0x180>
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d11d      	bne.n	8002c88 <HAL_ADC_IRQHandler+0x180>
       (hadc->Init.ContinuousConvMode == DISABLE))))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	699b      	ldr	r3, [r3, #24]
       (ADC_IS_SOFTWARE_START_REGULAR(hadc) &&
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d119      	bne.n	8002c88 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c62:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c68:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d105      	bne.n	8002c88 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c80:	f043 0201 	orr.w	r2, r3, #1
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fabb 	bl	8003204 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f06f 020c 	mvn.w	r2, #12
 8002c96:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d017      	beq.n	8002cde <HAL_ADC_IRQHandler+0x1d6>
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d014      	beq.n	8002cde <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f003 0301 	and.w	r3, r3, #1
 8002cbe:	2b01      	cmp	r3, #1
 8002cc0:	d10d      	bne.n	8002cde <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 f834 	bl	8002d3c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f06f 0201 	mvn.w	r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f003 0320 	and.w	r3, r3, #32
 8002ce4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002cec:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d015      	beq.n	8002d20 <HAL_ADC_IRQHandler+0x218>
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d012      	beq.n	8002d20 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F7, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cfe:	f043 0202 	orr.w	r2, r3, #2
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f06f 0220 	mvn.w	r2, #32
 8002d0e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	f000 f81d 	bl	8002d50 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f06f 0220 	mvn.w	r2, #32
 8002d1e:	601a      	str	r2, [r3, #0]
  }
}
 8002d20:	bf00      	nop
 8002d22:	3718      	adds	r7, #24
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002d44:	bf00      	nop
 8002d46:	370c      	adds	r7, #12
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4e:	4770      	bx	lr

08002d50 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002d58:	bf00      	nop
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b085      	sub	sp, #20
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
 8002d6c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d101      	bne.n	8002d80 <HAL_ADC_ConfigChannel+0x1c>
 8002d7c:	2302      	movs	r3, #2
 8002d7e:	e136      	b.n	8002fee <HAL_ADC_ConfigChannel+0x28a>
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	2b09      	cmp	r3, #9
 8002d8e:	d93a      	bls.n	8002e06 <HAL_ADC_ConfigChannel+0xa2>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002d98:	d035      	beq.n	8002e06 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	68d9      	ldr	r1, [r3, #12]
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	b29b      	uxth	r3, r3
 8002da6:	461a      	mov	r2, r3
 8002da8:	4613      	mov	r3, r2
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	4413      	add	r3, r2
 8002dae:	3b1e      	subs	r3, #30
 8002db0:	2207      	movs	r2, #7
 8002db2:	fa02 f303 	lsl.w	r3, r2, r3
 8002db6:	43da      	mvns	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	400a      	ands	r2, r1
 8002dbe:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a8d      	ldr	r2, [pc, #564]	; (8002ffc <HAL_ADC_ConfigChannel+0x298>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d10a      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	68d9      	ldr	r1, [r3, #12]
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	061a      	lsls	r2, r3, #24
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002dde:	e035      	b.n	8002e4c <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	68d9      	ldr	r1, [r3, #12]
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	689a      	ldr	r2, [r3, #8]
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	4618      	mov	r0, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	4403      	add	r3, r0
 8002df8:	3b1e      	subs	r3, #30
 8002dfa:	409a      	lsls	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002e04:	e022      	b.n	8002e4c <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	6919      	ldr	r1, [r3, #16]
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	461a      	mov	r2, r3
 8002e14:	4613      	mov	r3, r2
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	4413      	add	r3, r2
 8002e1a:	2207      	movs	r2, #7
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	43da      	mvns	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	400a      	ands	r2, r1
 8002e28:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6919      	ldr	r1, [r3, #16]
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	b29b      	uxth	r3, r3
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	005b      	lsls	r3, r3, #1
 8002e40:	4403      	add	r3, r0
 8002e42:	409a      	lsls	r2, r3
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	2b06      	cmp	r3, #6
 8002e52:	d824      	bhi.n	8002e9e <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	4613      	mov	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4413      	add	r3, r2
 8002e64:	3b05      	subs	r3, #5
 8002e66:	221f      	movs	r2, #31
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43da      	mvns	r2, r3
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	400a      	ands	r2, r1
 8002e74:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	b29b      	uxth	r3, r3
 8002e82:	4618      	mov	r0, r3
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	3b05      	subs	r3, #5
 8002e90:	fa00 f203 	lsl.w	r2, r0, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	635a      	str	r2, [r3, #52]	; 0x34
 8002e9c:	e04c      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	2b0c      	cmp	r3, #12
 8002ea4:	d824      	bhi.n	8002ef0 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	009b      	lsls	r3, r3, #2
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3b23      	subs	r3, #35	; 0x23
 8002eb8:	221f      	movs	r2, #31
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	400a      	ands	r2, r1
 8002ec6:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	4613      	mov	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	4413      	add	r3, r2
 8002ee0:	3b23      	subs	r3, #35	; 0x23
 8002ee2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	631a      	str	r2, [r3, #48]	; 0x30
 8002eee:	e023      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685a      	ldr	r2, [r3, #4]
 8002efa:	4613      	mov	r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	4413      	add	r3, r2
 8002f00:	3b41      	subs	r3, #65	; 0x41
 8002f02:	221f      	movs	r2, #31
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43da      	mvns	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	400a      	ands	r2, r1
 8002f10:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	4618      	mov	r0, r3
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	3b41      	subs	r3, #65	; 0x41
 8002f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4a30      	ldr	r2, [pc, #192]	; (8003000 <HAL_ADC_ConfigChannel+0x29c>)
 8002f3e:	4293      	cmp	r3, r2
 8002f40:	d10a      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x1f4>
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f4a:	d105      	bne.n	8002f58 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8002f4c:	4b2d      	ldr	r3, [pc, #180]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f4e:	685b      	ldr	r3, [r3, #4]
 8002f50:	4a2c      	ldr	r2, [pc, #176]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f52:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002f56:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4a28      	ldr	r2, [pc, #160]	; (8003000 <HAL_ADC_ConfigChannel+0x29c>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d10f      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x21e>
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	2b12      	cmp	r3, #18
 8002f68:	d10b      	bne.n	8002f82 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8002f6a:	4b26      	ldr	r3, [pc, #152]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	4a25      	ldr	r2, [pc, #148]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f70:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002f74:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8002f76:	4b23      	ldr	r3, [pc, #140]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	4a22      	ldr	r2, [pc, #136]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002f7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002f80:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a1e      	ldr	r2, [pc, #120]	; (8003000 <HAL_ADC_ConfigChannel+0x29c>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d12b      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x280>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a1a      	ldr	r2, [pc, #104]	; (8002ffc <HAL_ADC_ConfigChannel+0x298>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d003      	beq.n	8002f9e <HAL_ADC_ConfigChannel+0x23a>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2b11      	cmp	r3, #17
 8002f9c:	d122      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8002f9e:	4b19      	ldr	r3, [pc, #100]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	4a18      	ldr	r2, [pc, #96]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fa4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002fa8:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002faa:	4b16      	ldr	r3, [pc, #88]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	4a15      	ldr	r2, [pc, #84]	; (8003004 <HAL_ADC_ConfigChannel+0x2a0>)
 8002fb0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002fb4:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a10      	ldr	r2, [pc, #64]	; (8002ffc <HAL_ADC_ConfigChannel+0x298>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d111      	bne.n	8002fe4 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002fc0:	4b11      	ldr	r3, [pc, #68]	; (8003008 <HAL_ADC_ConfigChannel+0x2a4>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a11      	ldr	r2, [pc, #68]	; (800300c <HAL_ADC_ConfigChannel+0x2a8>)
 8002fc6:	fba2 2303 	umull	r2, r3, r2, r3
 8002fca:	0c9a      	lsrs	r2, r3, #18
 8002fcc:	4613      	mov	r3, r2
 8002fce:	009b      	lsls	r3, r3, #2
 8002fd0:	4413      	add	r3, r2
 8002fd2:	005b      	lsls	r3, r3, #1
 8002fd4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fd6:	e002      	b.n	8002fde <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	3b01      	subs	r3, #1
 8002fdc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1f9      	bne.n	8002fd8 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	10000012 	.word	0x10000012
 8003000:	40012000 	.word	0x40012000
 8003004:	40012300 	.word	0x40012300
 8003008:	20000180 	.word	0x20000180
 800300c:	431bde83 	.word	0x431bde83

08003010 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003010:	b480      	push	{r7}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003018:	4b78      	ldr	r3, [pc, #480]	; (80031fc <ADC_Init+0x1ec>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4a77      	ldr	r2, [pc, #476]	; (80031fc <ADC_Init+0x1ec>)
 800301e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003022:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003024:	4b75      	ldr	r3, [pc, #468]	; (80031fc <ADC_Init+0x1ec>)
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	4973      	ldr	r1, [pc, #460]	; (80031fc <ADC_Init+0x1ec>)
 800302e:	4313      	orrs	r3, r2
 8003030:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	685a      	ldr	r2, [r3, #4]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003040:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	6859      	ldr	r1, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	691b      	ldr	r3, [r3, #16]
 800304c:	021a      	lsls	r2, r3, #8
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	430a      	orrs	r2, r1
 8003054:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	685a      	ldr	r2, [r3, #4]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003064:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	6859      	ldr	r1, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689a      	ldr	r2, [r3, #8]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003086:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6899      	ldr	r1, [r3, #8]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68da      	ldr	r2, [r3, #12]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	430a      	orrs	r2, r1
 8003098:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800309e:	4a58      	ldr	r2, [pc, #352]	; (8003200 <ADC_Init+0x1f0>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d022      	beq.n	80030ea <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030b2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	6899      	ldr	r1, [r3, #8]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80030d4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	6899      	ldr	r1, [r3, #8]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	430a      	orrs	r2, r1
 80030e6:	609a      	str	r2, [r3, #8]
 80030e8:	e00f      	b.n	800310a <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689a      	ldr	r2, [r3, #8]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80030f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689a      	ldr	r2, [r3, #8]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003108:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	689a      	ldr	r2, [r3, #8]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f022 0202 	bic.w	r2, r2, #2
 8003118:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6899      	ldr	r1, [r3, #8]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	005a      	lsls	r2, r3, #1
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	430a      	orrs	r2, r1
 800312c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d01b      	beq.n	8003170 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	685a      	ldr	r2, [r3, #4]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003146:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003156:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6859      	ldr	r1, [r3, #4]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003162:	3b01      	subs	r3, #1
 8003164:	035a      	lsls	r2, r3, #13
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	430a      	orrs	r2, r1
 800316c:	605a      	str	r2, [r3, #4]
 800316e:	e007      	b.n	8003180 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	685a      	ldr	r2, [r3, #4]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800317e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800318e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	3b01      	subs	r3, #1
 800319c:	051a      	lsls	r2, r3, #20
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	430a      	orrs	r2, r1
 80031a4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	689a      	ldr	r2, [r3, #8]
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80031b4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6899      	ldr	r1, [r3, #8]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80031c2:	025a      	lsls	r2, r3, #9
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	430a      	orrs	r2, r1
 80031ca:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6899      	ldr	r1, [r3, #8]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	695b      	ldr	r3, [r3, #20]
 80031e6:	029a      	lsls	r2, r3, #10
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	430a      	orrs	r2, r1
 80031ee:	609a      	str	r2, [r3, #8]
}
 80031f0:	bf00      	nop
 80031f2:	370c      	adds	r7, #12
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	40012300 	.word	0x40012300
 8003200:	0f000001 	.word	0x0f000001

08003204 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800320c:	bf00      	nop
 800320e:	370c      	adds	r7, #12
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr

08003218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003218:	b480      	push	{r7}
 800321a:	b085      	sub	sp, #20
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f003 0307 	and.w	r3, r3, #7
 8003226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <__NVIC_SetPriorityGrouping+0x40>)
 800322a:	68db      	ldr	r3, [r3, #12]
 800322c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800322e:	68ba      	ldr	r2, [r7, #8]
 8003230:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003234:	4013      	ands	r3, r2
 8003236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800323c:	68bb      	ldr	r3, [r7, #8]
 800323e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003240:	4b06      	ldr	r3, [pc, #24]	; (800325c <__NVIC_SetPriorityGrouping+0x44>)
 8003242:	4313      	orrs	r3, r2
 8003244:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003246:	4a04      	ldr	r2, [pc, #16]	; (8003258 <__NVIC_SetPriorityGrouping+0x40>)
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	60d3      	str	r3, [r2, #12]
}
 800324c:	bf00      	nop
 800324e:	3714      	adds	r7, #20
 8003250:	46bd      	mov	sp, r7
 8003252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003256:	4770      	bx	lr
 8003258:	e000ed00 	.word	0xe000ed00
 800325c:	05fa0000 	.word	0x05fa0000

08003260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003264:	4b04      	ldr	r3, [pc, #16]	; (8003278 <__NVIC_GetPriorityGrouping+0x18>)
 8003266:	68db      	ldr	r3, [r3, #12]
 8003268:	0a1b      	lsrs	r3, r3, #8
 800326a:	f003 0307 	and.w	r3, r3, #7
}
 800326e:	4618      	mov	r0, r3
 8003270:	46bd      	mov	sp, r7
 8003272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003276:	4770      	bx	lr
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	4603      	mov	r3, r0
 8003284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800328a:	2b00      	cmp	r3, #0
 800328c:	db0b      	blt.n	80032a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	f003 021f 	and.w	r2, r3, #31
 8003294:	4907      	ldr	r1, [pc, #28]	; (80032b4 <__NVIC_EnableIRQ+0x38>)
 8003296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329a:	095b      	lsrs	r3, r3, #5
 800329c:	2001      	movs	r0, #1
 800329e:	fa00 f202 	lsl.w	r2, r0, r2
 80032a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80032a6:	bf00      	nop
 80032a8:	370c      	adds	r7, #12
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	e000e100 	.word	0xe000e100

080032b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	6039      	str	r1, [r7, #0]
 80032c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80032c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	db0a      	blt.n	80032e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	490c      	ldr	r1, [pc, #48]	; (8003304 <__NVIC_SetPriority+0x4c>)
 80032d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d6:	0112      	lsls	r2, r2, #4
 80032d8:	b2d2      	uxtb	r2, r2
 80032da:	440b      	add	r3, r1
 80032dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032e0:	e00a      	b.n	80032f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	b2da      	uxtb	r2, r3
 80032e6:	4908      	ldr	r1, [pc, #32]	; (8003308 <__NVIC_SetPriority+0x50>)
 80032e8:	79fb      	ldrb	r3, [r7, #7]
 80032ea:	f003 030f 	and.w	r3, r3, #15
 80032ee:	3b04      	subs	r3, #4
 80032f0:	0112      	lsls	r2, r2, #4
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	440b      	add	r3, r1
 80032f6:	761a      	strb	r2, [r3, #24]
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	e000e100 	.word	0xe000e100
 8003308:	e000ed00 	.word	0xe000ed00

0800330c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800330c:	b480      	push	{r7}
 800330e:	b089      	sub	sp, #36	; 0x24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f003 0307 	and.w	r3, r3, #7
 800331e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	f1c3 0307 	rsb	r3, r3, #7
 8003326:	2b04      	cmp	r3, #4
 8003328:	bf28      	it	cs
 800332a:	2304      	movcs	r3, #4
 800332c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3304      	adds	r3, #4
 8003332:	2b06      	cmp	r3, #6
 8003334:	d902      	bls.n	800333c <NVIC_EncodePriority+0x30>
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	3b03      	subs	r3, #3
 800333a:	e000      	b.n	800333e <NVIC_EncodePriority+0x32>
 800333c:	2300      	movs	r3, #0
 800333e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003340:	f04f 32ff 	mov.w	r2, #4294967295
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	43da      	mvns	r2, r3
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	401a      	ands	r2, r3
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003354:	f04f 31ff 	mov.w	r1, #4294967295
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	fa01 f303 	lsl.w	r3, r1, r3
 800335e:	43d9      	mvns	r1, r3
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003364:	4313      	orrs	r3, r2
         );
}
 8003366:	4618      	mov	r0, r3
 8003368:	3724      	adds	r7, #36	; 0x24
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
	...

08003374 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b082      	sub	sp, #8
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	3b01      	subs	r3, #1
 8003380:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003384:	d301      	bcc.n	800338a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003386:	2301      	movs	r3, #1
 8003388:	e00f      	b.n	80033aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800338a:	4a0a      	ldr	r2, [pc, #40]	; (80033b4 <SysTick_Config+0x40>)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	3b01      	subs	r3, #1
 8003390:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003392:	210f      	movs	r1, #15
 8003394:	f04f 30ff 	mov.w	r0, #4294967295
 8003398:	f7ff ff8e 	bl	80032b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800339c:	4b05      	ldr	r3, [pc, #20]	; (80033b4 <SysTick_Config+0x40>)
 800339e:	2200      	movs	r2, #0
 80033a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033a2:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <SysTick_Config+0x40>)
 80033a4:	2207      	movs	r2, #7
 80033a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	e000e010 	.word	0xe000e010

080033b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b082      	sub	sp, #8
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff ff29 	bl	8003218 <__NVIC_SetPriorityGrouping>
}
 80033c6:	bf00      	nop
 80033c8:	3708      	adds	r7, #8
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b086      	sub	sp, #24
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	4603      	mov	r3, r0
 80033d6:	60b9      	str	r1, [r7, #8]
 80033d8:	607a      	str	r2, [r7, #4]
 80033da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033dc:	2300      	movs	r3, #0
 80033de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033e0:	f7ff ff3e 	bl	8003260 <__NVIC_GetPriorityGrouping>
 80033e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033e6:	687a      	ldr	r2, [r7, #4]
 80033e8:	68b9      	ldr	r1, [r7, #8]
 80033ea:	6978      	ldr	r0, [r7, #20]
 80033ec:	f7ff ff8e 	bl	800330c <NVIC_EncodePriority>
 80033f0:	4602      	mov	r2, r0
 80033f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033f6:	4611      	mov	r1, r2
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7ff ff5d 	bl	80032b8 <__NVIC_SetPriority>
}
 80033fe:	bf00      	nop
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}

08003406 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003406:	b580      	push	{r7, lr}
 8003408:	b082      	sub	sp, #8
 800340a:	af00      	add	r7, sp, #0
 800340c:	4603      	mov	r3, r0
 800340e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003410:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003414:	4618      	mov	r0, r3
 8003416:	f7ff ff31 	bl	800327c <__NVIC_EnableIRQ>
}
 800341a:	bf00      	nop
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003422:	b580      	push	{r7, lr}
 8003424:	b082      	sub	sp, #8
 8003426:	af00      	add	r7, sp, #0
 8003428:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff ffa2 	bl	8003374 <SysTick_Config>
 8003430:	4603      	mov	r3, r0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3708      	adds	r7, #8
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}

0800343a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800343a:	b580      	push	{r7, lr}
 800343c:	b084      	sub	sp, #16
 800343e:	af00      	add	r7, sp, #0
 8003440:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003446:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003448:	f7ff f9d4 	bl	80027f4 <HAL_GetTick>
 800344c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b02      	cmp	r3, #2
 8003458:	d008      	beq.n	800346c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2280      	movs	r2, #128	; 0x80
 800345e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2200      	movs	r2, #0
 8003464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e052      	b.n	8003512 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f022 0216 	bic.w	r2, r2, #22
 800347a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	695a      	ldr	r2, [r3, #20]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800348a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003490:	2b00      	cmp	r3, #0
 8003492:	d103      	bne.n	800349c <HAL_DMA_Abort+0x62>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003498:	2b00      	cmp	r3, #0
 800349a:	d007      	beq.n	80034ac <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f022 0208 	bic.w	r2, r2, #8
 80034aa:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0201 	bic.w	r2, r2, #1
 80034ba:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034bc:	e013      	b.n	80034e6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80034be:	f7ff f999 	bl	80027f4 <HAL_GetTick>
 80034c2:	4602      	mov	r2, r0
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b05      	cmp	r3, #5
 80034ca:	d90c      	bls.n	80034e6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2220      	movs	r2, #32
 80034d0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2203      	movs	r2, #3
 80034d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2200      	movs	r2, #0
 80034de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e015      	b.n	8003512 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1e4      	bne.n	80034be <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f8:	223f      	movs	r2, #63	; 0x3f
 80034fa:	409a      	lsls	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d004      	beq.n	8003538 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2280      	movs	r2, #128	; 0x80
 8003532:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e00c      	b.n	8003552 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2205      	movs	r2, #5
 800353c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f022 0201 	bic.w	r2, r2, #1
 800354e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	370c      	adds	r7, #12
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
	...

08003560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003560:	b480      	push	{r7}
 8003562:	b089      	sub	sp, #36	; 0x24
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800356a:	2300      	movs	r3, #0
 800356c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800356e:	2300      	movs	r3, #0
 8003570:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003572:	2300      	movs	r3, #0
 8003574:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003576:	2300      	movs	r3, #0
 8003578:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800357a:	2300      	movs	r3, #0
 800357c:	61fb      	str	r3, [r7, #28]
 800357e:	e175      	b.n	800386c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003580:	2201      	movs	r2, #1
 8003582:	69fb      	ldr	r3, [r7, #28]
 8003584:	fa02 f303 	lsl.w	r3, r2, r3
 8003588:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4013      	ands	r3, r2
 8003592:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	697b      	ldr	r3, [r7, #20]
 8003598:	429a      	cmp	r2, r3
 800359a:	f040 8164 	bne.w	8003866 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f003 0303 	and.w	r3, r3, #3
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d005      	beq.n	80035b6 <HAL_GPIO_Init+0x56>
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	f003 0303 	and.w	r3, r3, #3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d130      	bne.n	8003618 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80035bc:	69fb      	ldr	r3, [r7, #28]
 80035be:	005b      	lsls	r3, r3, #1
 80035c0:	2203      	movs	r2, #3
 80035c2:	fa02 f303 	lsl.w	r3, r2, r3
 80035c6:	43db      	mvns	r3, r3
 80035c8:	69ba      	ldr	r2, [r7, #24]
 80035ca:	4013      	ands	r3, r2
 80035cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	005b      	lsls	r3, r3, #1
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	69ba      	ldr	r2, [r7, #24]
 80035dc:	4313      	orrs	r3, r2
 80035de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035ec:	2201      	movs	r2, #1
 80035ee:	69fb      	ldr	r3, [r7, #28]
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	43db      	mvns	r3, r3
 80035f6:	69ba      	ldr	r2, [r7, #24]
 80035f8:	4013      	ands	r3, r2
 80035fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	091b      	lsrs	r3, r3, #4
 8003602:	f003 0201 	and.w	r2, r3, #1
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4313      	orrs	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	f003 0303 	and.w	r3, r3, #3
 8003620:	2b03      	cmp	r3, #3
 8003622:	d017      	beq.n	8003654 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	005b      	lsls	r3, r3, #1
 800362e:	2203      	movs	r2, #3
 8003630:	fa02 f303 	lsl.w	r3, r2, r3
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	689a      	ldr	r2, [r3, #8]
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	005b      	lsls	r3, r3, #1
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	4313      	orrs	r3, r2
 800364c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	69ba      	ldr	r2, [r7, #24]
 8003652:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b02      	cmp	r3, #2
 800365e:	d123      	bne.n	80036a8 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	08da      	lsrs	r2, r3, #3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3208      	adds	r2, #8
 8003668:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800366c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	f003 0307 	and.w	r3, r3, #7
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	220f      	movs	r2, #15
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	43db      	mvns	r3, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4013      	ands	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	691a      	ldr	r2, [r3, #16]
 8003688:	69fb      	ldr	r3, [r7, #28]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	fa02 f303 	lsl.w	r3, r2, r3
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	4313      	orrs	r3, r2
 8003698:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	08da      	lsrs	r2, r3, #3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	3208      	adds	r2, #8
 80036a2:	69b9      	ldr	r1, [r7, #24]
 80036a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	005b      	lsls	r3, r3, #1
 80036b2:	2203      	movs	r2, #3
 80036b4:	fa02 f303 	lsl.w	r3, r2, r3
 80036b8:	43db      	mvns	r3, r3
 80036ba:	69ba      	ldr	r2, [r7, #24]
 80036bc:	4013      	ands	r3, r2
 80036be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 0203 	and.w	r2, r3, #3
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	fa02 f303 	lsl.w	r3, r2, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	f000 80be 	beq.w	8003866 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ea:	4b66      	ldr	r3, [pc, #408]	; (8003884 <HAL_GPIO_Init+0x324>)
 80036ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ee:	4a65      	ldr	r2, [pc, #404]	; (8003884 <HAL_GPIO_Init+0x324>)
 80036f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036f4:	6453      	str	r3, [r2, #68]	; 0x44
 80036f6:	4b63      	ldr	r3, [pc, #396]	; (8003884 <HAL_GPIO_Init+0x324>)
 80036f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036fe:	60fb      	str	r3, [r7, #12]
 8003700:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003702:	4a61      	ldr	r2, [pc, #388]	; (8003888 <HAL_GPIO_Init+0x328>)
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	089b      	lsrs	r3, r3, #2
 8003708:	3302      	adds	r3, #2
 800370a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800370e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	f003 0303 	and.w	r3, r3, #3
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	220f      	movs	r2, #15
 800371a:	fa02 f303 	lsl.w	r3, r2, r3
 800371e:	43db      	mvns	r3, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4013      	ands	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a58      	ldr	r2, [pc, #352]	; (800388c <HAL_GPIO_Init+0x32c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d037      	beq.n	800379e <HAL_GPIO_Init+0x23e>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a57      	ldr	r2, [pc, #348]	; (8003890 <HAL_GPIO_Init+0x330>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d031      	beq.n	800379a <HAL_GPIO_Init+0x23a>
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	4a56      	ldr	r2, [pc, #344]	; (8003894 <HAL_GPIO_Init+0x334>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d02b      	beq.n	8003796 <HAL_GPIO_Init+0x236>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	4a55      	ldr	r2, [pc, #340]	; (8003898 <HAL_GPIO_Init+0x338>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d025      	beq.n	8003792 <HAL_GPIO_Init+0x232>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	4a54      	ldr	r2, [pc, #336]	; (800389c <HAL_GPIO_Init+0x33c>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d01f      	beq.n	800378e <HAL_GPIO_Init+0x22e>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	4a53      	ldr	r2, [pc, #332]	; (80038a0 <HAL_GPIO_Init+0x340>)
 8003752:	4293      	cmp	r3, r2
 8003754:	d019      	beq.n	800378a <HAL_GPIO_Init+0x22a>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	4a52      	ldr	r2, [pc, #328]	; (80038a4 <HAL_GPIO_Init+0x344>)
 800375a:	4293      	cmp	r3, r2
 800375c:	d013      	beq.n	8003786 <HAL_GPIO_Init+0x226>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	4a51      	ldr	r2, [pc, #324]	; (80038a8 <HAL_GPIO_Init+0x348>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d00d      	beq.n	8003782 <HAL_GPIO_Init+0x222>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	4a50      	ldr	r2, [pc, #320]	; (80038ac <HAL_GPIO_Init+0x34c>)
 800376a:	4293      	cmp	r3, r2
 800376c:	d007      	beq.n	800377e <HAL_GPIO_Init+0x21e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a4f      	ldr	r2, [pc, #316]	; (80038b0 <HAL_GPIO_Init+0x350>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d101      	bne.n	800377a <HAL_GPIO_Init+0x21a>
 8003776:	2309      	movs	r3, #9
 8003778:	e012      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 800377a:	230a      	movs	r3, #10
 800377c:	e010      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 800377e:	2308      	movs	r3, #8
 8003780:	e00e      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 8003782:	2307      	movs	r3, #7
 8003784:	e00c      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 8003786:	2306      	movs	r3, #6
 8003788:	e00a      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 800378a:	2305      	movs	r3, #5
 800378c:	e008      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 800378e:	2304      	movs	r3, #4
 8003790:	e006      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 8003792:	2303      	movs	r3, #3
 8003794:	e004      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 8003796:	2302      	movs	r3, #2
 8003798:	e002      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 800379a:	2301      	movs	r3, #1
 800379c:	e000      	b.n	80037a0 <HAL_GPIO_Init+0x240>
 800379e:	2300      	movs	r3, #0
 80037a0:	69fa      	ldr	r2, [r7, #28]
 80037a2:	f002 0203 	and.w	r2, r2, #3
 80037a6:	0092      	lsls	r2, r2, #2
 80037a8:	4093      	lsls	r3, r2
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4313      	orrs	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80037b0:	4935      	ldr	r1, [pc, #212]	; (8003888 <HAL_GPIO_Init+0x328>)
 80037b2:	69fb      	ldr	r3, [r7, #28]
 80037b4:	089b      	lsrs	r3, r3, #2
 80037b6:	3302      	adds	r3, #2
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037be:	4b3d      	ldr	r3, [pc, #244]	; (80038b4 <HAL_GPIO_Init+0x354>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	43db      	mvns	r3, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4013      	ands	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80037e2:	4a34      	ldr	r2, [pc, #208]	; (80038b4 <HAL_GPIO_Init+0x354>)
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037e8:	4b32      	ldr	r3, [pc, #200]	; (80038b4 <HAL_GPIO_Init+0x354>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4013      	ands	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800380c:	4a29      	ldr	r2, [pc, #164]	; (80038b4 <HAL_GPIO_Init+0x354>)
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003812:	4b28      	ldr	r3, [pc, #160]	; (80038b4 <HAL_GPIO_Init+0x354>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	4313      	orrs	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003836:	4a1f      	ldr	r2, [pc, #124]	; (80038b4 <HAL_GPIO_Init+0x354>)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800383c:	4b1d      	ldr	r3, [pc, #116]	; (80038b4 <HAL_GPIO_Init+0x354>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	43db      	mvns	r3, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4013      	ands	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	4313      	orrs	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003860:	4a14      	ldr	r2, [pc, #80]	; (80038b4 <HAL_GPIO_Init+0x354>)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	3301      	adds	r3, #1
 800386a:	61fb      	str	r3, [r7, #28]
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	2b0f      	cmp	r3, #15
 8003870:	f67f ae86 	bls.w	8003580 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003874:	bf00      	nop
 8003876:	bf00      	nop
 8003878:	3724      	adds	r7, #36	; 0x24
 800387a:	46bd      	mov	sp, r7
 800387c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003880:	4770      	bx	lr
 8003882:	bf00      	nop
 8003884:	40023800 	.word	0x40023800
 8003888:	40013800 	.word	0x40013800
 800388c:	40020000 	.word	0x40020000
 8003890:	40020400 	.word	0x40020400
 8003894:	40020800 	.word	0x40020800
 8003898:	40020c00 	.word	0x40020c00
 800389c:	40021000 	.word	0x40021000
 80038a0:	40021400 	.word	0x40021400
 80038a4:	40021800 	.word	0x40021800
 80038a8:	40021c00 	.word	0x40021c00
 80038ac:	40022000 	.word	0x40022000
 80038b0:	40022400 	.word	0x40022400
 80038b4:	40013c00 	.word	0x40013c00

080038b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	887b      	ldrh	r3, [r7, #2]
 80038ca:	4013      	ands	r3, r2
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d002      	beq.n	80038d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80038d0:	2301      	movs	r3, #1
 80038d2:	73fb      	strb	r3, [r7, #15]
 80038d4:	e001      	b.n	80038da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80038d6:	2300      	movs	r3, #0
 80038d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3714      	adds	r7, #20
 80038e0:	46bd      	mov	sp, r7
 80038e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e6:	4770      	bx	lr

080038e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	460b      	mov	r3, r1
 80038f2:	807b      	strh	r3, [r7, #2]
 80038f4:	4613      	mov	r3, r2
 80038f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038f8:	787b      	ldrb	r3, [r7, #1]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038fe:	887a      	ldrh	r2, [r7, #2]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003904:	e003      	b.n	800390e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003906:	887b      	ldrh	r3, [r7, #2]
 8003908:	041a      	lsls	r2, r3, #16
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	619a      	str	r2, [r3, #24]
}
 800390e:	bf00      	nop
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
	...

0800391c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003926:	4b08      	ldr	r3, [pc, #32]	; (8003948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003928:	695a      	ldr	r2, [r3, #20]
 800392a:	88fb      	ldrh	r3, [r7, #6]
 800392c:	4013      	ands	r3, r2
 800392e:	2b00      	cmp	r3, #0
 8003930:	d006      	beq.n	8003940 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003932:	4a05      	ldr	r2, [pc, #20]	; (8003948 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003934:	88fb      	ldrh	r3, [r7, #6]
 8003936:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003938:	88fb      	ldrh	r3, [r7, #6]
 800393a:	4618      	mov	r0, r3
 800393c:	f000 f806 	bl	800394c <HAL_GPIO_EXTI_Callback>
  }
}
 8003940:	bf00      	nop
 8003942:	3708      	adds	r7, #8
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}
 8003948:	40013c00 	.word	0x40013c00

0800394c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	4603      	mov	r3, r0
 8003954:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003956:	bf00      	nop
 8003958:	370c      	adds	r7, #12
 800395a:	46bd      	mov	sp, r7
 800395c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003960:	4770      	bx	lr
	...

08003964 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b082      	sub	sp, #8
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e07f      	b.n	8003a76 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d106      	bne.n	8003990 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800398a:	6878      	ldr	r0, [r7, #4]
 800398c:	f7fd ff7c 	bl	8001888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2224      	movs	r2, #36	; 0x24
 8003994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0201 	bic.w	r2, r2, #1
 80039a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	685a      	ldr	r2, [r3, #4]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80039b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	2b01      	cmp	r3, #1
 80039cc:	d107      	bne.n	80039de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689a      	ldr	r2, [r3, #8]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80039da:	609a      	str	r2, [r3, #8]
 80039dc:	e006      	b.n	80039ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80039ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	d104      	bne.n	80039fe <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80039fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	6859      	ldr	r1, [r3, #4]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	4b1d      	ldr	r3, [pc, #116]	; (8003a80 <HAL_I2C_Init+0x11c>)
 8003a0a:	430b      	orrs	r3, r1
 8003a0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	68da      	ldr	r2, [r3, #12]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	691a      	ldr	r2, [r3, #16]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	695b      	ldr	r3, [r3, #20]
 8003a26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	430a      	orrs	r2, r1
 8003a36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	69d9      	ldr	r1, [r3, #28]
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6a1a      	ldr	r2, [r3, #32]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	430a      	orrs	r2, r1
 8003a46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f042 0201 	orr.w	r2, r2, #1
 8003a56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3708      	adds	r7, #8
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	02008000 	.word	0x02008000

08003a84 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	607a      	str	r2, [r7, #4]
 8003a8e:	461a      	mov	r2, r3
 8003a90:	460b      	mov	r3, r1
 8003a92:	817b      	strh	r3, [r7, #10]
 8003a94:	4613      	mov	r3, r2
 8003a96:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b20      	cmp	r3, #32
 8003aa2:	f040 80da 	bne.w	8003c5a <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_I2C_Master_Transmit+0x30>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e0d3      	b.n	8003c5c <HAL_I2C_Master_Transmit+0x1d8>
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003abc:	f7fe fe9a 	bl	80027f4 <HAL_GetTick>
 8003ac0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	2319      	movs	r3, #25
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003ace:	68f8      	ldr	r0, [r7, #12]
 8003ad0:	f000 f9e6 	bl	8003ea0 <I2C_WaitOnFlagUntilTimeout>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003ada:	2301      	movs	r3, #1
 8003adc:	e0be      	b.n	8003c5c <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2221      	movs	r2, #33	; 0x21
 8003ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2210      	movs	r2, #16
 8003aea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2200      	movs	r2, #0
 8003af2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	687a      	ldr	r2, [r7, #4]
 8003af8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	893a      	ldrh	r2, [r7, #8]
 8003afe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b0a:	b29b      	uxth	r3, r3
 8003b0c:	2bff      	cmp	r3, #255	; 0xff
 8003b0e:	d90e      	bls.n	8003b2e <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	22ff      	movs	r2, #255	; 0xff
 8003b14:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b1a:	b2da      	uxtb	r2, r3
 8003b1c:	8979      	ldrh	r1, [r7, #10]
 8003b1e:	4b51      	ldr	r3, [pc, #324]	; (8003c64 <HAL_I2C_Master_Transmit+0x1e0>)
 8003b20:	9300      	str	r3, [sp, #0]
 8003b22:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003b26:	68f8      	ldr	r0, [r7, #12]
 8003b28:	f000 fbdc 	bl	80042e4 <I2C_TransferConfig>
 8003b2c:	e06c      	b.n	8003c08 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	8979      	ldrh	r1, [r7, #10]
 8003b40:	4b48      	ldr	r3, [pc, #288]	; (8003c64 <HAL_I2C_Master_Transmit+0x1e0>)
 8003b42:	9300      	str	r3, [sp, #0]
 8003b44:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b48:	68f8      	ldr	r0, [r7, #12]
 8003b4a:	f000 fbcb 	bl	80042e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003b4e:	e05b      	b.n	8003c08 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	6a39      	ldr	r1, [r7, #32]
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 f9e3 	bl	8003f20 <I2C_WaitOnTXISFlagUntilTimeout>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e07b      	b.n	8003c5c <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	781a      	ldrb	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b74:	1c5a      	adds	r2, r3, #1
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29a      	uxth	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b8c:	3b01      	subs	r3, #1
 8003b8e:	b29a      	uxth	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d034      	beq.n	8003c08 <HAL_I2C_Master_Transmit+0x184>
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d130      	bne.n	8003c08 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	9300      	str	r3, [sp, #0]
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	2200      	movs	r2, #0
 8003bae:	2180      	movs	r1, #128	; 0x80
 8003bb0:	68f8      	ldr	r0, [r7, #12]
 8003bb2:	f000 f975 	bl	8003ea0 <I2C_WaitOnFlagUntilTimeout>
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d001      	beq.n	8003bc0 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	e04d      	b.n	8003c5c <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	2bff      	cmp	r3, #255	; 0xff
 8003bc8:	d90e      	bls.n	8003be8 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	22ff      	movs	r2, #255	; 0xff
 8003bce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	b2da      	uxtb	r2, r3
 8003bd6:	8979      	ldrh	r1, [r7, #10]
 8003bd8:	2300      	movs	r3, #0
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fb7f 	bl	80042e4 <I2C_TransferConfig>
 8003be6:	e00f      	b.n	8003c08 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	8979      	ldrh	r1, [r7, #10]
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 fb6e 	bl	80042e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c0c:	b29b      	uxth	r3, r3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d19e      	bne.n	8003b50 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	6a39      	ldr	r1, [r7, #32]
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f000 f9c2 	bl	8003fa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	e01a      	b.n	8003c5c <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	6859      	ldr	r1, [r3, #4]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	4b0b      	ldr	r3, [pc, #44]	; (8003c68 <HAL_I2C_Master_Transmit+0x1e4>)
 8003c3a:	400b      	ands	r3, r1
 8003c3c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	2220      	movs	r2, #32
 8003c42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003c56:	2300      	movs	r3, #0
 8003c58:	e000      	b.n	8003c5c <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8003c5a:	2302      	movs	r3, #2
  }
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3718      	adds	r7, #24
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	80002000 	.word	0x80002000
 8003c68:	fe00e800 	.word	0xfe00e800

08003c6c <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b088      	sub	sp, #32
 8003c70:	af02      	add	r7, sp, #8
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	607a      	str	r2, [r7, #4]
 8003c76:	461a      	mov	r2, r3
 8003c78:	460b      	mov	r3, r1
 8003c7a:	817b      	strh	r3, [r7, #10]
 8003c7c:	4613      	mov	r3, r2
 8003c7e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b20      	cmp	r3, #32
 8003c8a:	f040 80db 	bne.w	8003e44 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d101      	bne.n	8003c9c <HAL_I2C_Master_Receive+0x30>
 8003c98:	2302      	movs	r3, #2
 8003c9a:	e0d4      	b.n	8003e46 <HAL_I2C_Master_Receive+0x1da>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003ca4:	f7fe fda6 	bl	80027f4 <HAL_GetTick>
 8003ca8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	2319      	movs	r3, #25
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f8f2 	bl	8003ea0 <I2C_WaitOnFlagUntilTimeout>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e0bf      	b.n	8003e46 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	2222      	movs	r2, #34	; 0x22
 8003cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2210      	movs	r2, #16
 8003cd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	893a      	ldrh	r2, [r7, #8]
 8003ce6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	2bff      	cmp	r3, #255	; 0xff
 8003cf6:	d90e      	bls.n	8003d16 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	22ff      	movs	r2, #255	; 0xff
 8003cfc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	8979      	ldrh	r1, [r7, #10]
 8003d06:	4b52      	ldr	r3, [pc, #328]	; (8003e50 <HAL_I2C_Master_Receive+0x1e4>)
 8003d08:	9300      	str	r3, [sp, #0]
 8003d0a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 fae8 	bl	80042e4 <I2C_TransferConfig>
 8003d14:	e06d      	b.n	8003df2 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d24:	b2da      	uxtb	r2, r3
 8003d26:	8979      	ldrh	r1, [r7, #10]
 8003d28:	4b49      	ldr	r3, [pc, #292]	; (8003e50 <HAL_I2C_Master_Receive+0x1e4>)
 8003d2a:	9300      	str	r3, [sp, #0]
 8003d2c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 fad7 	bl	80042e4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003d36:	e05c      	b.n	8003df2 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d38:	697a      	ldr	r2, [r7, #20]
 8003d3a:	6a39      	ldr	r1, [r7, #32]
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 f96b 	bl	8004018 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d001      	beq.n	8003d4c <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e07c      	b.n	8003e46 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d56:	b2d2      	uxtb	r2, r2
 8003d58:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d68:	3b01      	subs	r3, #1
 8003d6a:	b29a      	uxth	r2, r3
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	3b01      	subs	r3, #1
 8003d78:	b29a      	uxth	r2, r3
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d034      	beq.n	8003df2 <HAL_I2C_Master_Receive+0x186>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d130      	bne.n	8003df2 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003d90:	697b      	ldr	r3, [r7, #20]
 8003d92:	9300      	str	r3, [sp, #0]
 8003d94:	6a3b      	ldr	r3, [r7, #32]
 8003d96:	2200      	movs	r2, #0
 8003d98:	2180      	movs	r1, #128	; 0x80
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f880 	bl	8003ea0 <I2C_WaitOnFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e04d      	b.n	8003e46 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2bff      	cmp	r3, #255	; 0xff
 8003db2:	d90e      	bls.n	8003dd2 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	22ff      	movs	r2, #255	; 0xff
 8003db8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dbe:	b2da      	uxtb	r2, r3
 8003dc0:	8979      	ldrh	r1, [r7, #10]
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	9300      	str	r3, [sp, #0]
 8003dc6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f000 fa8a 	bl	80042e4 <I2C_TransferConfig>
 8003dd0:	e00f      	b.n	8003df2 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003de0:	b2da      	uxtb	r2, r3
 8003de2:	8979      	ldrh	r1, [r7, #10]
 8003de4:	2300      	movs	r3, #0
 8003de6:	9300      	str	r3, [sp, #0]
 8003de8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 fa79 	bl	80042e4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d19d      	bne.n	8003d38 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dfc:	697a      	ldr	r2, [r7, #20]
 8003dfe:	6a39      	ldr	r1, [r7, #32]
 8003e00:	68f8      	ldr	r0, [r7, #12]
 8003e02:	f000 f8cd 	bl	8003fa0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e06:	4603      	mov	r3, r0
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d001      	beq.n	8003e10 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e01a      	b.n	8003e46 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2220      	movs	r2, #32
 8003e16:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	6859      	ldr	r1, [r3, #4]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	4b0c      	ldr	r3, [pc, #48]	; (8003e54 <HAL_I2C_Master_Receive+0x1e8>)
 8003e24:	400b      	ands	r3, r1
 8003e26:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2220      	movs	r2, #32
 8003e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e40:	2300      	movs	r3, #0
 8003e42:	e000      	b.n	8003e46 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003e44:	2302      	movs	r3, #2
  }
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3718      	adds	r7, #24
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}
 8003e4e:	bf00      	nop
 8003e50:	80002400 	.word	0x80002400
 8003e54:	fe00e800 	.word	0xfe00e800

08003e58 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d103      	bne.n	8003e76 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2200      	movs	r2, #0
 8003e74:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	f003 0301 	and.w	r3, r3, #1
 8003e80:	2b01      	cmp	r3, #1
 8003e82:	d007      	beq.n	8003e94 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	699a      	ldr	r2, [r3, #24]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f042 0201 	orr.w	r2, r2, #1
 8003e92:	619a      	str	r2, [r3, #24]
  }
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	4613      	mov	r3, r2
 8003eae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003eb0:	e022      	b.n	8003ef8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eb8:	d01e      	beq.n	8003ef8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eba:	f7fe fc9b 	bl	80027f4 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	683a      	ldr	r2, [r7, #0]
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d302      	bcc.n	8003ed0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d113      	bne.n	8003ef8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed4:	f043 0220 	orr.w	r2, r3, #32
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e00f      	b.n	8003f18 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699a      	ldr	r2, [r3, #24]
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	4013      	ands	r3, r2
 8003f02:	68ba      	ldr	r2, [r7, #8]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	bf0c      	ite	eq
 8003f08:	2301      	moveq	r3, #1
 8003f0a:	2300      	movne	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	461a      	mov	r2, r3
 8003f10:	79fb      	ldrb	r3, [r7, #7]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d0cd      	beq.n	8003eb2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003f16:	2300      	movs	r3, #0
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3710      	adds	r7, #16
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}

08003f20 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f2c:	e02c      	b.n	8003f88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f2e:	687a      	ldr	r2, [r7, #4]
 8003f30:	68b9      	ldr	r1, [r7, #8]
 8003f32:	68f8      	ldr	r0, [r7, #12]
 8003f34:	f000 f8ea 	bl	800410c <I2C_IsErrorOccurred>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d001      	beq.n	8003f42 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e02a      	b.n	8003f98 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f48:	d01e      	beq.n	8003f88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f4a:	f7fe fc53 	bl	80027f4 <HAL_GetTick>
 8003f4e:	4602      	mov	r2, r0
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	1ad3      	subs	r3, r2, r3
 8003f54:	68ba      	ldr	r2, [r7, #8]
 8003f56:	429a      	cmp	r2, r3
 8003f58:	d302      	bcc.n	8003f60 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d113      	bne.n	8003f88 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f64:	f043 0220 	orr.w	r2, r3, #32
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	2220      	movs	r2, #32
 8003f70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e007      	b.n	8003f98 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d1cb      	bne.n	8003f2e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fac:	e028      	b.n	8004000 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fae:	687a      	ldr	r2, [r7, #4]
 8003fb0:	68b9      	ldr	r1, [r7, #8]
 8003fb2:	68f8      	ldr	r0, [r7, #12]
 8003fb4:	f000 f8aa 	bl	800410c <I2C_IsErrorOccurred>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d001      	beq.n	8003fc2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e026      	b.n	8004010 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc2:	f7fe fc17 	bl	80027f4 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d302      	bcc.n	8003fd8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d113      	bne.n	8004000 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fdc:	f043 0220 	orr.w	r2, r3, #32
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2220      	movs	r2, #32
 8003fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	e007      	b.n	8004010 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b20      	cmp	r3, #32
 800400c:	d1cf      	bne.n	8003fae <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800400e:	2300      	movs	r3, #0
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	60f8      	str	r0, [r7, #12]
 8004020:	60b9      	str	r1, [r7, #8]
 8004022:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004024:	e064      	b.n	80040f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	68b9      	ldr	r1, [r7, #8]
 800402a:	68f8      	ldr	r0, [r7, #12]
 800402c:	f000 f86e 	bl	800410c <I2C_IsErrorOccurred>
 8004030:	4603      	mov	r3, r0
 8004032:	2b00      	cmp	r3, #0
 8004034:	d001      	beq.n	800403a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004036:	2301      	movs	r3, #1
 8004038:	e062      	b.n	8004100 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	f003 0320 	and.w	r3, r3, #32
 8004044:	2b20      	cmp	r3, #32
 8004046:	d138      	bne.n	80040ba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	699b      	ldr	r3, [r3, #24]
 800404e:	f003 0304 	and.w	r3, r3, #4
 8004052:	2b04      	cmp	r3, #4
 8004054:	d105      	bne.n	8004062 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800405a:	2b00      	cmp	r3, #0
 800405c:	d001      	beq.n	8004062 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800405e:	2300      	movs	r3, #0
 8004060:	e04e      	b.n	8004100 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	699b      	ldr	r3, [r3, #24]
 8004068:	f003 0310 	and.w	r3, r3, #16
 800406c:	2b10      	cmp	r3, #16
 800406e:	d107      	bne.n	8004080 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2210      	movs	r2, #16
 8004076:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2204      	movs	r2, #4
 800407c:	645a      	str	r2, [r3, #68]	; 0x44
 800407e:	e002      	b.n	8004086 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2220      	movs	r2, #32
 800408c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	6859      	ldr	r1, [r3, #4]
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	4b1b      	ldr	r3, [pc, #108]	; (8004108 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800409a:	400b      	ands	r3, r1
 800409c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2220      	movs	r2, #32
 80040a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80040b6:	2301      	movs	r3, #1
 80040b8:	e022      	b.n	8004100 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040ba:	f7fe fb9b 	bl	80027f4 <HAL_GetTick>
 80040be:	4602      	mov	r2, r0
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	1ad3      	subs	r3, r2, r3
 80040c4:	68ba      	ldr	r2, [r7, #8]
 80040c6:	429a      	cmp	r2, r3
 80040c8:	d302      	bcc.n	80040d0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d10f      	bne.n	80040f0 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d4:	f043 0220 	orr.w	r2, r3, #32
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2220      	movs	r2, #32
 80040e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	e007      	b.n	8004100 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	f003 0304 	and.w	r3, r3, #4
 80040fa:	2b04      	cmp	r3, #4
 80040fc:	d193      	bne.n	8004026 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	fe00e800 	.word	0xfe00e800

0800410c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b08a      	sub	sp, #40	; 0x28
 8004110:	af00      	add	r7, sp, #0
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004118:	2300      	movs	r3, #0
 800411a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004126:	2300      	movs	r3, #0
 8004128:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800412e:	69bb      	ldr	r3, [r7, #24]
 8004130:	f003 0310 	and.w	r3, r3, #16
 8004134:	2b00      	cmp	r3, #0
 8004136:	d075      	beq.n	8004224 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	2210      	movs	r2, #16
 800413e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004140:	e056      	b.n	80041f0 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004148:	d052      	beq.n	80041f0 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800414a:	f7fe fb53 	bl	80027f4 <HAL_GetTick>
 800414e:	4602      	mov	r2, r0
 8004150:	69fb      	ldr	r3, [r7, #28]
 8004152:	1ad3      	subs	r3, r2, r3
 8004154:	68ba      	ldr	r2, [r7, #8]
 8004156:	429a      	cmp	r2, r3
 8004158:	d302      	bcc.n	8004160 <I2C_IsErrorOccurred+0x54>
 800415a:	68bb      	ldr	r3, [r7, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d147      	bne.n	80041f0 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800416a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004172:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800417e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004182:	d12e      	bne.n	80041e2 <I2C_IsErrorOccurred+0xd6>
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800418a:	d02a      	beq.n	80041e2 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 800418c:	7cfb      	ldrb	r3, [r7, #19]
 800418e:	2b20      	cmp	r3, #32
 8004190:	d027      	beq.n	80041e2 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80041a0:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80041a2:	f7fe fb27 	bl	80027f4 <HAL_GetTick>
 80041a6:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041a8:	e01b      	b.n	80041e2 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80041aa:	f7fe fb23 	bl	80027f4 <HAL_GetTick>
 80041ae:	4602      	mov	r2, r0
 80041b0:	69fb      	ldr	r3, [r7, #28]
 80041b2:	1ad3      	subs	r3, r2, r3
 80041b4:	2b19      	cmp	r3, #25
 80041b6:	d914      	bls.n	80041e2 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041bc:	f043 0220 	orr.w	r2, r3, #32
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2220      	movs	r2, #32
 80041c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2200      	movs	r2, #0
 80041d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	f003 0320 	and.w	r3, r3, #32
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	d1dc      	bne.n	80041aa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	f003 0320 	and.w	r3, r3, #32
 80041fa:	2b20      	cmp	r3, #32
 80041fc:	d003      	beq.n	8004206 <I2C_IsErrorOccurred+0xfa>
 80041fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004202:	2b00      	cmp	r3, #0
 8004204:	d09d      	beq.n	8004142 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004206:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800420a:	2b00      	cmp	r3, #0
 800420c:	d103      	bne.n	8004216 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	2220      	movs	r2, #32
 8004214:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004216:	6a3b      	ldr	r3, [r7, #32]
 8004218:	f043 0304 	orr.w	r3, r3, #4
 800421c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00b      	beq.n	800424e <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004236:	6a3b      	ldr	r3, [r7, #32]
 8004238:	f043 0301 	orr.w	r3, r3, #1
 800423c:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004246:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004254:	2b00      	cmp	r3, #0
 8004256:	d00b      	beq.n	8004270 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004258:	6a3b      	ldr	r3, [r7, #32]
 800425a:	f043 0308 	orr.w	r3, r3, #8
 800425e:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004268:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004270:	69bb      	ldr	r3, [r7, #24]
 8004272:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00b      	beq.n	8004292 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800427a:	6a3b      	ldr	r3, [r7, #32]
 800427c:	f043 0302 	orr.w	r3, r3, #2
 8004280:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f44f 7200 	mov.w	r2, #512	; 0x200
 800428a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004292:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004296:	2b00      	cmp	r3, #0
 8004298:	d01c      	beq.n	80042d4 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f7ff fddc 	bl	8003e58 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	4b0d      	ldr	r3, [pc, #52]	; (80042e0 <I2C_IsErrorOccurred+0x1d4>)
 80042ac:	400b      	ands	r3, r1
 80042ae:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80042b4:	6a3b      	ldr	r3, [r7, #32]
 80042b6:	431a      	orrs	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2220      	movs	r2, #32
 80042c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80042d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3728      	adds	r7, #40	; 0x28
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	fe00e800 	.word	0xfe00e800

080042e4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80042e4:	b480      	push	{r7}
 80042e6:	b087      	sub	sp, #28
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	607b      	str	r3, [r7, #4]
 80042ee:	460b      	mov	r3, r1
 80042f0:	817b      	strh	r3, [r7, #10]
 80042f2:	4613      	mov	r3, r2
 80042f4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042f6:	897b      	ldrh	r3, [r7, #10]
 80042f8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042fc:	7a7b      	ldrb	r3, [r7, #9]
 80042fe:	041b      	lsls	r3, r3, #16
 8004300:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004304:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	4313      	orrs	r3, r2
 800430e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004312:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	6a3b      	ldr	r3, [r7, #32]
 800431c:	0d5b      	lsrs	r3, r3, #21
 800431e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004322:	4b08      	ldr	r3, [pc, #32]	; (8004344 <I2C_TransferConfig+0x60>)
 8004324:	430b      	orrs	r3, r1
 8004326:	43db      	mvns	r3, r3
 8004328:	ea02 0103 	and.w	r1, r2, r3
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	697a      	ldr	r2, [r7, #20]
 8004332:	430a      	orrs	r2, r1
 8004334:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004336:	bf00      	nop
 8004338:	371c      	adds	r7, #28
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	03ff63ff 	.word	0x03ff63ff

08004348 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004358:	b2db      	uxtb	r3, r3
 800435a:	2b20      	cmp	r3, #32
 800435c:	d138      	bne.n	80043d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004364:	2b01      	cmp	r3, #1
 8004366:	d101      	bne.n	800436c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004368:	2302      	movs	r3, #2
 800436a:	e032      	b.n	80043d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2224      	movs	r2, #36	; 0x24
 8004378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681a      	ldr	r2, [r3, #0]
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f022 0201 	bic.w	r2, r2, #1
 800438a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681a      	ldr	r2, [r3, #0]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800439a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	430a      	orrs	r2, r1
 80043aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f042 0201 	orr.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2220      	movs	r2, #32
 80043c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80043cc:	2300      	movs	r3, #0
 80043ce:	e000      	b.n	80043d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043d0:	2302      	movs	r3, #2
  }
}
 80043d2:	4618      	mov	r0, r3
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043de:	b480      	push	{r7}
 80043e0:	b085      	sub	sp, #20
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	2b20      	cmp	r3, #32
 80043f2:	d139      	bne.n	8004468 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80043fa:	2b01      	cmp	r3, #1
 80043fc:	d101      	bne.n	8004402 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80043fe:	2302      	movs	r3, #2
 8004400:	e033      	b.n	800446a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2224      	movs	r2, #36	; 0x24
 800440e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	681a      	ldr	r2, [r3, #0]
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f022 0201 	bic.w	r2, r2, #1
 8004420:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004430:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	021b      	lsls	r3, r3, #8
 8004436:	68fa      	ldr	r2, [r7, #12]
 8004438:	4313      	orrs	r3, r2
 800443a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68fa      	ldr	r2, [r7, #12]
 8004442:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	681a      	ldr	r2, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0201 	orr.w	r2, r2, #1
 8004452:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004464:	2300      	movs	r3, #0
 8004466:	e000      	b.n	800446a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004468:	2302      	movs	r3, #2
  }
}
 800446a:	4618      	mov	r0, r3
 800446c:	3714      	adds	r7, #20
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
	...

08004478 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800447e:	2300      	movs	r3, #0
 8004480:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004482:	4b23      	ldr	r3, [pc, #140]	; (8004510 <HAL_PWREx_EnableOverDrive+0x98>)
 8004484:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004486:	4a22      	ldr	r2, [pc, #136]	; (8004510 <HAL_PWREx_EnableOverDrive+0x98>)
 8004488:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800448c:	6413      	str	r3, [r2, #64]	; 0x40
 800448e:	4b20      	ldr	r3, [pc, #128]	; (8004510 <HAL_PWREx_EnableOverDrive+0x98>)
 8004490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004492:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004496:	603b      	str	r3, [r7, #0]
 8004498:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800449a:	4b1e      	ldr	r3, [pc, #120]	; (8004514 <HAL_PWREx_EnableOverDrive+0x9c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a1d      	ldr	r2, [pc, #116]	; (8004514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044a4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044a6:	f7fe f9a5 	bl	80027f4 <HAL_GetTick>
 80044aa:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044ac:	e009      	b.n	80044c2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044ae:	f7fe f9a1 	bl	80027f4 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044bc:	d901      	bls.n	80044c2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80044be:	2303      	movs	r3, #3
 80044c0:	e022      	b.n	8004508 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80044c2:	4b14      	ldr	r3, [pc, #80]	; (8004514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044ce:	d1ee      	bne.n	80044ae <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80044d0:	4b10      	ldr	r3, [pc, #64]	; (8004514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4a0f      	ldr	r2, [pc, #60]	; (8004514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044da:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80044dc:	f7fe f98a 	bl	80027f4 <HAL_GetTick>
 80044e0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044e2:	e009      	b.n	80044f8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80044e4:	f7fe f986 	bl	80027f4 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80044f2:	d901      	bls.n	80044f8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80044f4:	2303      	movs	r3, #3
 80044f6:	e007      	b.n	8004508 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80044f8:	4b06      	ldr	r3, [pc, #24]	; (8004514 <HAL_PWREx_EnableOverDrive+0x9c>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004500:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004504:	d1ee      	bne.n	80044e4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	3708      	adds	r7, #8
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}
 8004510:	40023800 	.word	0x40023800
 8004514:	40007000 	.word	0x40007000

08004518 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b086      	sub	sp, #24
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004520:	2300      	movs	r3, #0
 8004522:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e29b      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0301 	and.w	r3, r3, #1
 8004536:	2b00      	cmp	r3, #0
 8004538:	f000 8087 	beq.w	800464a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800453c:	4b96      	ldr	r3, [pc, #600]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 030c 	and.w	r3, r3, #12
 8004544:	2b04      	cmp	r3, #4
 8004546:	d00c      	beq.n	8004562 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004548:	4b93      	ldr	r3, [pc, #588]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	f003 030c 	and.w	r3, r3, #12
 8004550:	2b08      	cmp	r3, #8
 8004552:	d112      	bne.n	800457a <HAL_RCC_OscConfig+0x62>
 8004554:	4b90      	ldr	r3, [pc, #576]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800455c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004560:	d10b      	bne.n	800457a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004562:	4b8d      	ldr	r3, [pc, #564]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800456a:	2b00      	cmp	r3, #0
 800456c:	d06c      	beq.n	8004648 <HAL_RCC_OscConfig+0x130>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d168      	bne.n	8004648 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004576:	2301      	movs	r3, #1
 8004578:	e275      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004582:	d106      	bne.n	8004592 <HAL_RCC_OscConfig+0x7a>
 8004584:	4b84      	ldr	r3, [pc, #528]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a83      	ldr	r2, [pc, #524]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 800458a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800458e:	6013      	str	r3, [r2, #0]
 8004590:	e02e      	b.n	80045f0 <HAL_RCC_OscConfig+0xd8>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d10c      	bne.n	80045b4 <HAL_RCC_OscConfig+0x9c>
 800459a:	4b7f      	ldr	r3, [pc, #508]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	4a7e      	ldr	r2, [pc, #504]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045a4:	6013      	str	r3, [r2, #0]
 80045a6:	4b7c      	ldr	r3, [pc, #496]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a7b      	ldr	r2, [pc, #492]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045b0:	6013      	str	r3, [r2, #0]
 80045b2:	e01d      	b.n	80045f0 <HAL_RCC_OscConfig+0xd8>
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045bc:	d10c      	bne.n	80045d8 <HAL_RCC_OscConfig+0xc0>
 80045be:	4b76      	ldr	r3, [pc, #472]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4a75      	ldr	r2, [pc, #468]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c8:	6013      	str	r3, [r2, #0]
 80045ca:	4b73      	ldr	r3, [pc, #460]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a72      	ldr	r2, [pc, #456]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d4:	6013      	str	r3, [r2, #0]
 80045d6:	e00b      	b.n	80045f0 <HAL_RCC_OscConfig+0xd8>
 80045d8:	4b6f      	ldr	r3, [pc, #444]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a6e      	ldr	r2, [pc, #440]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045e2:	6013      	str	r3, [r2, #0]
 80045e4:	4b6c      	ldr	r3, [pc, #432]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a6b      	ldr	r2, [pc, #428]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80045ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d013      	beq.n	8004620 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045f8:	f7fe f8fc 	bl	80027f4 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045fe:	e008      	b.n	8004612 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004600:	f7fe f8f8 	bl	80027f4 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	2b64      	cmp	r3, #100	; 0x64
 800460c:	d901      	bls.n	8004612 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800460e:	2303      	movs	r3, #3
 8004610:	e229      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004612:	4b61      	ldr	r3, [pc, #388]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d0f0      	beq.n	8004600 <HAL_RCC_OscConfig+0xe8>
 800461e:	e014      	b.n	800464a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004620:	f7fe f8e8 	bl	80027f4 <HAL_GetTick>
 8004624:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004626:	e008      	b.n	800463a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004628:	f7fe f8e4 	bl	80027f4 <HAL_GetTick>
 800462c:	4602      	mov	r2, r0
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	2b64      	cmp	r3, #100	; 0x64
 8004634:	d901      	bls.n	800463a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004636:	2303      	movs	r3, #3
 8004638:	e215      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800463a:	4b57      	ldr	r3, [pc, #348]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d1f0      	bne.n	8004628 <HAL_RCC_OscConfig+0x110>
 8004646:	e000      	b.n	800464a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004648:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d069      	beq.n	800472a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004656:	4b50      	ldr	r3, [pc, #320]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00b      	beq.n	800467a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004662:	4b4d      	ldr	r3, [pc, #308]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	f003 030c 	and.w	r3, r3, #12
 800466a:	2b08      	cmp	r3, #8
 800466c:	d11c      	bne.n	80046a8 <HAL_RCC_OscConfig+0x190>
 800466e:	4b4a      	ldr	r3, [pc, #296]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004670:	685b      	ldr	r3, [r3, #4]
 8004672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d116      	bne.n	80046a8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800467a:	4b47      	ldr	r3, [pc, #284]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f003 0302 	and.w	r3, r3, #2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d005      	beq.n	8004692 <HAL_RCC_OscConfig+0x17a>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	68db      	ldr	r3, [r3, #12]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d001      	beq.n	8004692 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e1e9      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004692:	4b41      	ldr	r3, [pc, #260]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	493d      	ldr	r1, [pc, #244]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046a6:	e040      	b.n	800472a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d023      	beq.n	80046f8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046b0:	4b39      	ldr	r3, [pc, #228]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	4a38      	ldr	r2, [pc, #224]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046b6:	f043 0301 	orr.w	r3, r3, #1
 80046ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046bc:	f7fe f89a 	bl	80027f4 <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046c4:	f7fe f896 	bl	80027f4 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e1c7      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046d6:	4b30      	ldr	r3, [pc, #192]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d0f0      	beq.n	80046c4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046e2:	4b2d      	ldr	r3, [pc, #180]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	691b      	ldr	r3, [r3, #16]
 80046ee:	00db      	lsls	r3, r3, #3
 80046f0:	4929      	ldr	r1, [pc, #164]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	600b      	str	r3, [r1, #0]
 80046f6:	e018      	b.n	800472a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046f8:	4b27      	ldr	r3, [pc, #156]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a26      	ldr	r2, [pc, #152]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 80046fe:	f023 0301 	bic.w	r3, r3, #1
 8004702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004704:	f7fe f876 	bl	80027f4 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800470c:	f7fe f872 	bl	80027f4 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b02      	cmp	r3, #2
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e1a3      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800471e:	4b1e      	ldr	r3, [pc, #120]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 0302 	and.w	r3, r3, #2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1f0      	bne.n	800470c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0308 	and.w	r3, r3, #8
 8004732:	2b00      	cmp	r3, #0
 8004734:	d038      	beq.n	80047a8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d019      	beq.n	8004772 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800473e:	4b16      	ldr	r3, [pc, #88]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004740:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004742:	4a15      	ldr	r2, [pc, #84]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004744:	f043 0301 	orr.w	r3, r3, #1
 8004748:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474a:	f7fe f853 	bl	80027f4 <HAL_GetTick>
 800474e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004750:	e008      	b.n	8004764 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004752:	f7fe f84f 	bl	80027f4 <HAL_GetTick>
 8004756:	4602      	mov	r2, r0
 8004758:	693b      	ldr	r3, [r7, #16]
 800475a:	1ad3      	subs	r3, r2, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d901      	bls.n	8004764 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004760:	2303      	movs	r3, #3
 8004762:	e180      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004764:	4b0c      	ldr	r3, [pc, #48]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004766:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004768:	f003 0302 	and.w	r3, r3, #2
 800476c:	2b00      	cmp	r3, #0
 800476e:	d0f0      	beq.n	8004752 <HAL_RCC_OscConfig+0x23a>
 8004770:	e01a      	b.n	80047a8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004772:	4b09      	ldr	r3, [pc, #36]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004774:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004776:	4a08      	ldr	r2, [pc, #32]	; (8004798 <HAL_RCC_OscConfig+0x280>)
 8004778:	f023 0301 	bic.w	r3, r3, #1
 800477c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800477e:	f7fe f839 	bl	80027f4 <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004784:	e00a      	b.n	800479c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004786:	f7fe f835 	bl	80027f4 <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d903      	bls.n	800479c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e166      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
 8004798:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800479c:	4b92      	ldr	r3, [pc, #584]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800479e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047a0:	f003 0302 	and.w	r3, r3, #2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1ee      	bne.n	8004786 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0304 	and.w	r3, r3, #4
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80a4 	beq.w	80048fe <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047b6:	4b8c      	ldr	r3, [pc, #560]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80047b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d10d      	bne.n	80047de <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80047c2:	4b89      	ldr	r3, [pc, #548]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80047c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047c6:	4a88      	ldr	r2, [pc, #544]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80047c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047cc:	6413      	str	r3, [r2, #64]	; 0x40
 80047ce:	4b86      	ldr	r3, [pc, #536]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80047d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047d6:	60bb      	str	r3, [r7, #8]
 80047d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047da:	2301      	movs	r3, #1
 80047dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047de:	4b83      	ldr	r3, [pc, #524]	; (80049ec <HAL_RCC_OscConfig+0x4d4>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d118      	bne.n	800481c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80047ea:	4b80      	ldr	r3, [pc, #512]	; (80049ec <HAL_RCC_OscConfig+0x4d4>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4a7f      	ldr	r2, [pc, #508]	; (80049ec <HAL_RCC_OscConfig+0x4d4>)
 80047f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047f6:	f7fd fffd 	bl	80027f4 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80047fc:	e008      	b.n	8004810 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047fe:	f7fd fff9 	bl	80027f4 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b64      	cmp	r3, #100	; 0x64
 800480a:	d901      	bls.n	8004810 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e12a      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004810:	4b76      	ldr	r3, [pc, #472]	; (80049ec <HAL_RCC_OscConfig+0x4d4>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004818:	2b00      	cmp	r3, #0
 800481a:	d0f0      	beq.n	80047fe <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	2b01      	cmp	r3, #1
 8004822:	d106      	bne.n	8004832 <HAL_RCC_OscConfig+0x31a>
 8004824:	4b70      	ldr	r3, [pc, #448]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004828:	4a6f      	ldr	r2, [pc, #444]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800482a:	f043 0301 	orr.w	r3, r3, #1
 800482e:	6713      	str	r3, [r2, #112]	; 0x70
 8004830:	e02d      	b.n	800488e <HAL_RCC_OscConfig+0x376>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10c      	bne.n	8004854 <HAL_RCC_OscConfig+0x33c>
 800483a:	4b6b      	ldr	r3, [pc, #428]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800483c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800483e:	4a6a      	ldr	r2, [pc, #424]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004840:	f023 0301 	bic.w	r3, r3, #1
 8004844:	6713      	str	r3, [r2, #112]	; 0x70
 8004846:	4b68      	ldr	r3, [pc, #416]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484a:	4a67      	ldr	r2, [pc, #412]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800484c:	f023 0304 	bic.w	r3, r3, #4
 8004850:	6713      	str	r3, [r2, #112]	; 0x70
 8004852:	e01c      	b.n	800488e <HAL_RCC_OscConfig+0x376>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	2b05      	cmp	r3, #5
 800485a:	d10c      	bne.n	8004876 <HAL_RCC_OscConfig+0x35e>
 800485c:	4b62      	ldr	r3, [pc, #392]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800485e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004860:	4a61      	ldr	r2, [pc, #388]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004862:	f043 0304 	orr.w	r3, r3, #4
 8004866:	6713      	str	r3, [r2, #112]	; 0x70
 8004868:	4b5f      	ldr	r3, [pc, #380]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800486a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800486c:	4a5e      	ldr	r2, [pc, #376]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800486e:	f043 0301 	orr.w	r3, r3, #1
 8004872:	6713      	str	r3, [r2, #112]	; 0x70
 8004874:	e00b      	b.n	800488e <HAL_RCC_OscConfig+0x376>
 8004876:	4b5c      	ldr	r3, [pc, #368]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487a:	4a5b      	ldr	r2, [pc, #364]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800487c:	f023 0301 	bic.w	r3, r3, #1
 8004880:	6713      	str	r3, [r2, #112]	; 0x70
 8004882:	4b59      	ldr	r3, [pc, #356]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004884:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004886:	4a58      	ldr	r2, [pc, #352]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004888:	f023 0304 	bic.w	r3, r3, #4
 800488c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d015      	beq.n	80048c2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004896:	f7fd ffad 	bl	80027f4 <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800489c:	e00a      	b.n	80048b4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800489e:	f7fd ffa9 	bl	80027f4 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d901      	bls.n	80048b4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80048b0:	2303      	movs	r3, #3
 80048b2:	e0d8      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b4:	4b4c      	ldr	r3, [pc, #304]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80048b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b8:	f003 0302 	and.w	r3, r3, #2
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d0ee      	beq.n	800489e <HAL_RCC_OscConfig+0x386>
 80048c0:	e014      	b.n	80048ec <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c2:	f7fd ff97 	bl	80027f4 <HAL_GetTick>
 80048c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048c8:	e00a      	b.n	80048e0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048ca:	f7fd ff93 	bl	80027f4 <HAL_GetTick>
 80048ce:	4602      	mov	r2, r0
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	1ad3      	subs	r3, r2, r3
 80048d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80048d8:	4293      	cmp	r3, r2
 80048da:	d901      	bls.n	80048e0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80048dc:	2303      	movs	r3, #3
 80048de:	e0c2      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80048e0:	4b41      	ldr	r3, [pc, #260]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80048e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1ee      	bne.n	80048ca <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80048ec:	7dfb      	ldrb	r3, [r7, #23]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d105      	bne.n	80048fe <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048f2:	4b3d      	ldr	r3, [pc, #244]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80048f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f6:	4a3c      	ldr	r2, [pc, #240]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80048f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048fc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	2b00      	cmp	r3, #0
 8004904:	f000 80ae 	beq.w	8004a64 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004908:	4b37      	ldr	r3, [pc, #220]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	f003 030c 	and.w	r3, r3, #12
 8004910:	2b08      	cmp	r3, #8
 8004912:	d06d      	beq.n	80049f0 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	2b02      	cmp	r3, #2
 800491a:	d14b      	bne.n	80049b4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491c:	4b32      	ldr	r3, [pc, #200]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a31      	ldr	r2, [pc, #196]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004922:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004926:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004928:	f7fd ff64 	bl	80027f4 <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800492e:	e008      	b.n	8004942 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004930:	f7fd ff60 	bl	80027f4 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b02      	cmp	r3, #2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e091      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004942:	4b29      	ldr	r3, [pc, #164]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1f0      	bne.n	8004930 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	69da      	ldr	r2, [r3, #28]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a1b      	ldr	r3, [r3, #32]
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495c:	019b      	lsls	r3, r3, #6
 800495e:	431a      	orrs	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004964:	085b      	lsrs	r3, r3, #1
 8004966:	3b01      	subs	r3, #1
 8004968:	041b      	lsls	r3, r3, #16
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004970:	061b      	lsls	r3, r3, #24
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004978:	071b      	lsls	r3, r3, #28
 800497a:	491b      	ldr	r1, [pc, #108]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 800497c:	4313      	orrs	r3, r2
 800497e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004980:	4b19      	ldr	r3, [pc, #100]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a18      	ldr	r2, [pc, #96]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 8004986:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800498a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800498c:	f7fd ff32 	bl	80027f4 <HAL_GetTick>
 8004990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004992:	e008      	b.n	80049a6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004994:	f7fd ff2e 	bl	80027f4 <HAL_GetTick>
 8004998:	4602      	mov	r2, r0
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	1ad3      	subs	r3, r2, r3
 800499e:	2b02      	cmp	r3, #2
 80049a0:	d901      	bls.n	80049a6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80049a2:	2303      	movs	r3, #3
 80049a4:	e05f      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049a6:	4b10      	ldr	r3, [pc, #64]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d0f0      	beq.n	8004994 <HAL_RCC_OscConfig+0x47c>
 80049b2:	e057      	b.n	8004a64 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b4:	4b0c      	ldr	r3, [pc, #48]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a0b      	ldr	r2, [pc, #44]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80049ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c0:	f7fd ff18 	bl	80027f4 <HAL_GetTick>
 80049c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049c6:	e008      	b.n	80049da <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049c8:	f7fd ff14 	bl	80027f4 <HAL_GetTick>
 80049cc:	4602      	mov	r2, r0
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d901      	bls.n	80049da <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80049d6:	2303      	movs	r3, #3
 80049d8:	e045      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049da:	4b03      	ldr	r3, [pc, #12]	; (80049e8 <HAL_RCC_OscConfig+0x4d0>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1f0      	bne.n	80049c8 <HAL_RCC_OscConfig+0x4b0>
 80049e6:	e03d      	b.n	8004a64 <HAL_RCC_OscConfig+0x54c>
 80049e8:	40023800 	.word	0x40023800
 80049ec:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80049f0:	4b1f      	ldr	r3, [pc, #124]	; (8004a70 <HAL_RCC_OscConfig+0x558>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	699b      	ldr	r3, [r3, #24]
 80049fa:	2b01      	cmp	r3, #1
 80049fc:	d030      	beq.n	8004a60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d129      	bne.n	8004a60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d122      	bne.n	8004a60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a20:	4013      	ands	r3, r2
 8004a22:	687a      	ldr	r2, [r7, #4]
 8004a24:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a26:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d119      	bne.n	8004a60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a36:	085b      	lsrs	r3, r3, #1
 8004a38:	3b01      	subs	r3, #1
 8004a3a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d10f      	bne.n	8004a60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a4a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a5c:	429a      	cmp	r2, r3
 8004a5e:	d001      	beq.n	8004a64 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	e000      	b.n	8004a66 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8004a64:	2300      	movs	r3, #0
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	3718      	adds	r7, #24
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bd80      	pop	{r7, pc}
 8004a6e:	bf00      	nop
 8004a70:	40023800 	.word	0x40023800

08004a74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d101      	bne.n	8004a8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e0d0      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a8c:	4b6a      	ldr	r3, [pc, #424]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 030f 	and.w	r3, r3, #15
 8004a94:	683a      	ldr	r2, [r7, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d910      	bls.n	8004abc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a9a:	4b67      	ldr	r3, [pc, #412]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f023 020f 	bic.w	r2, r3, #15
 8004aa2:	4965      	ldr	r1, [pc, #404]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aaa:	4b63      	ldr	r3, [pc, #396]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 030f 	and.w	r3, r3, #15
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d001      	beq.n	8004abc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e0b8      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d020      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f003 0304 	and.w	r3, r3, #4
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d005      	beq.n	8004ae0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004ad4:	4b59      	ldr	r3, [pc, #356]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004ad6:	689b      	ldr	r3, [r3, #8]
 8004ad8:	4a58      	ldr	r2, [pc, #352]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004ada:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004ade:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f003 0308 	and.w	r3, r3, #8
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004aec:	4b53      	ldr	r3, [pc, #332]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	4a52      	ldr	r2, [pc, #328]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004af2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004af6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004af8:	4b50      	ldr	r3, [pc, #320]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	494d      	ldr	r1, [pc, #308]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f003 0301 	and.w	r3, r3, #1
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d040      	beq.n	8004b98 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	2b01      	cmp	r3, #1
 8004b1c:	d107      	bne.n	8004b2e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b1e:	4b47      	ldr	r3, [pc, #284]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d115      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e07f      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d107      	bne.n	8004b46 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b36:	4b41      	ldr	r3, [pc, #260]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d109      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e073      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b46:	4b3d      	ldr	r3, [pc, #244]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e06b      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b56:	4b39      	ldr	r3, [pc, #228]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	f023 0203 	bic.w	r2, r3, #3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	4936      	ldr	r1, [pc, #216]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b64:	4313      	orrs	r3, r2
 8004b66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b68:	f7fd fe44 	bl	80027f4 <HAL_GetTick>
 8004b6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b6e:	e00a      	b.n	8004b86 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b70:	f7fd fe40 	bl	80027f4 <HAL_GetTick>
 8004b74:	4602      	mov	r2, r0
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	1ad3      	subs	r3, r2, r3
 8004b7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e053      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b86:	4b2d      	ldr	r3, [pc, #180]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	f003 020c 	and.w	r2, r3, #12
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	009b      	lsls	r3, r3, #2
 8004b94:	429a      	cmp	r2, r3
 8004b96:	d1eb      	bne.n	8004b70 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b98:	4b27      	ldr	r3, [pc, #156]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 030f 	and.w	r3, r3, #15
 8004ba0:	683a      	ldr	r2, [r7, #0]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d210      	bcs.n	8004bc8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ba6:	4b24      	ldr	r3, [pc, #144]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f023 020f 	bic.w	r2, r3, #15
 8004bae:	4922      	ldr	r1, [pc, #136]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bb6:	4b20      	ldr	r3, [pc, #128]	; (8004c38 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 030f 	and.w	r3, r3, #15
 8004bbe:	683a      	ldr	r2, [r7, #0]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d001      	beq.n	8004bc8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e032      	b.n	8004c2e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0304 	and.w	r3, r3, #4
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d008      	beq.n	8004be6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004bd4:	4b19      	ldr	r3, [pc, #100]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004bd6:	689b      	ldr	r3, [r3, #8]
 8004bd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	68db      	ldr	r3, [r3, #12]
 8004be0:	4916      	ldr	r1, [pc, #88]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004be2:	4313      	orrs	r3, r2
 8004be4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 0308 	and.w	r3, r3, #8
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d009      	beq.n	8004c06 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004bf2:	4b12      	ldr	r3, [pc, #72]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	691b      	ldr	r3, [r3, #16]
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	490e      	ldr	r1, [pc, #56]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c06:	f000 f821 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	4b0b      	ldr	r3, [pc, #44]	; (8004c3c <HAL_RCC_ClockConfig+0x1c8>)
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	091b      	lsrs	r3, r3, #4
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	490a      	ldr	r1, [pc, #40]	; (8004c40 <HAL_RCC_ClockConfig+0x1cc>)
 8004c18:	5ccb      	ldrb	r3, [r1, r3]
 8004c1a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c1e:	4a09      	ldr	r2, [pc, #36]	; (8004c44 <HAL_RCC_ClockConfig+0x1d0>)
 8004c20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c22:	4b09      	ldr	r3, [pc, #36]	; (8004c48 <HAL_RCC_ClockConfig+0x1d4>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4618      	mov	r0, r3
 8004c28:	f7fd fda0 	bl	800276c <HAL_InitTick>

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3710      	adds	r7, #16
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	40023c00 	.word	0x40023c00
 8004c3c:	40023800 	.word	0x40023800
 8004c40:	0800dd08 	.word	0x0800dd08
 8004c44:	20000180 	.word	0x20000180
 8004c48:	20000184 	.word	0x20000184

08004c4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c50:	b090      	sub	sp, #64	; 0x40
 8004c52:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004c54:	2300      	movs	r3, #0
 8004c56:	637b      	str	r3, [r7, #52]	; 0x34
 8004c58:	2300      	movs	r3, #0
 8004c5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8004c60:	2300      	movs	r3, #0
 8004c62:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c64:	4b59      	ldr	r3, [pc, #356]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x180>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 030c 	and.w	r3, r3, #12
 8004c6c:	2b08      	cmp	r3, #8
 8004c6e:	d00d      	beq.n	8004c8c <HAL_RCC_GetSysClockFreq+0x40>
 8004c70:	2b08      	cmp	r3, #8
 8004c72:	f200 80a1 	bhi.w	8004db8 <HAL_RCC_GetSysClockFreq+0x16c>
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d002      	beq.n	8004c80 <HAL_RCC_GetSysClockFreq+0x34>
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d003      	beq.n	8004c86 <HAL_RCC_GetSysClockFreq+0x3a>
 8004c7e:	e09b      	b.n	8004db8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004c80:	4b53      	ldr	r3, [pc, #332]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004c82:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004c84:	e09b      	b.n	8004dbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004c86:	4b53      	ldr	r3, [pc, #332]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004c88:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004c8a:	e098      	b.n	8004dbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c8c:	4b4f      	ldr	r3, [pc, #316]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x180>)
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c94:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004c96:	4b4d      	ldr	r3, [pc, #308]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x180>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d028      	beq.n	8004cf4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ca2:	4b4a      	ldr	r3, [pc, #296]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x180>)
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	099b      	lsrs	r3, r3, #6
 8004ca8:	2200      	movs	r2, #0
 8004caa:	623b      	str	r3, [r7, #32]
 8004cac:	627a      	str	r2, [r7, #36]	; 0x24
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004cb4:	2100      	movs	r1, #0
 8004cb6:	4b47      	ldr	r3, [pc, #284]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cb8:	fb03 f201 	mul.w	r2, r3, r1
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	fb00 f303 	mul.w	r3, r0, r3
 8004cc2:	4413      	add	r3, r2
 8004cc4:	4a43      	ldr	r2, [pc, #268]	; (8004dd4 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cc6:	fba0 1202 	umull	r1, r2, r0, r2
 8004cca:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ccc:	460a      	mov	r2, r1
 8004cce:	62ba      	str	r2, [r7, #40]	; 0x28
 8004cd0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cd2:	4413      	add	r3, r2
 8004cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cd8:	2200      	movs	r2, #0
 8004cda:	61bb      	str	r3, [r7, #24]
 8004cdc:	61fa      	str	r2, [r7, #28]
 8004cde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ce2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004ce6:	f7fb fcbf 	bl	8000668 <__aeabi_uldivmod>
 8004cea:	4602      	mov	r2, r0
 8004cec:	460b      	mov	r3, r1
 8004cee:	4613      	mov	r3, r2
 8004cf0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cf2:	e053      	b.n	8004d9c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cf4:	4b35      	ldr	r3, [pc, #212]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x180>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	099b      	lsrs	r3, r3, #6
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	613b      	str	r3, [r7, #16]
 8004cfe:	617a      	str	r2, [r7, #20]
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004d06:	f04f 0b00 	mov.w	fp, #0
 8004d0a:	4652      	mov	r2, sl
 8004d0c:	465b      	mov	r3, fp
 8004d0e:	f04f 0000 	mov.w	r0, #0
 8004d12:	f04f 0100 	mov.w	r1, #0
 8004d16:	0159      	lsls	r1, r3, #5
 8004d18:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d1c:	0150      	lsls	r0, r2, #5
 8004d1e:	4602      	mov	r2, r0
 8004d20:	460b      	mov	r3, r1
 8004d22:	ebb2 080a 	subs.w	r8, r2, sl
 8004d26:	eb63 090b 	sbc.w	r9, r3, fp
 8004d2a:	f04f 0200 	mov.w	r2, #0
 8004d2e:	f04f 0300 	mov.w	r3, #0
 8004d32:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004d36:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004d3a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004d3e:	ebb2 0408 	subs.w	r4, r2, r8
 8004d42:	eb63 0509 	sbc.w	r5, r3, r9
 8004d46:	f04f 0200 	mov.w	r2, #0
 8004d4a:	f04f 0300 	mov.w	r3, #0
 8004d4e:	00eb      	lsls	r3, r5, #3
 8004d50:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d54:	00e2      	lsls	r2, r4, #3
 8004d56:	4614      	mov	r4, r2
 8004d58:	461d      	mov	r5, r3
 8004d5a:	eb14 030a 	adds.w	r3, r4, sl
 8004d5e:	603b      	str	r3, [r7, #0]
 8004d60:	eb45 030b 	adc.w	r3, r5, fp
 8004d64:	607b      	str	r3, [r7, #4]
 8004d66:	f04f 0200 	mov.w	r2, #0
 8004d6a:	f04f 0300 	mov.w	r3, #0
 8004d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d72:	4629      	mov	r1, r5
 8004d74:	028b      	lsls	r3, r1, #10
 8004d76:	4621      	mov	r1, r4
 8004d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d7c:	4621      	mov	r1, r4
 8004d7e:	028a      	lsls	r2, r1, #10
 8004d80:	4610      	mov	r0, r2
 8004d82:	4619      	mov	r1, r3
 8004d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d86:	2200      	movs	r2, #0
 8004d88:	60bb      	str	r3, [r7, #8]
 8004d8a:	60fa      	str	r2, [r7, #12]
 8004d8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d90:	f7fb fc6a 	bl	8000668 <__aeabi_uldivmod>
 8004d94:	4602      	mov	r2, r0
 8004d96:	460b      	mov	r3, r1
 8004d98:	4613      	mov	r3, r2
 8004d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004d9c:	4b0b      	ldr	r3, [pc, #44]	; (8004dcc <HAL_RCC_GetSysClockFreq+0x180>)
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	0c1b      	lsrs	r3, r3, #16
 8004da2:	f003 0303 	and.w	r3, r3, #3
 8004da6:	3301      	adds	r3, #1
 8004da8:	005b      	lsls	r3, r3, #1
 8004daa:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004dac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004dae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004db4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004db6:	e002      	b.n	8004dbe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004db8:	4b05      	ldr	r3, [pc, #20]	; (8004dd0 <HAL_RCC_GetSysClockFreq+0x184>)
 8004dba:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3740      	adds	r7, #64	; 0x40
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dca:	bf00      	nop
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	00f42400 	.word	0x00f42400
 8004dd4:	017d7840 	.word	0x017d7840

08004dd8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ddc:	4b03      	ldr	r3, [pc, #12]	; (8004dec <HAL_RCC_GetHCLKFreq+0x14>)
 8004dde:	681b      	ldr	r3, [r3, #0]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr
 8004dea:	bf00      	nop
 8004dec:	20000180 	.word	0x20000180

08004df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004df4:	f7ff fff0 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	4b05      	ldr	r3, [pc, #20]	; (8004e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	0a9b      	lsrs	r3, r3, #10
 8004e00:	f003 0307 	and.w	r3, r3, #7
 8004e04:	4903      	ldr	r1, [pc, #12]	; (8004e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e06:	5ccb      	ldrb	r3, [r1, r3]
 8004e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	40023800 	.word	0x40023800
 8004e14:	0800dd18 	.word	0x0800dd18

08004e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e1c:	f7ff ffdc 	bl	8004dd8 <HAL_RCC_GetHCLKFreq>
 8004e20:	4602      	mov	r2, r0
 8004e22:	4b05      	ldr	r3, [pc, #20]	; (8004e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	0b5b      	lsrs	r3, r3, #13
 8004e28:	f003 0307 	and.w	r3, r3, #7
 8004e2c:	4903      	ldr	r1, [pc, #12]	; (8004e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e2e:	5ccb      	ldrb	r3, [r1, r3]
 8004e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	bd80      	pop	{r7, pc}
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	0800dd18 	.word	0x0800dd18

08004e40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004e50:	2300      	movs	r3, #0
 8004e52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004e54:	2300      	movs	r3, #0
 8004e56:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d012      	beq.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e68:	4b69      	ldr	r3, [pc, #420]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e6a:	689b      	ldr	r3, [r3, #8]
 8004e6c:	4a68      	ldr	r2, [pc, #416]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e6e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004e72:	6093      	str	r3, [r2, #8]
 8004e74:	4b66      	ldr	r3, [pc, #408]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e7c:	4964      	ldr	r1, [pc, #400]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d101      	bne.n	8004e8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d017      	beq.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004e9a:	4b5d      	ldr	r3, [pc, #372]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ea0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea8:	4959      	ldr	r1, [pc, #356]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004eb8:	d101      	bne.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d101      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d017      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004ed6:	4b4e      	ldr	r3, [pc, #312]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004edc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee4:	494a      	ldr	r1, [pc, #296]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ef4:	d101      	bne.n	8004efa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004f02:	2301      	movs	r3, #1
 8004f04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004f12:	2301      	movs	r3, #1
 8004f14:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0320 	and.w	r3, r3, #32
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	f000 808b 	beq.w	800503a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f24:	4b3a      	ldr	r3, [pc, #232]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f28:	4a39      	ldr	r2, [pc, #228]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f2e:	6413      	str	r3, [r2, #64]	; 0x40
 8004f30:	4b37      	ldr	r3, [pc, #220]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f38:	60bb      	str	r3, [r7, #8]
 8004f3a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f3c:	4b35      	ldr	r3, [pc, #212]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	4a34      	ldr	r2, [pc, #208]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f48:	f7fd fc54 	bl	80027f4 <HAL_GetTick>
 8004f4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f4e:	e008      	b.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f50:	f7fd fc50 	bl	80027f4 <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	1ad3      	subs	r3, r2, r3
 8004f5a:	2b64      	cmp	r3, #100	; 0x64
 8004f5c:	d901      	bls.n	8004f62 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e38f      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f62:	4b2c      	ldr	r3, [pc, #176]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d0f0      	beq.n	8004f50 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f6e:	4b28      	ldr	r3, [pc, #160]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f78:	693b      	ldr	r3, [r7, #16]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d035      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f86:	693a      	ldr	r2, [r7, #16]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d02e      	beq.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f8c:	4b20      	ldr	r3, [pc, #128]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f96:	4b1e      	ldr	r3, [pc, #120]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004f9a:	4a1d      	ldr	r2, [pc, #116]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fa0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fa2:	4b1b      	ldr	r3, [pc, #108]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fa6:	4a1a      	ldr	r2, [pc, #104]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fa8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004fae:	4a18      	ldr	r2, [pc, #96]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fb4:	4b16      	ldr	r3, [pc, #88]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d114      	bne.n	8004fea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fc0:	f7fd fc18 	bl	80027f4 <HAL_GetTick>
 8004fc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fc6:	e00a      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004fc8:	f7fd fc14 	bl	80027f4 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	1ad3      	subs	r3, r2, r3
 8004fd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d901      	bls.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004fda:	2303      	movs	r3, #3
 8004fdc:	e351      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fde:	4b0c      	ldr	r3, [pc, #48]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004fe2:	f003 0302 	and.w	r3, r3, #2
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d0ee      	beq.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004ff6:	d111      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004ff8:	4b05      	ldr	r3, [pc, #20]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ffa:	689b      	ldr	r3, [r3, #8]
 8004ffc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005004:	4b04      	ldr	r3, [pc, #16]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005006:	400b      	ands	r3, r1
 8005008:	4901      	ldr	r1, [pc, #4]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800500a:	4313      	orrs	r3, r2
 800500c:	608b      	str	r3, [r1, #8]
 800500e:	e00b      	b.n	8005028 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005010:	40023800 	.word	0x40023800
 8005014:	40007000 	.word	0x40007000
 8005018:	0ffffcff 	.word	0x0ffffcff
 800501c:	4bac      	ldr	r3, [pc, #688]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	4aab      	ldr	r2, [pc, #684]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005022:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005026:	6093      	str	r3, [r2, #8]
 8005028:	4ba9      	ldr	r3, [pc, #676]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800502a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005030:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005034:	49a6      	ldr	r1, [pc, #664]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005036:	4313      	orrs	r3, r2
 8005038:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f003 0310 	and.w	r3, r3, #16
 8005042:	2b00      	cmp	r3, #0
 8005044:	d010      	beq.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005046:	4ba2      	ldr	r3, [pc, #648]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005048:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800504c:	4aa0      	ldr	r2, [pc, #640]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800504e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005052:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005056:	4b9e      	ldr	r3, [pc, #632]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005058:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005060:	499b      	ldr	r1, [pc, #620]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005062:	4313      	orrs	r3, r2
 8005064:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005070:	2b00      	cmp	r3, #0
 8005072:	d00a      	beq.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005074:	4b96      	ldr	r3, [pc, #600]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800507a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005082:	4993      	ldr	r1, [pc, #588]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00a      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005096:	4b8e      	ldr	r3, [pc, #568]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050a4:	498a      	ldr	r1, [pc, #552]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050a6:	4313      	orrs	r3, r2
 80050a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d00a      	beq.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050b8:	4b85      	ldr	r3, [pc, #532]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050be:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050c6:	4982      	ldr	r1, [pc, #520]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80050da:	4b7d      	ldr	r3, [pc, #500]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80050e0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80050e8:	4979      	ldr	r1, [pc, #484]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050fc:	4b74      	ldr	r3, [pc, #464]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80050fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005102:	f023 0203 	bic.w	r2, r3, #3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800510a:	4971      	ldr	r1, [pc, #452]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00a      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800511e:	4b6c      	ldr	r3, [pc, #432]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005120:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005124:	f023 020c 	bic.w	r2, r3, #12
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800512c:	4968      	ldr	r1, [pc, #416]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005140:	4b63      	ldr	r3, [pc, #396]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005142:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005146:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800514e:	4960      	ldr	r1, [pc, #384]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00a      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005162:	4b5b      	ldr	r3, [pc, #364]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005168:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005170:	4957      	ldr	r1, [pc, #348]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005172:	4313      	orrs	r3, r2
 8005174:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005180:	2b00      	cmp	r3, #0
 8005182:	d00a      	beq.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005184:	4b52      	ldr	r3, [pc, #328]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005192:	494f      	ldr	r1, [pc, #316]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80051a6:	4b4a      	ldr	r3, [pc, #296]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051b4:	4946      	ldr	r1, [pc, #280]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00a      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80051c8:	4b41      	ldr	r3, [pc, #260]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051ce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051d6:	493e      	ldr	r1, [pc, #248]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00a      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80051ea:	4b39      	ldr	r3, [pc, #228]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051f0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051f8:	4935      	ldr	r1, [pc, #212]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00a      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800520c:	4b30      	ldr	r3, [pc, #192]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800520e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005212:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800521a:	492d      	ldr	r1, [pc, #180]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800521c:	4313      	orrs	r3, r2
 800521e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d011      	beq.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800522e:	4b28      	ldr	r3, [pc, #160]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005234:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800523c:	4924      	ldr	r1, [pc, #144]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800523e:	4313      	orrs	r3, r2
 8005240:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005248:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800524c:	d101      	bne.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800524e:	2301      	movs	r3, #1
 8005250:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f003 0308 	and.w	r3, r3, #8
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800525e:	2301      	movs	r3, #1
 8005260:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00a      	beq.n	8005284 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800526e:	4b18      	ldr	r3, [pc, #96]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005274:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800527c:	4914      	ldr	r1, [pc, #80]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800527e:	4313      	orrs	r3, r2
 8005280:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800528c:	2b00      	cmp	r3, #0
 800528e:	d00b      	beq.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005290:	4b0f      	ldr	r3, [pc, #60]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8005292:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005296:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80052a0:	490b      	ldr	r1, [pc, #44]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052a2:	4313      	orrs	r3, r2
 80052a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00f      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80052b4:	4b06      	ldr	r3, [pc, #24]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ba:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80052c4:	4902      	ldr	r1, [pc, #8]	; (80052d0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80052cc:	e002      	b.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80052ce:	bf00      	nop
 80052d0:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d00b      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80052e0:	4b8a      	ldr	r3, [pc, #552]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052e6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052f0:	4986      	ldr	r1, [pc, #536]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d00b      	beq.n	800531c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005304:	4b81      	ldr	r3, [pc, #516]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005306:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800530a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005314:	497d      	ldr	r1, [pc, #500]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005316:	4313      	orrs	r3, r2
 8005318:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d006      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800532a:	2b00      	cmp	r3, #0
 800532c:	f000 80d6 	beq.w	80054dc <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005330:	4b76      	ldr	r3, [pc, #472]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4a75      	ldr	r2, [pc, #468]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005336:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800533a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800533c:	f7fd fa5a 	bl	80027f4 <HAL_GetTick>
 8005340:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005342:	e008      	b.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005344:	f7fd fa56 	bl	80027f4 <HAL_GetTick>
 8005348:	4602      	mov	r2, r0
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	1ad3      	subs	r3, r2, r3
 800534e:	2b64      	cmp	r3, #100	; 0x64
 8005350:	d901      	bls.n	8005356 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005352:	2303      	movs	r3, #3
 8005354:	e195      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005356:	4b6d      	ldr	r3, [pc, #436]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1f0      	bne.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0301 	and.w	r3, r3, #1
 800536a:	2b00      	cmp	r3, #0
 800536c:	d021      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005372:	2b00      	cmp	r3, #0
 8005374:	d11d      	bne.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005376:	4b65      	ldr	r3, [pc, #404]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800537c:	0c1b      	lsrs	r3, r3, #16
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005384:	4b61      	ldr	r3, [pc, #388]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005386:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800538a:	0e1b      	lsrs	r3, r3, #24
 800538c:	f003 030f 	and.w	r3, r3, #15
 8005390:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	019a      	lsls	r2, r3, #6
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	041b      	lsls	r3, r3, #16
 800539c:	431a      	orrs	r2, r3
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	061b      	lsls	r3, r3, #24
 80053a2:	431a      	orrs	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	689b      	ldr	r3, [r3, #8]
 80053a8:	071b      	lsls	r3, r3, #28
 80053aa:	4958      	ldr	r1, [pc, #352]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ac:	4313      	orrs	r3, r2
 80053ae:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d004      	beq.n	80053c8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053c6:	d00a      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d02e      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053dc:	d129      	bne.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80053de:	4b4b      	ldr	r3, [pc, #300]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053e4:	0c1b      	lsrs	r3, r3, #16
 80053e6:	f003 0303 	and.w	r3, r3, #3
 80053ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053ec:	4b47      	ldr	r3, [pc, #284]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80053ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80053f2:	0f1b      	lsrs	r3, r3, #28
 80053f4:	f003 0307 	and.w	r3, r3, #7
 80053f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	019a      	lsls	r2, r3, #6
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	041b      	lsls	r3, r3, #16
 8005404:	431a      	orrs	r2, r3
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	68db      	ldr	r3, [r3, #12]
 800540a:	061b      	lsls	r3, r3, #24
 800540c:	431a      	orrs	r2, r3
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	071b      	lsls	r3, r3, #28
 8005412:	493e      	ldr	r1, [pc, #248]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005414:	4313      	orrs	r3, r2
 8005416:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800541a:	4b3c      	ldr	r3, [pc, #240]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800541c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005420:	f023 021f 	bic.w	r2, r3, #31
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005428:	3b01      	subs	r3, #1
 800542a:	4938      	ldr	r1, [pc, #224]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800542c:	4313      	orrs	r3, r2
 800542e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d01d      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800543e:	4b33      	ldr	r3, [pc, #204]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005440:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005444:	0e1b      	lsrs	r3, r3, #24
 8005446:	f003 030f 	and.w	r3, r3, #15
 800544a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800544c:	4b2f      	ldr	r3, [pc, #188]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800544e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005452:	0f1b      	lsrs	r3, r3, #28
 8005454:	f003 0307 	and.w	r3, r3, #7
 8005458:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	019a      	lsls	r2, r3, #6
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	041b      	lsls	r3, r3, #16
 8005466:	431a      	orrs	r2, r3
 8005468:	693b      	ldr	r3, [r7, #16]
 800546a:	061b      	lsls	r3, r3, #24
 800546c:	431a      	orrs	r2, r3
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	071b      	lsls	r3, r3, #28
 8005472:	4926      	ldr	r1, [pc, #152]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8005474:	4313      	orrs	r3, r2
 8005476:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005482:	2b00      	cmp	r3, #0
 8005484:	d011      	beq.n	80054aa <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	019a      	lsls	r2, r3, #6
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	041b      	lsls	r3, r3, #16
 8005492:	431a      	orrs	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	061b      	lsls	r3, r3, #24
 800549a:	431a      	orrs	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	071b      	lsls	r3, r3, #28
 80054a2:	491a      	ldr	r1, [pc, #104]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054a4:	4313      	orrs	r3, r2
 80054a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80054aa:	4b18      	ldr	r3, [pc, #96]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a17      	ldr	r2, [pc, #92]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80054b4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054b6:	f7fd f99d 	bl	80027f4 <HAL_GetTick>
 80054ba:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054bc:	e008      	b.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80054be:	f7fd f999 	bl	80027f4 <HAL_GetTick>
 80054c2:	4602      	mov	r2, r0
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	1ad3      	subs	r3, r2, r3
 80054c8:	2b64      	cmp	r3, #100	; 0x64
 80054ca:	d901      	bls.n	80054d0 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054cc:	2303      	movs	r3, #3
 80054ce:	e0d8      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80054d0:	4b0e      	ldr	r3, [pc, #56]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d0f0      	beq.n	80054be <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	f040 80ce 	bne.w	8005680 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80054e4:	4b09      	ldr	r3, [pc, #36]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a08      	ldr	r2, [pc, #32]	; (800550c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80054ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054f0:	f7fd f980 	bl	80027f4 <HAL_GetTick>
 80054f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054f6:	e00b      	b.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054f8:	f7fd f97c 	bl	80027f4 <HAL_GetTick>
 80054fc:	4602      	mov	r2, r0
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	1ad3      	subs	r3, r2, r3
 8005502:	2b64      	cmp	r3, #100	; 0x64
 8005504:	d904      	bls.n	8005510 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005506:	2303      	movs	r3, #3
 8005508:	e0bb      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800550a:	bf00      	nop
 800550c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005510:	4b5e      	ldr	r3, [pc, #376]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005518:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800551c:	d0ec      	beq.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005526:	2b00      	cmp	r3, #0
 8005528:	d003      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552e:	2b00      	cmp	r3, #0
 8005530:	d009      	beq.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800553a:	2b00      	cmp	r3, #0
 800553c:	d02e      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	2b00      	cmp	r3, #0
 8005544:	d12a      	bne.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005546:	4b51      	ldr	r3, [pc, #324]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800554c:	0c1b      	lsrs	r3, r3, #16
 800554e:	f003 0303 	and.w	r3, r3, #3
 8005552:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005554:	4b4d      	ldr	r3, [pc, #308]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005556:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800555a:	0f1b      	lsrs	r3, r3, #28
 800555c:	f003 0307 	and.w	r3, r3, #7
 8005560:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	695b      	ldr	r3, [r3, #20]
 8005566:	019a      	lsls	r2, r3, #6
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	041b      	lsls	r3, r3, #16
 800556c:	431a      	orrs	r2, r3
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	699b      	ldr	r3, [r3, #24]
 8005572:	061b      	lsls	r3, r3, #24
 8005574:	431a      	orrs	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	071b      	lsls	r3, r3, #28
 800557a:	4944      	ldr	r1, [pc, #272]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800557c:	4313      	orrs	r3, r2
 800557e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005582:	4b42      	ldr	r3, [pc, #264]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005588:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005590:	3b01      	subs	r3, #1
 8005592:	021b      	lsls	r3, r3, #8
 8005594:	493d      	ldr	r1, [pc, #244]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d022      	beq.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80055ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80055b0:	d11d      	bne.n	80055ee <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80055b2:	4b36      	ldr	r3, [pc, #216]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b8:	0e1b      	lsrs	r3, r3, #24
 80055ba:	f003 030f 	and.w	r3, r3, #15
 80055be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80055c0:	4b32      	ldr	r3, [pc, #200]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c6:	0f1b      	lsrs	r3, r3, #28
 80055c8:	f003 0307 	and.w	r3, r3, #7
 80055cc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	695b      	ldr	r3, [r3, #20]
 80055d2:	019a      	lsls	r2, r3, #6
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6a1b      	ldr	r3, [r3, #32]
 80055d8:	041b      	lsls	r3, r3, #16
 80055da:	431a      	orrs	r2, r3
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	061b      	lsls	r3, r3, #24
 80055e0:	431a      	orrs	r2, r3
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	071b      	lsls	r3, r3, #28
 80055e6:	4929      	ldr	r1, [pc, #164]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f003 0308 	and.w	r3, r3, #8
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d028      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80055fa:	4b24      	ldr	r3, [pc, #144]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80055fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005600:	0e1b      	lsrs	r3, r3, #24
 8005602:	f003 030f 	and.w	r3, r3, #15
 8005606:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005608:	4b20      	ldr	r3, [pc, #128]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800560a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800560e:	0c1b      	lsrs	r3, r3, #16
 8005610:	f003 0303 	and.w	r3, r3, #3
 8005614:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	695b      	ldr	r3, [r3, #20]
 800561a:	019a      	lsls	r2, r3, #6
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	041b      	lsls	r3, r3, #16
 8005620:	431a      	orrs	r2, r3
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	061b      	lsls	r3, r3, #24
 8005626:	431a      	orrs	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	69db      	ldr	r3, [r3, #28]
 800562c:	071b      	lsls	r3, r3, #28
 800562e:	4917      	ldr	r1, [pc, #92]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005630:	4313      	orrs	r3, r2
 8005632:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005636:	4b15      	ldr	r3, [pc, #84]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005638:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800563c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005644:	4911      	ldr	r1, [pc, #68]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005646:	4313      	orrs	r3, r2
 8005648:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800564c:	4b0f      	ldr	r3, [pc, #60]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a0e      	ldr	r2, [pc, #56]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005652:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005658:	f7fd f8cc 	bl	80027f4 <HAL_GetTick>
 800565c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800565e:	e008      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005660:	f7fd f8c8 	bl	80027f4 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b64      	cmp	r3, #100	; 0x64
 800566c:	d901      	bls.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e007      	b.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005672:	4b06      	ldr	r3, [pc, #24]	; (800568c <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800567a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800567e:	d1ef      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8005680:	2300      	movs	r3, #0
}
 8005682:	4618      	mov	r0, r3
 8005684:	3720      	adds	r7, #32
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	40023800 	.word	0x40023800

08005690 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b082      	sub	sp, #8
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e049      	b.n	8005736 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056a8:	b2db      	uxtb	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d106      	bne.n	80056bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2200      	movs	r2, #0
 80056b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f7fc fedc 	bl	8002474 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2202      	movs	r2, #2
 80056c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3304      	adds	r3, #4
 80056cc:	4619      	mov	r1, r3
 80056ce:	4610      	mov	r0, r2
 80056d0:	f000 faca 	bl	8005c68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
	...

08005740 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005740:	b480      	push	{r7}
 8005742:	b085      	sub	sp, #20
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800574e:	b2db      	uxtb	r3, r3
 8005750:	2b01      	cmp	r3, #1
 8005752:	d001      	beq.n	8005758 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e054      	b.n	8005802 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2202      	movs	r2, #2
 800575c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	68da      	ldr	r2, [r3, #12]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f042 0201 	orr.w	r2, r2, #1
 800576e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a26      	ldr	r2, [pc, #152]	; (8005810 <HAL_TIM_Base_Start_IT+0xd0>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d022      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005782:	d01d      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a22      	ldr	r2, [pc, #136]	; (8005814 <HAL_TIM_Base_Start_IT+0xd4>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d018      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a21      	ldr	r2, [pc, #132]	; (8005818 <HAL_TIM_Base_Start_IT+0xd8>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d013      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a1f      	ldr	r2, [pc, #124]	; (800581c <HAL_TIM_Base_Start_IT+0xdc>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d00e      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a1e      	ldr	r2, [pc, #120]	; (8005820 <HAL_TIM_Base_Start_IT+0xe0>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d009      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a1c      	ldr	r2, [pc, #112]	; (8005824 <HAL_TIM_Base_Start_IT+0xe4>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d004      	beq.n	80057c0 <HAL_TIM_Base_Start_IT+0x80>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a1b      	ldr	r2, [pc, #108]	; (8005828 <HAL_TIM_Base_Start_IT+0xe8>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d115      	bne.n	80057ec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689a      	ldr	r2, [r3, #8]
 80057c6:	4b19      	ldr	r3, [pc, #100]	; (800582c <HAL_TIM_Base_Start_IT+0xec>)
 80057c8:	4013      	ands	r3, r2
 80057ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2b06      	cmp	r3, #6
 80057d0:	d015      	beq.n	80057fe <HAL_TIM_Base_Start_IT+0xbe>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057d8:	d011      	beq.n	80057fe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f042 0201 	orr.w	r2, r2, #1
 80057e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ea:	e008      	b.n	80057fe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f042 0201 	orr.w	r2, r2, #1
 80057fa:	601a      	str	r2, [r3, #0]
 80057fc:	e000      	b.n	8005800 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	40010000 	.word	0x40010000
 8005814:	40000400 	.word	0x40000400
 8005818:	40000800 	.word	0x40000800
 800581c:	40000c00 	.word	0x40000c00
 8005820:	40010400 	.word	0x40010400
 8005824:	40014000 	.word	0x40014000
 8005828:	40001800 	.word	0x40001800
 800582c:	00010007 	.word	0x00010007

08005830 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b02      	cmp	r3, #2
 8005844:	d122      	bne.n	800588c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68db      	ldr	r3, [r3, #12]
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b02      	cmp	r3, #2
 8005852:	d11b      	bne.n	800588c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f06f 0202 	mvn.w	r2, #2
 800585c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	2201      	movs	r2, #1
 8005862:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	699b      	ldr	r3, [r3, #24]
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f000 f9da 	bl	8005c2c <HAL_TIM_IC_CaptureCallback>
 8005878:	e005      	b.n	8005886 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f9cc 	bl	8005c18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f000 f9dd 	bl	8005c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	2200      	movs	r2, #0
 800588a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	f003 0304 	and.w	r3, r3, #4
 8005896:	2b04      	cmp	r3, #4
 8005898:	d122      	bne.n	80058e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	68db      	ldr	r3, [r3, #12]
 80058a0:	f003 0304 	and.w	r3, r3, #4
 80058a4:	2b04      	cmp	r3, #4
 80058a6:	d11b      	bne.n	80058e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f06f 0204 	mvn.w	r2, #4
 80058b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2202      	movs	r2, #2
 80058b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d003      	beq.n	80058ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f9b0 	bl	8005c2c <HAL_TIM_IC_CaptureCallback>
 80058cc:	e005      	b.n	80058da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ce:	6878      	ldr	r0, [r7, #4]
 80058d0:	f000 f9a2 	bl	8005c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058d4:	6878      	ldr	r0, [r7, #4]
 80058d6:	f000 f9b3 	bl	8005c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	f003 0308 	and.w	r3, r3, #8
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d122      	bne.n	8005934 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	f003 0308 	and.w	r3, r3, #8
 80058f8:	2b08      	cmp	r3, #8
 80058fa:	d11b      	bne.n	8005934 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f06f 0208 	mvn.w	r2, #8
 8005904:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2204      	movs	r2, #4
 800590a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	f003 0303 	and.w	r3, r3, #3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d003      	beq.n	8005922 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 f986 	bl	8005c2c <HAL_TIM_IC_CaptureCallback>
 8005920:	e005      	b.n	800592e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f978 	bl	8005c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f000 f989 	bl	8005c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2200      	movs	r2, #0
 8005932:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	691b      	ldr	r3, [r3, #16]
 800593a:	f003 0310 	and.w	r3, r3, #16
 800593e:	2b10      	cmp	r3, #16
 8005940:	d122      	bne.n	8005988 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	f003 0310 	and.w	r3, r3, #16
 800594c:	2b10      	cmp	r3, #16
 800594e:	d11b      	bne.n	8005988 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f06f 0210 	mvn.w	r2, #16
 8005958:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2208      	movs	r2, #8
 800595e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	69db      	ldr	r3, [r3, #28]
 8005966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800596a:	2b00      	cmp	r3, #0
 800596c:	d003      	beq.n	8005976 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f000 f95c 	bl	8005c2c <HAL_TIM_IC_CaptureCallback>
 8005974:	e005      	b.n	8005982 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 f94e 	bl	8005c18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f95f 	bl	8005c40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2200      	movs	r2, #0
 8005986:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	f003 0301 	and.w	r3, r3, #1
 8005992:	2b01      	cmp	r3, #1
 8005994:	d10e      	bne.n	80059b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	2b01      	cmp	r3, #1
 80059a2:	d107      	bne.n	80059b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f06f 0201 	mvn.w	r2, #1
 80059ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80059ae:	6878      	ldr	r0, [r7, #4]
 80059b0:	f000 f928 	bl	8005c04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	691b      	ldr	r3, [r3, #16]
 80059ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059be:	2b80      	cmp	r3, #128	; 0x80
 80059c0:	d10e      	bne.n	80059e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	68db      	ldr	r3, [r3, #12]
 80059c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059cc:	2b80      	cmp	r3, #128	; 0x80
 80059ce:	d107      	bne.n	80059e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 fb16 	bl	800600c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	691b      	ldr	r3, [r3, #16]
 80059e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059ee:	d10e      	bne.n	8005a0e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059fa:	2b80      	cmp	r3, #128	; 0x80
 80059fc:	d107      	bne.n	8005a0e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 fb09 	bl	8006020 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a18:	2b40      	cmp	r3, #64	; 0x40
 8005a1a:	d10e      	bne.n	8005a3a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a26:	2b40      	cmp	r3, #64	; 0x40
 8005a28:	d107      	bne.n	8005a3a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f90d 	bl	8005c54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	f003 0320 	and.w	r3, r3, #32
 8005a44:	2b20      	cmp	r3, #32
 8005a46:	d10e      	bne.n	8005a66 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	f003 0320 	and.w	r3, r3, #32
 8005a52:	2b20      	cmp	r3, #32
 8005a54:	d107      	bne.n	8005a66 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f06f 0220 	mvn.w	r2, #32
 8005a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 fac9 	bl	8005ff8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a66:	bf00      	nop
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b084      	sub	sp, #16
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
 8005a78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	d101      	bne.n	8005a8c <HAL_TIM_ConfigClockSource+0x1c>
 8005a88:	2302      	movs	r3, #2
 8005a8a:	e0b4      	b.n	8005bf6 <HAL_TIM_ConfigClockSource+0x186>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2201      	movs	r2, #1
 8005a90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2202      	movs	r2, #2
 8005a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	4b56      	ldr	r3, [pc, #344]	; (8005c00 <HAL_TIM_ConfigClockSource+0x190>)
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ab2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ac4:	d03e      	beq.n	8005b44 <HAL_TIM_ConfigClockSource+0xd4>
 8005ac6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aca:	f200 8087 	bhi.w	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ad2:	f000 8086 	beq.w	8005be2 <HAL_TIM_ConfigClockSource+0x172>
 8005ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ada:	d87f      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005adc:	2b70      	cmp	r3, #112	; 0x70
 8005ade:	d01a      	beq.n	8005b16 <HAL_TIM_ConfigClockSource+0xa6>
 8005ae0:	2b70      	cmp	r3, #112	; 0x70
 8005ae2:	d87b      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005ae4:	2b60      	cmp	r3, #96	; 0x60
 8005ae6:	d050      	beq.n	8005b8a <HAL_TIM_ConfigClockSource+0x11a>
 8005ae8:	2b60      	cmp	r3, #96	; 0x60
 8005aea:	d877      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005aec:	2b50      	cmp	r3, #80	; 0x50
 8005aee:	d03c      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0xfa>
 8005af0:	2b50      	cmp	r3, #80	; 0x50
 8005af2:	d873      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005af4:	2b40      	cmp	r3, #64	; 0x40
 8005af6:	d058      	beq.n	8005baa <HAL_TIM_ConfigClockSource+0x13a>
 8005af8:	2b40      	cmp	r3, #64	; 0x40
 8005afa:	d86f      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005afc:	2b30      	cmp	r3, #48	; 0x30
 8005afe:	d064      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0x15a>
 8005b00:	2b30      	cmp	r3, #48	; 0x30
 8005b02:	d86b      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005b04:	2b20      	cmp	r3, #32
 8005b06:	d060      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0x15a>
 8005b08:	2b20      	cmp	r3, #32
 8005b0a:	d867      	bhi.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d05c      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0x15a>
 8005b10:	2b10      	cmp	r3, #16
 8005b12:	d05a      	beq.n	8005bca <HAL_TIM_ConfigClockSource+0x15a>
 8005b14:	e062      	b.n	8005bdc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6818      	ldr	r0, [r3, #0]
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6899      	ldr	r1, [r3, #8]
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	685a      	ldr	r2, [r3, #4]
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	f000 f9b9 	bl	8005e9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b38:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	609a      	str	r2, [r3, #8]
      break;
 8005b42:	e04f      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6818      	ldr	r0, [r3, #0]
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	6899      	ldr	r1, [r3, #8]
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	f000 f9a2 	bl	8005e9c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	689a      	ldr	r2, [r3, #8]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b66:	609a      	str	r2, [r3, #8]
      break;
 8005b68:	e03c      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6818      	ldr	r0, [r3, #0]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6859      	ldr	r1, [r3, #4]
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	461a      	mov	r2, r3
 8005b78:	f000 f916 	bl	8005da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2150      	movs	r1, #80	; 0x50
 8005b82:	4618      	mov	r0, r3
 8005b84:	f000 f96f 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005b88:	e02c      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6818      	ldr	r0, [r3, #0]
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	6859      	ldr	r1, [r3, #4]
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	68db      	ldr	r3, [r3, #12]
 8005b96:	461a      	mov	r2, r3
 8005b98:	f000 f935 	bl	8005e06 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	2160      	movs	r1, #96	; 0x60
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	f000 f95f 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005ba8:	e01c      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6818      	ldr	r0, [r3, #0]
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	6859      	ldr	r1, [r3, #4]
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	f000 f8f6 	bl	8005da8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	2140      	movs	r1, #64	; 0x40
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f000 f94f 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005bc8:	e00c      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4619      	mov	r1, r3
 8005bd4:	4610      	mov	r0, r2
 8005bd6:	f000 f946 	bl	8005e66 <TIM_ITRx_SetConfig>
      break;
 8005bda:	e003      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	73fb      	strb	r3, [r7, #15]
      break;
 8005be0:	e000      	b.n	8005be4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005be2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2201      	movs	r2, #1
 8005be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	fffeff88 	.word	0xfffeff88

08005c04 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b083      	sub	sp, #12
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c0c:	bf00      	nop
 8005c0e:	370c      	adds	r7, #12
 8005c10:	46bd      	mov	sp, r7
 8005c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c16:	4770      	bx	lr

08005c18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c2c:	b480      	push	{r7}
 8005c2e:	b083      	sub	sp, #12
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr

08005c54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b083      	sub	sp, #12
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c68:	b480      	push	{r7}
 8005c6a:	b085      	sub	sp, #20
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a40      	ldr	r2, [pc, #256]	; (8005d7c <TIM_Base_SetConfig+0x114>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d013      	beq.n	8005ca8 <TIM_Base_SetConfig+0x40>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c86:	d00f      	beq.n	8005ca8 <TIM_Base_SetConfig+0x40>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	4a3d      	ldr	r2, [pc, #244]	; (8005d80 <TIM_Base_SetConfig+0x118>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d00b      	beq.n	8005ca8 <TIM_Base_SetConfig+0x40>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a3c      	ldr	r2, [pc, #240]	; (8005d84 <TIM_Base_SetConfig+0x11c>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d007      	beq.n	8005ca8 <TIM_Base_SetConfig+0x40>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a3b      	ldr	r2, [pc, #236]	; (8005d88 <TIM_Base_SetConfig+0x120>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d003      	beq.n	8005ca8 <TIM_Base_SetConfig+0x40>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	4a3a      	ldr	r2, [pc, #232]	; (8005d8c <TIM_Base_SetConfig+0x124>)
 8005ca4:	4293      	cmp	r3, r2
 8005ca6:	d108      	bne.n	8005cba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a2f      	ldr	r2, [pc, #188]	; (8005d7c <TIM_Base_SetConfig+0x114>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d02b      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cc8:	d027      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a2c      	ldr	r2, [pc, #176]	; (8005d80 <TIM_Base_SetConfig+0x118>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d023      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	4a2b      	ldr	r2, [pc, #172]	; (8005d84 <TIM_Base_SetConfig+0x11c>)
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d01f      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	4a2a      	ldr	r2, [pc, #168]	; (8005d88 <TIM_Base_SetConfig+0x120>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d01b      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a29      	ldr	r2, [pc, #164]	; (8005d8c <TIM_Base_SetConfig+0x124>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d017      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a28      	ldr	r2, [pc, #160]	; (8005d90 <TIM_Base_SetConfig+0x128>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d013      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a27      	ldr	r2, [pc, #156]	; (8005d94 <TIM_Base_SetConfig+0x12c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d00f      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a26      	ldr	r2, [pc, #152]	; (8005d98 <TIM_Base_SetConfig+0x130>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d00b      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a25      	ldr	r2, [pc, #148]	; (8005d9c <TIM_Base_SetConfig+0x134>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d007      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a24      	ldr	r2, [pc, #144]	; (8005da0 <TIM_Base_SetConfig+0x138>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d003      	beq.n	8005d1a <TIM_Base_SetConfig+0xb2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a23      	ldr	r2, [pc, #140]	; (8005da4 <TIM_Base_SetConfig+0x13c>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d108      	bne.n	8005d2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	695b      	ldr	r3, [r3, #20]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d40:	683b      	ldr	r3, [r7, #0]
 8005d42:	689a      	ldr	r2, [r3, #8]
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681a      	ldr	r2, [r3, #0]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a0a      	ldr	r2, [pc, #40]	; (8005d7c <TIM_Base_SetConfig+0x114>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d003      	beq.n	8005d60 <TIM_Base_SetConfig+0xf8>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a0c      	ldr	r2, [pc, #48]	; (8005d8c <TIM_Base_SetConfig+0x124>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d103      	bne.n	8005d68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d60:	683b      	ldr	r3, [r7, #0]
 8005d62:	691a      	ldr	r2, [r3, #16]
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	615a      	str	r2, [r3, #20]
}
 8005d6e:	bf00      	nop
 8005d70:	3714      	adds	r7, #20
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop
 8005d7c:	40010000 	.word	0x40010000
 8005d80:	40000400 	.word	0x40000400
 8005d84:	40000800 	.word	0x40000800
 8005d88:	40000c00 	.word	0x40000c00
 8005d8c:	40010400 	.word	0x40010400
 8005d90:	40014000 	.word	0x40014000
 8005d94:	40014400 	.word	0x40014400
 8005d98:	40014800 	.word	0x40014800
 8005d9c:	40001800 	.word	0x40001800
 8005da0:	40001c00 	.word	0x40001c00
 8005da4:	40002000 	.word	0x40002000

08005da8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b087      	sub	sp, #28
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	60f8      	str	r0, [r7, #12]
 8005db0:	60b9      	str	r1, [r7, #8]
 8005db2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	6a1b      	ldr	r3, [r3, #32]
 8005db8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6a1b      	ldr	r3, [r3, #32]
 8005dbe:	f023 0201 	bic.w	r2, r3, #1
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	699b      	ldr	r3, [r3, #24]
 8005dca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005dd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	693a      	ldr	r2, [r7, #16]
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f023 030a 	bic.w	r3, r3, #10
 8005de4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005de6:	697a      	ldr	r2, [r7, #20]
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	621a      	str	r2, [r3, #32]
}
 8005dfa:	bf00      	nop
 8005dfc:	371c      	adds	r7, #28
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr

08005e06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e06:	b480      	push	{r7}
 8005e08:	b087      	sub	sp, #28
 8005e0a:	af00      	add	r7, sp, #0
 8005e0c:	60f8      	str	r0, [r7, #12]
 8005e0e:	60b9      	str	r1, [r7, #8]
 8005e10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	6a1b      	ldr	r3, [r3, #32]
 8005e16:	f023 0210 	bic.w	r2, r3, #16
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	699b      	ldr	r3, [r3, #24]
 8005e22:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	6a1b      	ldr	r3, [r3, #32]
 8005e28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e30:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	031b      	lsls	r3, r3, #12
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e42:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e44:	68bb      	ldr	r3, [r7, #8]
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	697a      	ldr	r2, [r7, #20]
 8005e52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	693a      	ldr	r2, [r7, #16]
 8005e58:	621a      	str	r2, [r3, #32]
}
 8005e5a:	bf00      	nop
 8005e5c:	371c      	adds	r7, #28
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr

08005e66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e66:	b480      	push	{r7}
 8005e68:	b085      	sub	sp, #20
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6078      	str	r0, [r7, #4]
 8005e6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e7e:	683a      	ldr	r2, [r7, #0]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	f043 0307 	orr.w	r3, r3, #7
 8005e88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	68fa      	ldr	r2, [r7, #12]
 8005e8e:	609a      	str	r2, [r3, #8]
}
 8005e90:	bf00      	nop
 8005e92:	3714      	adds	r7, #20
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b087      	sub	sp, #28
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	60f8      	str	r0, [r7, #12]
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
 8005ea8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005eb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	021a      	lsls	r2, r3, #8
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	431a      	orrs	r2, r3
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	697a      	ldr	r2, [r7, #20]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	697a      	ldr	r2, [r7, #20]
 8005ece:	609a      	str	r2, [r3, #8]
}
 8005ed0:	bf00      	nop
 8005ed2:	371c      	adds	r7, #28
 8005ed4:	46bd      	mov	sp, r7
 8005ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eda:	4770      	bx	lr

08005edc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d101      	bne.n	8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ef0:	2302      	movs	r3, #2
 8005ef2:	e06d      	b.n	8005fd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	689b      	ldr	r3, [r3, #8]
 8005f12:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a30      	ldr	r2, [pc, #192]	; (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d004      	beq.n	8005f28 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a2f      	ldr	r2, [pc, #188]	; (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d108      	bne.n	8005f3a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005f2e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	68fa      	ldr	r2, [r7, #12]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f40:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a20      	ldr	r2, [pc, #128]	; (8005fdc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d022      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f66:	d01d      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a1d      	ldr	r2, [pc, #116]	; (8005fe4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d018      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	4a1c      	ldr	r2, [pc, #112]	; (8005fe8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d013      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	4a1a      	ldr	r2, [pc, #104]	; (8005fec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d00e      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a15      	ldr	r2, [pc, #84]	; (8005fe0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d009      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a16      	ldr	r2, [pc, #88]	; (8005ff0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005f96:	4293      	cmp	r3, r2
 8005f98:	d004      	beq.n	8005fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4a15      	ldr	r2, [pc, #84]	; (8005ff4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005fa0:	4293      	cmp	r3, r2
 8005fa2:	d10c      	bne.n	8005fbe <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005faa:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	68ba      	ldr	r2, [r7, #8]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68ba      	ldr	r2, [r7, #8]
 8005fbc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	2201      	movs	r2, #1
 8005fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005fce:	2300      	movs	r3, #0
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	40010000 	.word	0x40010000
 8005fe0:	40010400 	.word	0x40010400
 8005fe4:	40000400 	.word	0x40000400
 8005fe8:	40000800 	.word	0x40000800
 8005fec:	40000c00 	.word	0x40000c00
 8005ff0:	40014000 	.word	0x40014000
 8005ff4:	40001800 	.word	0x40001800

08005ff8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b083      	sub	sp, #12
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006000:	bf00      	nop
 8006002:	370c      	adds	r7, #12
 8006004:	46bd      	mov	sp, r7
 8006006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600a:	4770      	bx	lr

0800600c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800600c:	b480      	push	{r7}
 800600e:	b083      	sub	sp, #12
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006014:	bf00      	nop
 8006016:	370c      	adds	r7, #12
 8006018:	46bd      	mov	sp, r7
 800601a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601e:	4770      	bx	lr

08006020 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006020:	b480      	push	{r7}
 8006022:	b083      	sub	sp, #12
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006028:	bf00      	nop
 800602a:	370c      	adds	r7, #12
 800602c:	46bd      	mov	sp, r7
 800602e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006032:	4770      	bx	lr

08006034 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	b082      	sub	sp, #8
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d101      	bne.n	8006046 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006042:	2301      	movs	r3, #1
 8006044:	e040      	b.n	80060c8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800604a:	2b00      	cmp	r3, #0
 800604c:	d106      	bne.n	800605c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f7fc fa90 	bl	800257c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2224      	movs	r2, #36	; 0x24
 8006060:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f022 0201 	bic.w	r2, r2, #1
 8006070:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f000 fc20 	bl	80068b8 <UART_SetConfig>
 8006078:	4603      	mov	r3, r0
 800607a:	2b01      	cmp	r3, #1
 800607c:	d101      	bne.n	8006082 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e022      	b.n	80060c8 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006086:	2b00      	cmp	r3, #0
 8006088:	d002      	beq.n	8006090 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 fe78 	bl	8006d80 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	685a      	ldr	r2, [r3, #4]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800609e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689a      	ldr	r2, [r3, #8]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80060ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0201 	orr.w	r2, r2, #1
 80060be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80060c0:	6878      	ldr	r0, [r7, #4]
 80060c2:	f000 feff 	bl	8006ec4 <UART_CheckIdleState>
 80060c6:	4603      	mov	r3, r0
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	3708      	adds	r7, #8
 80060cc:	46bd      	mov	sp, r7
 80060ce:	bd80      	pop	{r7, pc}

080060d0 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80060de:	2301      	movs	r3, #1
 80060e0:	e048      	b.n	8006174 <HAL_HalfDuplex_Init+0xa4>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d106      	bne.n	80060f8 <HAL_HalfDuplex_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fc fa42 	bl	800257c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	2224      	movs	r2, #36	; 0x24
 80060fc:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	681a      	ldr	r2, [r3, #0]
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f022 0201 	bic.w	r2, r2, #1
 800610c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800610e:	6878      	ldr	r0, [r7, #4]
 8006110:	f000 fbd2 	bl	80068b8 <UART_SetConfig>
 8006114:	4603      	mov	r3, r0
 8006116:	2b01      	cmp	r3, #1
 8006118:	d101      	bne.n	800611e <HAL_HalfDuplex_Init+0x4e>
  {
    return HAL_ERROR;
 800611a:	2301      	movs	r3, #1
 800611c:	e02a      	b.n	8006174 <HAL_HalfDuplex_Init+0xa4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006122:	2b00      	cmp	r3, #0
 8006124:	d002      	beq.n	800612c <HAL_HalfDuplex_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 fe2a 	bl	8006d80 <UART_AdvFeatureConfig>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	685a      	ldr	r2, [r3, #4]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800613a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	689a      	ldr	r2, [r3, #8]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f022 0222 	bic.w	r2, r2, #34	; 0x22
 800614a:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	689a      	ldr	r2, [r3, #8]
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f042 0208 	orr.w	r2, r2, #8
 800615a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f042 0201 	orr.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 fea9 	bl	8006ec4 <UART_CheckIdleState>
 8006172:	4603      	mov	r3, r0
}
 8006174:	4618      	mov	r0, r3
 8006176:	3708      	adds	r7, #8
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b08a      	sub	sp, #40	; 0x28
 8006180:	af02      	add	r7, sp, #8
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	603b      	str	r3, [r7, #0]
 8006188:	4613      	mov	r3, r2
 800618a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006190:	2b20      	cmp	r3, #32
 8006192:	f040 8081 	bne.w	8006298 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d002      	beq.n	80061a2 <HAL_UART_Transmit+0x26>
 800619c:	88fb      	ldrh	r3, [r7, #6]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e079      	b.n	800629a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d101      	bne.n	80061b4 <HAL_UART_Transmit+0x38>
 80061b0:	2302      	movs	r3, #2
 80061b2:	e072      	b.n	800629a <HAL_UART_Transmit+0x11e>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2221      	movs	r2, #33	; 0x21
 80061c8:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061ca:	f7fc fb13 	bl	80027f4 <HAL_GetTick>
 80061ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	88fa      	ldrh	r2, [r7, #6]
 80061d4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	88fa      	ldrh	r2, [r7, #6]
 80061dc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	689b      	ldr	r3, [r3, #8]
 80061e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80061e8:	d108      	bne.n	80061fc <HAL_UART_Transmit+0x80>
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d104      	bne.n	80061fc <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80061f2:	2300      	movs	r3, #0
 80061f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	61bb      	str	r3, [r7, #24]
 80061fa:	e003      	b.n	8006204 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006200:	2300      	movs	r3, #0
 8006202:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2200      	movs	r2, #0
 8006208:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800620c:	e02c      	b.n	8006268 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	9300      	str	r3, [sp, #0]
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	2200      	movs	r2, #0
 8006216:	2180      	movs	r1, #128	; 0x80
 8006218:	68f8      	ldr	r0, [r7, #12]
 800621a:	f000 fe9c 	bl	8006f56 <UART_WaitOnFlagUntilTimeout>
 800621e:	4603      	mov	r3, r0
 8006220:	2b00      	cmp	r3, #0
 8006222:	d001      	beq.n	8006228 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	e038      	b.n	800629a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d10b      	bne.n	8006246 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	881b      	ldrh	r3, [r3, #0]
 8006232:	461a      	mov	r2, r3
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800623c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	3302      	adds	r3, #2
 8006242:	61bb      	str	r3, [r7, #24]
 8006244:	e007      	b.n	8006256 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	781a      	ldrb	r2, [r3, #0]
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006250:	69fb      	ldr	r3, [r7, #28]
 8006252:	3301      	adds	r3, #1
 8006254:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800625c:	b29b      	uxth	r3, r3
 800625e:	3b01      	subs	r3, #1
 8006260:	b29a      	uxth	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800626e:	b29b      	uxth	r3, r3
 8006270:	2b00      	cmp	r3, #0
 8006272:	d1cc      	bne.n	800620e <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	9300      	str	r3, [sp, #0]
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	2200      	movs	r2, #0
 800627c:	2140      	movs	r1, #64	; 0x40
 800627e:	68f8      	ldr	r0, [r7, #12]
 8006280:	f000 fe69 	bl	8006f56 <UART_WaitOnFlagUntilTimeout>
 8006284:	4603      	mov	r3, r0
 8006286:	2b00      	cmp	r3, #0
 8006288:	d001      	beq.n	800628e <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e005      	b.n	800629a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2220      	movs	r2, #32
 8006292:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006294:	2300      	movs	r3, #0
 8006296:	e000      	b.n	800629a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006298:	2302      	movs	r3, #2
  }
}
 800629a:	4618      	mov	r0, r3
 800629c:	3720      	adds	r7, #32
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
	...

080062a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b0ba      	sub	sp, #232	; 0xe8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	69db      	ldr	r3, [r3, #28]
 80062b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80062ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80062ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80062d2:	4013      	ands	r3, r2
 80062d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80062d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d115      	bne.n	800630c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80062e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062e4:	f003 0320 	and.w	r3, r3, #32
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00f      	beq.n	800630c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80062ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062f0:	f003 0320 	and.w	r3, r3, #32
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d009      	beq.n	800630c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 82a4 	beq.w	800684a <HAL_UART_IRQHandler+0x5a6>
      {
        huart->RxISR(huart);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006306:	6878      	ldr	r0, [r7, #4]
 8006308:	4798      	blx	r3
      }
      return;
 800630a:	e29e      	b.n	800684a <HAL_UART_IRQHandler+0x5a6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800630c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006310:	2b00      	cmp	r3, #0
 8006312:	f000 8117 	beq.w	8006544 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006316:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800631a:	f003 0301 	and.w	r3, r3, #1
 800631e:	2b00      	cmp	r3, #0
 8006320:	d106      	bne.n	8006330 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006322:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8006326:	4b85      	ldr	r3, [pc, #532]	; (800653c <HAL_UART_IRQHandler+0x298>)
 8006328:	4013      	ands	r3, r2
 800632a:	2b00      	cmp	r3, #0
 800632c:	f000 810a 	beq.w	8006544 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006330:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006334:	f003 0301 	and.w	r3, r3, #1
 8006338:	2b00      	cmp	r3, #0
 800633a:	d011      	beq.n	8006360 <HAL_UART_IRQHandler+0xbc>
 800633c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006344:	2b00      	cmp	r3, #0
 8006346:	d00b      	beq.n	8006360 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	2201      	movs	r2, #1
 800634e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006356:	f043 0201 	orr.w	r2, r3, #1
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006364:	f003 0302 	and.w	r3, r3, #2
 8006368:	2b00      	cmp	r3, #0
 800636a:	d011      	beq.n	8006390 <HAL_UART_IRQHandler+0xec>
 800636c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006370:	f003 0301 	and.w	r3, r3, #1
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00b      	beq.n	8006390 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	2202      	movs	r2, #2
 800637e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006386:	f043 0204 	orr.w	r2, r3, #4
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b00      	cmp	r3, #0
 800639a:	d011      	beq.n	80063c0 <HAL_UART_IRQHandler+0x11c>
 800639c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d00b      	beq.n	80063c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	2204      	movs	r2, #4
 80063ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063b6:	f043 0202 	orr.w	r2, r3, #2
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80063c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063c4:	f003 0308 	and.w	r3, r3, #8
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d017      	beq.n	80063fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063d0:	f003 0320 	and.w	r3, r3, #32
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d105      	bne.n	80063e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80063d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80063dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00b      	beq.n	80063fc <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2208      	movs	r2, #8
 80063ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063f2:	f043 0208 	orr.w	r2, r3, #8
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80063fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006400:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006404:	2b00      	cmp	r3, #0
 8006406:	d012      	beq.n	800642e <HAL_UART_IRQHandler+0x18a>
 8006408:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800640c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00c      	beq.n	800642e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800641c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006424:	f043 0220 	orr.w	r2, r3, #32
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 820a 	beq.w	800684e <HAL_UART_IRQHandler+0x5aa>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800643a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800643e:	f003 0320 	and.w	r3, r3, #32
 8006442:	2b00      	cmp	r3, #0
 8006444:	d00d      	beq.n	8006462 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800644a:	f003 0320 	and.w	r3, r3, #32
 800644e:	2b00      	cmp	r3, #0
 8006450:	d007      	beq.n	8006462 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006456:	2b00      	cmp	r3, #0
 8006458:	d003      	beq.n	8006462 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006468:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006476:	2b40      	cmp	r3, #64	; 0x40
 8006478:	d005      	beq.n	8006486 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800647a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800647e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006482:	2b00      	cmp	r3, #0
 8006484:	d04f      	beq.n	8006526 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 fe29 	bl	80070de <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006496:	2b40      	cmp	r3, #64	; 0x40
 8006498:	d141      	bne.n	800651e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3308      	adds	r3, #8
 80064a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80064a8:	e853 3f00 	ldrex	r3, [r3]
 80064ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80064b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80064b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	3308      	adds	r3, #8
 80064c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80064c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80064ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80064d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80064d6:	e841 2300 	strex	r3, r2, [r1]
 80064da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80064de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1d9      	bne.n	800649a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d013      	beq.n	8006516 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064f2:	4a13      	ldr	r2, [pc, #76]	; (8006540 <HAL_UART_IRQHandler+0x29c>)
 80064f4:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7fd f80d 	bl	800351a <HAL_DMA_Abort_IT>
 8006500:	4603      	mov	r3, r0
 8006502:	2b00      	cmp	r3, #0
 8006504:	d017      	beq.n	8006536 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800650a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8006510:	4610      	mov	r0, r2
 8006512:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006514:	e00f      	b.n	8006536 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006516:	6878      	ldr	r0, [r7, #4]
 8006518:	f000 f9ae 	bl	8006878 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800651c:	e00b      	b.n	8006536 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 f9aa 	bl	8006878 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006524:	e007      	b.n	8006536 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f9a6 	bl	8006878 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2200      	movs	r2, #0
 8006530:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8006534:	e18b      	b.n	800684e <HAL_UART_IRQHandler+0x5aa>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006536:	bf00      	nop
    return;
 8006538:	e189      	b.n	800684e <HAL_UART_IRQHandler+0x5aa>
 800653a:	bf00      	nop
 800653c:	04000120 	.word	0x04000120
 8006540:	080071a5 	.word	0x080071a5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006548:	2b01      	cmp	r3, #1
 800654a:	f040 8144 	bne.w	80067d6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800654e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006552:	f003 0310 	and.w	r3, r3, #16
 8006556:	2b00      	cmp	r3, #0
 8006558:	f000 813d 	beq.w	80067d6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800655c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006560:	f003 0310 	and.w	r3, r3, #16
 8006564:	2b00      	cmp	r3, #0
 8006566:	f000 8136 	beq.w	80067d6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	2210      	movs	r2, #16
 8006570:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	689b      	ldr	r3, [r3, #8]
 8006578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800657c:	2b40      	cmp	r3, #64	; 0x40
 800657e:	f040 80b2 	bne.w	80066e6 <HAL_UART_IRQHandler+0x442>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	685b      	ldr	r3, [r3, #4]
 800658a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800658e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 815d 	beq.w	8006852 <HAL_UART_IRQHandler+0x5ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800659e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065a2:	429a      	cmp	r2, r3
 80065a4:	f080 8155 	bcs.w	8006852 <HAL_UART_IRQHandler+0x5ae>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80065ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b6:	69db      	ldr	r3, [r3, #28]
 80065b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065bc:	f000 8085 	beq.w	80066ca <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80065cc:	e853 3f00 	ldrex	r3, [r3]
 80065d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80065d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80065dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	461a      	mov	r2, r3
 80065e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80065ea:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80065ee:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80065f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80065fa:	e841 2300 	strex	r3, r2, [r1]
 80065fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006602:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006606:	2b00      	cmp	r3, #0
 8006608:	d1da      	bne.n	80065c0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3308      	adds	r3, #8
 8006610:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006612:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006614:	e853 3f00 	ldrex	r3, [r3]
 8006618:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800661a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800661c:	f023 0301 	bic.w	r3, r3, #1
 8006620:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	3308      	adds	r3, #8
 800662a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800662e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006632:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006636:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800663a:	e841 2300 	strex	r3, r2, [r1]
 800663e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006640:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006642:	2b00      	cmp	r3, #0
 8006644:	d1e1      	bne.n	800660a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	3308      	adds	r3, #8
 800664c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006650:	e853 3f00 	ldrex	r3, [r3]
 8006654:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006656:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006658:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800665c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	3308      	adds	r3, #8
 8006666:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800666a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800666c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800666e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006670:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006672:	e841 2300 	strex	r3, r2, [r1]
 8006676:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006678:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800667a:	2b00      	cmp	r3, #0
 800667c:	d1e3      	bne.n	8006646 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2220      	movs	r2, #32
 8006682:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006692:	e853 3f00 	ldrex	r3, [r3]
 8006696:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006698:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800669a:	f023 0310 	bic.w	r3, r3, #16
 800669e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	461a      	mov	r2, r3
 80066a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80066ac:	65bb      	str	r3, [r7, #88]	; 0x58
 80066ae:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80066b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80066b4:	e841 2300 	strex	r3, r2, [r1]
 80066b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80066ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d1e4      	bne.n	800668a <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066c4:	4618      	mov	r0, r3
 80066c6:	f7fc feb8 	bl	800343a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	b29b      	uxth	r3, r3
 80066dc:	4619      	mov	r1, r3
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f8d4 	bl	800688c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80066e4:	e0b5      	b.n	8006852 <HAL_UART_IRQHandler+0x5ae>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006700:	b29b      	uxth	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	f000 80a7 	beq.w	8006856 <HAL_UART_IRQHandler+0x5b2>
          && (nb_rx_data > 0U))
 8006708:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800670c:	2b00      	cmp	r3, #0
 800670e:	f000 80a2 	beq.w	8006856 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006722:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006726:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	461a      	mov	r2, r3
 8006730:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006734:	647b      	str	r3, [r7, #68]	; 0x44
 8006736:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006738:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800673a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800673c:	e841 2300 	strex	r3, r2, [r1]
 8006740:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006742:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e4      	bne.n	8006712 <HAL_UART_IRQHandler+0x46e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	3308      	adds	r3, #8
 800674e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006752:	e853 3f00 	ldrex	r3, [r3]
 8006756:	623b      	str	r3, [r7, #32]
   return(result);
 8006758:	6a3b      	ldr	r3, [r7, #32]
 800675a:	f023 0301 	bic.w	r3, r3, #1
 800675e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3308      	adds	r3, #8
 8006768:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800676c:	633a      	str	r2, [r7, #48]	; 0x30
 800676e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006770:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006772:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006774:	e841 2300 	strex	r3, r2, [r1]
 8006778:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800677a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800677c:	2b00      	cmp	r3, #0
 800677e:	d1e3      	bne.n	8006748 <HAL_UART_IRQHandler+0x4a4>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2220      	movs	r2, #32
 8006784:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	e853 3f00 	ldrex	r3, [r3]
 800679e:	60fb      	str	r3, [r7, #12]
   return(result);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f023 0310 	bic.w	r3, r3, #16
 80067a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	461a      	mov	r2, r3
 80067b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80067b4:	61fb      	str	r3, [r7, #28]
 80067b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b8:	69b9      	ldr	r1, [r7, #24]
 80067ba:	69fa      	ldr	r2, [r7, #28]
 80067bc:	e841 2300 	strex	r3, r2, [r1]
 80067c0:	617b      	str	r3, [r7, #20]
   return(result);
 80067c2:	697b      	ldr	r3, [r7, #20]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d1e4      	bne.n	8006792 <HAL_UART_IRQHandler+0x4ee>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067cc:	4619      	mov	r1, r3
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 f85c 	bl	800688c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80067d4:	e03f      	b.n	8006856 <HAL_UART_IRQHandler+0x5b2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80067d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80067da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00e      	beq.n	8006800 <HAL_UART_IRQHandler+0x55c>
 80067e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80067e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d008      	beq.n	8006800 <HAL_UART_IRQHandler+0x55c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80067f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 f853 	bl	80068a4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80067fe:	e02d      	b.n	800685c <HAL_UART_IRQHandler+0x5b8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006800:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006808:	2b00      	cmp	r3, #0
 800680a:	d00e      	beq.n	800682a <HAL_UART_IRQHandler+0x586>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800680c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006814:	2b00      	cmp	r3, #0
 8006816:	d008      	beq.n	800682a <HAL_UART_IRQHandler+0x586>
  {
    if (huart->TxISR != NULL)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800681c:	2b00      	cmp	r3, #0
 800681e:	d01c      	beq.n	800685a <HAL_UART_IRQHandler+0x5b6>
    {
      huart->TxISR(huart);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	4798      	blx	r3
    }
    return;
 8006828:	e017      	b.n	800685a <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800682a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800682e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006832:	2b00      	cmp	r3, #0
 8006834:	d012      	beq.n	800685c <HAL_UART_IRQHandler+0x5b8>
 8006836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800683a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800683e:	2b00      	cmp	r3, #0
 8006840:	d00c      	beq.n	800685c <HAL_UART_IRQHandler+0x5b8>
  {
    UART_EndTransmit_IT(huart);
 8006842:	6878      	ldr	r0, [r7, #4]
 8006844:	f000 fcc4 	bl	80071d0 <UART_EndTransmit_IT>
    return;
 8006848:	e008      	b.n	800685c <HAL_UART_IRQHandler+0x5b8>
      return;
 800684a:	bf00      	nop
 800684c:	e006      	b.n	800685c <HAL_UART_IRQHandler+0x5b8>
    return;
 800684e:	bf00      	nop
 8006850:	e004      	b.n	800685c <HAL_UART_IRQHandler+0x5b8>
      return;
 8006852:	bf00      	nop
 8006854:	e002      	b.n	800685c <HAL_UART_IRQHandler+0x5b8>
      return;
 8006856:	bf00      	nop
 8006858:	e000      	b.n	800685c <HAL_UART_IRQHandler+0x5b8>
    return;
 800685a:	bf00      	nop
  }

}
 800685c:	37e8      	adds	r7, #232	; 0xe8
 800685e:	46bd      	mov	sp, r7
 8006860:	bd80      	pop	{r7, pc}
 8006862:	bf00      	nop

08006864 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006864:	b480      	push	{r7}
 8006866:	b083      	sub	sp, #12
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800686c:	bf00      	nop
 800686e:	370c      	adds	r7, #12
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006878:	b480      	push	{r7}
 800687a:	b083      	sub	sp, #12
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006880:	bf00      	nop
 8006882:	370c      	adds	r7, #12
 8006884:	46bd      	mov	sp, r7
 8006886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688a:	4770      	bx	lr

0800688c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800688c:	b480      	push	{r7}
 800688e:	b083      	sub	sp, #12
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
 8006894:	460b      	mov	r3, r1
 8006896:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006898:	bf00      	nop
 800689a:	370c      	adds	r7, #12
 800689c:	46bd      	mov	sp, r7
 800689e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a2:	4770      	bx	lr

080068a4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b083      	sub	sp, #12
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80068ac:	bf00      	nop
 80068ae:	370c      	adds	r7, #12
 80068b0:	46bd      	mov	sp, r7
 80068b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b6:	4770      	bx	lr

080068b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b088      	sub	sp, #32
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80068c0:	2300      	movs	r3, #0
 80068c2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	689a      	ldr	r2, [r3, #8]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	431a      	orrs	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	69db      	ldr	r3, [r3, #28]
 80068d8:	4313      	orrs	r3, r2
 80068da:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	4ba6      	ldr	r3, [pc, #664]	; (8006b7c <UART_SetConfig+0x2c4>)
 80068e4:	4013      	ands	r3, r2
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	6812      	ldr	r2, [r2, #0]
 80068ea:	6979      	ldr	r1, [r7, #20]
 80068ec:	430b      	orrs	r3, r1
 80068ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	685b      	ldr	r3, [r3, #4]
 80068f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	430a      	orrs	r2, r1
 8006904:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	6a1b      	ldr	r3, [r3, #32]
 8006910:	697a      	ldr	r2, [r7, #20]
 8006912:	4313      	orrs	r3, r2
 8006914:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	697a      	ldr	r2, [r7, #20]
 8006926:	430a      	orrs	r2, r1
 8006928:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a94      	ldr	r2, [pc, #592]	; (8006b80 <UART_SetConfig+0x2c8>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d120      	bne.n	8006976 <UART_SetConfig+0xbe>
 8006934:	4b93      	ldr	r3, [pc, #588]	; (8006b84 <UART_SetConfig+0x2cc>)
 8006936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800693a:	f003 0303 	and.w	r3, r3, #3
 800693e:	2b03      	cmp	r3, #3
 8006940:	d816      	bhi.n	8006970 <UART_SetConfig+0xb8>
 8006942:	a201      	add	r2, pc, #4	; (adr r2, 8006948 <UART_SetConfig+0x90>)
 8006944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006948:	08006959 	.word	0x08006959
 800694c:	08006965 	.word	0x08006965
 8006950:	0800695f 	.word	0x0800695f
 8006954:	0800696b 	.word	0x0800696b
 8006958:	2301      	movs	r3, #1
 800695a:	77fb      	strb	r3, [r7, #31]
 800695c:	e150      	b.n	8006c00 <UART_SetConfig+0x348>
 800695e:	2302      	movs	r3, #2
 8006960:	77fb      	strb	r3, [r7, #31]
 8006962:	e14d      	b.n	8006c00 <UART_SetConfig+0x348>
 8006964:	2304      	movs	r3, #4
 8006966:	77fb      	strb	r3, [r7, #31]
 8006968:	e14a      	b.n	8006c00 <UART_SetConfig+0x348>
 800696a:	2308      	movs	r3, #8
 800696c:	77fb      	strb	r3, [r7, #31]
 800696e:	e147      	b.n	8006c00 <UART_SetConfig+0x348>
 8006970:	2310      	movs	r3, #16
 8006972:	77fb      	strb	r3, [r7, #31]
 8006974:	e144      	b.n	8006c00 <UART_SetConfig+0x348>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a83      	ldr	r2, [pc, #524]	; (8006b88 <UART_SetConfig+0x2d0>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d132      	bne.n	80069e6 <UART_SetConfig+0x12e>
 8006980:	4b80      	ldr	r3, [pc, #512]	; (8006b84 <UART_SetConfig+0x2cc>)
 8006982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006986:	f003 030c 	and.w	r3, r3, #12
 800698a:	2b0c      	cmp	r3, #12
 800698c:	d828      	bhi.n	80069e0 <UART_SetConfig+0x128>
 800698e:	a201      	add	r2, pc, #4	; (adr r2, 8006994 <UART_SetConfig+0xdc>)
 8006990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006994:	080069c9 	.word	0x080069c9
 8006998:	080069e1 	.word	0x080069e1
 800699c:	080069e1 	.word	0x080069e1
 80069a0:	080069e1 	.word	0x080069e1
 80069a4:	080069d5 	.word	0x080069d5
 80069a8:	080069e1 	.word	0x080069e1
 80069ac:	080069e1 	.word	0x080069e1
 80069b0:	080069e1 	.word	0x080069e1
 80069b4:	080069cf 	.word	0x080069cf
 80069b8:	080069e1 	.word	0x080069e1
 80069bc:	080069e1 	.word	0x080069e1
 80069c0:	080069e1 	.word	0x080069e1
 80069c4:	080069db 	.word	0x080069db
 80069c8:	2300      	movs	r3, #0
 80069ca:	77fb      	strb	r3, [r7, #31]
 80069cc:	e118      	b.n	8006c00 <UART_SetConfig+0x348>
 80069ce:	2302      	movs	r3, #2
 80069d0:	77fb      	strb	r3, [r7, #31]
 80069d2:	e115      	b.n	8006c00 <UART_SetConfig+0x348>
 80069d4:	2304      	movs	r3, #4
 80069d6:	77fb      	strb	r3, [r7, #31]
 80069d8:	e112      	b.n	8006c00 <UART_SetConfig+0x348>
 80069da:	2308      	movs	r3, #8
 80069dc:	77fb      	strb	r3, [r7, #31]
 80069de:	e10f      	b.n	8006c00 <UART_SetConfig+0x348>
 80069e0:	2310      	movs	r3, #16
 80069e2:	77fb      	strb	r3, [r7, #31]
 80069e4:	e10c      	b.n	8006c00 <UART_SetConfig+0x348>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a68      	ldr	r2, [pc, #416]	; (8006b8c <UART_SetConfig+0x2d4>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d120      	bne.n	8006a32 <UART_SetConfig+0x17a>
 80069f0:	4b64      	ldr	r3, [pc, #400]	; (8006b84 <UART_SetConfig+0x2cc>)
 80069f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069f6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80069fa:	2b30      	cmp	r3, #48	; 0x30
 80069fc:	d013      	beq.n	8006a26 <UART_SetConfig+0x16e>
 80069fe:	2b30      	cmp	r3, #48	; 0x30
 8006a00:	d814      	bhi.n	8006a2c <UART_SetConfig+0x174>
 8006a02:	2b20      	cmp	r3, #32
 8006a04:	d009      	beq.n	8006a1a <UART_SetConfig+0x162>
 8006a06:	2b20      	cmp	r3, #32
 8006a08:	d810      	bhi.n	8006a2c <UART_SetConfig+0x174>
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <UART_SetConfig+0x15c>
 8006a0e:	2b10      	cmp	r3, #16
 8006a10:	d006      	beq.n	8006a20 <UART_SetConfig+0x168>
 8006a12:	e00b      	b.n	8006a2c <UART_SetConfig+0x174>
 8006a14:	2300      	movs	r3, #0
 8006a16:	77fb      	strb	r3, [r7, #31]
 8006a18:	e0f2      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	77fb      	strb	r3, [r7, #31]
 8006a1e:	e0ef      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a20:	2304      	movs	r3, #4
 8006a22:	77fb      	strb	r3, [r7, #31]
 8006a24:	e0ec      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a26:	2308      	movs	r3, #8
 8006a28:	77fb      	strb	r3, [r7, #31]
 8006a2a:	e0e9      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a2c:	2310      	movs	r3, #16
 8006a2e:	77fb      	strb	r3, [r7, #31]
 8006a30:	e0e6      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a56      	ldr	r2, [pc, #344]	; (8006b90 <UART_SetConfig+0x2d8>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d120      	bne.n	8006a7e <UART_SetConfig+0x1c6>
 8006a3c:	4b51      	ldr	r3, [pc, #324]	; (8006b84 <UART_SetConfig+0x2cc>)
 8006a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a42:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006a46:	2bc0      	cmp	r3, #192	; 0xc0
 8006a48:	d013      	beq.n	8006a72 <UART_SetConfig+0x1ba>
 8006a4a:	2bc0      	cmp	r3, #192	; 0xc0
 8006a4c:	d814      	bhi.n	8006a78 <UART_SetConfig+0x1c0>
 8006a4e:	2b80      	cmp	r3, #128	; 0x80
 8006a50:	d009      	beq.n	8006a66 <UART_SetConfig+0x1ae>
 8006a52:	2b80      	cmp	r3, #128	; 0x80
 8006a54:	d810      	bhi.n	8006a78 <UART_SetConfig+0x1c0>
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d002      	beq.n	8006a60 <UART_SetConfig+0x1a8>
 8006a5a:	2b40      	cmp	r3, #64	; 0x40
 8006a5c:	d006      	beq.n	8006a6c <UART_SetConfig+0x1b4>
 8006a5e:	e00b      	b.n	8006a78 <UART_SetConfig+0x1c0>
 8006a60:	2300      	movs	r3, #0
 8006a62:	77fb      	strb	r3, [r7, #31]
 8006a64:	e0cc      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a66:	2302      	movs	r3, #2
 8006a68:	77fb      	strb	r3, [r7, #31]
 8006a6a:	e0c9      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a6c:	2304      	movs	r3, #4
 8006a6e:	77fb      	strb	r3, [r7, #31]
 8006a70:	e0c6      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a72:	2308      	movs	r3, #8
 8006a74:	77fb      	strb	r3, [r7, #31]
 8006a76:	e0c3      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a78:	2310      	movs	r3, #16
 8006a7a:	77fb      	strb	r3, [r7, #31]
 8006a7c:	e0c0      	b.n	8006c00 <UART_SetConfig+0x348>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a44      	ldr	r2, [pc, #272]	; (8006b94 <UART_SetConfig+0x2dc>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d125      	bne.n	8006ad4 <UART_SetConfig+0x21c>
 8006a88:	4b3e      	ldr	r3, [pc, #248]	; (8006b84 <UART_SetConfig+0x2cc>)
 8006a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006a8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a96:	d017      	beq.n	8006ac8 <UART_SetConfig+0x210>
 8006a98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006a9c:	d817      	bhi.n	8006ace <UART_SetConfig+0x216>
 8006a9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006aa2:	d00b      	beq.n	8006abc <UART_SetConfig+0x204>
 8006aa4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006aa8:	d811      	bhi.n	8006ace <UART_SetConfig+0x216>
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	d003      	beq.n	8006ab6 <UART_SetConfig+0x1fe>
 8006aae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ab2:	d006      	beq.n	8006ac2 <UART_SetConfig+0x20a>
 8006ab4:	e00b      	b.n	8006ace <UART_SetConfig+0x216>
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	77fb      	strb	r3, [r7, #31]
 8006aba:	e0a1      	b.n	8006c00 <UART_SetConfig+0x348>
 8006abc:	2302      	movs	r3, #2
 8006abe:	77fb      	strb	r3, [r7, #31]
 8006ac0:	e09e      	b.n	8006c00 <UART_SetConfig+0x348>
 8006ac2:	2304      	movs	r3, #4
 8006ac4:	77fb      	strb	r3, [r7, #31]
 8006ac6:	e09b      	b.n	8006c00 <UART_SetConfig+0x348>
 8006ac8:	2308      	movs	r3, #8
 8006aca:	77fb      	strb	r3, [r7, #31]
 8006acc:	e098      	b.n	8006c00 <UART_SetConfig+0x348>
 8006ace:	2310      	movs	r3, #16
 8006ad0:	77fb      	strb	r3, [r7, #31]
 8006ad2:	e095      	b.n	8006c00 <UART_SetConfig+0x348>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a2f      	ldr	r2, [pc, #188]	; (8006b98 <UART_SetConfig+0x2e0>)
 8006ada:	4293      	cmp	r3, r2
 8006adc:	d125      	bne.n	8006b2a <UART_SetConfig+0x272>
 8006ade:	4b29      	ldr	r3, [pc, #164]	; (8006b84 <UART_SetConfig+0x2cc>)
 8006ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006ae4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006ae8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006aec:	d017      	beq.n	8006b1e <UART_SetConfig+0x266>
 8006aee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006af2:	d817      	bhi.n	8006b24 <UART_SetConfig+0x26c>
 8006af4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006af8:	d00b      	beq.n	8006b12 <UART_SetConfig+0x25a>
 8006afa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006afe:	d811      	bhi.n	8006b24 <UART_SetConfig+0x26c>
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d003      	beq.n	8006b0c <UART_SetConfig+0x254>
 8006b04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b08:	d006      	beq.n	8006b18 <UART_SetConfig+0x260>
 8006b0a:	e00b      	b.n	8006b24 <UART_SetConfig+0x26c>
 8006b0c:	2301      	movs	r3, #1
 8006b0e:	77fb      	strb	r3, [r7, #31]
 8006b10:	e076      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b12:	2302      	movs	r3, #2
 8006b14:	77fb      	strb	r3, [r7, #31]
 8006b16:	e073      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b18:	2304      	movs	r3, #4
 8006b1a:	77fb      	strb	r3, [r7, #31]
 8006b1c:	e070      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b1e:	2308      	movs	r3, #8
 8006b20:	77fb      	strb	r3, [r7, #31]
 8006b22:	e06d      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b24:	2310      	movs	r3, #16
 8006b26:	77fb      	strb	r3, [r7, #31]
 8006b28:	e06a      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a1b      	ldr	r2, [pc, #108]	; (8006b9c <UART_SetConfig+0x2e4>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d138      	bne.n	8006ba6 <UART_SetConfig+0x2ee>
 8006b34:	4b13      	ldr	r3, [pc, #76]	; (8006b84 <UART_SetConfig+0x2cc>)
 8006b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b3a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006b3e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b42:	d017      	beq.n	8006b74 <UART_SetConfig+0x2bc>
 8006b44:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006b48:	d82a      	bhi.n	8006ba0 <UART_SetConfig+0x2e8>
 8006b4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b4e:	d00b      	beq.n	8006b68 <UART_SetConfig+0x2b0>
 8006b50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006b54:	d824      	bhi.n	8006ba0 <UART_SetConfig+0x2e8>
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d003      	beq.n	8006b62 <UART_SetConfig+0x2aa>
 8006b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b5e:	d006      	beq.n	8006b6e <UART_SetConfig+0x2b6>
 8006b60:	e01e      	b.n	8006ba0 <UART_SetConfig+0x2e8>
 8006b62:	2300      	movs	r3, #0
 8006b64:	77fb      	strb	r3, [r7, #31]
 8006b66:	e04b      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b68:	2302      	movs	r3, #2
 8006b6a:	77fb      	strb	r3, [r7, #31]
 8006b6c:	e048      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b6e:	2304      	movs	r3, #4
 8006b70:	77fb      	strb	r3, [r7, #31]
 8006b72:	e045      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b74:	2308      	movs	r3, #8
 8006b76:	77fb      	strb	r3, [r7, #31]
 8006b78:	e042      	b.n	8006c00 <UART_SetConfig+0x348>
 8006b7a:	bf00      	nop
 8006b7c:	efff69f3 	.word	0xefff69f3
 8006b80:	40011000 	.word	0x40011000
 8006b84:	40023800 	.word	0x40023800
 8006b88:	40004400 	.word	0x40004400
 8006b8c:	40004800 	.word	0x40004800
 8006b90:	40004c00 	.word	0x40004c00
 8006b94:	40005000 	.word	0x40005000
 8006b98:	40011400 	.word	0x40011400
 8006b9c:	40007800 	.word	0x40007800
 8006ba0:	2310      	movs	r3, #16
 8006ba2:	77fb      	strb	r3, [r7, #31]
 8006ba4:	e02c      	b.n	8006c00 <UART_SetConfig+0x348>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a72      	ldr	r2, [pc, #456]	; (8006d74 <UART_SetConfig+0x4bc>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d125      	bne.n	8006bfc <UART_SetConfig+0x344>
 8006bb0:	4b71      	ldr	r3, [pc, #452]	; (8006d78 <UART_SetConfig+0x4c0>)
 8006bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bb6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006bba:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006bbe:	d017      	beq.n	8006bf0 <UART_SetConfig+0x338>
 8006bc0:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006bc4:	d817      	bhi.n	8006bf6 <UART_SetConfig+0x33e>
 8006bc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bca:	d00b      	beq.n	8006be4 <UART_SetConfig+0x32c>
 8006bcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006bd0:	d811      	bhi.n	8006bf6 <UART_SetConfig+0x33e>
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d003      	beq.n	8006bde <UART_SetConfig+0x326>
 8006bd6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006bda:	d006      	beq.n	8006bea <UART_SetConfig+0x332>
 8006bdc:	e00b      	b.n	8006bf6 <UART_SetConfig+0x33e>
 8006bde:	2300      	movs	r3, #0
 8006be0:	77fb      	strb	r3, [r7, #31]
 8006be2:	e00d      	b.n	8006c00 <UART_SetConfig+0x348>
 8006be4:	2302      	movs	r3, #2
 8006be6:	77fb      	strb	r3, [r7, #31]
 8006be8:	e00a      	b.n	8006c00 <UART_SetConfig+0x348>
 8006bea:	2304      	movs	r3, #4
 8006bec:	77fb      	strb	r3, [r7, #31]
 8006bee:	e007      	b.n	8006c00 <UART_SetConfig+0x348>
 8006bf0:	2308      	movs	r3, #8
 8006bf2:	77fb      	strb	r3, [r7, #31]
 8006bf4:	e004      	b.n	8006c00 <UART_SetConfig+0x348>
 8006bf6:	2310      	movs	r3, #16
 8006bf8:	77fb      	strb	r3, [r7, #31]
 8006bfa:	e001      	b.n	8006c00 <UART_SetConfig+0x348>
 8006bfc:	2310      	movs	r3, #16
 8006bfe:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	69db      	ldr	r3, [r3, #28]
 8006c04:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c08:	d15b      	bne.n	8006cc2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006c0a:	7ffb      	ldrb	r3, [r7, #31]
 8006c0c:	2b08      	cmp	r3, #8
 8006c0e:	d828      	bhi.n	8006c62 <UART_SetConfig+0x3aa>
 8006c10:	a201      	add	r2, pc, #4	; (adr r2, 8006c18 <UART_SetConfig+0x360>)
 8006c12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c16:	bf00      	nop
 8006c18:	08006c3d 	.word	0x08006c3d
 8006c1c:	08006c45 	.word	0x08006c45
 8006c20:	08006c4d 	.word	0x08006c4d
 8006c24:	08006c63 	.word	0x08006c63
 8006c28:	08006c53 	.word	0x08006c53
 8006c2c:	08006c63 	.word	0x08006c63
 8006c30:	08006c63 	.word	0x08006c63
 8006c34:	08006c63 	.word	0x08006c63
 8006c38:	08006c5b 	.word	0x08006c5b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c3c:	f7fe f8d8 	bl	8004df0 <HAL_RCC_GetPCLK1Freq>
 8006c40:	61b8      	str	r0, [r7, #24]
        break;
 8006c42:	e013      	b.n	8006c6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c44:	f7fe f8e8 	bl	8004e18 <HAL_RCC_GetPCLK2Freq>
 8006c48:	61b8      	str	r0, [r7, #24]
        break;
 8006c4a:	e00f      	b.n	8006c6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c4c:	4b4b      	ldr	r3, [pc, #300]	; (8006d7c <UART_SetConfig+0x4c4>)
 8006c4e:	61bb      	str	r3, [r7, #24]
        break;
 8006c50:	e00c      	b.n	8006c6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c52:	f7fd fffb 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
 8006c56:	61b8      	str	r0, [r7, #24]
        break;
 8006c58:	e008      	b.n	8006c6c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c5e:	61bb      	str	r3, [r7, #24]
        break;
 8006c60:	e004      	b.n	8006c6c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006c62:	2300      	movs	r3, #0
 8006c64:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	77bb      	strb	r3, [r7, #30]
        break;
 8006c6a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c6c:	69bb      	ldr	r3, [r7, #24]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d074      	beq.n	8006d5c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c72:	69bb      	ldr	r3, [r7, #24]
 8006c74:	005a      	lsls	r2, r3, #1
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	085b      	lsrs	r3, r3, #1
 8006c7c:	441a      	add	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c86:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	2b0f      	cmp	r3, #15
 8006c8c:	d916      	bls.n	8006cbc <UART_SetConfig+0x404>
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c94:	d212      	bcs.n	8006cbc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	f023 030f 	bic.w	r3, r3, #15
 8006c9e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	085b      	lsrs	r3, r3, #1
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	f003 0307 	and.w	r3, r3, #7
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	89fb      	ldrh	r3, [r7, #14]
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	89fa      	ldrh	r2, [r7, #14]
 8006cb8:	60da      	str	r2, [r3, #12]
 8006cba:	e04f      	b.n	8006d5c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	77bb      	strb	r3, [r7, #30]
 8006cc0:	e04c      	b.n	8006d5c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cc2:	7ffb      	ldrb	r3, [r7, #31]
 8006cc4:	2b08      	cmp	r3, #8
 8006cc6:	d828      	bhi.n	8006d1a <UART_SetConfig+0x462>
 8006cc8:	a201      	add	r2, pc, #4	; (adr r2, 8006cd0 <UART_SetConfig+0x418>)
 8006cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cce:	bf00      	nop
 8006cd0:	08006cf5 	.word	0x08006cf5
 8006cd4:	08006cfd 	.word	0x08006cfd
 8006cd8:	08006d05 	.word	0x08006d05
 8006cdc:	08006d1b 	.word	0x08006d1b
 8006ce0:	08006d0b 	.word	0x08006d0b
 8006ce4:	08006d1b 	.word	0x08006d1b
 8006ce8:	08006d1b 	.word	0x08006d1b
 8006cec:	08006d1b 	.word	0x08006d1b
 8006cf0:	08006d13 	.word	0x08006d13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006cf4:	f7fe f87c 	bl	8004df0 <HAL_RCC_GetPCLK1Freq>
 8006cf8:	61b8      	str	r0, [r7, #24]
        break;
 8006cfa:	e013      	b.n	8006d24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006cfc:	f7fe f88c 	bl	8004e18 <HAL_RCC_GetPCLK2Freq>
 8006d00:	61b8      	str	r0, [r7, #24]
        break;
 8006d02:	e00f      	b.n	8006d24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d04:	4b1d      	ldr	r3, [pc, #116]	; (8006d7c <UART_SetConfig+0x4c4>)
 8006d06:	61bb      	str	r3, [r7, #24]
        break;
 8006d08:	e00c      	b.n	8006d24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d0a:	f7fd ff9f 	bl	8004c4c <HAL_RCC_GetSysClockFreq>
 8006d0e:	61b8      	str	r0, [r7, #24]
        break;
 8006d10:	e008      	b.n	8006d24 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d16:	61bb      	str	r3, [r7, #24]
        break;
 8006d18:	e004      	b.n	8006d24 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	77bb      	strb	r3, [r7, #30]
        break;
 8006d22:	bf00      	nop
    }

    if (pclk != 0U)
 8006d24:	69bb      	ldr	r3, [r7, #24]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d018      	beq.n	8006d5c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	085a      	lsrs	r2, r3, #1
 8006d30:	69bb      	ldr	r3, [r7, #24]
 8006d32:	441a      	add	r2, r3
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d3c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	2b0f      	cmp	r3, #15
 8006d42:	d909      	bls.n	8006d58 <UART_SetConfig+0x4a0>
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d4a:	d205      	bcs.n	8006d58 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	b29a      	uxth	r2, r3
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	60da      	str	r2, [r3, #12]
 8006d56:	e001      	b.n	8006d5c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006d68:	7fbb      	ldrb	r3, [r7, #30]
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3720      	adds	r7, #32
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	40007c00 	.word	0x40007c00
 8006d78:	40023800 	.word	0x40023800
 8006d7c:	00f42400 	.word	0x00f42400

08006d80 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b083      	sub	sp, #12
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d00a      	beq.n	8006daa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	430a      	orrs	r2, r1
 8006da8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dae:	f003 0302 	and.w	r3, r3, #2
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00a      	beq.n	8006dcc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	430a      	orrs	r2, r1
 8006dca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd0:	f003 0304 	and.w	r3, r3, #4
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d00a      	beq.n	8006dee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	430a      	orrs	r2, r1
 8006dec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df2:	f003 0308 	and.w	r3, r3, #8
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d00a      	beq.n	8006e10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	430a      	orrs	r2, r1
 8006e0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e14:	f003 0310 	and.w	r3, r3, #16
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d00a      	beq.n	8006e32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e36:	f003 0320 	and.w	r3, r3, #32
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00a      	beq.n	8006e54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	430a      	orrs	r2, r1
 8006e52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d01a      	beq.n	8006e96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	430a      	orrs	r2, r1
 8006e74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e7e:	d10a      	bne.n	8006e96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	430a      	orrs	r2, r1
 8006e94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d00a      	beq.n	8006eb8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	685b      	ldr	r3, [r3, #4]
 8006ea8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	430a      	orrs	r2, r1
 8006eb6:	605a      	str	r2, [r3, #4]
  }
}
 8006eb8:	bf00      	nop
 8006eba:	370c      	adds	r7, #12
 8006ebc:	46bd      	mov	sp, r7
 8006ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec2:	4770      	bx	lr

08006ec4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b086      	sub	sp, #24
 8006ec8:	af02      	add	r7, sp, #8
 8006eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ed4:	f7fb fc8e 	bl	80027f4 <HAL_GetTick>
 8006ed8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0308 	and.w	r3, r3, #8
 8006ee4:	2b08      	cmp	r3, #8
 8006ee6:	d10e      	bne.n	8006f06 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006ee8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 f82d 	bl	8006f56 <UART_WaitOnFlagUntilTimeout>
 8006efc:	4603      	mov	r3, r0
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f02:	2303      	movs	r3, #3
 8006f04:	e023      	b.n	8006f4e <UART_CheckIdleState+0x8a>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	f003 0304 	and.w	r3, r3, #4
 8006f10:	2b04      	cmp	r3, #4
 8006f12:	d10e      	bne.n	8006f32 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f14:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006f18:	9300      	str	r3, [sp, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 f817 	bl	8006f56 <UART_WaitOnFlagUntilTimeout>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d001      	beq.n	8006f32 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e00d      	b.n	8006f4e <UART_CheckIdleState+0x8a>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	2220      	movs	r2, #32
 8006f36:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2220      	movs	r2, #32
 8006f3c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2200      	movs	r2, #0
 8006f42:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006f4c:	2300      	movs	r3, #0
}
 8006f4e:	4618      	mov	r0, r3
 8006f50:	3710      	adds	r7, #16
 8006f52:	46bd      	mov	sp, r7
 8006f54:	bd80      	pop	{r7, pc}

08006f56 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f56:	b580      	push	{r7, lr}
 8006f58:	b09c      	sub	sp, #112	; 0x70
 8006f5a:	af00      	add	r7, sp, #0
 8006f5c:	60f8      	str	r0, [r7, #12]
 8006f5e:	60b9      	str	r1, [r7, #8]
 8006f60:	603b      	str	r3, [r7, #0]
 8006f62:	4613      	mov	r3, r2
 8006f64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f66:	e0a5      	b.n	80070b4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f68:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f6e:	f000 80a1 	beq.w	80070b4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f72:	f7fb fc3f 	bl	80027f4 <HAL_GetTick>
 8006f76:	4602      	mov	r2, r0
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d302      	bcc.n	8006f88 <UART_WaitOnFlagUntilTimeout+0x32>
 8006f82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d13e      	bne.n	8007006 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f8e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f90:	e853 3f00 	ldrex	r3, [r3]
 8006f94:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8006f96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006f9c:	667b      	str	r3, [r7, #100]	; 0x64
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006fa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006fa8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006faa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006fac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006fae:	e841 2300 	strex	r3, r2, [r1]
 8006fb2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8006fb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d1e6      	bne.n	8006f88 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	3308      	adds	r3, #8
 8006fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006fc4:	e853 3f00 	ldrex	r3, [r3]
 8006fc8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006fca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fcc:	f023 0301 	bic.w	r3, r3, #1
 8006fd0:	663b      	str	r3, [r7, #96]	; 0x60
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	3308      	adds	r3, #8
 8006fd8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006fda:	64ba      	str	r2, [r7, #72]	; 0x48
 8006fdc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fde:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006fe0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fe2:	e841 2300 	strex	r3, r2, [r1]
 8006fe6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006fe8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d1e5      	bne.n	8006fba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2220      	movs	r2, #32
 8006ff2:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2220      	movs	r2, #32
 8006ff8:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8007002:	2303      	movs	r3, #3
 8007004:	e067      	b.n	80070d6 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 0304 	and.w	r3, r3, #4
 8007010:	2b00      	cmp	r3, #0
 8007012:	d04f      	beq.n	80070b4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	69db      	ldr	r3, [r3, #28]
 800701a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800701e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007022:	d147      	bne.n	80070b4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800702c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007034:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007036:	e853 3f00 	ldrex	r3, [r3]
 800703a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800703c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800703e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007042:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	461a      	mov	r2, r3
 800704a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800704c:	637b      	str	r3, [r7, #52]	; 0x34
 800704e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007050:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007052:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007054:	e841 2300 	strex	r3, r2, [r1]
 8007058:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800705a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800705c:	2b00      	cmp	r3, #0
 800705e:	d1e6      	bne.n	800702e <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	3308      	adds	r3, #8
 8007066:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	e853 3f00 	ldrex	r3, [r3]
 800706e:	613b      	str	r3, [r7, #16]
   return(result);
 8007070:	693b      	ldr	r3, [r7, #16]
 8007072:	f023 0301 	bic.w	r3, r3, #1
 8007076:	66bb      	str	r3, [r7, #104]	; 0x68
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	3308      	adds	r3, #8
 800707e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007080:	623a      	str	r2, [r7, #32]
 8007082:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007084:	69f9      	ldr	r1, [r7, #28]
 8007086:	6a3a      	ldr	r2, [r7, #32]
 8007088:	e841 2300 	strex	r3, r2, [r1]
 800708c:	61bb      	str	r3, [r7, #24]
   return(result);
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d1e5      	bne.n	8007060 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	2220      	movs	r2, #32
 8007098:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2220      	movs	r2, #32
 800709e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80070b0:	2303      	movs	r3, #3
 80070b2:	e010      	b.n	80070d6 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	69da      	ldr	r2, [r3, #28]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	4013      	ands	r3, r2
 80070be:	68ba      	ldr	r2, [r7, #8]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	bf0c      	ite	eq
 80070c4:	2301      	moveq	r3, #1
 80070c6:	2300      	movne	r3, #0
 80070c8:	b2db      	uxtb	r3, r3
 80070ca:	461a      	mov	r2, r3
 80070cc:	79fb      	ldrb	r3, [r7, #7]
 80070ce:	429a      	cmp	r2, r3
 80070d0:	f43f af4a 	beq.w	8006f68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80070d4:	2300      	movs	r3, #0
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3770      	adds	r7, #112	; 0x70
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}

080070de <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070de:	b480      	push	{r7}
 80070e0:	b095      	sub	sp, #84	; 0x54
 80070e2:	af00      	add	r7, sp, #0
 80070e4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070ee:	e853 3f00 	ldrex	r3, [r3]
 80070f2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80070f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80070fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	461a      	mov	r2, r3
 8007102:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007104:	643b      	str	r3, [r7, #64]	; 0x40
 8007106:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007108:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800710a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800710c:	e841 2300 	strex	r3, r2, [r1]
 8007110:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8007112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007114:	2b00      	cmp	r3, #0
 8007116:	d1e6      	bne.n	80070e6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	3308      	adds	r3, #8
 800711e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007120:	6a3b      	ldr	r3, [r7, #32]
 8007122:	e853 3f00 	ldrex	r3, [r3]
 8007126:	61fb      	str	r3, [r7, #28]
   return(result);
 8007128:	69fb      	ldr	r3, [r7, #28]
 800712a:	f023 0301 	bic.w	r3, r3, #1
 800712e:	64bb      	str	r3, [r7, #72]	; 0x48
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	3308      	adds	r3, #8
 8007136:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007138:	62fa      	str	r2, [r7, #44]	; 0x2c
 800713a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800713e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007140:	e841 2300 	strex	r3, r2, [r1]
 8007144:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1e5      	bne.n	8007118 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007150:	2b01      	cmp	r3, #1
 8007152:	d118      	bne.n	8007186 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	e853 3f00 	ldrex	r3, [r3]
 8007160:	60bb      	str	r3, [r7, #8]
   return(result);
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	f023 0310 	bic.w	r3, r3, #16
 8007168:	647b      	str	r3, [r7, #68]	; 0x44
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	461a      	mov	r2, r3
 8007170:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007172:	61bb      	str	r3, [r7, #24]
 8007174:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007176:	6979      	ldr	r1, [r7, #20]
 8007178:	69ba      	ldr	r2, [r7, #24]
 800717a:	e841 2300 	strex	r3, r2, [r1]
 800717e:	613b      	str	r3, [r7, #16]
   return(result);
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d1e6      	bne.n	8007154 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2220      	movs	r2, #32
 800718a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2200      	movs	r2, #0
 8007190:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2200      	movs	r2, #0
 8007196:	665a      	str	r2, [r3, #100]	; 0x64
}
 8007198:	bf00      	nop
 800719a:	3754      	adds	r7, #84	; 0x54
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr

080071a4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b084      	sub	sp, #16
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071b0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2200      	movs	r2, #0
 80071be:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071c2:	68f8      	ldr	r0, [r7, #12]
 80071c4:	f7ff fb58 	bl	8006878 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071c8:	bf00      	nop
 80071ca:	3710      	adds	r7, #16
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b088      	sub	sp, #32
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	e853 3f00 	ldrex	r3, [r3]
 80071e4:	60bb      	str	r3, [r7, #8]
   return(result);
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071ec:	61fb      	str	r3, [r7, #28]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	461a      	mov	r2, r3
 80071f4:	69fb      	ldr	r3, [r7, #28]
 80071f6:	61bb      	str	r3, [r7, #24]
 80071f8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071fa:	6979      	ldr	r1, [r7, #20]
 80071fc:	69ba      	ldr	r2, [r7, #24]
 80071fe:	e841 2300 	strex	r3, r2, [r1]
 8007202:	613b      	str	r3, [r7, #16]
   return(result);
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1e6      	bne.n	80071d8 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2220      	movs	r2, #32
 800720e:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	2200      	movs	r2, #0
 8007214:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f7ff fb24 	bl	8006864 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800721c:	bf00      	nop
 800721e:	3720      	adds	r7, #32
 8007220:	46bd      	mov	sp, r7
 8007222:	bd80      	pop	{r7, pc}

08007224 <DriverInit>:
 *	@param	*Driver - main hardware driver object
 *	@param	__UART_STRUCT - (aka *uart) user defined UART object
 *	@param	__TIMER_STRUCT - (aka *tim) user defined timer object
 */
void DriverInit (void *Driver, __UART_STRUCT, __TIMER_STRUCT)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b086      	sub	sp, #24
 8007228:	af00      	add	r7, sp, #0
 800722a:	60f8      	str	r0, [r7, #12]
 800722c:	60b9      	str	r1, [r7, #8]
 800722e:	607a      	str	r2, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	617b      	str	r3, [r7, #20]

	drv->tim = tim;
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	605a      	str	r2, [r3, #4]
	drv->timCount = 0;
 800723a:	697b      	ldr	r3, [r7, #20]
 800723c:	2200      	movs	r2, #0
 800723e:	601a      	str	r2, [r3, #0]


	drv->uart = uart;
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	68ba      	ldr	r2, [r7, #8]
 8007244:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	ClearTxBuff(drv);
 8007248:	6978      	ldr	r0, [r7, #20]
 800724a:	f000 f8ec 	bl	8007426 <ClearTxBuff>
	ClearRxBuff(drv);
 800724e:	6978      	ldr	r0, [r7, #20]
 8007250:	f000 f9b8 	bl	80075c4 <ClearRxBuff>

	DISABLE_UART_CR1_TCIE(drv->uart);
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800726a:	601a      	str	r2, [r3, #0]
	ENABLE_UART_CR1_RXNEIE(drv->uart);
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f042 0220 	orr.w	r2, r2, #32
 8007282:	601a      	str	r2, [r3, #0]
	DISABLE_UART_CR1_IDLEIE(drv->uart);
 8007284:	697b      	ldr	r3, [r7, #20]
 8007286:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	681a      	ldr	r2, [r3, #0]
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f022 0210 	bic.w	r2, r2, #16
 800729a:	601a      	str	r2, [r3, #0]


	START_TIMER(drv->tim);
 800729c:	697b      	ldr	r3, [r7, #20]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	4618      	mov	r0, r3
 80072a2:	f7fe fa4d 	bl	8005740 <HAL_TIM_Base_Start_IT>
}
 80072a6:	bf00      	nop
 80072a8:	3718      	adds	r7, #24
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bd80      	pop	{r7, pc}

080072ae <GetTimeMs>:
 *	@param	*Driver - main hardware driver object
 *
 *	@return	Current time
 */
ui32 GetTimeMs (void *Driver)
{
 80072ae:	b480      	push	{r7}
 80072b0:	b085      	sub	sp, #20
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	60fb      	str	r3, [r7, #12]

	return drv->timCount;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
}
 80072be:	4618      	mov	r0, r3
 80072c0:	3714      	adds	r7, #20
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr

080072ca <TimerDRV_CallBack>:
/**	@brief	Timer interrupts handler
 *
 *	@param	*Driver - main hardware driver object
 */
void TimerDRV_CallBack (void *Driver)
{
 80072ca:	b480      	push	{r7}
 80072cc:	b085      	sub	sp, #20
 80072ce:	af00      	add	r7, sp, #0
 80072d0:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	60fb      	str	r3, [r7, #12]

	drv->timCount++;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	1c5a      	adds	r2, r3, #1
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	601a      	str	r2, [r3, #0]

	#ifndef HAL_TIM_MODULE_ENABLED
		LL_TIM_ClearFlag_UPDATE(drv->tim);
	#endif
}
 80072e0:	bf00      	nop
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <UartTransmitData>:
 *	@param	size - size of transferred data
 *
 *	@return	Tx overflow status (1 - ERROR | 0 - OK)
 */
ui8 UartTransmitData (void *Driver, ui8 *data, ui16 size)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b089      	sub	sp, #36	; 0x24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	60f8      	str	r0, [r7, #12]
 80072f4:	60b9      	str	r1, [r7, #8]
 80072f6:	4613      	mov	r3, r2
 80072f8:	80fb      	strh	r3, [r7, #6]
	Driver_t *drv = (Driver_t*)Driver;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	61bb      	str	r3, [r7, #24]

	/* Free space check */
	ui16 txHead = drv->TxHead;
 80072fe:	69bb      	ldr	r3, [r7, #24]
 8007300:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 8007304:	83fb      	strh	r3, [r7, #30]
	ui16 txTail = drv->TxTail;
 8007306:	69bb      	ldr	r3, [r7, #24]
 8007308:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 800730c:	82fb      	strh	r3, [r7, #22]

	ui16 count = 0;
 800730e:	2300      	movs	r3, #0
 8007310:	83bb      	strh	r3, [r7, #28]
	while (txHead != txTail)
 8007312:	e00b      	b.n	800732c <UartTransmitData+0x40>
	{
		if (!txHead)
 8007314:	8bfb      	ldrh	r3, [r7, #30]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d102      	bne.n	8007320 <UartTransmitData+0x34>
			txHead = TX_BUFFER_SIZE;
 800731a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800731e:	83fb      	strh	r3, [r7, #30]

		txHead--;
 8007320:	8bfb      	ldrh	r3, [r7, #30]
 8007322:	3b01      	subs	r3, #1
 8007324:	83fb      	strh	r3, [r7, #30]
		count++;
 8007326:	8bbb      	ldrh	r3, [r7, #28]
 8007328:	3301      	adds	r3, #1
 800732a:	83bb      	strh	r3, [r7, #28]
	while (txHead != txTail)
 800732c:	8bfa      	ldrh	r2, [r7, #30]
 800732e:	8afb      	ldrh	r3, [r7, #22]
 8007330:	429a      	cmp	r2, r3
 8007332:	d1ef      	bne.n	8007314 <UartTransmitData+0x28>
	}

	if (TX_BUFFER_SIZE - count < size)
 8007334:	8bbb      	ldrh	r3, [r7, #28]
 8007336:	f5c3 7280 	rsb	r2, r3, #256	; 0x100
 800733a:	88fb      	ldrh	r3, [r7, #6]
 800733c:	429a      	cmp	r2, r3
 800733e:	da01      	bge.n	8007344 <UartTransmitData+0x58>
	{
		/* - - - - User TxBuffer Overflow Handler - - - - -*/

		/* - - - - - - - - - - - - - - - - - - - - - - - - */
		return 1;
 8007340:	2301      	movs	r3, #1
 8007342:	e02f      	b.n	80073a4 <UartTransmitData+0xb8>
	}

	count = 0;
 8007344:	2300      	movs	r3, #0
 8007346:	83bb      	strh	r3, [r7, #28]
	while (count < size)
 8007348:	e01b      	b.n	8007382 <UartTransmitData+0x96>
	{
		drv->TxBuffer[drv->TxHead++] = data[count++];
 800734a:	8bbb      	ldrh	r3, [r7, #28]
 800734c:	1c5a      	adds	r2, r3, #1
 800734e:	83ba      	strh	r2, [r7, #28]
 8007350:	461a      	mov	r2, r3
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	441a      	add	r2, r3
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 800735c:	1c59      	adds	r1, r3, #1
 800735e:	b288      	uxth	r0, r1
 8007360:	69b9      	ldr	r1, [r7, #24]
 8007362:	f8a1 010a 	strh.w	r0, [r1, #266]	; 0x10a
 8007366:	4619      	mov	r1, r3
 8007368:	7812      	ldrb	r2, [r2, #0]
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	440b      	add	r3, r1
 800736e:	721a      	strb	r2, [r3, #8]

		if (drv->TxHead >= TX_BUFFER_SIZE)
 8007370:	69bb      	ldr	r3, [r7, #24]
 8007372:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 8007376:	2bff      	cmp	r3, #255	; 0xff
 8007378:	d903      	bls.n	8007382 <UartTransmitData+0x96>
			drv->TxHead = 0;
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	2200      	movs	r2, #0
 800737e:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
	while (count < size)
 8007382:	8bba      	ldrh	r2, [r7, #28]
 8007384:	88fb      	ldrh	r3, [r7, #6]
 8007386:	429a      	cmp	r2, r3
 8007388:	d3df      	bcc.n	800734a <UartTransmitData+0x5e>
	}

	ENABLE_UART_CR1_TCIE(drv->uart);  // Enable transfer completion interrupts
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073a0:	601a      	str	r2, [r3, #0]

	return 0;
 80073a2:	2300      	movs	r3, #0
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3724      	adds	r7, #36	; 0x24
 80073a8:	46bd      	mov	sp, r7
 80073aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ae:	4770      	bx	lr

080073b0 <UART_DRV_TxCallBack>:
/**	@brief	UART transfer completion interrupts handler
 *
 *	@param	*Driver - main hardware driver object
 */
void UART_DRV_TxCallBack (void *Driver)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b085      	sub	sp, #20
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	60fb      	str	r3, [r7, #12]

	WRITE_UART_BYTE(drv->uart, drv->TxBuffer[drv->TxTail++] & (ui32)0xFF);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 80073c2:	1c5a      	adds	r2, r3, #1
 80073c4:	b291      	uxth	r1, r2
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	f8a2 1108 	strh.w	r1, [r2, #264]	; 0x108
 80073cc:	461a      	mov	r2, r3
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	4413      	add	r3, r2
 80073d2:	7a1a      	ldrb	r2, [r3, #8]
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	629a      	str	r2, [r3, #40]	; 0x28

	if (drv->TxTail == TX_BUFFER_SIZE)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	f8b3 3108 	ldrh.w	r3, [r3, #264]	; 0x108
 80073e4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073e8:	d103      	bne.n	80073f2 <UART_DRV_TxCallBack+0x42>
		drv->TxTail = 0;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108

	if (drv->TxTail == drv->TxHead)
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	f8b3 2108 	ldrh.w	r2, [r3, #264]	; 0x108
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f8b3 310a 	ldrh.w	r3, [r3, #266]	; 0x10a
 80073fe:	429a      	cmp	r2, r3
 8007400:	d10b      	bne.n	800741a <UART_DRV_TxCallBack+0x6a>
	{
		DISABLE_UART_CR1_TCIE(drv->uart);  // Disable transmission complete interrupts
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007418:	601a      	str	r2, [r3, #0]

		/*  - - - - User Transmit-Complete Handler - - - - */

		/* - - - - - - - - - - - - - - - - - - - - - - - - */
	}
}
 800741a:	bf00      	nop
 800741c:	3714      	adds	r7, #20
 800741e:	46bd      	mov	sp, r7
 8007420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007424:	4770      	bx	lr

08007426 <ClearTxBuff>:
/**	@brief	Service Tx buffer cleaner
 *
 *	@param	*Driver - main hardware driver object
 */
void ClearTxBuff (void *Driver)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b084      	sub	sp, #16
 800742a:	af00      	add	r7, sp, #0
 800742c:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	60fb      	str	r3, [r7, #12]

	memset(drv->TxBuffer, 0, TX_BUFFER_SIZE);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	3308      	adds	r3, #8
 8007436:	f44f 7280 	mov.w	r2, #256	; 0x100
 800743a:	2100      	movs	r1, #0
 800743c:	4618      	mov	r0, r3
 800743e:	f001 fec3 	bl	80091c8 <memset>
	drv->TxTail = 0;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	2200      	movs	r2, #0
 8007446:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
	drv->TxHead = 0;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2200      	movs	r2, #0
 800744e:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
}
 8007452:	bf00      	nop
 8007454:	3710      	adds	r7, #16
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}

0800745a <GetAvailableBytes>:
 *	@param	*Driver - main hardware driver object
 *
 *	@return	Number of available bytes (0xFFFF - overflow error)
 */
ui16 GetAvailableBytes (void *Driver)
{
 800745a:	b480      	push	{r7}
 800745c:	b087      	sub	sp, #28
 800745e:	af00      	add	r7, sp, #0
 8007460:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	613b      	str	r3, [r7, #16]

	if (drv->RxOverflowFlag)
 8007466:	693b      	ldr	r3, [r7, #16]
 8007468:	f893 3210 	ldrb.w	r3, [r3, #528]	; 0x210
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <GetAvailableBytes+0x1c>
		return 0xFFFF;
 8007470:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007474:	e01b      	b.n	80074ae <GetAvailableBytes+0x54>

	ui16 rxHead = drv->RxHead;
 8007476:	693b      	ldr	r3, [r7, #16]
 8007478:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800747c:	82fb      	strh	r3, [r7, #22]
	ui16 rxTail = drv->RxTail;
 800747e:	693b      	ldr	r3, [r7, #16]
 8007480:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8007484:	81fb      	strh	r3, [r7, #14]

	ui16 count = 0;
 8007486:	2300      	movs	r3, #0
 8007488:	82bb      	strh	r3, [r7, #20]
	while (rxHead != rxTail)
 800748a:	e00b      	b.n	80074a4 <GetAvailableBytes+0x4a>
	{
		if (!rxHead)
 800748c:	8afb      	ldrh	r3, [r7, #22]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d102      	bne.n	8007498 <GetAvailableBytes+0x3e>
			rxHead = RX_BUFFER_SIZE;
 8007492:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007496:	82fb      	strh	r3, [r7, #22]

		rxHead--;
 8007498:	8afb      	ldrh	r3, [r7, #22]
 800749a:	3b01      	subs	r3, #1
 800749c:	82fb      	strh	r3, [r7, #22]
		count++;
 800749e:	8abb      	ldrh	r3, [r7, #20]
 80074a0:	3301      	adds	r3, #1
 80074a2:	82bb      	strh	r3, [r7, #20]
	while (rxHead != rxTail)
 80074a4:	8afa      	ldrh	r2, [r7, #22]
 80074a6:	89fb      	ldrh	r3, [r7, #14]
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d1ef      	bne.n	800748c <GetAvailableBytes+0x32>
	}

	return count;
 80074ac:	8abb      	ldrh	r3, [r7, #20]
}
 80074ae:	4618      	mov	r0, r3
 80074b0:	371c      	adds	r7, #28
 80074b2:	46bd      	mov	sp, r7
 80074b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b8:	4770      	bx	lr

080074ba <UartReceiveByte>:
 *	@param	*data - data buffer
 *
 *	@return	Receipt status (0 - receiving in progress | 1 - receive completed)
 */
ui8 UartReceiveByte (void *Driver, ui8 *data)
{
 80074ba:	b480      	push	{r7}
 80074bc:	b085      	sub	sp, #20
 80074be:	af00      	add	r7, sp, #0
 80074c0:	6078      	str	r0, [r7, #4]
 80074c2:	6039      	str	r1, [r7, #0]
	Driver_t *drv = (Driver_t*)Driver;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60fb      	str	r3, [r7, #12]

	if (drv->RxTail == drv->RxHead)
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	f8b3 220c 	ldrh.w	r2, [r3, #524]	; 0x20c
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d101      	bne.n	80074dc <UartReceiveByte+0x22>
	{
		/* - - - - User Receive-Complete Handler - - - - - */

		/* - - - - - - - - - - - - - - - - - - - - - - - - */
		return 1;
 80074d8:	2301      	movs	r3, #1
 80074da:	e021      	b.n	8007520 <UartReceiveByte+0x66>
	}

	*data = drv->RxBuffer[drv->RxTail++];
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	b291      	uxth	r1, r2
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	f8a2 120c 	strh.w	r1, [r2, #524]	; 0x20c
 80074ec:	461a      	mov	r2, r3
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	4413      	add	r3, r2
 80074f2:	f893 210c 	ldrb.w	r2, [r3, #268]	; 0x10c
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	701a      	strb	r2, [r3, #0]

	if (drv->RxTail >= RX_BUFFER_SIZE)
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8007500:	2bff      	cmp	r3, #255	; 0xff
 8007502:	d903      	bls.n	800750c <UartReceiveByte+0x52>
	   drv->RxTail = 0;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2200      	movs	r2, #0
 8007508:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c

	if (drv->RxOverflowFlag == 1)  // Reset the overflow flag
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f893 3210 	ldrb.w	r3, [r3, #528]	; 0x210
 8007512:	2b01      	cmp	r3, #1
 8007514:	d103      	bne.n	800751e <UartReceiveByte+0x64>
		drv->RxOverflowFlag = 0;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	2200      	movs	r2, #0
 800751a:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210

	return 0;	// Rx ring buffer isn't empty
 800751e:	2300      	movs	r3, #0
}
 8007520:	4618      	mov	r0, r3
 8007522:	3714      	adds	r7, #20
 8007524:	46bd      	mov	sp, r7
 8007526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800752a:	4770      	bx	lr

0800752c <UART_DRV_RxCallBack>:
/**	@brief	UART receive completion interrupts handler
 *
 *	@param	*Driver - main hardware driver object
 */
void UART_DRV_RxCallBack (void *Driver)
{
 800752c:	b480      	push	{r7}
 800752e:	b085      	sub	sp, #20
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	60fb      	str	r3, [r7, #12]

	if ((drv->RxHead - drv->RxTail == RX_BUFFER_SIZE - 1) ||
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800753e:	461a      	mov	r2, r3
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8007546:	1ad3      	subs	r3, r2, r3
 8007548:	2bff      	cmp	r3, #255	; 0xff
 800754a:	d009      	beq.n	8007560 <UART_DRV_RxCallBack+0x34>
		(drv->RxTail - drv->RxHead == 1))
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	f8b3 320c 	ldrh.w	r3, [r3, #524]	; 0x20c
 8007552:	461a      	mov	r2, r3
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800755a:	1ad3      	subs	r3, r2, r3
	if ((drv->RxHead - drv->RxTail == RX_BUFFER_SIZE - 1) ||
 800755c:	2b01      	cmp	r3, #1
 800755e:	d10e      	bne.n	800757e <UART_DRV_RxCallBack+0x52>
	{
		/*  - - - - User RxBuffer Overflow Handler - - - - */

		/* - - - - - - - - - - - - - - - - - - - - - - - - */

		(void)READ_UART_BYTE(drv->uart);  // Prevent overflow error (USART_ISR_ORE)
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6a5b      	ldr	r3, [r3, #36]	; 0x24

		if (drv->RxOverflowFlag == 0)  // Set the overflow flag
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	f893 3210 	ldrb.w	r3, [r3, #528]	; 0x210
 8007570:	2b00      	cmp	r3, #0
 8007572:	d121      	bne.n	80075b8 <UART_DRV_RxCallBack+0x8c>
			drv->RxOverflowFlag = 1;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2201      	movs	r2, #1
 8007578:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210

		return;
 800757c:	e01c      	b.n	80075b8 <UART_DRV_RxCallBack+0x8c>
	}

	drv->RxBuffer[drv->RxHead++] = READ_UART_BYTE(drv->uart);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800758e:	1c5a      	adds	r2, r3, #1
 8007590:	b291      	uxth	r1, r2
 8007592:	68fa      	ldr	r2, [r7, #12]
 8007594:	f8a2 120e 	strh.w	r1, [r2, #526]	; 0x20e
 8007598:	4619      	mov	r1, r3
 800759a:	b2c2      	uxtb	r2, r0
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	440b      	add	r3, r1
 80075a0:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

	if (drv->RxHead >= RX_BUFFER_SIZE)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 80075aa:	2bff      	cmp	r3, #255	; 0xff
 80075ac:	d905      	bls.n	80075ba <UART_DRV_RxCallBack+0x8e>
		drv->RxHead = 0;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f8a3 220e 	strh.w	r2, [r3, #526]	; 0x20e
 80075b6:	e000      	b.n	80075ba <UART_DRV_RxCallBack+0x8e>
		return;
 80075b8:	bf00      	nop
}
 80075ba:	3714      	adds	r7, #20
 80075bc:	46bd      	mov	sp, r7
 80075be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c2:	4770      	bx	lr

080075c4 <ClearRxBuff>:
/**	@brief	Service Rx buffer cleaner
 *
 *	@param	*Driver - main hardware driver object
 */
void ClearRxBuff (void *Driver)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
	Driver_t *drv = (Driver_t*)Driver;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	60fb      	str	r3, [r7, #12]

	memset(drv->RxBuffer, 0, RX_BUFFER_SIZE);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80075d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80075da:	2100      	movs	r1, #0
 80075dc:	4618      	mov	r0, r3
 80075de:	f001 fdf3 	bl	80091c8 <memset>
	drv->RxTail = 0;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f8a3 220c 	strh.w	r2, [r3, #524]	; 0x20c
	drv->RxHead = 0;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f8a3 220e 	strh.w	r2, [r3, #526]	; 0x20e
	drv->RxOverflowFlag = 0;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	2200      	movs	r2, #0
 80075f6:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
}
 80075fa:	bf00      	nop
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <UartTransmitDebugData>:
	 *
	 *	@param	*data - debug data
	 *	@param	length - size of debug data
	 */
	void UartTransmitDebugData (char *data, ui16 length)
	{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
 800760c:	460b      	mov	r3, r1
 800760e:	807b      	strh	r3, [r7, #2]
		HAL_UART_Transmit(DEBUG_SERIAL_PORT, (ui8*)data, length, 100);
 8007610:	887a      	ldrh	r2, [r7, #2]
 8007612:	2364      	movs	r3, #100	; 0x64
 8007614:	6879      	ldr	r1, [r7, #4]
 8007616:	4803      	ldr	r0, [pc, #12]	; (8007624 <UartTransmitDebugData+0x20>)
 8007618:	f7fe fdb0 	bl	800617c <HAL_UART_Transmit>
	}
 800761c:	bf00      	nop
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}
 8007624:	20000680 	.word	0x20000680

08007628 <EditAdjVarValue>:
 *
 *	@param 	*adjVarsGeneral - general adjustable variables structure
 *	@param	value - new value of adjustable variable
 */
void EditAdjVarValue (AdjVarsGeneral_t *adjVarsGeneral, i32 value)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
 8007630:	6039      	str	r1, [r7, #0]
	/* Values border checking */
	value = CONSTRAINT(value, adjVarsGeneral->minValue, adjVarsGeneral->maxValue);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8007638:	461a      	mov	r2, r3
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	4293      	cmp	r3, r2
 800763e:	da03      	bge.n	8007648 <EditAdjVarValue+0x20>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8007646:	e007      	b.n	8007658 <EditAdjVarValue+0x30>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800764e:	461a      	mov	r2, r3
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	4293      	cmp	r3, r2
 8007654:	bfa8      	it	ge
 8007656:	4613      	movge	r3, r2
 8007658:	603b      	str	r3, [r7, #0]

	if (adjVarsGeneral->value == value)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800765e:	683a      	ldr	r2, [r7, #0]
 8007660:	429a      	cmp	r2, r3
 8007662:	d00b      	beq.n	800767c <EditAdjVarValue+0x54>
		return;

	adjVarsGeneral->value = value;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	683a      	ldr	r2, [r7, #0]
 8007668:	629a      	str	r2, [r3, #40]	; 0x28
	adjVarsGeneral->changeFlag = CHANGED;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	adjVarsGeneral->saveFlag = NOT_SAVED;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2201      	movs	r2, #1
 8007676:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 800767a:	e000      	b.n	800767e <EditAdjVarValue+0x56>
		return;
 800767c:	bf00      	nop
}
 800767e:	370c      	adds	r7, #12
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <SBGC32_SetAdjVarValues>:
 *	@param	*confirmationState - confirmation structure
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_SetAdjVarValues (GeneralSBGC_t *generalSBGC, AdjVarsGeneral_t *adjVarsGeneral, ui8 adjVarQuan, ConfirmationState_t *confirmationState)
{
 8007688:	b590      	push	{r4, r7, lr}
 800768a:	b0c9      	sub	sp, #292	; 0x124
 800768c:	af00      	add	r7, sp, #0
 800768e:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8007692:	f5a4 748a 	sub.w	r4, r4, #276	; 0x114
 8007696:	6020      	str	r0, [r4, #0]
 8007698:	f507 7090 	add.w	r0, r7, #288	; 0x120
 800769c:	f5a0 708c 	sub.w	r0, r0, #280	; 0x118
 80076a0:	6001      	str	r1, [r0, #0]
 80076a2:	4611      	mov	r1, r2
 80076a4:	f507 7290 	add.w	r2, r7, #288	; 0x120
 80076a8:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 80076ac:	6013      	str	r3, [r2, #0]
 80076ae:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80076b2:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 80076b6:	460a      	mov	r2, r1
 80076b8:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_SET_ADJ_VARS_VAL);
 80076ba:	f107 0314 	add.w	r3, r7, #20
 80076be:	211f      	movs	r1, #31
 80076c0:	4618      	mov	r0, r3
 80076c2:	f000 feb8 	bl	8008436 <InitCmdWrite>

	ui8 numParams = 0;
 80076c6:	2300      	movs	r3, #0
 80076c8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	WriteByte(&cmd, numParams);  // temporary offset
 80076cc:	f897 211f 	ldrb.w	r2, [r7, #287]	; 0x11f
 80076d0:	f107 0314 	add.w	r3, r7, #20
 80076d4:	4611      	mov	r1, r2
 80076d6:	4618      	mov	r0, r3
 80076d8:	f000 fde8 	bl	80082ac <WriteByte>

	FOR_(i, adjVarQuan)
 80076dc:	2300      	movs	r3, #0
 80076de:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80076e2:	e063      	b.n	80077ac <SBGC32_SetAdjVarValues+0x124>
		if (adjVarsGeneral[i].changeFlag == CHANGED)
 80076e4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80076e8:	4613      	mov	r3, r2
 80076ea:	005b      	lsls	r3, r3, #1
 80076ec:	4413      	add	r3, r2
 80076ee:	011b      	lsls	r3, r3, #4
 80076f0:	461a      	mov	r2, r3
 80076f2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80076f6:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	4413      	add	r3, r2
 80076fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007702:	2b01      	cmp	r3, #1
 8007704:	d14d      	bne.n	80077a2 <SBGC32_SetAdjVarValues+0x11a>
		{
			WriteByte(&cmd, adjVarsGeneral[i].ID);
 8007706:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800770a:	4613      	mov	r3, r2
 800770c:	005b      	lsls	r3, r3, #1
 800770e:	4413      	add	r3, r2
 8007710:	011b      	lsls	r3, r3, #4
 8007712:	461a      	mov	r2, r3
 8007714:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007718:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	4413      	add	r3, r2
 8007720:	781a      	ldrb	r2, [r3, #0]
 8007722:	f107 0314 	add.w	r3, r7, #20
 8007726:	4611      	mov	r1, r2
 8007728:	4618      	mov	r0, r3
 800772a:	f000 fdbf 	bl	80082ac <WriteByte>
			WriteLong(&cmd, adjVarsGeneral[i].value);
 800772e:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007732:	4613      	mov	r3, r2
 8007734:	005b      	lsls	r3, r3, #1
 8007736:	4413      	add	r3, r2
 8007738:	011b      	lsls	r3, r3, #4
 800773a:	461a      	mov	r2, r3
 800773c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007740:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	4413      	add	r3, r2
 8007748:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800774a:	461a      	mov	r2, r3
 800774c:	f107 0314 	add.w	r3, r7, #20
 8007750:	4611      	mov	r1, r2
 8007752:	4618      	mov	r0, r3
 8007754:	f000 fe1a 	bl	800838c <WriteLong>

			adjVarsGeneral[i].changeFlag = NOT_CHANGED;
 8007758:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800775c:	4613      	mov	r3, r2
 800775e:	005b      	lsls	r3, r3, #1
 8007760:	4413      	add	r3, r2
 8007762:	011b      	lsls	r3, r3, #4
 8007764:	461a      	mov	r2, r3
 8007766:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800776a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4413      	add	r3, r2
 8007772:	2200      	movs	r2, #0
 8007774:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			adjVarsGeneral[i].saveFlag = NOT_SAVED;
 8007778:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800777c:	4613      	mov	r3, r2
 800777e:	005b      	lsls	r3, r3, #1
 8007780:	4413      	add	r3, r2
 8007782:	011b      	lsls	r3, r3, #4
 8007784:	461a      	mov	r2, r3
 8007786:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800778a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4413      	add	r3, r2
 8007792:	2201      	movs	r2, #1
 8007794:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
			numParams++;
 8007798:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800779c:	3301      	adds	r3, #1
 800779e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	FOR_(i, adjVarQuan)
 80077a2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 80077a6:	3301      	adds	r3, #1
 80077a8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80077ac:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80077b0:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80077ba:	429a      	cmp	r2, r3
 80077bc:	db92      	blt.n	80076e4 <SBGC32_SetAdjVarValues+0x5c>
		}

	if (numParams == 0)  // No variables changed
 80077be:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d107      	bne.n	80077d6 <SBGC32_SetAdjVarValues+0x14e>
		return generalSBGC->_ParserCurrentStatus;
 80077c6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80077ca:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80077d4:	e028      	b.n	8007828 <SBGC32_SetAdjVarValues+0x1a0>

	cmd.payload[0] = numParams;  // re-writing numParams
 80077d6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80077da:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80077de:	f897 211f 	ldrb.w	r2, [r7, #287]	; 0x11f
 80077e2:	705a      	strb	r2, [r3, #1]
	SBGC32_TX(generalSBGC, &cmd);
 80077e4:	f107 0214 	add.w	r2, r7, #20
 80077e8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80077ec:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80077f0:	4611      	mov	r1, r2
 80077f2:	6818      	ldr	r0, [r3, #0]
 80077f4:	f000 f9ef 	bl	8007bd6 <SBGC32_TX>
	SBGC32_CheckConfirmation(generalSBGC, confirmationState, cmd.commandID);
 80077f8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80077fc:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007800:	781a      	ldrb	r2, [r3, #0]
 8007802:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007806:	f5a3 7190 	sub.w	r1, r3, #288	; 0x120
 800780a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800780e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007812:	6809      	ldr	r1, [r1, #0]
 8007814:	6818      	ldr	r0, [r3, #0]
 8007816:	f000 ff77 	bl	8008708 <SBGC32_CheckConfirmation>
	return generalSBGC->_ParserCurrentStatus;
 800781a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800781e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8007828:	4618      	mov	r0, r3
 800782a:	f507 7792 	add.w	r7, r7, #292	; 0x124
 800782e:	46bd      	mov	sp, r7
 8007830:	bd90      	pop	{r4, r7, pc}
	...

08007834 <SBGC32_GetAdjVarValues>:
 *	@param	adjVarQuan - number of adjustable variables
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_GetAdjVarValues (GeneralSBGC_t *generalSBGC, AdjVarsGeneral_t *adjVarsGeneral, ui8 adjVarQuan)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b0c8      	sub	sp, #288	; 0x120
 8007838:	af00      	add	r7, sp, #0
 800783a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800783e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007842:	6018      	str	r0, [r3, #0]
 8007844:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007848:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800784c:	6019      	str	r1, [r3, #0]
 800784e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007852:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 8007856:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_GET_ADJ_VARS_VAL);
 8007858:	f107 0310 	add.w	r3, r7, #16
 800785c:	2140      	movs	r1, #64	; 0x40
 800785e:	4618      	mov	r0, r3
 8007860:	f000 fde9 	bl	8008436 <InitCmdWrite>

	ui8 firstGroupQuan = (adjVarQuan > 40) ? 40 : adjVarQuan;
 8007864:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007868:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	2b28      	cmp	r3, #40	; 0x28
 8007870:	bf28      	it	cs
 8007872:	2328      	movcs	r3, #40	; 0x28
 8007874:	f887 3113 	strb.w	r3, [r7, #275]	; 0x113

	WriteByte(&cmd, firstGroupQuan);  // numParams
 8007878:	f897 2113 	ldrb.w	r2, [r7, #275]	; 0x113
 800787c:	f107 0310 	add.w	r3, r7, #16
 8007880:	4611      	mov	r1, r2
 8007882:	4618      	mov	r0, r3
 8007884:	f000 fd12 	bl	80082ac <WriteByte>

	ui8 count = 0;
 8007888:	2300      	movs	r3, #0
 800788a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
	while (count < firstGroupQuan)
 800788e:	e017      	b.n	80078c0 <SBGC32_GetAdjVarValues+0x8c>
		WriteByte(&cmd, adjVarsGeneral[count++].ID);
 8007890:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007894:	1c5a      	adds	r2, r3, #1
 8007896:	f887 211f 	strb.w	r2, [r7, #287]	; 0x11f
 800789a:	461a      	mov	r2, r3
 800789c:	4613      	mov	r3, r2
 800789e:	005b      	lsls	r3, r3, #1
 80078a0:	4413      	add	r3, r2
 80078a2:	011b      	lsls	r3, r3, #4
 80078a4:	461a      	mov	r2, r3
 80078a6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80078aa:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4413      	add	r3, r2
 80078b2:	781a      	ldrb	r2, [r3, #0]
 80078b4:	f107 0310 	add.w	r3, r7, #16
 80078b8:	4611      	mov	r1, r2
 80078ba:	4618      	mov	r0, r3
 80078bc:	f000 fcf6 	bl	80082ac <WriteByte>
	while (count < firstGroupQuan)
 80078c0:	f897 211f 	ldrb.w	r2, [r7, #287]	; 0x11f
 80078c4:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d3e1      	bcc.n	8007890 <SBGC32_GetAdjVarValues+0x5c>

	if (CheckReceipt(generalSBGC, SBGC32_TX_RX(generalSBGC, &cmd, CMD_SET_ADJ_VARS_VAL), "Adj Var Values vol. 1:") == TX_RX_OK)
 80078cc:	f107 0110 	add.w	r1, r7, #16
 80078d0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80078d4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80078d8:	221f      	movs	r2, #31
 80078da:	6818      	ldr	r0, [r3, #0]
 80078dc:	f000 fbf0 	bl	80080c0 <SBGC32_TX_RX>
 80078e0:	4603      	mov	r3, r0
 80078e2:	4619      	mov	r1, r3
 80078e4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80078e8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80078ec:	4a5c      	ldr	r2, [pc, #368]	; (8007a60 <SBGC32_GetAdjVarValues+0x22c>)
 80078ee:	6818      	ldr	r0, [r3, #0]
 80078f0:	f001 f886 	bl	8008a00 <CheckReceipt>
 80078f4:	4603      	mov	r3, r0
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	f040 80a6 	bne.w	8007a48 <SBGC32_GetAdjVarValues+0x214>
	{
		SkipBytes(&cmd, 1);  // skip ui8 numParams
 80078fc:	f107 0310 	add.w	r3, r7, #16
 8007900:	2101      	movs	r1, #1
 8007902:	4618      	mov	r0, r3
 8007904:	f000 fd82 	bl	800840c <SkipBytes>

		FOR_(i, firstGroupQuan)
 8007908:	2300      	movs	r3, #0
 800790a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 800790e:	e01f      	b.n	8007950 <SBGC32_GetAdjVarValues+0x11c>
		{
			SkipBytes(&cmd, 1);  // skip ui8 ID
 8007910:	f107 0310 	add.w	r3, r7, #16
 8007914:	2101      	movs	r1, #1
 8007916:	4618      	mov	r0, r3
 8007918:	f000 fd78 	bl	800840c <SkipBytes>
			adjVarsGeneral[i].value = ReadLong(&cmd);
 800791c:	f107 0310 	add.w	r3, r7, #16
 8007920:	4618      	mov	r0, r3
 8007922:	f000 fd55 	bl	80083d0 <ReadLong>
 8007926:	4601      	mov	r1, r0
 8007928:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800792c:	4613      	mov	r3, r2
 800792e:	005b      	lsls	r3, r3, #1
 8007930:	4413      	add	r3, r2
 8007932:	011b      	lsls	r3, r3, #4
 8007934:	461a      	mov	r2, r3
 8007936:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800793a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4413      	add	r3, r2
 8007942:	460a      	mov	r2, r1
 8007944:	629a      	str	r2, [r3, #40]	; 0x28
		FOR_(i, firstGroupQuan)
 8007946:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800794a:	3301      	adds	r3, #1
 800794c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007950:	f897 3113 	ldrb.w	r3, [r7, #275]	; 0x113
 8007954:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007958:	429a      	cmp	r2, r3
 800795a:	dbd9      	blt.n	8007910 <SBGC32_GetAdjVarValues+0xdc>
		}

		if (adjVarQuan > 40)
 800795c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007960:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 8007964:	781b      	ldrb	r3, [r3, #0]
 8007966:	2b28      	cmp	r3, #40	; 0x28
 8007968:	d96e      	bls.n	8007a48 <SBGC32_GetAdjVarValues+0x214>
		{
			InitCmdWrite(&cmd, CMD_GET_ADJ_VARS_VAL);  // command re-init
 800796a:	f107 0310 	add.w	r3, r7, #16
 800796e:	2140      	movs	r1, #64	; 0x40
 8007970:	4618      	mov	r0, r3
 8007972:	f000 fd60 	bl	8008436 <InitCmdWrite>
			WriteByte(&cmd, adjVarQuan - 40);
 8007976:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800797a:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 800797e:	781b      	ldrb	r3, [r3, #0]
 8007980:	3b28      	subs	r3, #40	; 0x28
 8007982:	b2da      	uxtb	r2, r3
 8007984:	f107 0310 	add.w	r3, r7, #16
 8007988:	4611      	mov	r1, r2
 800798a:	4618      	mov	r0, r3
 800798c:	f000 fc8e 	bl	80082ac <WriteByte>

			while (count < (adjVarQuan - 40))
 8007990:	e00a      	b.n	80079a8 <SBGC32_GetAdjVarValues+0x174>
				WriteByte(&cmd, count++);
 8007992:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8007996:	1c5a      	adds	r2, r3, #1
 8007998:	f887 211f 	strb.w	r2, [r7, #287]	; 0x11f
 800799c:	f107 0210 	add.w	r2, r7, #16
 80079a0:	4619      	mov	r1, r3
 80079a2:	4610      	mov	r0, r2
 80079a4:	f000 fc82 	bl	80082ac <WriteByte>
			while (count < (adjVarQuan - 40))
 80079a8:	f897 211f 	ldrb.w	r2, [r7, #287]	; 0x11f
 80079ac:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80079b0:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 80079b4:	781b      	ldrb	r3, [r3, #0]
 80079b6:	3b28      	subs	r3, #40	; 0x28
 80079b8:	429a      	cmp	r2, r3
 80079ba:	dbea      	blt.n	8007992 <SBGC32_GetAdjVarValues+0x15e>

			if (CheckReceipt(generalSBGC, SBGC32_TX_RX(generalSBGC, &cmd, CMD_SET_ADJ_VARS_VAL), "Adj Var Values vol. 2:") == TX_RX_OK)
 80079bc:	f107 0110 	add.w	r1, r7, #16
 80079c0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80079c4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80079c8:	221f      	movs	r2, #31
 80079ca:	6818      	ldr	r0, [r3, #0]
 80079cc:	f000 fb78 	bl	80080c0 <SBGC32_TX_RX>
 80079d0:	4603      	mov	r3, r0
 80079d2:	4619      	mov	r1, r3
 80079d4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80079d8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80079dc:	4a21      	ldr	r2, [pc, #132]	; (8007a64 <SBGC32_GetAdjVarValues+0x230>)
 80079de:	6818      	ldr	r0, [r3, #0]
 80079e0:	f001 f80e 	bl	8008a00 <CheckReceipt>
 80079e4:	4603      	mov	r3, r0
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d12e      	bne.n	8007a48 <SBGC32_GetAdjVarValues+0x214>
				FOR_(i, adjVarQuan - 40)
 80079ea:	2300      	movs	r3, #0
 80079ec:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80079f0:	e020      	b.n	8007a34 <SBGC32_GetAdjVarValues+0x200>
				{
					SkipBytes(&cmd, 1);  // skip ui8 ID
 80079f2:	f107 0310 	add.w	r3, r7, #16
 80079f6:	2101      	movs	r1, #1
 80079f8:	4618      	mov	r0, r3
 80079fa:	f000 fd07 	bl	800840c <SkipBytes>
					adjVarsGeneral[i + 40].value = ReadLong(&cmd);
 80079fe:	f107 0310 	add.w	r3, r7, #16
 8007a02:	4618      	mov	r0, r3
 8007a04:	f000 fce4 	bl	80083d0 <ReadLong>
 8007a08:	4601      	mov	r1, r0
 8007a0a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007a0e:	4613      	mov	r3, r2
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	4413      	add	r3, r2
 8007a14:	011b      	lsls	r3, r3, #4
 8007a16:	f503 63f0 	add.w	r3, r3, #1920	; 0x780
 8007a1a:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8007a1e:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8007a22:	6812      	ldr	r2, [r2, #0]
 8007a24:	4413      	add	r3, r2
 8007a26:	460a      	mov	r2, r1
 8007a28:	629a      	str	r2, [r3, #40]	; 0x28
				FOR_(i, adjVarQuan - 40)
 8007a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007a2e:	3301      	adds	r3, #1
 8007a30:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007a34:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007a38:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 8007a3c:	781b      	ldrb	r3, [r3, #0]
 8007a3e:	3b28      	subs	r3, #40	; 0x28
 8007a40:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8007a44:	429a      	cmp	r2, r3
 8007a46:	dbd4      	blt.n	80079f2 <SBGC32_GetAdjVarValues+0x1be>
				}
		}
	}

	return generalSBGC->_ParserCurrentStatus;
 8007a48:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007a4c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8007a56:	4618      	mov	r0, r3
 8007a58:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8007a5c:	46bd      	mov	sp, r7
 8007a5e:	bd80      	pop	{r7, pc}
 8007a60:	0800d9d8 	.word	0x0800d9d8
 8007a64:	0800d9f0 	.word	0x0800d9f0

08007a68 <SBGC32_SaveAdjVarsToEEPROM>:
 *	@param	*confirmationState - confirmation structure
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_SaveAdjVarsToEEPROM (GeneralSBGC_t *generalSBGC, AdjVarsGeneral_t *adjVarsGeneral, ui8 adjVarQuan, ConfirmationState_t *confirmationState)
{
 8007a68:	b590      	push	{r4, r7, lr}
 8007a6a:	b0c9      	sub	sp, #292	; 0x124
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8007a72:	f5a4 748a 	sub.w	r4, r4, #276	; 0x114
 8007a76:	6020      	str	r0, [r4, #0]
 8007a78:	f507 7090 	add.w	r0, r7, #288	; 0x120
 8007a7c:	f5a0 708c 	sub.w	r0, r0, #280	; 0x118
 8007a80:	6001      	str	r1, [r0, #0]
 8007a82:	4611      	mov	r1, r2
 8007a84:	f507 7290 	add.w	r2, r7, #288	; 0x120
 8007a88:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8007a8c:	6013      	str	r3, [r2, #0]
 8007a8e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007a92:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 8007a96:	460a      	mov	r2, r1
 8007a98:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_SAVE_PARAMS_3);
 8007a9a:	f107 0314 	add.w	r3, r7, #20
 8007a9e:	2120      	movs	r1, #32
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f000 fcc8 	bl	8008436 <InitCmdWrite>

	FOR_(i, adjVarQuan)
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007aac:	e029      	b.n	8007b02 <SBGC32_SaveAdjVarsToEEPROM+0x9a>
		if (adjVarsGeneral[i].saveFlag == NOT_SAVED)
 8007aae:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007ab2:	4613      	mov	r3, r2
 8007ab4:	005b      	lsls	r3, r3, #1
 8007ab6:	4413      	add	r3, r2
 8007ab8:	011b      	lsls	r3, r3, #4
 8007aba:	461a      	mov	r2, r3
 8007abc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007ac0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4413      	add	r3, r2
 8007ac8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d113      	bne.n	8007af8 <SBGC32_SaveAdjVarsToEEPROM+0x90>
			WriteByte(&cmd, adjVarsGeneral[i].ID);
 8007ad0:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007ad4:	4613      	mov	r3, r2
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	4413      	add	r3, r2
 8007ada:	011b      	lsls	r3, r3, #4
 8007adc:	461a      	mov	r2, r3
 8007ade:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007ae2:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4413      	add	r3, r2
 8007aea:	781a      	ldrb	r2, [r3, #0]
 8007aec:	f107 0314 	add.w	r3, r7, #20
 8007af0:	4611      	mov	r1, r2
 8007af2:	4618      	mov	r0, r3
 8007af4:	f000 fbda 	bl	80082ac <WriteByte>
	FOR_(i, adjVarQuan)
 8007af8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8007afc:	3301      	adds	r3, #1
 8007afe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8007b02:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b06:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 8007b0a:	781b      	ldrb	r3, [r3, #0]
 8007b0c:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007b10:	429a      	cmp	r2, r3
 8007b12:	dbcc      	blt.n	8007aae <SBGC32_SaveAdjVarsToEEPROM+0x46>

	if (cmd.payloadSize == 0)  // nothing to save
 8007b14:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b18:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007b1c:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d107      	bne.n	8007b34 <SBGC32_SaveAdjVarsToEEPROM+0xcc>
		return generalSBGC->_ParserCurrentStatus;
 8007b24:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b28:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8007b32:	e04b      	b.n	8007bcc <SBGC32_SaveAdjVarsToEEPROM+0x164>

	SBGC32_TX(generalSBGC, &cmd);
 8007b34:	f107 0214 	add.w	r2, r7, #20
 8007b38:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b3c:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007b40:	4611      	mov	r1, r2
 8007b42:	6818      	ldr	r0, [r3, #0]
 8007b44:	f000 f847 	bl	8007bd6 <SBGC32_TX>
	SBGC32_CheckConfirmation(generalSBGC, confirmationState, cmd.commandID);
 8007b48:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b4c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007b50:	781a      	ldrb	r2, [r3, #0]
 8007b52:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b56:	f5a3 7190 	sub.w	r1, r3, #288	; 0x120
 8007b5a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b5e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007b62:	6809      	ldr	r1, [r1, #0]
 8007b64:	6818      	ldr	r0, [r3, #0]
 8007b66:	f000 fdcf 	bl	8008708 <SBGC32_CheckConfirmation>

	if (confirmationState->cmdID == CMD_SAVE_PARAMS_3)
 8007b6a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b6e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	2b20      	cmp	r3, #32
 8007b78:	d121      	bne.n	8007bbe <SBGC32_SaveAdjVarsToEEPROM+0x156>
		FOR_(i, adjVarQuan)
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007b80:	e014      	b.n	8007bac <SBGC32_SaveAdjVarsToEEPROM+0x144>
			adjVarsGeneral[i].saveFlag = SAVED;
 8007b82:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007b86:	4613      	mov	r3, r2
 8007b88:	005b      	lsls	r3, r3, #1
 8007b8a:	4413      	add	r3, r2
 8007b8c:	011b      	lsls	r3, r3, #4
 8007b8e:	461a      	mov	r2, r3
 8007b90:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007b94:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4413      	add	r3, r2
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		FOR_(i, adjVarQuan)
 8007ba2:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8007bac:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007bb0:	f2a3 1319 	subw	r3, r3, #281	; 0x119
 8007bb4:	781b      	ldrb	r3, [r3, #0]
 8007bb6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007bba:	429a      	cmp	r2, r3
 8007bbc:	dbe1      	blt.n	8007b82 <SBGC32_SaveAdjVarsToEEPROM+0x11a>

	return generalSBGC->_ParserCurrentStatus;
 8007bbe:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8007bc2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd90      	pop	{r4, r7, pc}

08007bd6 <SBGC32_TX>:
 *  		to be transmitted
 *
 *  @return	Transmission status
 */
TxRxStatus_t SBGC32_TX (GeneralSBGC_t *generalSBGC, SerialCommand_t *serialCommand)
{
 8007bd6:	b590      	push	{r4, r7, lr}
 8007bd8:	b0c5      	sub	sp, #276	; 0x114
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007be0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007be4:	6018      	str	r0, [r3, #0]
 8007be6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007bea:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007bee:	6019      	str	r1, [r3, #0]
	ui8 buff [MAX_BUFF_SIZE];
	ui32 currentTime;

    buff[0] = generalSBGC->protocolVersion;
 8007bf0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007bf4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	7e1a      	ldrb	r2, [r3, #24]
 8007bfc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c00:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c04:	701a      	strb	r2, [r3, #0]
    buff[1] = serialCommand->commandID;
 8007c06:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c0a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	781a      	ldrb	r2, [r3, #0]
 8007c12:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c16:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c1a:	705a      	strb	r2, [r3, #1]
    buff[2] = serialCommand->payloadSize;
 8007c1c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c20:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f893 2101 	ldrb.w	r2, [r3, #257]	; 0x101
 8007c2a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c32:	709a      	strb	r2, [r3, #2]
    buff[3] = buff[1] + buff[2];
 8007c34:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c38:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c3c:	785a      	ldrb	r2, [r3, #1]
 8007c3e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c42:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c46:	789b      	ldrb	r3, [r3, #2]
 8007c48:	4413      	add	r3, r2
 8007c4a:	b2da      	uxtb	r2, r3
 8007c4c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c50:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007c54:	70da      	strb	r2, [r3, #3]

    memcpy(&buff[4], serialCommand->payload, serialCommand->payloadSize);
 8007c56:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c5a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	1c59      	adds	r1, r3, #1
 8007c62:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c66:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007c70:	461a      	mov	r2, r3
 8007c72:	f107 0308 	add.w	r3, r7, #8
 8007c76:	3304      	adds	r3, #4
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 fa97 	bl	80091ac <memcpy>

    /* ui8 size = real size current serialCommand */
    ui8 size = serialCommand->payloadSize + 4 + (generalSBGC->protocolVersion == PR2_START_CHARACTER ? 2 : 1);
 8007c7e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c82:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007c8c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8007c90:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007c94:	6812      	ldr	r2, [r2, #0]
 8007c96:	7e12      	ldrb	r2, [r2, #24]
 8007c98:	2a24      	cmp	r2, #36	; 0x24
 8007c9a:	d101      	bne.n	8007ca0 <SBGC32_TX+0xca>
 8007c9c:	2202      	movs	r2, #2
 8007c9e:	e000      	b.n	8007ca2 <SBGC32_TX+0xcc>
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	4413      	add	r3, r2
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	3304      	adds	r3, #4
 8007ca8:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f

    if (generalSBGC->protocolVersion == PR1_START_CHARACTER)
 8007cac:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007cb0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	7e1b      	ldrb	r3, [r3, #24]
 8007cb8:	2b3e      	cmp	r3, #62	; 0x3e
 8007cba:	d120      	bne.n	8007cfe <SBGC32_TX+0x128>
    	buff[4 + serialCommand->payloadSize] = Modulo256_Calculate(serialCommand->payload, serialCommand->payloadSize);
 8007cbc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007cc0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	1c5a      	adds	r2, r3, #1
 8007cc8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ccc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007cd6:	b299      	uxth	r1, r3
 8007cd8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007cdc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007ce6:	1d1c      	adds	r4, r3, #4
 8007ce8:	4610      	mov	r0, r2
 8007cea:	f000 ff37 	bl	8008b5c <Modulo256_Calculate>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007cf6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cfa:	551a      	strb	r2, [r3, r4]
 8007cfc:	e035      	b.n	8007d6a <SBGC32_TX+0x194>

    else
    {
    	ui16 CRC16_Res = CRC16_Calculate(&buff[1], (4 + serialCommand->payloadSize - 1));
 8007cfe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d02:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007d0c:	b29b      	uxth	r3, r3
 8007d0e:	3303      	adds	r3, #3
 8007d10:	b29a      	uxth	r2, r3
 8007d12:	f107 0308 	add.w	r3, r7, #8
 8007d16:	3301      	adds	r3, #1
 8007d18:	4611      	mov	r1, r2
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f000 ff45 	bl	8008baa <CRC16_Calculate>
 8007d20:	4603      	mov	r3, r0
 8007d22:	f8a7 310c 	strh.w	r3, [r7, #268]	; 0x10c
    	buff[4 + serialCommand->payloadSize] = CRC16_Res & 0x00FF;
 8007d26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d2a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007d34:	3304      	adds	r3, #4
 8007d36:	f8b7 210c 	ldrh.w	r2, [r7, #268]	; 0x10c
 8007d3a:	b2d1      	uxtb	r1, r2
 8007d3c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8007d40:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8007d44:	54d1      	strb	r1, [r2, r3]
    	buff[5 + serialCommand->payloadSize] = (CRC16_Res >> 8) & 0x00FF;
 8007d46:	f8b7 310c 	ldrh.w	r3, [r7, #268]	; 0x10c
 8007d4a:	0a1b      	lsrs	r3, r3, #8
 8007d4c:	b29a      	uxth	r2, r3
 8007d4e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d52:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8007d5c:	3305      	adds	r3, #5
 8007d5e:	b2d1      	uxtb	r1, r2
 8007d60:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8007d64:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8007d68:	54d1      	strb	r1, [r2, r3]
    }

    currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8007d6a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d6e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8007d7a:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007d7e:	6812      	ldr	r2, [r2, #0]
 8007d80:	6812      	ldr	r2, [r2, #0]
 8007d82:	4610      	mov	r0, r2
 8007d84:	4798      	blx	r3
 8007d86:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
    while (generalSBGC->TxFunc(generalSBGC->Drv, buff, size))
 8007d8a:	e029      	b.n	8007de0 <SBGC32_TX+0x20a>
    {
    	if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= generalSBGC->txTimeout)
 8007d8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d90:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	695b      	ldr	r3, [r3, #20]
 8007d98:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8007d9c:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007da0:	6812      	ldr	r2, [r2, #0]
 8007da2:	6812      	ldr	r2, [r2, #0]
 8007da4:	4610      	mov	r0, r2
 8007da6:	4798      	blx	r3
 8007da8:	4602      	mov	r2, r0
 8007daa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007dae:	1ad2      	subs	r2, r2, r3
 8007db0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007db4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	69db      	ldr	r3, [r3, #28]
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d30f      	bcc.n	8007de0 <SBGC32_TX+0x20a>
    	{
    		generalSBGC->_txErrorsCount++;
 8007dc0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007dc4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007dcc:	3301      	adds	r3, #1
 8007dce:	b29a      	uxth	r2, r3
 8007dd0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007dd4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	851a      	strh	r2, [r3, #40]	; 0x28
    		return TX_BUFFER_OVERFLOW_ERROR;  // aka timeout error
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e015      	b.n	8007e0c <SBGC32_TX+0x236>
    while (generalSBGC->TxFunc(generalSBGC->Drv, buff, size))
 8007de0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007de4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	685b      	ldr	r3, [r3, #4]
 8007dec:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8007df0:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8007df4:	6812      	ldr	r2, [r2, #0]
 8007df6:	6810      	ldr	r0, [r2, #0]
 8007df8:	f897 210f 	ldrb.w	r2, [r7, #271]	; 0x10f
 8007dfc:	b292      	uxth	r2, r2
 8007dfe:	f107 0108 	add.w	r1, r7, #8
 8007e02:	4798      	blx	r3
 8007e04:	4603      	mov	r3, r0
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d1c0      	bne.n	8007d8c <SBGC32_TX+0x1b6>
    	}
    }

	return TX_RX_OK;
 8007e0a:	2300      	movs	r3, #0
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd90      	pop	{r4, r7, pc}

08007e16 <SBGC32_RX>:
 *   		time for receiving one whole SerialCommand
 *
 *  @return	TX_RX_OK or last state of lastParserError variable
 */
TxRxStatus_t SBGC32_RX (GeneralSBGC_t *generalSBGC, SerialCommand_t *serialCommand, ui32 timeout)
{
 8007e16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e1a:	b08e      	sub	sp, #56	; 0x38
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	60f8      	str	r0, [r7, #12]
 8007e20:	60b9      	str	r1, [r7, #8]
 8007e22:	607a      	str	r2, [r7, #4]
	ui8 startSim;
	ui8 headBuff [3];  /* Header buffer:
	headBuff[0] is command ID || headBuff[1] is payload size || headBuff[2] is header checksum */
	ui16 availableBytes;

	TxRxStatus_t lastParserError = RX_START_PARSE;
 8007e24:	2302      	movs	r3, #2
 8007e26:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

	ParserStates_t parserState = STATE_IDLE;
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	/* Launching timer */
	ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	695b      	ldr	r3, [r3, #20]
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	6812      	ldr	r2, [r2, #0]
 8007e38:	4610      	mov	r0, r2
 8007e3a:	4798      	blx	r3
 8007e3c:	62b8      	str	r0, [r7, #40]	; 0x28

	serialCommand->readPos = 0;  // Prepare for reading
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	2200      	movs	r2, #0
 8007e42:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102

	while (1)
	{
		switch (parserState)
 8007e46:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8007e4a:	2b03      	cmp	r3, #3
 8007e4c:	d063      	beq.n	8007f16 <SBGC32_RX+0x100>
 8007e4e:	2b03      	cmp	r3, #3
 8007e50:	f300 8122 	bgt.w	8008098 <SBGC32_RX+0x282>
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	dc02      	bgt.n	8007e5e <SBGC32_RX+0x48>
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	da03      	bge.n	8007e64 <SBGC32_RX+0x4e>
 8007e5c:	e11c      	b.n	8008098 <SBGC32_RX+0x282>
 8007e5e:	2b02      	cmp	r3, #2
 8007e60:	d01f      	beq.n	8007ea2 <SBGC32_RX+0x8c>
 8007e62:	e119      	b.n	8008098 <SBGC32_RX+0x282>
		{
			/* Waiting start byte */
			case STATE_IDLE :
			case STATE_RESYNC :
			{
				startSim = 0;
 8007e64:	2300      	movs	r3, #0
 8007e66:	75fb      	strb	r3, [r7, #23]

				if (generalSBGC->RxFunc(generalSBGC->Drv, &startSim) &&
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	68fa      	ldr	r2, [r7, #12]
 8007e6e:	6812      	ldr	r2, [r2, #0]
 8007e70:	f107 0117 	add.w	r1, r7, #23
 8007e74:	4610      	mov	r0, r2
 8007e76:	4798      	blx	r3
 8007e78:	4603      	mov	r3, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d007      	beq.n	8007e8e <SBGC32_RX+0x78>
 8007e7e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d103      	bne.n	8007e8e <SBGC32_RX+0x78>
					lastParserError == RX_START_PARSE)
					lastParserError = RX_EMPTY_BUFF_ERROR;
 8007e86:	2303      	movs	r3, #3
 8007e88:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

				else if (startSim == generalSBGC->protocolVersion)
					parserState = STATE_CHECK_HEADER;

				break;  // Passing to next state
 8007e8c:	e103      	b.n	8008096 <SBGC32_RX+0x280>
				else if (startSim == generalSBGC->protocolVersion)
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	7e1a      	ldrb	r2, [r3, #24]
 8007e92:	7dfb      	ldrb	r3, [r7, #23]
 8007e94:	429a      	cmp	r2, r3
 8007e96:	f040 80fe 	bne.w	8008096 <SBGC32_RX+0x280>
					parserState = STATE_CHECK_HEADER;
 8007e9a:	2302      	movs	r3, #2
 8007e9c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;  // Passing to next state
 8007ea0:	e0f9      	b.n	8008096 <SBGC32_RX+0x280>
			}

			/* Waiting whole header */
			case STATE_CHECK_HEADER :
			{
				availableBytes = generalSBGC->AvailableBytesFunc(generalSBGC->Drv);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	68db      	ldr	r3, [r3, #12]
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	6812      	ldr	r2, [r2, #0]
 8007eaa:	4610      	mov	r0, r2
 8007eac:	4798      	blx	r3
 8007eae:	4603      	mov	r3, r0
 8007eb0:	837b      	strh	r3, [r7, #26]

				if ((availableBytes >= 3) && (availableBytes != RX_BUFFER_OVERFLOW_FLAG))
 8007eb2:	8b7b      	ldrh	r3, [r7, #26]
 8007eb4:	2b02      	cmp	r3, #2
 8007eb6:	d918      	bls.n	8007eea <SBGC32_RX+0xd4>
 8007eb8:	8b7b      	ldrh	r3, [r7, #26]
 8007eba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d013      	beq.n	8007eea <SBGC32_RX+0xd4>
					FOR_(i, 3)
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	633b      	str	r3, [r7, #48]	; 0x30
 8007ec6:	e00c      	b.n	8007ee2 <SBGC32_RX+0xcc>
						generalSBGC->RxFunc(generalSBGC->Drv, &headBuff[i]);
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	6810      	ldr	r0, [r2, #0]
 8007ed0:	f107 0114 	add.w	r1, r7, #20
 8007ed4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007ed6:	440a      	add	r2, r1
 8007ed8:	4611      	mov	r1, r2
 8007eda:	4798      	blx	r3
					FOR_(i, 3)
 8007edc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ede:	3301      	adds	r3, #1
 8007ee0:	633b      	str	r3, [r7, #48]	; 0x30
 8007ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ee4:	2b02      	cmp	r3, #2
 8007ee6:	ddef      	ble.n	8007ec8 <SBGC32_RX+0xb2>
 8007ee8:	e003      	b.n	8007ef2 <SBGC32_RX+0xdc>

				else
				{
					lastParserError = RX_BUFFER_REALTIME_ERROR;
 8007eea:	2304      	movs	r3, #4
 8007eec:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					break;
 8007ef0:	e0d2      	b.n	8008098 <SBGC32_RX+0x282>
				}

				if ((headBuff[0] + headBuff[1]) % 256 != headBuff[2])  // % 256 necessary needed here
 8007ef2:	7d3a      	ldrb	r2, [r7, #20]
 8007ef4:	7d7b      	ldrb	r3, [r7, #21]
 8007ef6:	4413      	add	r3, r2
 8007ef8:	b2da      	uxtb	r2, r3
 8007efa:	7dbb      	ldrb	r3, [r7, #22]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d006      	beq.n	8007f0e <SBGC32_RX+0xf8>
				{
					lastParserError = RX_HEADER_CHECKSUM_ERROR;
 8007f00:	2305      	movs	r3, #5
 8007f02:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					parserState = STATE_RESYNC;
 8007f06:	2301      	movs	r3, #1
 8007f08:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
					break;
 8007f0c:	e0c4      	b.n	8008098 <SBGC32_RX+0x282>
				}

				parserState = STATE_CHECK_PAYLOAD;
 8007f0e:	2303      	movs	r3, #3
 8007f10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				break;  // Passing to next state
 8007f14:	e0c0      	b.n	8008098 <SBGC32_RX+0x282>
			}

			/* Waiting whole payload and checksum */
			case STATE_CHECK_PAYLOAD :
			{
 8007f16:	466b      	mov	r3, sp
 8007f18:	469a      	mov	sl, r3
				ui8 checksumSize = (generalSBGC->protocolVersion == PR2_START_CHARACTER ? 2 : 1);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	7e1b      	ldrb	r3, [r3, #24]
 8007f1e:	2b24      	cmp	r3, #36	; 0x24
 8007f20:	d101      	bne.n	8007f26 <SBGC32_RX+0x110>
 8007f22:	2302      	movs	r3, #2
 8007f24:	e000      	b.n	8007f28 <SBGC32_RX+0x112>
 8007f26:	2301      	movs	r3, #1
 8007f28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				ui8 complexBuff [3 + headBuff[1] + checksumSize];  // (Header + payload + checksum) buffer
 8007f2c:	7d7b      	ldrb	r3, [r7, #21]
 8007f2e:	1cda      	adds	r2, r3, #3
 8007f30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f34:	18d1      	adds	r1, r2, r3
 8007f36:	1e4b      	subs	r3, r1, #1
 8007f38:	623b      	str	r3, [r7, #32]
 8007f3a:	460a      	mov	r2, r1
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	4614      	mov	r4, r2
 8007f40:	461d      	mov	r5, r3
 8007f42:	f04f 0200 	mov.w	r2, #0
 8007f46:	f04f 0300 	mov.w	r3, #0
 8007f4a:	00eb      	lsls	r3, r5, #3
 8007f4c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f50:	00e2      	lsls	r2, r4, #3
 8007f52:	460a      	mov	r2, r1
 8007f54:	2300      	movs	r3, #0
 8007f56:	4690      	mov	r8, r2
 8007f58:	4699      	mov	r9, r3
 8007f5a:	f04f 0200 	mov.w	r2, #0
 8007f5e:	f04f 0300 	mov.w	r3, #0
 8007f62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f6e:	460b      	mov	r3, r1
 8007f70:	3307      	adds	r3, #7
 8007f72:	08db      	lsrs	r3, r3, #3
 8007f74:	00db      	lsls	r3, r3, #3
 8007f76:	ebad 0d03 	sub.w	sp, sp, r3
 8007f7a:	466b      	mov	r3, sp
 8007f7c:	3300      	adds	r3, #0
 8007f7e:	61fb      	str	r3, [r7, #28]

				availableBytes = generalSBGC->AvailableBytesFunc(generalSBGC->Drv);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	6812      	ldr	r2, [r2, #0]
 8007f88:	4610      	mov	r0, r2
 8007f8a:	4798      	blx	r3
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	837b      	strh	r3, [r7, #26]

				if ((availableBytes >= headBuff[1] + checksumSize) && (availableBytes != RX_BUFFER_OVERFLOW_FLAG))
 8007f90:	8b7a      	ldrh	r2, [r7, #26]
 8007f92:	7d7b      	ldrb	r3, [r7, #21]
 8007f94:	4619      	mov	r1, r3
 8007f96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f9a:	440b      	add	r3, r1
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	db1d      	blt.n	8007fdc <SBGC32_RX+0x1c6>
 8007fa0:	8b7b      	ldrh	r3, [r7, #26]
 8007fa2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d018      	beq.n	8007fdc <SBGC32_RX+0x1c6>
					FOR_(i, headBuff[1] + checksumSize)
 8007faa:	2300      	movs	r3, #0
 8007fac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fae:	e00c      	b.n	8007fca <SBGC32_RX+0x1b4>
						generalSBGC->RxFunc(generalSBGC->Drv, &complexBuff[i + 3]);  // Offset from header space
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	6810      	ldr	r0, [r2, #0]
 8007fb8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fba:	3203      	adds	r2, #3
 8007fbc:	69f9      	ldr	r1, [r7, #28]
 8007fbe:	440a      	add	r2, r1
 8007fc0:	4611      	mov	r1, r2
 8007fc2:	4798      	blx	r3
					FOR_(i, headBuff[1] + checksumSize)
 8007fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007fca:	7d7b      	ldrb	r3, [r7, #21]
 8007fcc:	461a      	mov	r2, r3
 8007fce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007fd2:	4413      	add	r3, r2
 8007fd4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007fd6:	429a      	cmp	r2, r3
 8007fd8:	dbea      	blt.n	8007fb0 <SBGC32_RX+0x19a>
 8007fda:	e003      	b.n	8007fe4 <SBGC32_RX+0x1ce>

				else
				{
					lastParserError = RX_BUFFER_REALTIME_ERROR;
 8007fdc:	2304      	movs	r3, #4
 8007fde:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
					break;
 8007fe2:	e056      	b.n	8008092 <SBGC32_RX+0x27c>
				}

				/* Checksum checking */
				if (!(checksumSize - 1))  // If SBGC_PROTOCOL_V1
 8007fe4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d115      	bne.n	8008018 <SBGC32_RX+0x202>
				{
					if (complexBuff[3 + headBuff[1]] != Modulo256_Calculate(&complexBuff[3], headBuff[1]))
 8007fec:	7d7b      	ldrb	r3, [r7, #21]
 8007fee:	3303      	adds	r3, #3
 8007ff0:	69fa      	ldr	r2, [r7, #28]
 8007ff2:	5cd6      	ldrb	r6, [r2, r3]
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	3303      	adds	r3, #3
 8007ff8:	7d7a      	ldrb	r2, [r7, #21]
 8007ffa:	b292      	uxth	r2, r2
 8007ffc:	4611      	mov	r1, r2
 8007ffe:	4618      	mov	r0, r3
 8008000:	f000 fdac 	bl	8008b5c <Modulo256_Calculate>
 8008004:	4603      	mov	r3, r0
 8008006:	429e      	cmp	r6, r3
 8008008:	d031      	beq.n	800806e <SBGC32_RX+0x258>
					{
						lastParserError = RX_PAYLOAD_CHECKSUM_ERROR;
 800800a:	2306      	movs	r3, #6
 800800c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
						parserState = STATE_RESYNC;
 8008010:	2301      	movs	r3, #1
 8008012:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
 8008016:	e03c      	b.n	8008092 <SBGC32_RX+0x27c>
					}
				}

				else
				{
					memcpy(complexBuff, headBuff, 3);
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	461a      	mov	r2, r3
 800801c:	f107 0314 	add.w	r3, r7, #20
 8008020:	8819      	ldrh	r1, [r3, #0]
 8008022:	789b      	ldrb	r3, [r3, #2]
 8008024:	8011      	strh	r1, [r2, #0]
 8008026:	7093      	strb	r3, [r2, #2]
					ui16 CRC_Res = CRC16_Calculate(complexBuff, headBuff[1] + 3);
 8008028:	7d7b      	ldrb	r3, [r7, #21]
 800802a:	b29b      	uxth	r3, r3
 800802c:	3303      	adds	r3, #3
 800802e:	b29b      	uxth	r3, r3
 8008030:	4619      	mov	r1, r3
 8008032:	69f8      	ldr	r0, [r7, #28]
 8008034:	f000 fdb9 	bl	8008baa <CRC16_Calculate>
 8008038:	4603      	mov	r3, r0
 800803a:	833b      	strh	r3, [r7, #24]

					if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 800803c:	8b3b      	ldrh	r3, [r7, #24]
 800803e:	b2db      	uxtb	r3, r3
 8008040:	7d7a      	ldrb	r2, [r7, #21]
 8008042:	3203      	adds	r2, #3
 8008044:	69f9      	ldr	r1, [r7, #28]
 8008046:	5c8a      	ldrb	r2, [r1, r2]
 8008048:	4293      	cmp	r3, r2
 800804a:	d010      	beq.n	800806e <SBGC32_RX+0x258>
					   (((CRC_Res >> 8) & 0x00FF) != complexBuff[3 + headBuff[1] + 1]))
 800804c:	8b3b      	ldrh	r3, [r7, #24]
 800804e:	0a1b      	lsrs	r3, r3, #8
 8008050:	b29b      	uxth	r3, r3
 8008052:	b2db      	uxtb	r3, r3
 8008054:	7d7a      	ldrb	r2, [r7, #21]
 8008056:	3204      	adds	r2, #4
 8008058:	69f9      	ldr	r1, [r7, #28]
 800805a:	5c8a      	ldrb	r2, [r1, r2]
					if (((CRC_Res & 0x00FF) != complexBuff[3 + headBuff[1]]) &&
 800805c:	4293      	cmp	r3, r2
 800805e:	d006      	beq.n	800806e <SBGC32_RX+0x258>
					{
						lastParserError = RX_PAYLOAD_CHECKSUM_ERROR;
 8008060:	2306      	movs	r3, #6
 8008062:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
						parserState = STATE_RESYNC;
 8008066:	2301      	movs	r3, #1
 8008068:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
 800806c:	e011      	b.n	8008092 <SBGC32_RX+0x27c>
					}
				}

				/* Data passed all checks. Filling the serialCommand struct */
				serialCommand->commandID = headBuff[0];
 800806e:	7d3a      	ldrb	r2, [r7, #20]
 8008070:	68bb      	ldr	r3, [r7, #8]
 8008072:	701a      	strb	r2, [r3, #0]
				memcpy(serialCommand->payload, &complexBuff[3], headBuff[1]);
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	1c58      	adds	r0, r3, #1
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	3303      	adds	r3, #3
 800807c:	7d7a      	ldrb	r2, [r7, #21]
 800807e:	4619      	mov	r1, r3
 8008080:	f001 f894 	bl	80091ac <memcpy>
				serialCommand->payloadSize = headBuff[1];
 8008084:	7d7a      	ldrb	r2, [r7, #21]
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101

				return TX_RX_OK;  // Incoming command was received fine
 800808c:	2300      	movs	r3, #0
 800808e:	46d5      	mov	sp, sl
 8008090:	e011      	b.n	80080b6 <SBGC32_RX+0x2a0>
 8008092:	46d5      	mov	sp, sl
 8008094:	e000      	b.n	8008098 <SBGC32_RX+0x282>
				break;  // Passing to next state
 8008096:	bf00      	nop
			}
		}

		if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= timeout)
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	695b      	ldr	r3, [r3, #20]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	6812      	ldr	r2, [r2, #0]
 80080a0:	4610      	mov	r0, r2
 80080a2:	4798      	blx	r3
 80080a4:	4602      	mov	r2, r0
 80080a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080a8:	1ad3      	subs	r3, r2, r3
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	429a      	cmp	r2, r3
 80080ae:	f63f aeca 	bhi.w	8007e46 <SBGC32_RX+0x30>
			return lastParserError;
 80080b2:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
	}
}
 80080b6:	4618      	mov	r0, r3
 80080b8:	3738      	adds	r7, #56	; 0x38
 80080ba:	46bd      	mov	sp, r7
 80080bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080080c0 <SBGC32_TX_RX>:
 *  @param	cmdID - SBGC32 command identifier
 *
 *  @return	Request response result
 */
TxRxStatus_t SBGC32_TX_RX (GeneralSBGC_t *generalSBGC, SerialCommand_t *serialCommand, SBGC_Commands_t cmdID)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	4613      	mov	r3, r2
 80080cc:	71fb      	strb	r3, [r7, #7]
	if (SBGC32_TX(generalSBGC, serialCommand))
 80080ce:	68b9      	ldr	r1, [r7, #8]
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f7ff fd80 	bl	8007bd6 <SBGC32_TX>
 80080d6:	4603      	mov	r3, r0
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d001      	beq.n	80080e0 <SBGC32_TX_RX+0x20>
		return TX_BUFFER_OVERFLOW_ERROR;
 80080dc:	2301      	movs	r3, #1
 80080de:	e038      	b.n	8008152 <SBGC32_TX_RX+0x92>

	else
	{
		ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	695b      	ldr	r3, [r3, #20]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	6812      	ldr	r2, [r2, #0]
 80080e8:	4610      	mov	r0, r2
 80080ea:	4798      	blx	r3
 80080ec:	6178      	str	r0, [r7, #20]

		while (1)
		{
			TxRxStatus_t lastParserStatus = SBGC32_RX(generalSBGC, serialCommand, generalSBGC->rxTimeout);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6a1b      	ldr	r3, [r3, #32]
 80080f2:	461a      	mov	r2, r3
 80080f4:	68b9      	ldr	r1, [r7, #8]
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f7ff fe8d 	bl	8007e16 <SBGC32_RX>
 80080fc:	4603      	mov	r3, r0
 80080fe:	74fb      	strb	r3, [r7, #19]

			if (lastParserStatus == TX_RX_OK &&
 8008100:	7cfb      	ldrb	r3, [r7, #19]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d109      	bne.n	800811a <SBGC32_TX_RX+0x5a>
			   (serialCommand->commandID == cmdID || cmdID == 0))
 8008106:	68bb      	ldr	r3, [r7, #8]
 8008108:	781b      	ldrb	r3, [r3, #0]
			if (lastParserStatus == TX_RX_OK &&
 800810a:	79fa      	ldrb	r2, [r7, #7]
 800810c:	429a      	cmp	r2, r3
 800810e:	d002      	beq.n	8008116 <SBGC32_TX_RX+0x56>
			   (serialCommand->commandID == cmdID || cmdID == 0))
 8008110:	79fb      	ldrb	r3, [r7, #7]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d101      	bne.n	800811a <SBGC32_TX_RX+0x5a>
				return lastParserStatus;
 8008116:	7cfb      	ldrb	r3, [r7, #19]
 8008118:	e01b      	b.n	8008152 <SBGC32_TX_RX+0x92>

			else if (lastParserStatus == TX_RX_OK &&
 800811a:	7cfb      	ldrb	r3, [r7, #19]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d10a      	bne.n	8008136 <SBGC32_TX_RX+0x76>
					(serialCommand->commandID != cmdID))
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	781b      	ldrb	r3, [r3, #0]
			else if (lastParserStatus == TX_RX_OK &&
 8008124:	79fa      	ldrb	r2, [r7, #7]
 8008126:	429a      	cmp	r2, r3
 8008128:	d005      	beq.n	8008136 <SBGC32_TX_RX+0x76>
				generalSBGC->_missedCommandCount++;
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800812e:	3301      	adds	r3, #1
 8008130:	b29a      	uxth	r2, r3
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	859a      	strh	r2, [r3, #44]	; 0x2c

			if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= generalSBGC->txrxTimeout)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	68fa      	ldr	r2, [r7, #12]
 800813c:	6812      	ldr	r2, [r2, #0]
 800813e:	4610      	mov	r0, r2
 8008140:	4798      	blx	r3
 8008142:	4602      	mov	r2, r0
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	1ad2      	subs	r2, r2, r3
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800814c:	429a      	cmp	r2, r3
 800814e:	d3ce      	bcc.n	80080ee <SBGC32_TX_RX+0x2e>
				return lastParserStatus;  // or return RX_TIMEOUT_ERROR;
 8008150:	7cfb      	ldrb	r3, [r7, #19]
		}
	}
}
 8008152:	4618      	mov	r0, r3
 8008154:	3718      	adds	r7, #24
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}

0800815a <WriteBuff>:
 * 	@param	*buff - write data
 * 	@param	size - write data size
 * 	@param	parserMap - data type required for correct parsing
 */
void WriteBuff (SerialCommand_t *cmd, const void *buff, ui8 size, ParserMap_t parserMap)
{
 800815a:	b580      	push	{r7, lr}
 800815c:	b084      	sub	sp, #16
 800815e:	af00      	add	r7, sp, #0
 8008160:	60f8      	str	r0, [r7, #12]
 8008162:	60b9      	str	r1, [r7, #8]
 8008164:	4611      	mov	r1, r2
 8008166:	461a      	mov	r2, r3
 8008168:	460b      	mov	r3, r1
 800816a:	71fb      	strb	r3, [r7, #7]
 800816c:	4613      	mov	r3, r2
 800816e:	71bb      	strb	r3, [r7, #6]
	if (cmd->payloadSize <= MAX_BUFF_SIZE - size)
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8008176:	461a      	mov	r2, r3
 8008178:	79fb      	ldrb	r3, [r7, #7]
 800817a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800817e:	429a      	cmp	r2, r3
 8008180:	dc1b      	bgt.n	80081ba <WriteBuff+0x60>
	{
		memcpy(&cmd->payload[cmd->payloadSize], buff, size);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8008188:	461a      	mov	r2, r3
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	4413      	add	r3, r2
 800818e:	3301      	adds	r3, #1
 8008190:	79fa      	ldrb	r2, [r7, #7]
 8008192:	68b9      	ldr	r1, [r7, #8]
 8008194:	4618      	mov	r0, r3
 8008196:	f001 f809 	bl	80091ac <memcpy>
		SwapBytesInStruct(cmd->payload, size, parserMap);
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	3301      	adds	r3, #1
 800819e:	79ba      	ldrb	r2, [r7, #6]
 80081a0:	79f9      	ldrb	r1, [r7, #7]
 80081a2:	4618      	mov	r0, r3
 80081a4:	f000 f840 	bl	8008228 <SwapBytesInStruct>
		cmd->payloadSize += size;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	f893 2101 	ldrb.w	r2, [r3, #257]	; 0x101
 80081ae:	79fb      	ldrb	r3, [r7, #7]
 80081b0:	4413      	add	r3, r2
 80081b2:	b2da      	uxtb	r2, r3
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
	}
}
 80081ba:	bf00      	nop
 80081bc:	3710      	adds	r7, #16
 80081be:	46bd      	mov	sp, r7
 80081c0:	bd80      	pop	{r7, pc}

080081c2 <ReadBuff>:
 *	@param	*buff - read data buffer
 *	@param	size - read data size
 *	@param	parserMap - data type required for correct parsing
 */
void ReadBuff (SerialCommand_t *cmd, void *buff, ui8 size, ParserMap_t parserMap)
{
 80081c2:	b580      	push	{r7, lr}
 80081c4:	b084      	sub	sp, #16
 80081c6:	af00      	add	r7, sp, #0
 80081c8:	60f8      	str	r0, [r7, #12]
 80081ca:	60b9      	str	r1, [r7, #8]
 80081cc:	4611      	mov	r1, r2
 80081ce:	461a      	mov	r2, r3
 80081d0:	460b      	mov	r3, r1
 80081d2:	71fb      	strb	r3, [r7, #7]
 80081d4:	4613      	mov	r3, r2
 80081d6:	71bb      	strb	r3, [r7, #6]
    if (size <= (MAX_BUFF_SIZE - cmd->readPos))
 80081d8:	79fa      	ldrb	r2, [r7, #7]
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80081e0:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80081e4:	429a      	cmp	r2, r3
 80081e6:	dc1b      	bgt.n	8008220 <ReadBuff+0x5e>
    {
		SwapBytesInStruct(cmd->payload, size, parserMap);
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	3301      	adds	r3, #1
 80081ec:	79ba      	ldrb	r2, [r7, #6]
 80081ee:	79f9      	ldrb	r1, [r7, #7]
 80081f0:	4618      	mov	r0, r3
 80081f2:	f000 f819 	bl	8008228 <SwapBytesInStruct>
		memcpy(buff, &cmd->payload[cmd->readPos], size);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80081fc:	461a      	mov	r2, r3
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	4413      	add	r3, r2
 8008202:	3301      	adds	r3, #1
 8008204:	79fa      	ldrb	r2, [r7, #7]
 8008206:	4619      	mov	r1, r3
 8008208:	68b8      	ldr	r0, [r7, #8]
 800820a:	f000 ffcf 	bl	80091ac <memcpy>
		cmd->readPos += size;
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f893 2102 	ldrb.w	r2, [r3, #258]	; 0x102
 8008214:	79fb      	ldrb	r3, [r7, #7]
 8008216:	4413      	add	r3, r2
 8008218:	b2da      	uxtb	r2, r3
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
    }
}
 8008220:	bf00      	nop
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <SwapBytesInStruct>:
 *	@param 	*structure - structure buffer to bytes rearrange
 *	@param	size - structure buffer size
 *	@param	parserMap - data type required for correct parsing
 */
void SwapBytesInStruct (ui8 *structure, ui8 size, ParserMap_t parserMap)
{
 8008228:	b480      	push	{r7}
 800822a:	b083      	sub	sp, #12
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	460b      	mov	r3, r1
 8008232:	70fb      	strb	r3, [r7, #3]
 8008234:	4613      	mov	r3, r2
 8008236:	70bb      	strb	r3, [r7, #2]
				}
			}
		}

	#endif
}
 8008238:	bf00      	nop
 800823a:	370c      	adds	r7, #12
 800823c:	46bd      	mov	sp, r7
 800823e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008242:	4770      	bx	lr

08008244 <ToLittleEndian>:
 *	@param	*value - writable variable address
 *	@param	*payload - place of data writing
 *	@param	size - variable size
 */
void ToLittleEndian (const void *value, ui8 *payload, ui8 size)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	60f8      	str	r0, [r7, #12]
 800824c:	60b9      	str	r1, [r7, #8]
 800824e:	4613      	mov	r3, r2
 8008250:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 8008252:	79fb      	ldrb	r3, [r7, #7]
 8008254:	2b04      	cmp	r3, #4
 8008256:	d80b      	bhi.n	8008270 <ToLittleEndian+0x2c>
	if (size == 3) size = 4;
 8008258:	79fb      	ldrb	r3, [r7, #7]
 800825a:	2b03      	cmp	r3, #3
 800825c:	d101      	bne.n	8008262 <ToLittleEndian+0x1e>
 800825e:	2304      	movs	r3, #4
 8008260:	71fb      	strb	r3, [r7, #7]

	memcpy(payload, value, size);
 8008262:	79fb      	ldrb	r3, [r7, #7]
 8008264:	461a      	mov	r2, r3
 8008266:	68f9      	ldr	r1, [r7, #12]
 8008268:	68b8      	ldr	r0, [r7, #8]
 800826a:	f000 ff9f 	bl	80091ac <memcpy>
 800826e:	e000      	b.n	8008272 <ToLittleEndian+0x2e>
	if (size > 4) return;
 8008270:	bf00      	nop

		FOR_(i, size / 2)
			SwapMemoryContent((ui8*)payload + i, (ui8*)payload + size - 1 - i);

	#endif
}
 8008272:	3710      	adds	r7, #16
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <FromLittleEndian>:
 *	@param	*value - variable write address
 *	@param	*payload - place of data reading
 *	@param	size - variable size
 */
void FromLittleEndian (void *value, ui8 *payload, ui8 size)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b084      	sub	sp, #16
 800827c:	af00      	add	r7, sp, #0
 800827e:	60f8      	str	r0, [r7, #12]
 8008280:	60b9      	str	r1, [r7, #8]
 8008282:	4613      	mov	r3, r2
 8008284:	71fb      	strb	r3, [r7, #7]
	if (size > 4) return;
 8008286:	79fb      	ldrb	r3, [r7, #7]
 8008288:	2b04      	cmp	r3, #4
 800828a:	d80b      	bhi.n	80082a4 <FromLittleEndian+0x2c>
	if (size == 3) size = 4;
 800828c:	79fb      	ldrb	r3, [r7, #7]
 800828e:	2b03      	cmp	r3, #3
 8008290:	d101      	bne.n	8008296 <FromLittleEndian+0x1e>
 8008292:	2304      	movs	r3, #4
 8008294:	71fb      	strb	r3, [r7, #7]

	memcpy(value, payload, size);
 8008296:	79fb      	ldrb	r3, [r7, #7]
 8008298:	461a      	mov	r2, r3
 800829a:	68b9      	ldr	r1, [r7, #8]
 800829c:	68f8      	ldr	r0, [r7, #12]
 800829e:	f000 ff85 	bl	80091ac <memcpy>
 80082a2:	e000      	b.n	80082a6 <FromLittleEndian+0x2e>
	if (size > 4) return;
 80082a4:	bf00      	nop

		FOR_(i, size / 2)
			SwapMemoryContent((ui8*)value + i, (ui8*)value + size - 1 - i);

	#endif
}
 80082a6:	3710      	adds	r7, #16
 80082a8:	46bd      	mov	sp, r7
 80082aa:	bd80      	pop	{r7, pc}

080082ac <WriteByte>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	byte - byte to write
 */
void WriteByte (SerialCommand_t *cmd, const ui8 byte)
{
 80082ac:	b480      	push	{r7}
 80082ae:	b083      	sub	sp, #12
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
 80082b4:	460b      	mov	r3, r1
 80082b6:	70fb      	strb	r3, [r7, #3]
	if (cmd->payloadSize < MAX_BUFF_SIZE)
		cmd->payload[cmd->payloadSize++] = byte;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80082be:	1c5a      	adds	r2, r3, #1
 80082c0:	b2d1      	uxtb	r1, r2
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	f882 1101 	strb.w	r1, [r2, #257]	; 0x101
 80082c8:	461a      	mov	r2, r3
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	4413      	add	r3, r2
 80082ce:	78fa      	ldrb	r2, [r7, #3]
 80082d0:	705a      	strb	r2, [r3, #1]
}
 80082d2:	bf00      	nop
 80082d4:	370c      	adds	r7, #12
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <ReadByte>:
 *	@param	*cmd - SerialCommand
 *
 *	@return	Byte read
 */
ui8 ReadByte (SerialCommand_t *cmd)
{
 80082de:	b480      	push	{r7}
 80082e0:	b083      	sub	sp, #12
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
	return cmd->payload[cmd->readPos++];
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80082ec:	1c5a      	adds	r2, r3, #1
 80082ee:	b2d1      	uxtb	r1, r2
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	f882 1102 	strb.w	r1, [r2, #258]	; 0x102
 80082f6:	461a      	mov	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4413      	add	r3, r2
 80082fc:	785b      	ldrb	r3, [r3, #1]
}
 80082fe:	4618      	mov	r0, r3
 8008300:	370c      	adds	r7, #12
 8008302:	46bd      	mov	sp, r7
 8008304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008308:	4770      	bx	lr

0800830a <WriteWord>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	word - two bytes to write
 */
void WriteWord (SerialCommand_t *cmd, const ui16 word)
{
 800830a:	b580      	push	{r7, lr}
 800830c:	b082      	sub	sp, #8
 800830e:	af00      	add	r7, sp, #0
 8008310:	6078      	str	r0, [r7, #4]
 8008312:	460b      	mov	r3, r1
 8008314:	807b      	strh	r3, [r7, #2]
	if (cmd->payloadSize <= MAX_BUFF_SIZE - 2)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800831c:	2bff      	cmp	r3, #255	; 0xff
 800831e:	d013      	beq.n	8008348 <WriteWord+0x3e>
	{
		ToLittleEndian(&word, &cmd->payload[cmd->payloadSize], 2);
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8008326:	461a      	mov	r2, r3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	4413      	add	r3, r2
 800832c:	1c59      	adds	r1, r3, #1
 800832e:	1cbb      	adds	r3, r7, #2
 8008330:	2202      	movs	r2, #2
 8008332:	4618      	mov	r0, r3
 8008334:	f7ff ff86 	bl	8008244 <ToLittleEndian>
		cmd->payloadSize += 2;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800833e:	3302      	adds	r3, #2
 8008340:	b2da      	uxtb	r2, r3
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
	}
}
 8008348:	bf00      	nop
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <ReadWord>:
 *	@param 	*cmd - SerialCommand
 *
 *	@return	Word read
 */
ui16 ReadWord (SerialCommand_t *cmd)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b084      	sub	sp, #16
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
	ui16 word;
	FromLittleEndian(&word, &cmd->payload[cmd->readPos], 2);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 800835e:	461a      	mov	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	4413      	add	r3, r2
 8008364:	1c59      	adds	r1, r3, #1
 8008366:	f107 030e 	add.w	r3, r7, #14
 800836a:	2202      	movs	r2, #2
 800836c:	4618      	mov	r0, r3
 800836e:	f7ff ff83 	bl	8008278 <FromLittleEndian>
	cmd->readPos += 2;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 8008378:	3302      	adds	r3, #2
 800837a:	b2da      	uxtb	r2, r3
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
	return word;
 8008382:	89fb      	ldrh	r3, [r7, #14]
}
 8008384:	4618      	mov	r0, r3
 8008386:	3710      	adds	r7, #16
 8008388:	46bd      	mov	sp, r7
 800838a:	bd80      	pop	{r7, pc}

0800838c <WriteLong>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	dword - four bytes to write
 */
void WriteLong (SerialCommand_t *cmd, const ui32 dword)
{
 800838c:	b580      	push	{r7, lr}
 800838e:	b082      	sub	sp, #8
 8008390:	af00      	add	r7, sp, #0
 8008392:	6078      	str	r0, [r7, #4]
 8008394:	6039      	str	r1, [r7, #0]
	if (cmd->payloadSize <= MAX_BUFF_SIZE - 4)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 800839c:	2bfc      	cmp	r3, #252	; 0xfc
 800839e:	d813      	bhi.n	80083c8 <WriteLong+0x3c>
	{
		ToLittleEndian(&dword, &cmd->payload[cmd->payloadSize], 4);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80083a6:	461a      	mov	r2, r3
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4413      	add	r3, r2
 80083ac:	1c59      	adds	r1, r3, #1
 80083ae:	463b      	mov	r3, r7
 80083b0:	2204      	movs	r2, #4
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7ff ff46 	bl	8008244 <ToLittleEndian>
		cmd->payloadSize += 4;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80083be:	3304      	adds	r3, #4
 80083c0:	b2da      	uxtb	r2, r3
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
	}
}
 80083c8:	bf00      	nop
 80083ca:	3708      	adds	r7, #8
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <ReadLong>:
 *	@param	*cmd - SerialCommand
 *
 *	@return	Long read
 */
ui32 ReadLong (SerialCommand_t *cmd)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b084      	sub	sp, #16
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
	ui32 dword;
	FromLittleEndian(&dword, &cmd->payload[cmd->readPos], 4);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80083de:	461a      	mov	r2, r3
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	4413      	add	r3, r2
 80083e4:	1c59      	adds	r1, r3, #1
 80083e6:	f107 030c 	add.w	r3, r7, #12
 80083ea:	2204      	movs	r2, #4
 80083ec:	4618      	mov	r0, r3
 80083ee:	f7ff ff43 	bl	8008278 <FromLittleEndian>
	cmd->readPos += 4;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	f893 3102 	ldrb.w	r3, [r3, #258]	; 0x102
 80083f8:	3304      	adds	r3, #4
 80083fa:	b2da      	uxtb	r2, r3
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
	return dword;
 8008402:	68fb      	ldr	r3, [r7, #12]
}
 8008404:	4618      	mov	r0, r3
 8008406:	3710      	adds	r7, #16
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <SkipBytes>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	size - size of skipped data
 */
void SkipBytes (SerialCommand_t *cmd, ui8 size)
{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
 8008414:	460b      	mov	r3, r1
 8008416:	70fb      	strb	r3, [r7, #3]
	cmd->readPos += size;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 2102 	ldrb.w	r2, [r3, #258]	; 0x102
 800841e:	78fb      	ldrb	r3, [r7, #3]
 8008420:	4413      	add	r3, r2
 8008422:	b2da      	uxtb	r2, r3
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f883 2102 	strb.w	r2, [r3, #258]	; 0x102
}
 800842a:	bf00      	nop
 800842c:	370c      	adds	r7, #12
 800842e:	46bd      	mov	sp, r7
 8008430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008434:	4770      	bx	lr

08008436 <InitCmdWrite>:
 *
 *	@param	*cmd - SerialCommand
 *	@param	cmdID - SBGC32 command identifier
 */
void InitCmdWrite (SerialCommand_t *cmd, SBGC_Commands_t cmdID)
{
 8008436:	b480      	push	{r7}
 8008438:	b083      	sub	sp, #12
 800843a:	af00      	add	r7, sp, #0
 800843c:	6078      	str	r0, [r7, #4]
 800843e:	460b      	mov	r3, r1
 8008440:	70fb      	strb	r3, [r7, #3]
	cmd->commandID = cmdID;
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	78fa      	ldrb	r2, [r7, #3]
 8008446:	701a      	strb	r2, [r3, #0]
	cmd->payloadSize = 0;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2200      	movs	r2, #0
 800844c:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
}
 8008450:	bf00      	nop
 8008452:	370c      	adds	r7, #12
 8008454:	46bd      	mov	sp, r7
 8008456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845a:	4770      	bx	lr

0800845c <SBGC32_DefaultInit>:
 *	@return Communication status
 */
TxRxStatus_t SBGC32_DefaultInit (GeneralSBGC_t *generalSBGC, TxFunc_t TxFunc, RxFunc_t RxFunc,
								 AvailableBytesFunc_t AvailableBytesFunc, TxDebugFunc_t TxDebugFunc,
								 GetTimeFunc_t GetTimeFunc, SBGC_ProtocolVersion_t protocolVersion)
{
 800845c:	b590      	push	{r4, r7, lr}
 800845e:	b0c7      	sub	sp, #284	; 0x11c
 8008460:	af00      	add	r7, sp, #0
 8008462:	f507 748c 	add.w	r4, r7, #280	; 0x118
 8008466:	f5a4 7486 	sub.w	r4, r4, #268	; 0x10c
 800846a:	6020      	str	r0, [r4, #0]
 800846c:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8008470:	f5a0 7088 	sub.w	r0, r0, #272	; 0x110
 8008474:	6001      	str	r1, [r0, #0]
 8008476:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800847a:	f5a1 718a 	sub.w	r1, r1, #276	; 0x114
 800847e:	600a      	str	r2, [r1, #0]
 8008480:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8008484:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8008488:	6013      	str	r3, [r2, #0]
	generalSBGC->TxFunc = TxFunc;
 800848a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800848e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8008498:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800849c:	6812      	ldr	r2, [r2, #0]
 800849e:	605a      	str	r2, [r3, #4]
	generalSBGC->RxFunc = RxFunc;
 80084a0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80084a4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80084ae:	f5a2 728a 	sub.w	r2, r2, #276	; 0x114
 80084b2:	6812      	ldr	r2, [r2, #0]
 80084b4:	609a      	str	r2, [r3, #8]
	generalSBGC->AvailableBytesFunc = AvailableBytesFunc;
 80084b6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80084ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f507 728c 	add.w	r2, r7, #280	; 0x118
 80084c4:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 80084c8:	6812      	ldr	r2, [r2, #0]
 80084ca:	60da      	str	r2, [r3, #12]
	generalSBGC->TxDebugFunc = TxDebugFunc;
 80084cc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80084d0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80084da:	611a      	str	r2, [r3, #16]
	generalSBGC->GetTimeFunc = GetTimeFunc;
 80084dc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80084e0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 80084ea:	615a      	str	r2, [r3, #20]

	generalSBGC->protocolVersion = protocolVersion;
 80084ec:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80084f0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f897 2130 	ldrb.w	r2, [r7, #304]	; 0x130
 80084fa:	761a      	strb	r2, [r3, #24]
	generalSBGC->txTimeout = SBGC_TX_WAITING;
 80084fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008500:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	2264      	movs	r2, #100	; 0x64
 8008508:	61da      	str	r2, [r3, #28]
	generalSBGC->rxTimeout = SBGC_RX_WAITING;
 800850a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800850e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008518:	621a      	str	r2, [r3, #32]
	generalSBGC->txrxTimeout = SBGC_RX_WAITING;
 800851a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800851e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008528:	625a      	str	r2, [r3, #36]	; 0x24

	generalSBGC->_txErrorsCount = 0;
 800852a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800852e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2200      	movs	r2, #0
 8008536:	851a      	strh	r2, [r3, #40]	; 0x28
	generalSBGC->_rxErrorsCount = 0;
 8008538:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800853c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	2200      	movs	r2, #0
 8008544:	855a      	strh	r2, [r3, #42]	; 0x2a

	/* Startup Delay */
	ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 8008546:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800854a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	695b      	ldr	r3, [r3, #20]
 8008552:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8008556:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800855a:	6812      	ldr	r2, [r2, #0]
 800855c:	6812      	ldr	r2, [r2, #0]
 800855e:	4610      	mov	r0, r2
 8008560:	4798      	blx	r3
 8008562:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
	while ((generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime) < SBGC_STARTUP_DELAY);
 8008566:	bf00      	nop
 8008568:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800856c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	695b      	ldr	r3, [r3, #20]
 8008574:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8008578:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 800857c:	6812      	ldr	r2, [r2, #0]
 800857e:	6812      	ldr	r2, [r2, #0]
 8008580:	4610      	mov	r0, r2
 8008582:	4798      	blx	r3
 8008584:	4602      	mov	r2, r0
 8008586:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800858a:	1ad3      	subs	r3, r2, r3
 800858c:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8008590:	4293      	cmp	r3, r2
 8008592:	d9e9      	bls.n	8008568 <SBGC32_DefaultInit+0x10c>

	/* Getting board information */
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_BOARD_INFO);
 8008594:	f107 0310 	add.w	r3, r7, #16
 8008598:	2156      	movs	r1, #86	; 0x56
 800859a:	4618      	mov	r0, r3
 800859c:	f7ff ff4b 	bl	8008436 <InitCmdWrite>
	WriteWord(&cmd, 0);  // cfg = 0
 80085a0:	f107 0310 	add.w	r3, r7, #16
 80085a4:	2100      	movs	r1, #0
 80085a6:	4618      	mov	r0, r3
 80085a8:	f7ff feaf 	bl	800830a <WriteWord>

	if (CheckReceipt(generalSBGC, SBGC32_TX_RX(generalSBGC, &cmd, CMD_BOARD_INFO), "Board Info:") == TX_RX_OK)
 80085ac:	f107 0110 	add.w	r1, r7, #16
 80085b0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80085b4:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80085b8:	2256      	movs	r2, #86	; 0x56
 80085ba:	6818      	ldr	r0, [r3, #0]
 80085bc:	f7ff fd80 	bl	80080c0 <SBGC32_TX_RX>
 80085c0:	4603      	mov	r3, r0
 80085c2:	4619      	mov	r1, r3
 80085c4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80085c8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80085cc:	4a46      	ldr	r2, [pc, #280]	; (80086e8 <SBGC32_DefaultInit+0x28c>)
 80085ce:	6818      	ldr	r0, [r3, #0]
 80085d0:	f000 fa16 	bl	8008a00 <CheckReceipt>
 80085d4:	4603      	mov	r3, r0
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d119      	bne.n	800860e <SBGC32_DefaultInit+0x1b2>
	{
		generalSBGC->_boardVersion = cmd.payload[0];
 80085da:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80085de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80085e2:	785a      	ldrb	r2, [r3, #1]
 80085e4:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80085e8:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		FromLittleEndian(&generalSBGC->_firmwareVersion, &cmd.payload[1], 2);
 80085f2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80085f6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008600:	f107 0310 	add.w	r3, r7, #16
 8008604:	3302      	adds	r3, #2
 8008606:	2202      	movs	r2, #2
 8008608:	4619      	mov	r1, r3
 800860a:	f7ff fe35 	bl	8008278 <FromLittleEndian>
	}

	#ifdef SBGC_DEBUG_MODE

		PrintMessage(generalSBGC, TEXT_SIZE_(" \n"));
 800860e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008612:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008616:	2202      	movs	r2, #2
 8008618:	4934      	ldr	r1, [pc, #208]	; (80086ec <SBGC32_DefaultInit+0x290>)
 800861a:	6818      	ldr	r0, [r3, #0]
 800861c:	f000 fb06 	bl	8008c2c <PrintMessage>
		PrintMessage(generalSBGC, TEXT_SIZE_("******************************\n"));
 8008620:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008624:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008628:	221f      	movs	r2, #31
 800862a:	4931      	ldr	r1, [pc, #196]	; (80086f0 <SBGC32_DefaultInit+0x294>)
 800862c:	6818      	ldr	r0, [r3, #0]
 800862e:	f000 fafd 	bl	8008c2c <PrintMessage>

		if (generalSBGC->_ParserCurrentStatus == TX_RX_OK)
 8008632:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008636:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8008640:	2b00      	cmp	r3, #0
 8008642:	d132      	bne.n	80086aa <SBGC32_DefaultInit+0x24e>
		{
			PrintMessage(generalSBGC, TEXT_SIZE_("The system is ready to go!\n"));
 8008644:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008648:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800864c:	221b      	movs	r2, #27
 800864e:	4929      	ldr	r1, [pc, #164]	; (80086f4 <SBGC32_DefaultInit+0x298>)
 8008650:	6818      	ldr	r0, [r3, #0]
 8008652:	f000 faeb 	bl	8008c2c <PrintMessage>
			PrintStructElement(generalSBGC, &generalSBGC->_boardVersion, "Board Version: ", _UNSIGNED_CHAR_);
 8008656:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800865a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f103 012f 	add.w	r1, r3, #47	; 0x2f
 8008664:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008668:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 800866c:	2301      	movs	r3, #1
 800866e:	4a22      	ldr	r2, [pc, #136]	; (80086f8 <SBGC32_DefaultInit+0x29c>)
 8008670:	6800      	ldr	r0, [r0, #0]
 8008672:	f000 faed 	bl	8008c50 <PrintStructElement>
			PrintStructElement(generalSBGC, &generalSBGC->_firmwareVersion, "Firmware Version: ", _UNSIGNED_SHORT_);
 8008676:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800867a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008684:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008688:	f5a3 7086 	sub.w	r0, r3, #268	; 0x10c
 800868c:	2303      	movs	r3, #3
 800868e:	4a1b      	ldr	r2, [pc, #108]	; (80086fc <SBGC32_DefaultInit+0x2a0>)
 8008690:	6800      	ldr	r0, [r0, #0]
 8008692:	f000 fadd 	bl	8008c50 <PrintStructElement>
			PrintMessage(generalSBGC, TEXT_SIZE_("******************************\n\r"));
 8008696:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800869a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800869e:	2220      	movs	r2, #32
 80086a0:	4917      	ldr	r1, [pc, #92]	; (8008700 <SBGC32_DefaultInit+0x2a4>)
 80086a2:	6818      	ldr	r0, [r3, #0]
 80086a4:	f000 fac2 	bl	8008c2c <PrintMessage>
 80086a8:	e011      	b.n	80086ce <SBGC32_DefaultInit+0x272>
		}

		else
		{
			PrintMessage(generalSBGC, TEXT_SIZE_("Communication Error!\n"));
 80086aa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80086ae:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80086b2:	2215      	movs	r2, #21
 80086b4:	4913      	ldr	r1, [pc, #76]	; (8008704 <SBGC32_DefaultInit+0x2a8>)
 80086b6:	6818      	ldr	r0, [r3, #0]
 80086b8:	f000 fab8 	bl	8008c2c <PrintMessage>
			PrintMessage(generalSBGC, TEXT_SIZE_("******************************\n\r"));
 80086bc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80086c0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80086c4:	2220      	movs	r2, #32
 80086c6:	490e      	ldr	r1, [pc, #56]	; (8008700 <SBGC32_DefaultInit+0x2a4>)
 80086c8:	6818      	ldr	r0, [r3, #0]
 80086ca:	f000 faaf 	bl	8008c2c <PrintMessage>
		}

	#endif

	return generalSBGC->_ParserCurrentStatus;
 80086ce:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80086d2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 80086dc:	4618      	mov	r0, r3
 80086de:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80086e2:	46bd      	mov	sp, r7
 80086e4:	bd90      	pop	{r4, r7, pc}
 80086e6:	bf00      	nop
 80086e8:	0800da40 	.word	0x0800da40
 80086ec:	0800da4c 	.word	0x0800da4c
 80086f0:	0800da50 	.word	0x0800da50
 80086f4:	0800da70 	.word	0x0800da70
 80086f8:	0800da8c 	.word	0x0800da8c
 80086fc:	0800da9c 	.word	0x0800da9c
 8008700:	0800dab0 	.word	0x0800dab0
 8008704:	0800dad4 	.word	0x0800dad4

08008708 <SBGC32_CheckConfirmation>:
 *	@param	cmdID - identifier of the SerialCommand being confirmed
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_CheckConfirmation (GeneralSBGC_t *generalSBGC, ConfirmationState_t *confirmationState, SBGC_Commands_t cmdID)
{
 8008708:	b590      	push	{r4, r7, lr}
 800870a:	b0cf      	sub	sp, #316	; 0x13c
 800870c:	af00      	add	r7, sp, #0
 800870e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008712:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008716:	6018      	str	r0, [r3, #0]
 8008718:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800871c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008720:	6019      	str	r1, [r3, #0]
 8008722:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008726:	f2a3 1331 	subw	r3, r3, #305	; 0x131
 800872a:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	ui32 currentTime = generalSBGC->GetTimeFunc(generalSBGC->Drv);
 800872c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008730:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	695b      	ldr	r3, [r3, #20]
 8008738:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800873c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008740:	6812      	ldr	r2, [r2, #0]
 8008742:	6812      	ldr	r2, [r2, #0]
 8008744:	4610      	mov	r0, r2
 8008746:	4798      	blx	r3
 8008748:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
		char debugStr [30];
	#endif

	while (1)
	{
		TxRxStatus_t lastParserStatus = SBGC32_RX(generalSBGC, &cmd, generalSBGC->txrxTimeout);
 800874c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008750:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008758:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800875c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008760:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008764:	6818      	ldr	r0, [r3, #0]
 8008766:	f7ff fb56 	bl	8007e16 <SBGC32_RX>
 800876a:	4603      	mov	r3, r0
 800876c:	f887 3133 	strb.w	r3, [r7, #307]	; 0x133

		if (lastParserStatus == TX_RX_OK &&
 8008770:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 8008774:	2b00      	cmp	r3, #0
 8008776:	f040 80a2 	bne.w	80088be <SBGC32_CheckConfirmation+0x1b6>
			((cmd.commandID == CMD_CONFIRM && cmdID == cmd.payload[0]) ||
 800877a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800877e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008782:	781b      	ldrb	r3, [r3, #0]
		if (lastParserStatus == TX_RX_OK &&
 8008784:	2b43      	cmp	r3, #67	; 0x43
 8008786:	d10b      	bne.n	80087a0 <SBGC32_CheckConfirmation+0x98>
			((cmd.commandID == CMD_CONFIRM && cmdID == cmd.payload[0]) ||
 8008788:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800878c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008790:	785b      	ldrb	r3, [r3, #1]
 8008792:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8008796:	f2a2 1231 	subw	r2, r2, #305	; 0x131
 800879a:	7812      	ldrb	r2, [r2, #0]
 800879c:	429a      	cmp	r2, r3
 800879e:	d007      	beq.n	80087b0 <SBGC32_CheckConfirmation+0xa8>
			(cmd.commandID == CMD_RESET)))
 80087a0:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80087a4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087a8:	781b      	ldrb	r3, [r3, #0]
			((cmd.commandID == CMD_CONFIRM && cmdID == cmd.payload[0]) ||
 80087aa:	2b72      	cmp	r3, #114	; 0x72
 80087ac:	f040 8087 	bne.w	80088be <SBGC32_CheckConfirmation+0x1b6>
		{
			confirmationState->cmdID = ReadByte(&cmd);
 80087b0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7ff fd92 	bl	80082de <ReadByte>
 80087ba:	4603      	mov	r3, r0
 80087bc:	461a      	mov	r2, r3
 80087be:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80087c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	701a      	strb	r2, [r3, #0]

			if (cmd.payloadSize == 2)
 80087ca:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80087ce:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80087d2:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d10e      	bne.n	80087f8 <SBGC32_CheckConfirmation+0xf0>
				confirmationState->cmdData = ReadByte(&cmd);
 80087da:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80087de:	4618      	mov	r0, r3
 80087e0:	f7ff fd7d 	bl	80082de <ReadByte>
 80087e4:	4603      	mov	r3, r0
 80087e6:	b29a      	uxth	r2, r3
 80087e8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80087ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f8a3 2001 	strh.w	r2, [r3, #1]
 80087f6:	e015      	b.n	8008824 <SBGC32_CheckConfirmation+0x11c>
			else if (cmd.payloadSize == 3)
 80087f8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80087fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8008800:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8008804:	2b03      	cmp	r3, #3
 8008806:	d10d      	bne.n	8008824 <SBGC32_CheckConfirmation+0x11c>
				confirmationState->cmdData = ReadWord(&cmd);
 8008808:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800880c:	4618      	mov	r0, r3
 800880e:	f7ff fd9f 	bl	8008350 <ReadWord>
 8008812:	4603      	mov	r3, r0
 8008814:	461a      	mov	r2, r3
 8008816:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800881a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f8a3 2001 	strh.w	r2, [r3, #1]

			#ifdef SBGC_DEBUG_MODE
				/* - - - - - - - User Confirm Handler - - - - - - - - */
				if (cmd.payloadSize <= 1)
 8008824:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008828:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800882c:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 8008830:	2b01      	cmp	r3, #1
 8008832:	d80d      	bhi.n	8008850 <SBGC32_CheckConfirmation+0x148>
					sprintf(debugStr, "CMD_CONFIRM #%d\n", confirmationState->cmdID);
 8008834:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008838:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	781b      	ldrb	r3, [r3, #0]
 8008840:	461a      	mov	r2, r3
 8008842:	f107 0310 	add.w	r3, r7, #16
 8008846:	496a      	ldr	r1, [pc, #424]	; (80089f0 <SBGC32_CheckConfirmation+0x2e8>)
 8008848:	4618      	mov	r0, r3
 800884a:	f001 fc03 	bl	800a054 <siprintf>
 800884e:	e013      	b.n	8008878 <SBGC32_CheckConfirmation+0x170>
				else
					sprintf(debugStr, "CMD_CONFIRM #%d (%u)\n", confirmationState->cmdID, confirmationState->cmdData);
 8008850:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008854:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	781b      	ldrb	r3, [r3, #0]
 800885c:	461a      	mov	r2, r3
 800885e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008862:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800886c:	b29b      	uxth	r3, r3
 800886e:	f107 0010 	add.w	r0, r7, #16
 8008872:	4960      	ldr	r1, [pc, #384]	; (80089f4 <SBGC32_CheckConfirmation+0x2ec>)
 8008874:	f001 fbee 	bl	800a054 <siprintf>

				generalSBGC->TxDebugFunc(debugStr, strlen(debugStr));
 8008878:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800887c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	691c      	ldr	r4, [r3, #16]
 8008884:	f107 0310 	add.w	r3, r7, #16
 8008888:	4618      	mov	r0, r3
 800888a:	f7f7 fcd9 	bl	8000240 <strlen>
 800888e:	4603      	mov	r3, r0
 8008890:	b29a      	uxth	r2, r3
 8008892:	f107 0310 	add.w	r3, r7, #16
 8008896:	4611      	mov	r1, r2
 8008898:	4618      	mov	r0, r3
 800889a:	47a0      	blx	r4
				/*  - - - - - - - - - - - - - - - - - - - - - - - - - */
			#endif

			generalSBGC->_ParserCurrentStatus = lastParserStatus;
 800889c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80088a0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 80088aa:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			return generalSBGC->_ParserCurrentStatus;
 80088ae:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80088b2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 80088bc:	e093      	b.n	80089e6 <SBGC32_CheckConfirmation+0x2de>
		}

		else if (lastParserStatus == TX_RX_OK && (cmd.commandID == CMD_ERROR))
 80088be:	f897 3133 	ldrb.w	r3, [r7, #307]	; 0x133
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d15c      	bne.n	8008980 <SBGC32_CheckConfirmation+0x278>
 80088c6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80088ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088ce:	781b      	ldrb	r3, [r3, #0]
 80088d0:	2bff      	cmp	r3, #255	; 0xff
 80088d2:	d155      	bne.n	8008980 <SBGC32_CheckConfirmation+0x278>
		{
			confirmationState->errCode = ReadByte(&cmd);
 80088d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80088d8:	4618      	mov	r0, r3
 80088da:	f7ff fd00 	bl	80082de <ReadByte>
 80088de:	4603      	mov	r3, r0
 80088e0:	461a      	mov	r2, r3
 80088e2:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80088e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	70da      	strb	r2, [r3, #3]

			if (cmd.payloadSize > 1)
 80088ee:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80088f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80088f6:	f893 3101 	ldrb.w	r3, [r3, #257]	; 0x101
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d90b      	bls.n	8008916 <SBGC32_CheckConfirmation+0x20e>
				ReadBuff(&cmd, &confirmationState->errData, 4, PM_DEFAULT_8BIT);
 80088fe:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008902:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	1d19      	adds	r1, r3, #4
 800890a:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800890e:	2300      	movs	r3, #0
 8008910:	2204      	movs	r2, #4
 8008912:	f7ff fc56 	bl	80081c2 <ReadBuff>

			#ifdef SBGC_DEBUG_MODE
				/* - - - - - - - - User Error Handler - - - - - - - - */
				sprintf(debugStr, "CMD_ERROR: #%d (%s)\n", confirmationState->errCode, confirmationState->errData);
 8008916:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800891a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	78db      	ldrb	r3, [r3, #3]
 8008922:	461a      	mov	r2, r3
 8008924:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008928:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	3304      	adds	r3, #4
 8008930:	f107 0010 	add.w	r0, r7, #16
 8008934:	4930      	ldr	r1, [pc, #192]	; (80089f8 <SBGC32_CheckConfirmation+0x2f0>)
 8008936:	f001 fb8d 	bl	800a054 <siprintf>
				generalSBGC->TxDebugFunc(debugStr, strlen(debugStr));
 800893a:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800893e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	691c      	ldr	r4, [r3, #16]
 8008946:	f107 0310 	add.w	r3, r7, #16
 800894a:	4618      	mov	r0, r3
 800894c:	f7f7 fc78 	bl	8000240 <strlen>
 8008950:	4603      	mov	r3, r0
 8008952:	b29a      	uxth	r2, r3
 8008954:	f107 0310 	add.w	r3, r7, #16
 8008958:	4611      	mov	r1, r2
 800895a:	4618      	mov	r0, r3
 800895c:	47a0      	blx	r4
				/*  - - - - - - - - - - - - - - - - - - - - - - - - - */
			#endif

			generalSBGC->_ParserCurrentStatus = lastParserStatus;
 800895e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008962:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f897 2133 	ldrb.w	r2, [r7, #307]	; 0x133
 800896c:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			return generalSBGC->_ParserCurrentStatus;
 8008970:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008974:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800897e:	e032      	b.n	80089e6 <SBGC32_CheckConfirmation+0x2de>
		}

		if (generalSBGC->GetTimeFunc(generalSBGC->Drv) - currentTime >= generalSBGC->txrxTimeout)
 8008980:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8008984:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	695b      	ldr	r3, [r3, #20]
 800898c:	f507 729c 	add.w	r2, r7, #312	; 0x138
 8008990:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8008994:	6812      	ldr	r2, [r2, #0]
 8008996:	6812      	ldr	r2, [r2, #0]
 8008998:	4610      	mov	r0, r2
 800899a:	4798      	blx	r3
 800899c:	4602      	mov	r2, r0
 800899e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80089a2:	1ad2      	subs	r2, r2, r3
 80089a4:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80089a8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b0:	429a      	cmp	r2, r3
 80089b2:	f4ff aecb 	bcc.w	800874c <SBGC32_CheckConfirmation+0x44>
		{
			#ifdef SBGC_DEBUG_MODE
				/*  - - - - - - User Wait-Error Handler - - - - - - - */
				PrintMessage(generalSBGC, TEXT_SIZE_("CONFIRM_TIMEOUT_ERROR!\n"));
 80089b6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80089ba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089be:	2217      	movs	r2, #23
 80089c0:	490e      	ldr	r1, [pc, #56]	; (80089fc <SBGC32_CheckConfirmation+0x2f4>)
 80089c2:	6818      	ldr	r0, [r3, #0]
 80089c4:	f000 f932 	bl	8008c2c <PrintMessage>
				/*  - - - - - - - - - - - - - - - - - - - - - - - - - */
			#endif

			generalSBGC->_ParserCurrentStatus = RX_TIMEOUT_ERROR;
 80089c8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80089cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	2208      	movs	r2, #8
 80089d4:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
			return generalSBGC->_ParserCurrentStatus;
 80089d8:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80089dc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
		}
	}
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd90      	pop	{r4, r7, pc}
 80089f0:	0800daec 	.word	0x0800daec
 80089f4:	0800db00 	.word	0x0800db00
 80089f8:	0800db18 	.word	0x0800db18
 80089fc:	0800db30 	.word	0x0800db30

08008a00 <CheckReceipt>:
 *	@param 	*message - debug info string
 *
 *	@return Communication status
 */
TxRxStatus_t CheckReceipt (GeneralSBGC_t *generalSBGC, TxRxStatus_t receiveStatus, char *message)
{
 8008a00:	b590      	push	{r4, r7, lr}
 8008a02:	b095      	sub	sp, #84	; 0x54
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	460b      	mov	r3, r1
 8008a0a:	607a      	str	r2, [r7, #4]
 8008a0c:	72fb      	strb	r3, [r7, #11]
	generalSBGC->_ParserCurrentStatus = receiveStatus;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	7afa      	ldrb	r2, [r7, #11]
 8008a12:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

	if (generalSBGC->_ParserCurrentStatus != TX_RX_OK)
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d005      	beq.n	8008a2c <CheckReceipt+0x2c>
		generalSBGC->_rxErrorsCount++;
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a24:	3301      	adds	r3, #1
 8008a26:	b29a      	uxth	r2, r3
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	855a      	strh	r2, [r3, #42]	; 0x2a

	#ifdef SBGC_DEBUG_MODE

		char totalStr [60];
		ui8 pos = 0;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

		if (generalSBGC->_ParserCurrentStatus != TX_RX_OK)
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d044      	beq.n	8008ac6 <CheckReceipt+0xc6>
		{
			/* - - - - - - - - User RX Errors Handler - - - - - - - - */
			memcpy(totalStr, TEXT_SIZE_(message));
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f7f7 fbff 	bl	8000240 <strlen>
 8008a42:	4602      	mov	r2, r0
 8008a44:	f107 0310 	add.w	r3, r7, #16
 8008a48:	6879      	ldr	r1, [r7, #4]
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	f000 fbae 	bl	80091ac <memcpy>
			pos += strlen(message);
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f7f7 fbf5 	bl	8000240 <strlen>
 8008a56:	4603      	mov	r3, r0
 8008a58:	b2da      	uxtb	r2, r3
 8008a5a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008a5e:	4413      	add	r3, r2
 8008a60:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			memcpy(&totalStr[pos], TEXT_SIZE_(" Receive Error: "));
 8008a64:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008a68:	f107 0210 	add.w	r2, r7, #16
 8008a6c:	4413      	add	r3, r2
 8008a6e:	2210      	movs	r2, #16
 8008a70:	4938      	ldr	r1, [pc, #224]	; (8008b54 <CheckReceipt+0x154>)
 8008a72:	4618      	mov	r0, r3
 8008a74:	f000 fb9a 	bl	80091ac <memcpy>
			pos += strlen(" Receive Error: ");
 8008a78:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008a7c:	3310      	adds	r3, #16
 8008a7e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			pos += ConvertErrorToString(generalSBGC->_ParserCurrentStatus, &totalStr[pos]);
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	f893 002e 	ldrb.w	r0, [r3, #46]	; 0x2e
 8008a88:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008a8c:	f107 0210 	add.w	r2, r7, #16
 8008a90:	4413      	add	r3, r2
 8008a92:	4619      	mov	r1, r3
 8008a94:	f000 f97a 	bl	8008d8c <ConvertErrorToString>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008aa0:	4413      	add	r3, r2
 8008aa2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			totalStr[pos] = '\n';
 8008aa6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008aaa:	3350      	adds	r3, #80	; 0x50
 8008aac:	443b      	add	r3, r7
 8008aae:	220a      	movs	r2, #10
 8008ab0:	f803 2c40 	strb.w	r2, [r3, #-64]
			totalStr[pos + 1] = '\0';
 8008ab4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008ab8:	3301      	adds	r3, #1
 8008aba:	3350      	adds	r3, #80	; 0x50
 8008abc:	443b      	add	r3, r7
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f803 2c40 	strb.w	r2, [r3, #-64]
 8008ac4:	e031      	b.n	8008b2a <CheckReceipt+0x12a>
		}

		else
		{
			/*  - - - - - - - User RX Success Handler - - - - - - - - */
			memcpy(totalStr, TEXT_SIZE_(message));
 8008ac6:	6878      	ldr	r0, [r7, #4]
 8008ac8:	f7f7 fbba 	bl	8000240 <strlen>
 8008acc:	4602      	mov	r2, r0
 8008ace:	f107 0310 	add.w	r3, r7, #16
 8008ad2:	6879      	ldr	r1, [r7, #4]
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f000 fb69 	bl	80091ac <memcpy>
			pos += strlen(message);
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7f7 fbb0 	bl	8000240 <strlen>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	b2da      	uxtb	r2, r3
 8008ae4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008ae8:	4413      	add	r3, r2
 8008aea:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			memcpy(&totalStr[pos], TEXT_SIZE_(" Receive OK!"));
 8008aee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008af2:	f107 0210 	add.w	r2, r7, #16
 8008af6:	4413      	add	r3, r2
 8008af8:	220c      	movs	r2, #12
 8008afa:	4917      	ldr	r1, [pc, #92]	; (8008b58 <CheckReceipt+0x158>)
 8008afc:	4618      	mov	r0, r3
 8008afe:	f000 fb55 	bl	80091ac <memcpy>
			pos += strlen(" Receive OK!");
 8008b02:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008b06:	330c      	adds	r3, #12
 8008b08:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			totalStr[pos] = '\n';
 8008b0c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008b10:	3350      	adds	r3, #80	; 0x50
 8008b12:	443b      	add	r3, r7
 8008b14:	220a      	movs	r2, #10
 8008b16:	f803 2c40 	strb.w	r2, [r3, #-64]
			totalStr[pos + 1] = '\0';
 8008b1a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8008b1e:	3301      	adds	r3, #1
 8008b20:	3350      	adds	r3, #80	; 0x50
 8008b22:	443b      	add	r3, r7
 8008b24:	2200      	movs	r2, #0
 8008b26:	f803 2c40 	strb.w	r2, [r3, #-64]
			/*  - - - - - - - - - - - - - - - - - - - - - - - - - - - */
		}

		generalSBGC->TxDebugFunc(TEXT_SIZE_(totalStr));
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	691c      	ldr	r4, [r3, #16]
 8008b2e:	f107 0310 	add.w	r3, r7, #16
 8008b32:	4618      	mov	r0, r3
 8008b34:	f7f7 fb84 	bl	8000240 <strlen>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	b29a      	uxth	r2, r3
 8008b3c:	f107 0310 	add.w	r3, r7, #16
 8008b40:	4611      	mov	r1, r2
 8008b42:	4618      	mov	r0, r3
 8008b44:	47a0      	blx	r4

	#endif

	return generalSBGC->_ParserCurrentStatus;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3754      	adds	r7, #84	; 0x54
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd90      	pop	{r4, r7, pc}
 8008b54:	0800db48 	.word	0x0800db48
 8008b58:	0800db5c 	.word	0x0800db5c

08008b5c <Modulo256_Calculate>:
 *	@param	length - size of data buffer
 *
 *	@return	Calculated checksum
 */
ui8 Modulo256_Calculate (ui8 *data, ui16 length)
{
 8008b5c:	b480      	push	{r7}
 8008b5e:	b085      	sub	sp, #20
 8008b60:	af00      	add	r7, sp, #0
 8008b62:	6078      	str	r0, [r7, #4]
 8008b64:	460b      	mov	r3, r1
 8008b66:	807b      	strh	r3, [r7, #2]
    i32 totalSum = 0;
 8008b68:	2300      	movs	r3, #0
 8008b6a:	60fb      	str	r3, [r7, #12]

    ui16 count = 0;
 8008b6c:	2300      	movs	r3, #0
 8008b6e:	817b      	strh	r3, [r7, #10]
    while (count < length)
 8008b70:	e00a      	b.n	8008b88 <Modulo256_Calculate+0x2c>
        totalSum += data[count++];
 8008b72:	897b      	ldrh	r3, [r7, #10]
 8008b74:	1c5a      	adds	r2, r3, #1
 8008b76:	817a      	strh	r2, [r7, #10]
 8008b78:	461a      	mov	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4413      	add	r3, r2
 8008b7e:	781b      	ldrb	r3, [r3, #0]
 8008b80:	461a      	mov	r2, r3
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	4413      	add	r3, r2
 8008b86:	60fb      	str	r3, [r7, #12]
    while (count < length)
 8008b88:	897a      	ldrh	r2, [r7, #10]
 8008b8a:	887b      	ldrh	r3, [r7, #2]
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d3f0      	bcc.n	8008b72 <Modulo256_Calculate+0x16>

    return totalSum % 256;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	425a      	negs	r2, r3
 8008b94:	b2db      	uxtb	r3, r3
 8008b96:	b2d2      	uxtb	r2, r2
 8008b98:	bf58      	it	pl
 8008b9a:	4253      	negpl	r3, r2
 8008b9c:	b2db      	uxtb	r3, r3
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr

08008baa <CRC16_Calculate>:
 *	@param	length - size of data buffer
 *
 *	@return	Calculated checksum
 */
ui16 CRC16_Calculate (ui8 *data, ui16 length)
{
 8008baa:	b480      	push	{r7}
 8008bac:	b087      	sub	sp, #28
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	6078      	str	r0, [r7, #4]
 8008bb2:	460b      	mov	r3, r1
 8008bb4:	807b      	strh	r3, [r7, #2]
    ui16 CRC_Register = 0;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	82fb      	strh	r3, [r7, #22]
    ui16 polynom = 0x8005;
 8008bba:	f248 0305 	movw	r3, #32773	; 0x8005
 8008bbe:	823b      	strh	r3, [r7, #16]
    ui8  shiftRegister,
    	 dataBit,
		 CRC_Bit;

    for (ui16 i = 0; i < length; i++)
 8008bc0:	2300      	movs	r3, #0
 8008bc2:	827b      	strh	r3, [r7, #18]
 8008bc4:	e027      	b.n	8008c16 <CRC16_Calculate+0x6c>
    {
        for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	757b      	strb	r3, [r7, #21]
 8008bca:	e01e      	b.n	8008c0a <CRC16_Calculate+0x60>
        {
        	dataBit = (data[i] & shiftRegister) ? 1 : 0;
 8008bcc:	8a7b      	ldrh	r3, [r7, #18]
 8008bce:	687a      	ldr	r2, [r7, #4]
 8008bd0:	4413      	add	r3, r2
 8008bd2:	781a      	ldrb	r2, [r3, #0]
 8008bd4:	7d7b      	ldrb	r3, [r7, #21]
 8008bd6:	4013      	ands	r3, r2
 8008bd8:	b2db      	uxtb	r3, r3
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	bf14      	ite	ne
 8008bde:	2301      	movne	r3, #1
 8008be0:	2300      	moveq	r3, #0
 8008be2:	b2db      	uxtb	r3, r3
 8008be4:	73fb      	strb	r3, [r7, #15]
            CRC_Bit = CRC_Register >> 15;
 8008be6:	8afb      	ldrh	r3, [r7, #22]
 8008be8:	0bdb      	lsrs	r3, r3, #15
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	73bb      	strb	r3, [r7, #14]
            CRC_Register <<= 1;
 8008bee:	8afb      	ldrh	r3, [r7, #22]
 8008bf0:	005b      	lsls	r3, r3, #1
 8008bf2:	82fb      	strh	r3, [r7, #22]

            if (dataBit != CRC_Bit)
 8008bf4:	7bfa      	ldrb	r2, [r7, #15]
 8008bf6:	7bbb      	ldrb	r3, [r7, #14]
 8008bf8:	429a      	cmp	r2, r3
 8008bfa:	d003      	beq.n	8008c04 <CRC16_Calculate+0x5a>
            	CRC_Register ^= polynom;
 8008bfc:	8afa      	ldrh	r2, [r7, #22]
 8008bfe:	8a3b      	ldrh	r3, [r7, #16]
 8008c00:	4053      	eors	r3, r2
 8008c02:	82fb      	strh	r3, [r7, #22]
        for (shiftRegister = 1; shiftRegister > 0; shiftRegister <<= 1)
 8008c04:	7d7b      	ldrb	r3, [r7, #21]
 8008c06:	005b      	lsls	r3, r3, #1
 8008c08:	757b      	strb	r3, [r7, #21]
 8008c0a:	7d7b      	ldrb	r3, [r7, #21]
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d1dd      	bne.n	8008bcc <CRC16_Calculate+0x22>
    for (ui16 i = 0; i < length; i++)
 8008c10:	8a7b      	ldrh	r3, [r7, #18]
 8008c12:	3301      	adds	r3, #1
 8008c14:	827b      	strh	r3, [r7, #18]
 8008c16:	8a7a      	ldrh	r2, [r7, #18]
 8008c18:	887b      	ldrh	r3, [r7, #2]
 8008c1a:	429a      	cmp	r2, r3
 8008c1c:	d3d3      	bcc.n	8008bc6 <CRC16_Calculate+0x1c>
        }
    }

    return CRC_Register;
 8008c1e:	8afb      	ldrh	r3, [r7, #22]
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	371c      	adds	r7, #28
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <PrintMessage>:
	 *	@param	*generalSBGC - serial connection descriptor
	 *	@param	*data - printable data
	 *	@param	length - printable data size
	 */
	void PrintMessage (GeneralSBGC_t *generalSBGC, char *data, ui16 length)
	{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	60f8      	str	r0, [r7, #12]
 8008c34:	60b9      	str	r1, [r7, #8]
 8008c36:	4613      	mov	r3, r2
 8008c38:	80fb      	strh	r3, [r7, #6]
		generalSBGC->TxDebugFunc(data, length);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	691b      	ldr	r3, [r3, #16]
 8008c3e:	88fa      	ldrh	r2, [r7, #6]
 8008c40:	4611      	mov	r1, r2
 8008c42:	68b8      	ldr	r0, [r7, #8]
 8008c44:	4798      	blx	r3
	}
 8008c46:	bf00      	nop
 8008c48:	3710      	adds	r7, #16
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}
	...

08008c50 <PrintStructElement>:
	 *	@param	*data - printable variable
	 *	@param	*str - debug info string
	 *	@param	vType - type of variable
	 */
	void PrintStructElement (GeneralSBGC_t *generalSBGC, void *data, char *str, VarTypes_t vType)
	{
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b09a      	sub	sp, #104	; 0x68
 8008c54:	af02      	add	r7, sp, #8
 8008c56:	60f8      	str	r0, [r7, #12]
 8008c58:	60b9      	str	r1, [r7, #8]
 8008c5a:	607a      	str	r2, [r7, #4]
 8008c5c:	70fb      	strb	r3, [r7, #3]
		char debugStr [50];

		switch (vType)
 8008c5e:	78fb      	ldrb	r3, [r7, #3]
 8008c60:	3b01      	subs	r3, #1
 8008c62:	2b06      	cmp	r3, #6
 8008c64:	d86b      	bhi.n	8008d3e <PrintStructElement+0xee>
 8008c66:	a201      	add	r2, pc, #4	; (adr r2, 8008c6c <PrintStructElement+0x1c>)
 8008c68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c6c:	08008c89 	.word	0x08008c89
 8008c70:	08008cd3 	.word	0x08008cd3
 8008c74:	08008ca3 	.word	0x08008ca3
 8008c78:	08008ced 	.word	0x08008ced
 8008c7c:	08008cbd 	.word	0x08008cbd
 8008c80:	08008d07 	.word	0x08008d07
 8008c84:	08008d1d 	.word	0x08008d1d
		{
			case _UNSIGNED_CHAR_ :
			{
				ui8 dataTemp = *(ui8*)data;
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
				sprintf(debugStr, "%s %u\n", str, dataTemp);
 8008c90:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8008c94:	f107 0014 	add.w	r0, r7, #20
 8008c98:	687a      	ldr	r2, [r7, #4]
 8008c9a:	4937      	ldr	r1, [pc, #220]	; (8008d78 <PrintStructElement+0x128>)
 8008c9c:	f001 f9da 	bl	800a054 <siprintf>

				break;
 8008ca0:	e058      	b.n	8008d54 <PrintStructElement+0x104>
			}

			case _UNSIGNED_SHORT_ :
			{
				ui16 dataTemp = *(ui16*)data;
 8008ca2:	68bb      	ldr	r3, [r7, #8]
 8008ca4:	881b      	ldrh	r3, [r3, #0]
 8008ca6:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
				sprintf(debugStr, "%s %u\n", str, dataTemp);
 8008caa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8008cae:	f107 0014 	add.w	r0, r7, #20
 8008cb2:	687a      	ldr	r2, [r7, #4]
 8008cb4:	4930      	ldr	r1, [pc, #192]	; (8008d78 <PrintStructElement+0x128>)
 8008cb6:	f001 f9cd 	bl	800a054 <siprintf>

				break;
 8008cba:	e04b      	b.n	8008d54 <PrintStructElement+0x104>
			}

			case _UNSIGNED_INT_ :
			{
				ui32 dataTemp = *(ui32*)data;
 8008cbc:	68bb      	ldr	r3, [r7, #8]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	657b      	str	r3, [r7, #84]	; 0x54

				#ifdef _L32__
					sprintf(debugStr, "%s %u\n", str, dataTemp);
				#else
					sprintf(debugStr, "%s %lu\n", str, dataTemp);
 8008cc2:	f107 0014 	add.w	r0, r7, #20
 8008cc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	492c      	ldr	r1, [pc, #176]	; (8008d7c <PrintStructElement+0x12c>)
 8008ccc:	f001 f9c2 	bl	800a054 <siprintf>
				#endif

				break;
 8008cd0:	e040      	b.n	8008d54 <PrintStructElement+0x104>
			}

			case _SIGNED_CHAR_ :
			{
				i8 dataTemp = *(i8*)data;
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
				sprintf(debugStr, "%s %i\n", str, dataTemp);
 8008cda:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 8008cde:	f107 0014 	add.w	r0, r7, #20
 8008ce2:	687a      	ldr	r2, [r7, #4]
 8008ce4:	4926      	ldr	r1, [pc, #152]	; (8008d80 <PrintStructElement+0x130>)
 8008ce6:	f001 f9b5 	bl	800a054 <siprintf>

				break;
 8008cea:	e033      	b.n	8008d54 <PrintStructElement+0x104>
			}

			case _SIGNED_SHORT_ :
			{
				i16 dataTemp = *(i16*)data;
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	881b      	ldrh	r3, [r3, #0]
 8008cf0:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
				sprintf(debugStr, "%s %i\n", str, dataTemp);
 8008cf4:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8008cf8:	f107 0014 	add.w	r0, r7, #20
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	4920      	ldr	r1, [pc, #128]	; (8008d80 <PrintStructElement+0x130>)
 8008d00:	f001 f9a8 	bl	800a054 <siprintf>

				break;
 8008d04:	e026      	b.n	8008d54 <PrintStructElement+0x104>
			}

			case _SIGNED_INT_ :
			{
				i32 dataTemp = *(i32*)data;
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	65bb      	str	r3, [r7, #88]	; 0x58

				#ifdef _L32__
					sprintf(debugStr, "%s %i\n", str, dataTemp);
				#else
					sprintf(debugStr, "%s %li\n", str, dataTemp);
 8008d0c:	f107 0014 	add.w	r0, r7, #20
 8008d10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	491b      	ldr	r1, [pc, #108]	; (8008d84 <PrintStructElement+0x134>)
 8008d16:	f001 f99d 	bl	800a054 <siprintf>
				#endif

				break;
 8008d1a:	e01b      	b.n	8008d54 <PrintStructElement+0x104>
			}

			case _FLOAT_ :
			{
				float dataTemp = *(float*)data;
 8008d1c:	68bb      	ldr	r3, [r7, #8]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	65fb      	str	r3, [r7, #92]	; 0x5c
				sprintf(debugStr, "%s %.3f\n", str, dataTemp);  // .3f is default. May be changed
 8008d22:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8008d26:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8008d2a:	f107 0314 	add.w	r3, r7, #20
 8008d2e:	ed8d 7b00 	vstr	d7, [sp]
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	4914      	ldr	r1, [pc, #80]	; (8008d88 <PrintStructElement+0x138>)
 8008d36:	4618      	mov	r0, r3
 8008d38:	f001 f98c 	bl	800a054 <siprintf>

				break;
 8008d3c:	e00a      	b.n	8008d54 <PrintStructElement+0x104>
			}

			default :
			{
				i32 dataTemp = *(i32*)data;
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	64bb      	str	r3, [r7, #72]	; 0x48

				#ifdef _L32__
					sprintf(debugStr, "%s %i\n", str, dataTemp);
				#else
					sprintf(debugStr, "%s %li\n", str, dataTemp);
 8008d44:	f107 0014 	add.w	r0, r7, #20
 8008d48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d4a:	687a      	ldr	r2, [r7, #4]
 8008d4c:	490d      	ldr	r1, [pc, #52]	; (8008d84 <PrintStructElement+0x134>)
 8008d4e:	f001 f981 	bl	800a054 <siprintf>
				#endif

				break;
 8008d52:	bf00      	nop
			}
		}

		PrintMessage(generalSBGC, TEXT_SIZE_(debugStr));
 8008d54:	f107 0314 	add.w	r3, r7, #20
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f7f7 fa71 	bl	8000240 <strlen>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	b29a      	uxth	r2, r3
 8008d62:	f107 0314 	add.w	r3, r7, #20
 8008d66:	4619      	mov	r1, r3
 8008d68:	68f8      	ldr	r0, [r7, #12]
 8008d6a:	f7ff ff5f 	bl	8008c2c <PrintMessage>
	}
 8008d6e:	bf00      	nop
 8008d70:	3760      	adds	r7, #96	; 0x60
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	0800db6c 	.word	0x0800db6c
 8008d7c:	0800db74 	.word	0x0800db74
 8008d80:	0800db7c 	.word	0x0800db7c
 8008d84:	0800db84 	.word	0x0800db84
 8008d88:	0800db8c 	.word	0x0800db8c

08008d8c <ConvertErrorToString>:
	 *	@param	*str - writable buffer
	 *
	 *	@return	Length of a writable string
	 */
	ui8 ConvertErrorToString (TxRxStatus_t txRxStatus, char *str)
	{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b082      	sub	sp, #8
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	4603      	mov	r3, r0
 8008d94:	6039      	str	r1, [r7, #0]
 8008d96:	71fb      	strb	r3, [r7, #7]
		switch (txRxStatus)
 8008d98:	79fb      	ldrb	r3, [r7, #7]
 8008d9a:	2b09      	cmp	r3, #9
 8008d9c:	d85c      	bhi.n	8008e58 <ConvertErrorToString+0xcc>
 8008d9e:	a201      	add	r2, pc, #4	; (adr r2, 8008da4 <ConvertErrorToString+0x18>)
 8008da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da4:	08008dcd 	.word	0x08008dcd
 8008da8:	08008ddb 	.word	0x08008ddb
 8008dac:	08008de9 	.word	0x08008de9
 8008db0:	08008df7 	.word	0x08008df7
 8008db4:	08008e05 	.word	0x08008e05
 8008db8:	08008e13 	.word	0x08008e13
 8008dbc:	08008e21 	.word	0x08008e21
 8008dc0:	08008e2f 	.word	0x08008e2f
 8008dc4:	08008e3d 	.word	0x08008e3d
 8008dc8:	08008e4b 	.word	0x08008e4b
		{
			case TX_RX_OK :
				memcpy(str, TEXT_SIZE_(nameof(TX_RX_OK)));
 8008dcc:	2208      	movs	r2, #8
 8008dce:	4925      	ldr	r1, [pc, #148]	; (8008e64 <ConvertErrorToString+0xd8>)
 8008dd0:	6838      	ldr	r0, [r7, #0]
 8008dd2:	f000 f9eb 	bl	80091ac <memcpy>
				return strlen(nameof(TX_RX_OK));
 8008dd6:	2308      	movs	r3, #8
 8008dd8:	e03f      	b.n	8008e5a <ConvertErrorToString+0xce>

						case TX_BUFFER_OVERFLOW_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(TX_BUFFER_OVERFLOW_ERROR)));
 8008dda:	2218      	movs	r2, #24
 8008ddc:	4922      	ldr	r1, [pc, #136]	; (8008e68 <ConvertErrorToString+0xdc>)
 8008dde:	6838      	ldr	r0, [r7, #0]
 8008de0:	f000 f9e4 	bl	80091ac <memcpy>
							return strlen(nameof(TX_BUFFER_OVERFLOW_ERROR));
 8008de4:	2318      	movs	r3, #24
 8008de6:	e038      	b.n	8008e5a <ConvertErrorToString+0xce>

			case RX_START_PARSE :
				memcpy(str, TEXT_SIZE_(nameof(RX_START_PARSE)));
 8008de8:	220e      	movs	r2, #14
 8008dea:	4920      	ldr	r1, [pc, #128]	; (8008e6c <ConvertErrorToString+0xe0>)
 8008dec:	6838      	ldr	r0, [r7, #0]
 8008dee:	f000 f9dd 	bl	80091ac <memcpy>
				return strlen(nameof(RX_START_PARSE));
 8008df2:	230e      	movs	r3, #14
 8008df4:	e031      	b.n	8008e5a <ConvertErrorToString+0xce>

						case RX_EMPTY_BUFF_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(RX_EMPTY_BUFF_ERROR)));
 8008df6:	2213      	movs	r2, #19
 8008df8:	491d      	ldr	r1, [pc, #116]	; (8008e70 <ConvertErrorToString+0xe4>)
 8008dfa:	6838      	ldr	r0, [r7, #0]
 8008dfc:	f000 f9d6 	bl	80091ac <memcpy>
							return strlen(nameof(RX_EMPTY_BUFF_ERROR));
 8008e00:	2313      	movs	r3, #19
 8008e02:	e02a      	b.n	8008e5a <ConvertErrorToString+0xce>

			case RX_BUFFER_REALTIME_ERROR :
				memcpy(str, TEXT_SIZE_(nameof(RX_BUFFER_REALTIME_ERROR)));
 8008e04:	2218      	movs	r2, #24
 8008e06:	491b      	ldr	r1, [pc, #108]	; (8008e74 <ConvertErrorToString+0xe8>)
 8008e08:	6838      	ldr	r0, [r7, #0]
 8008e0a:	f000 f9cf 	bl	80091ac <memcpy>
				return strlen(nameof(RX_BUFFER_REALTIME_ERROR));
 8008e0e:	2318      	movs	r3, #24
 8008e10:	e023      	b.n	8008e5a <ConvertErrorToString+0xce>

						case RX_HEADER_CHECKSUM_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(RX_HEADER_CHECKSUM_ERROR)));
 8008e12:	2218      	movs	r2, #24
 8008e14:	4918      	ldr	r1, [pc, #96]	; (8008e78 <ConvertErrorToString+0xec>)
 8008e16:	6838      	ldr	r0, [r7, #0]
 8008e18:	f000 f9c8 	bl	80091ac <memcpy>
							return strlen(nameof(RX_HEADER_CHECKSUM_ERROR));
 8008e1c:	2318      	movs	r3, #24
 8008e1e:	e01c      	b.n	8008e5a <ConvertErrorToString+0xce>

			case RX_PAYLOAD_CHECKSUM_ERROR :
				memcpy(str, TEXT_SIZE_(nameof(RX_PAYLOAD_CHECKSUM_ERROR)));
 8008e20:	2219      	movs	r2, #25
 8008e22:	4916      	ldr	r1, [pc, #88]	; (8008e7c <ConvertErrorToString+0xf0>)
 8008e24:	6838      	ldr	r0, [r7, #0]
 8008e26:	f000 f9c1 	bl	80091ac <memcpy>
				return strlen(nameof(RX_PAYLOAD_CHECKSUM_ERROR));
 8008e2a:	2319      	movs	r3, #25
 8008e2c:	e015      	b.n	8008e5a <ConvertErrorToString+0xce>

						case RX_BUFFER_OVERFLOW_ERROR :
							memcpy(str, TEXT_SIZE_(nameof(RX_BUFFER_OVERFLOW_ERROR)));
 8008e2e:	2218      	movs	r2, #24
 8008e30:	4913      	ldr	r1, [pc, #76]	; (8008e80 <ConvertErrorToString+0xf4>)
 8008e32:	6838      	ldr	r0, [r7, #0]
 8008e34:	f000 f9ba 	bl	80091ac <memcpy>
							return strlen(nameof(RX_BUFFER_OVERFLOW_ERROR));
 8008e38:	2318      	movs	r3, #24
 8008e3a:	e00e      	b.n	8008e5a <ConvertErrorToString+0xce>

			case RX_TIMEOUT_ERROR :
				memcpy(str, TEXT_SIZE_(nameof(RX_TIMEOUT_ERROR)));
 8008e3c:	2210      	movs	r2, #16
 8008e3e:	4911      	ldr	r1, [pc, #68]	; (8008e84 <ConvertErrorToString+0xf8>)
 8008e40:	6838      	ldr	r0, [r7, #0]
 8008e42:	f000 f9b3 	bl	80091ac <memcpy>
				return strlen(nameof(RX_TIMEOUT_ERROR));
 8008e46:	2310      	movs	r3, #16
 8008e48:	e007      	b.n	8008e5a <ConvertErrorToString+0xce>

						case NOT_SUPPORTED_BY_FIRMWARE :
							memcpy(str, TEXT_SIZE_(nameof(NOT_SUPPORTED_BY_FIRMWARE)));
 8008e4a:	2219      	movs	r2, #25
 8008e4c:	490e      	ldr	r1, [pc, #56]	; (8008e88 <ConvertErrorToString+0xfc>)
 8008e4e:	6838      	ldr	r0, [r7, #0]
 8008e50:	f000 f9ac 	bl	80091ac <memcpy>
							return strlen(nameof(NOT_SUPPORTED_BY_FIRMWARE));
 8008e54:	2319      	movs	r3, #25
 8008e56:	e000      	b.n	8008e5a <ConvertErrorToString+0xce>
		}

		return 0;
 8008e58:	2300      	movs	r3, #0
	}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3708      	adds	r7, #8
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	bd80      	pop	{r7, pc}
 8008e62:	bf00      	nop
 8008e64:	0800db98 	.word	0x0800db98
 8008e68:	0800dba4 	.word	0x0800dba4
 8008e6c:	0800dbc0 	.word	0x0800dbc0
 8008e70:	0800dbd0 	.word	0x0800dbd0
 8008e74:	0800dbe4 	.word	0x0800dbe4
 8008e78:	0800dc00 	.word	0x0800dc00
 8008e7c:	0800dc1c 	.word	0x0800dc1c
 8008e80:	0800dc38 	.word	0x0800dc38
 8008e84:	0800dc54 	.word	0x0800dc54
 8008e88:	0800dc68 	.word	0x0800dc68

08008e8c <SBGC32_Control>:
 * 	@param 	*control - structure containing gimbal control data
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_Control (GeneralSBGC_t *generalSBGC, const Control_t *control)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b0c4      	sub	sp, #272	; 0x110
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008e96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008e9a:	6018      	str	r0, [r3, #0]
 8008e9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ea0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008ea4:	6019      	str	r1, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_CONTROL);
 8008ea6:	f107 030c 	add.w	r3, r7, #12
 8008eaa:	2143      	movs	r1, #67	; 0x43
 8008eac:	4618      	mov	r0, r3
 8008eae:	f7ff fac2 	bl	8008436 <InitCmdWrite>
	WriteBuff(&cmd, control, sizeof(Control_t), PM_CONTROL);
 8008eb2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008eb6:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8008eba:	f107 000c 	add.w	r0, r7, #12
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	220f      	movs	r2, #15
 8008ec2:	6809      	ldr	r1, [r1, #0]
 8008ec4:	f7ff f949 	bl	800815a <WriteBuff>
	SBGC32_TX(generalSBGC, &cmd);
 8008ec8:	f107 020c 	add.w	r2, r7, #12
 8008ecc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ed0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ed4:	4611      	mov	r1, r2
 8008ed6:	6818      	ldr	r0, [r3, #0]
 8008ed8:	f7fe fe7d 	bl	8007bd6 <SBGC32_TX>
	/** When setting the ControlConfig_t.flags, may send confirmation */
	return generalSBGC->_ParserCurrentStatus;
 8008edc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ee0:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <SBGC32_ControlConfig>:
 *	@param	*confirmationState - confirmation structure
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_ControlConfig (GeneralSBGC_t *generalSBGC, const ControlConfig_t *controlConfig, ConfirmationState_t *confirmationState)
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b0c6      	sub	sp, #280	; 0x118
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008efe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008f02:	6018      	str	r0, [r3, #0]
 8008f04:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f08:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008f0c:	6019      	str	r1, [r3, #0]
 8008f0e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f12:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8008f16:	601a      	str	r2, [r3, #0]
	if (generalSBGC->_firmwareVersion < 2610)
 8008f18:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f1c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8008f24:	f640 2231 	movw	r2, #2609	; 0xa31
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d801      	bhi.n	8008f30 <SBGC32_ControlConfig+0x3c>
		return NOT_SUPPORTED_BY_FIRMWARE;
 8008f2c:	2309      	movs	r3, #9
 8008f2e:	e032      	b.n	8008f96 <SBGC32_ControlConfig+0xa2>

	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_CONTROL_CONFIG);
 8008f30:	f107 0314 	add.w	r3, r7, #20
 8008f34:	215a      	movs	r1, #90	; 0x5a
 8008f36:	4618      	mov	r0, r3
 8008f38:	f7ff fa7d 	bl	8008436 <InitCmdWrite>
	WriteBuff(&cmd, controlConfig, sizeof(ControlConfig_t), PM_CONTROL_CONFIG);
 8008f3c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f40:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8008f44:	f107 0014 	add.w	r0, r7, #20
 8008f48:	2302      	movs	r3, #2
 8008f4a:	2229      	movs	r2, #41	; 0x29
 8008f4c:	6809      	ldr	r1, [r1, #0]
 8008f4e:	f7ff f904 	bl	800815a <WriteBuff>
	SBGC32_TX(generalSBGC, &cmd);
 8008f52:	f107 0214 	add.w	r2, r7, #20
 8008f56:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f5a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008f5e:	4611      	mov	r1, r2
 8008f60:	6818      	ldr	r0, [r3, #0]
 8008f62:	f7fe fe38 	bl	8007bd6 <SBGC32_TX>
	SBGC32_CheckConfirmation(generalSBGC, confirmationState, cmd.commandID);
 8008f66:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f6a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8008f6e:	781a      	ldrb	r2, [r3, #0]
 8008f70:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f74:	f5a3 718a 	sub.w	r1, r3, #276	; 0x114
 8008f78:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f7c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008f80:	6809      	ldr	r1, [r1, #0]
 8008f82:	6818      	ldr	r0, [r3, #0]
 8008f84:	f7ff fbc0 	bl	8008708 <SBGC32_CheckConfirmation>
	return generalSBGC->_ParserCurrentStatus;
 8008f88:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008f8c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8008f96:	4618      	mov	r0, r3
 8008f98:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}

08008fa0 <SBGC32_ReadRealTimeData4>:
 * 	@param 	*realTimeData - structure for storing real-time data
 *
 * 	@return Communication status
 */
TxRxStatus_t SBGC32_ReadRealTimeData4 (GeneralSBGC_t *generalSBGC, RealTimeData_t *realTimeData)
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b0c4      	sub	sp, #272	; 0x110
 8008fa4:	af00      	add	r7, sp, #0
 8008fa6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008faa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008fae:	6018      	str	r0, [r3, #0]
 8008fb0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008fb4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8008fb8:	6019      	str	r1, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_REALTIME_DATA_4);
 8008fba:	f107 030c 	add.w	r3, r7, #12
 8008fbe:	2119      	movs	r1, #25
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	f7ff fa38 	bl	8008436 <InitCmdWrite>

	if (CheckReceipt(generalSBGC, SBGC32_TX_RX(generalSBGC, &cmd, CMD_REALTIME_DATA_4), "Real-Time Data 4:") == TX_RX_OK)
 8008fc6:	f107 010c 	add.w	r1, r7, #12
 8008fca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008fce:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008fd2:	2219      	movs	r2, #25
 8008fd4:	6818      	ldr	r0, [r3, #0]
 8008fd6:	f7ff f873 	bl	80080c0 <SBGC32_TX_RX>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	4619      	mov	r1, r3
 8008fde:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008fe2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8008fe6:	4a0f      	ldr	r2, [pc, #60]	; (8009024 <SBGC32_ReadRealTimeData4+0x84>)
 8008fe8:	6818      	ldr	r0, [r3, #0]
 8008fea:	f7ff fd09 	bl	8008a00 <CheckReceipt>
 8008fee:	4603      	mov	r3, r0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d10a      	bne.n	800900a <SBGC32_ReadRealTimeData4+0x6a>
		ReadBuff(&cmd, realTimeData, sizeof(RealTimeData_t), PM_REALTIME_DATA_4);
 8008ff4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008ff8:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8008ffc:	f107 000c 	add.w	r0, r7, #12
 8009000:	2309      	movs	r3, #9
 8009002:	227c      	movs	r2, #124	; 0x7c
 8009004:	6809      	ldr	r1, [r1, #0]
 8009006:	f7ff f8dc 	bl	80081c2 <ReadBuff>

	return generalSBGC->_ParserCurrentStatus;
 800900a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800900e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 8009018:	4618      	mov	r0, r3
 800901a:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	0800dcb0 	.word	0x0800dcb0

08009028 <SBGC32_GetAnglesExt>:
 * 			angles state in different format
 *
 * 	@return Communication status
 */
TxRxStatus_t SBGC32_GetAnglesExt (GeneralSBGC_t *generalSBGC, GetAnglesExt_t *getAnglesExt)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b0c4      	sub	sp, #272	; 0x110
 800902c:	af00      	add	r7, sp, #0
 800902e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009032:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009036:	6018      	str	r0, [r3, #0]
 8009038:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800903c:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8009040:	6019      	str	r1, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_GET_ANGLES_EXT);
 8009042:	f107 030c 	add.w	r3, r7, #12
 8009046:	213d      	movs	r1, #61	; 0x3d
 8009048:	4618      	mov	r0, r3
 800904a:	f7ff f9f4 	bl	8008436 <InitCmdWrite>

	if (CheckReceipt(generalSBGC, SBGC32_TX_RX(generalSBGC, &cmd, CMD_GET_ANGLES_EXT), "Angles Ext:") == TX_RX_OK)
 800904e:	f107 010c 	add.w	r1, r7, #12
 8009052:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009056:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800905a:	223d      	movs	r2, #61	; 0x3d
 800905c:	6818      	ldr	r0, [r3, #0]
 800905e:	f7ff f82f 	bl	80080c0 <SBGC32_TX_RX>
 8009062:	4603      	mov	r3, r0
 8009064:	4619      	mov	r1, r3
 8009066:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800906a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800906e:	4a0f      	ldr	r2, [pc, #60]	; (80090ac <SBGC32_GetAnglesExt+0x84>)
 8009070:	6818      	ldr	r0, [r3, #0]
 8009072:	f7ff fcc5 	bl	8008a00 <CheckReceipt>
 8009076:	4603      	mov	r3, r0
 8009078:	2b00      	cmp	r3, #0
 800907a:	d10a      	bne.n	8009092 <SBGC32_GetAnglesExt+0x6a>
		ReadBuff(&cmd, getAnglesExt, sizeof(GetAnglesExt_t), PM_GET_ANGLES_EXT);
 800907c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009080:	f5a3 7188 	sub.w	r1, r3, #272	; 0x110
 8009084:	f107 000c 	add.w	r0, r7, #12
 8009088:	230b      	movs	r3, #11
 800908a:	2236      	movs	r2, #54	; 0x36
 800908c:	6809      	ldr	r1, [r1, #0]
 800908e:	f7ff f898 	bl	80081c2 <ReadBuff>

	return generalSBGC->_ParserCurrentStatus;
 8009092:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8009096:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80090a6:	46bd      	mov	sp, r7
 80090a8:	bd80      	pop	{r7, pc}
 80090aa:	bf00      	nop
 80090ac:	0800dccc 	.word	0x0800dccc

080090b0 <SBGC32_ExecuteMenu>:
 *	@param	*confirmationState - confirmation structure
 *
 *	@return Communication status
 */
TxRxStatus_t SBGC32_ExecuteMenu (GeneralSBGC_t *generalSBGC, MenuCommands_t cmdID, ConfirmationState_t *confirmationState)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b0c6      	sub	sp, #280	; 0x118
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80090ba:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80090be:	6018      	str	r0, [r3, #0]
 80090c0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80090c4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80090c8:	601a      	str	r2, [r3, #0]
 80090ca:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80090ce:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 80090d2:	460a      	mov	r2, r1
 80090d4:	701a      	strb	r2, [r3, #0]
	SerialCommand_t cmd;
	InitCmdWrite(&cmd, CMD_EXECUTE_MENU);
 80090d6:	f107 0314 	add.w	r3, r7, #20
 80090da:	2145      	movs	r1, #69	; 0x45
 80090dc:	4618      	mov	r0, r3
 80090de:	f7ff f9aa 	bl	8008436 <InitCmdWrite>
	WriteByte(&cmd, cmdID);
 80090e2:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80090e6:	f2a3 130d 	subw	r3, r3, #269	; 0x10d
 80090ea:	781a      	ldrb	r2, [r3, #0]
 80090ec:	f107 0314 	add.w	r3, r7, #20
 80090f0:	4611      	mov	r1, r2
 80090f2:	4618      	mov	r0, r3
 80090f4:	f7ff f8da 	bl	80082ac <WriteByte>
	SBGC32_TX(generalSBGC, &cmd);
 80090f8:	f107 0214 	add.w	r2, r7, #20
 80090fc:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009100:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009104:	4611      	mov	r1, r2
 8009106:	6818      	ldr	r0, [r3, #0]
 8009108:	f7fe fd65 	bl	8007bd6 <SBGC32_TX>
	SBGC32_CheckConfirmation(generalSBGC, confirmationState, cmd.commandID);
 800910c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009110:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8009114:	781a      	ldrb	r2, [r3, #0]
 8009116:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800911a:	f5a3 718a 	sub.w	r1, r3, #276	; 0x114
 800911e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009122:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009126:	6809      	ldr	r1, [r1, #0]
 8009128:	6818      	ldr	r0, [r3, #0]
 800912a:	f7ff faed 	bl	8008708 <SBGC32_CheckConfirmation>
	return generalSBGC->_ParserCurrentStatus;
 800912e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8009132:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
}
 800913c:	4618      	mov	r0, r3
 800913e:	f507 778c 	add.w	r7, r7, #280	; 0x118
 8009142:	46bd      	mov	sp, r7
 8009144:	bd80      	pop	{r7, pc}
	...

08009148 <__errno>:
 8009148:	4b01      	ldr	r3, [pc, #4]	; (8009150 <__errno+0x8>)
 800914a:	6818      	ldr	r0, [r3, #0]
 800914c:	4770      	bx	lr
 800914e:	bf00      	nop
 8009150:	2000018c 	.word	0x2000018c

08009154 <__libc_init_array>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	4d0d      	ldr	r5, [pc, #52]	; (800918c <__libc_init_array+0x38>)
 8009158:	4c0d      	ldr	r4, [pc, #52]	; (8009190 <__libc_init_array+0x3c>)
 800915a:	1b64      	subs	r4, r4, r5
 800915c:	10a4      	asrs	r4, r4, #2
 800915e:	2600      	movs	r6, #0
 8009160:	42a6      	cmp	r6, r4
 8009162:	d109      	bne.n	8009178 <__libc_init_array+0x24>
 8009164:	4d0b      	ldr	r5, [pc, #44]	; (8009194 <__libc_init_array+0x40>)
 8009166:	4c0c      	ldr	r4, [pc, #48]	; (8009198 <__libc_init_array+0x44>)
 8009168:	f004 fb86 	bl	800d878 <_init>
 800916c:	1b64      	subs	r4, r4, r5
 800916e:	10a4      	asrs	r4, r4, #2
 8009170:	2600      	movs	r6, #0
 8009172:	42a6      	cmp	r6, r4
 8009174:	d105      	bne.n	8009182 <__libc_init_array+0x2e>
 8009176:	bd70      	pop	{r4, r5, r6, pc}
 8009178:	f855 3b04 	ldr.w	r3, [r5], #4
 800917c:	4798      	blx	r3
 800917e:	3601      	adds	r6, #1
 8009180:	e7ee      	b.n	8009160 <__libc_init_array+0xc>
 8009182:	f855 3b04 	ldr.w	r3, [r5], #4
 8009186:	4798      	blx	r3
 8009188:	3601      	adds	r6, #1
 800918a:	e7f2      	b.n	8009172 <__libc_init_array+0x1e>
 800918c:	0800e234 	.word	0x0800e234
 8009190:	0800e234 	.word	0x0800e234
 8009194:	0800e234 	.word	0x0800e234
 8009198:	0800e238 	.word	0x0800e238

0800919c <malloc>:
 800919c:	4b02      	ldr	r3, [pc, #8]	; (80091a8 <malloc+0xc>)
 800919e:	4601      	mov	r1, r0
 80091a0:	6818      	ldr	r0, [r3, #0]
 80091a2:	f000 b885 	b.w	80092b0 <_malloc_r>
 80091a6:	bf00      	nop
 80091a8:	2000018c 	.word	0x2000018c

080091ac <memcpy>:
 80091ac:	440a      	add	r2, r1
 80091ae:	4291      	cmp	r1, r2
 80091b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80091b4:	d100      	bne.n	80091b8 <memcpy+0xc>
 80091b6:	4770      	bx	lr
 80091b8:	b510      	push	{r4, lr}
 80091ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091c2:	4291      	cmp	r1, r2
 80091c4:	d1f9      	bne.n	80091ba <memcpy+0xe>
 80091c6:	bd10      	pop	{r4, pc}

080091c8 <memset>:
 80091c8:	4402      	add	r2, r0
 80091ca:	4603      	mov	r3, r0
 80091cc:	4293      	cmp	r3, r2
 80091ce:	d100      	bne.n	80091d2 <memset+0xa>
 80091d0:	4770      	bx	lr
 80091d2:	f803 1b01 	strb.w	r1, [r3], #1
 80091d6:	e7f9      	b.n	80091cc <memset+0x4>

080091d8 <_free_r>:
 80091d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80091da:	2900      	cmp	r1, #0
 80091dc:	d044      	beq.n	8009268 <_free_r+0x90>
 80091de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091e2:	9001      	str	r0, [sp, #4]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	f1a1 0404 	sub.w	r4, r1, #4
 80091ea:	bfb8      	it	lt
 80091ec:	18e4      	addlt	r4, r4, r3
 80091ee:	f002 ff2b 	bl	800c048 <__malloc_lock>
 80091f2:	4a1e      	ldr	r2, [pc, #120]	; (800926c <_free_r+0x94>)
 80091f4:	9801      	ldr	r0, [sp, #4]
 80091f6:	6813      	ldr	r3, [r2, #0]
 80091f8:	b933      	cbnz	r3, 8009208 <_free_r+0x30>
 80091fa:	6063      	str	r3, [r4, #4]
 80091fc:	6014      	str	r4, [r2, #0]
 80091fe:	b003      	add	sp, #12
 8009200:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009204:	f002 bf26 	b.w	800c054 <__malloc_unlock>
 8009208:	42a3      	cmp	r3, r4
 800920a:	d908      	bls.n	800921e <_free_r+0x46>
 800920c:	6825      	ldr	r5, [r4, #0]
 800920e:	1961      	adds	r1, r4, r5
 8009210:	428b      	cmp	r3, r1
 8009212:	bf01      	itttt	eq
 8009214:	6819      	ldreq	r1, [r3, #0]
 8009216:	685b      	ldreq	r3, [r3, #4]
 8009218:	1949      	addeq	r1, r1, r5
 800921a:	6021      	streq	r1, [r4, #0]
 800921c:	e7ed      	b.n	80091fa <_free_r+0x22>
 800921e:	461a      	mov	r2, r3
 8009220:	685b      	ldr	r3, [r3, #4]
 8009222:	b10b      	cbz	r3, 8009228 <_free_r+0x50>
 8009224:	42a3      	cmp	r3, r4
 8009226:	d9fa      	bls.n	800921e <_free_r+0x46>
 8009228:	6811      	ldr	r1, [r2, #0]
 800922a:	1855      	adds	r5, r2, r1
 800922c:	42a5      	cmp	r5, r4
 800922e:	d10b      	bne.n	8009248 <_free_r+0x70>
 8009230:	6824      	ldr	r4, [r4, #0]
 8009232:	4421      	add	r1, r4
 8009234:	1854      	adds	r4, r2, r1
 8009236:	42a3      	cmp	r3, r4
 8009238:	6011      	str	r1, [r2, #0]
 800923a:	d1e0      	bne.n	80091fe <_free_r+0x26>
 800923c:	681c      	ldr	r4, [r3, #0]
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	6053      	str	r3, [r2, #4]
 8009242:	4421      	add	r1, r4
 8009244:	6011      	str	r1, [r2, #0]
 8009246:	e7da      	b.n	80091fe <_free_r+0x26>
 8009248:	d902      	bls.n	8009250 <_free_r+0x78>
 800924a:	230c      	movs	r3, #12
 800924c:	6003      	str	r3, [r0, #0]
 800924e:	e7d6      	b.n	80091fe <_free_r+0x26>
 8009250:	6825      	ldr	r5, [r4, #0]
 8009252:	1961      	adds	r1, r4, r5
 8009254:	428b      	cmp	r3, r1
 8009256:	bf04      	itt	eq
 8009258:	6819      	ldreq	r1, [r3, #0]
 800925a:	685b      	ldreq	r3, [r3, #4]
 800925c:	6063      	str	r3, [r4, #4]
 800925e:	bf04      	itt	eq
 8009260:	1949      	addeq	r1, r1, r5
 8009262:	6021      	streq	r1, [r4, #0]
 8009264:	6054      	str	r4, [r2, #4]
 8009266:	e7ca      	b.n	80091fe <_free_r+0x26>
 8009268:	b003      	add	sp, #12
 800926a:	bd30      	pop	{r4, r5, pc}
 800926c:	20000708 	.word	0x20000708

08009270 <sbrk_aligned>:
 8009270:	b570      	push	{r4, r5, r6, lr}
 8009272:	4e0e      	ldr	r6, [pc, #56]	; (80092ac <sbrk_aligned+0x3c>)
 8009274:	460c      	mov	r4, r1
 8009276:	6831      	ldr	r1, [r6, #0]
 8009278:	4605      	mov	r5, r0
 800927a:	b911      	cbnz	r1, 8009282 <sbrk_aligned+0x12>
 800927c:	f000 fed4 	bl	800a028 <_sbrk_r>
 8009280:	6030      	str	r0, [r6, #0]
 8009282:	4621      	mov	r1, r4
 8009284:	4628      	mov	r0, r5
 8009286:	f000 fecf 	bl	800a028 <_sbrk_r>
 800928a:	1c43      	adds	r3, r0, #1
 800928c:	d00a      	beq.n	80092a4 <sbrk_aligned+0x34>
 800928e:	1cc4      	adds	r4, r0, #3
 8009290:	f024 0403 	bic.w	r4, r4, #3
 8009294:	42a0      	cmp	r0, r4
 8009296:	d007      	beq.n	80092a8 <sbrk_aligned+0x38>
 8009298:	1a21      	subs	r1, r4, r0
 800929a:	4628      	mov	r0, r5
 800929c:	f000 fec4 	bl	800a028 <_sbrk_r>
 80092a0:	3001      	adds	r0, #1
 80092a2:	d101      	bne.n	80092a8 <sbrk_aligned+0x38>
 80092a4:	f04f 34ff 	mov.w	r4, #4294967295
 80092a8:	4620      	mov	r0, r4
 80092aa:	bd70      	pop	{r4, r5, r6, pc}
 80092ac:	2000070c 	.word	0x2000070c

080092b0 <_malloc_r>:
 80092b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b4:	1ccd      	adds	r5, r1, #3
 80092b6:	f025 0503 	bic.w	r5, r5, #3
 80092ba:	3508      	adds	r5, #8
 80092bc:	2d0c      	cmp	r5, #12
 80092be:	bf38      	it	cc
 80092c0:	250c      	movcc	r5, #12
 80092c2:	2d00      	cmp	r5, #0
 80092c4:	4607      	mov	r7, r0
 80092c6:	db01      	blt.n	80092cc <_malloc_r+0x1c>
 80092c8:	42a9      	cmp	r1, r5
 80092ca:	d905      	bls.n	80092d8 <_malloc_r+0x28>
 80092cc:	230c      	movs	r3, #12
 80092ce:	603b      	str	r3, [r7, #0]
 80092d0:	2600      	movs	r6, #0
 80092d2:	4630      	mov	r0, r6
 80092d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092d8:	4e2e      	ldr	r6, [pc, #184]	; (8009394 <_malloc_r+0xe4>)
 80092da:	f002 feb5 	bl	800c048 <__malloc_lock>
 80092de:	6833      	ldr	r3, [r6, #0]
 80092e0:	461c      	mov	r4, r3
 80092e2:	bb34      	cbnz	r4, 8009332 <_malloc_r+0x82>
 80092e4:	4629      	mov	r1, r5
 80092e6:	4638      	mov	r0, r7
 80092e8:	f7ff ffc2 	bl	8009270 <sbrk_aligned>
 80092ec:	1c43      	adds	r3, r0, #1
 80092ee:	4604      	mov	r4, r0
 80092f0:	d14d      	bne.n	800938e <_malloc_r+0xde>
 80092f2:	6834      	ldr	r4, [r6, #0]
 80092f4:	4626      	mov	r6, r4
 80092f6:	2e00      	cmp	r6, #0
 80092f8:	d140      	bne.n	800937c <_malloc_r+0xcc>
 80092fa:	6823      	ldr	r3, [r4, #0]
 80092fc:	4631      	mov	r1, r6
 80092fe:	4638      	mov	r0, r7
 8009300:	eb04 0803 	add.w	r8, r4, r3
 8009304:	f000 fe90 	bl	800a028 <_sbrk_r>
 8009308:	4580      	cmp	r8, r0
 800930a:	d13a      	bne.n	8009382 <_malloc_r+0xd2>
 800930c:	6821      	ldr	r1, [r4, #0]
 800930e:	3503      	adds	r5, #3
 8009310:	1a6d      	subs	r5, r5, r1
 8009312:	f025 0503 	bic.w	r5, r5, #3
 8009316:	3508      	adds	r5, #8
 8009318:	2d0c      	cmp	r5, #12
 800931a:	bf38      	it	cc
 800931c:	250c      	movcc	r5, #12
 800931e:	4629      	mov	r1, r5
 8009320:	4638      	mov	r0, r7
 8009322:	f7ff ffa5 	bl	8009270 <sbrk_aligned>
 8009326:	3001      	adds	r0, #1
 8009328:	d02b      	beq.n	8009382 <_malloc_r+0xd2>
 800932a:	6823      	ldr	r3, [r4, #0]
 800932c:	442b      	add	r3, r5
 800932e:	6023      	str	r3, [r4, #0]
 8009330:	e00e      	b.n	8009350 <_malloc_r+0xa0>
 8009332:	6822      	ldr	r2, [r4, #0]
 8009334:	1b52      	subs	r2, r2, r5
 8009336:	d41e      	bmi.n	8009376 <_malloc_r+0xc6>
 8009338:	2a0b      	cmp	r2, #11
 800933a:	d916      	bls.n	800936a <_malloc_r+0xba>
 800933c:	1961      	adds	r1, r4, r5
 800933e:	42a3      	cmp	r3, r4
 8009340:	6025      	str	r5, [r4, #0]
 8009342:	bf18      	it	ne
 8009344:	6059      	strne	r1, [r3, #4]
 8009346:	6863      	ldr	r3, [r4, #4]
 8009348:	bf08      	it	eq
 800934a:	6031      	streq	r1, [r6, #0]
 800934c:	5162      	str	r2, [r4, r5]
 800934e:	604b      	str	r3, [r1, #4]
 8009350:	4638      	mov	r0, r7
 8009352:	f104 060b 	add.w	r6, r4, #11
 8009356:	f002 fe7d 	bl	800c054 <__malloc_unlock>
 800935a:	f026 0607 	bic.w	r6, r6, #7
 800935e:	1d23      	adds	r3, r4, #4
 8009360:	1af2      	subs	r2, r6, r3
 8009362:	d0b6      	beq.n	80092d2 <_malloc_r+0x22>
 8009364:	1b9b      	subs	r3, r3, r6
 8009366:	50a3      	str	r3, [r4, r2]
 8009368:	e7b3      	b.n	80092d2 <_malloc_r+0x22>
 800936a:	6862      	ldr	r2, [r4, #4]
 800936c:	42a3      	cmp	r3, r4
 800936e:	bf0c      	ite	eq
 8009370:	6032      	streq	r2, [r6, #0]
 8009372:	605a      	strne	r2, [r3, #4]
 8009374:	e7ec      	b.n	8009350 <_malloc_r+0xa0>
 8009376:	4623      	mov	r3, r4
 8009378:	6864      	ldr	r4, [r4, #4]
 800937a:	e7b2      	b.n	80092e2 <_malloc_r+0x32>
 800937c:	4634      	mov	r4, r6
 800937e:	6876      	ldr	r6, [r6, #4]
 8009380:	e7b9      	b.n	80092f6 <_malloc_r+0x46>
 8009382:	230c      	movs	r3, #12
 8009384:	603b      	str	r3, [r7, #0]
 8009386:	4638      	mov	r0, r7
 8009388:	f002 fe64 	bl	800c054 <__malloc_unlock>
 800938c:	e7a1      	b.n	80092d2 <_malloc_r+0x22>
 800938e:	6025      	str	r5, [r4, #0]
 8009390:	e7de      	b.n	8009350 <_malloc_r+0xa0>
 8009392:	bf00      	nop
 8009394:	20000708 	.word	0x20000708

08009398 <__cvt>:
 8009398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800939a:	ed2d 8b02 	vpush	{d8}
 800939e:	eeb0 8b40 	vmov.f64	d8, d0
 80093a2:	b085      	sub	sp, #20
 80093a4:	4617      	mov	r7, r2
 80093a6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 80093a8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80093aa:	ee18 2a90 	vmov	r2, s17
 80093ae:	f025 0520 	bic.w	r5, r5, #32
 80093b2:	2a00      	cmp	r2, #0
 80093b4:	bfb6      	itet	lt
 80093b6:	222d      	movlt	r2, #45	; 0x2d
 80093b8:	2200      	movge	r2, #0
 80093ba:	eeb1 8b40 	vneglt.f64	d8, d0
 80093be:	2d46      	cmp	r5, #70	; 0x46
 80093c0:	460c      	mov	r4, r1
 80093c2:	701a      	strb	r2, [r3, #0]
 80093c4:	d004      	beq.n	80093d0 <__cvt+0x38>
 80093c6:	2d45      	cmp	r5, #69	; 0x45
 80093c8:	d100      	bne.n	80093cc <__cvt+0x34>
 80093ca:	3401      	adds	r4, #1
 80093cc:	2102      	movs	r1, #2
 80093ce:	e000      	b.n	80093d2 <__cvt+0x3a>
 80093d0:	2103      	movs	r1, #3
 80093d2:	ab03      	add	r3, sp, #12
 80093d4:	9301      	str	r3, [sp, #4]
 80093d6:	ab02      	add	r3, sp, #8
 80093d8:	9300      	str	r3, [sp, #0]
 80093da:	4622      	mov	r2, r4
 80093dc:	4633      	mov	r3, r6
 80093de:	eeb0 0b48 	vmov.f64	d0, d8
 80093e2:	f001 fd3d 	bl	800ae60 <_dtoa_r>
 80093e6:	2d47      	cmp	r5, #71	; 0x47
 80093e8:	d101      	bne.n	80093ee <__cvt+0x56>
 80093ea:	07fb      	lsls	r3, r7, #31
 80093ec:	d51a      	bpl.n	8009424 <__cvt+0x8c>
 80093ee:	2d46      	cmp	r5, #70	; 0x46
 80093f0:	eb00 0204 	add.w	r2, r0, r4
 80093f4:	d10c      	bne.n	8009410 <__cvt+0x78>
 80093f6:	7803      	ldrb	r3, [r0, #0]
 80093f8:	2b30      	cmp	r3, #48	; 0x30
 80093fa:	d107      	bne.n	800940c <__cvt+0x74>
 80093fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009400:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009404:	bf1c      	itt	ne
 8009406:	f1c4 0401 	rsbne	r4, r4, #1
 800940a:	6034      	strne	r4, [r6, #0]
 800940c:	6833      	ldr	r3, [r6, #0]
 800940e:	441a      	add	r2, r3
 8009410:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8009414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009418:	bf08      	it	eq
 800941a:	9203      	streq	r2, [sp, #12]
 800941c:	2130      	movs	r1, #48	; 0x30
 800941e:	9b03      	ldr	r3, [sp, #12]
 8009420:	4293      	cmp	r3, r2
 8009422:	d307      	bcc.n	8009434 <__cvt+0x9c>
 8009424:	9b03      	ldr	r3, [sp, #12]
 8009426:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009428:	1a1b      	subs	r3, r3, r0
 800942a:	6013      	str	r3, [r2, #0]
 800942c:	b005      	add	sp, #20
 800942e:	ecbd 8b02 	vpop	{d8}
 8009432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009434:	1c5c      	adds	r4, r3, #1
 8009436:	9403      	str	r4, [sp, #12]
 8009438:	7019      	strb	r1, [r3, #0]
 800943a:	e7f0      	b.n	800941e <__cvt+0x86>

0800943c <__exponent>:
 800943c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800943e:	4603      	mov	r3, r0
 8009440:	2900      	cmp	r1, #0
 8009442:	bfb8      	it	lt
 8009444:	4249      	neglt	r1, r1
 8009446:	f803 2b02 	strb.w	r2, [r3], #2
 800944a:	bfb4      	ite	lt
 800944c:	222d      	movlt	r2, #45	; 0x2d
 800944e:	222b      	movge	r2, #43	; 0x2b
 8009450:	2909      	cmp	r1, #9
 8009452:	7042      	strb	r2, [r0, #1]
 8009454:	dd2a      	ble.n	80094ac <__exponent+0x70>
 8009456:	f10d 0407 	add.w	r4, sp, #7
 800945a:	46a4      	mov	ip, r4
 800945c:	270a      	movs	r7, #10
 800945e:	46a6      	mov	lr, r4
 8009460:	460a      	mov	r2, r1
 8009462:	fb91 f6f7 	sdiv	r6, r1, r7
 8009466:	fb07 1516 	mls	r5, r7, r6, r1
 800946a:	3530      	adds	r5, #48	; 0x30
 800946c:	2a63      	cmp	r2, #99	; 0x63
 800946e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009472:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009476:	4631      	mov	r1, r6
 8009478:	dcf1      	bgt.n	800945e <__exponent+0x22>
 800947a:	3130      	adds	r1, #48	; 0x30
 800947c:	f1ae 0502 	sub.w	r5, lr, #2
 8009480:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009484:	1c44      	adds	r4, r0, #1
 8009486:	4629      	mov	r1, r5
 8009488:	4561      	cmp	r1, ip
 800948a:	d30a      	bcc.n	80094a2 <__exponent+0x66>
 800948c:	f10d 0209 	add.w	r2, sp, #9
 8009490:	eba2 020e 	sub.w	r2, r2, lr
 8009494:	4565      	cmp	r5, ip
 8009496:	bf88      	it	hi
 8009498:	2200      	movhi	r2, #0
 800949a:	4413      	add	r3, r2
 800949c:	1a18      	subs	r0, r3, r0
 800949e:	b003      	add	sp, #12
 80094a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80094a6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80094aa:	e7ed      	b.n	8009488 <__exponent+0x4c>
 80094ac:	2330      	movs	r3, #48	; 0x30
 80094ae:	3130      	adds	r1, #48	; 0x30
 80094b0:	7083      	strb	r3, [r0, #2]
 80094b2:	70c1      	strb	r1, [r0, #3]
 80094b4:	1d03      	adds	r3, r0, #4
 80094b6:	e7f1      	b.n	800949c <__exponent+0x60>

080094b8 <_printf_float>:
 80094b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094bc:	b08b      	sub	sp, #44	; 0x2c
 80094be:	460c      	mov	r4, r1
 80094c0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 80094c4:	4616      	mov	r6, r2
 80094c6:	461f      	mov	r7, r3
 80094c8:	4605      	mov	r5, r0
 80094ca:	f002 fda7 	bl	800c01c <_localeconv_r>
 80094ce:	f8d0 b000 	ldr.w	fp, [r0]
 80094d2:	4658      	mov	r0, fp
 80094d4:	f7f6 feb4 	bl	8000240 <strlen>
 80094d8:	2300      	movs	r3, #0
 80094da:	9308      	str	r3, [sp, #32]
 80094dc:	f8d8 3000 	ldr.w	r3, [r8]
 80094e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80094e4:	6822      	ldr	r2, [r4, #0]
 80094e6:	3307      	adds	r3, #7
 80094e8:	f023 0307 	bic.w	r3, r3, #7
 80094ec:	f103 0108 	add.w	r1, r3, #8
 80094f0:	f8c8 1000 	str.w	r1, [r8]
 80094f4:	4682      	mov	sl, r0
 80094f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80094fa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80094fe:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8009760 <_printf_float+0x2a8>
 8009502:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 8009506:	eeb0 6bc0 	vabs.f64	d6, d0
 800950a:	eeb4 6b47 	vcmp.f64	d6, d7
 800950e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009512:	dd24      	ble.n	800955e <_printf_float+0xa6>
 8009514:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8009518:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800951c:	d502      	bpl.n	8009524 <_printf_float+0x6c>
 800951e:	232d      	movs	r3, #45	; 0x2d
 8009520:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009524:	4b90      	ldr	r3, [pc, #576]	; (8009768 <_printf_float+0x2b0>)
 8009526:	4891      	ldr	r0, [pc, #580]	; (800976c <_printf_float+0x2b4>)
 8009528:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800952c:	bf94      	ite	ls
 800952e:	4698      	movls	r8, r3
 8009530:	4680      	movhi	r8, r0
 8009532:	2303      	movs	r3, #3
 8009534:	6123      	str	r3, [r4, #16]
 8009536:	f022 0204 	bic.w	r2, r2, #4
 800953a:	2300      	movs	r3, #0
 800953c:	6022      	str	r2, [r4, #0]
 800953e:	9304      	str	r3, [sp, #16]
 8009540:	9700      	str	r7, [sp, #0]
 8009542:	4633      	mov	r3, r6
 8009544:	aa09      	add	r2, sp, #36	; 0x24
 8009546:	4621      	mov	r1, r4
 8009548:	4628      	mov	r0, r5
 800954a:	f000 f9d3 	bl	80098f4 <_printf_common>
 800954e:	3001      	adds	r0, #1
 8009550:	f040 808a 	bne.w	8009668 <_printf_float+0x1b0>
 8009554:	f04f 30ff 	mov.w	r0, #4294967295
 8009558:	b00b      	add	sp, #44	; 0x2c
 800955a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800955e:	eeb4 0b40 	vcmp.f64	d0, d0
 8009562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009566:	d709      	bvc.n	800957c <_printf_float+0xc4>
 8009568:	ee10 3a90 	vmov	r3, s1
 800956c:	2b00      	cmp	r3, #0
 800956e:	bfbc      	itt	lt
 8009570:	232d      	movlt	r3, #45	; 0x2d
 8009572:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009576:	487e      	ldr	r0, [pc, #504]	; (8009770 <_printf_float+0x2b8>)
 8009578:	4b7e      	ldr	r3, [pc, #504]	; (8009774 <_printf_float+0x2bc>)
 800957a:	e7d5      	b.n	8009528 <_printf_float+0x70>
 800957c:	6863      	ldr	r3, [r4, #4]
 800957e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009582:	9104      	str	r1, [sp, #16]
 8009584:	1c59      	adds	r1, r3, #1
 8009586:	d13c      	bne.n	8009602 <_printf_float+0x14a>
 8009588:	2306      	movs	r3, #6
 800958a:	6063      	str	r3, [r4, #4]
 800958c:	2300      	movs	r3, #0
 800958e:	9303      	str	r3, [sp, #12]
 8009590:	ab08      	add	r3, sp, #32
 8009592:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009596:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800959a:	ab07      	add	r3, sp, #28
 800959c:	6861      	ldr	r1, [r4, #4]
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	6022      	str	r2, [r4, #0]
 80095a2:	f10d 031b 	add.w	r3, sp, #27
 80095a6:	4628      	mov	r0, r5
 80095a8:	f7ff fef6 	bl	8009398 <__cvt>
 80095ac:	9b04      	ldr	r3, [sp, #16]
 80095ae:	9907      	ldr	r1, [sp, #28]
 80095b0:	2b47      	cmp	r3, #71	; 0x47
 80095b2:	4680      	mov	r8, r0
 80095b4:	d108      	bne.n	80095c8 <_printf_float+0x110>
 80095b6:	1cc8      	adds	r0, r1, #3
 80095b8:	db02      	blt.n	80095c0 <_printf_float+0x108>
 80095ba:	6863      	ldr	r3, [r4, #4]
 80095bc:	4299      	cmp	r1, r3
 80095be:	dd41      	ble.n	8009644 <_printf_float+0x18c>
 80095c0:	f1a9 0902 	sub.w	r9, r9, #2
 80095c4:	fa5f f989 	uxtb.w	r9, r9
 80095c8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80095cc:	d820      	bhi.n	8009610 <_printf_float+0x158>
 80095ce:	3901      	subs	r1, #1
 80095d0:	464a      	mov	r2, r9
 80095d2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80095d6:	9107      	str	r1, [sp, #28]
 80095d8:	f7ff ff30 	bl	800943c <__exponent>
 80095dc:	9a08      	ldr	r2, [sp, #32]
 80095de:	9004      	str	r0, [sp, #16]
 80095e0:	1813      	adds	r3, r2, r0
 80095e2:	2a01      	cmp	r2, #1
 80095e4:	6123      	str	r3, [r4, #16]
 80095e6:	dc02      	bgt.n	80095ee <_printf_float+0x136>
 80095e8:	6822      	ldr	r2, [r4, #0]
 80095ea:	07d2      	lsls	r2, r2, #31
 80095ec:	d501      	bpl.n	80095f2 <_printf_float+0x13a>
 80095ee:	3301      	adds	r3, #1
 80095f0:	6123      	str	r3, [r4, #16]
 80095f2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d0a2      	beq.n	8009540 <_printf_float+0x88>
 80095fa:	232d      	movs	r3, #45	; 0x2d
 80095fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009600:	e79e      	b.n	8009540 <_printf_float+0x88>
 8009602:	9904      	ldr	r1, [sp, #16]
 8009604:	2947      	cmp	r1, #71	; 0x47
 8009606:	d1c1      	bne.n	800958c <_printf_float+0xd4>
 8009608:	2b00      	cmp	r3, #0
 800960a:	d1bf      	bne.n	800958c <_printf_float+0xd4>
 800960c:	2301      	movs	r3, #1
 800960e:	e7bc      	b.n	800958a <_printf_float+0xd2>
 8009610:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009614:	d118      	bne.n	8009648 <_printf_float+0x190>
 8009616:	2900      	cmp	r1, #0
 8009618:	6863      	ldr	r3, [r4, #4]
 800961a:	dd0b      	ble.n	8009634 <_printf_float+0x17c>
 800961c:	6121      	str	r1, [r4, #16]
 800961e:	b913      	cbnz	r3, 8009626 <_printf_float+0x16e>
 8009620:	6822      	ldr	r2, [r4, #0]
 8009622:	07d0      	lsls	r0, r2, #31
 8009624:	d502      	bpl.n	800962c <_printf_float+0x174>
 8009626:	3301      	adds	r3, #1
 8009628:	440b      	add	r3, r1
 800962a:	6123      	str	r3, [r4, #16]
 800962c:	2300      	movs	r3, #0
 800962e:	65a1      	str	r1, [r4, #88]	; 0x58
 8009630:	9304      	str	r3, [sp, #16]
 8009632:	e7de      	b.n	80095f2 <_printf_float+0x13a>
 8009634:	b913      	cbnz	r3, 800963c <_printf_float+0x184>
 8009636:	6822      	ldr	r2, [r4, #0]
 8009638:	07d2      	lsls	r2, r2, #31
 800963a:	d501      	bpl.n	8009640 <_printf_float+0x188>
 800963c:	3302      	adds	r3, #2
 800963e:	e7f4      	b.n	800962a <_printf_float+0x172>
 8009640:	2301      	movs	r3, #1
 8009642:	e7f2      	b.n	800962a <_printf_float+0x172>
 8009644:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009648:	9b08      	ldr	r3, [sp, #32]
 800964a:	4299      	cmp	r1, r3
 800964c:	db05      	blt.n	800965a <_printf_float+0x1a2>
 800964e:	6823      	ldr	r3, [r4, #0]
 8009650:	6121      	str	r1, [r4, #16]
 8009652:	07d8      	lsls	r0, r3, #31
 8009654:	d5ea      	bpl.n	800962c <_printf_float+0x174>
 8009656:	1c4b      	adds	r3, r1, #1
 8009658:	e7e7      	b.n	800962a <_printf_float+0x172>
 800965a:	2900      	cmp	r1, #0
 800965c:	bfd4      	ite	le
 800965e:	f1c1 0202 	rsble	r2, r1, #2
 8009662:	2201      	movgt	r2, #1
 8009664:	4413      	add	r3, r2
 8009666:	e7e0      	b.n	800962a <_printf_float+0x172>
 8009668:	6823      	ldr	r3, [r4, #0]
 800966a:	055a      	lsls	r2, r3, #21
 800966c:	d407      	bmi.n	800967e <_printf_float+0x1c6>
 800966e:	6923      	ldr	r3, [r4, #16]
 8009670:	4642      	mov	r2, r8
 8009672:	4631      	mov	r1, r6
 8009674:	4628      	mov	r0, r5
 8009676:	47b8      	blx	r7
 8009678:	3001      	adds	r0, #1
 800967a:	d12a      	bne.n	80096d2 <_printf_float+0x21a>
 800967c:	e76a      	b.n	8009554 <_printf_float+0x9c>
 800967e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009682:	f240 80e2 	bls.w	800984a <_printf_float+0x392>
 8009686:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 800968a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800968e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009692:	d133      	bne.n	80096fc <_printf_float+0x244>
 8009694:	4a38      	ldr	r2, [pc, #224]	; (8009778 <_printf_float+0x2c0>)
 8009696:	2301      	movs	r3, #1
 8009698:	4631      	mov	r1, r6
 800969a:	4628      	mov	r0, r5
 800969c:	47b8      	blx	r7
 800969e:	3001      	adds	r0, #1
 80096a0:	f43f af58 	beq.w	8009554 <_printf_float+0x9c>
 80096a4:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	db02      	blt.n	80096b2 <_printf_float+0x1fa>
 80096ac:	6823      	ldr	r3, [r4, #0]
 80096ae:	07d8      	lsls	r0, r3, #31
 80096b0:	d50f      	bpl.n	80096d2 <_printf_float+0x21a>
 80096b2:	4653      	mov	r3, sl
 80096b4:	465a      	mov	r2, fp
 80096b6:	4631      	mov	r1, r6
 80096b8:	4628      	mov	r0, r5
 80096ba:	47b8      	blx	r7
 80096bc:	3001      	adds	r0, #1
 80096be:	f43f af49 	beq.w	8009554 <_printf_float+0x9c>
 80096c2:	f04f 0800 	mov.w	r8, #0
 80096c6:	f104 091a 	add.w	r9, r4, #26
 80096ca:	9b08      	ldr	r3, [sp, #32]
 80096cc:	3b01      	subs	r3, #1
 80096ce:	4543      	cmp	r3, r8
 80096d0:	dc09      	bgt.n	80096e6 <_printf_float+0x22e>
 80096d2:	6823      	ldr	r3, [r4, #0]
 80096d4:	079b      	lsls	r3, r3, #30
 80096d6:	f100 8108 	bmi.w	80098ea <_printf_float+0x432>
 80096da:	68e0      	ldr	r0, [r4, #12]
 80096dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096de:	4298      	cmp	r0, r3
 80096e0:	bfb8      	it	lt
 80096e2:	4618      	movlt	r0, r3
 80096e4:	e738      	b.n	8009558 <_printf_float+0xa0>
 80096e6:	2301      	movs	r3, #1
 80096e8:	464a      	mov	r2, r9
 80096ea:	4631      	mov	r1, r6
 80096ec:	4628      	mov	r0, r5
 80096ee:	47b8      	blx	r7
 80096f0:	3001      	adds	r0, #1
 80096f2:	f43f af2f 	beq.w	8009554 <_printf_float+0x9c>
 80096f6:	f108 0801 	add.w	r8, r8, #1
 80096fa:	e7e6      	b.n	80096ca <_printf_float+0x212>
 80096fc:	9b07      	ldr	r3, [sp, #28]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	dc3c      	bgt.n	800977c <_printf_float+0x2c4>
 8009702:	4a1d      	ldr	r2, [pc, #116]	; (8009778 <_printf_float+0x2c0>)
 8009704:	2301      	movs	r3, #1
 8009706:	4631      	mov	r1, r6
 8009708:	4628      	mov	r0, r5
 800970a:	47b8      	blx	r7
 800970c:	3001      	adds	r0, #1
 800970e:	f43f af21 	beq.w	8009554 <_printf_float+0x9c>
 8009712:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8009716:	4313      	orrs	r3, r2
 8009718:	d102      	bne.n	8009720 <_printf_float+0x268>
 800971a:	6823      	ldr	r3, [r4, #0]
 800971c:	07d9      	lsls	r1, r3, #31
 800971e:	d5d8      	bpl.n	80096d2 <_printf_float+0x21a>
 8009720:	4653      	mov	r3, sl
 8009722:	465a      	mov	r2, fp
 8009724:	4631      	mov	r1, r6
 8009726:	4628      	mov	r0, r5
 8009728:	47b8      	blx	r7
 800972a:	3001      	adds	r0, #1
 800972c:	f43f af12 	beq.w	8009554 <_printf_float+0x9c>
 8009730:	f04f 0900 	mov.w	r9, #0
 8009734:	f104 0a1a 	add.w	sl, r4, #26
 8009738:	9b07      	ldr	r3, [sp, #28]
 800973a:	425b      	negs	r3, r3
 800973c:	454b      	cmp	r3, r9
 800973e:	dc01      	bgt.n	8009744 <_printf_float+0x28c>
 8009740:	9b08      	ldr	r3, [sp, #32]
 8009742:	e795      	b.n	8009670 <_printf_float+0x1b8>
 8009744:	2301      	movs	r3, #1
 8009746:	4652      	mov	r2, sl
 8009748:	4631      	mov	r1, r6
 800974a:	4628      	mov	r0, r5
 800974c:	47b8      	blx	r7
 800974e:	3001      	adds	r0, #1
 8009750:	f43f af00 	beq.w	8009554 <_printf_float+0x9c>
 8009754:	f109 0901 	add.w	r9, r9, #1
 8009758:	e7ee      	b.n	8009738 <_printf_float+0x280>
 800975a:	bf00      	nop
 800975c:	f3af 8000 	nop.w
 8009760:	ffffffff 	.word	0xffffffff
 8009764:	7fefffff 	.word	0x7fefffff
 8009768:	0800dd24 	.word	0x0800dd24
 800976c:	0800dd28 	.word	0x0800dd28
 8009770:	0800dd30 	.word	0x0800dd30
 8009774:	0800dd2c 	.word	0x0800dd2c
 8009778:	0800dd34 	.word	0x0800dd34
 800977c:	9a08      	ldr	r2, [sp, #32]
 800977e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009780:	429a      	cmp	r2, r3
 8009782:	bfa8      	it	ge
 8009784:	461a      	movge	r2, r3
 8009786:	2a00      	cmp	r2, #0
 8009788:	4691      	mov	r9, r2
 800978a:	dc38      	bgt.n	80097fe <_printf_float+0x346>
 800978c:	2300      	movs	r3, #0
 800978e:	9305      	str	r3, [sp, #20]
 8009790:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009794:	f104 021a 	add.w	r2, r4, #26
 8009798:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800979a:	9905      	ldr	r1, [sp, #20]
 800979c:	9304      	str	r3, [sp, #16]
 800979e:	eba3 0309 	sub.w	r3, r3, r9
 80097a2:	428b      	cmp	r3, r1
 80097a4:	dc33      	bgt.n	800980e <_printf_float+0x356>
 80097a6:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80097aa:	429a      	cmp	r2, r3
 80097ac:	db3c      	blt.n	8009828 <_printf_float+0x370>
 80097ae:	6823      	ldr	r3, [r4, #0]
 80097b0:	07da      	lsls	r2, r3, #31
 80097b2:	d439      	bmi.n	8009828 <_printf_float+0x370>
 80097b4:	9b08      	ldr	r3, [sp, #32]
 80097b6:	9a04      	ldr	r2, [sp, #16]
 80097b8:	9907      	ldr	r1, [sp, #28]
 80097ba:	1a9a      	subs	r2, r3, r2
 80097bc:	eba3 0901 	sub.w	r9, r3, r1
 80097c0:	4591      	cmp	r9, r2
 80097c2:	bfa8      	it	ge
 80097c4:	4691      	movge	r9, r2
 80097c6:	f1b9 0f00 	cmp.w	r9, #0
 80097ca:	dc35      	bgt.n	8009838 <_printf_float+0x380>
 80097cc:	f04f 0800 	mov.w	r8, #0
 80097d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80097d4:	f104 0a1a 	add.w	sl, r4, #26
 80097d8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80097dc:	1a9b      	subs	r3, r3, r2
 80097de:	eba3 0309 	sub.w	r3, r3, r9
 80097e2:	4543      	cmp	r3, r8
 80097e4:	f77f af75 	ble.w	80096d2 <_printf_float+0x21a>
 80097e8:	2301      	movs	r3, #1
 80097ea:	4652      	mov	r2, sl
 80097ec:	4631      	mov	r1, r6
 80097ee:	4628      	mov	r0, r5
 80097f0:	47b8      	blx	r7
 80097f2:	3001      	adds	r0, #1
 80097f4:	f43f aeae 	beq.w	8009554 <_printf_float+0x9c>
 80097f8:	f108 0801 	add.w	r8, r8, #1
 80097fc:	e7ec      	b.n	80097d8 <_printf_float+0x320>
 80097fe:	4613      	mov	r3, r2
 8009800:	4631      	mov	r1, r6
 8009802:	4642      	mov	r2, r8
 8009804:	4628      	mov	r0, r5
 8009806:	47b8      	blx	r7
 8009808:	3001      	adds	r0, #1
 800980a:	d1bf      	bne.n	800978c <_printf_float+0x2d4>
 800980c:	e6a2      	b.n	8009554 <_printf_float+0x9c>
 800980e:	2301      	movs	r3, #1
 8009810:	4631      	mov	r1, r6
 8009812:	4628      	mov	r0, r5
 8009814:	9204      	str	r2, [sp, #16]
 8009816:	47b8      	blx	r7
 8009818:	3001      	adds	r0, #1
 800981a:	f43f ae9b 	beq.w	8009554 <_printf_float+0x9c>
 800981e:	9b05      	ldr	r3, [sp, #20]
 8009820:	9a04      	ldr	r2, [sp, #16]
 8009822:	3301      	adds	r3, #1
 8009824:	9305      	str	r3, [sp, #20]
 8009826:	e7b7      	b.n	8009798 <_printf_float+0x2e0>
 8009828:	4653      	mov	r3, sl
 800982a:	465a      	mov	r2, fp
 800982c:	4631      	mov	r1, r6
 800982e:	4628      	mov	r0, r5
 8009830:	47b8      	blx	r7
 8009832:	3001      	adds	r0, #1
 8009834:	d1be      	bne.n	80097b4 <_printf_float+0x2fc>
 8009836:	e68d      	b.n	8009554 <_printf_float+0x9c>
 8009838:	9a04      	ldr	r2, [sp, #16]
 800983a:	464b      	mov	r3, r9
 800983c:	4442      	add	r2, r8
 800983e:	4631      	mov	r1, r6
 8009840:	4628      	mov	r0, r5
 8009842:	47b8      	blx	r7
 8009844:	3001      	adds	r0, #1
 8009846:	d1c1      	bne.n	80097cc <_printf_float+0x314>
 8009848:	e684      	b.n	8009554 <_printf_float+0x9c>
 800984a:	9a08      	ldr	r2, [sp, #32]
 800984c:	2a01      	cmp	r2, #1
 800984e:	dc01      	bgt.n	8009854 <_printf_float+0x39c>
 8009850:	07db      	lsls	r3, r3, #31
 8009852:	d537      	bpl.n	80098c4 <_printf_float+0x40c>
 8009854:	2301      	movs	r3, #1
 8009856:	4642      	mov	r2, r8
 8009858:	4631      	mov	r1, r6
 800985a:	4628      	mov	r0, r5
 800985c:	47b8      	blx	r7
 800985e:	3001      	adds	r0, #1
 8009860:	f43f ae78 	beq.w	8009554 <_printf_float+0x9c>
 8009864:	4653      	mov	r3, sl
 8009866:	465a      	mov	r2, fp
 8009868:	4631      	mov	r1, r6
 800986a:	4628      	mov	r0, r5
 800986c:	47b8      	blx	r7
 800986e:	3001      	adds	r0, #1
 8009870:	f43f ae70 	beq.w	8009554 <_printf_float+0x9c>
 8009874:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8009878:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800987c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009880:	d01b      	beq.n	80098ba <_printf_float+0x402>
 8009882:	9b08      	ldr	r3, [sp, #32]
 8009884:	f108 0201 	add.w	r2, r8, #1
 8009888:	3b01      	subs	r3, #1
 800988a:	4631      	mov	r1, r6
 800988c:	4628      	mov	r0, r5
 800988e:	47b8      	blx	r7
 8009890:	3001      	adds	r0, #1
 8009892:	d10e      	bne.n	80098b2 <_printf_float+0x3fa>
 8009894:	e65e      	b.n	8009554 <_printf_float+0x9c>
 8009896:	2301      	movs	r3, #1
 8009898:	464a      	mov	r2, r9
 800989a:	4631      	mov	r1, r6
 800989c:	4628      	mov	r0, r5
 800989e:	47b8      	blx	r7
 80098a0:	3001      	adds	r0, #1
 80098a2:	f43f ae57 	beq.w	8009554 <_printf_float+0x9c>
 80098a6:	f108 0801 	add.w	r8, r8, #1
 80098aa:	9b08      	ldr	r3, [sp, #32]
 80098ac:	3b01      	subs	r3, #1
 80098ae:	4543      	cmp	r3, r8
 80098b0:	dcf1      	bgt.n	8009896 <_printf_float+0x3de>
 80098b2:	9b04      	ldr	r3, [sp, #16]
 80098b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80098b8:	e6db      	b.n	8009672 <_printf_float+0x1ba>
 80098ba:	f04f 0800 	mov.w	r8, #0
 80098be:	f104 091a 	add.w	r9, r4, #26
 80098c2:	e7f2      	b.n	80098aa <_printf_float+0x3f2>
 80098c4:	2301      	movs	r3, #1
 80098c6:	4642      	mov	r2, r8
 80098c8:	e7df      	b.n	800988a <_printf_float+0x3d2>
 80098ca:	2301      	movs	r3, #1
 80098cc:	464a      	mov	r2, r9
 80098ce:	4631      	mov	r1, r6
 80098d0:	4628      	mov	r0, r5
 80098d2:	47b8      	blx	r7
 80098d4:	3001      	adds	r0, #1
 80098d6:	f43f ae3d 	beq.w	8009554 <_printf_float+0x9c>
 80098da:	f108 0801 	add.w	r8, r8, #1
 80098de:	68e3      	ldr	r3, [r4, #12]
 80098e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80098e2:	1a5b      	subs	r3, r3, r1
 80098e4:	4543      	cmp	r3, r8
 80098e6:	dcf0      	bgt.n	80098ca <_printf_float+0x412>
 80098e8:	e6f7      	b.n	80096da <_printf_float+0x222>
 80098ea:	f04f 0800 	mov.w	r8, #0
 80098ee:	f104 0919 	add.w	r9, r4, #25
 80098f2:	e7f4      	b.n	80098de <_printf_float+0x426>

080098f4 <_printf_common>:
 80098f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f8:	4616      	mov	r6, r2
 80098fa:	4699      	mov	r9, r3
 80098fc:	688a      	ldr	r2, [r1, #8]
 80098fe:	690b      	ldr	r3, [r1, #16]
 8009900:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009904:	4293      	cmp	r3, r2
 8009906:	bfb8      	it	lt
 8009908:	4613      	movlt	r3, r2
 800990a:	6033      	str	r3, [r6, #0]
 800990c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009910:	4607      	mov	r7, r0
 8009912:	460c      	mov	r4, r1
 8009914:	b10a      	cbz	r2, 800991a <_printf_common+0x26>
 8009916:	3301      	adds	r3, #1
 8009918:	6033      	str	r3, [r6, #0]
 800991a:	6823      	ldr	r3, [r4, #0]
 800991c:	0699      	lsls	r1, r3, #26
 800991e:	bf42      	ittt	mi
 8009920:	6833      	ldrmi	r3, [r6, #0]
 8009922:	3302      	addmi	r3, #2
 8009924:	6033      	strmi	r3, [r6, #0]
 8009926:	6825      	ldr	r5, [r4, #0]
 8009928:	f015 0506 	ands.w	r5, r5, #6
 800992c:	d106      	bne.n	800993c <_printf_common+0x48>
 800992e:	f104 0a19 	add.w	sl, r4, #25
 8009932:	68e3      	ldr	r3, [r4, #12]
 8009934:	6832      	ldr	r2, [r6, #0]
 8009936:	1a9b      	subs	r3, r3, r2
 8009938:	42ab      	cmp	r3, r5
 800993a:	dc26      	bgt.n	800998a <_printf_common+0x96>
 800993c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009940:	1e13      	subs	r3, r2, #0
 8009942:	6822      	ldr	r2, [r4, #0]
 8009944:	bf18      	it	ne
 8009946:	2301      	movne	r3, #1
 8009948:	0692      	lsls	r2, r2, #26
 800994a:	d42b      	bmi.n	80099a4 <_printf_common+0xb0>
 800994c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009950:	4649      	mov	r1, r9
 8009952:	4638      	mov	r0, r7
 8009954:	47c0      	blx	r8
 8009956:	3001      	adds	r0, #1
 8009958:	d01e      	beq.n	8009998 <_printf_common+0xa4>
 800995a:	6823      	ldr	r3, [r4, #0]
 800995c:	68e5      	ldr	r5, [r4, #12]
 800995e:	6832      	ldr	r2, [r6, #0]
 8009960:	f003 0306 	and.w	r3, r3, #6
 8009964:	2b04      	cmp	r3, #4
 8009966:	bf08      	it	eq
 8009968:	1aad      	subeq	r5, r5, r2
 800996a:	68a3      	ldr	r3, [r4, #8]
 800996c:	6922      	ldr	r2, [r4, #16]
 800996e:	bf0c      	ite	eq
 8009970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009974:	2500      	movne	r5, #0
 8009976:	4293      	cmp	r3, r2
 8009978:	bfc4      	itt	gt
 800997a:	1a9b      	subgt	r3, r3, r2
 800997c:	18ed      	addgt	r5, r5, r3
 800997e:	2600      	movs	r6, #0
 8009980:	341a      	adds	r4, #26
 8009982:	42b5      	cmp	r5, r6
 8009984:	d11a      	bne.n	80099bc <_printf_common+0xc8>
 8009986:	2000      	movs	r0, #0
 8009988:	e008      	b.n	800999c <_printf_common+0xa8>
 800998a:	2301      	movs	r3, #1
 800998c:	4652      	mov	r2, sl
 800998e:	4649      	mov	r1, r9
 8009990:	4638      	mov	r0, r7
 8009992:	47c0      	blx	r8
 8009994:	3001      	adds	r0, #1
 8009996:	d103      	bne.n	80099a0 <_printf_common+0xac>
 8009998:	f04f 30ff 	mov.w	r0, #4294967295
 800999c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099a0:	3501      	adds	r5, #1
 80099a2:	e7c6      	b.n	8009932 <_printf_common+0x3e>
 80099a4:	18e1      	adds	r1, r4, r3
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	2030      	movs	r0, #48	; 0x30
 80099aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80099ae:	4422      	add	r2, r4
 80099b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80099b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80099b8:	3302      	adds	r3, #2
 80099ba:	e7c7      	b.n	800994c <_printf_common+0x58>
 80099bc:	2301      	movs	r3, #1
 80099be:	4622      	mov	r2, r4
 80099c0:	4649      	mov	r1, r9
 80099c2:	4638      	mov	r0, r7
 80099c4:	47c0      	blx	r8
 80099c6:	3001      	adds	r0, #1
 80099c8:	d0e6      	beq.n	8009998 <_printf_common+0xa4>
 80099ca:	3601      	adds	r6, #1
 80099cc:	e7d9      	b.n	8009982 <_printf_common+0x8e>
	...

080099d0 <_printf_i>:
 80099d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80099d4:	7e0f      	ldrb	r7, [r1, #24]
 80099d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80099d8:	2f78      	cmp	r7, #120	; 0x78
 80099da:	4691      	mov	r9, r2
 80099dc:	4680      	mov	r8, r0
 80099de:	460c      	mov	r4, r1
 80099e0:	469a      	mov	sl, r3
 80099e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80099e6:	d807      	bhi.n	80099f8 <_printf_i+0x28>
 80099e8:	2f62      	cmp	r7, #98	; 0x62
 80099ea:	d80a      	bhi.n	8009a02 <_printf_i+0x32>
 80099ec:	2f00      	cmp	r7, #0
 80099ee:	f000 80d8 	beq.w	8009ba2 <_printf_i+0x1d2>
 80099f2:	2f58      	cmp	r7, #88	; 0x58
 80099f4:	f000 80a3 	beq.w	8009b3e <_printf_i+0x16e>
 80099f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009a00:	e03a      	b.n	8009a78 <_printf_i+0xa8>
 8009a02:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009a06:	2b15      	cmp	r3, #21
 8009a08:	d8f6      	bhi.n	80099f8 <_printf_i+0x28>
 8009a0a:	a101      	add	r1, pc, #4	; (adr r1, 8009a10 <_printf_i+0x40>)
 8009a0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009a10:	08009a69 	.word	0x08009a69
 8009a14:	08009a7d 	.word	0x08009a7d
 8009a18:	080099f9 	.word	0x080099f9
 8009a1c:	080099f9 	.word	0x080099f9
 8009a20:	080099f9 	.word	0x080099f9
 8009a24:	080099f9 	.word	0x080099f9
 8009a28:	08009a7d 	.word	0x08009a7d
 8009a2c:	080099f9 	.word	0x080099f9
 8009a30:	080099f9 	.word	0x080099f9
 8009a34:	080099f9 	.word	0x080099f9
 8009a38:	080099f9 	.word	0x080099f9
 8009a3c:	08009b89 	.word	0x08009b89
 8009a40:	08009aad 	.word	0x08009aad
 8009a44:	08009b6b 	.word	0x08009b6b
 8009a48:	080099f9 	.word	0x080099f9
 8009a4c:	080099f9 	.word	0x080099f9
 8009a50:	08009bab 	.word	0x08009bab
 8009a54:	080099f9 	.word	0x080099f9
 8009a58:	08009aad 	.word	0x08009aad
 8009a5c:	080099f9 	.word	0x080099f9
 8009a60:	080099f9 	.word	0x080099f9
 8009a64:	08009b73 	.word	0x08009b73
 8009a68:	682b      	ldr	r3, [r5, #0]
 8009a6a:	1d1a      	adds	r2, r3, #4
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	602a      	str	r2, [r5, #0]
 8009a70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009a74:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e0a3      	b.n	8009bc4 <_printf_i+0x1f4>
 8009a7c:	6820      	ldr	r0, [r4, #0]
 8009a7e:	6829      	ldr	r1, [r5, #0]
 8009a80:	0606      	lsls	r6, r0, #24
 8009a82:	f101 0304 	add.w	r3, r1, #4
 8009a86:	d50a      	bpl.n	8009a9e <_printf_i+0xce>
 8009a88:	680e      	ldr	r6, [r1, #0]
 8009a8a:	602b      	str	r3, [r5, #0]
 8009a8c:	2e00      	cmp	r6, #0
 8009a8e:	da03      	bge.n	8009a98 <_printf_i+0xc8>
 8009a90:	232d      	movs	r3, #45	; 0x2d
 8009a92:	4276      	negs	r6, r6
 8009a94:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a98:	485e      	ldr	r0, [pc, #376]	; (8009c14 <_printf_i+0x244>)
 8009a9a:	230a      	movs	r3, #10
 8009a9c:	e019      	b.n	8009ad2 <_printf_i+0x102>
 8009a9e:	680e      	ldr	r6, [r1, #0]
 8009aa0:	602b      	str	r3, [r5, #0]
 8009aa2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009aa6:	bf18      	it	ne
 8009aa8:	b236      	sxthne	r6, r6
 8009aaa:	e7ef      	b.n	8009a8c <_printf_i+0xbc>
 8009aac:	682b      	ldr	r3, [r5, #0]
 8009aae:	6820      	ldr	r0, [r4, #0]
 8009ab0:	1d19      	adds	r1, r3, #4
 8009ab2:	6029      	str	r1, [r5, #0]
 8009ab4:	0601      	lsls	r1, r0, #24
 8009ab6:	d501      	bpl.n	8009abc <_printf_i+0xec>
 8009ab8:	681e      	ldr	r6, [r3, #0]
 8009aba:	e002      	b.n	8009ac2 <_printf_i+0xf2>
 8009abc:	0646      	lsls	r6, r0, #25
 8009abe:	d5fb      	bpl.n	8009ab8 <_printf_i+0xe8>
 8009ac0:	881e      	ldrh	r6, [r3, #0]
 8009ac2:	4854      	ldr	r0, [pc, #336]	; (8009c14 <_printf_i+0x244>)
 8009ac4:	2f6f      	cmp	r7, #111	; 0x6f
 8009ac6:	bf0c      	ite	eq
 8009ac8:	2308      	moveq	r3, #8
 8009aca:	230a      	movne	r3, #10
 8009acc:	2100      	movs	r1, #0
 8009ace:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ad2:	6865      	ldr	r5, [r4, #4]
 8009ad4:	60a5      	str	r5, [r4, #8]
 8009ad6:	2d00      	cmp	r5, #0
 8009ad8:	bfa2      	ittt	ge
 8009ada:	6821      	ldrge	r1, [r4, #0]
 8009adc:	f021 0104 	bicge.w	r1, r1, #4
 8009ae0:	6021      	strge	r1, [r4, #0]
 8009ae2:	b90e      	cbnz	r6, 8009ae8 <_printf_i+0x118>
 8009ae4:	2d00      	cmp	r5, #0
 8009ae6:	d04d      	beq.n	8009b84 <_printf_i+0x1b4>
 8009ae8:	4615      	mov	r5, r2
 8009aea:	fbb6 f1f3 	udiv	r1, r6, r3
 8009aee:	fb03 6711 	mls	r7, r3, r1, r6
 8009af2:	5dc7      	ldrb	r7, [r0, r7]
 8009af4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009af8:	4637      	mov	r7, r6
 8009afa:	42bb      	cmp	r3, r7
 8009afc:	460e      	mov	r6, r1
 8009afe:	d9f4      	bls.n	8009aea <_printf_i+0x11a>
 8009b00:	2b08      	cmp	r3, #8
 8009b02:	d10b      	bne.n	8009b1c <_printf_i+0x14c>
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	07de      	lsls	r6, r3, #31
 8009b08:	d508      	bpl.n	8009b1c <_printf_i+0x14c>
 8009b0a:	6923      	ldr	r3, [r4, #16]
 8009b0c:	6861      	ldr	r1, [r4, #4]
 8009b0e:	4299      	cmp	r1, r3
 8009b10:	bfde      	ittt	le
 8009b12:	2330      	movle	r3, #48	; 0x30
 8009b14:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009b18:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009b1c:	1b52      	subs	r2, r2, r5
 8009b1e:	6122      	str	r2, [r4, #16]
 8009b20:	f8cd a000 	str.w	sl, [sp]
 8009b24:	464b      	mov	r3, r9
 8009b26:	aa03      	add	r2, sp, #12
 8009b28:	4621      	mov	r1, r4
 8009b2a:	4640      	mov	r0, r8
 8009b2c:	f7ff fee2 	bl	80098f4 <_printf_common>
 8009b30:	3001      	adds	r0, #1
 8009b32:	d14c      	bne.n	8009bce <_printf_i+0x1fe>
 8009b34:	f04f 30ff 	mov.w	r0, #4294967295
 8009b38:	b004      	add	sp, #16
 8009b3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b3e:	4835      	ldr	r0, [pc, #212]	; (8009c14 <_printf_i+0x244>)
 8009b40:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009b44:	6829      	ldr	r1, [r5, #0]
 8009b46:	6823      	ldr	r3, [r4, #0]
 8009b48:	f851 6b04 	ldr.w	r6, [r1], #4
 8009b4c:	6029      	str	r1, [r5, #0]
 8009b4e:	061d      	lsls	r5, r3, #24
 8009b50:	d514      	bpl.n	8009b7c <_printf_i+0x1ac>
 8009b52:	07df      	lsls	r7, r3, #31
 8009b54:	bf44      	itt	mi
 8009b56:	f043 0320 	orrmi.w	r3, r3, #32
 8009b5a:	6023      	strmi	r3, [r4, #0]
 8009b5c:	b91e      	cbnz	r6, 8009b66 <_printf_i+0x196>
 8009b5e:	6823      	ldr	r3, [r4, #0]
 8009b60:	f023 0320 	bic.w	r3, r3, #32
 8009b64:	6023      	str	r3, [r4, #0]
 8009b66:	2310      	movs	r3, #16
 8009b68:	e7b0      	b.n	8009acc <_printf_i+0xfc>
 8009b6a:	6823      	ldr	r3, [r4, #0]
 8009b6c:	f043 0320 	orr.w	r3, r3, #32
 8009b70:	6023      	str	r3, [r4, #0]
 8009b72:	2378      	movs	r3, #120	; 0x78
 8009b74:	4828      	ldr	r0, [pc, #160]	; (8009c18 <_printf_i+0x248>)
 8009b76:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009b7a:	e7e3      	b.n	8009b44 <_printf_i+0x174>
 8009b7c:	0659      	lsls	r1, r3, #25
 8009b7e:	bf48      	it	mi
 8009b80:	b2b6      	uxthmi	r6, r6
 8009b82:	e7e6      	b.n	8009b52 <_printf_i+0x182>
 8009b84:	4615      	mov	r5, r2
 8009b86:	e7bb      	b.n	8009b00 <_printf_i+0x130>
 8009b88:	682b      	ldr	r3, [r5, #0]
 8009b8a:	6826      	ldr	r6, [r4, #0]
 8009b8c:	6961      	ldr	r1, [r4, #20]
 8009b8e:	1d18      	adds	r0, r3, #4
 8009b90:	6028      	str	r0, [r5, #0]
 8009b92:	0635      	lsls	r5, r6, #24
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	d501      	bpl.n	8009b9c <_printf_i+0x1cc>
 8009b98:	6019      	str	r1, [r3, #0]
 8009b9a:	e002      	b.n	8009ba2 <_printf_i+0x1d2>
 8009b9c:	0670      	lsls	r0, r6, #25
 8009b9e:	d5fb      	bpl.n	8009b98 <_printf_i+0x1c8>
 8009ba0:	8019      	strh	r1, [r3, #0]
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	6123      	str	r3, [r4, #16]
 8009ba6:	4615      	mov	r5, r2
 8009ba8:	e7ba      	b.n	8009b20 <_printf_i+0x150>
 8009baa:	682b      	ldr	r3, [r5, #0]
 8009bac:	1d1a      	adds	r2, r3, #4
 8009bae:	602a      	str	r2, [r5, #0]
 8009bb0:	681d      	ldr	r5, [r3, #0]
 8009bb2:	6862      	ldr	r2, [r4, #4]
 8009bb4:	2100      	movs	r1, #0
 8009bb6:	4628      	mov	r0, r5
 8009bb8:	f7f6 fb4a 	bl	8000250 <memchr>
 8009bbc:	b108      	cbz	r0, 8009bc2 <_printf_i+0x1f2>
 8009bbe:	1b40      	subs	r0, r0, r5
 8009bc0:	6060      	str	r0, [r4, #4]
 8009bc2:	6863      	ldr	r3, [r4, #4]
 8009bc4:	6123      	str	r3, [r4, #16]
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009bcc:	e7a8      	b.n	8009b20 <_printf_i+0x150>
 8009bce:	6923      	ldr	r3, [r4, #16]
 8009bd0:	462a      	mov	r2, r5
 8009bd2:	4649      	mov	r1, r9
 8009bd4:	4640      	mov	r0, r8
 8009bd6:	47d0      	blx	sl
 8009bd8:	3001      	adds	r0, #1
 8009bda:	d0ab      	beq.n	8009b34 <_printf_i+0x164>
 8009bdc:	6823      	ldr	r3, [r4, #0]
 8009bde:	079b      	lsls	r3, r3, #30
 8009be0:	d413      	bmi.n	8009c0a <_printf_i+0x23a>
 8009be2:	68e0      	ldr	r0, [r4, #12]
 8009be4:	9b03      	ldr	r3, [sp, #12]
 8009be6:	4298      	cmp	r0, r3
 8009be8:	bfb8      	it	lt
 8009bea:	4618      	movlt	r0, r3
 8009bec:	e7a4      	b.n	8009b38 <_printf_i+0x168>
 8009bee:	2301      	movs	r3, #1
 8009bf0:	4632      	mov	r2, r6
 8009bf2:	4649      	mov	r1, r9
 8009bf4:	4640      	mov	r0, r8
 8009bf6:	47d0      	blx	sl
 8009bf8:	3001      	adds	r0, #1
 8009bfa:	d09b      	beq.n	8009b34 <_printf_i+0x164>
 8009bfc:	3501      	adds	r5, #1
 8009bfe:	68e3      	ldr	r3, [r4, #12]
 8009c00:	9903      	ldr	r1, [sp, #12]
 8009c02:	1a5b      	subs	r3, r3, r1
 8009c04:	42ab      	cmp	r3, r5
 8009c06:	dcf2      	bgt.n	8009bee <_printf_i+0x21e>
 8009c08:	e7eb      	b.n	8009be2 <_printf_i+0x212>
 8009c0a:	2500      	movs	r5, #0
 8009c0c:	f104 0619 	add.w	r6, r4, #25
 8009c10:	e7f5      	b.n	8009bfe <_printf_i+0x22e>
 8009c12:	bf00      	nop
 8009c14:	0800dd36 	.word	0x0800dd36
 8009c18:	0800dd47 	.word	0x0800dd47

08009c1c <_scanf_float>:
 8009c1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c20:	b087      	sub	sp, #28
 8009c22:	4617      	mov	r7, r2
 8009c24:	9303      	str	r3, [sp, #12]
 8009c26:	688b      	ldr	r3, [r1, #8]
 8009c28:	1e5a      	subs	r2, r3, #1
 8009c2a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009c2e:	bf83      	ittte	hi
 8009c30:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009c34:	195b      	addhi	r3, r3, r5
 8009c36:	9302      	strhi	r3, [sp, #8]
 8009c38:	2300      	movls	r3, #0
 8009c3a:	bf86      	itte	hi
 8009c3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009c40:	608b      	strhi	r3, [r1, #8]
 8009c42:	9302      	strls	r3, [sp, #8]
 8009c44:	680b      	ldr	r3, [r1, #0]
 8009c46:	468b      	mov	fp, r1
 8009c48:	2500      	movs	r5, #0
 8009c4a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8009c4e:	f84b 3b1c 	str.w	r3, [fp], #28
 8009c52:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009c56:	4680      	mov	r8, r0
 8009c58:	460c      	mov	r4, r1
 8009c5a:	465e      	mov	r6, fp
 8009c5c:	46aa      	mov	sl, r5
 8009c5e:	46a9      	mov	r9, r5
 8009c60:	9501      	str	r5, [sp, #4]
 8009c62:	68a2      	ldr	r2, [r4, #8]
 8009c64:	b152      	cbz	r2, 8009c7c <_scanf_float+0x60>
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	2b4e      	cmp	r3, #78	; 0x4e
 8009c6c:	d864      	bhi.n	8009d38 <_scanf_float+0x11c>
 8009c6e:	2b40      	cmp	r3, #64	; 0x40
 8009c70:	d83c      	bhi.n	8009cec <_scanf_float+0xd0>
 8009c72:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8009c76:	b2c8      	uxtb	r0, r1
 8009c78:	280e      	cmp	r0, #14
 8009c7a:	d93a      	bls.n	8009cf2 <_scanf_float+0xd6>
 8009c7c:	f1b9 0f00 	cmp.w	r9, #0
 8009c80:	d003      	beq.n	8009c8a <_scanf_float+0x6e>
 8009c82:	6823      	ldr	r3, [r4, #0]
 8009c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c88:	6023      	str	r3, [r4, #0]
 8009c8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c8e:	f1ba 0f01 	cmp.w	sl, #1
 8009c92:	f200 8113 	bhi.w	8009ebc <_scanf_float+0x2a0>
 8009c96:	455e      	cmp	r6, fp
 8009c98:	f200 8105 	bhi.w	8009ea6 <_scanf_float+0x28a>
 8009c9c:	2501      	movs	r5, #1
 8009c9e:	4628      	mov	r0, r5
 8009ca0:	b007      	add	sp, #28
 8009ca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009caa:	2a0d      	cmp	r2, #13
 8009cac:	d8e6      	bhi.n	8009c7c <_scanf_float+0x60>
 8009cae:	a101      	add	r1, pc, #4	; (adr r1, 8009cb4 <_scanf_float+0x98>)
 8009cb0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009cb4:	08009df3 	.word	0x08009df3
 8009cb8:	08009c7d 	.word	0x08009c7d
 8009cbc:	08009c7d 	.word	0x08009c7d
 8009cc0:	08009c7d 	.word	0x08009c7d
 8009cc4:	08009e53 	.word	0x08009e53
 8009cc8:	08009e2b 	.word	0x08009e2b
 8009ccc:	08009c7d 	.word	0x08009c7d
 8009cd0:	08009c7d 	.word	0x08009c7d
 8009cd4:	08009e01 	.word	0x08009e01
 8009cd8:	08009c7d 	.word	0x08009c7d
 8009cdc:	08009c7d 	.word	0x08009c7d
 8009ce0:	08009c7d 	.word	0x08009c7d
 8009ce4:	08009c7d 	.word	0x08009c7d
 8009ce8:	08009db9 	.word	0x08009db9
 8009cec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009cf0:	e7db      	b.n	8009caa <_scanf_float+0x8e>
 8009cf2:	290e      	cmp	r1, #14
 8009cf4:	d8c2      	bhi.n	8009c7c <_scanf_float+0x60>
 8009cf6:	a001      	add	r0, pc, #4	; (adr r0, 8009cfc <_scanf_float+0xe0>)
 8009cf8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009cfc:	08009dab 	.word	0x08009dab
 8009d00:	08009c7d 	.word	0x08009c7d
 8009d04:	08009dab 	.word	0x08009dab
 8009d08:	08009e3f 	.word	0x08009e3f
 8009d0c:	08009c7d 	.word	0x08009c7d
 8009d10:	08009d59 	.word	0x08009d59
 8009d14:	08009d95 	.word	0x08009d95
 8009d18:	08009d95 	.word	0x08009d95
 8009d1c:	08009d95 	.word	0x08009d95
 8009d20:	08009d95 	.word	0x08009d95
 8009d24:	08009d95 	.word	0x08009d95
 8009d28:	08009d95 	.word	0x08009d95
 8009d2c:	08009d95 	.word	0x08009d95
 8009d30:	08009d95 	.word	0x08009d95
 8009d34:	08009d95 	.word	0x08009d95
 8009d38:	2b6e      	cmp	r3, #110	; 0x6e
 8009d3a:	d809      	bhi.n	8009d50 <_scanf_float+0x134>
 8009d3c:	2b60      	cmp	r3, #96	; 0x60
 8009d3e:	d8b2      	bhi.n	8009ca6 <_scanf_float+0x8a>
 8009d40:	2b54      	cmp	r3, #84	; 0x54
 8009d42:	d077      	beq.n	8009e34 <_scanf_float+0x218>
 8009d44:	2b59      	cmp	r3, #89	; 0x59
 8009d46:	d199      	bne.n	8009c7c <_scanf_float+0x60>
 8009d48:	2d07      	cmp	r5, #7
 8009d4a:	d197      	bne.n	8009c7c <_scanf_float+0x60>
 8009d4c:	2508      	movs	r5, #8
 8009d4e:	e029      	b.n	8009da4 <_scanf_float+0x188>
 8009d50:	2b74      	cmp	r3, #116	; 0x74
 8009d52:	d06f      	beq.n	8009e34 <_scanf_float+0x218>
 8009d54:	2b79      	cmp	r3, #121	; 0x79
 8009d56:	e7f6      	b.n	8009d46 <_scanf_float+0x12a>
 8009d58:	6821      	ldr	r1, [r4, #0]
 8009d5a:	05c8      	lsls	r0, r1, #23
 8009d5c:	d51a      	bpl.n	8009d94 <_scanf_float+0x178>
 8009d5e:	9b02      	ldr	r3, [sp, #8]
 8009d60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8009d64:	6021      	str	r1, [r4, #0]
 8009d66:	f109 0901 	add.w	r9, r9, #1
 8009d6a:	b11b      	cbz	r3, 8009d74 <_scanf_float+0x158>
 8009d6c:	3b01      	subs	r3, #1
 8009d6e:	3201      	adds	r2, #1
 8009d70:	9302      	str	r3, [sp, #8]
 8009d72:	60a2      	str	r2, [r4, #8]
 8009d74:	68a3      	ldr	r3, [r4, #8]
 8009d76:	3b01      	subs	r3, #1
 8009d78:	60a3      	str	r3, [r4, #8]
 8009d7a:	6923      	ldr	r3, [r4, #16]
 8009d7c:	3301      	adds	r3, #1
 8009d7e:	6123      	str	r3, [r4, #16]
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	3b01      	subs	r3, #1
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	607b      	str	r3, [r7, #4]
 8009d88:	f340 8084 	ble.w	8009e94 <_scanf_float+0x278>
 8009d8c:	683b      	ldr	r3, [r7, #0]
 8009d8e:	3301      	adds	r3, #1
 8009d90:	603b      	str	r3, [r7, #0]
 8009d92:	e766      	b.n	8009c62 <_scanf_float+0x46>
 8009d94:	eb1a 0f05 	cmn.w	sl, r5
 8009d98:	f47f af70 	bne.w	8009c7c <_scanf_float+0x60>
 8009d9c:	6822      	ldr	r2, [r4, #0]
 8009d9e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8009da2:	6022      	str	r2, [r4, #0]
 8009da4:	f806 3b01 	strb.w	r3, [r6], #1
 8009da8:	e7e4      	b.n	8009d74 <_scanf_float+0x158>
 8009daa:	6822      	ldr	r2, [r4, #0]
 8009dac:	0610      	lsls	r0, r2, #24
 8009dae:	f57f af65 	bpl.w	8009c7c <_scanf_float+0x60>
 8009db2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009db6:	e7f4      	b.n	8009da2 <_scanf_float+0x186>
 8009db8:	f1ba 0f00 	cmp.w	sl, #0
 8009dbc:	d10e      	bne.n	8009ddc <_scanf_float+0x1c0>
 8009dbe:	f1b9 0f00 	cmp.w	r9, #0
 8009dc2:	d10e      	bne.n	8009de2 <_scanf_float+0x1c6>
 8009dc4:	6822      	ldr	r2, [r4, #0]
 8009dc6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009dca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009dce:	d108      	bne.n	8009de2 <_scanf_float+0x1c6>
 8009dd0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009dd4:	6022      	str	r2, [r4, #0]
 8009dd6:	f04f 0a01 	mov.w	sl, #1
 8009dda:	e7e3      	b.n	8009da4 <_scanf_float+0x188>
 8009ddc:	f1ba 0f02 	cmp.w	sl, #2
 8009de0:	d055      	beq.n	8009e8e <_scanf_float+0x272>
 8009de2:	2d01      	cmp	r5, #1
 8009de4:	d002      	beq.n	8009dec <_scanf_float+0x1d0>
 8009de6:	2d04      	cmp	r5, #4
 8009de8:	f47f af48 	bne.w	8009c7c <_scanf_float+0x60>
 8009dec:	3501      	adds	r5, #1
 8009dee:	b2ed      	uxtb	r5, r5
 8009df0:	e7d8      	b.n	8009da4 <_scanf_float+0x188>
 8009df2:	f1ba 0f01 	cmp.w	sl, #1
 8009df6:	f47f af41 	bne.w	8009c7c <_scanf_float+0x60>
 8009dfa:	f04f 0a02 	mov.w	sl, #2
 8009dfe:	e7d1      	b.n	8009da4 <_scanf_float+0x188>
 8009e00:	b97d      	cbnz	r5, 8009e22 <_scanf_float+0x206>
 8009e02:	f1b9 0f00 	cmp.w	r9, #0
 8009e06:	f47f af3c 	bne.w	8009c82 <_scanf_float+0x66>
 8009e0a:	6822      	ldr	r2, [r4, #0]
 8009e0c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009e10:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009e14:	f47f af39 	bne.w	8009c8a <_scanf_float+0x6e>
 8009e18:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e1c:	6022      	str	r2, [r4, #0]
 8009e1e:	2501      	movs	r5, #1
 8009e20:	e7c0      	b.n	8009da4 <_scanf_float+0x188>
 8009e22:	2d03      	cmp	r5, #3
 8009e24:	d0e2      	beq.n	8009dec <_scanf_float+0x1d0>
 8009e26:	2d05      	cmp	r5, #5
 8009e28:	e7de      	b.n	8009de8 <_scanf_float+0x1cc>
 8009e2a:	2d02      	cmp	r5, #2
 8009e2c:	f47f af26 	bne.w	8009c7c <_scanf_float+0x60>
 8009e30:	2503      	movs	r5, #3
 8009e32:	e7b7      	b.n	8009da4 <_scanf_float+0x188>
 8009e34:	2d06      	cmp	r5, #6
 8009e36:	f47f af21 	bne.w	8009c7c <_scanf_float+0x60>
 8009e3a:	2507      	movs	r5, #7
 8009e3c:	e7b2      	b.n	8009da4 <_scanf_float+0x188>
 8009e3e:	6822      	ldr	r2, [r4, #0]
 8009e40:	0591      	lsls	r1, r2, #22
 8009e42:	f57f af1b 	bpl.w	8009c7c <_scanf_float+0x60>
 8009e46:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8009e4a:	6022      	str	r2, [r4, #0]
 8009e4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8009e50:	e7a8      	b.n	8009da4 <_scanf_float+0x188>
 8009e52:	6822      	ldr	r2, [r4, #0]
 8009e54:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8009e58:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009e5c:	d006      	beq.n	8009e6c <_scanf_float+0x250>
 8009e5e:	0550      	lsls	r0, r2, #21
 8009e60:	f57f af0c 	bpl.w	8009c7c <_scanf_float+0x60>
 8009e64:	f1b9 0f00 	cmp.w	r9, #0
 8009e68:	f43f af0f 	beq.w	8009c8a <_scanf_float+0x6e>
 8009e6c:	0591      	lsls	r1, r2, #22
 8009e6e:	bf58      	it	pl
 8009e70:	9901      	ldrpl	r1, [sp, #4]
 8009e72:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009e76:	bf58      	it	pl
 8009e78:	eba9 0101 	subpl.w	r1, r9, r1
 8009e7c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8009e80:	bf58      	it	pl
 8009e82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8009e86:	6022      	str	r2, [r4, #0]
 8009e88:	f04f 0900 	mov.w	r9, #0
 8009e8c:	e78a      	b.n	8009da4 <_scanf_float+0x188>
 8009e8e:	f04f 0a03 	mov.w	sl, #3
 8009e92:	e787      	b.n	8009da4 <_scanf_float+0x188>
 8009e94:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009e98:	4639      	mov	r1, r7
 8009e9a:	4640      	mov	r0, r8
 8009e9c:	4798      	blx	r3
 8009e9e:	2800      	cmp	r0, #0
 8009ea0:	f43f aedf 	beq.w	8009c62 <_scanf_float+0x46>
 8009ea4:	e6ea      	b.n	8009c7c <_scanf_float+0x60>
 8009ea6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009eaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009eae:	463a      	mov	r2, r7
 8009eb0:	4640      	mov	r0, r8
 8009eb2:	4798      	blx	r3
 8009eb4:	6923      	ldr	r3, [r4, #16]
 8009eb6:	3b01      	subs	r3, #1
 8009eb8:	6123      	str	r3, [r4, #16]
 8009eba:	e6ec      	b.n	8009c96 <_scanf_float+0x7a>
 8009ebc:	1e6b      	subs	r3, r5, #1
 8009ebe:	2b06      	cmp	r3, #6
 8009ec0:	d825      	bhi.n	8009f0e <_scanf_float+0x2f2>
 8009ec2:	2d02      	cmp	r5, #2
 8009ec4:	d836      	bhi.n	8009f34 <_scanf_float+0x318>
 8009ec6:	455e      	cmp	r6, fp
 8009ec8:	f67f aee8 	bls.w	8009c9c <_scanf_float+0x80>
 8009ecc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ed0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009ed4:	463a      	mov	r2, r7
 8009ed6:	4640      	mov	r0, r8
 8009ed8:	4798      	blx	r3
 8009eda:	6923      	ldr	r3, [r4, #16]
 8009edc:	3b01      	subs	r3, #1
 8009ede:	6123      	str	r3, [r4, #16]
 8009ee0:	e7f1      	b.n	8009ec6 <_scanf_float+0x2aa>
 8009ee2:	9802      	ldr	r0, [sp, #8]
 8009ee4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009ee8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009eec:	9002      	str	r0, [sp, #8]
 8009eee:	463a      	mov	r2, r7
 8009ef0:	4640      	mov	r0, r8
 8009ef2:	4798      	blx	r3
 8009ef4:	6923      	ldr	r3, [r4, #16]
 8009ef6:	3b01      	subs	r3, #1
 8009ef8:	6123      	str	r3, [r4, #16]
 8009efa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009efe:	fa5f fa8a 	uxtb.w	sl, sl
 8009f02:	f1ba 0f02 	cmp.w	sl, #2
 8009f06:	d1ec      	bne.n	8009ee2 <_scanf_float+0x2c6>
 8009f08:	3d03      	subs	r5, #3
 8009f0a:	b2ed      	uxtb	r5, r5
 8009f0c:	1b76      	subs	r6, r6, r5
 8009f0e:	6823      	ldr	r3, [r4, #0]
 8009f10:	05da      	lsls	r2, r3, #23
 8009f12:	d52f      	bpl.n	8009f74 <_scanf_float+0x358>
 8009f14:	055b      	lsls	r3, r3, #21
 8009f16:	d510      	bpl.n	8009f3a <_scanf_float+0x31e>
 8009f18:	455e      	cmp	r6, fp
 8009f1a:	f67f aebf 	bls.w	8009c9c <_scanf_float+0x80>
 8009f1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009f26:	463a      	mov	r2, r7
 8009f28:	4640      	mov	r0, r8
 8009f2a:	4798      	blx	r3
 8009f2c:	6923      	ldr	r3, [r4, #16]
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	6123      	str	r3, [r4, #16]
 8009f32:	e7f1      	b.n	8009f18 <_scanf_float+0x2fc>
 8009f34:	46aa      	mov	sl, r5
 8009f36:	9602      	str	r6, [sp, #8]
 8009f38:	e7df      	b.n	8009efa <_scanf_float+0x2de>
 8009f3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009f3e:	6923      	ldr	r3, [r4, #16]
 8009f40:	2965      	cmp	r1, #101	; 0x65
 8009f42:	f103 33ff 	add.w	r3, r3, #4294967295
 8009f46:	f106 35ff 	add.w	r5, r6, #4294967295
 8009f4a:	6123      	str	r3, [r4, #16]
 8009f4c:	d00c      	beq.n	8009f68 <_scanf_float+0x34c>
 8009f4e:	2945      	cmp	r1, #69	; 0x45
 8009f50:	d00a      	beq.n	8009f68 <_scanf_float+0x34c>
 8009f52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f56:	463a      	mov	r2, r7
 8009f58:	4640      	mov	r0, r8
 8009f5a:	4798      	blx	r3
 8009f5c:	6923      	ldr	r3, [r4, #16]
 8009f5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8009f62:	3b01      	subs	r3, #1
 8009f64:	1eb5      	subs	r5, r6, #2
 8009f66:	6123      	str	r3, [r4, #16]
 8009f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009f6c:	463a      	mov	r2, r7
 8009f6e:	4640      	mov	r0, r8
 8009f70:	4798      	blx	r3
 8009f72:	462e      	mov	r6, r5
 8009f74:	6825      	ldr	r5, [r4, #0]
 8009f76:	f015 0510 	ands.w	r5, r5, #16
 8009f7a:	d14e      	bne.n	800a01a <_scanf_float+0x3fe>
 8009f7c:	7035      	strb	r5, [r6, #0]
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009f84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f88:	d119      	bne.n	8009fbe <_scanf_float+0x3a2>
 8009f8a:	9b01      	ldr	r3, [sp, #4]
 8009f8c:	454b      	cmp	r3, r9
 8009f8e:	eba3 0209 	sub.w	r2, r3, r9
 8009f92:	d121      	bne.n	8009fd8 <_scanf_float+0x3bc>
 8009f94:	2200      	movs	r2, #0
 8009f96:	4659      	mov	r1, fp
 8009f98:	4640      	mov	r0, r8
 8009f9a:	f000 fe4b 	bl	800ac34 <_strtod_r>
 8009f9e:	6822      	ldr	r2, [r4, #0]
 8009fa0:	9b03      	ldr	r3, [sp, #12]
 8009fa2:	f012 0f02 	tst.w	r2, #2
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	d021      	beq.n	8009fee <_scanf_float+0x3d2>
 8009faa:	9903      	ldr	r1, [sp, #12]
 8009fac:	1d1a      	adds	r2, r3, #4
 8009fae:	600a      	str	r2, [r1, #0]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	ed83 0b00 	vstr	d0, [r3]
 8009fb6:	68e3      	ldr	r3, [r4, #12]
 8009fb8:	3301      	adds	r3, #1
 8009fba:	60e3      	str	r3, [r4, #12]
 8009fbc:	e66f      	b.n	8009c9e <_scanf_float+0x82>
 8009fbe:	9b04      	ldr	r3, [sp, #16]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d0e7      	beq.n	8009f94 <_scanf_float+0x378>
 8009fc4:	9905      	ldr	r1, [sp, #20]
 8009fc6:	230a      	movs	r3, #10
 8009fc8:	462a      	mov	r2, r5
 8009fca:	3101      	adds	r1, #1
 8009fcc:	4640      	mov	r0, r8
 8009fce:	f000 feb9 	bl	800ad44 <_strtol_r>
 8009fd2:	9b04      	ldr	r3, [sp, #16]
 8009fd4:	9e05      	ldr	r6, [sp, #20]
 8009fd6:	1ac2      	subs	r2, r0, r3
 8009fd8:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009fdc:	429e      	cmp	r6, r3
 8009fde:	bf28      	it	cs
 8009fe0:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009fe4:	490e      	ldr	r1, [pc, #56]	; (800a020 <_scanf_float+0x404>)
 8009fe6:	4630      	mov	r0, r6
 8009fe8:	f000 f834 	bl	800a054 <siprintf>
 8009fec:	e7d2      	b.n	8009f94 <_scanf_float+0x378>
 8009fee:	9903      	ldr	r1, [sp, #12]
 8009ff0:	f012 0f04 	tst.w	r2, #4
 8009ff4:	f103 0204 	add.w	r2, r3, #4
 8009ff8:	600a      	str	r2, [r1, #0]
 8009ffa:	d1d9      	bne.n	8009fb0 <_scanf_float+0x394>
 8009ffc:	eeb4 0b40 	vcmp.f64	d0, d0
 800a000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a004:	681e      	ldr	r6, [r3, #0]
 800a006:	d705      	bvc.n	800a014 <_scanf_float+0x3f8>
 800a008:	4806      	ldr	r0, [pc, #24]	; (800a024 <_scanf_float+0x408>)
 800a00a:	f000 f81d 	bl	800a048 <nanf>
 800a00e:	ed86 0a00 	vstr	s0, [r6]
 800a012:	e7d0      	b.n	8009fb6 <_scanf_float+0x39a>
 800a014:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800a018:	e7f9      	b.n	800a00e <_scanf_float+0x3f2>
 800a01a:	2500      	movs	r5, #0
 800a01c:	e63f      	b.n	8009c9e <_scanf_float+0x82>
 800a01e:	bf00      	nop
 800a020:	0800dd58 	.word	0x0800dd58
 800a024:	0800e1c8 	.word	0x0800e1c8

0800a028 <_sbrk_r>:
 800a028:	b538      	push	{r3, r4, r5, lr}
 800a02a:	4d06      	ldr	r5, [pc, #24]	; (800a044 <_sbrk_r+0x1c>)
 800a02c:	2300      	movs	r3, #0
 800a02e:	4604      	mov	r4, r0
 800a030:	4608      	mov	r0, r1
 800a032:	602b      	str	r3, [r5, #0]
 800a034:	f7f8 f908 	bl	8002248 <_sbrk>
 800a038:	1c43      	adds	r3, r0, #1
 800a03a:	d102      	bne.n	800a042 <_sbrk_r+0x1a>
 800a03c:	682b      	ldr	r3, [r5, #0]
 800a03e:	b103      	cbz	r3, 800a042 <_sbrk_r+0x1a>
 800a040:	6023      	str	r3, [r4, #0]
 800a042:	bd38      	pop	{r3, r4, r5, pc}
 800a044:	20000710 	.word	0x20000710

0800a048 <nanf>:
 800a048:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a050 <nanf+0x8>
 800a04c:	4770      	bx	lr
 800a04e:	bf00      	nop
 800a050:	7fc00000 	.word	0x7fc00000

0800a054 <siprintf>:
 800a054:	b40e      	push	{r1, r2, r3}
 800a056:	b500      	push	{lr}
 800a058:	b09c      	sub	sp, #112	; 0x70
 800a05a:	ab1d      	add	r3, sp, #116	; 0x74
 800a05c:	9002      	str	r0, [sp, #8]
 800a05e:	9006      	str	r0, [sp, #24]
 800a060:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a064:	4809      	ldr	r0, [pc, #36]	; (800a08c <siprintf+0x38>)
 800a066:	9107      	str	r1, [sp, #28]
 800a068:	9104      	str	r1, [sp, #16]
 800a06a:	4909      	ldr	r1, [pc, #36]	; (800a090 <siprintf+0x3c>)
 800a06c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a070:	9105      	str	r1, [sp, #20]
 800a072:	6800      	ldr	r0, [r0, #0]
 800a074:	9301      	str	r3, [sp, #4]
 800a076:	a902      	add	r1, sp, #8
 800a078:	f002 fd22 	bl	800cac0 <_svfiprintf_r>
 800a07c:	9b02      	ldr	r3, [sp, #8]
 800a07e:	2200      	movs	r2, #0
 800a080:	701a      	strb	r2, [r3, #0]
 800a082:	b01c      	add	sp, #112	; 0x70
 800a084:	f85d eb04 	ldr.w	lr, [sp], #4
 800a088:	b003      	add	sp, #12
 800a08a:	4770      	bx	lr
 800a08c:	2000018c 	.word	0x2000018c
 800a090:	ffff0208 	.word	0xffff0208

0800a094 <sulp>:
 800a094:	b570      	push	{r4, r5, r6, lr}
 800a096:	4604      	mov	r4, r0
 800a098:	460d      	mov	r5, r1
 800a09a:	4616      	mov	r6, r2
 800a09c:	ec45 4b10 	vmov	d0, r4, r5
 800a0a0:	f002 fb50 	bl	800c744 <__ulp>
 800a0a4:	b17e      	cbz	r6, 800a0c6 <sulp+0x32>
 800a0a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a0aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	dd09      	ble.n	800a0c6 <sulp+0x32>
 800a0b2:	051b      	lsls	r3, r3, #20
 800a0b4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 800a0b8:	2000      	movs	r0, #0
 800a0ba:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 800a0be:	ec41 0b17 	vmov	d7, r0, r1
 800a0c2:	ee20 0b07 	vmul.f64	d0, d0, d7
 800a0c6:	bd70      	pop	{r4, r5, r6, pc}

0800a0c8 <_strtod_l>:
 800a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	ed2d 8b0e 	vpush	{d8-d14}
 800a0d0:	b097      	sub	sp, #92	; 0x5c
 800a0d2:	461f      	mov	r7, r3
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	9312      	str	r3, [sp, #72]	; 0x48
 800a0d8:	4ba1      	ldr	r3, [pc, #644]	; (800a360 <_strtod_l+0x298>)
 800a0da:	920d      	str	r2, [sp, #52]	; 0x34
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	9307      	str	r3, [sp, #28]
 800a0e0:	4604      	mov	r4, r0
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	468b      	mov	fp, r1
 800a0e6:	f7f6 f8ab 	bl	8000240 <strlen>
 800a0ea:	f04f 0800 	mov.w	r8, #0
 800a0ee:	4605      	mov	r5, r0
 800a0f0:	f04f 0900 	mov.w	r9, #0
 800a0f4:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800a0f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a0fa:	7813      	ldrb	r3, [r2, #0]
 800a0fc:	2b2b      	cmp	r3, #43	; 0x2b
 800a0fe:	d04d      	beq.n	800a19c <_strtod_l+0xd4>
 800a100:	d83a      	bhi.n	800a178 <_strtod_l+0xb0>
 800a102:	2b0d      	cmp	r3, #13
 800a104:	d833      	bhi.n	800a16e <_strtod_l+0xa6>
 800a106:	2b08      	cmp	r3, #8
 800a108:	d833      	bhi.n	800a172 <_strtod_l+0xaa>
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d03d      	beq.n	800a18a <_strtod_l+0xc2>
 800a10e:	2300      	movs	r3, #0
 800a110:	9308      	str	r3, [sp, #32]
 800a112:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800a114:	7833      	ldrb	r3, [r6, #0]
 800a116:	2b30      	cmp	r3, #48	; 0x30
 800a118:	f040 80b0 	bne.w	800a27c <_strtod_l+0x1b4>
 800a11c:	7873      	ldrb	r3, [r6, #1]
 800a11e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a122:	2b58      	cmp	r3, #88	; 0x58
 800a124:	d167      	bne.n	800a1f6 <_strtod_l+0x12e>
 800a126:	9b08      	ldr	r3, [sp, #32]
 800a128:	9301      	str	r3, [sp, #4]
 800a12a:	ab12      	add	r3, sp, #72	; 0x48
 800a12c:	9702      	str	r7, [sp, #8]
 800a12e:	9300      	str	r3, [sp, #0]
 800a130:	4a8c      	ldr	r2, [pc, #560]	; (800a364 <_strtod_l+0x29c>)
 800a132:	ab13      	add	r3, sp, #76	; 0x4c
 800a134:	a911      	add	r1, sp, #68	; 0x44
 800a136:	4620      	mov	r0, r4
 800a138:	f001 fc68 	bl	800ba0c <__gethex>
 800a13c:	f010 0507 	ands.w	r5, r0, #7
 800a140:	4607      	mov	r7, r0
 800a142:	d005      	beq.n	800a150 <_strtod_l+0x88>
 800a144:	2d06      	cmp	r5, #6
 800a146:	d12b      	bne.n	800a1a0 <_strtod_l+0xd8>
 800a148:	3601      	adds	r6, #1
 800a14a:	2300      	movs	r3, #0
 800a14c:	9611      	str	r6, [sp, #68]	; 0x44
 800a14e:	9308      	str	r3, [sp, #32]
 800a150:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a152:	2b00      	cmp	r3, #0
 800a154:	f040 854e 	bne.w	800abf4 <_strtod_l+0xb2c>
 800a158:	9b08      	ldr	r3, [sp, #32]
 800a15a:	b1e3      	cbz	r3, 800a196 <_strtod_l+0xce>
 800a15c:	ec49 8b17 	vmov	d7, r8, r9
 800a160:	eeb1 0b47 	vneg.f64	d0, d7
 800a164:	b017      	add	sp, #92	; 0x5c
 800a166:	ecbd 8b0e 	vpop	{d8-d14}
 800a16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16e:	2b20      	cmp	r3, #32
 800a170:	d1cd      	bne.n	800a10e <_strtod_l+0x46>
 800a172:	3201      	adds	r2, #1
 800a174:	9211      	str	r2, [sp, #68]	; 0x44
 800a176:	e7bf      	b.n	800a0f8 <_strtod_l+0x30>
 800a178:	2b2d      	cmp	r3, #45	; 0x2d
 800a17a:	d1c8      	bne.n	800a10e <_strtod_l+0x46>
 800a17c:	2301      	movs	r3, #1
 800a17e:	9308      	str	r3, [sp, #32]
 800a180:	1c53      	adds	r3, r2, #1
 800a182:	9311      	str	r3, [sp, #68]	; 0x44
 800a184:	7853      	ldrb	r3, [r2, #1]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1c3      	bne.n	800a112 <_strtod_l+0x4a>
 800a18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a18c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800a190:	2b00      	cmp	r3, #0
 800a192:	f040 852d 	bne.w	800abf0 <_strtod_l+0xb28>
 800a196:	ec49 8b10 	vmov	d0, r8, r9
 800a19a:	e7e3      	b.n	800a164 <_strtod_l+0x9c>
 800a19c:	2300      	movs	r3, #0
 800a19e:	e7ee      	b.n	800a17e <_strtod_l+0xb6>
 800a1a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a1a2:	b13a      	cbz	r2, 800a1b4 <_strtod_l+0xec>
 800a1a4:	2135      	movs	r1, #53	; 0x35
 800a1a6:	a814      	add	r0, sp, #80	; 0x50
 800a1a8:	f002 fbd4 	bl	800c954 <__copybits>
 800a1ac:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a1ae:	4620      	mov	r0, r4
 800a1b0:	f001 ff96 	bl	800c0e0 <_Bfree>
 800a1b4:	3d01      	subs	r5, #1
 800a1b6:	2d04      	cmp	r5, #4
 800a1b8:	d806      	bhi.n	800a1c8 <_strtod_l+0x100>
 800a1ba:	e8df f005 	tbb	[pc, r5]
 800a1be:	030a      	.short	0x030a
 800a1c0:	1714      	.short	0x1714
 800a1c2:	0a          	.byte	0x0a
 800a1c3:	00          	.byte	0x00
 800a1c4:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 800a1c8:	073f      	lsls	r7, r7, #28
 800a1ca:	d5c1      	bpl.n	800a150 <_strtod_l+0x88>
 800a1cc:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a1d0:	e7be      	b.n	800a150 <_strtod_l+0x88>
 800a1d2:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 800a1d6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a1d8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a1dc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a1e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a1e4:	e7f0      	b.n	800a1c8 <_strtod_l+0x100>
 800a1e6:	f8df 9180 	ldr.w	r9, [pc, #384]	; 800a368 <_strtod_l+0x2a0>
 800a1ea:	e7ed      	b.n	800a1c8 <_strtod_l+0x100>
 800a1ec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a1f0:	f04f 38ff 	mov.w	r8, #4294967295
 800a1f4:	e7e8      	b.n	800a1c8 <_strtod_l+0x100>
 800a1f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a1f8:	1c5a      	adds	r2, r3, #1
 800a1fa:	9211      	str	r2, [sp, #68]	; 0x44
 800a1fc:	785b      	ldrb	r3, [r3, #1]
 800a1fe:	2b30      	cmp	r3, #48	; 0x30
 800a200:	d0f9      	beq.n	800a1f6 <_strtod_l+0x12e>
 800a202:	2b00      	cmp	r3, #0
 800a204:	d0a4      	beq.n	800a150 <_strtod_l+0x88>
 800a206:	2301      	movs	r3, #1
 800a208:	f04f 0a00 	mov.w	sl, #0
 800a20c:	9304      	str	r3, [sp, #16]
 800a20e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a210:	930a      	str	r3, [sp, #40]	; 0x28
 800a212:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a216:	f8cd a018 	str.w	sl, [sp, #24]
 800a21a:	220a      	movs	r2, #10
 800a21c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a21e:	7807      	ldrb	r7, [r0, #0]
 800a220:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800a224:	b2d9      	uxtb	r1, r3
 800a226:	2909      	cmp	r1, #9
 800a228:	d92a      	bls.n	800a280 <_strtod_l+0x1b8>
 800a22a:	9907      	ldr	r1, [sp, #28]
 800a22c:	462a      	mov	r2, r5
 800a22e:	f002 fd4f 	bl	800ccd0 <strncmp>
 800a232:	2800      	cmp	r0, #0
 800a234:	d033      	beq.n	800a29e <_strtod_l+0x1d6>
 800a236:	2000      	movs	r0, #0
 800a238:	9b06      	ldr	r3, [sp, #24]
 800a23a:	463a      	mov	r2, r7
 800a23c:	4601      	mov	r1, r0
 800a23e:	4607      	mov	r7, r0
 800a240:	2a65      	cmp	r2, #101	; 0x65
 800a242:	d001      	beq.n	800a248 <_strtod_l+0x180>
 800a244:	2a45      	cmp	r2, #69	; 0x45
 800a246:	d117      	bne.n	800a278 <_strtod_l+0x1b0>
 800a248:	b91b      	cbnz	r3, 800a252 <_strtod_l+0x18a>
 800a24a:	9b04      	ldr	r3, [sp, #16]
 800a24c:	4303      	orrs	r3, r0
 800a24e:	d09c      	beq.n	800a18a <_strtod_l+0xc2>
 800a250:	2300      	movs	r3, #0
 800a252:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800a256:	f10b 0201 	add.w	r2, fp, #1
 800a25a:	9211      	str	r2, [sp, #68]	; 0x44
 800a25c:	f89b 2001 	ldrb.w	r2, [fp, #1]
 800a260:	2a2b      	cmp	r2, #43	; 0x2b
 800a262:	d071      	beq.n	800a348 <_strtod_l+0x280>
 800a264:	2a2d      	cmp	r2, #45	; 0x2d
 800a266:	d077      	beq.n	800a358 <_strtod_l+0x290>
 800a268:	f04f 0e00 	mov.w	lr, #0
 800a26c:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800a270:	2d09      	cmp	r5, #9
 800a272:	d97f      	bls.n	800a374 <_strtod_l+0x2ac>
 800a274:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 800a278:	2500      	movs	r5, #0
 800a27a:	e09b      	b.n	800a3b4 <_strtod_l+0x2ec>
 800a27c:	2300      	movs	r3, #0
 800a27e:	e7c3      	b.n	800a208 <_strtod_l+0x140>
 800a280:	9906      	ldr	r1, [sp, #24]
 800a282:	2908      	cmp	r1, #8
 800a284:	bfdd      	ittte	le
 800a286:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a288:	fb02 3301 	mlale	r3, r2, r1, r3
 800a28c:	9309      	strle	r3, [sp, #36]	; 0x24
 800a28e:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a292:	9b06      	ldr	r3, [sp, #24]
 800a294:	3001      	adds	r0, #1
 800a296:	3301      	adds	r3, #1
 800a298:	9306      	str	r3, [sp, #24]
 800a29a:	9011      	str	r0, [sp, #68]	; 0x44
 800a29c:	e7be      	b.n	800a21c <_strtod_l+0x154>
 800a29e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2a0:	195a      	adds	r2, r3, r5
 800a2a2:	9211      	str	r2, [sp, #68]	; 0x44
 800a2a4:	5d5a      	ldrb	r2, [r3, r5]
 800a2a6:	9b06      	ldr	r3, [sp, #24]
 800a2a8:	b3a3      	cbz	r3, 800a314 <_strtod_l+0x24c>
 800a2aa:	4607      	mov	r7, r0
 800a2ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a2b0:	2909      	cmp	r1, #9
 800a2b2:	d912      	bls.n	800a2da <_strtod_l+0x212>
 800a2b4:	2101      	movs	r1, #1
 800a2b6:	e7c3      	b.n	800a240 <_strtod_l+0x178>
 800a2b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2ba:	1c5a      	adds	r2, r3, #1
 800a2bc:	9211      	str	r2, [sp, #68]	; 0x44
 800a2be:	785a      	ldrb	r2, [r3, #1]
 800a2c0:	3001      	adds	r0, #1
 800a2c2:	2a30      	cmp	r2, #48	; 0x30
 800a2c4:	d0f8      	beq.n	800a2b8 <_strtod_l+0x1f0>
 800a2c6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a2ca:	2b08      	cmp	r3, #8
 800a2cc:	f200 8497 	bhi.w	800abfe <_strtod_l+0xb36>
 800a2d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2d2:	930a      	str	r3, [sp, #40]	; 0x28
 800a2d4:	4607      	mov	r7, r0
 800a2d6:	2000      	movs	r0, #0
 800a2d8:	4603      	mov	r3, r0
 800a2da:	3a30      	subs	r2, #48	; 0x30
 800a2dc:	f100 0101 	add.w	r1, r0, #1
 800a2e0:	d012      	beq.n	800a308 <_strtod_l+0x240>
 800a2e2:	440f      	add	r7, r1
 800a2e4:	eb00 0c03 	add.w	ip, r0, r3
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	250a      	movs	r5, #10
 800a2ec:	4561      	cmp	r1, ip
 800a2ee:	d113      	bne.n	800a318 <_strtod_l+0x250>
 800a2f0:	1819      	adds	r1, r3, r0
 800a2f2:	2908      	cmp	r1, #8
 800a2f4:	f103 0301 	add.w	r3, r3, #1
 800a2f8:	4403      	add	r3, r0
 800a2fa:	dc1c      	bgt.n	800a336 <_strtod_l+0x26e>
 800a2fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2fe:	210a      	movs	r1, #10
 800a300:	fb01 2200 	mla	r2, r1, r0, r2
 800a304:	9209      	str	r2, [sp, #36]	; 0x24
 800a306:	2100      	movs	r1, #0
 800a308:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a30a:	1c50      	adds	r0, r2, #1
 800a30c:	9011      	str	r0, [sp, #68]	; 0x44
 800a30e:	7852      	ldrb	r2, [r2, #1]
 800a310:	4608      	mov	r0, r1
 800a312:	e7cb      	b.n	800a2ac <_strtod_l+0x1e4>
 800a314:	9806      	ldr	r0, [sp, #24]
 800a316:	e7d4      	b.n	800a2c2 <_strtod_l+0x1fa>
 800a318:	2908      	cmp	r1, #8
 800a31a:	dc04      	bgt.n	800a326 <_strtod_l+0x25e>
 800a31c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800a31e:	436e      	muls	r6, r5
 800a320:	9609      	str	r6, [sp, #36]	; 0x24
 800a322:	3101      	adds	r1, #1
 800a324:	e7e2      	b.n	800a2ec <_strtod_l+0x224>
 800a326:	f101 0e01 	add.w	lr, r1, #1
 800a32a:	f1be 0f10 	cmp.w	lr, #16
 800a32e:	bfd8      	it	le
 800a330:	fb05 fa0a 	mulle.w	sl, r5, sl
 800a334:	e7f5      	b.n	800a322 <_strtod_l+0x25a>
 800a336:	2b10      	cmp	r3, #16
 800a338:	bfdc      	itt	le
 800a33a:	210a      	movle	r1, #10
 800a33c:	fb01 2a0a 	mlale	sl, r1, sl, r2
 800a340:	e7e1      	b.n	800a306 <_strtod_l+0x23e>
 800a342:	2700      	movs	r7, #0
 800a344:	2101      	movs	r1, #1
 800a346:	e780      	b.n	800a24a <_strtod_l+0x182>
 800a348:	f04f 0e00 	mov.w	lr, #0
 800a34c:	f10b 0202 	add.w	r2, fp, #2
 800a350:	9211      	str	r2, [sp, #68]	; 0x44
 800a352:	f89b 2002 	ldrb.w	r2, [fp, #2]
 800a356:	e789      	b.n	800a26c <_strtod_l+0x1a4>
 800a358:	f04f 0e01 	mov.w	lr, #1
 800a35c:	e7f6      	b.n	800a34c <_strtod_l+0x284>
 800a35e:	bf00      	nop
 800a360:	0800dfec 	.word	0x0800dfec
 800a364:	0800dd60 	.word	0x0800dd60
 800a368:	7ff00000 	.word	0x7ff00000
 800a36c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a36e:	1c55      	adds	r5, r2, #1
 800a370:	9511      	str	r5, [sp, #68]	; 0x44
 800a372:	7852      	ldrb	r2, [r2, #1]
 800a374:	2a30      	cmp	r2, #48	; 0x30
 800a376:	d0f9      	beq.n	800a36c <_strtod_l+0x2a4>
 800a378:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 800a37c:	2d08      	cmp	r5, #8
 800a37e:	f63f af7b 	bhi.w	800a278 <_strtod_l+0x1b0>
 800a382:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800a386:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a388:	9207      	str	r2, [sp, #28]
 800a38a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a38c:	1c55      	adds	r5, r2, #1
 800a38e:	9511      	str	r5, [sp, #68]	; 0x44
 800a390:	7852      	ldrb	r2, [r2, #1]
 800a392:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a396:	2e09      	cmp	r6, #9
 800a398:	d937      	bls.n	800a40a <_strtod_l+0x342>
 800a39a:	9e07      	ldr	r6, [sp, #28]
 800a39c:	1bad      	subs	r5, r5, r6
 800a39e:	2d08      	cmp	r5, #8
 800a3a0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800a3a4:	dc02      	bgt.n	800a3ac <_strtod_l+0x2e4>
 800a3a6:	4565      	cmp	r5, ip
 800a3a8:	bfa8      	it	ge
 800a3aa:	4665      	movge	r5, ip
 800a3ac:	f1be 0f00 	cmp.w	lr, #0
 800a3b0:	d000      	beq.n	800a3b4 <_strtod_l+0x2ec>
 800a3b2:	426d      	negs	r5, r5
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d14d      	bne.n	800a454 <_strtod_l+0x38c>
 800a3b8:	9b04      	ldr	r3, [sp, #16]
 800a3ba:	4303      	orrs	r3, r0
 800a3bc:	f47f aec8 	bne.w	800a150 <_strtod_l+0x88>
 800a3c0:	2900      	cmp	r1, #0
 800a3c2:	f47f aee2 	bne.w	800a18a <_strtod_l+0xc2>
 800a3c6:	2a69      	cmp	r2, #105	; 0x69
 800a3c8:	d027      	beq.n	800a41a <_strtod_l+0x352>
 800a3ca:	dc24      	bgt.n	800a416 <_strtod_l+0x34e>
 800a3cc:	2a49      	cmp	r2, #73	; 0x49
 800a3ce:	d024      	beq.n	800a41a <_strtod_l+0x352>
 800a3d0:	2a4e      	cmp	r2, #78	; 0x4e
 800a3d2:	f47f aeda 	bne.w	800a18a <_strtod_l+0xc2>
 800a3d6:	4996      	ldr	r1, [pc, #600]	; (800a630 <_strtod_l+0x568>)
 800a3d8:	a811      	add	r0, sp, #68	; 0x44
 800a3da:	f001 fd6f 	bl	800bebc <__match>
 800a3de:	2800      	cmp	r0, #0
 800a3e0:	f43f aed3 	beq.w	800a18a <_strtod_l+0xc2>
 800a3e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	2b28      	cmp	r3, #40	; 0x28
 800a3ea:	d12d      	bne.n	800a448 <_strtod_l+0x380>
 800a3ec:	4991      	ldr	r1, [pc, #580]	; (800a634 <_strtod_l+0x56c>)
 800a3ee:	aa14      	add	r2, sp, #80	; 0x50
 800a3f0:	a811      	add	r0, sp, #68	; 0x44
 800a3f2:	f001 fd77 	bl	800bee4 <__hexnan>
 800a3f6:	2805      	cmp	r0, #5
 800a3f8:	d126      	bne.n	800a448 <_strtod_l+0x380>
 800a3fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a3fc:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800a400:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a404:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a408:	e6a2      	b.n	800a150 <_strtod_l+0x88>
 800a40a:	250a      	movs	r5, #10
 800a40c:	fb05 250c 	mla	r5, r5, ip, r2
 800a410:	f1a5 0c30 	sub.w	ip, r5, #48	; 0x30
 800a414:	e7b9      	b.n	800a38a <_strtod_l+0x2c2>
 800a416:	2a6e      	cmp	r2, #110	; 0x6e
 800a418:	e7db      	b.n	800a3d2 <_strtod_l+0x30a>
 800a41a:	4987      	ldr	r1, [pc, #540]	; (800a638 <_strtod_l+0x570>)
 800a41c:	a811      	add	r0, sp, #68	; 0x44
 800a41e:	f001 fd4d 	bl	800bebc <__match>
 800a422:	2800      	cmp	r0, #0
 800a424:	f43f aeb1 	beq.w	800a18a <_strtod_l+0xc2>
 800a428:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a42a:	4984      	ldr	r1, [pc, #528]	; (800a63c <_strtod_l+0x574>)
 800a42c:	3b01      	subs	r3, #1
 800a42e:	a811      	add	r0, sp, #68	; 0x44
 800a430:	9311      	str	r3, [sp, #68]	; 0x44
 800a432:	f001 fd43 	bl	800bebc <__match>
 800a436:	b910      	cbnz	r0, 800a43e <_strtod_l+0x376>
 800a438:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a43a:	3301      	adds	r3, #1
 800a43c:	9311      	str	r3, [sp, #68]	; 0x44
 800a43e:	f8df 9210 	ldr.w	r9, [pc, #528]	; 800a650 <_strtod_l+0x588>
 800a442:	f04f 0800 	mov.w	r8, #0
 800a446:	e683      	b.n	800a150 <_strtod_l+0x88>
 800a448:	487d      	ldr	r0, [pc, #500]	; (800a640 <_strtod_l+0x578>)
 800a44a:	f002 fc39 	bl	800ccc0 <nan>
 800a44e:	ec59 8b10 	vmov	r8, r9, d0
 800a452:	e67d      	b.n	800a150 <_strtod_l+0x88>
 800a454:	1bea      	subs	r2, r5, r7
 800a456:	eddd 7a09 	vldr	s15, [sp, #36]	; 0x24
 800a45a:	9207      	str	r2, [sp, #28]
 800a45c:	9a06      	ldr	r2, [sp, #24]
 800a45e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a462:	2a00      	cmp	r2, #0
 800a464:	bf08      	it	eq
 800a466:	461a      	moveq	r2, r3
 800a468:	2b10      	cmp	r3, #16
 800a46a:	9206      	str	r2, [sp, #24]
 800a46c:	461a      	mov	r2, r3
 800a46e:	bfa8      	it	ge
 800a470:	2210      	movge	r2, #16
 800a472:	2b09      	cmp	r3, #9
 800a474:	ec59 8b17 	vmov	r8, r9, d7
 800a478:	dd0c      	ble.n	800a494 <_strtod_l+0x3cc>
 800a47a:	4972      	ldr	r1, [pc, #456]	; (800a644 <_strtod_l+0x57c>)
 800a47c:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800a480:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 800a484:	ee06 aa90 	vmov	s13, sl
 800a488:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 800a48c:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a490:	ec59 8b16 	vmov	r8, r9, d6
 800a494:	2b0f      	cmp	r3, #15
 800a496:	dc36      	bgt.n	800a506 <_strtod_l+0x43e>
 800a498:	9907      	ldr	r1, [sp, #28]
 800a49a:	2900      	cmp	r1, #0
 800a49c:	f43f ae58 	beq.w	800a150 <_strtod_l+0x88>
 800a4a0:	dd23      	ble.n	800a4ea <_strtod_l+0x422>
 800a4a2:	2916      	cmp	r1, #22
 800a4a4:	dc0b      	bgt.n	800a4be <_strtod_l+0x3f6>
 800a4a6:	4b67      	ldr	r3, [pc, #412]	; (800a644 <_strtod_l+0x57c>)
 800a4a8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800a4ac:	ed93 7b00 	vldr	d7, [r3]
 800a4b0:	ec49 8b16 	vmov	d6, r8, r9
 800a4b4:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a4b8:	ec59 8b17 	vmov	r8, r9, d7
 800a4bc:	e648      	b.n	800a150 <_strtod_l+0x88>
 800a4be:	9807      	ldr	r0, [sp, #28]
 800a4c0:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 800a4c4:	4281      	cmp	r1, r0
 800a4c6:	db1e      	blt.n	800a506 <_strtod_l+0x43e>
 800a4c8:	4a5e      	ldr	r2, [pc, #376]	; (800a644 <_strtod_l+0x57c>)
 800a4ca:	f1c3 030f 	rsb	r3, r3, #15
 800a4ce:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800a4d2:	ed91 7b00 	vldr	d7, [r1]
 800a4d6:	ec49 8b16 	vmov	d6, r8, r9
 800a4da:	1ac3      	subs	r3, r0, r3
 800a4dc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800a4e0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a4e4:	ed92 6b00 	vldr	d6, [r2]
 800a4e8:	e7e4      	b.n	800a4b4 <_strtod_l+0x3ec>
 800a4ea:	9907      	ldr	r1, [sp, #28]
 800a4ec:	3116      	adds	r1, #22
 800a4ee:	db0a      	blt.n	800a506 <_strtod_l+0x43e>
 800a4f0:	4b54      	ldr	r3, [pc, #336]	; (800a644 <_strtod_l+0x57c>)
 800a4f2:	1b7d      	subs	r5, r7, r5
 800a4f4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a4f8:	ed95 7b00 	vldr	d7, [r5]
 800a4fc:	ec49 8b16 	vmov	d6, r8, r9
 800a500:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a504:	e7d8      	b.n	800a4b8 <_strtod_l+0x3f0>
 800a506:	9907      	ldr	r1, [sp, #28]
 800a508:	1a9a      	subs	r2, r3, r2
 800a50a:	440a      	add	r2, r1
 800a50c:	2a00      	cmp	r2, #0
 800a50e:	dd6f      	ble.n	800a5f0 <_strtod_l+0x528>
 800a510:	f012 000f 	ands.w	r0, r2, #15
 800a514:	d00a      	beq.n	800a52c <_strtod_l+0x464>
 800a516:	494b      	ldr	r1, [pc, #300]	; (800a644 <_strtod_l+0x57c>)
 800a518:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a51c:	ed91 7b00 	vldr	d7, [r1]
 800a520:	ec49 8b16 	vmov	d6, r8, r9
 800a524:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a528:	ec59 8b17 	vmov	r8, r9, d7
 800a52c:	f032 020f 	bics.w	r2, r2, #15
 800a530:	d04f      	beq.n	800a5d2 <_strtod_l+0x50a>
 800a532:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 800a536:	dd22      	ble.n	800a57e <_strtod_l+0x4b6>
 800a538:	2500      	movs	r5, #0
 800a53a:	462e      	mov	r6, r5
 800a53c:	9506      	str	r5, [sp, #24]
 800a53e:	462f      	mov	r7, r5
 800a540:	2322      	movs	r3, #34	; 0x22
 800a542:	f8df 910c 	ldr.w	r9, [pc, #268]	; 800a650 <_strtod_l+0x588>
 800a546:	6023      	str	r3, [r4, #0]
 800a548:	f04f 0800 	mov.w	r8, #0
 800a54c:	9b06      	ldr	r3, [sp, #24]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	f43f adfe 	beq.w	800a150 <_strtod_l+0x88>
 800a554:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a556:	4620      	mov	r0, r4
 800a558:	f001 fdc2 	bl	800c0e0 <_Bfree>
 800a55c:	4639      	mov	r1, r7
 800a55e:	4620      	mov	r0, r4
 800a560:	f001 fdbe 	bl	800c0e0 <_Bfree>
 800a564:	4631      	mov	r1, r6
 800a566:	4620      	mov	r0, r4
 800a568:	f001 fdba 	bl	800c0e0 <_Bfree>
 800a56c:	9906      	ldr	r1, [sp, #24]
 800a56e:	4620      	mov	r0, r4
 800a570:	f001 fdb6 	bl	800c0e0 <_Bfree>
 800a574:	4629      	mov	r1, r5
 800a576:	4620      	mov	r0, r4
 800a578:	f001 fdb2 	bl	800c0e0 <_Bfree>
 800a57c:	e5e8      	b.n	800a150 <_strtod_l+0x88>
 800a57e:	2000      	movs	r0, #0
 800a580:	ec49 8b17 	vmov	d7, r8, r9
 800a584:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 800a648 <_strtod_l+0x580>
 800a588:	1112      	asrs	r2, r2, #4
 800a58a:	4601      	mov	r1, r0
 800a58c:	2a01      	cmp	r2, #1
 800a58e:	dc23      	bgt.n	800a5d8 <_strtod_l+0x510>
 800a590:	b108      	cbz	r0, 800a596 <_strtod_l+0x4ce>
 800a592:	ec59 8b17 	vmov	r8, r9, d7
 800a596:	4a2c      	ldr	r2, [pc, #176]	; (800a648 <_strtod_l+0x580>)
 800a598:	482c      	ldr	r0, [pc, #176]	; (800a64c <_strtod_l+0x584>)
 800a59a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a59e:	ed92 7b00 	vldr	d7, [r2]
 800a5a2:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a5a6:	ec49 8b16 	vmov	d6, r8, r9
 800a5aa:	4a29      	ldr	r2, [pc, #164]	; (800a650 <_strtod_l+0x588>)
 800a5ac:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a5b0:	ee17 1a90 	vmov	r1, s15
 800a5b4:	400a      	ands	r2, r1
 800a5b6:	4282      	cmp	r2, r0
 800a5b8:	ec59 8b17 	vmov	r8, r9, d7
 800a5bc:	d8bc      	bhi.n	800a538 <_strtod_l+0x470>
 800a5be:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 800a5c2:	4282      	cmp	r2, r0
 800a5c4:	bf86      	itte	hi
 800a5c6:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 800a654 <_strtod_l+0x58c>
 800a5ca:	f04f 38ff 	movhi.w	r8, #4294967295
 800a5ce:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	9204      	str	r2, [sp, #16]
 800a5d6:	e078      	b.n	800a6ca <_strtod_l+0x602>
 800a5d8:	07d6      	lsls	r6, r2, #31
 800a5da:	d504      	bpl.n	800a5e6 <_strtod_l+0x51e>
 800a5dc:	ed9c 6b00 	vldr	d6, [ip]
 800a5e0:	2001      	movs	r0, #1
 800a5e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a5e6:	3101      	adds	r1, #1
 800a5e8:	1052      	asrs	r2, r2, #1
 800a5ea:	f10c 0c08 	add.w	ip, ip, #8
 800a5ee:	e7cd      	b.n	800a58c <_strtod_l+0x4c4>
 800a5f0:	d0ef      	beq.n	800a5d2 <_strtod_l+0x50a>
 800a5f2:	4252      	negs	r2, r2
 800a5f4:	f012 000f 	ands.w	r0, r2, #15
 800a5f8:	d00a      	beq.n	800a610 <_strtod_l+0x548>
 800a5fa:	4912      	ldr	r1, [pc, #72]	; (800a644 <_strtod_l+0x57c>)
 800a5fc:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 800a600:	ed91 7b00 	vldr	d7, [r1]
 800a604:	ec49 8b16 	vmov	d6, r8, r9
 800a608:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a60c:	ec59 8b17 	vmov	r8, r9, d7
 800a610:	1112      	asrs	r2, r2, #4
 800a612:	d0de      	beq.n	800a5d2 <_strtod_l+0x50a>
 800a614:	2a1f      	cmp	r2, #31
 800a616:	dd1f      	ble.n	800a658 <_strtod_l+0x590>
 800a618:	2500      	movs	r5, #0
 800a61a:	462e      	mov	r6, r5
 800a61c:	9506      	str	r5, [sp, #24]
 800a61e:	462f      	mov	r7, r5
 800a620:	2322      	movs	r3, #34	; 0x22
 800a622:	f04f 0800 	mov.w	r8, #0
 800a626:	f04f 0900 	mov.w	r9, #0
 800a62a:	6023      	str	r3, [r4, #0]
 800a62c:	e78e      	b.n	800a54c <_strtod_l+0x484>
 800a62e:	bf00      	nop
 800a630:	0800dd31 	.word	0x0800dd31
 800a634:	0800dd74 	.word	0x0800dd74
 800a638:	0800dd29 	.word	0x0800dd29
 800a63c:	0800deb4 	.word	0x0800deb4
 800a640:	0800e1c8 	.word	0x0800e1c8
 800a644:	0800e0a8 	.word	0x0800e0a8
 800a648:	0800e080 	.word	0x0800e080
 800a64c:	7ca00000 	.word	0x7ca00000
 800a650:	7ff00000 	.word	0x7ff00000
 800a654:	7fefffff 	.word	0x7fefffff
 800a658:	f012 0110 	ands.w	r1, r2, #16
 800a65c:	bf18      	it	ne
 800a65e:	216a      	movne	r1, #106	; 0x6a
 800a660:	9104      	str	r1, [sp, #16]
 800a662:	ec49 8b17 	vmov	d7, r8, r9
 800a666:	49be      	ldr	r1, [pc, #760]	; (800a960 <_strtod_l+0x898>)
 800a668:	2000      	movs	r0, #0
 800a66a:	07d6      	lsls	r6, r2, #31
 800a66c:	d504      	bpl.n	800a678 <_strtod_l+0x5b0>
 800a66e:	ed91 6b00 	vldr	d6, [r1]
 800a672:	2001      	movs	r0, #1
 800a674:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a678:	1052      	asrs	r2, r2, #1
 800a67a:	f101 0108 	add.w	r1, r1, #8
 800a67e:	d1f4      	bne.n	800a66a <_strtod_l+0x5a2>
 800a680:	b108      	cbz	r0, 800a686 <_strtod_l+0x5be>
 800a682:	ec59 8b17 	vmov	r8, r9, d7
 800a686:	9a04      	ldr	r2, [sp, #16]
 800a688:	b1c2      	cbz	r2, 800a6bc <_strtod_l+0x5f4>
 800a68a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 800a68e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 800a692:	2a00      	cmp	r2, #0
 800a694:	4648      	mov	r0, r9
 800a696:	dd11      	ble.n	800a6bc <_strtod_l+0x5f4>
 800a698:	2a1f      	cmp	r2, #31
 800a69a:	f340 812e 	ble.w	800a8fa <_strtod_l+0x832>
 800a69e:	2a34      	cmp	r2, #52	; 0x34
 800a6a0:	bfde      	ittt	le
 800a6a2:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 800a6a6:	f04f 32ff 	movle.w	r2, #4294967295
 800a6aa:	fa02 f101 	lslle.w	r1, r2, r1
 800a6ae:	f04f 0800 	mov.w	r8, #0
 800a6b2:	bfcc      	ite	gt
 800a6b4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a6b8:	ea01 0900 	andle.w	r9, r1, r0
 800a6bc:	ec49 8b17 	vmov	d7, r8, r9
 800a6c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800a6c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a6c8:	d0a6      	beq.n	800a618 <_strtod_l+0x550>
 800a6ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6cc:	9200      	str	r2, [sp, #0]
 800a6ce:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a6d0:	9a06      	ldr	r2, [sp, #24]
 800a6d2:	4620      	mov	r0, r4
 800a6d4:	f001 fd6c 	bl	800c1b0 <__s2b>
 800a6d8:	9006      	str	r0, [sp, #24]
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	f43f af2c 	beq.w	800a538 <_strtod_l+0x470>
 800a6e0:	9b07      	ldr	r3, [sp, #28]
 800a6e2:	1b7d      	subs	r5, r7, r5
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	bfb4      	ite	lt
 800a6e8:	462b      	movlt	r3, r5
 800a6ea:	2300      	movge	r3, #0
 800a6ec:	9309      	str	r3, [sp, #36]	; 0x24
 800a6ee:	9b07      	ldr	r3, [sp, #28]
 800a6f0:	ed9f 9b93 	vldr	d9, [pc, #588]	; 800a940 <_strtod_l+0x878>
 800a6f4:	ed9f ab94 	vldr	d10, [pc, #592]	; 800a948 <_strtod_l+0x880>
 800a6f8:	ed9f bb95 	vldr	d11, [pc, #596]	; 800a950 <_strtod_l+0x888>
 800a6fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a700:	2500      	movs	r5, #0
 800a702:	930c      	str	r3, [sp, #48]	; 0x30
 800a704:	462e      	mov	r6, r5
 800a706:	9b06      	ldr	r3, [sp, #24]
 800a708:	4620      	mov	r0, r4
 800a70a:	6859      	ldr	r1, [r3, #4]
 800a70c:	f001 fca8 	bl	800c060 <_Balloc>
 800a710:	4607      	mov	r7, r0
 800a712:	2800      	cmp	r0, #0
 800a714:	f43f af14 	beq.w	800a540 <_strtod_l+0x478>
 800a718:	9b06      	ldr	r3, [sp, #24]
 800a71a:	691a      	ldr	r2, [r3, #16]
 800a71c:	3202      	adds	r2, #2
 800a71e:	f103 010c 	add.w	r1, r3, #12
 800a722:	0092      	lsls	r2, r2, #2
 800a724:	300c      	adds	r0, #12
 800a726:	f7fe fd41 	bl	80091ac <memcpy>
 800a72a:	ec49 8b10 	vmov	d0, r8, r9
 800a72e:	aa14      	add	r2, sp, #80	; 0x50
 800a730:	a913      	add	r1, sp, #76	; 0x4c
 800a732:	4620      	mov	r0, r4
 800a734:	f002 f882 	bl	800c83c <__d2b>
 800a738:	ec49 8b18 	vmov	d8, r8, r9
 800a73c:	9012      	str	r0, [sp, #72]	; 0x48
 800a73e:	2800      	cmp	r0, #0
 800a740:	f43f aefe 	beq.w	800a540 <_strtod_l+0x478>
 800a744:	2101      	movs	r1, #1
 800a746:	4620      	mov	r0, r4
 800a748:	f001 fdcc 	bl	800c2e4 <__i2b>
 800a74c:	4606      	mov	r6, r0
 800a74e:	2800      	cmp	r0, #0
 800a750:	f43f aef6 	beq.w	800a540 <_strtod_l+0x478>
 800a754:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a756:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a758:	2b00      	cmp	r3, #0
 800a75a:	bfab      	itete	ge
 800a75c:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 800a75e:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800a760:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 800a764:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 800a768:	bfac      	ite	ge
 800a76a:	eb03 0b02 	addge.w	fp, r3, r2
 800a76e:	eba2 0a03 	sublt.w	sl, r2, r3
 800a772:	9a04      	ldr	r2, [sp, #16]
 800a774:	1a9b      	subs	r3, r3, r2
 800a776:	440b      	add	r3, r1
 800a778:	4a7a      	ldr	r2, [pc, #488]	; (800a964 <_strtod_l+0x89c>)
 800a77a:	3b01      	subs	r3, #1
 800a77c:	4293      	cmp	r3, r2
 800a77e:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 800a782:	f280 80cd 	bge.w	800a920 <_strtod_l+0x858>
 800a786:	1ad2      	subs	r2, r2, r3
 800a788:	2a1f      	cmp	r2, #31
 800a78a:	eba1 0102 	sub.w	r1, r1, r2
 800a78e:	f04f 0001 	mov.w	r0, #1
 800a792:	f300 80b9 	bgt.w	800a908 <_strtod_l+0x840>
 800a796:	fa00 f302 	lsl.w	r3, r0, r2
 800a79a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a79c:	2300      	movs	r3, #0
 800a79e:	930a      	str	r3, [sp, #40]	; 0x28
 800a7a0:	eb0b 0301 	add.w	r3, fp, r1
 800a7a4:	9a04      	ldr	r2, [sp, #16]
 800a7a6:	459b      	cmp	fp, r3
 800a7a8:	448a      	add	sl, r1
 800a7aa:	4492      	add	sl, r2
 800a7ac:	465a      	mov	r2, fp
 800a7ae:	bfa8      	it	ge
 800a7b0:	461a      	movge	r2, r3
 800a7b2:	4552      	cmp	r2, sl
 800a7b4:	bfa8      	it	ge
 800a7b6:	4652      	movge	r2, sl
 800a7b8:	2a00      	cmp	r2, #0
 800a7ba:	bfc2      	ittt	gt
 800a7bc:	1a9b      	subgt	r3, r3, r2
 800a7be:	ebaa 0a02 	subgt.w	sl, sl, r2
 800a7c2:	ebab 0b02 	subgt.w	fp, fp, r2
 800a7c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7c8:	2a00      	cmp	r2, #0
 800a7ca:	dd18      	ble.n	800a7fe <_strtod_l+0x736>
 800a7cc:	4631      	mov	r1, r6
 800a7ce:	4620      	mov	r0, r4
 800a7d0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a7d2:	f001 fe47 	bl	800c464 <__pow5mult>
 800a7d6:	4606      	mov	r6, r0
 800a7d8:	2800      	cmp	r0, #0
 800a7da:	f43f aeb1 	beq.w	800a540 <_strtod_l+0x478>
 800a7de:	4601      	mov	r1, r0
 800a7e0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a7e2:	4620      	mov	r0, r4
 800a7e4:	f001 fd94 	bl	800c310 <__multiply>
 800a7e8:	900e      	str	r0, [sp, #56]	; 0x38
 800a7ea:	2800      	cmp	r0, #0
 800a7ec:	f43f aea8 	beq.w	800a540 <_strtod_l+0x478>
 800a7f0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	f001 fc74 	bl	800c0e0 <_Bfree>
 800a7f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a7fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a7fc:	9212      	str	r2, [sp, #72]	; 0x48
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	f300 8093 	bgt.w	800a92a <_strtod_l+0x862>
 800a804:	9b07      	ldr	r3, [sp, #28]
 800a806:	2b00      	cmp	r3, #0
 800a808:	dd08      	ble.n	800a81c <_strtod_l+0x754>
 800a80a:	4639      	mov	r1, r7
 800a80c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a80e:	4620      	mov	r0, r4
 800a810:	f001 fe28 	bl	800c464 <__pow5mult>
 800a814:	4607      	mov	r7, r0
 800a816:	2800      	cmp	r0, #0
 800a818:	f43f ae92 	beq.w	800a540 <_strtod_l+0x478>
 800a81c:	f1ba 0f00 	cmp.w	sl, #0
 800a820:	dd08      	ble.n	800a834 <_strtod_l+0x76c>
 800a822:	4639      	mov	r1, r7
 800a824:	4652      	mov	r2, sl
 800a826:	4620      	mov	r0, r4
 800a828:	f001 fe76 	bl	800c518 <__lshift>
 800a82c:	4607      	mov	r7, r0
 800a82e:	2800      	cmp	r0, #0
 800a830:	f43f ae86 	beq.w	800a540 <_strtod_l+0x478>
 800a834:	f1bb 0f00 	cmp.w	fp, #0
 800a838:	dd08      	ble.n	800a84c <_strtod_l+0x784>
 800a83a:	4631      	mov	r1, r6
 800a83c:	465a      	mov	r2, fp
 800a83e:	4620      	mov	r0, r4
 800a840:	f001 fe6a 	bl	800c518 <__lshift>
 800a844:	4606      	mov	r6, r0
 800a846:	2800      	cmp	r0, #0
 800a848:	f43f ae7a 	beq.w	800a540 <_strtod_l+0x478>
 800a84c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a84e:	463a      	mov	r2, r7
 800a850:	4620      	mov	r0, r4
 800a852:	f001 feed 	bl	800c630 <__mdiff>
 800a856:	4605      	mov	r5, r0
 800a858:	2800      	cmp	r0, #0
 800a85a:	f43f ae71 	beq.w	800a540 <_strtod_l+0x478>
 800a85e:	2300      	movs	r3, #0
 800a860:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 800a864:	60c3      	str	r3, [r0, #12]
 800a866:	4631      	mov	r1, r6
 800a868:	f001 fec6 	bl	800c5f8 <__mcmp>
 800a86c:	2800      	cmp	r0, #0
 800a86e:	da7d      	bge.n	800a96c <_strtod_l+0x8a4>
 800a870:	ea5a 0308 	orrs.w	r3, sl, r8
 800a874:	f040 80a3 	bne.w	800a9be <_strtod_l+0x8f6>
 800a878:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	f040 809e 	bne.w	800a9be <_strtod_l+0x8f6>
 800a882:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a886:	0d1b      	lsrs	r3, r3, #20
 800a888:	051b      	lsls	r3, r3, #20
 800a88a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a88e:	f240 8096 	bls.w	800a9be <_strtod_l+0x8f6>
 800a892:	696b      	ldr	r3, [r5, #20]
 800a894:	b91b      	cbnz	r3, 800a89e <_strtod_l+0x7d6>
 800a896:	692b      	ldr	r3, [r5, #16]
 800a898:	2b01      	cmp	r3, #1
 800a89a:	f340 8090 	ble.w	800a9be <_strtod_l+0x8f6>
 800a89e:	4629      	mov	r1, r5
 800a8a0:	2201      	movs	r2, #1
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	f001 fe38 	bl	800c518 <__lshift>
 800a8a8:	4631      	mov	r1, r6
 800a8aa:	4605      	mov	r5, r0
 800a8ac:	f001 fea4 	bl	800c5f8 <__mcmp>
 800a8b0:	2800      	cmp	r0, #0
 800a8b2:	f340 8084 	ble.w	800a9be <_strtod_l+0x8f6>
 800a8b6:	9904      	ldr	r1, [sp, #16]
 800a8b8:	4a2b      	ldr	r2, [pc, #172]	; (800a968 <_strtod_l+0x8a0>)
 800a8ba:	464b      	mov	r3, r9
 800a8bc:	2900      	cmp	r1, #0
 800a8be:	f000 809d 	beq.w	800a9fc <_strtod_l+0x934>
 800a8c2:	ea02 0109 	and.w	r1, r2, r9
 800a8c6:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a8ca:	f300 8097 	bgt.w	800a9fc <_strtod_l+0x934>
 800a8ce:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a8d2:	f77f aea5 	ble.w	800a620 <_strtod_l+0x558>
 800a8d6:	ed9f 7b20 	vldr	d7, [pc, #128]	; 800a958 <_strtod_l+0x890>
 800a8da:	ec49 8b16 	vmov	d6, r8, r9
 800a8de:	ee26 7b07 	vmul.f64	d7, d6, d7
 800a8e2:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a8e6:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	bf08      	it	eq
 800a8ee:	2322      	moveq	r3, #34	; 0x22
 800a8f0:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800a8f4:	bf08      	it	eq
 800a8f6:	6023      	streq	r3, [r4, #0]
 800a8f8:	e62c      	b.n	800a554 <_strtod_l+0x48c>
 800a8fa:	f04f 31ff 	mov.w	r1, #4294967295
 800a8fe:	fa01 f202 	lsl.w	r2, r1, r2
 800a902:	ea02 0808 	and.w	r8, r2, r8
 800a906:	e6d9      	b.n	800a6bc <_strtod_l+0x5f4>
 800a908:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 800a90c:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 800a910:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 800a914:	33e2      	adds	r3, #226	; 0xe2
 800a916:	fa00 f303 	lsl.w	r3, r0, r3
 800a91a:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 800a91e:	e73f      	b.n	800a7a0 <_strtod_l+0x6d8>
 800a920:	2200      	movs	r2, #0
 800a922:	2301      	movs	r3, #1
 800a924:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800a928:	e73a      	b.n	800a7a0 <_strtod_l+0x6d8>
 800a92a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800a92c:	461a      	mov	r2, r3
 800a92e:	4620      	mov	r0, r4
 800a930:	f001 fdf2 	bl	800c518 <__lshift>
 800a934:	9012      	str	r0, [sp, #72]	; 0x48
 800a936:	2800      	cmp	r0, #0
 800a938:	f47f af64 	bne.w	800a804 <_strtod_l+0x73c>
 800a93c:	e600      	b.n	800a540 <_strtod_l+0x478>
 800a93e:	bf00      	nop
 800a940:	94a03595 	.word	0x94a03595
 800a944:	3fcfffff 	.word	0x3fcfffff
 800a948:	94a03595 	.word	0x94a03595
 800a94c:	3fdfffff 	.word	0x3fdfffff
 800a950:	35afe535 	.word	0x35afe535
 800a954:	3fe00000 	.word	0x3fe00000
 800a958:	00000000 	.word	0x00000000
 800a95c:	39500000 	.word	0x39500000
 800a960:	0800dd88 	.word	0x0800dd88
 800a964:	fffffc02 	.word	0xfffffc02
 800a968:	7ff00000 	.word	0x7ff00000
 800a96c:	46cb      	mov	fp, r9
 800a96e:	d15f      	bne.n	800aa30 <_strtod_l+0x968>
 800a970:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a974:	f1ba 0f00 	cmp.w	sl, #0
 800a978:	d02a      	beq.n	800a9d0 <_strtod_l+0x908>
 800a97a:	4aa7      	ldr	r2, [pc, #668]	; (800ac18 <_strtod_l+0xb50>)
 800a97c:	4293      	cmp	r3, r2
 800a97e:	d12b      	bne.n	800a9d8 <_strtod_l+0x910>
 800a980:	9b04      	ldr	r3, [sp, #16]
 800a982:	4642      	mov	r2, r8
 800a984:	b1fb      	cbz	r3, 800a9c6 <_strtod_l+0x8fe>
 800a986:	4ba5      	ldr	r3, [pc, #660]	; (800ac1c <_strtod_l+0xb54>)
 800a988:	ea09 0303 	and.w	r3, r9, r3
 800a98c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a990:	f04f 31ff 	mov.w	r1, #4294967295
 800a994:	d81a      	bhi.n	800a9cc <_strtod_l+0x904>
 800a996:	0d1b      	lsrs	r3, r3, #20
 800a998:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a99c:	fa01 f303 	lsl.w	r3, r1, r3
 800a9a0:	429a      	cmp	r2, r3
 800a9a2:	d119      	bne.n	800a9d8 <_strtod_l+0x910>
 800a9a4:	4b9e      	ldr	r3, [pc, #632]	; (800ac20 <_strtod_l+0xb58>)
 800a9a6:	459b      	cmp	fp, r3
 800a9a8:	d102      	bne.n	800a9b0 <_strtod_l+0x8e8>
 800a9aa:	3201      	adds	r2, #1
 800a9ac:	f43f adc8 	beq.w	800a540 <_strtod_l+0x478>
 800a9b0:	4b9a      	ldr	r3, [pc, #616]	; (800ac1c <_strtod_l+0xb54>)
 800a9b2:	ea0b 0303 	and.w	r3, fp, r3
 800a9b6:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800a9ba:	f04f 0800 	mov.w	r8, #0
 800a9be:	9b04      	ldr	r3, [sp, #16]
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d188      	bne.n	800a8d6 <_strtod_l+0x80e>
 800a9c4:	e5c6      	b.n	800a554 <_strtod_l+0x48c>
 800a9c6:	f04f 33ff 	mov.w	r3, #4294967295
 800a9ca:	e7e9      	b.n	800a9a0 <_strtod_l+0x8d8>
 800a9cc:	460b      	mov	r3, r1
 800a9ce:	e7e7      	b.n	800a9a0 <_strtod_l+0x8d8>
 800a9d0:	ea53 0308 	orrs.w	r3, r3, r8
 800a9d4:	f43f af6f 	beq.w	800a8b6 <_strtod_l+0x7ee>
 800a9d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9da:	b1cb      	cbz	r3, 800aa10 <_strtod_l+0x948>
 800a9dc:	ea13 0f0b 	tst.w	r3, fp
 800a9e0:	d0ed      	beq.n	800a9be <_strtod_l+0x8f6>
 800a9e2:	9a04      	ldr	r2, [sp, #16]
 800a9e4:	4640      	mov	r0, r8
 800a9e6:	4649      	mov	r1, r9
 800a9e8:	f1ba 0f00 	cmp.w	sl, #0
 800a9ec:	d014      	beq.n	800aa18 <_strtod_l+0x950>
 800a9ee:	f7ff fb51 	bl	800a094 <sulp>
 800a9f2:	ee38 7b00 	vadd.f64	d7, d8, d0
 800a9f6:	ec59 8b17 	vmov	r8, r9, d7
 800a9fa:	e7e0      	b.n	800a9be <_strtod_l+0x8f6>
 800a9fc:	4013      	ands	r3, r2
 800a9fe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800aa02:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800aa06:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800aa0a:	f04f 38ff 	mov.w	r8, #4294967295
 800aa0e:	e7d6      	b.n	800a9be <_strtod_l+0x8f6>
 800aa10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa12:	ea13 0f08 	tst.w	r3, r8
 800aa16:	e7e3      	b.n	800a9e0 <_strtod_l+0x918>
 800aa18:	f7ff fb3c 	bl	800a094 <sulp>
 800aa1c:	ee38 0b40 	vsub.f64	d0, d8, d0
 800aa20:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800aa24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa28:	ec59 8b10 	vmov	r8, r9, d0
 800aa2c:	d1c7      	bne.n	800a9be <_strtod_l+0x8f6>
 800aa2e:	e5f7      	b.n	800a620 <_strtod_l+0x558>
 800aa30:	4631      	mov	r1, r6
 800aa32:	4628      	mov	r0, r5
 800aa34:	f001 ff5e 	bl	800c8f4 <__ratio>
 800aa38:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 800aa3c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800aa40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa44:	d865      	bhi.n	800ab12 <_strtod_l+0xa4a>
 800aa46:	f1ba 0f00 	cmp.w	sl, #0
 800aa4a:	d042      	beq.n	800aad2 <_strtod_l+0xa0a>
 800aa4c:	4b75      	ldr	r3, [pc, #468]	; (800ac24 <_strtod_l+0xb5c>)
 800aa4e:	2200      	movs	r2, #0
 800aa50:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 800aa54:	4871      	ldr	r0, [pc, #452]	; (800ac1c <_strtod_l+0xb54>)
 800aa56:	f8df c1d8 	ldr.w	ip, [pc, #472]	; 800ac30 <_strtod_l+0xb68>
 800aa5a:	ea0b 0100 	and.w	r1, fp, r0
 800aa5e:	4561      	cmp	r1, ip
 800aa60:	f040 808e 	bne.w	800ab80 <_strtod_l+0xab8>
 800aa64:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 800aa68:	ec49 8b10 	vmov	d0, r8, r9
 800aa6c:	ec43 2b1c 	vmov	d12, r2, r3
 800aa70:	910a      	str	r1, [sp, #40]	; 0x28
 800aa72:	f001 fe67 	bl	800c744 <__ulp>
 800aa76:	ec49 8b1e 	vmov	d14, r8, r9
 800aa7a:	4868      	ldr	r0, [pc, #416]	; (800ac1c <_strtod_l+0xb54>)
 800aa7c:	eeac eb00 	vfma.f64	d14, d12, d0
 800aa80:	ee1e 3a90 	vmov	r3, s29
 800aa84:	4a68      	ldr	r2, [pc, #416]	; (800ac28 <_strtod_l+0xb60>)
 800aa86:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aa88:	4018      	ands	r0, r3
 800aa8a:	4290      	cmp	r0, r2
 800aa8c:	ec59 8b1e 	vmov	r8, r9, d14
 800aa90:	d94e      	bls.n	800ab30 <_strtod_l+0xa68>
 800aa92:	ee18 3a90 	vmov	r3, s17
 800aa96:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d104      	bne.n	800aaa8 <_strtod_l+0x9e0>
 800aa9e:	ee18 3a10 	vmov	r3, s16
 800aaa2:	3301      	adds	r3, #1
 800aaa4:	f43f ad4c 	beq.w	800a540 <_strtod_l+0x478>
 800aaa8:	f8df 9174 	ldr.w	r9, [pc, #372]	; 800ac20 <_strtod_l+0xb58>
 800aaac:	f04f 38ff 	mov.w	r8, #4294967295
 800aab0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800aab2:	4620      	mov	r0, r4
 800aab4:	f001 fb14 	bl	800c0e0 <_Bfree>
 800aab8:	4639      	mov	r1, r7
 800aaba:	4620      	mov	r0, r4
 800aabc:	f001 fb10 	bl	800c0e0 <_Bfree>
 800aac0:	4631      	mov	r1, r6
 800aac2:	4620      	mov	r0, r4
 800aac4:	f001 fb0c 	bl	800c0e0 <_Bfree>
 800aac8:	4629      	mov	r1, r5
 800aaca:	4620      	mov	r0, r4
 800aacc:	f001 fb08 	bl	800c0e0 <_Bfree>
 800aad0:	e619      	b.n	800a706 <_strtod_l+0x63e>
 800aad2:	f1b8 0f00 	cmp.w	r8, #0
 800aad6:	d112      	bne.n	800aafe <_strtod_l+0xa36>
 800aad8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aadc:	b9b3      	cbnz	r3, 800ab0c <_strtod_l+0xa44>
 800aade:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 800aae2:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800aae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaea:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800aaee:	bf58      	it	pl
 800aaf0:	ee20 db0d 	vmulpl.f64	d13, d0, d13
 800aaf4:	eeb1 7b4d 	vneg.f64	d7, d13
 800aaf8:	ec53 2b17 	vmov	r2, r3, d7
 800aafc:	e7aa      	b.n	800aa54 <_strtod_l+0x98c>
 800aafe:	f1b8 0f01 	cmp.w	r8, #1
 800ab02:	d103      	bne.n	800ab0c <_strtod_l+0xa44>
 800ab04:	f1b9 0f00 	cmp.w	r9, #0
 800ab08:	f43f ad8a 	beq.w	800a620 <_strtod_l+0x558>
 800ab0c:	4b47      	ldr	r3, [pc, #284]	; (800ac2c <_strtod_l+0xb64>)
 800ab0e:	2200      	movs	r2, #0
 800ab10:	e79e      	b.n	800aa50 <_strtod_l+0x988>
 800ab12:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 800ab16:	ee20 db0d 	vmul.f64	d13, d0, d13
 800ab1a:	f1ba 0f00 	cmp.w	sl, #0
 800ab1e:	d104      	bne.n	800ab2a <_strtod_l+0xa62>
 800ab20:	eeb1 7b4d 	vneg.f64	d7, d13
 800ab24:	ec53 2b17 	vmov	r2, r3, d7
 800ab28:	e794      	b.n	800aa54 <_strtod_l+0x98c>
 800ab2a:	eeb0 7b4d 	vmov.f64	d7, d13
 800ab2e:	e7f9      	b.n	800ab24 <_strtod_l+0xa5c>
 800ab30:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800ab34:	9b04      	ldr	r3, [sp, #16]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d1ba      	bne.n	800aab0 <_strtod_l+0x9e8>
 800ab3a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab3e:	0d1b      	lsrs	r3, r3, #20
 800ab40:	051b      	lsls	r3, r3, #20
 800ab42:	4299      	cmp	r1, r3
 800ab44:	d1b4      	bne.n	800aab0 <_strtod_l+0x9e8>
 800ab46:	ec51 0b1d 	vmov	r0, r1, d13
 800ab4a:	f7f5 fda5 	bl	8000698 <__aeabi_d2lz>
 800ab4e:	f7f5 fd5d 	bl	800060c <__aeabi_l2d>
 800ab52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab56:	ec41 0b17 	vmov	d7, r0, r1
 800ab5a:	ea43 0308 	orr.w	r3, r3, r8
 800ab5e:	ea53 030a 	orrs.w	r3, r3, sl
 800ab62:	ee3d db47 	vsub.f64	d13, d13, d7
 800ab66:	d03c      	beq.n	800abe2 <_strtod_l+0xb1a>
 800ab68:	eeb4 dbca 	vcmpe.f64	d13, d10
 800ab6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab70:	f53f acf0 	bmi.w	800a554 <_strtod_l+0x48c>
 800ab74:	eeb4 dbcb 	vcmpe.f64	d13, d11
 800ab78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab7c:	dd98      	ble.n	800aab0 <_strtod_l+0x9e8>
 800ab7e:	e4e9      	b.n	800a554 <_strtod_l+0x48c>
 800ab80:	9804      	ldr	r0, [sp, #16]
 800ab82:	b1f0      	cbz	r0, 800abc2 <_strtod_l+0xafa>
 800ab84:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 800ab88:	d81b      	bhi.n	800abc2 <_strtod_l+0xafa>
 800ab8a:	ed9f 7b21 	vldr	d7, [pc, #132]	; 800ac10 <_strtod_l+0xb48>
 800ab8e:	eeb4 dbc7 	vcmpe.f64	d13, d7
 800ab92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab96:	d811      	bhi.n	800abbc <_strtod_l+0xaf4>
 800ab98:	eebc dbcd 	vcvt.u32.f64	s26, d13
 800ab9c:	ee1d 3a10 	vmov	r3, s26
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	bf38      	it	cc
 800aba4:	2301      	movcc	r3, #1
 800aba6:	ee0d 3a10 	vmov	s26, r3
 800abaa:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 800abae:	f1ba 0f00 	cmp.w	sl, #0
 800abb2:	d113      	bne.n	800abdc <_strtod_l+0xb14>
 800abb4:	eeb1 7b4d 	vneg.f64	d7, d13
 800abb8:	ec53 2b17 	vmov	r2, r3, d7
 800abbc:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 800abc0:	1a43      	subs	r3, r0, r1
 800abc2:	eeb0 0b48 	vmov.f64	d0, d8
 800abc6:	ec43 2b1c 	vmov	d12, r2, r3
 800abca:	910a      	str	r1, [sp, #40]	; 0x28
 800abcc:	f001 fdba 	bl	800c744 <__ulp>
 800abd0:	990a      	ldr	r1, [sp, #40]	; 0x28
 800abd2:	eeac 8b00 	vfma.f64	d8, d12, d0
 800abd6:	ec59 8b18 	vmov	r8, r9, d8
 800abda:	e7ab      	b.n	800ab34 <_strtod_l+0xa6c>
 800abdc:	eeb0 7b4d 	vmov.f64	d7, d13
 800abe0:	e7ea      	b.n	800abb8 <_strtod_l+0xaf0>
 800abe2:	eeb4 dbc9 	vcmpe.f64	d13, d9
 800abe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abea:	f57f af61 	bpl.w	800aab0 <_strtod_l+0x9e8>
 800abee:	e4b1      	b.n	800a554 <_strtod_l+0x48c>
 800abf0:	2300      	movs	r3, #0
 800abf2:	9308      	str	r3, [sp, #32]
 800abf4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800abf6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800abf8:	6013      	str	r3, [r2, #0]
 800abfa:	f7ff baad 	b.w	800a158 <_strtod_l+0x90>
 800abfe:	2a65      	cmp	r2, #101	; 0x65
 800ac00:	f43f ab9f 	beq.w	800a342 <_strtod_l+0x27a>
 800ac04:	2a45      	cmp	r2, #69	; 0x45
 800ac06:	f43f ab9c 	beq.w	800a342 <_strtod_l+0x27a>
 800ac0a:	2101      	movs	r1, #1
 800ac0c:	f7ff bbd4 	b.w	800a3b8 <_strtod_l+0x2f0>
 800ac10:	ffc00000 	.word	0xffc00000
 800ac14:	41dfffff 	.word	0x41dfffff
 800ac18:	000fffff 	.word	0x000fffff
 800ac1c:	7ff00000 	.word	0x7ff00000
 800ac20:	7fefffff 	.word	0x7fefffff
 800ac24:	3ff00000 	.word	0x3ff00000
 800ac28:	7c9fffff 	.word	0x7c9fffff
 800ac2c:	bff00000 	.word	0xbff00000
 800ac30:	7fe00000 	.word	0x7fe00000

0800ac34 <_strtod_r>:
 800ac34:	4b01      	ldr	r3, [pc, #4]	; (800ac3c <_strtod_r+0x8>)
 800ac36:	f7ff ba47 	b.w	800a0c8 <_strtod_l>
 800ac3a:	bf00      	nop
 800ac3c:	200001f4 	.word	0x200001f4

0800ac40 <_strtol_l.constprop.0>:
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac46:	d001      	beq.n	800ac4c <_strtol_l.constprop.0+0xc>
 800ac48:	2b24      	cmp	r3, #36	; 0x24
 800ac4a:	d906      	bls.n	800ac5a <_strtol_l.constprop.0+0x1a>
 800ac4c:	f7fe fa7c 	bl	8009148 <__errno>
 800ac50:	2316      	movs	r3, #22
 800ac52:	6003      	str	r3, [r0, #0]
 800ac54:	2000      	movs	r0, #0
 800ac56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac5a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ad40 <_strtol_l.constprop.0+0x100>
 800ac5e:	460d      	mov	r5, r1
 800ac60:	462e      	mov	r6, r5
 800ac62:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac66:	f814 700c 	ldrb.w	r7, [r4, ip]
 800ac6a:	f017 0708 	ands.w	r7, r7, #8
 800ac6e:	d1f7      	bne.n	800ac60 <_strtol_l.constprop.0+0x20>
 800ac70:	2c2d      	cmp	r4, #45	; 0x2d
 800ac72:	d132      	bne.n	800acda <_strtol_l.constprop.0+0x9a>
 800ac74:	782c      	ldrb	r4, [r5, #0]
 800ac76:	2701      	movs	r7, #1
 800ac78:	1cb5      	adds	r5, r6, #2
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d05b      	beq.n	800ad36 <_strtol_l.constprop.0+0xf6>
 800ac7e:	2b10      	cmp	r3, #16
 800ac80:	d109      	bne.n	800ac96 <_strtol_l.constprop.0+0x56>
 800ac82:	2c30      	cmp	r4, #48	; 0x30
 800ac84:	d107      	bne.n	800ac96 <_strtol_l.constprop.0+0x56>
 800ac86:	782c      	ldrb	r4, [r5, #0]
 800ac88:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ac8c:	2c58      	cmp	r4, #88	; 0x58
 800ac8e:	d14d      	bne.n	800ad2c <_strtol_l.constprop.0+0xec>
 800ac90:	786c      	ldrb	r4, [r5, #1]
 800ac92:	2310      	movs	r3, #16
 800ac94:	3502      	adds	r5, #2
 800ac96:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ac9a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ac9e:	f04f 0c00 	mov.w	ip, #0
 800aca2:	fbb8 f9f3 	udiv	r9, r8, r3
 800aca6:	4666      	mov	r6, ip
 800aca8:	fb03 8a19 	mls	sl, r3, r9, r8
 800acac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800acb0:	f1be 0f09 	cmp.w	lr, #9
 800acb4:	d816      	bhi.n	800ace4 <_strtol_l.constprop.0+0xa4>
 800acb6:	4674      	mov	r4, lr
 800acb8:	42a3      	cmp	r3, r4
 800acba:	dd24      	ble.n	800ad06 <_strtol_l.constprop.0+0xc6>
 800acbc:	f1bc 0f00 	cmp.w	ip, #0
 800acc0:	db1e      	blt.n	800ad00 <_strtol_l.constprop.0+0xc0>
 800acc2:	45b1      	cmp	r9, r6
 800acc4:	d31c      	bcc.n	800ad00 <_strtol_l.constprop.0+0xc0>
 800acc6:	d101      	bne.n	800accc <_strtol_l.constprop.0+0x8c>
 800acc8:	45a2      	cmp	sl, r4
 800acca:	db19      	blt.n	800ad00 <_strtol_l.constprop.0+0xc0>
 800accc:	fb06 4603 	mla	r6, r6, r3, r4
 800acd0:	f04f 0c01 	mov.w	ip, #1
 800acd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800acd8:	e7e8      	b.n	800acac <_strtol_l.constprop.0+0x6c>
 800acda:	2c2b      	cmp	r4, #43	; 0x2b
 800acdc:	bf04      	itt	eq
 800acde:	782c      	ldrbeq	r4, [r5, #0]
 800ace0:	1cb5      	addeq	r5, r6, #2
 800ace2:	e7ca      	b.n	800ac7a <_strtol_l.constprop.0+0x3a>
 800ace4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ace8:	f1be 0f19 	cmp.w	lr, #25
 800acec:	d801      	bhi.n	800acf2 <_strtol_l.constprop.0+0xb2>
 800acee:	3c37      	subs	r4, #55	; 0x37
 800acf0:	e7e2      	b.n	800acb8 <_strtol_l.constprop.0+0x78>
 800acf2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800acf6:	f1be 0f19 	cmp.w	lr, #25
 800acfa:	d804      	bhi.n	800ad06 <_strtol_l.constprop.0+0xc6>
 800acfc:	3c57      	subs	r4, #87	; 0x57
 800acfe:	e7db      	b.n	800acb8 <_strtol_l.constprop.0+0x78>
 800ad00:	f04f 3cff 	mov.w	ip, #4294967295
 800ad04:	e7e6      	b.n	800acd4 <_strtol_l.constprop.0+0x94>
 800ad06:	f1bc 0f00 	cmp.w	ip, #0
 800ad0a:	da05      	bge.n	800ad18 <_strtol_l.constprop.0+0xd8>
 800ad0c:	2322      	movs	r3, #34	; 0x22
 800ad0e:	6003      	str	r3, [r0, #0]
 800ad10:	4646      	mov	r6, r8
 800ad12:	b942      	cbnz	r2, 800ad26 <_strtol_l.constprop.0+0xe6>
 800ad14:	4630      	mov	r0, r6
 800ad16:	e79e      	b.n	800ac56 <_strtol_l.constprop.0+0x16>
 800ad18:	b107      	cbz	r7, 800ad1c <_strtol_l.constprop.0+0xdc>
 800ad1a:	4276      	negs	r6, r6
 800ad1c:	2a00      	cmp	r2, #0
 800ad1e:	d0f9      	beq.n	800ad14 <_strtol_l.constprop.0+0xd4>
 800ad20:	f1bc 0f00 	cmp.w	ip, #0
 800ad24:	d000      	beq.n	800ad28 <_strtol_l.constprop.0+0xe8>
 800ad26:	1e69      	subs	r1, r5, #1
 800ad28:	6011      	str	r1, [r2, #0]
 800ad2a:	e7f3      	b.n	800ad14 <_strtol_l.constprop.0+0xd4>
 800ad2c:	2430      	movs	r4, #48	; 0x30
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d1b1      	bne.n	800ac96 <_strtol_l.constprop.0+0x56>
 800ad32:	2308      	movs	r3, #8
 800ad34:	e7af      	b.n	800ac96 <_strtol_l.constprop.0+0x56>
 800ad36:	2c30      	cmp	r4, #48	; 0x30
 800ad38:	d0a5      	beq.n	800ac86 <_strtol_l.constprop.0+0x46>
 800ad3a:	230a      	movs	r3, #10
 800ad3c:	e7ab      	b.n	800ac96 <_strtol_l.constprop.0+0x56>
 800ad3e:	bf00      	nop
 800ad40:	0800ddb1 	.word	0x0800ddb1

0800ad44 <_strtol_r>:
 800ad44:	f7ff bf7c 	b.w	800ac40 <_strtol_l.constprop.0>

0800ad48 <quorem>:
 800ad48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4c:	6903      	ldr	r3, [r0, #16]
 800ad4e:	690c      	ldr	r4, [r1, #16]
 800ad50:	42a3      	cmp	r3, r4
 800ad52:	4607      	mov	r7, r0
 800ad54:	f2c0 8081 	blt.w	800ae5a <quorem+0x112>
 800ad58:	3c01      	subs	r4, #1
 800ad5a:	f101 0814 	add.w	r8, r1, #20
 800ad5e:	f100 0514 	add.w	r5, r0, #20
 800ad62:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ad66:	9301      	str	r3, [sp, #4]
 800ad68:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ad6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ad70:	3301      	adds	r3, #1
 800ad72:	429a      	cmp	r2, r3
 800ad74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800ad78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ad7c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ad80:	d331      	bcc.n	800ade6 <quorem+0x9e>
 800ad82:	f04f 0e00 	mov.w	lr, #0
 800ad86:	4640      	mov	r0, r8
 800ad88:	46ac      	mov	ip, r5
 800ad8a:	46f2      	mov	sl, lr
 800ad8c:	f850 2b04 	ldr.w	r2, [r0], #4
 800ad90:	b293      	uxth	r3, r2
 800ad92:	fb06 e303 	mla	r3, r6, r3, lr
 800ad96:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800ad9a:	b29b      	uxth	r3, r3
 800ad9c:	ebaa 0303 	sub.w	r3, sl, r3
 800ada0:	f8dc a000 	ldr.w	sl, [ip]
 800ada4:	0c12      	lsrs	r2, r2, #16
 800ada6:	fa13 f38a 	uxtah	r3, r3, sl
 800adaa:	fb06 e202 	mla	r2, r6, r2, lr
 800adae:	9300      	str	r3, [sp, #0]
 800adb0:	9b00      	ldr	r3, [sp, #0]
 800adb2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800adb6:	b292      	uxth	r2, r2
 800adb8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800adbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800adc0:	f8bd 3000 	ldrh.w	r3, [sp]
 800adc4:	4581      	cmp	r9, r0
 800adc6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800adca:	f84c 3b04 	str.w	r3, [ip], #4
 800adce:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800add2:	d2db      	bcs.n	800ad8c <quorem+0x44>
 800add4:	f855 300b 	ldr.w	r3, [r5, fp]
 800add8:	b92b      	cbnz	r3, 800ade6 <quorem+0x9e>
 800adda:	9b01      	ldr	r3, [sp, #4]
 800addc:	3b04      	subs	r3, #4
 800adde:	429d      	cmp	r5, r3
 800ade0:	461a      	mov	r2, r3
 800ade2:	d32e      	bcc.n	800ae42 <quorem+0xfa>
 800ade4:	613c      	str	r4, [r7, #16]
 800ade6:	4638      	mov	r0, r7
 800ade8:	f001 fc06 	bl	800c5f8 <__mcmp>
 800adec:	2800      	cmp	r0, #0
 800adee:	db24      	blt.n	800ae3a <quorem+0xf2>
 800adf0:	3601      	adds	r6, #1
 800adf2:	4628      	mov	r0, r5
 800adf4:	f04f 0c00 	mov.w	ip, #0
 800adf8:	f858 2b04 	ldr.w	r2, [r8], #4
 800adfc:	f8d0 e000 	ldr.w	lr, [r0]
 800ae00:	b293      	uxth	r3, r2
 800ae02:	ebac 0303 	sub.w	r3, ip, r3
 800ae06:	0c12      	lsrs	r2, r2, #16
 800ae08:	fa13 f38e 	uxtah	r3, r3, lr
 800ae0c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ae10:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ae1a:	45c1      	cmp	r9, r8
 800ae1c:	f840 3b04 	str.w	r3, [r0], #4
 800ae20:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ae24:	d2e8      	bcs.n	800adf8 <quorem+0xb0>
 800ae26:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ae2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ae2e:	b922      	cbnz	r2, 800ae3a <quorem+0xf2>
 800ae30:	3b04      	subs	r3, #4
 800ae32:	429d      	cmp	r5, r3
 800ae34:	461a      	mov	r2, r3
 800ae36:	d30a      	bcc.n	800ae4e <quorem+0x106>
 800ae38:	613c      	str	r4, [r7, #16]
 800ae3a:	4630      	mov	r0, r6
 800ae3c:	b003      	add	sp, #12
 800ae3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae42:	6812      	ldr	r2, [r2, #0]
 800ae44:	3b04      	subs	r3, #4
 800ae46:	2a00      	cmp	r2, #0
 800ae48:	d1cc      	bne.n	800ade4 <quorem+0x9c>
 800ae4a:	3c01      	subs	r4, #1
 800ae4c:	e7c7      	b.n	800adde <quorem+0x96>
 800ae4e:	6812      	ldr	r2, [r2, #0]
 800ae50:	3b04      	subs	r3, #4
 800ae52:	2a00      	cmp	r2, #0
 800ae54:	d1f0      	bne.n	800ae38 <quorem+0xf0>
 800ae56:	3c01      	subs	r4, #1
 800ae58:	e7eb      	b.n	800ae32 <quorem+0xea>
 800ae5a:	2000      	movs	r0, #0
 800ae5c:	e7ee      	b.n	800ae3c <quorem+0xf4>
	...

0800ae60 <_dtoa_r>:
 800ae60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae64:	ed2d 8b02 	vpush	{d8}
 800ae68:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ae6a:	b091      	sub	sp, #68	; 0x44
 800ae6c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ae70:	ec59 8b10 	vmov	r8, r9, d0
 800ae74:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800ae76:	9106      	str	r1, [sp, #24]
 800ae78:	4606      	mov	r6, r0
 800ae7a:	9208      	str	r2, [sp, #32]
 800ae7c:	930c      	str	r3, [sp, #48]	; 0x30
 800ae7e:	b975      	cbnz	r5, 800ae9e <_dtoa_r+0x3e>
 800ae80:	2010      	movs	r0, #16
 800ae82:	f7fe f98b 	bl	800919c <malloc>
 800ae86:	4602      	mov	r2, r0
 800ae88:	6270      	str	r0, [r6, #36]	; 0x24
 800ae8a:	b920      	cbnz	r0, 800ae96 <_dtoa_r+0x36>
 800ae8c:	4baa      	ldr	r3, [pc, #680]	; (800b138 <_dtoa_r+0x2d8>)
 800ae8e:	21ea      	movs	r1, #234	; 0xea
 800ae90:	48aa      	ldr	r0, [pc, #680]	; (800b13c <_dtoa_r+0x2dc>)
 800ae92:	f001 ff3f 	bl	800cd14 <__assert_func>
 800ae96:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ae9a:	6005      	str	r5, [r0, #0]
 800ae9c:	60c5      	str	r5, [r0, #12]
 800ae9e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aea0:	6819      	ldr	r1, [r3, #0]
 800aea2:	b151      	cbz	r1, 800aeba <_dtoa_r+0x5a>
 800aea4:	685a      	ldr	r2, [r3, #4]
 800aea6:	604a      	str	r2, [r1, #4]
 800aea8:	2301      	movs	r3, #1
 800aeaa:	4093      	lsls	r3, r2
 800aeac:	608b      	str	r3, [r1, #8]
 800aeae:	4630      	mov	r0, r6
 800aeb0:	f001 f916 	bl	800c0e0 <_Bfree>
 800aeb4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	601a      	str	r2, [r3, #0]
 800aeba:	f1b9 0300 	subs.w	r3, r9, #0
 800aebe:	bfbb      	ittet	lt
 800aec0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800aec4:	9303      	strlt	r3, [sp, #12]
 800aec6:	2300      	movge	r3, #0
 800aec8:	2201      	movlt	r2, #1
 800aeca:	bfac      	ite	ge
 800aecc:	6023      	strge	r3, [r4, #0]
 800aece:	6022      	strlt	r2, [r4, #0]
 800aed0:	4b9b      	ldr	r3, [pc, #620]	; (800b140 <_dtoa_r+0x2e0>)
 800aed2:	9c03      	ldr	r4, [sp, #12]
 800aed4:	43a3      	bics	r3, r4
 800aed6:	d11c      	bne.n	800af12 <_dtoa_r+0xb2>
 800aed8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aeda:	f242 730f 	movw	r3, #9999	; 0x270f
 800aede:	6013      	str	r3, [r2, #0]
 800aee0:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800aee4:	ea53 0308 	orrs.w	r3, r3, r8
 800aee8:	f000 84fd 	beq.w	800b8e6 <_dtoa_r+0xa86>
 800aeec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800aeee:	b963      	cbnz	r3, 800af0a <_dtoa_r+0xaa>
 800aef0:	4b94      	ldr	r3, [pc, #592]	; (800b144 <_dtoa_r+0x2e4>)
 800aef2:	e01f      	b.n	800af34 <_dtoa_r+0xd4>
 800aef4:	4b94      	ldr	r3, [pc, #592]	; (800b148 <_dtoa_r+0x2e8>)
 800aef6:	9301      	str	r3, [sp, #4]
 800aef8:	3308      	adds	r3, #8
 800aefa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800aefc:	6013      	str	r3, [r2, #0]
 800aefe:	9801      	ldr	r0, [sp, #4]
 800af00:	b011      	add	sp, #68	; 0x44
 800af02:	ecbd 8b02 	vpop	{d8}
 800af06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af0a:	4b8e      	ldr	r3, [pc, #568]	; (800b144 <_dtoa_r+0x2e4>)
 800af0c:	9301      	str	r3, [sp, #4]
 800af0e:	3303      	adds	r3, #3
 800af10:	e7f3      	b.n	800aefa <_dtoa_r+0x9a>
 800af12:	ed9d 8b02 	vldr	d8, [sp, #8]
 800af16:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800af1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800af1e:	d10b      	bne.n	800af38 <_dtoa_r+0xd8>
 800af20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800af22:	2301      	movs	r3, #1
 800af24:	6013      	str	r3, [r2, #0]
 800af26:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800af28:	2b00      	cmp	r3, #0
 800af2a:	f000 84d9 	beq.w	800b8e0 <_dtoa_r+0xa80>
 800af2e:	4887      	ldr	r0, [pc, #540]	; (800b14c <_dtoa_r+0x2ec>)
 800af30:	6018      	str	r0, [r3, #0]
 800af32:	1e43      	subs	r3, r0, #1
 800af34:	9301      	str	r3, [sp, #4]
 800af36:	e7e2      	b.n	800aefe <_dtoa_r+0x9e>
 800af38:	a90f      	add	r1, sp, #60	; 0x3c
 800af3a:	aa0e      	add	r2, sp, #56	; 0x38
 800af3c:	4630      	mov	r0, r6
 800af3e:	eeb0 0b48 	vmov.f64	d0, d8
 800af42:	f001 fc7b 	bl	800c83c <__d2b>
 800af46:	f3c4 510a 	ubfx	r1, r4, #20, #11
 800af4a:	4605      	mov	r5, r0
 800af4c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800af4e:	2900      	cmp	r1, #0
 800af50:	d046      	beq.n	800afe0 <_dtoa_r+0x180>
 800af52:	ee18 4a90 	vmov	r4, s17
 800af56:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800af5a:	ec53 2b18 	vmov	r2, r3, d8
 800af5e:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800af62:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800af66:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800af6a:	2400      	movs	r4, #0
 800af6c:	ec43 2b16 	vmov	d6, r2, r3
 800af70:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800af74:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800b120 <_dtoa_r+0x2c0>
 800af78:	ee36 7b47 	vsub.f64	d7, d6, d7
 800af7c:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 800b128 <_dtoa_r+0x2c8>
 800af80:	eea7 6b05 	vfma.f64	d6, d7, d5
 800af84:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 800b130 <_dtoa_r+0x2d0>
 800af88:	ee07 1a90 	vmov	s15, r1
 800af8c:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800af90:	eeb0 7b46 	vmov.f64	d7, d6
 800af94:	eea4 7b05 	vfma.f64	d7, d4, d5
 800af98:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800af9c:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800afa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afa4:	ee16 ba90 	vmov	fp, s13
 800afa8:	940a      	str	r4, [sp, #40]	; 0x28
 800afaa:	d508      	bpl.n	800afbe <_dtoa_r+0x15e>
 800afac:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800afb0:	eeb4 6b47 	vcmp.f64	d6, d7
 800afb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afb8:	bf18      	it	ne
 800afba:	f10b 3bff 	addne.w	fp, fp, #4294967295
 800afbe:	f1bb 0f16 	cmp.w	fp, #22
 800afc2:	d82f      	bhi.n	800b024 <_dtoa_r+0x1c4>
 800afc4:	4b62      	ldr	r3, [pc, #392]	; (800b150 <_dtoa_r+0x2f0>)
 800afc6:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800afca:	ed93 7b00 	vldr	d7, [r3]
 800afce:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800afd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afd6:	d501      	bpl.n	800afdc <_dtoa_r+0x17c>
 800afd8:	f10b 3bff 	add.w	fp, fp, #4294967295
 800afdc:	2300      	movs	r3, #0
 800afde:	e022      	b.n	800b026 <_dtoa_r+0x1c6>
 800afe0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800afe2:	4401      	add	r1, r0
 800afe4:	f201 4332 	addw	r3, r1, #1074	; 0x432
 800afe8:	2b20      	cmp	r3, #32
 800afea:	bfc1      	itttt	gt
 800afec:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800aff0:	fa04 f303 	lslgt.w	r3, r4, r3
 800aff4:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 800aff8:	fa28 f804 	lsrgt.w	r8, r8, r4
 800affc:	bfd6      	itet	le
 800affe:	f1c3 0320 	rsble	r3, r3, #32
 800b002:	ea43 0808 	orrgt.w	r8, r3, r8
 800b006:	fa08 f803 	lslle.w	r8, r8, r3
 800b00a:	ee07 8a90 	vmov	s15, r8
 800b00e:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800b012:	3901      	subs	r1, #1
 800b014:	ee17 4a90 	vmov	r4, s15
 800b018:	ec53 2b17 	vmov	r2, r3, d7
 800b01c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 800b020:	2401      	movs	r4, #1
 800b022:	e7a3      	b.n	800af6c <_dtoa_r+0x10c>
 800b024:	2301      	movs	r3, #1
 800b026:	930b      	str	r3, [sp, #44]	; 0x2c
 800b028:	1a43      	subs	r3, r0, r1
 800b02a:	1e5a      	subs	r2, r3, #1
 800b02c:	bf45      	ittet	mi
 800b02e:	f1c3 0301 	rsbmi	r3, r3, #1
 800b032:	9304      	strmi	r3, [sp, #16]
 800b034:	2300      	movpl	r3, #0
 800b036:	2300      	movmi	r3, #0
 800b038:	9205      	str	r2, [sp, #20]
 800b03a:	bf54      	ite	pl
 800b03c:	9304      	strpl	r3, [sp, #16]
 800b03e:	9305      	strmi	r3, [sp, #20]
 800b040:	f1bb 0f00 	cmp.w	fp, #0
 800b044:	db18      	blt.n	800b078 <_dtoa_r+0x218>
 800b046:	9b05      	ldr	r3, [sp, #20]
 800b048:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800b04c:	445b      	add	r3, fp
 800b04e:	9305      	str	r3, [sp, #20]
 800b050:	2300      	movs	r3, #0
 800b052:	9a06      	ldr	r2, [sp, #24]
 800b054:	2a09      	cmp	r2, #9
 800b056:	d849      	bhi.n	800b0ec <_dtoa_r+0x28c>
 800b058:	2a05      	cmp	r2, #5
 800b05a:	bfc4      	itt	gt
 800b05c:	3a04      	subgt	r2, #4
 800b05e:	9206      	strgt	r2, [sp, #24]
 800b060:	9a06      	ldr	r2, [sp, #24]
 800b062:	f1a2 0202 	sub.w	r2, r2, #2
 800b066:	bfcc      	ite	gt
 800b068:	2400      	movgt	r4, #0
 800b06a:	2401      	movle	r4, #1
 800b06c:	2a03      	cmp	r2, #3
 800b06e:	d848      	bhi.n	800b102 <_dtoa_r+0x2a2>
 800b070:	e8df f002 	tbb	[pc, r2]
 800b074:	3a2c2e0b 	.word	0x3a2c2e0b
 800b078:	9b04      	ldr	r3, [sp, #16]
 800b07a:	2200      	movs	r2, #0
 800b07c:	eba3 030b 	sub.w	r3, r3, fp
 800b080:	9304      	str	r3, [sp, #16]
 800b082:	9209      	str	r2, [sp, #36]	; 0x24
 800b084:	f1cb 0300 	rsb	r3, fp, #0
 800b088:	e7e3      	b.n	800b052 <_dtoa_r+0x1f2>
 800b08a:	2200      	movs	r2, #0
 800b08c:	9207      	str	r2, [sp, #28]
 800b08e:	9a08      	ldr	r2, [sp, #32]
 800b090:	2a00      	cmp	r2, #0
 800b092:	dc39      	bgt.n	800b108 <_dtoa_r+0x2a8>
 800b094:	f04f 0a01 	mov.w	sl, #1
 800b098:	46d1      	mov	r9, sl
 800b09a:	4652      	mov	r2, sl
 800b09c:	f8cd a020 	str.w	sl, [sp, #32]
 800b0a0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800b0a2:	2100      	movs	r1, #0
 800b0a4:	6079      	str	r1, [r7, #4]
 800b0a6:	2004      	movs	r0, #4
 800b0a8:	f100 0c14 	add.w	ip, r0, #20
 800b0ac:	4594      	cmp	ip, r2
 800b0ae:	6879      	ldr	r1, [r7, #4]
 800b0b0:	d92f      	bls.n	800b112 <_dtoa_r+0x2b2>
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	930d      	str	r3, [sp, #52]	; 0x34
 800b0b6:	f000 ffd3 	bl	800c060 <_Balloc>
 800b0ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b0bc:	9001      	str	r0, [sp, #4]
 800b0be:	4602      	mov	r2, r0
 800b0c0:	2800      	cmp	r0, #0
 800b0c2:	d149      	bne.n	800b158 <_dtoa_r+0x2f8>
 800b0c4:	4b23      	ldr	r3, [pc, #140]	; (800b154 <_dtoa_r+0x2f4>)
 800b0c6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800b0ca:	e6e1      	b.n	800ae90 <_dtoa_r+0x30>
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	e7dd      	b.n	800b08c <_dtoa_r+0x22c>
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	9207      	str	r2, [sp, #28]
 800b0d4:	9a08      	ldr	r2, [sp, #32]
 800b0d6:	eb0b 0a02 	add.w	sl, fp, r2
 800b0da:	f10a 0901 	add.w	r9, sl, #1
 800b0de:	464a      	mov	r2, r9
 800b0e0:	2a01      	cmp	r2, #1
 800b0e2:	bfb8      	it	lt
 800b0e4:	2201      	movlt	r2, #1
 800b0e6:	e7db      	b.n	800b0a0 <_dtoa_r+0x240>
 800b0e8:	2201      	movs	r2, #1
 800b0ea:	e7f2      	b.n	800b0d2 <_dtoa_r+0x272>
 800b0ec:	2401      	movs	r4, #1
 800b0ee:	2200      	movs	r2, #0
 800b0f0:	e9cd 2406 	strd	r2, r4, [sp, #24]
 800b0f4:	f04f 3aff 	mov.w	sl, #4294967295
 800b0f8:	2100      	movs	r1, #0
 800b0fa:	46d1      	mov	r9, sl
 800b0fc:	2212      	movs	r2, #18
 800b0fe:	9108      	str	r1, [sp, #32]
 800b100:	e7ce      	b.n	800b0a0 <_dtoa_r+0x240>
 800b102:	2201      	movs	r2, #1
 800b104:	9207      	str	r2, [sp, #28]
 800b106:	e7f5      	b.n	800b0f4 <_dtoa_r+0x294>
 800b108:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b10c:	46d1      	mov	r9, sl
 800b10e:	4652      	mov	r2, sl
 800b110:	e7c6      	b.n	800b0a0 <_dtoa_r+0x240>
 800b112:	3101      	adds	r1, #1
 800b114:	6079      	str	r1, [r7, #4]
 800b116:	0040      	lsls	r0, r0, #1
 800b118:	e7c6      	b.n	800b0a8 <_dtoa_r+0x248>
 800b11a:	bf00      	nop
 800b11c:	f3af 8000 	nop.w
 800b120:	636f4361 	.word	0x636f4361
 800b124:	3fd287a7 	.word	0x3fd287a7
 800b128:	8b60c8b3 	.word	0x8b60c8b3
 800b12c:	3fc68a28 	.word	0x3fc68a28
 800b130:	509f79fb 	.word	0x509f79fb
 800b134:	3fd34413 	.word	0x3fd34413
 800b138:	0800debe 	.word	0x0800debe
 800b13c:	0800ded5 	.word	0x0800ded5
 800b140:	7ff00000 	.word	0x7ff00000
 800b144:	0800deba 	.word	0x0800deba
 800b148:	0800deb1 	.word	0x0800deb1
 800b14c:	0800dd35 	.word	0x0800dd35
 800b150:	0800e0a8 	.word	0x0800e0a8
 800b154:	0800df53 	.word	0x0800df53
 800b158:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800b15a:	9901      	ldr	r1, [sp, #4]
 800b15c:	6011      	str	r1, [r2, #0]
 800b15e:	f1b9 0f0e 	cmp.w	r9, #14
 800b162:	d86c      	bhi.n	800b23e <_dtoa_r+0x3de>
 800b164:	2c00      	cmp	r4, #0
 800b166:	d06a      	beq.n	800b23e <_dtoa_r+0x3de>
 800b168:	f1bb 0f00 	cmp.w	fp, #0
 800b16c:	f340 80a0 	ble.w	800b2b0 <_dtoa_r+0x450>
 800b170:	49c1      	ldr	r1, [pc, #772]	; (800b478 <_dtoa_r+0x618>)
 800b172:	f00b 020f 	and.w	r2, fp, #15
 800b176:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800b17a:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800b17e:	ed92 7b00 	vldr	d7, [r2]
 800b182:	ea4f 112b 	mov.w	r1, fp, asr #4
 800b186:	f000 8087 	beq.w	800b298 <_dtoa_r+0x438>
 800b18a:	4abc      	ldr	r2, [pc, #752]	; (800b47c <_dtoa_r+0x61c>)
 800b18c:	ed92 6b08 	vldr	d6, [r2, #32]
 800b190:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800b194:	ed8d 6b02 	vstr	d6, [sp, #8]
 800b198:	f001 010f 	and.w	r1, r1, #15
 800b19c:	2203      	movs	r2, #3
 800b19e:	48b7      	ldr	r0, [pc, #732]	; (800b47c <_dtoa_r+0x61c>)
 800b1a0:	2900      	cmp	r1, #0
 800b1a2:	d17b      	bne.n	800b29c <_dtoa_r+0x43c>
 800b1a4:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b1a8:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800b1ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b1b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b1b2:	2900      	cmp	r1, #0
 800b1b4:	f000 80a2 	beq.w	800b2fc <_dtoa_r+0x49c>
 800b1b8:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 800b1bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b1c0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b1c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b1c8:	f140 8098 	bpl.w	800b2fc <_dtoa_r+0x49c>
 800b1cc:	f1b9 0f00 	cmp.w	r9, #0
 800b1d0:	f000 8094 	beq.w	800b2fc <_dtoa_r+0x49c>
 800b1d4:	f1ba 0f00 	cmp.w	sl, #0
 800b1d8:	dd2f      	ble.n	800b23a <_dtoa_r+0x3da>
 800b1da:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 800b1de:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b1e2:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b1e6:	f10b 37ff 	add.w	r7, fp, #4294967295
 800b1ea:	3201      	adds	r2, #1
 800b1ec:	4650      	mov	r0, sl
 800b1ee:	ed9d 6b02 	vldr	d6, [sp, #8]
 800b1f2:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 800b1f6:	ee07 2a90 	vmov	s15, r2
 800b1fa:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800b1fe:	eea7 5b06 	vfma.f64	d5, d7, d6
 800b202:	ee15 4a90 	vmov	r4, s11
 800b206:	ec52 1b15 	vmov	r1, r2, d5
 800b20a:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 800b20e:	2800      	cmp	r0, #0
 800b210:	d177      	bne.n	800b302 <_dtoa_r+0x4a2>
 800b212:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b216:	ee36 6b47 	vsub.f64	d6, d6, d7
 800b21a:	ec42 1b17 	vmov	d7, r1, r2
 800b21e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b222:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b226:	f300 8263 	bgt.w	800b6f0 <_dtoa_r+0x890>
 800b22a:	eeb1 7b47 	vneg.f64	d7, d7
 800b22e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b236:	f100 8258 	bmi.w	800b6ea <_dtoa_r+0x88a>
 800b23a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800b23e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b240:	2a00      	cmp	r2, #0
 800b242:	f2c0 811d 	blt.w	800b480 <_dtoa_r+0x620>
 800b246:	f1bb 0f0e 	cmp.w	fp, #14
 800b24a:	f300 8119 	bgt.w	800b480 <_dtoa_r+0x620>
 800b24e:	4b8a      	ldr	r3, [pc, #552]	; (800b478 <_dtoa_r+0x618>)
 800b250:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800b254:	ed93 6b00 	vldr	d6, [r3]
 800b258:	9b08      	ldr	r3, [sp, #32]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	f280 80b7 	bge.w	800b3ce <_dtoa_r+0x56e>
 800b260:	f1b9 0f00 	cmp.w	r9, #0
 800b264:	f300 80b3 	bgt.w	800b3ce <_dtoa_r+0x56e>
 800b268:	f040 823f 	bne.w	800b6ea <_dtoa_r+0x88a>
 800b26c:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 800b270:	ee26 6b07 	vmul.f64	d6, d6, d7
 800b274:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b278:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b27c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b280:	464c      	mov	r4, r9
 800b282:	464f      	mov	r7, r9
 800b284:	f280 8215 	bge.w	800b6b2 <_dtoa_r+0x852>
 800b288:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b28c:	2331      	movs	r3, #49	; 0x31
 800b28e:	f808 3b01 	strb.w	r3, [r8], #1
 800b292:	f10b 0b01 	add.w	fp, fp, #1
 800b296:	e211      	b.n	800b6bc <_dtoa_r+0x85c>
 800b298:	2202      	movs	r2, #2
 800b29a:	e780      	b.n	800b19e <_dtoa_r+0x33e>
 800b29c:	07cc      	lsls	r4, r1, #31
 800b29e:	d504      	bpl.n	800b2aa <_dtoa_r+0x44a>
 800b2a0:	ed90 6b00 	vldr	d6, [r0]
 800b2a4:	3201      	adds	r2, #1
 800b2a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b2aa:	1049      	asrs	r1, r1, #1
 800b2ac:	3008      	adds	r0, #8
 800b2ae:	e777      	b.n	800b1a0 <_dtoa_r+0x340>
 800b2b0:	d022      	beq.n	800b2f8 <_dtoa_r+0x498>
 800b2b2:	f1cb 0100 	rsb	r1, fp, #0
 800b2b6:	4a70      	ldr	r2, [pc, #448]	; (800b478 <_dtoa_r+0x618>)
 800b2b8:	f001 000f 	and.w	r0, r1, #15
 800b2bc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b2c0:	ed92 7b00 	vldr	d7, [r2]
 800b2c4:	ee28 7b07 	vmul.f64	d7, d8, d7
 800b2c8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b2cc:	486b      	ldr	r0, [pc, #428]	; (800b47c <_dtoa_r+0x61c>)
 800b2ce:	1109      	asrs	r1, r1, #4
 800b2d0:	2400      	movs	r4, #0
 800b2d2:	2202      	movs	r2, #2
 800b2d4:	b929      	cbnz	r1, 800b2e2 <_dtoa_r+0x482>
 800b2d6:	2c00      	cmp	r4, #0
 800b2d8:	f43f af6a 	beq.w	800b1b0 <_dtoa_r+0x350>
 800b2dc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800b2e0:	e766      	b.n	800b1b0 <_dtoa_r+0x350>
 800b2e2:	07cf      	lsls	r7, r1, #31
 800b2e4:	d505      	bpl.n	800b2f2 <_dtoa_r+0x492>
 800b2e6:	ed90 6b00 	vldr	d6, [r0]
 800b2ea:	3201      	adds	r2, #1
 800b2ec:	2401      	movs	r4, #1
 800b2ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 800b2f2:	1049      	asrs	r1, r1, #1
 800b2f4:	3008      	adds	r0, #8
 800b2f6:	e7ed      	b.n	800b2d4 <_dtoa_r+0x474>
 800b2f8:	2202      	movs	r2, #2
 800b2fa:	e759      	b.n	800b1b0 <_dtoa_r+0x350>
 800b2fc:	465f      	mov	r7, fp
 800b2fe:	4648      	mov	r0, r9
 800b300:	e775      	b.n	800b1ee <_dtoa_r+0x38e>
 800b302:	ec42 1b17 	vmov	d7, r1, r2
 800b306:	4a5c      	ldr	r2, [pc, #368]	; (800b478 <_dtoa_r+0x618>)
 800b308:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800b30c:	ed12 4b02 	vldr	d4, [r2, #-8]
 800b310:	9a01      	ldr	r2, [sp, #4]
 800b312:	1814      	adds	r4, r2, r0
 800b314:	9a07      	ldr	r2, [sp, #28]
 800b316:	b352      	cbz	r2, 800b36e <_dtoa_r+0x50e>
 800b318:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 800b31c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 800b320:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b324:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800b328:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b32c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b330:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b334:	ee14 2a90 	vmov	r2, s9
 800b338:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b33c:	3230      	adds	r2, #48	; 0x30
 800b33e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b342:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b346:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b34a:	f808 2b01 	strb.w	r2, [r8], #1
 800b34e:	d439      	bmi.n	800b3c4 <_dtoa_r+0x564>
 800b350:	ee32 5b46 	vsub.f64	d5, d2, d6
 800b354:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800b358:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b35c:	d472      	bmi.n	800b444 <_dtoa_r+0x5e4>
 800b35e:	45a0      	cmp	r8, r4
 800b360:	f43f af6b 	beq.w	800b23a <_dtoa_r+0x3da>
 800b364:	ee27 7b03 	vmul.f64	d7, d7, d3
 800b368:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b36c:	e7e0      	b.n	800b330 <_dtoa_r+0x4d0>
 800b36e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b372:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b376:	4621      	mov	r1, r4
 800b378:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 800b37c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800b380:	ee14 2a90 	vmov	r2, s9
 800b384:	3230      	adds	r2, #48	; 0x30
 800b386:	f808 2b01 	strb.w	r2, [r8], #1
 800b38a:	45a0      	cmp	r8, r4
 800b38c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800b390:	ee36 6b45 	vsub.f64	d6, d6, d5
 800b394:	d118      	bne.n	800b3c8 <_dtoa_r+0x568>
 800b396:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 800b39a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800b39e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800b3a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3a6:	dc4d      	bgt.n	800b444 <_dtoa_r+0x5e4>
 800b3a8:	ee35 7b47 	vsub.f64	d7, d5, d7
 800b3ac:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800b3b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3b4:	f57f af41 	bpl.w	800b23a <_dtoa_r+0x3da>
 800b3b8:	4688      	mov	r8, r1
 800b3ba:	3901      	subs	r1, #1
 800b3bc:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 800b3c0:	2b30      	cmp	r3, #48	; 0x30
 800b3c2:	d0f9      	beq.n	800b3b8 <_dtoa_r+0x558>
 800b3c4:	46bb      	mov	fp, r7
 800b3c6:	e02a      	b.n	800b41e <_dtoa_r+0x5be>
 800b3c8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800b3cc:	e7d6      	b.n	800b37c <_dtoa_r+0x51c>
 800b3ce:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b3d2:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800b3d6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b3da:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800b3de:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800b3e2:	ee15 3a10 	vmov	r3, s10
 800b3e6:	3330      	adds	r3, #48	; 0x30
 800b3e8:	f808 3b01 	strb.w	r3, [r8], #1
 800b3ec:	9b01      	ldr	r3, [sp, #4]
 800b3ee:	eba8 0303 	sub.w	r3, r8, r3
 800b3f2:	4599      	cmp	r9, r3
 800b3f4:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800b3f8:	eea3 7b46 	vfms.f64	d7, d3, d6
 800b3fc:	d133      	bne.n	800b466 <_dtoa_r+0x606>
 800b3fe:	ee37 7b07 	vadd.f64	d7, d7, d7
 800b402:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800b406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b40a:	dc1a      	bgt.n	800b442 <_dtoa_r+0x5e2>
 800b40c:	eeb4 7b46 	vcmp.f64	d7, d6
 800b410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b414:	d103      	bne.n	800b41e <_dtoa_r+0x5be>
 800b416:	ee15 3a10 	vmov	r3, s10
 800b41a:	07d9      	lsls	r1, r3, #31
 800b41c:	d411      	bmi.n	800b442 <_dtoa_r+0x5e2>
 800b41e:	4629      	mov	r1, r5
 800b420:	4630      	mov	r0, r6
 800b422:	f000 fe5d 	bl	800c0e0 <_Bfree>
 800b426:	2300      	movs	r3, #0
 800b428:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b42a:	f888 3000 	strb.w	r3, [r8]
 800b42e:	f10b 0301 	add.w	r3, fp, #1
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b436:	2b00      	cmp	r3, #0
 800b438:	f43f ad61 	beq.w	800aefe <_dtoa_r+0x9e>
 800b43c:	f8c3 8000 	str.w	r8, [r3]
 800b440:	e55d      	b.n	800aefe <_dtoa_r+0x9e>
 800b442:	465f      	mov	r7, fp
 800b444:	4643      	mov	r3, r8
 800b446:	4698      	mov	r8, r3
 800b448:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b44c:	2a39      	cmp	r2, #57	; 0x39
 800b44e:	d106      	bne.n	800b45e <_dtoa_r+0x5fe>
 800b450:	9a01      	ldr	r2, [sp, #4]
 800b452:	429a      	cmp	r2, r3
 800b454:	d1f7      	bne.n	800b446 <_dtoa_r+0x5e6>
 800b456:	9901      	ldr	r1, [sp, #4]
 800b458:	2230      	movs	r2, #48	; 0x30
 800b45a:	3701      	adds	r7, #1
 800b45c:	700a      	strb	r2, [r1, #0]
 800b45e:	781a      	ldrb	r2, [r3, #0]
 800b460:	3201      	adds	r2, #1
 800b462:	701a      	strb	r2, [r3, #0]
 800b464:	e7ae      	b.n	800b3c4 <_dtoa_r+0x564>
 800b466:	ee27 7b04 	vmul.f64	d7, d7, d4
 800b46a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800b46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b472:	d1b2      	bne.n	800b3da <_dtoa_r+0x57a>
 800b474:	e7d3      	b.n	800b41e <_dtoa_r+0x5be>
 800b476:	bf00      	nop
 800b478:	0800e0a8 	.word	0x0800e0a8
 800b47c:	0800e080 	.word	0x0800e080
 800b480:	9907      	ldr	r1, [sp, #28]
 800b482:	2900      	cmp	r1, #0
 800b484:	f000 80d0 	beq.w	800b628 <_dtoa_r+0x7c8>
 800b488:	9906      	ldr	r1, [sp, #24]
 800b48a:	2901      	cmp	r1, #1
 800b48c:	f300 80b4 	bgt.w	800b5f8 <_dtoa_r+0x798>
 800b490:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b492:	2900      	cmp	r1, #0
 800b494:	f000 80ac 	beq.w	800b5f0 <_dtoa_r+0x790>
 800b498:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b49c:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b4a0:	461c      	mov	r4, r3
 800b4a2:	930a      	str	r3, [sp, #40]	; 0x28
 800b4a4:	9b04      	ldr	r3, [sp, #16]
 800b4a6:	4413      	add	r3, r2
 800b4a8:	9304      	str	r3, [sp, #16]
 800b4aa:	9b05      	ldr	r3, [sp, #20]
 800b4ac:	2101      	movs	r1, #1
 800b4ae:	4413      	add	r3, r2
 800b4b0:	4630      	mov	r0, r6
 800b4b2:	9305      	str	r3, [sp, #20]
 800b4b4:	f000 ff16 	bl	800c2e4 <__i2b>
 800b4b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4ba:	4607      	mov	r7, r0
 800b4bc:	f1b8 0f00 	cmp.w	r8, #0
 800b4c0:	dd0d      	ble.n	800b4de <_dtoa_r+0x67e>
 800b4c2:	9a05      	ldr	r2, [sp, #20]
 800b4c4:	2a00      	cmp	r2, #0
 800b4c6:	dd0a      	ble.n	800b4de <_dtoa_r+0x67e>
 800b4c8:	4542      	cmp	r2, r8
 800b4ca:	9904      	ldr	r1, [sp, #16]
 800b4cc:	bfa8      	it	ge
 800b4ce:	4642      	movge	r2, r8
 800b4d0:	1a89      	subs	r1, r1, r2
 800b4d2:	9104      	str	r1, [sp, #16]
 800b4d4:	9905      	ldr	r1, [sp, #20]
 800b4d6:	eba8 0802 	sub.w	r8, r8, r2
 800b4da:	1a8a      	subs	r2, r1, r2
 800b4dc:	9205      	str	r2, [sp, #20]
 800b4de:	b303      	cbz	r3, 800b522 <_dtoa_r+0x6c2>
 800b4e0:	9a07      	ldr	r2, [sp, #28]
 800b4e2:	2a00      	cmp	r2, #0
 800b4e4:	f000 80a5 	beq.w	800b632 <_dtoa_r+0x7d2>
 800b4e8:	2c00      	cmp	r4, #0
 800b4ea:	dd13      	ble.n	800b514 <_dtoa_r+0x6b4>
 800b4ec:	4639      	mov	r1, r7
 800b4ee:	4622      	mov	r2, r4
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b4f4:	f000 ffb6 	bl	800c464 <__pow5mult>
 800b4f8:	462a      	mov	r2, r5
 800b4fa:	4601      	mov	r1, r0
 800b4fc:	4607      	mov	r7, r0
 800b4fe:	4630      	mov	r0, r6
 800b500:	f000 ff06 	bl	800c310 <__multiply>
 800b504:	4629      	mov	r1, r5
 800b506:	900a      	str	r0, [sp, #40]	; 0x28
 800b508:	4630      	mov	r0, r6
 800b50a:	f000 fde9 	bl	800c0e0 <_Bfree>
 800b50e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b510:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b512:	4615      	mov	r5, r2
 800b514:	1b1a      	subs	r2, r3, r4
 800b516:	d004      	beq.n	800b522 <_dtoa_r+0x6c2>
 800b518:	4629      	mov	r1, r5
 800b51a:	4630      	mov	r0, r6
 800b51c:	f000 ffa2 	bl	800c464 <__pow5mult>
 800b520:	4605      	mov	r5, r0
 800b522:	2101      	movs	r1, #1
 800b524:	4630      	mov	r0, r6
 800b526:	f000 fedd 	bl	800c2e4 <__i2b>
 800b52a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	4604      	mov	r4, r0
 800b530:	f340 8081 	ble.w	800b636 <_dtoa_r+0x7d6>
 800b534:	461a      	mov	r2, r3
 800b536:	4601      	mov	r1, r0
 800b538:	4630      	mov	r0, r6
 800b53a:	f000 ff93 	bl	800c464 <__pow5mult>
 800b53e:	9b06      	ldr	r3, [sp, #24]
 800b540:	2b01      	cmp	r3, #1
 800b542:	4604      	mov	r4, r0
 800b544:	dd7a      	ble.n	800b63c <_dtoa_r+0x7dc>
 800b546:	2300      	movs	r3, #0
 800b548:	930a      	str	r3, [sp, #40]	; 0x28
 800b54a:	6922      	ldr	r2, [r4, #16]
 800b54c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800b550:	6910      	ldr	r0, [r2, #16]
 800b552:	f000 fe77 	bl	800c244 <__hi0bits>
 800b556:	f1c0 0020 	rsb	r0, r0, #32
 800b55a:	9b05      	ldr	r3, [sp, #20]
 800b55c:	4418      	add	r0, r3
 800b55e:	f010 001f 	ands.w	r0, r0, #31
 800b562:	f000 808c 	beq.w	800b67e <_dtoa_r+0x81e>
 800b566:	f1c0 0220 	rsb	r2, r0, #32
 800b56a:	2a04      	cmp	r2, #4
 800b56c:	f340 8085 	ble.w	800b67a <_dtoa_r+0x81a>
 800b570:	f1c0 001c 	rsb	r0, r0, #28
 800b574:	9b04      	ldr	r3, [sp, #16]
 800b576:	4403      	add	r3, r0
 800b578:	9304      	str	r3, [sp, #16]
 800b57a:	9b05      	ldr	r3, [sp, #20]
 800b57c:	4403      	add	r3, r0
 800b57e:	4480      	add	r8, r0
 800b580:	9305      	str	r3, [sp, #20]
 800b582:	9b04      	ldr	r3, [sp, #16]
 800b584:	2b00      	cmp	r3, #0
 800b586:	dd05      	ble.n	800b594 <_dtoa_r+0x734>
 800b588:	4629      	mov	r1, r5
 800b58a:	461a      	mov	r2, r3
 800b58c:	4630      	mov	r0, r6
 800b58e:	f000 ffc3 	bl	800c518 <__lshift>
 800b592:	4605      	mov	r5, r0
 800b594:	9b05      	ldr	r3, [sp, #20]
 800b596:	2b00      	cmp	r3, #0
 800b598:	dd05      	ble.n	800b5a6 <_dtoa_r+0x746>
 800b59a:	4621      	mov	r1, r4
 800b59c:	461a      	mov	r2, r3
 800b59e:	4630      	mov	r0, r6
 800b5a0:	f000 ffba 	bl	800c518 <__lshift>
 800b5a4:	4604      	mov	r4, r0
 800b5a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d06a      	beq.n	800b682 <_dtoa_r+0x822>
 800b5ac:	4621      	mov	r1, r4
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	f001 f822 	bl	800c5f8 <__mcmp>
 800b5b4:	2800      	cmp	r0, #0
 800b5b6:	da64      	bge.n	800b682 <_dtoa_r+0x822>
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	4629      	mov	r1, r5
 800b5bc:	220a      	movs	r2, #10
 800b5be:	4630      	mov	r0, r6
 800b5c0:	f000 fdb0 	bl	800c124 <__multadd>
 800b5c4:	9b07      	ldr	r3, [sp, #28]
 800b5c6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b5ca:	4605      	mov	r5, r0
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	f000 8191 	beq.w	800b8f4 <_dtoa_r+0xa94>
 800b5d2:	4639      	mov	r1, r7
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	220a      	movs	r2, #10
 800b5d8:	4630      	mov	r0, r6
 800b5da:	f000 fda3 	bl	800c124 <__multadd>
 800b5de:	f1ba 0f00 	cmp.w	sl, #0
 800b5e2:	4607      	mov	r7, r0
 800b5e4:	f300 808d 	bgt.w	800b702 <_dtoa_r+0x8a2>
 800b5e8:	9b06      	ldr	r3, [sp, #24]
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	dc50      	bgt.n	800b690 <_dtoa_r+0x830>
 800b5ee:	e088      	b.n	800b702 <_dtoa_r+0x8a2>
 800b5f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b5f2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b5f6:	e751      	b.n	800b49c <_dtoa_r+0x63c>
 800b5f8:	f109 34ff 	add.w	r4, r9, #4294967295
 800b5fc:	42a3      	cmp	r3, r4
 800b5fe:	bfbf      	itttt	lt
 800b600:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 800b602:	1ae3      	sublt	r3, r4, r3
 800b604:	18d2      	addlt	r2, r2, r3
 800b606:	9209      	strlt	r2, [sp, #36]	; 0x24
 800b608:	bfb6      	itet	lt
 800b60a:	4623      	movlt	r3, r4
 800b60c:	1b1c      	subge	r4, r3, r4
 800b60e:	2400      	movlt	r4, #0
 800b610:	f1b9 0f00 	cmp.w	r9, #0
 800b614:	bfb5      	itete	lt
 800b616:	9a04      	ldrlt	r2, [sp, #16]
 800b618:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 800b61c:	eba2 0809 	sublt.w	r8, r2, r9
 800b620:	464a      	movge	r2, r9
 800b622:	bfb8      	it	lt
 800b624:	2200      	movlt	r2, #0
 800b626:	e73c      	b.n	800b4a2 <_dtoa_r+0x642>
 800b628:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b62c:	9f07      	ldr	r7, [sp, #28]
 800b62e:	461c      	mov	r4, r3
 800b630:	e744      	b.n	800b4bc <_dtoa_r+0x65c>
 800b632:	461a      	mov	r2, r3
 800b634:	e770      	b.n	800b518 <_dtoa_r+0x6b8>
 800b636:	9b06      	ldr	r3, [sp, #24]
 800b638:	2b01      	cmp	r3, #1
 800b63a:	dc18      	bgt.n	800b66e <_dtoa_r+0x80e>
 800b63c:	9b02      	ldr	r3, [sp, #8]
 800b63e:	b9b3      	cbnz	r3, 800b66e <_dtoa_r+0x80e>
 800b640:	9b03      	ldr	r3, [sp, #12]
 800b642:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800b646:	b9a2      	cbnz	r2, 800b672 <_dtoa_r+0x812>
 800b648:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800b64c:	0d12      	lsrs	r2, r2, #20
 800b64e:	0512      	lsls	r2, r2, #20
 800b650:	b18a      	cbz	r2, 800b676 <_dtoa_r+0x816>
 800b652:	9b04      	ldr	r3, [sp, #16]
 800b654:	3301      	adds	r3, #1
 800b656:	9304      	str	r3, [sp, #16]
 800b658:	9b05      	ldr	r3, [sp, #20]
 800b65a:	3301      	adds	r3, #1
 800b65c:	9305      	str	r3, [sp, #20]
 800b65e:	2301      	movs	r3, #1
 800b660:	930a      	str	r3, [sp, #40]	; 0x28
 800b662:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b664:	2b00      	cmp	r3, #0
 800b666:	f47f af70 	bne.w	800b54a <_dtoa_r+0x6ea>
 800b66a:	2001      	movs	r0, #1
 800b66c:	e775      	b.n	800b55a <_dtoa_r+0x6fa>
 800b66e:	2300      	movs	r3, #0
 800b670:	e7f6      	b.n	800b660 <_dtoa_r+0x800>
 800b672:	9b02      	ldr	r3, [sp, #8]
 800b674:	e7f4      	b.n	800b660 <_dtoa_r+0x800>
 800b676:	920a      	str	r2, [sp, #40]	; 0x28
 800b678:	e7f3      	b.n	800b662 <_dtoa_r+0x802>
 800b67a:	d082      	beq.n	800b582 <_dtoa_r+0x722>
 800b67c:	4610      	mov	r0, r2
 800b67e:	301c      	adds	r0, #28
 800b680:	e778      	b.n	800b574 <_dtoa_r+0x714>
 800b682:	f1b9 0f00 	cmp.w	r9, #0
 800b686:	dc37      	bgt.n	800b6f8 <_dtoa_r+0x898>
 800b688:	9b06      	ldr	r3, [sp, #24]
 800b68a:	2b02      	cmp	r3, #2
 800b68c:	dd34      	ble.n	800b6f8 <_dtoa_r+0x898>
 800b68e:	46ca      	mov	sl, r9
 800b690:	f1ba 0f00 	cmp.w	sl, #0
 800b694:	d10d      	bne.n	800b6b2 <_dtoa_r+0x852>
 800b696:	4621      	mov	r1, r4
 800b698:	4653      	mov	r3, sl
 800b69a:	2205      	movs	r2, #5
 800b69c:	4630      	mov	r0, r6
 800b69e:	f000 fd41 	bl	800c124 <__multadd>
 800b6a2:	4601      	mov	r1, r0
 800b6a4:	4604      	mov	r4, r0
 800b6a6:	4628      	mov	r0, r5
 800b6a8:	f000 ffa6 	bl	800c5f8 <__mcmp>
 800b6ac:	2800      	cmp	r0, #0
 800b6ae:	f73f adeb 	bgt.w	800b288 <_dtoa_r+0x428>
 800b6b2:	9b08      	ldr	r3, [sp, #32]
 800b6b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b6b8:	ea6f 0b03 	mvn.w	fp, r3
 800b6bc:	f04f 0900 	mov.w	r9, #0
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	4630      	mov	r0, r6
 800b6c4:	f000 fd0c 	bl	800c0e0 <_Bfree>
 800b6c8:	2f00      	cmp	r7, #0
 800b6ca:	f43f aea8 	beq.w	800b41e <_dtoa_r+0x5be>
 800b6ce:	f1b9 0f00 	cmp.w	r9, #0
 800b6d2:	d005      	beq.n	800b6e0 <_dtoa_r+0x880>
 800b6d4:	45b9      	cmp	r9, r7
 800b6d6:	d003      	beq.n	800b6e0 <_dtoa_r+0x880>
 800b6d8:	4649      	mov	r1, r9
 800b6da:	4630      	mov	r0, r6
 800b6dc:	f000 fd00 	bl	800c0e0 <_Bfree>
 800b6e0:	4639      	mov	r1, r7
 800b6e2:	4630      	mov	r0, r6
 800b6e4:	f000 fcfc 	bl	800c0e0 <_Bfree>
 800b6e8:	e699      	b.n	800b41e <_dtoa_r+0x5be>
 800b6ea:	2400      	movs	r4, #0
 800b6ec:	4627      	mov	r7, r4
 800b6ee:	e7e0      	b.n	800b6b2 <_dtoa_r+0x852>
 800b6f0:	46bb      	mov	fp, r7
 800b6f2:	4604      	mov	r4, r0
 800b6f4:	4607      	mov	r7, r0
 800b6f6:	e5c7      	b.n	800b288 <_dtoa_r+0x428>
 800b6f8:	9b07      	ldr	r3, [sp, #28]
 800b6fa:	46ca      	mov	sl, r9
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	f000 8100 	beq.w	800b902 <_dtoa_r+0xaa2>
 800b702:	f1b8 0f00 	cmp.w	r8, #0
 800b706:	dd05      	ble.n	800b714 <_dtoa_r+0x8b4>
 800b708:	4639      	mov	r1, r7
 800b70a:	4642      	mov	r2, r8
 800b70c:	4630      	mov	r0, r6
 800b70e:	f000 ff03 	bl	800c518 <__lshift>
 800b712:	4607      	mov	r7, r0
 800b714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b716:	2b00      	cmp	r3, #0
 800b718:	d05d      	beq.n	800b7d6 <_dtoa_r+0x976>
 800b71a:	6879      	ldr	r1, [r7, #4]
 800b71c:	4630      	mov	r0, r6
 800b71e:	f000 fc9f 	bl	800c060 <_Balloc>
 800b722:	4680      	mov	r8, r0
 800b724:	b928      	cbnz	r0, 800b732 <_dtoa_r+0x8d2>
 800b726:	4b82      	ldr	r3, [pc, #520]	; (800b930 <_dtoa_r+0xad0>)
 800b728:	4602      	mov	r2, r0
 800b72a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b72e:	f7ff bbaf 	b.w	800ae90 <_dtoa_r+0x30>
 800b732:	693a      	ldr	r2, [r7, #16]
 800b734:	3202      	adds	r2, #2
 800b736:	0092      	lsls	r2, r2, #2
 800b738:	f107 010c 	add.w	r1, r7, #12
 800b73c:	300c      	adds	r0, #12
 800b73e:	f7fd fd35 	bl	80091ac <memcpy>
 800b742:	2201      	movs	r2, #1
 800b744:	4641      	mov	r1, r8
 800b746:	4630      	mov	r0, r6
 800b748:	f000 fee6 	bl	800c518 <__lshift>
 800b74c:	9b01      	ldr	r3, [sp, #4]
 800b74e:	3301      	adds	r3, #1
 800b750:	9304      	str	r3, [sp, #16]
 800b752:	9b01      	ldr	r3, [sp, #4]
 800b754:	4453      	add	r3, sl
 800b756:	9308      	str	r3, [sp, #32]
 800b758:	9b02      	ldr	r3, [sp, #8]
 800b75a:	f003 0301 	and.w	r3, r3, #1
 800b75e:	46b9      	mov	r9, r7
 800b760:	9307      	str	r3, [sp, #28]
 800b762:	4607      	mov	r7, r0
 800b764:	9b04      	ldr	r3, [sp, #16]
 800b766:	4621      	mov	r1, r4
 800b768:	3b01      	subs	r3, #1
 800b76a:	4628      	mov	r0, r5
 800b76c:	9302      	str	r3, [sp, #8]
 800b76e:	f7ff faeb 	bl	800ad48 <quorem>
 800b772:	4603      	mov	r3, r0
 800b774:	3330      	adds	r3, #48	; 0x30
 800b776:	9005      	str	r0, [sp, #20]
 800b778:	4649      	mov	r1, r9
 800b77a:	4628      	mov	r0, r5
 800b77c:	9309      	str	r3, [sp, #36]	; 0x24
 800b77e:	f000 ff3b 	bl	800c5f8 <__mcmp>
 800b782:	463a      	mov	r2, r7
 800b784:	4682      	mov	sl, r0
 800b786:	4621      	mov	r1, r4
 800b788:	4630      	mov	r0, r6
 800b78a:	f000 ff51 	bl	800c630 <__mdiff>
 800b78e:	68c2      	ldr	r2, [r0, #12]
 800b790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b792:	4680      	mov	r8, r0
 800b794:	bb0a      	cbnz	r2, 800b7da <_dtoa_r+0x97a>
 800b796:	4601      	mov	r1, r0
 800b798:	4628      	mov	r0, r5
 800b79a:	f000 ff2d 	bl	800c5f8 <__mcmp>
 800b79e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7a0:	4602      	mov	r2, r0
 800b7a2:	4641      	mov	r1, r8
 800b7a4:	4630      	mov	r0, r6
 800b7a6:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 800b7aa:	f000 fc99 	bl	800c0e0 <_Bfree>
 800b7ae:	9b06      	ldr	r3, [sp, #24]
 800b7b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b7b2:	f8dd 8010 	ldr.w	r8, [sp, #16]
 800b7b6:	ea43 0102 	orr.w	r1, r3, r2
 800b7ba:	9b07      	ldr	r3, [sp, #28]
 800b7bc:	430b      	orrs	r3, r1
 800b7be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b7c0:	d10d      	bne.n	800b7de <_dtoa_r+0x97e>
 800b7c2:	2b39      	cmp	r3, #57	; 0x39
 800b7c4:	d029      	beq.n	800b81a <_dtoa_r+0x9ba>
 800b7c6:	f1ba 0f00 	cmp.w	sl, #0
 800b7ca:	dd01      	ble.n	800b7d0 <_dtoa_r+0x970>
 800b7cc:	9b05      	ldr	r3, [sp, #20]
 800b7ce:	3331      	adds	r3, #49	; 0x31
 800b7d0:	9a02      	ldr	r2, [sp, #8]
 800b7d2:	7013      	strb	r3, [r2, #0]
 800b7d4:	e774      	b.n	800b6c0 <_dtoa_r+0x860>
 800b7d6:	4638      	mov	r0, r7
 800b7d8:	e7b8      	b.n	800b74c <_dtoa_r+0x8ec>
 800b7da:	2201      	movs	r2, #1
 800b7dc:	e7e1      	b.n	800b7a2 <_dtoa_r+0x942>
 800b7de:	f1ba 0f00 	cmp.w	sl, #0
 800b7e2:	db06      	blt.n	800b7f2 <_dtoa_r+0x992>
 800b7e4:	9906      	ldr	r1, [sp, #24]
 800b7e6:	ea41 0a0a 	orr.w	sl, r1, sl
 800b7ea:	9907      	ldr	r1, [sp, #28]
 800b7ec:	ea5a 0101 	orrs.w	r1, sl, r1
 800b7f0:	d120      	bne.n	800b834 <_dtoa_r+0x9d4>
 800b7f2:	2a00      	cmp	r2, #0
 800b7f4:	ddec      	ble.n	800b7d0 <_dtoa_r+0x970>
 800b7f6:	4629      	mov	r1, r5
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	4630      	mov	r0, r6
 800b7fc:	9304      	str	r3, [sp, #16]
 800b7fe:	f000 fe8b 	bl	800c518 <__lshift>
 800b802:	4621      	mov	r1, r4
 800b804:	4605      	mov	r5, r0
 800b806:	f000 fef7 	bl	800c5f8 <__mcmp>
 800b80a:	2800      	cmp	r0, #0
 800b80c:	9b04      	ldr	r3, [sp, #16]
 800b80e:	dc02      	bgt.n	800b816 <_dtoa_r+0x9b6>
 800b810:	d1de      	bne.n	800b7d0 <_dtoa_r+0x970>
 800b812:	07da      	lsls	r2, r3, #31
 800b814:	d5dc      	bpl.n	800b7d0 <_dtoa_r+0x970>
 800b816:	2b39      	cmp	r3, #57	; 0x39
 800b818:	d1d8      	bne.n	800b7cc <_dtoa_r+0x96c>
 800b81a:	9a02      	ldr	r2, [sp, #8]
 800b81c:	2339      	movs	r3, #57	; 0x39
 800b81e:	7013      	strb	r3, [r2, #0]
 800b820:	4643      	mov	r3, r8
 800b822:	4698      	mov	r8, r3
 800b824:	3b01      	subs	r3, #1
 800b826:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 800b82a:	2a39      	cmp	r2, #57	; 0x39
 800b82c:	d051      	beq.n	800b8d2 <_dtoa_r+0xa72>
 800b82e:	3201      	adds	r2, #1
 800b830:	701a      	strb	r2, [r3, #0]
 800b832:	e745      	b.n	800b6c0 <_dtoa_r+0x860>
 800b834:	2a00      	cmp	r2, #0
 800b836:	dd03      	ble.n	800b840 <_dtoa_r+0x9e0>
 800b838:	2b39      	cmp	r3, #57	; 0x39
 800b83a:	d0ee      	beq.n	800b81a <_dtoa_r+0x9ba>
 800b83c:	3301      	adds	r3, #1
 800b83e:	e7c7      	b.n	800b7d0 <_dtoa_r+0x970>
 800b840:	9a04      	ldr	r2, [sp, #16]
 800b842:	9908      	ldr	r1, [sp, #32]
 800b844:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b848:	428a      	cmp	r2, r1
 800b84a:	d02b      	beq.n	800b8a4 <_dtoa_r+0xa44>
 800b84c:	4629      	mov	r1, r5
 800b84e:	2300      	movs	r3, #0
 800b850:	220a      	movs	r2, #10
 800b852:	4630      	mov	r0, r6
 800b854:	f000 fc66 	bl	800c124 <__multadd>
 800b858:	45b9      	cmp	r9, r7
 800b85a:	4605      	mov	r5, r0
 800b85c:	f04f 0300 	mov.w	r3, #0
 800b860:	f04f 020a 	mov.w	r2, #10
 800b864:	4649      	mov	r1, r9
 800b866:	4630      	mov	r0, r6
 800b868:	d107      	bne.n	800b87a <_dtoa_r+0xa1a>
 800b86a:	f000 fc5b 	bl	800c124 <__multadd>
 800b86e:	4681      	mov	r9, r0
 800b870:	4607      	mov	r7, r0
 800b872:	9b04      	ldr	r3, [sp, #16]
 800b874:	3301      	adds	r3, #1
 800b876:	9304      	str	r3, [sp, #16]
 800b878:	e774      	b.n	800b764 <_dtoa_r+0x904>
 800b87a:	f000 fc53 	bl	800c124 <__multadd>
 800b87e:	4639      	mov	r1, r7
 800b880:	4681      	mov	r9, r0
 800b882:	2300      	movs	r3, #0
 800b884:	220a      	movs	r2, #10
 800b886:	4630      	mov	r0, r6
 800b888:	f000 fc4c 	bl	800c124 <__multadd>
 800b88c:	4607      	mov	r7, r0
 800b88e:	e7f0      	b.n	800b872 <_dtoa_r+0xa12>
 800b890:	f1ba 0f00 	cmp.w	sl, #0
 800b894:	9a01      	ldr	r2, [sp, #4]
 800b896:	bfcc      	ite	gt
 800b898:	46d0      	movgt	r8, sl
 800b89a:	f04f 0801 	movle.w	r8, #1
 800b89e:	4490      	add	r8, r2
 800b8a0:	f04f 0900 	mov.w	r9, #0
 800b8a4:	4629      	mov	r1, r5
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	9302      	str	r3, [sp, #8]
 800b8ac:	f000 fe34 	bl	800c518 <__lshift>
 800b8b0:	4621      	mov	r1, r4
 800b8b2:	4605      	mov	r5, r0
 800b8b4:	f000 fea0 	bl	800c5f8 <__mcmp>
 800b8b8:	2800      	cmp	r0, #0
 800b8ba:	dcb1      	bgt.n	800b820 <_dtoa_r+0x9c0>
 800b8bc:	d102      	bne.n	800b8c4 <_dtoa_r+0xa64>
 800b8be:	9b02      	ldr	r3, [sp, #8]
 800b8c0:	07db      	lsls	r3, r3, #31
 800b8c2:	d4ad      	bmi.n	800b820 <_dtoa_r+0x9c0>
 800b8c4:	4643      	mov	r3, r8
 800b8c6:	4698      	mov	r8, r3
 800b8c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b8cc:	2a30      	cmp	r2, #48	; 0x30
 800b8ce:	d0fa      	beq.n	800b8c6 <_dtoa_r+0xa66>
 800b8d0:	e6f6      	b.n	800b6c0 <_dtoa_r+0x860>
 800b8d2:	9a01      	ldr	r2, [sp, #4]
 800b8d4:	429a      	cmp	r2, r3
 800b8d6:	d1a4      	bne.n	800b822 <_dtoa_r+0x9c2>
 800b8d8:	f10b 0b01 	add.w	fp, fp, #1
 800b8dc:	2331      	movs	r3, #49	; 0x31
 800b8de:	e778      	b.n	800b7d2 <_dtoa_r+0x972>
 800b8e0:	4b14      	ldr	r3, [pc, #80]	; (800b934 <_dtoa_r+0xad4>)
 800b8e2:	f7ff bb27 	b.w	800af34 <_dtoa_r+0xd4>
 800b8e6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	f47f ab03 	bne.w	800aef4 <_dtoa_r+0x94>
 800b8ee:	4b12      	ldr	r3, [pc, #72]	; (800b938 <_dtoa_r+0xad8>)
 800b8f0:	f7ff bb20 	b.w	800af34 <_dtoa_r+0xd4>
 800b8f4:	f1ba 0f00 	cmp.w	sl, #0
 800b8f8:	dc03      	bgt.n	800b902 <_dtoa_r+0xaa2>
 800b8fa:	9b06      	ldr	r3, [sp, #24]
 800b8fc:	2b02      	cmp	r3, #2
 800b8fe:	f73f aec7 	bgt.w	800b690 <_dtoa_r+0x830>
 800b902:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800b906:	4621      	mov	r1, r4
 800b908:	4628      	mov	r0, r5
 800b90a:	f7ff fa1d 	bl	800ad48 <quorem>
 800b90e:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800b912:	f808 3b01 	strb.w	r3, [r8], #1
 800b916:	9a01      	ldr	r2, [sp, #4]
 800b918:	eba8 0202 	sub.w	r2, r8, r2
 800b91c:	4592      	cmp	sl, r2
 800b91e:	ddb7      	ble.n	800b890 <_dtoa_r+0xa30>
 800b920:	4629      	mov	r1, r5
 800b922:	2300      	movs	r3, #0
 800b924:	220a      	movs	r2, #10
 800b926:	4630      	mov	r0, r6
 800b928:	f000 fbfc 	bl	800c124 <__multadd>
 800b92c:	4605      	mov	r5, r0
 800b92e:	e7ea      	b.n	800b906 <_dtoa_r+0xaa6>
 800b930:	0800df53 	.word	0x0800df53
 800b934:	0800dd34 	.word	0x0800dd34
 800b938:	0800deb1 	.word	0x0800deb1

0800b93c <rshift>:
 800b93c:	6903      	ldr	r3, [r0, #16]
 800b93e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b942:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b946:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b94a:	f100 0414 	add.w	r4, r0, #20
 800b94e:	dd45      	ble.n	800b9dc <rshift+0xa0>
 800b950:	f011 011f 	ands.w	r1, r1, #31
 800b954:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b958:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b95c:	d10c      	bne.n	800b978 <rshift+0x3c>
 800b95e:	f100 0710 	add.w	r7, r0, #16
 800b962:	4629      	mov	r1, r5
 800b964:	42b1      	cmp	r1, r6
 800b966:	d334      	bcc.n	800b9d2 <rshift+0x96>
 800b968:	1a9b      	subs	r3, r3, r2
 800b96a:	009b      	lsls	r3, r3, #2
 800b96c:	1eea      	subs	r2, r5, #3
 800b96e:	4296      	cmp	r6, r2
 800b970:	bf38      	it	cc
 800b972:	2300      	movcc	r3, #0
 800b974:	4423      	add	r3, r4
 800b976:	e015      	b.n	800b9a4 <rshift+0x68>
 800b978:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b97c:	f1c1 0820 	rsb	r8, r1, #32
 800b980:	40cf      	lsrs	r7, r1
 800b982:	f105 0e04 	add.w	lr, r5, #4
 800b986:	46a1      	mov	r9, r4
 800b988:	4576      	cmp	r6, lr
 800b98a:	46f4      	mov	ip, lr
 800b98c:	d815      	bhi.n	800b9ba <rshift+0x7e>
 800b98e:	1a9a      	subs	r2, r3, r2
 800b990:	0092      	lsls	r2, r2, #2
 800b992:	3a04      	subs	r2, #4
 800b994:	3501      	adds	r5, #1
 800b996:	42ae      	cmp	r6, r5
 800b998:	bf38      	it	cc
 800b99a:	2200      	movcc	r2, #0
 800b99c:	18a3      	adds	r3, r4, r2
 800b99e:	50a7      	str	r7, [r4, r2]
 800b9a0:	b107      	cbz	r7, 800b9a4 <rshift+0x68>
 800b9a2:	3304      	adds	r3, #4
 800b9a4:	1b1a      	subs	r2, r3, r4
 800b9a6:	42a3      	cmp	r3, r4
 800b9a8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b9ac:	bf08      	it	eq
 800b9ae:	2300      	moveq	r3, #0
 800b9b0:	6102      	str	r2, [r0, #16]
 800b9b2:	bf08      	it	eq
 800b9b4:	6143      	streq	r3, [r0, #20]
 800b9b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b9ba:	f8dc c000 	ldr.w	ip, [ip]
 800b9be:	fa0c fc08 	lsl.w	ip, ip, r8
 800b9c2:	ea4c 0707 	orr.w	r7, ip, r7
 800b9c6:	f849 7b04 	str.w	r7, [r9], #4
 800b9ca:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b9ce:	40cf      	lsrs	r7, r1
 800b9d0:	e7da      	b.n	800b988 <rshift+0x4c>
 800b9d2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b9d6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b9da:	e7c3      	b.n	800b964 <rshift+0x28>
 800b9dc:	4623      	mov	r3, r4
 800b9de:	e7e1      	b.n	800b9a4 <rshift+0x68>

0800b9e0 <__hexdig_fun>:
 800b9e0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b9e4:	2b09      	cmp	r3, #9
 800b9e6:	d802      	bhi.n	800b9ee <__hexdig_fun+0xe>
 800b9e8:	3820      	subs	r0, #32
 800b9ea:	b2c0      	uxtb	r0, r0
 800b9ec:	4770      	bx	lr
 800b9ee:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b9f2:	2b05      	cmp	r3, #5
 800b9f4:	d801      	bhi.n	800b9fa <__hexdig_fun+0x1a>
 800b9f6:	3847      	subs	r0, #71	; 0x47
 800b9f8:	e7f7      	b.n	800b9ea <__hexdig_fun+0xa>
 800b9fa:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b9fe:	2b05      	cmp	r3, #5
 800ba00:	d801      	bhi.n	800ba06 <__hexdig_fun+0x26>
 800ba02:	3827      	subs	r0, #39	; 0x27
 800ba04:	e7f1      	b.n	800b9ea <__hexdig_fun+0xa>
 800ba06:	2000      	movs	r0, #0
 800ba08:	4770      	bx	lr
	...

0800ba0c <__gethex>:
 800ba0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba10:	ed2d 8b02 	vpush	{d8}
 800ba14:	b089      	sub	sp, #36	; 0x24
 800ba16:	ee08 0a10 	vmov	s16, r0
 800ba1a:	9304      	str	r3, [sp, #16]
 800ba1c:	4bb4      	ldr	r3, [pc, #720]	; (800bcf0 <__gethex+0x2e4>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	9301      	str	r3, [sp, #4]
 800ba22:	4618      	mov	r0, r3
 800ba24:	468b      	mov	fp, r1
 800ba26:	4690      	mov	r8, r2
 800ba28:	f7f4 fc0a 	bl	8000240 <strlen>
 800ba2c:	9b01      	ldr	r3, [sp, #4]
 800ba2e:	f8db 2000 	ldr.w	r2, [fp]
 800ba32:	4403      	add	r3, r0
 800ba34:	4682      	mov	sl, r0
 800ba36:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ba3a:	9305      	str	r3, [sp, #20]
 800ba3c:	1c93      	adds	r3, r2, #2
 800ba3e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ba42:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ba46:	32fe      	adds	r2, #254	; 0xfe
 800ba48:	18d1      	adds	r1, r2, r3
 800ba4a:	461f      	mov	r7, r3
 800ba4c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ba50:	9100      	str	r1, [sp, #0]
 800ba52:	2830      	cmp	r0, #48	; 0x30
 800ba54:	d0f8      	beq.n	800ba48 <__gethex+0x3c>
 800ba56:	f7ff ffc3 	bl	800b9e0 <__hexdig_fun>
 800ba5a:	4604      	mov	r4, r0
 800ba5c:	2800      	cmp	r0, #0
 800ba5e:	d13a      	bne.n	800bad6 <__gethex+0xca>
 800ba60:	9901      	ldr	r1, [sp, #4]
 800ba62:	4652      	mov	r2, sl
 800ba64:	4638      	mov	r0, r7
 800ba66:	f001 f933 	bl	800ccd0 <strncmp>
 800ba6a:	4605      	mov	r5, r0
 800ba6c:	2800      	cmp	r0, #0
 800ba6e:	d168      	bne.n	800bb42 <__gethex+0x136>
 800ba70:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ba74:	eb07 060a 	add.w	r6, r7, sl
 800ba78:	f7ff ffb2 	bl	800b9e0 <__hexdig_fun>
 800ba7c:	2800      	cmp	r0, #0
 800ba7e:	d062      	beq.n	800bb46 <__gethex+0x13a>
 800ba80:	4633      	mov	r3, r6
 800ba82:	7818      	ldrb	r0, [r3, #0]
 800ba84:	2830      	cmp	r0, #48	; 0x30
 800ba86:	461f      	mov	r7, r3
 800ba88:	f103 0301 	add.w	r3, r3, #1
 800ba8c:	d0f9      	beq.n	800ba82 <__gethex+0x76>
 800ba8e:	f7ff ffa7 	bl	800b9e0 <__hexdig_fun>
 800ba92:	2301      	movs	r3, #1
 800ba94:	fab0 f480 	clz	r4, r0
 800ba98:	0964      	lsrs	r4, r4, #5
 800ba9a:	4635      	mov	r5, r6
 800ba9c:	9300      	str	r3, [sp, #0]
 800ba9e:	463a      	mov	r2, r7
 800baa0:	4616      	mov	r6, r2
 800baa2:	3201      	adds	r2, #1
 800baa4:	7830      	ldrb	r0, [r6, #0]
 800baa6:	f7ff ff9b 	bl	800b9e0 <__hexdig_fun>
 800baaa:	2800      	cmp	r0, #0
 800baac:	d1f8      	bne.n	800baa0 <__gethex+0x94>
 800baae:	9901      	ldr	r1, [sp, #4]
 800bab0:	4652      	mov	r2, sl
 800bab2:	4630      	mov	r0, r6
 800bab4:	f001 f90c 	bl	800ccd0 <strncmp>
 800bab8:	b980      	cbnz	r0, 800badc <__gethex+0xd0>
 800baba:	b94d      	cbnz	r5, 800bad0 <__gethex+0xc4>
 800babc:	eb06 050a 	add.w	r5, r6, sl
 800bac0:	462a      	mov	r2, r5
 800bac2:	4616      	mov	r6, r2
 800bac4:	3201      	adds	r2, #1
 800bac6:	7830      	ldrb	r0, [r6, #0]
 800bac8:	f7ff ff8a 	bl	800b9e0 <__hexdig_fun>
 800bacc:	2800      	cmp	r0, #0
 800bace:	d1f8      	bne.n	800bac2 <__gethex+0xb6>
 800bad0:	1bad      	subs	r5, r5, r6
 800bad2:	00ad      	lsls	r5, r5, #2
 800bad4:	e004      	b.n	800bae0 <__gethex+0xd4>
 800bad6:	2400      	movs	r4, #0
 800bad8:	4625      	mov	r5, r4
 800bada:	e7e0      	b.n	800ba9e <__gethex+0x92>
 800badc:	2d00      	cmp	r5, #0
 800bade:	d1f7      	bne.n	800bad0 <__gethex+0xc4>
 800bae0:	7833      	ldrb	r3, [r6, #0]
 800bae2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800bae6:	2b50      	cmp	r3, #80	; 0x50
 800bae8:	d13b      	bne.n	800bb62 <__gethex+0x156>
 800baea:	7873      	ldrb	r3, [r6, #1]
 800baec:	2b2b      	cmp	r3, #43	; 0x2b
 800baee:	d02c      	beq.n	800bb4a <__gethex+0x13e>
 800baf0:	2b2d      	cmp	r3, #45	; 0x2d
 800baf2:	d02e      	beq.n	800bb52 <__gethex+0x146>
 800baf4:	1c71      	adds	r1, r6, #1
 800baf6:	f04f 0900 	mov.w	r9, #0
 800bafa:	7808      	ldrb	r0, [r1, #0]
 800bafc:	f7ff ff70 	bl	800b9e0 <__hexdig_fun>
 800bb00:	1e43      	subs	r3, r0, #1
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	2b18      	cmp	r3, #24
 800bb06:	d82c      	bhi.n	800bb62 <__gethex+0x156>
 800bb08:	f1a0 0210 	sub.w	r2, r0, #16
 800bb0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bb10:	f7ff ff66 	bl	800b9e0 <__hexdig_fun>
 800bb14:	1e43      	subs	r3, r0, #1
 800bb16:	b2db      	uxtb	r3, r3
 800bb18:	2b18      	cmp	r3, #24
 800bb1a:	d91d      	bls.n	800bb58 <__gethex+0x14c>
 800bb1c:	f1b9 0f00 	cmp.w	r9, #0
 800bb20:	d000      	beq.n	800bb24 <__gethex+0x118>
 800bb22:	4252      	negs	r2, r2
 800bb24:	4415      	add	r5, r2
 800bb26:	f8cb 1000 	str.w	r1, [fp]
 800bb2a:	b1e4      	cbz	r4, 800bb66 <__gethex+0x15a>
 800bb2c:	9b00      	ldr	r3, [sp, #0]
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	bf14      	ite	ne
 800bb32:	2700      	movne	r7, #0
 800bb34:	2706      	moveq	r7, #6
 800bb36:	4638      	mov	r0, r7
 800bb38:	b009      	add	sp, #36	; 0x24
 800bb3a:	ecbd 8b02 	vpop	{d8}
 800bb3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb42:	463e      	mov	r6, r7
 800bb44:	4625      	mov	r5, r4
 800bb46:	2401      	movs	r4, #1
 800bb48:	e7ca      	b.n	800bae0 <__gethex+0xd4>
 800bb4a:	f04f 0900 	mov.w	r9, #0
 800bb4e:	1cb1      	adds	r1, r6, #2
 800bb50:	e7d3      	b.n	800bafa <__gethex+0xee>
 800bb52:	f04f 0901 	mov.w	r9, #1
 800bb56:	e7fa      	b.n	800bb4e <__gethex+0x142>
 800bb58:	230a      	movs	r3, #10
 800bb5a:	fb03 0202 	mla	r2, r3, r2, r0
 800bb5e:	3a10      	subs	r2, #16
 800bb60:	e7d4      	b.n	800bb0c <__gethex+0x100>
 800bb62:	4631      	mov	r1, r6
 800bb64:	e7df      	b.n	800bb26 <__gethex+0x11a>
 800bb66:	1bf3      	subs	r3, r6, r7
 800bb68:	3b01      	subs	r3, #1
 800bb6a:	4621      	mov	r1, r4
 800bb6c:	2b07      	cmp	r3, #7
 800bb6e:	dc0b      	bgt.n	800bb88 <__gethex+0x17c>
 800bb70:	ee18 0a10 	vmov	r0, s16
 800bb74:	f000 fa74 	bl	800c060 <_Balloc>
 800bb78:	4604      	mov	r4, r0
 800bb7a:	b940      	cbnz	r0, 800bb8e <__gethex+0x182>
 800bb7c:	4b5d      	ldr	r3, [pc, #372]	; (800bcf4 <__gethex+0x2e8>)
 800bb7e:	4602      	mov	r2, r0
 800bb80:	21de      	movs	r1, #222	; 0xde
 800bb82:	485d      	ldr	r0, [pc, #372]	; (800bcf8 <__gethex+0x2ec>)
 800bb84:	f001 f8c6 	bl	800cd14 <__assert_func>
 800bb88:	3101      	adds	r1, #1
 800bb8a:	105b      	asrs	r3, r3, #1
 800bb8c:	e7ee      	b.n	800bb6c <__gethex+0x160>
 800bb8e:	f100 0914 	add.w	r9, r0, #20
 800bb92:	f04f 0b00 	mov.w	fp, #0
 800bb96:	f1ca 0301 	rsb	r3, sl, #1
 800bb9a:	f8cd 9008 	str.w	r9, [sp, #8]
 800bb9e:	f8cd b000 	str.w	fp, [sp]
 800bba2:	9306      	str	r3, [sp, #24]
 800bba4:	42b7      	cmp	r7, r6
 800bba6:	d340      	bcc.n	800bc2a <__gethex+0x21e>
 800bba8:	9802      	ldr	r0, [sp, #8]
 800bbaa:	9b00      	ldr	r3, [sp, #0]
 800bbac:	f840 3b04 	str.w	r3, [r0], #4
 800bbb0:	eba0 0009 	sub.w	r0, r0, r9
 800bbb4:	1080      	asrs	r0, r0, #2
 800bbb6:	0146      	lsls	r6, r0, #5
 800bbb8:	6120      	str	r0, [r4, #16]
 800bbba:	4618      	mov	r0, r3
 800bbbc:	f000 fb42 	bl	800c244 <__hi0bits>
 800bbc0:	1a30      	subs	r0, r6, r0
 800bbc2:	f8d8 6000 	ldr.w	r6, [r8]
 800bbc6:	42b0      	cmp	r0, r6
 800bbc8:	dd63      	ble.n	800bc92 <__gethex+0x286>
 800bbca:	1b87      	subs	r7, r0, r6
 800bbcc:	4639      	mov	r1, r7
 800bbce:	4620      	mov	r0, r4
 800bbd0:	f000 fee3 	bl	800c99a <__any_on>
 800bbd4:	4682      	mov	sl, r0
 800bbd6:	b1a8      	cbz	r0, 800bc04 <__gethex+0x1f8>
 800bbd8:	1e7b      	subs	r3, r7, #1
 800bbda:	1159      	asrs	r1, r3, #5
 800bbdc:	f003 021f 	and.w	r2, r3, #31
 800bbe0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800bbe4:	f04f 0a01 	mov.w	sl, #1
 800bbe8:	fa0a f202 	lsl.w	r2, sl, r2
 800bbec:	420a      	tst	r2, r1
 800bbee:	d009      	beq.n	800bc04 <__gethex+0x1f8>
 800bbf0:	4553      	cmp	r3, sl
 800bbf2:	dd05      	ble.n	800bc00 <__gethex+0x1f4>
 800bbf4:	1eb9      	subs	r1, r7, #2
 800bbf6:	4620      	mov	r0, r4
 800bbf8:	f000 fecf 	bl	800c99a <__any_on>
 800bbfc:	2800      	cmp	r0, #0
 800bbfe:	d145      	bne.n	800bc8c <__gethex+0x280>
 800bc00:	f04f 0a02 	mov.w	sl, #2
 800bc04:	4639      	mov	r1, r7
 800bc06:	4620      	mov	r0, r4
 800bc08:	f7ff fe98 	bl	800b93c <rshift>
 800bc0c:	443d      	add	r5, r7
 800bc0e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800bc12:	42ab      	cmp	r3, r5
 800bc14:	da4c      	bge.n	800bcb0 <__gethex+0x2a4>
 800bc16:	ee18 0a10 	vmov	r0, s16
 800bc1a:	4621      	mov	r1, r4
 800bc1c:	f000 fa60 	bl	800c0e0 <_Bfree>
 800bc20:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bc22:	2300      	movs	r3, #0
 800bc24:	6013      	str	r3, [r2, #0]
 800bc26:	27a3      	movs	r7, #163	; 0xa3
 800bc28:	e785      	b.n	800bb36 <__gethex+0x12a>
 800bc2a:	1e73      	subs	r3, r6, #1
 800bc2c:	9a05      	ldr	r2, [sp, #20]
 800bc2e:	9303      	str	r3, [sp, #12]
 800bc30:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bc34:	4293      	cmp	r3, r2
 800bc36:	d019      	beq.n	800bc6c <__gethex+0x260>
 800bc38:	f1bb 0f20 	cmp.w	fp, #32
 800bc3c:	d107      	bne.n	800bc4e <__gethex+0x242>
 800bc3e:	9b02      	ldr	r3, [sp, #8]
 800bc40:	9a00      	ldr	r2, [sp, #0]
 800bc42:	f843 2b04 	str.w	r2, [r3], #4
 800bc46:	9302      	str	r3, [sp, #8]
 800bc48:	2300      	movs	r3, #0
 800bc4a:	9300      	str	r3, [sp, #0]
 800bc4c:	469b      	mov	fp, r3
 800bc4e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800bc52:	f7ff fec5 	bl	800b9e0 <__hexdig_fun>
 800bc56:	9b00      	ldr	r3, [sp, #0]
 800bc58:	f000 000f 	and.w	r0, r0, #15
 800bc5c:	fa00 f00b 	lsl.w	r0, r0, fp
 800bc60:	4303      	orrs	r3, r0
 800bc62:	9300      	str	r3, [sp, #0]
 800bc64:	f10b 0b04 	add.w	fp, fp, #4
 800bc68:	9b03      	ldr	r3, [sp, #12]
 800bc6a:	e00d      	b.n	800bc88 <__gethex+0x27c>
 800bc6c:	9b03      	ldr	r3, [sp, #12]
 800bc6e:	9a06      	ldr	r2, [sp, #24]
 800bc70:	4413      	add	r3, r2
 800bc72:	42bb      	cmp	r3, r7
 800bc74:	d3e0      	bcc.n	800bc38 <__gethex+0x22c>
 800bc76:	4618      	mov	r0, r3
 800bc78:	9901      	ldr	r1, [sp, #4]
 800bc7a:	9307      	str	r3, [sp, #28]
 800bc7c:	4652      	mov	r2, sl
 800bc7e:	f001 f827 	bl	800ccd0 <strncmp>
 800bc82:	9b07      	ldr	r3, [sp, #28]
 800bc84:	2800      	cmp	r0, #0
 800bc86:	d1d7      	bne.n	800bc38 <__gethex+0x22c>
 800bc88:	461e      	mov	r6, r3
 800bc8a:	e78b      	b.n	800bba4 <__gethex+0x198>
 800bc8c:	f04f 0a03 	mov.w	sl, #3
 800bc90:	e7b8      	b.n	800bc04 <__gethex+0x1f8>
 800bc92:	da0a      	bge.n	800bcaa <__gethex+0x29e>
 800bc94:	1a37      	subs	r7, r6, r0
 800bc96:	4621      	mov	r1, r4
 800bc98:	ee18 0a10 	vmov	r0, s16
 800bc9c:	463a      	mov	r2, r7
 800bc9e:	f000 fc3b 	bl	800c518 <__lshift>
 800bca2:	1bed      	subs	r5, r5, r7
 800bca4:	4604      	mov	r4, r0
 800bca6:	f100 0914 	add.w	r9, r0, #20
 800bcaa:	f04f 0a00 	mov.w	sl, #0
 800bcae:	e7ae      	b.n	800bc0e <__gethex+0x202>
 800bcb0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800bcb4:	42a8      	cmp	r0, r5
 800bcb6:	dd72      	ble.n	800bd9e <__gethex+0x392>
 800bcb8:	1b45      	subs	r5, r0, r5
 800bcba:	42ae      	cmp	r6, r5
 800bcbc:	dc36      	bgt.n	800bd2c <__gethex+0x320>
 800bcbe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bcc2:	2b02      	cmp	r3, #2
 800bcc4:	d02a      	beq.n	800bd1c <__gethex+0x310>
 800bcc6:	2b03      	cmp	r3, #3
 800bcc8:	d02c      	beq.n	800bd24 <__gethex+0x318>
 800bcca:	2b01      	cmp	r3, #1
 800bccc:	d11c      	bne.n	800bd08 <__gethex+0x2fc>
 800bcce:	42ae      	cmp	r6, r5
 800bcd0:	d11a      	bne.n	800bd08 <__gethex+0x2fc>
 800bcd2:	2e01      	cmp	r6, #1
 800bcd4:	d112      	bne.n	800bcfc <__gethex+0x2f0>
 800bcd6:	9a04      	ldr	r2, [sp, #16]
 800bcd8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800bcdc:	6013      	str	r3, [r2, #0]
 800bcde:	2301      	movs	r3, #1
 800bce0:	6123      	str	r3, [r4, #16]
 800bce2:	f8c9 3000 	str.w	r3, [r9]
 800bce6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800bce8:	2762      	movs	r7, #98	; 0x62
 800bcea:	601c      	str	r4, [r3, #0]
 800bcec:	e723      	b.n	800bb36 <__gethex+0x12a>
 800bcee:	bf00      	nop
 800bcf0:	0800dfec 	.word	0x0800dfec
 800bcf4:	0800df53 	.word	0x0800df53
 800bcf8:	0800df64 	.word	0x0800df64
 800bcfc:	1e71      	subs	r1, r6, #1
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f000 fe4b 	bl	800c99a <__any_on>
 800bd04:	2800      	cmp	r0, #0
 800bd06:	d1e6      	bne.n	800bcd6 <__gethex+0x2ca>
 800bd08:	ee18 0a10 	vmov	r0, s16
 800bd0c:	4621      	mov	r1, r4
 800bd0e:	f000 f9e7 	bl	800c0e0 <_Bfree>
 800bd12:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800bd14:	2300      	movs	r3, #0
 800bd16:	6013      	str	r3, [r2, #0]
 800bd18:	2750      	movs	r7, #80	; 0x50
 800bd1a:	e70c      	b.n	800bb36 <__gethex+0x12a>
 800bd1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1f2      	bne.n	800bd08 <__gethex+0x2fc>
 800bd22:	e7d8      	b.n	800bcd6 <__gethex+0x2ca>
 800bd24:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d1d5      	bne.n	800bcd6 <__gethex+0x2ca>
 800bd2a:	e7ed      	b.n	800bd08 <__gethex+0x2fc>
 800bd2c:	1e6f      	subs	r7, r5, #1
 800bd2e:	f1ba 0f00 	cmp.w	sl, #0
 800bd32:	d131      	bne.n	800bd98 <__gethex+0x38c>
 800bd34:	b127      	cbz	r7, 800bd40 <__gethex+0x334>
 800bd36:	4639      	mov	r1, r7
 800bd38:	4620      	mov	r0, r4
 800bd3a:	f000 fe2e 	bl	800c99a <__any_on>
 800bd3e:	4682      	mov	sl, r0
 800bd40:	117b      	asrs	r3, r7, #5
 800bd42:	2101      	movs	r1, #1
 800bd44:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800bd48:	f007 071f 	and.w	r7, r7, #31
 800bd4c:	fa01 f707 	lsl.w	r7, r1, r7
 800bd50:	421f      	tst	r7, r3
 800bd52:	4629      	mov	r1, r5
 800bd54:	4620      	mov	r0, r4
 800bd56:	bf18      	it	ne
 800bd58:	f04a 0a02 	orrne.w	sl, sl, #2
 800bd5c:	1b76      	subs	r6, r6, r5
 800bd5e:	f7ff fded 	bl	800b93c <rshift>
 800bd62:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800bd66:	2702      	movs	r7, #2
 800bd68:	f1ba 0f00 	cmp.w	sl, #0
 800bd6c:	d048      	beq.n	800be00 <__gethex+0x3f4>
 800bd6e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	d015      	beq.n	800bda2 <__gethex+0x396>
 800bd76:	2b03      	cmp	r3, #3
 800bd78:	d017      	beq.n	800bdaa <__gethex+0x39e>
 800bd7a:	2b01      	cmp	r3, #1
 800bd7c:	d109      	bne.n	800bd92 <__gethex+0x386>
 800bd7e:	f01a 0f02 	tst.w	sl, #2
 800bd82:	d006      	beq.n	800bd92 <__gethex+0x386>
 800bd84:	f8d9 0000 	ldr.w	r0, [r9]
 800bd88:	ea4a 0a00 	orr.w	sl, sl, r0
 800bd8c:	f01a 0f01 	tst.w	sl, #1
 800bd90:	d10e      	bne.n	800bdb0 <__gethex+0x3a4>
 800bd92:	f047 0710 	orr.w	r7, r7, #16
 800bd96:	e033      	b.n	800be00 <__gethex+0x3f4>
 800bd98:	f04f 0a01 	mov.w	sl, #1
 800bd9c:	e7d0      	b.n	800bd40 <__gethex+0x334>
 800bd9e:	2701      	movs	r7, #1
 800bda0:	e7e2      	b.n	800bd68 <__gethex+0x35c>
 800bda2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bda4:	f1c3 0301 	rsb	r3, r3, #1
 800bda8:	9315      	str	r3, [sp, #84]	; 0x54
 800bdaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d0f0      	beq.n	800bd92 <__gethex+0x386>
 800bdb0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800bdb4:	f104 0314 	add.w	r3, r4, #20
 800bdb8:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800bdbc:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800bdc0:	f04f 0c00 	mov.w	ip, #0
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800bdca:	f1b2 3fff 	cmp.w	r2, #4294967295
 800bdce:	d01c      	beq.n	800be0a <__gethex+0x3fe>
 800bdd0:	3201      	adds	r2, #1
 800bdd2:	6002      	str	r2, [r0, #0]
 800bdd4:	2f02      	cmp	r7, #2
 800bdd6:	f104 0314 	add.w	r3, r4, #20
 800bdda:	d13f      	bne.n	800be5c <__gethex+0x450>
 800bddc:	f8d8 2000 	ldr.w	r2, [r8]
 800bde0:	3a01      	subs	r2, #1
 800bde2:	42b2      	cmp	r2, r6
 800bde4:	d10a      	bne.n	800bdfc <__gethex+0x3f0>
 800bde6:	1171      	asrs	r1, r6, #5
 800bde8:	2201      	movs	r2, #1
 800bdea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800bdee:	f006 061f 	and.w	r6, r6, #31
 800bdf2:	fa02 f606 	lsl.w	r6, r2, r6
 800bdf6:	421e      	tst	r6, r3
 800bdf8:	bf18      	it	ne
 800bdfa:	4617      	movne	r7, r2
 800bdfc:	f047 0720 	orr.w	r7, r7, #32
 800be00:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be02:	601c      	str	r4, [r3, #0]
 800be04:	9b04      	ldr	r3, [sp, #16]
 800be06:	601d      	str	r5, [r3, #0]
 800be08:	e695      	b.n	800bb36 <__gethex+0x12a>
 800be0a:	4299      	cmp	r1, r3
 800be0c:	f843 cc04 	str.w	ip, [r3, #-4]
 800be10:	d8d8      	bhi.n	800bdc4 <__gethex+0x3b8>
 800be12:	68a3      	ldr	r3, [r4, #8]
 800be14:	459b      	cmp	fp, r3
 800be16:	db19      	blt.n	800be4c <__gethex+0x440>
 800be18:	6861      	ldr	r1, [r4, #4]
 800be1a:	ee18 0a10 	vmov	r0, s16
 800be1e:	3101      	adds	r1, #1
 800be20:	f000 f91e 	bl	800c060 <_Balloc>
 800be24:	4681      	mov	r9, r0
 800be26:	b918      	cbnz	r0, 800be30 <__gethex+0x424>
 800be28:	4b1a      	ldr	r3, [pc, #104]	; (800be94 <__gethex+0x488>)
 800be2a:	4602      	mov	r2, r0
 800be2c:	2184      	movs	r1, #132	; 0x84
 800be2e:	e6a8      	b.n	800bb82 <__gethex+0x176>
 800be30:	6922      	ldr	r2, [r4, #16]
 800be32:	3202      	adds	r2, #2
 800be34:	f104 010c 	add.w	r1, r4, #12
 800be38:	0092      	lsls	r2, r2, #2
 800be3a:	300c      	adds	r0, #12
 800be3c:	f7fd f9b6 	bl	80091ac <memcpy>
 800be40:	4621      	mov	r1, r4
 800be42:	ee18 0a10 	vmov	r0, s16
 800be46:	f000 f94b 	bl	800c0e0 <_Bfree>
 800be4a:	464c      	mov	r4, r9
 800be4c:	6923      	ldr	r3, [r4, #16]
 800be4e:	1c5a      	adds	r2, r3, #1
 800be50:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800be54:	6122      	str	r2, [r4, #16]
 800be56:	2201      	movs	r2, #1
 800be58:	615a      	str	r2, [r3, #20]
 800be5a:	e7bb      	b.n	800bdd4 <__gethex+0x3c8>
 800be5c:	6922      	ldr	r2, [r4, #16]
 800be5e:	455a      	cmp	r2, fp
 800be60:	dd0b      	ble.n	800be7a <__gethex+0x46e>
 800be62:	2101      	movs	r1, #1
 800be64:	4620      	mov	r0, r4
 800be66:	f7ff fd69 	bl	800b93c <rshift>
 800be6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800be6e:	3501      	adds	r5, #1
 800be70:	42ab      	cmp	r3, r5
 800be72:	f6ff aed0 	blt.w	800bc16 <__gethex+0x20a>
 800be76:	2701      	movs	r7, #1
 800be78:	e7c0      	b.n	800bdfc <__gethex+0x3f0>
 800be7a:	f016 061f 	ands.w	r6, r6, #31
 800be7e:	d0fa      	beq.n	800be76 <__gethex+0x46a>
 800be80:	4453      	add	r3, sl
 800be82:	f1c6 0620 	rsb	r6, r6, #32
 800be86:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800be8a:	f000 f9db 	bl	800c244 <__hi0bits>
 800be8e:	42b0      	cmp	r0, r6
 800be90:	dbe7      	blt.n	800be62 <__gethex+0x456>
 800be92:	e7f0      	b.n	800be76 <__gethex+0x46a>
 800be94:	0800df53 	.word	0x0800df53

0800be98 <L_shift>:
 800be98:	f1c2 0208 	rsb	r2, r2, #8
 800be9c:	0092      	lsls	r2, r2, #2
 800be9e:	b570      	push	{r4, r5, r6, lr}
 800bea0:	f1c2 0620 	rsb	r6, r2, #32
 800bea4:	6843      	ldr	r3, [r0, #4]
 800bea6:	6804      	ldr	r4, [r0, #0]
 800bea8:	fa03 f506 	lsl.w	r5, r3, r6
 800beac:	432c      	orrs	r4, r5
 800beae:	40d3      	lsrs	r3, r2
 800beb0:	6004      	str	r4, [r0, #0]
 800beb2:	f840 3f04 	str.w	r3, [r0, #4]!
 800beb6:	4288      	cmp	r0, r1
 800beb8:	d3f4      	bcc.n	800bea4 <L_shift+0xc>
 800beba:	bd70      	pop	{r4, r5, r6, pc}

0800bebc <__match>:
 800bebc:	b530      	push	{r4, r5, lr}
 800bebe:	6803      	ldr	r3, [r0, #0]
 800bec0:	3301      	adds	r3, #1
 800bec2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bec6:	b914      	cbnz	r4, 800bece <__match+0x12>
 800bec8:	6003      	str	r3, [r0, #0]
 800beca:	2001      	movs	r0, #1
 800becc:	bd30      	pop	{r4, r5, pc}
 800bece:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bed2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800bed6:	2d19      	cmp	r5, #25
 800bed8:	bf98      	it	ls
 800beda:	3220      	addls	r2, #32
 800bedc:	42a2      	cmp	r2, r4
 800bede:	d0f0      	beq.n	800bec2 <__match+0x6>
 800bee0:	2000      	movs	r0, #0
 800bee2:	e7f3      	b.n	800becc <__match+0x10>

0800bee4 <__hexnan>:
 800bee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bee8:	680b      	ldr	r3, [r1, #0]
 800beea:	115e      	asrs	r6, r3, #5
 800beec:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800bef0:	f013 031f 	ands.w	r3, r3, #31
 800bef4:	b087      	sub	sp, #28
 800bef6:	bf18      	it	ne
 800bef8:	3604      	addne	r6, #4
 800befa:	2500      	movs	r5, #0
 800befc:	1f37      	subs	r7, r6, #4
 800befe:	4690      	mov	r8, r2
 800bf00:	6802      	ldr	r2, [r0, #0]
 800bf02:	9301      	str	r3, [sp, #4]
 800bf04:	4682      	mov	sl, r0
 800bf06:	f846 5c04 	str.w	r5, [r6, #-4]
 800bf0a:	46b9      	mov	r9, r7
 800bf0c:	463c      	mov	r4, r7
 800bf0e:	9502      	str	r5, [sp, #8]
 800bf10:	46ab      	mov	fp, r5
 800bf12:	7851      	ldrb	r1, [r2, #1]
 800bf14:	1c53      	adds	r3, r2, #1
 800bf16:	9303      	str	r3, [sp, #12]
 800bf18:	b341      	cbz	r1, 800bf6c <__hexnan+0x88>
 800bf1a:	4608      	mov	r0, r1
 800bf1c:	9205      	str	r2, [sp, #20]
 800bf1e:	9104      	str	r1, [sp, #16]
 800bf20:	f7ff fd5e 	bl	800b9e0 <__hexdig_fun>
 800bf24:	2800      	cmp	r0, #0
 800bf26:	d14f      	bne.n	800bfc8 <__hexnan+0xe4>
 800bf28:	9904      	ldr	r1, [sp, #16]
 800bf2a:	9a05      	ldr	r2, [sp, #20]
 800bf2c:	2920      	cmp	r1, #32
 800bf2e:	d818      	bhi.n	800bf62 <__hexnan+0x7e>
 800bf30:	9b02      	ldr	r3, [sp, #8]
 800bf32:	459b      	cmp	fp, r3
 800bf34:	dd13      	ble.n	800bf5e <__hexnan+0x7a>
 800bf36:	454c      	cmp	r4, r9
 800bf38:	d206      	bcs.n	800bf48 <__hexnan+0x64>
 800bf3a:	2d07      	cmp	r5, #7
 800bf3c:	dc04      	bgt.n	800bf48 <__hexnan+0x64>
 800bf3e:	462a      	mov	r2, r5
 800bf40:	4649      	mov	r1, r9
 800bf42:	4620      	mov	r0, r4
 800bf44:	f7ff ffa8 	bl	800be98 <L_shift>
 800bf48:	4544      	cmp	r4, r8
 800bf4a:	d950      	bls.n	800bfee <__hexnan+0x10a>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	f1a4 0904 	sub.w	r9, r4, #4
 800bf52:	f844 3c04 	str.w	r3, [r4, #-4]
 800bf56:	f8cd b008 	str.w	fp, [sp, #8]
 800bf5a:	464c      	mov	r4, r9
 800bf5c:	461d      	mov	r5, r3
 800bf5e:	9a03      	ldr	r2, [sp, #12]
 800bf60:	e7d7      	b.n	800bf12 <__hexnan+0x2e>
 800bf62:	2929      	cmp	r1, #41	; 0x29
 800bf64:	d156      	bne.n	800c014 <__hexnan+0x130>
 800bf66:	3202      	adds	r2, #2
 800bf68:	f8ca 2000 	str.w	r2, [sl]
 800bf6c:	f1bb 0f00 	cmp.w	fp, #0
 800bf70:	d050      	beq.n	800c014 <__hexnan+0x130>
 800bf72:	454c      	cmp	r4, r9
 800bf74:	d206      	bcs.n	800bf84 <__hexnan+0xa0>
 800bf76:	2d07      	cmp	r5, #7
 800bf78:	dc04      	bgt.n	800bf84 <__hexnan+0xa0>
 800bf7a:	462a      	mov	r2, r5
 800bf7c:	4649      	mov	r1, r9
 800bf7e:	4620      	mov	r0, r4
 800bf80:	f7ff ff8a 	bl	800be98 <L_shift>
 800bf84:	4544      	cmp	r4, r8
 800bf86:	d934      	bls.n	800bff2 <__hexnan+0x10e>
 800bf88:	f1a8 0204 	sub.w	r2, r8, #4
 800bf8c:	4623      	mov	r3, r4
 800bf8e:	f853 1b04 	ldr.w	r1, [r3], #4
 800bf92:	f842 1f04 	str.w	r1, [r2, #4]!
 800bf96:	429f      	cmp	r7, r3
 800bf98:	d2f9      	bcs.n	800bf8e <__hexnan+0xaa>
 800bf9a:	1b3b      	subs	r3, r7, r4
 800bf9c:	f023 0303 	bic.w	r3, r3, #3
 800bfa0:	3304      	adds	r3, #4
 800bfa2:	3401      	adds	r4, #1
 800bfa4:	3e03      	subs	r6, #3
 800bfa6:	42b4      	cmp	r4, r6
 800bfa8:	bf88      	it	hi
 800bfaa:	2304      	movhi	r3, #4
 800bfac:	4443      	add	r3, r8
 800bfae:	2200      	movs	r2, #0
 800bfb0:	f843 2b04 	str.w	r2, [r3], #4
 800bfb4:	429f      	cmp	r7, r3
 800bfb6:	d2fb      	bcs.n	800bfb0 <__hexnan+0xcc>
 800bfb8:	683b      	ldr	r3, [r7, #0]
 800bfba:	b91b      	cbnz	r3, 800bfc4 <__hexnan+0xe0>
 800bfbc:	4547      	cmp	r7, r8
 800bfbe:	d127      	bne.n	800c010 <__hexnan+0x12c>
 800bfc0:	2301      	movs	r3, #1
 800bfc2:	603b      	str	r3, [r7, #0]
 800bfc4:	2005      	movs	r0, #5
 800bfc6:	e026      	b.n	800c016 <__hexnan+0x132>
 800bfc8:	3501      	adds	r5, #1
 800bfca:	2d08      	cmp	r5, #8
 800bfcc:	f10b 0b01 	add.w	fp, fp, #1
 800bfd0:	dd06      	ble.n	800bfe0 <__hexnan+0xfc>
 800bfd2:	4544      	cmp	r4, r8
 800bfd4:	d9c3      	bls.n	800bf5e <__hexnan+0x7a>
 800bfd6:	2300      	movs	r3, #0
 800bfd8:	f844 3c04 	str.w	r3, [r4, #-4]
 800bfdc:	2501      	movs	r5, #1
 800bfde:	3c04      	subs	r4, #4
 800bfe0:	6822      	ldr	r2, [r4, #0]
 800bfe2:	f000 000f 	and.w	r0, r0, #15
 800bfe6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bfea:	6022      	str	r2, [r4, #0]
 800bfec:	e7b7      	b.n	800bf5e <__hexnan+0x7a>
 800bfee:	2508      	movs	r5, #8
 800bff0:	e7b5      	b.n	800bf5e <__hexnan+0x7a>
 800bff2:	9b01      	ldr	r3, [sp, #4]
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d0df      	beq.n	800bfb8 <__hexnan+0xd4>
 800bff8:	f04f 32ff 	mov.w	r2, #4294967295
 800bffc:	f1c3 0320 	rsb	r3, r3, #32
 800c000:	fa22 f303 	lsr.w	r3, r2, r3
 800c004:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800c008:	401a      	ands	r2, r3
 800c00a:	f846 2c04 	str.w	r2, [r6, #-4]
 800c00e:	e7d3      	b.n	800bfb8 <__hexnan+0xd4>
 800c010:	3f04      	subs	r7, #4
 800c012:	e7d1      	b.n	800bfb8 <__hexnan+0xd4>
 800c014:	2004      	movs	r0, #4
 800c016:	b007      	add	sp, #28
 800c018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c01c <_localeconv_r>:
 800c01c:	4800      	ldr	r0, [pc, #0]	; (800c020 <_localeconv_r+0x4>)
 800c01e:	4770      	bx	lr
 800c020:	200002e4 	.word	0x200002e4

0800c024 <__ascii_mbtowc>:
 800c024:	b082      	sub	sp, #8
 800c026:	b901      	cbnz	r1, 800c02a <__ascii_mbtowc+0x6>
 800c028:	a901      	add	r1, sp, #4
 800c02a:	b142      	cbz	r2, 800c03e <__ascii_mbtowc+0x1a>
 800c02c:	b14b      	cbz	r3, 800c042 <__ascii_mbtowc+0x1e>
 800c02e:	7813      	ldrb	r3, [r2, #0]
 800c030:	600b      	str	r3, [r1, #0]
 800c032:	7812      	ldrb	r2, [r2, #0]
 800c034:	1e10      	subs	r0, r2, #0
 800c036:	bf18      	it	ne
 800c038:	2001      	movne	r0, #1
 800c03a:	b002      	add	sp, #8
 800c03c:	4770      	bx	lr
 800c03e:	4610      	mov	r0, r2
 800c040:	e7fb      	b.n	800c03a <__ascii_mbtowc+0x16>
 800c042:	f06f 0001 	mvn.w	r0, #1
 800c046:	e7f8      	b.n	800c03a <__ascii_mbtowc+0x16>

0800c048 <__malloc_lock>:
 800c048:	4801      	ldr	r0, [pc, #4]	; (800c050 <__malloc_lock+0x8>)
 800c04a:	f000 be94 	b.w	800cd76 <__retarget_lock_acquire_recursive>
 800c04e:	bf00      	nop
 800c050:	20000714 	.word	0x20000714

0800c054 <__malloc_unlock>:
 800c054:	4801      	ldr	r0, [pc, #4]	; (800c05c <__malloc_unlock+0x8>)
 800c056:	f000 be8f 	b.w	800cd78 <__retarget_lock_release_recursive>
 800c05a:	bf00      	nop
 800c05c:	20000714 	.word	0x20000714

0800c060 <_Balloc>:
 800c060:	b570      	push	{r4, r5, r6, lr}
 800c062:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c064:	4604      	mov	r4, r0
 800c066:	460d      	mov	r5, r1
 800c068:	b976      	cbnz	r6, 800c088 <_Balloc+0x28>
 800c06a:	2010      	movs	r0, #16
 800c06c:	f7fd f896 	bl	800919c <malloc>
 800c070:	4602      	mov	r2, r0
 800c072:	6260      	str	r0, [r4, #36]	; 0x24
 800c074:	b920      	cbnz	r0, 800c080 <_Balloc+0x20>
 800c076:	4b18      	ldr	r3, [pc, #96]	; (800c0d8 <_Balloc+0x78>)
 800c078:	4818      	ldr	r0, [pc, #96]	; (800c0dc <_Balloc+0x7c>)
 800c07a:	2166      	movs	r1, #102	; 0x66
 800c07c:	f000 fe4a 	bl	800cd14 <__assert_func>
 800c080:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c084:	6006      	str	r6, [r0, #0]
 800c086:	60c6      	str	r6, [r0, #12]
 800c088:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c08a:	68f3      	ldr	r3, [r6, #12]
 800c08c:	b183      	cbz	r3, 800c0b0 <_Balloc+0x50>
 800c08e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c090:	68db      	ldr	r3, [r3, #12]
 800c092:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c096:	b9b8      	cbnz	r0, 800c0c8 <_Balloc+0x68>
 800c098:	2101      	movs	r1, #1
 800c09a:	fa01 f605 	lsl.w	r6, r1, r5
 800c09e:	1d72      	adds	r2, r6, #5
 800c0a0:	0092      	lsls	r2, r2, #2
 800c0a2:	4620      	mov	r0, r4
 800c0a4:	f000 fc9a 	bl	800c9dc <_calloc_r>
 800c0a8:	b160      	cbz	r0, 800c0c4 <_Balloc+0x64>
 800c0aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c0ae:	e00e      	b.n	800c0ce <_Balloc+0x6e>
 800c0b0:	2221      	movs	r2, #33	; 0x21
 800c0b2:	2104      	movs	r1, #4
 800c0b4:	4620      	mov	r0, r4
 800c0b6:	f000 fc91 	bl	800c9dc <_calloc_r>
 800c0ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0bc:	60f0      	str	r0, [r6, #12]
 800c0be:	68db      	ldr	r3, [r3, #12]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d1e4      	bne.n	800c08e <_Balloc+0x2e>
 800c0c4:	2000      	movs	r0, #0
 800c0c6:	bd70      	pop	{r4, r5, r6, pc}
 800c0c8:	6802      	ldr	r2, [r0, #0]
 800c0ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c0d4:	e7f7      	b.n	800c0c6 <_Balloc+0x66>
 800c0d6:	bf00      	nop
 800c0d8:	0800debe 	.word	0x0800debe
 800c0dc:	0800e000 	.word	0x0800e000

0800c0e0 <_Bfree>:
 800c0e0:	b570      	push	{r4, r5, r6, lr}
 800c0e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c0e4:	4605      	mov	r5, r0
 800c0e6:	460c      	mov	r4, r1
 800c0e8:	b976      	cbnz	r6, 800c108 <_Bfree+0x28>
 800c0ea:	2010      	movs	r0, #16
 800c0ec:	f7fd f856 	bl	800919c <malloc>
 800c0f0:	4602      	mov	r2, r0
 800c0f2:	6268      	str	r0, [r5, #36]	; 0x24
 800c0f4:	b920      	cbnz	r0, 800c100 <_Bfree+0x20>
 800c0f6:	4b09      	ldr	r3, [pc, #36]	; (800c11c <_Bfree+0x3c>)
 800c0f8:	4809      	ldr	r0, [pc, #36]	; (800c120 <_Bfree+0x40>)
 800c0fa:	218a      	movs	r1, #138	; 0x8a
 800c0fc:	f000 fe0a 	bl	800cd14 <__assert_func>
 800c100:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c104:	6006      	str	r6, [r0, #0]
 800c106:	60c6      	str	r6, [r0, #12]
 800c108:	b13c      	cbz	r4, 800c11a <_Bfree+0x3a>
 800c10a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c10c:	6862      	ldr	r2, [r4, #4]
 800c10e:	68db      	ldr	r3, [r3, #12]
 800c110:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c114:	6021      	str	r1, [r4, #0]
 800c116:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c11a:	bd70      	pop	{r4, r5, r6, pc}
 800c11c:	0800debe 	.word	0x0800debe
 800c120:	0800e000 	.word	0x0800e000

0800c124 <__multadd>:
 800c124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c128:	690d      	ldr	r5, [r1, #16]
 800c12a:	4607      	mov	r7, r0
 800c12c:	460c      	mov	r4, r1
 800c12e:	461e      	mov	r6, r3
 800c130:	f101 0c14 	add.w	ip, r1, #20
 800c134:	2000      	movs	r0, #0
 800c136:	f8dc 3000 	ldr.w	r3, [ip]
 800c13a:	b299      	uxth	r1, r3
 800c13c:	fb02 6101 	mla	r1, r2, r1, r6
 800c140:	0c1e      	lsrs	r6, r3, #16
 800c142:	0c0b      	lsrs	r3, r1, #16
 800c144:	fb02 3306 	mla	r3, r2, r6, r3
 800c148:	b289      	uxth	r1, r1
 800c14a:	3001      	adds	r0, #1
 800c14c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c150:	4285      	cmp	r5, r0
 800c152:	f84c 1b04 	str.w	r1, [ip], #4
 800c156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c15a:	dcec      	bgt.n	800c136 <__multadd+0x12>
 800c15c:	b30e      	cbz	r6, 800c1a2 <__multadd+0x7e>
 800c15e:	68a3      	ldr	r3, [r4, #8]
 800c160:	42ab      	cmp	r3, r5
 800c162:	dc19      	bgt.n	800c198 <__multadd+0x74>
 800c164:	6861      	ldr	r1, [r4, #4]
 800c166:	4638      	mov	r0, r7
 800c168:	3101      	adds	r1, #1
 800c16a:	f7ff ff79 	bl	800c060 <_Balloc>
 800c16e:	4680      	mov	r8, r0
 800c170:	b928      	cbnz	r0, 800c17e <__multadd+0x5a>
 800c172:	4602      	mov	r2, r0
 800c174:	4b0c      	ldr	r3, [pc, #48]	; (800c1a8 <__multadd+0x84>)
 800c176:	480d      	ldr	r0, [pc, #52]	; (800c1ac <__multadd+0x88>)
 800c178:	21b5      	movs	r1, #181	; 0xb5
 800c17a:	f000 fdcb 	bl	800cd14 <__assert_func>
 800c17e:	6922      	ldr	r2, [r4, #16]
 800c180:	3202      	adds	r2, #2
 800c182:	f104 010c 	add.w	r1, r4, #12
 800c186:	0092      	lsls	r2, r2, #2
 800c188:	300c      	adds	r0, #12
 800c18a:	f7fd f80f 	bl	80091ac <memcpy>
 800c18e:	4621      	mov	r1, r4
 800c190:	4638      	mov	r0, r7
 800c192:	f7ff ffa5 	bl	800c0e0 <_Bfree>
 800c196:	4644      	mov	r4, r8
 800c198:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c19c:	3501      	adds	r5, #1
 800c19e:	615e      	str	r6, [r3, #20]
 800c1a0:	6125      	str	r5, [r4, #16]
 800c1a2:	4620      	mov	r0, r4
 800c1a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1a8:	0800df53 	.word	0x0800df53
 800c1ac:	0800e000 	.word	0x0800e000

0800c1b0 <__s2b>:
 800c1b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1b4:	460c      	mov	r4, r1
 800c1b6:	4615      	mov	r5, r2
 800c1b8:	461f      	mov	r7, r3
 800c1ba:	2209      	movs	r2, #9
 800c1bc:	3308      	adds	r3, #8
 800c1be:	4606      	mov	r6, r0
 800c1c0:	fb93 f3f2 	sdiv	r3, r3, r2
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	2201      	movs	r2, #1
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	db09      	blt.n	800c1e0 <__s2b+0x30>
 800c1cc:	4630      	mov	r0, r6
 800c1ce:	f7ff ff47 	bl	800c060 <_Balloc>
 800c1d2:	b940      	cbnz	r0, 800c1e6 <__s2b+0x36>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	4b19      	ldr	r3, [pc, #100]	; (800c23c <__s2b+0x8c>)
 800c1d8:	4819      	ldr	r0, [pc, #100]	; (800c240 <__s2b+0x90>)
 800c1da:	21ce      	movs	r1, #206	; 0xce
 800c1dc:	f000 fd9a 	bl	800cd14 <__assert_func>
 800c1e0:	0052      	lsls	r2, r2, #1
 800c1e2:	3101      	adds	r1, #1
 800c1e4:	e7f0      	b.n	800c1c8 <__s2b+0x18>
 800c1e6:	9b08      	ldr	r3, [sp, #32]
 800c1e8:	6143      	str	r3, [r0, #20]
 800c1ea:	2d09      	cmp	r5, #9
 800c1ec:	f04f 0301 	mov.w	r3, #1
 800c1f0:	6103      	str	r3, [r0, #16]
 800c1f2:	dd16      	ble.n	800c222 <__s2b+0x72>
 800c1f4:	f104 0909 	add.w	r9, r4, #9
 800c1f8:	46c8      	mov	r8, r9
 800c1fa:	442c      	add	r4, r5
 800c1fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c200:	4601      	mov	r1, r0
 800c202:	3b30      	subs	r3, #48	; 0x30
 800c204:	220a      	movs	r2, #10
 800c206:	4630      	mov	r0, r6
 800c208:	f7ff ff8c 	bl	800c124 <__multadd>
 800c20c:	45a0      	cmp	r8, r4
 800c20e:	d1f5      	bne.n	800c1fc <__s2b+0x4c>
 800c210:	f1a5 0408 	sub.w	r4, r5, #8
 800c214:	444c      	add	r4, r9
 800c216:	1b2d      	subs	r5, r5, r4
 800c218:	1963      	adds	r3, r4, r5
 800c21a:	42bb      	cmp	r3, r7
 800c21c:	db04      	blt.n	800c228 <__s2b+0x78>
 800c21e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c222:	340a      	adds	r4, #10
 800c224:	2509      	movs	r5, #9
 800c226:	e7f6      	b.n	800c216 <__s2b+0x66>
 800c228:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c22c:	4601      	mov	r1, r0
 800c22e:	3b30      	subs	r3, #48	; 0x30
 800c230:	220a      	movs	r2, #10
 800c232:	4630      	mov	r0, r6
 800c234:	f7ff ff76 	bl	800c124 <__multadd>
 800c238:	e7ee      	b.n	800c218 <__s2b+0x68>
 800c23a:	bf00      	nop
 800c23c:	0800df53 	.word	0x0800df53
 800c240:	0800e000 	.word	0x0800e000

0800c244 <__hi0bits>:
 800c244:	0c03      	lsrs	r3, r0, #16
 800c246:	041b      	lsls	r3, r3, #16
 800c248:	b9d3      	cbnz	r3, 800c280 <__hi0bits+0x3c>
 800c24a:	0400      	lsls	r0, r0, #16
 800c24c:	2310      	movs	r3, #16
 800c24e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800c252:	bf04      	itt	eq
 800c254:	0200      	lsleq	r0, r0, #8
 800c256:	3308      	addeq	r3, #8
 800c258:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800c25c:	bf04      	itt	eq
 800c25e:	0100      	lsleq	r0, r0, #4
 800c260:	3304      	addeq	r3, #4
 800c262:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800c266:	bf04      	itt	eq
 800c268:	0080      	lsleq	r0, r0, #2
 800c26a:	3302      	addeq	r3, #2
 800c26c:	2800      	cmp	r0, #0
 800c26e:	db05      	blt.n	800c27c <__hi0bits+0x38>
 800c270:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800c274:	f103 0301 	add.w	r3, r3, #1
 800c278:	bf08      	it	eq
 800c27a:	2320      	moveq	r3, #32
 800c27c:	4618      	mov	r0, r3
 800c27e:	4770      	bx	lr
 800c280:	2300      	movs	r3, #0
 800c282:	e7e4      	b.n	800c24e <__hi0bits+0xa>

0800c284 <__lo0bits>:
 800c284:	6803      	ldr	r3, [r0, #0]
 800c286:	f013 0207 	ands.w	r2, r3, #7
 800c28a:	4601      	mov	r1, r0
 800c28c:	d00b      	beq.n	800c2a6 <__lo0bits+0x22>
 800c28e:	07da      	lsls	r2, r3, #31
 800c290:	d423      	bmi.n	800c2da <__lo0bits+0x56>
 800c292:	0798      	lsls	r0, r3, #30
 800c294:	bf49      	itett	mi
 800c296:	085b      	lsrmi	r3, r3, #1
 800c298:	089b      	lsrpl	r3, r3, #2
 800c29a:	2001      	movmi	r0, #1
 800c29c:	600b      	strmi	r3, [r1, #0]
 800c29e:	bf5c      	itt	pl
 800c2a0:	600b      	strpl	r3, [r1, #0]
 800c2a2:	2002      	movpl	r0, #2
 800c2a4:	4770      	bx	lr
 800c2a6:	b298      	uxth	r0, r3
 800c2a8:	b9a8      	cbnz	r0, 800c2d6 <__lo0bits+0x52>
 800c2aa:	0c1b      	lsrs	r3, r3, #16
 800c2ac:	2010      	movs	r0, #16
 800c2ae:	b2da      	uxtb	r2, r3
 800c2b0:	b90a      	cbnz	r2, 800c2b6 <__lo0bits+0x32>
 800c2b2:	3008      	adds	r0, #8
 800c2b4:	0a1b      	lsrs	r3, r3, #8
 800c2b6:	071a      	lsls	r2, r3, #28
 800c2b8:	bf04      	itt	eq
 800c2ba:	091b      	lsreq	r3, r3, #4
 800c2bc:	3004      	addeq	r0, #4
 800c2be:	079a      	lsls	r2, r3, #30
 800c2c0:	bf04      	itt	eq
 800c2c2:	089b      	lsreq	r3, r3, #2
 800c2c4:	3002      	addeq	r0, #2
 800c2c6:	07da      	lsls	r2, r3, #31
 800c2c8:	d403      	bmi.n	800c2d2 <__lo0bits+0x4e>
 800c2ca:	085b      	lsrs	r3, r3, #1
 800c2cc:	f100 0001 	add.w	r0, r0, #1
 800c2d0:	d005      	beq.n	800c2de <__lo0bits+0x5a>
 800c2d2:	600b      	str	r3, [r1, #0]
 800c2d4:	4770      	bx	lr
 800c2d6:	4610      	mov	r0, r2
 800c2d8:	e7e9      	b.n	800c2ae <__lo0bits+0x2a>
 800c2da:	2000      	movs	r0, #0
 800c2dc:	4770      	bx	lr
 800c2de:	2020      	movs	r0, #32
 800c2e0:	4770      	bx	lr
	...

0800c2e4 <__i2b>:
 800c2e4:	b510      	push	{r4, lr}
 800c2e6:	460c      	mov	r4, r1
 800c2e8:	2101      	movs	r1, #1
 800c2ea:	f7ff feb9 	bl	800c060 <_Balloc>
 800c2ee:	4602      	mov	r2, r0
 800c2f0:	b928      	cbnz	r0, 800c2fe <__i2b+0x1a>
 800c2f2:	4b05      	ldr	r3, [pc, #20]	; (800c308 <__i2b+0x24>)
 800c2f4:	4805      	ldr	r0, [pc, #20]	; (800c30c <__i2b+0x28>)
 800c2f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800c2fa:	f000 fd0b 	bl	800cd14 <__assert_func>
 800c2fe:	2301      	movs	r3, #1
 800c300:	6144      	str	r4, [r0, #20]
 800c302:	6103      	str	r3, [r0, #16]
 800c304:	bd10      	pop	{r4, pc}
 800c306:	bf00      	nop
 800c308:	0800df53 	.word	0x0800df53
 800c30c:	0800e000 	.word	0x0800e000

0800c310 <__multiply>:
 800c310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c314:	4691      	mov	r9, r2
 800c316:	690a      	ldr	r2, [r1, #16]
 800c318:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	bfb8      	it	lt
 800c320:	460b      	movlt	r3, r1
 800c322:	460c      	mov	r4, r1
 800c324:	bfbc      	itt	lt
 800c326:	464c      	movlt	r4, r9
 800c328:	4699      	movlt	r9, r3
 800c32a:	6927      	ldr	r7, [r4, #16]
 800c32c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c330:	68a3      	ldr	r3, [r4, #8]
 800c332:	6861      	ldr	r1, [r4, #4]
 800c334:	eb07 060a 	add.w	r6, r7, sl
 800c338:	42b3      	cmp	r3, r6
 800c33a:	b085      	sub	sp, #20
 800c33c:	bfb8      	it	lt
 800c33e:	3101      	addlt	r1, #1
 800c340:	f7ff fe8e 	bl	800c060 <_Balloc>
 800c344:	b930      	cbnz	r0, 800c354 <__multiply+0x44>
 800c346:	4602      	mov	r2, r0
 800c348:	4b44      	ldr	r3, [pc, #272]	; (800c45c <__multiply+0x14c>)
 800c34a:	4845      	ldr	r0, [pc, #276]	; (800c460 <__multiply+0x150>)
 800c34c:	f240 115d 	movw	r1, #349	; 0x15d
 800c350:	f000 fce0 	bl	800cd14 <__assert_func>
 800c354:	f100 0514 	add.w	r5, r0, #20
 800c358:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c35c:	462b      	mov	r3, r5
 800c35e:	2200      	movs	r2, #0
 800c360:	4543      	cmp	r3, r8
 800c362:	d321      	bcc.n	800c3a8 <__multiply+0x98>
 800c364:	f104 0314 	add.w	r3, r4, #20
 800c368:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800c36c:	f109 0314 	add.w	r3, r9, #20
 800c370:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800c374:	9202      	str	r2, [sp, #8]
 800c376:	1b3a      	subs	r2, r7, r4
 800c378:	3a15      	subs	r2, #21
 800c37a:	f022 0203 	bic.w	r2, r2, #3
 800c37e:	3204      	adds	r2, #4
 800c380:	f104 0115 	add.w	r1, r4, #21
 800c384:	428f      	cmp	r7, r1
 800c386:	bf38      	it	cc
 800c388:	2204      	movcc	r2, #4
 800c38a:	9201      	str	r2, [sp, #4]
 800c38c:	9a02      	ldr	r2, [sp, #8]
 800c38e:	9303      	str	r3, [sp, #12]
 800c390:	429a      	cmp	r2, r3
 800c392:	d80c      	bhi.n	800c3ae <__multiply+0x9e>
 800c394:	2e00      	cmp	r6, #0
 800c396:	dd03      	ble.n	800c3a0 <__multiply+0x90>
 800c398:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d05a      	beq.n	800c456 <__multiply+0x146>
 800c3a0:	6106      	str	r6, [r0, #16]
 800c3a2:	b005      	add	sp, #20
 800c3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a8:	f843 2b04 	str.w	r2, [r3], #4
 800c3ac:	e7d8      	b.n	800c360 <__multiply+0x50>
 800c3ae:	f8b3 a000 	ldrh.w	sl, [r3]
 800c3b2:	f1ba 0f00 	cmp.w	sl, #0
 800c3b6:	d024      	beq.n	800c402 <__multiply+0xf2>
 800c3b8:	f104 0e14 	add.w	lr, r4, #20
 800c3bc:	46a9      	mov	r9, r5
 800c3be:	f04f 0c00 	mov.w	ip, #0
 800c3c2:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c3c6:	f8d9 1000 	ldr.w	r1, [r9]
 800c3ca:	fa1f fb82 	uxth.w	fp, r2
 800c3ce:	b289      	uxth	r1, r1
 800c3d0:	fb0a 110b 	mla	r1, sl, fp, r1
 800c3d4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c3d8:	f8d9 2000 	ldr.w	r2, [r9]
 800c3dc:	4461      	add	r1, ip
 800c3de:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c3e2:	fb0a c20b 	mla	r2, sl, fp, ip
 800c3e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c3ea:	b289      	uxth	r1, r1
 800c3ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c3f0:	4577      	cmp	r7, lr
 800c3f2:	f849 1b04 	str.w	r1, [r9], #4
 800c3f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c3fa:	d8e2      	bhi.n	800c3c2 <__multiply+0xb2>
 800c3fc:	9a01      	ldr	r2, [sp, #4]
 800c3fe:	f845 c002 	str.w	ip, [r5, r2]
 800c402:	9a03      	ldr	r2, [sp, #12]
 800c404:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c408:	3304      	adds	r3, #4
 800c40a:	f1b9 0f00 	cmp.w	r9, #0
 800c40e:	d020      	beq.n	800c452 <__multiply+0x142>
 800c410:	6829      	ldr	r1, [r5, #0]
 800c412:	f104 0c14 	add.w	ip, r4, #20
 800c416:	46ae      	mov	lr, r5
 800c418:	f04f 0a00 	mov.w	sl, #0
 800c41c:	f8bc b000 	ldrh.w	fp, [ip]
 800c420:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c424:	fb09 220b 	mla	r2, r9, fp, r2
 800c428:	4492      	add	sl, r2
 800c42a:	b289      	uxth	r1, r1
 800c42c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c430:	f84e 1b04 	str.w	r1, [lr], #4
 800c434:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c438:	f8be 1000 	ldrh.w	r1, [lr]
 800c43c:	0c12      	lsrs	r2, r2, #16
 800c43e:	fb09 1102 	mla	r1, r9, r2, r1
 800c442:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c446:	4567      	cmp	r7, ip
 800c448:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c44c:	d8e6      	bhi.n	800c41c <__multiply+0x10c>
 800c44e:	9a01      	ldr	r2, [sp, #4]
 800c450:	50a9      	str	r1, [r5, r2]
 800c452:	3504      	adds	r5, #4
 800c454:	e79a      	b.n	800c38c <__multiply+0x7c>
 800c456:	3e01      	subs	r6, #1
 800c458:	e79c      	b.n	800c394 <__multiply+0x84>
 800c45a:	bf00      	nop
 800c45c:	0800df53 	.word	0x0800df53
 800c460:	0800e000 	.word	0x0800e000

0800c464 <__pow5mult>:
 800c464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c468:	4615      	mov	r5, r2
 800c46a:	f012 0203 	ands.w	r2, r2, #3
 800c46e:	4606      	mov	r6, r0
 800c470:	460f      	mov	r7, r1
 800c472:	d007      	beq.n	800c484 <__pow5mult+0x20>
 800c474:	4c25      	ldr	r4, [pc, #148]	; (800c50c <__pow5mult+0xa8>)
 800c476:	3a01      	subs	r2, #1
 800c478:	2300      	movs	r3, #0
 800c47a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c47e:	f7ff fe51 	bl	800c124 <__multadd>
 800c482:	4607      	mov	r7, r0
 800c484:	10ad      	asrs	r5, r5, #2
 800c486:	d03d      	beq.n	800c504 <__pow5mult+0xa0>
 800c488:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c48a:	b97c      	cbnz	r4, 800c4ac <__pow5mult+0x48>
 800c48c:	2010      	movs	r0, #16
 800c48e:	f7fc fe85 	bl	800919c <malloc>
 800c492:	4602      	mov	r2, r0
 800c494:	6270      	str	r0, [r6, #36]	; 0x24
 800c496:	b928      	cbnz	r0, 800c4a4 <__pow5mult+0x40>
 800c498:	4b1d      	ldr	r3, [pc, #116]	; (800c510 <__pow5mult+0xac>)
 800c49a:	481e      	ldr	r0, [pc, #120]	; (800c514 <__pow5mult+0xb0>)
 800c49c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c4a0:	f000 fc38 	bl	800cd14 <__assert_func>
 800c4a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c4a8:	6004      	str	r4, [r0, #0]
 800c4aa:	60c4      	str	r4, [r0, #12]
 800c4ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c4b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c4b4:	b94c      	cbnz	r4, 800c4ca <__pow5mult+0x66>
 800c4b6:	f240 2171 	movw	r1, #625	; 0x271
 800c4ba:	4630      	mov	r0, r6
 800c4bc:	f7ff ff12 	bl	800c2e4 <__i2b>
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800c4c6:	4604      	mov	r4, r0
 800c4c8:	6003      	str	r3, [r0, #0]
 800c4ca:	f04f 0900 	mov.w	r9, #0
 800c4ce:	07eb      	lsls	r3, r5, #31
 800c4d0:	d50a      	bpl.n	800c4e8 <__pow5mult+0x84>
 800c4d2:	4639      	mov	r1, r7
 800c4d4:	4622      	mov	r2, r4
 800c4d6:	4630      	mov	r0, r6
 800c4d8:	f7ff ff1a 	bl	800c310 <__multiply>
 800c4dc:	4639      	mov	r1, r7
 800c4de:	4680      	mov	r8, r0
 800c4e0:	4630      	mov	r0, r6
 800c4e2:	f7ff fdfd 	bl	800c0e0 <_Bfree>
 800c4e6:	4647      	mov	r7, r8
 800c4e8:	106d      	asrs	r5, r5, #1
 800c4ea:	d00b      	beq.n	800c504 <__pow5mult+0xa0>
 800c4ec:	6820      	ldr	r0, [r4, #0]
 800c4ee:	b938      	cbnz	r0, 800c500 <__pow5mult+0x9c>
 800c4f0:	4622      	mov	r2, r4
 800c4f2:	4621      	mov	r1, r4
 800c4f4:	4630      	mov	r0, r6
 800c4f6:	f7ff ff0b 	bl	800c310 <__multiply>
 800c4fa:	6020      	str	r0, [r4, #0]
 800c4fc:	f8c0 9000 	str.w	r9, [r0]
 800c500:	4604      	mov	r4, r0
 800c502:	e7e4      	b.n	800c4ce <__pow5mult+0x6a>
 800c504:	4638      	mov	r0, r7
 800c506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c50a:	bf00      	nop
 800c50c:	0800e170 	.word	0x0800e170
 800c510:	0800debe 	.word	0x0800debe
 800c514:	0800e000 	.word	0x0800e000

0800c518 <__lshift>:
 800c518:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c51c:	460c      	mov	r4, r1
 800c51e:	6849      	ldr	r1, [r1, #4]
 800c520:	6923      	ldr	r3, [r4, #16]
 800c522:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c526:	68a3      	ldr	r3, [r4, #8]
 800c528:	4607      	mov	r7, r0
 800c52a:	4691      	mov	r9, r2
 800c52c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c530:	f108 0601 	add.w	r6, r8, #1
 800c534:	42b3      	cmp	r3, r6
 800c536:	db0b      	blt.n	800c550 <__lshift+0x38>
 800c538:	4638      	mov	r0, r7
 800c53a:	f7ff fd91 	bl	800c060 <_Balloc>
 800c53e:	4605      	mov	r5, r0
 800c540:	b948      	cbnz	r0, 800c556 <__lshift+0x3e>
 800c542:	4602      	mov	r2, r0
 800c544:	4b2a      	ldr	r3, [pc, #168]	; (800c5f0 <__lshift+0xd8>)
 800c546:	482b      	ldr	r0, [pc, #172]	; (800c5f4 <__lshift+0xdc>)
 800c548:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c54c:	f000 fbe2 	bl	800cd14 <__assert_func>
 800c550:	3101      	adds	r1, #1
 800c552:	005b      	lsls	r3, r3, #1
 800c554:	e7ee      	b.n	800c534 <__lshift+0x1c>
 800c556:	2300      	movs	r3, #0
 800c558:	f100 0114 	add.w	r1, r0, #20
 800c55c:	f100 0210 	add.w	r2, r0, #16
 800c560:	4618      	mov	r0, r3
 800c562:	4553      	cmp	r3, sl
 800c564:	db37      	blt.n	800c5d6 <__lshift+0xbe>
 800c566:	6920      	ldr	r0, [r4, #16]
 800c568:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c56c:	f104 0314 	add.w	r3, r4, #20
 800c570:	f019 091f 	ands.w	r9, r9, #31
 800c574:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c578:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c57c:	d02f      	beq.n	800c5de <__lshift+0xc6>
 800c57e:	f1c9 0e20 	rsb	lr, r9, #32
 800c582:	468a      	mov	sl, r1
 800c584:	f04f 0c00 	mov.w	ip, #0
 800c588:	681a      	ldr	r2, [r3, #0]
 800c58a:	fa02 f209 	lsl.w	r2, r2, r9
 800c58e:	ea42 020c 	orr.w	r2, r2, ip
 800c592:	f84a 2b04 	str.w	r2, [sl], #4
 800c596:	f853 2b04 	ldr.w	r2, [r3], #4
 800c59a:	4298      	cmp	r0, r3
 800c59c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c5a0:	d8f2      	bhi.n	800c588 <__lshift+0x70>
 800c5a2:	1b03      	subs	r3, r0, r4
 800c5a4:	3b15      	subs	r3, #21
 800c5a6:	f023 0303 	bic.w	r3, r3, #3
 800c5aa:	3304      	adds	r3, #4
 800c5ac:	f104 0215 	add.w	r2, r4, #21
 800c5b0:	4290      	cmp	r0, r2
 800c5b2:	bf38      	it	cc
 800c5b4:	2304      	movcc	r3, #4
 800c5b6:	f841 c003 	str.w	ip, [r1, r3]
 800c5ba:	f1bc 0f00 	cmp.w	ip, #0
 800c5be:	d001      	beq.n	800c5c4 <__lshift+0xac>
 800c5c0:	f108 0602 	add.w	r6, r8, #2
 800c5c4:	3e01      	subs	r6, #1
 800c5c6:	4638      	mov	r0, r7
 800c5c8:	612e      	str	r6, [r5, #16]
 800c5ca:	4621      	mov	r1, r4
 800c5cc:	f7ff fd88 	bl	800c0e0 <_Bfree>
 800c5d0:	4628      	mov	r0, r5
 800c5d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c5d6:	f842 0f04 	str.w	r0, [r2, #4]!
 800c5da:	3301      	adds	r3, #1
 800c5dc:	e7c1      	b.n	800c562 <__lshift+0x4a>
 800c5de:	3904      	subs	r1, #4
 800c5e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5e4:	f841 2f04 	str.w	r2, [r1, #4]!
 800c5e8:	4298      	cmp	r0, r3
 800c5ea:	d8f9      	bhi.n	800c5e0 <__lshift+0xc8>
 800c5ec:	e7ea      	b.n	800c5c4 <__lshift+0xac>
 800c5ee:	bf00      	nop
 800c5f0:	0800df53 	.word	0x0800df53
 800c5f4:	0800e000 	.word	0x0800e000

0800c5f8 <__mcmp>:
 800c5f8:	b530      	push	{r4, r5, lr}
 800c5fa:	6902      	ldr	r2, [r0, #16]
 800c5fc:	690c      	ldr	r4, [r1, #16]
 800c5fe:	1b12      	subs	r2, r2, r4
 800c600:	d10e      	bne.n	800c620 <__mcmp+0x28>
 800c602:	f100 0314 	add.w	r3, r0, #20
 800c606:	3114      	adds	r1, #20
 800c608:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c60c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c610:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c614:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c618:	42a5      	cmp	r5, r4
 800c61a:	d003      	beq.n	800c624 <__mcmp+0x2c>
 800c61c:	d305      	bcc.n	800c62a <__mcmp+0x32>
 800c61e:	2201      	movs	r2, #1
 800c620:	4610      	mov	r0, r2
 800c622:	bd30      	pop	{r4, r5, pc}
 800c624:	4283      	cmp	r3, r0
 800c626:	d3f3      	bcc.n	800c610 <__mcmp+0x18>
 800c628:	e7fa      	b.n	800c620 <__mcmp+0x28>
 800c62a:	f04f 32ff 	mov.w	r2, #4294967295
 800c62e:	e7f7      	b.n	800c620 <__mcmp+0x28>

0800c630 <__mdiff>:
 800c630:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c634:	460c      	mov	r4, r1
 800c636:	4606      	mov	r6, r0
 800c638:	4611      	mov	r1, r2
 800c63a:	4620      	mov	r0, r4
 800c63c:	4690      	mov	r8, r2
 800c63e:	f7ff ffdb 	bl	800c5f8 <__mcmp>
 800c642:	1e05      	subs	r5, r0, #0
 800c644:	d110      	bne.n	800c668 <__mdiff+0x38>
 800c646:	4629      	mov	r1, r5
 800c648:	4630      	mov	r0, r6
 800c64a:	f7ff fd09 	bl	800c060 <_Balloc>
 800c64e:	b930      	cbnz	r0, 800c65e <__mdiff+0x2e>
 800c650:	4b3a      	ldr	r3, [pc, #232]	; (800c73c <__mdiff+0x10c>)
 800c652:	4602      	mov	r2, r0
 800c654:	f240 2132 	movw	r1, #562	; 0x232
 800c658:	4839      	ldr	r0, [pc, #228]	; (800c740 <__mdiff+0x110>)
 800c65a:	f000 fb5b 	bl	800cd14 <__assert_func>
 800c65e:	2301      	movs	r3, #1
 800c660:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c664:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c668:	bfa4      	itt	ge
 800c66a:	4643      	movge	r3, r8
 800c66c:	46a0      	movge	r8, r4
 800c66e:	4630      	mov	r0, r6
 800c670:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c674:	bfa6      	itte	ge
 800c676:	461c      	movge	r4, r3
 800c678:	2500      	movge	r5, #0
 800c67a:	2501      	movlt	r5, #1
 800c67c:	f7ff fcf0 	bl	800c060 <_Balloc>
 800c680:	b920      	cbnz	r0, 800c68c <__mdiff+0x5c>
 800c682:	4b2e      	ldr	r3, [pc, #184]	; (800c73c <__mdiff+0x10c>)
 800c684:	4602      	mov	r2, r0
 800c686:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c68a:	e7e5      	b.n	800c658 <__mdiff+0x28>
 800c68c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c690:	6926      	ldr	r6, [r4, #16]
 800c692:	60c5      	str	r5, [r0, #12]
 800c694:	f104 0914 	add.w	r9, r4, #20
 800c698:	f108 0514 	add.w	r5, r8, #20
 800c69c:	f100 0e14 	add.w	lr, r0, #20
 800c6a0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c6a4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c6a8:	f108 0210 	add.w	r2, r8, #16
 800c6ac:	46f2      	mov	sl, lr
 800c6ae:	2100      	movs	r1, #0
 800c6b0:	f859 3b04 	ldr.w	r3, [r9], #4
 800c6b4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c6b8:	fa1f f883 	uxth.w	r8, r3
 800c6bc:	fa11 f18b 	uxtah	r1, r1, fp
 800c6c0:	0c1b      	lsrs	r3, r3, #16
 800c6c2:	eba1 0808 	sub.w	r8, r1, r8
 800c6c6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c6ca:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c6ce:	fa1f f888 	uxth.w	r8, r8
 800c6d2:	1419      	asrs	r1, r3, #16
 800c6d4:	454e      	cmp	r6, r9
 800c6d6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c6da:	f84a 3b04 	str.w	r3, [sl], #4
 800c6de:	d8e7      	bhi.n	800c6b0 <__mdiff+0x80>
 800c6e0:	1b33      	subs	r3, r6, r4
 800c6e2:	3b15      	subs	r3, #21
 800c6e4:	f023 0303 	bic.w	r3, r3, #3
 800c6e8:	3304      	adds	r3, #4
 800c6ea:	3415      	adds	r4, #21
 800c6ec:	42a6      	cmp	r6, r4
 800c6ee:	bf38      	it	cc
 800c6f0:	2304      	movcc	r3, #4
 800c6f2:	441d      	add	r5, r3
 800c6f4:	4473      	add	r3, lr
 800c6f6:	469e      	mov	lr, r3
 800c6f8:	462e      	mov	r6, r5
 800c6fa:	4566      	cmp	r6, ip
 800c6fc:	d30e      	bcc.n	800c71c <__mdiff+0xec>
 800c6fe:	f10c 0203 	add.w	r2, ip, #3
 800c702:	1b52      	subs	r2, r2, r5
 800c704:	f022 0203 	bic.w	r2, r2, #3
 800c708:	3d03      	subs	r5, #3
 800c70a:	45ac      	cmp	ip, r5
 800c70c:	bf38      	it	cc
 800c70e:	2200      	movcc	r2, #0
 800c710:	441a      	add	r2, r3
 800c712:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c716:	b17b      	cbz	r3, 800c738 <__mdiff+0x108>
 800c718:	6107      	str	r7, [r0, #16]
 800c71a:	e7a3      	b.n	800c664 <__mdiff+0x34>
 800c71c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c720:	fa11 f288 	uxtah	r2, r1, r8
 800c724:	1414      	asrs	r4, r2, #16
 800c726:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c72a:	b292      	uxth	r2, r2
 800c72c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c730:	f84e 2b04 	str.w	r2, [lr], #4
 800c734:	1421      	asrs	r1, r4, #16
 800c736:	e7e0      	b.n	800c6fa <__mdiff+0xca>
 800c738:	3f01      	subs	r7, #1
 800c73a:	e7ea      	b.n	800c712 <__mdiff+0xe2>
 800c73c:	0800df53 	.word	0x0800df53
 800c740:	0800e000 	.word	0x0800e000

0800c744 <__ulp>:
 800c744:	b082      	sub	sp, #8
 800c746:	ed8d 0b00 	vstr	d0, [sp]
 800c74a:	9b01      	ldr	r3, [sp, #4]
 800c74c:	4912      	ldr	r1, [pc, #72]	; (800c798 <__ulp+0x54>)
 800c74e:	4019      	ands	r1, r3
 800c750:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c754:	2900      	cmp	r1, #0
 800c756:	dd05      	ble.n	800c764 <__ulp+0x20>
 800c758:	2200      	movs	r2, #0
 800c75a:	460b      	mov	r3, r1
 800c75c:	ec43 2b10 	vmov	d0, r2, r3
 800c760:	b002      	add	sp, #8
 800c762:	4770      	bx	lr
 800c764:	4249      	negs	r1, r1
 800c766:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c76a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c76e:	f04f 0200 	mov.w	r2, #0
 800c772:	f04f 0300 	mov.w	r3, #0
 800c776:	da04      	bge.n	800c782 <__ulp+0x3e>
 800c778:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c77c:	fa41 f300 	asr.w	r3, r1, r0
 800c780:	e7ec      	b.n	800c75c <__ulp+0x18>
 800c782:	f1a0 0114 	sub.w	r1, r0, #20
 800c786:	291e      	cmp	r1, #30
 800c788:	bfda      	itte	le
 800c78a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c78e:	fa20 f101 	lsrle.w	r1, r0, r1
 800c792:	2101      	movgt	r1, #1
 800c794:	460a      	mov	r2, r1
 800c796:	e7e1      	b.n	800c75c <__ulp+0x18>
 800c798:	7ff00000 	.word	0x7ff00000

0800c79c <__b2d>:
 800c79c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c79e:	6905      	ldr	r5, [r0, #16]
 800c7a0:	f100 0714 	add.w	r7, r0, #20
 800c7a4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c7a8:	1f2e      	subs	r6, r5, #4
 800c7aa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c7ae:	4620      	mov	r0, r4
 800c7b0:	f7ff fd48 	bl	800c244 <__hi0bits>
 800c7b4:	f1c0 0320 	rsb	r3, r0, #32
 800c7b8:	280a      	cmp	r0, #10
 800c7ba:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c838 <__b2d+0x9c>
 800c7be:	600b      	str	r3, [r1, #0]
 800c7c0:	dc14      	bgt.n	800c7ec <__b2d+0x50>
 800c7c2:	f1c0 0e0b 	rsb	lr, r0, #11
 800c7c6:	fa24 f10e 	lsr.w	r1, r4, lr
 800c7ca:	42b7      	cmp	r7, r6
 800c7cc:	ea41 030c 	orr.w	r3, r1, ip
 800c7d0:	bf34      	ite	cc
 800c7d2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c7d6:	2100      	movcs	r1, #0
 800c7d8:	3015      	adds	r0, #21
 800c7da:	fa04 f000 	lsl.w	r0, r4, r0
 800c7de:	fa21 f10e 	lsr.w	r1, r1, lr
 800c7e2:	ea40 0201 	orr.w	r2, r0, r1
 800c7e6:	ec43 2b10 	vmov	d0, r2, r3
 800c7ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7ec:	42b7      	cmp	r7, r6
 800c7ee:	bf3a      	itte	cc
 800c7f0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c7f4:	f1a5 0608 	subcc.w	r6, r5, #8
 800c7f8:	2100      	movcs	r1, #0
 800c7fa:	380b      	subs	r0, #11
 800c7fc:	d017      	beq.n	800c82e <__b2d+0x92>
 800c7fe:	f1c0 0c20 	rsb	ip, r0, #32
 800c802:	fa04 f500 	lsl.w	r5, r4, r0
 800c806:	42be      	cmp	r6, r7
 800c808:	fa21 f40c 	lsr.w	r4, r1, ip
 800c80c:	ea45 0504 	orr.w	r5, r5, r4
 800c810:	bf8c      	ite	hi
 800c812:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c816:	2400      	movls	r4, #0
 800c818:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c81c:	fa01 f000 	lsl.w	r0, r1, r0
 800c820:	fa24 f40c 	lsr.w	r4, r4, ip
 800c824:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c828:	ea40 0204 	orr.w	r2, r0, r4
 800c82c:	e7db      	b.n	800c7e6 <__b2d+0x4a>
 800c82e:	ea44 030c 	orr.w	r3, r4, ip
 800c832:	460a      	mov	r2, r1
 800c834:	e7d7      	b.n	800c7e6 <__b2d+0x4a>
 800c836:	bf00      	nop
 800c838:	3ff00000 	.word	0x3ff00000

0800c83c <__d2b>:
 800c83c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c840:	4689      	mov	r9, r1
 800c842:	2101      	movs	r1, #1
 800c844:	ec57 6b10 	vmov	r6, r7, d0
 800c848:	4690      	mov	r8, r2
 800c84a:	f7ff fc09 	bl	800c060 <_Balloc>
 800c84e:	4604      	mov	r4, r0
 800c850:	b930      	cbnz	r0, 800c860 <__d2b+0x24>
 800c852:	4602      	mov	r2, r0
 800c854:	4b25      	ldr	r3, [pc, #148]	; (800c8ec <__d2b+0xb0>)
 800c856:	4826      	ldr	r0, [pc, #152]	; (800c8f0 <__d2b+0xb4>)
 800c858:	f240 310a 	movw	r1, #778	; 0x30a
 800c85c:	f000 fa5a 	bl	800cd14 <__assert_func>
 800c860:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c864:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c868:	bb35      	cbnz	r5, 800c8b8 <__d2b+0x7c>
 800c86a:	2e00      	cmp	r6, #0
 800c86c:	9301      	str	r3, [sp, #4]
 800c86e:	d028      	beq.n	800c8c2 <__d2b+0x86>
 800c870:	4668      	mov	r0, sp
 800c872:	9600      	str	r6, [sp, #0]
 800c874:	f7ff fd06 	bl	800c284 <__lo0bits>
 800c878:	9900      	ldr	r1, [sp, #0]
 800c87a:	b300      	cbz	r0, 800c8be <__d2b+0x82>
 800c87c:	9a01      	ldr	r2, [sp, #4]
 800c87e:	f1c0 0320 	rsb	r3, r0, #32
 800c882:	fa02 f303 	lsl.w	r3, r2, r3
 800c886:	430b      	orrs	r3, r1
 800c888:	40c2      	lsrs	r2, r0
 800c88a:	6163      	str	r3, [r4, #20]
 800c88c:	9201      	str	r2, [sp, #4]
 800c88e:	9b01      	ldr	r3, [sp, #4]
 800c890:	61a3      	str	r3, [r4, #24]
 800c892:	2b00      	cmp	r3, #0
 800c894:	bf14      	ite	ne
 800c896:	2202      	movne	r2, #2
 800c898:	2201      	moveq	r2, #1
 800c89a:	6122      	str	r2, [r4, #16]
 800c89c:	b1d5      	cbz	r5, 800c8d4 <__d2b+0x98>
 800c89e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c8a2:	4405      	add	r5, r0
 800c8a4:	f8c9 5000 	str.w	r5, [r9]
 800c8a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c8ac:	f8c8 0000 	str.w	r0, [r8]
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	b003      	add	sp, #12
 800c8b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c8bc:	e7d5      	b.n	800c86a <__d2b+0x2e>
 800c8be:	6161      	str	r1, [r4, #20]
 800c8c0:	e7e5      	b.n	800c88e <__d2b+0x52>
 800c8c2:	a801      	add	r0, sp, #4
 800c8c4:	f7ff fcde 	bl	800c284 <__lo0bits>
 800c8c8:	9b01      	ldr	r3, [sp, #4]
 800c8ca:	6163      	str	r3, [r4, #20]
 800c8cc:	2201      	movs	r2, #1
 800c8ce:	6122      	str	r2, [r4, #16]
 800c8d0:	3020      	adds	r0, #32
 800c8d2:	e7e3      	b.n	800c89c <__d2b+0x60>
 800c8d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c8d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c8dc:	f8c9 0000 	str.w	r0, [r9]
 800c8e0:	6918      	ldr	r0, [r3, #16]
 800c8e2:	f7ff fcaf 	bl	800c244 <__hi0bits>
 800c8e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c8ea:	e7df      	b.n	800c8ac <__d2b+0x70>
 800c8ec:	0800df53 	.word	0x0800df53
 800c8f0:	0800e000 	.word	0x0800e000

0800c8f4 <__ratio>:
 800c8f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8f8:	4688      	mov	r8, r1
 800c8fa:	4669      	mov	r1, sp
 800c8fc:	4681      	mov	r9, r0
 800c8fe:	f7ff ff4d 	bl	800c79c <__b2d>
 800c902:	a901      	add	r1, sp, #4
 800c904:	4640      	mov	r0, r8
 800c906:	ec55 4b10 	vmov	r4, r5, d0
 800c90a:	ee10 aa10 	vmov	sl, s0
 800c90e:	f7ff ff45 	bl	800c79c <__b2d>
 800c912:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c916:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800c91a:	1a59      	subs	r1, r3, r1
 800c91c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c920:	1ad3      	subs	r3, r2, r3
 800c922:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800c926:	ec57 6b10 	vmov	r6, r7, d0
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	bfd6      	itet	le
 800c92e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c932:	462a      	movgt	r2, r5
 800c934:	463a      	movle	r2, r7
 800c936:	46ab      	mov	fp, r5
 800c938:	bfd6      	itet	le
 800c93a:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 800c93e:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800c942:	ee00 3a90 	vmovle	s1, r3
 800c946:	ec4b ab17 	vmov	d7, sl, fp
 800c94a:	ee87 0b00 	vdiv.f64	d0, d7, d0
 800c94e:	b003      	add	sp, #12
 800c950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c954 <__copybits>:
 800c954:	3901      	subs	r1, #1
 800c956:	b570      	push	{r4, r5, r6, lr}
 800c958:	1149      	asrs	r1, r1, #5
 800c95a:	6914      	ldr	r4, [r2, #16]
 800c95c:	3101      	adds	r1, #1
 800c95e:	f102 0314 	add.w	r3, r2, #20
 800c962:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c966:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c96a:	1f05      	subs	r5, r0, #4
 800c96c:	42a3      	cmp	r3, r4
 800c96e:	d30c      	bcc.n	800c98a <__copybits+0x36>
 800c970:	1aa3      	subs	r3, r4, r2
 800c972:	3b11      	subs	r3, #17
 800c974:	f023 0303 	bic.w	r3, r3, #3
 800c978:	3211      	adds	r2, #17
 800c97a:	42a2      	cmp	r2, r4
 800c97c:	bf88      	it	hi
 800c97e:	2300      	movhi	r3, #0
 800c980:	4418      	add	r0, r3
 800c982:	2300      	movs	r3, #0
 800c984:	4288      	cmp	r0, r1
 800c986:	d305      	bcc.n	800c994 <__copybits+0x40>
 800c988:	bd70      	pop	{r4, r5, r6, pc}
 800c98a:	f853 6b04 	ldr.w	r6, [r3], #4
 800c98e:	f845 6f04 	str.w	r6, [r5, #4]!
 800c992:	e7eb      	b.n	800c96c <__copybits+0x18>
 800c994:	f840 3b04 	str.w	r3, [r0], #4
 800c998:	e7f4      	b.n	800c984 <__copybits+0x30>

0800c99a <__any_on>:
 800c99a:	f100 0214 	add.w	r2, r0, #20
 800c99e:	6900      	ldr	r0, [r0, #16]
 800c9a0:	114b      	asrs	r3, r1, #5
 800c9a2:	4298      	cmp	r0, r3
 800c9a4:	b510      	push	{r4, lr}
 800c9a6:	db11      	blt.n	800c9cc <__any_on+0x32>
 800c9a8:	dd0a      	ble.n	800c9c0 <__any_on+0x26>
 800c9aa:	f011 011f 	ands.w	r1, r1, #31
 800c9ae:	d007      	beq.n	800c9c0 <__any_on+0x26>
 800c9b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c9b4:	fa24 f001 	lsr.w	r0, r4, r1
 800c9b8:	fa00 f101 	lsl.w	r1, r0, r1
 800c9bc:	428c      	cmp	r4, r1
 800c9be:	d10b      	bne.n	800c9d8 <__any_on+0x3e>
 800c9c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c9c4:	4293      	cmp	r3, r2
 800c9c6:	d803      	bhi.n	800c9d0 <__any_on+0x36>
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	bd10      	pop	{r4, pc}
 800c9cc:	4603      	mov	r3, r0
 800c9ce:	e7f7      	b.n	800c9c0 <__any_on+0x26>
 800c9d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c9d4:	2900      	cmp	r1, #0
 800c9d6:	d0f5      	beq.n	800c9c4 <__any_on+0x2a>
 800c9d8:	2001      	movs	r0, #1
 800c9da:	e7f6      	b.n	800c9ca <__any_on+0x30>

0800c9dc <_calloc_r>:
 800c9dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9de:	fba1 2402 	umull	r2, r4, r1, r2
 800c9e2:	b94c      	cbnz	r4, 800c9f8 <_calloc_r+0x1c>
 800c9e4:	4611      	mov	r1, r2
 800c9e6:	9201      	str	r2, [sp, #4]
 800c9e8:	f7fc fc62 	bl	80092b0 <_malloc_r>
 800c9ec:	9a01      	ldr	r2, [sp, #4]
 800c9ee:	4605      	mov	r5, r0
 800c9f0:	b930      	cbnz	r0, 800ca00 <_calloc_r+0x24>
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	b003      	add	sp, #12
 800c9f6:	bd30      	pop	{r4, r5, pc}
 800c9f8:	220c      	movs	r2, #12
 800c9fa:	6002      	str	r2, [r0, #0]
 800c9fc:	2500      	movs	r5, #0
 800c9fe:	e7f8      	b.n	800c9f2 <_calloc_r+0x16>
 800ca00:	4621      	mov	r1, r4
 800ca02:	f7fc fbe1 	bl	80091c8 <memset>
 800ca06:	e7f4      	b.n	800c9f2 <_calloc_r+0x16>

0800ca08 <__ssputs_r>:
 800ca08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ca0c:	688e      	ldr	r6, [r1, #8]
 800ca0e:	429e      	cmp	r6, r3
 800ca10:	4682      	mov	sl, r0
 800ca12:	460c      	mov	r4, r1
 800ca14:	4690      	mov	r8, r2
 800ca16:	461f      	mov	r7, r3
 800ca18:	d838      	bhi.n	800ca8c <__ssputs_r+0x84>
 800ca1a:	898a      	ldrh	r2, [r1, #12]
 800ca1c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ca20:	d032      	beq.n	800ca88 <__ssputs_r+0x80>
 800ca22:	6825      	ldr	r5, [r4, #0]
 800ca24:	6909      	ldr	r1, [r1, #16]
 800ca26:	eba5 0901 	sub.w	r9, r5, r1
 800ca2a:	6965      	ldr	r5, [r4, #20]
 800ca2c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ca30:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ca34:	3301      	adds	r3, #1
 800ca36:	444b      	add	r3, r9
 800ca38:	106d      	asrs	r5, r5, #1
 800ca3a:	429d      	cmp	r5, r3
 800ca3c:	bf38      	it	cc
 800ca3e:	461d      	movcc	r5, r3
 800ca40:	0553      	lsls	r3, r2, #21
 800ca42:	d531      	bpl.n	800caa8 <__ssputs_r+0xa0>
 800ca44:	4629      	mov	r1, r5
 800ca46:	f7fc fc33 	bl	80092b0 <_malloc_r>
 800ca4a:	4606      	mov	r6, r0
 800ca4c:	b950      	cbnz	r0, 800ca64 <__ssputs_r+0x5c>
 800ca4e:	230c      	movs	r3, #12
 800ca50:	f8ca 3000 	str.w	r3, [sl]
 800ca54:	89a3      	ldrh	r3, [r4, #12]
 800ca56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ca5a:	81a3      	strh	r3, [r4, #12]
 800ca5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ca60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca64:	6921      	ldr	r1, [r4, #16]
 800ca66:	464a      	mov	r2, r9
 800ca68:	f7fc fba0 	bl	80091ac <memcpy>
 800ca6c:	89a3      	ldrh	r3, [r4, #12]
 800ca6e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ca72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ca76:	81a3      	strh	r3, [r4, #12]
 800ca78:	6126      	str	r6, [r4, #16]
 800ca7a:	6165      	str	r5, [r4, #20]
 800ca7c:	444e      	add	r6, r9
 800ca7e:	eba5 0509 	sub.w	r5, r5, r9
 800ca82:	6026      	str	r6, [r4, #0]
 800ca84:	60a5      	str	r5, [r4, #8]
 800ca86:	463e      	mov	r6, r7
 800ca88:	42be      	cmp	r6, r7
 800ca8a:	d900      	bls.n	800ca8e <__ssputs_r+0x86>
 800ca8c:	463e      	mov	r6, r7
 800ca8e:	6820      	ldr	r0, [r4, #0]
 800ca90:	4632      	mov	r2, r6
 800ca92:	4641      	mov	r1, r8
 800ca94:	f000 f971 	bl	800cd7a <memmove>
 800ca98:	68a3      	ldr	r3, [r4, #8]
 800ca9a:	1b9b      	subs	r3, r3, r6
 800ca9c:	60a3      	str	r3, [r4, #8]
 800ca9e:	6823      	ldr	r3, [r4, #0]
 800caa0:	4433      	add	r3, r6
 800caa2:	6023      	str	r3, [r4, #0]
 800caa4:	2000      	movs	r0, #0
 800caa6:	e7db      	b.n	800ca60 <__ssputs_r+0x58>
 800caa8:	462a      	mov	r2, r5
 800caaa:	f000 f980 	bl	800cdae <_realloc_r>
 800caae:	4606      	mov	r6, r0
 800cab0:	2800      	cmp	r0, #0
 800cab2:	d1e1      	bne.n	800ca78 <__ssputs_r+0x70>
 800cab4:	6921      	ldr	r1, [r4, #16]
 800cab6:	4650      	mov	r0, sl
 800cab8:	f7fc fb8e 	bl	80091d8 <_free_r>
 800cabc:	e7c7      	b.n	800ca4e <__ssputs_r+0x46>
	...

0800cac0 <_svfiprintf_r>:
 800cac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cac4:	4698      	mov	r8, r3
 800cac6:	898b      	ldrh	r3, [r1, #12]
 800cac8:	061b      	lsls	r3, r3, #24
 800caca:	b09d      	sub	sp, #116	; 0x74
 800cacc:	4607      	mov	r7, r0
 800cace:	460d      	mov	r5, r1
 800cad0:	4614      	mov	r4, r2
 800cad2:	d50e      	bpl.n	800caf2 <_svfiprintf_r+0x32>
 800cad4:	690b      	ldr	r3, [r1, #16]
 800cad6:	b963      	cbnz	r3, 800caf2 <_svfiprintf_r+0x32>
 800cad8:	2140      	movs	r1, #64	; 0x40
 800cada:	f7fc fbe9 	bl	80092b0 <_malloc_r>
 800cade:	6028      	str	r0, [r5, #0]
 800cae0:	6128      	str	r0, [r5, #16]
 800cae2:	b920      	cbnz	r0, 800caee <_svfiprintf_r+0x2e>
 800cae4:	230c      	movs	r3, #12
 800cae6:	603b      	str	r3, [r7, #0]
 800cae8:	f04f 30ff 	mov.w	r0, #4294967295
 800caec:	e0d1      	b.n	800cc92 <_svfiprintf_r+0x1d2>
 800caee:	2340      	movs	r3, #64	; 0x40
 800caf0:	616b      	str	r3, [r5, #20]
 800caf2:	2300      	movs	r3, #0
 800caf4:	9309      	str	r3, [sp, #36]	; 0x24
 800caf6:	2320      	movs	r3, #32
 800caf8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cafc:	f8cd 800c 	str.w	r8, [sp, #12]
 800cb00:	2330      	movs	r3, #48	; 0x30
 800cb02:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ccac <_svfiprintf_r+0x1ec>
 800cb06:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cb0a:	f04f 0901 	mov.w	r9, #1
 800cb0e:	4623      	mov	r3, r4
 800cb10:	469a      	mov	sl, r3
 800cb12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cb16:	b10a      	cbz	r2, 800cb1c <_svfiprintf_r+0x5c>
 800cb18:	2a25      	cmp	r2, #37	; 0x25
 800cb1a:	d1f9      	bne.n	800cb10 <_svfiprintf_r+0x50>
 800cb1c:	ebba 0b04 	subs.w	fp, sl, r4
 800cb20:	d00b      	beq.n	800cb3a <_svfiprintf_r+0x7a>
 800cb22:	465b      	mov	r3, fp
 800cb24:	4622      	mov	r2, r4
 800cb26:	4629      	mov	r1, r5
 800cb28:	4638      	mov	r0, r7
 800cb2a:	f7ff ff6d 	bl	800ca08 <__ssputs_r>
 800cb2e:	3001      	adds	r0, #1
 800cb30:	f000 80aa 	beq.w	800cc88 <_svfiprintf_r+0x1c8>
 800cb34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cb36:	445a      	add	r2, fp
 800cb38:	9209      	str	r2, [sp, #36]	; 0x24
 800cb3a:	f89a 3000 	ldrb.w	r3, [sl]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	f000 80a2 	beq.w	800cc88 <_svfiprintf_r+0x1c8>
 800cb44:	2300      	movs	r3, #0
 800cb46:	f04f 32ff 	mov.w	r2, #4294967295
 800cb4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cb4e:	f10a 0a01 	add.w	sl, sl, #1
 800cb52:	9304      	str	r3, [sp, #16]
 800cb54:	9307      	str	r3, [sp, #28]
 800cb56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cb5a:	931a      	str	r3, [sp, #104]	; 0x68
 800cb5c:	4654      	mov	r4, sl
 800cb5e:	2205      	movs	r2, #5
 800cb60:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb64:	4851      	ldr	r0, [pc, #324]	; (800ccac <_svfiprintf_r+0x1ec>)
 800cb66:	f7f3 fb73 	bl	8000250 <memchr>
 800cb6a:	9a04      	ldr	r2, [sp, #16]
 800cb6c:	b9d8      	cbnz	r0, 800cba6 <_svfiprintf_r+0xe6>
 800cb6e:	06d0      	lsls	r0, r2, #27
 800cb70:	bf44      	itt	mi
 800cb72:	2320      	movmi	r3, #32
 800cb74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb78:	0711      	lsls	r1, r2, #28
 800cb7a:	bf44      	itt	mi
 800cb7c:	232b      	movmi	r3, #43	; 0x2b
 800cb7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cb82:	f89a 3000 	ldrb.w	r3, [sl]
 800cb86:	2b2a      	cmp	r3, #42	; 0x2a
 800cb88:	d015      	beq.n	800cbb6 <_svfiprintf_r+0xf6>
 800cb8a:	9a07      	ldr	r2, [sp, #28]
 800cb8c:	4654      	mov	r4, sl
 800cb8e:	2000      	movs	r0, #0
 800cb90:	f04f 0c0a 	mov.w	ip, #10
 800cb94:	4621      	mov	r1, r4
 800cb96:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cb9a:	3b30      	subs	r3, #48	; 0x30
 800cb9c:	2b09      	cmp	r3, #9
 800cb9e:	d94e      	bls.n	800cc3e <_svfiprintf_r+0x17e>
 800cba0:	b1b0      	cbz	r0, 800cbd0 <_svfiprintf_r+0x110>
 800cba2:	9207      	str	r2, [sp, #28]
 800cba4:	e014      	b.n	800cbd0 <_svfiprintf_r+0x110>
 800cba6:	eba0 0308 	sub.w	r3, r0, r8
 800cbaa:	fa09 f303 	lsl.w	r3, r9, r3
 800cbae:	4313      	orrs	r3, r2
 800cbb0:	9304      	str	r3, [sp, #16]
 800cbb2:	46a2      	mov	sl, r4
 800cbb4:	e7d2      	b.n	800cb5c <_svfiprintf_r+0x9c>
 800cbb6:	9b03      	ldr	r3, [sp, #12]
 800cbb8:	1d19      	adds	r1, r3, #4
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	9103      	str	r1, [sp, #12]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	bfbb      	ittet	lt
 800cbc2:	425b      	neglt	r3, r3
 800cbc4:	f042 0202 	orrlt.w	r2, r2, #2
 800cbc8:	9307      	strge	r3, [sp, #28]
 800cbca:	9307      	strlt	r3, [sp, #28]
 800cbcc:	bfb8      	it	lt
 800cbce:	9204      	strlt	r2, [sp, #16]
 800cbd0:	7823      	ldrb	r3, [r4, #0]
 800cbd2:	2b2e      	cmp	r3, #46	; 0x2e
 800cbd4:	d10c      	bne.n	800cbf0 <_svfiprintf_r+0x130>
 800cbd6:	7863      	ldrb	r3, [r4, #1]
 800cbd8:	2b2a      	cmp	r3, #42	; 0x2a
 800cbda:	d135      	bne.n	800cc48 <_svfiprintf_r+0x188>
 800cbdc:	9b03      	ldr	r3, [sp, #12]
 800cbde:	1d1a      	adds	r2, r3, #4
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	9203      	str	r2, [sp, #12]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	bfb8      	it	lt
 800cbe8:	f04f 33ff 	movlt.w	r3, #4294967295
 800cbec:	3402      	adds	r4, #2
 800cbee:	9305      	str	r3, [sp, #20]
 800cbf0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ccbc <_svfiprintf_r+0x1fc>
 800cbf4:	7821      	ldrb	r1, [r4, #0]
 800cbf6:	2203      	movs	r2, #3
 800cbf8:	4650      	mov	r0, sl
 800cbfa:	f7f3 fb29 	bl	8000250 <memchr>
 800cbfe:	b140      	cbz	r0, 800cc12 <_svfiprintf_r+0x152>
 800cc00:	2340      	movs	r3, #64	; 0x40
 800cc02:	eba0 000a 	sub.w	r0, r0, sl
 800cc06:	fa03 f000 	lsl.w	r0, r3, r0
 800cc0a:	9b04      	ldr	r3, [sp, #16]
 800cc0c:	4303      	orrs	r3, r0
 800cc0e:	3401      	adds	r4, #1
 800cc10:	9304      	str	r3, [sp, #16]
 800cc12:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc16:	4826      	ldr	r0, [pc, #152]	; (800ccb0 <_svfiprintf_r+0x1f0>)
 800cc18:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cc1c:	2206      	movs	r2, #6
 800cc1e:	f7f3 fb17 	bl	8000250 <memchr>
 800cc22:	2800      	cmp	r0, #0
 800cc24:	d038      	beq.n	800cc98 <_svfiprintf_r+0x1d8>
 800cc26:	4b23      	ldr	r3, [pc, #140]	; (800ccb4 <_svfiprintf_r+0x1f4>)
 800cc28:	bb1b      	cbnz	r3, 800cc72 <_svfiprintf_r+0x1b2>
 800cc2a:	9b03      	ldr	r3, [sp, #12]
 800cc2c:	3307      	adds	r3, #7
 800cc2e:	f023 0307 	bic.w	r3, r3, #7
 800cc32:	3308      	adds	r3, #8
 800cc34:	9303      	str	r3, [sp, #12]
 800cc36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc38:	4433      	add	r3, r6
 800cc3a:	9309      	str	r3, [sp, #36]	; 0x24
 800cc3c:	e767      	b.n	800cb0e <_svfiprintf_r+0x4e>
 800cc3e:	fb0c 3202 	mla	r2, ip, r2, r3
 800cc42:	460c      	mov	r4, r1
 800cc44:	2001      	movs	r0, #1
 800cc46:	e7a5      	b.n	800cb94 <_svfiprintf_r+0xd4>
 800cc48:	2300      	movs	r3, #0
 800cc4a:	3401      	adds	r4, #1
 800cc4c:	9305      	str	r3, [sp, #20]
 800cc4e:	4619      	mov	r1, r3
 800cc50:	f04f 0c0a 	mov.w	ip, #10
 800cc54:	4620      	mov	r0, r4
 800cc56:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cc5a:	3a30      	subs	r2, #48	; 0x30
 800cc5c:	2a09      	cmp	r2, #9
 800cc5e:	d903      	bls.n	800cc68 <_svfiprintf_r+0x1a8>
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d0c5      	beq.n	800cbf0 <_svfiprintf_r+0x130>
 800cc64:	9105      	str	r1, [sp, #20]
 800cc66:	e7c3      	b.n	800cbf0 <_svfiprintf_r+0x130>
 800cc68:	fb0c 2101 	mla	r1, ip, r1, r2
 800cc6c:	4604      	mov	r4, r0
 800cc6e:	2301      	movs	r3, #1
 800cc70:	e7f0      	b.n	800cc54 <_svfiprintf_r+0x194>
 800cc72:	ab03      	add	r3, sp, #12
 800cc74:	9300      	str	r3, [sp, #0]
 800cc76:	462a      	mov	r2, r5
 800cc78:	4b0f      	ldr	r3, [pc, #60]	; (800ccb8 <_svfiprintf_r+0x1f8>)
 800cc7a:	a904      	add	r1, sp, #16
 800cc7c:	4638      	mov	r0, r7
 800cc7e:	f7fc fc1b 	bl	80094b8 <_printf_float>
 800cc82:	1c42      	adds	r2, r0, #1
 800cc84:	4606      	mov	r6, r0
 800cc86:	d1d6      	bne.n	800cc36 <_svfiprintf_r+0x176>
 800cc88:	89ab      	ldrh	r3, [r5, #12]
 800cc8a:	065b      	lsls	r3, r3, #25
 800cc8c:	f53f af2c 	bmi.w	800cae8 <_svfiprintf_r+0x28>
 800cc90:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cc92:	b01d      	add	sp, #116	; 0x74
 800cc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc98:	ab03      	add	r3, sp, #12
 800cc9a:	9300      	str	r3, [sp, #0]
 800cc9c:	462a      	mov	r2, r5
 800cc9e:	4b06      	ldr	r3, [pc, #24]	; (800ccb8 <_svfiprintf_r+0x1f8>)
 800cca0:	a904      	add	r1, sp, #16
 800cca2:	4638      	mov	r0, r7
 800cca4:	f7fc fe94 	bl	80099d0 <_printf_i>
 800cca8:	e7eb      	b.n	800cc82 <_svfiprintf_r+0x1c2>
 800ccaa:	bf00      	nop
 800ccac:	0800e17c 	.word	0x0800e17c
 800ccb0:	0800e186 	.word	0x0800e186
 800ccb4:	080094b9 	.word	0x080094b9
 800ccb8:	0800ca09 	.word	0x0800ca09
 800ccbc:	0800e182 	.word	0x0800e182

0800ccc0 <nan>:
 800ccc0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ccc8 <nan+0x8>
 800ccc4:	4770      	bx	lr
 800ccc6:	bf00      	nop
 800ccc8:	00000000 	.word	0x00000000
 800cccc:	7ff80000 	.word	0x7ff80000

0800ccd0 <strncmp>:
 800ccd0:	b510      	push	{r4, lr}
 800ccd2:	b17a      	cbz	r2, 800ccf4 <strncmp+0x24>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	3901      	subs	r1, #1
 800ccd8:	1884      	adds	r4, r0, r2
 800ccda:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ccde:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800cce2:	4290      	cmp	r0, r2
 800cce4:	d101      	bne.n	800ccea <strncmp+0x1a>
 800cce6:	42a3      	cmp	r3, r4
 800cce8:	d101      	bne.n	800ccee <strncmp+0x1e>
 800ccea:	1a80      	subs	r0, r0, r2
 800ccec:	bd10      	pop	{r4, pc}
 800ccee:	2800      	cmp	r0, #0
 800ccf0:	d1f3      	bne.n	800ccda <strncmp+0xa>
 800ccf2:	e7fa      	b.n	800ccea <strncmp+0x1a>
 800ccf4:	4610      	mov	r0, r2
 800ccf6:	e7f9      	b.n	800ccec <strncmp+0x1c>

0800ccf8 <__ascii_wctomb>:
 800ccf8:	b149      	cbz	r1, 800cd0e <__ascii_wctomb+0x16>
 800ccfa:	2aff      	cmp	r2, #255	; 0xff
 800ccfc:	bf85      	ittet	hi
 800ccfe:	238a      	movhi	r3, #138	; 0x8a
 800cd00:	6003      	strhi	r3, [r0, #0]
 800cd02:	700a      	strbls	r2, [r1, #0]
 800cd04:	f04f 30ff 	movhi.w	r0, #4294967295
 800cd08:	bf98      	it	ls
 800cd0a:	2001      	movls	r0, #1
 800cd0c:	4770      	bx	lr
 800cd0e:	4608      	mov	r0, r1
 800cd10:	4770      	bx	lr
	...

0800cd14 <__assert_func>:
 800cd14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cd16:	4614      	mov	r4, r2
 800cd18:	461a      	mov	r2, r3
 800cd1a:	4b09      	ldr	r3, [pc, #36]	; (800cd40 <__assert_func+0x2c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	4605      	mov	r5, r0
 800cd20:	68d8      	ldr	r0, [r3, #12]
 800cd22:	b14c      	cbz	r4, 800cd38 <__assert_func+0x24>
 800cd24:	4b07      	ldr	r3, [pc, #28]	; (800cd44 <__assert_func+0x30>)
 800cd26:	9100      	str	r1, [sp, #0]
 800cd28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800cd2c:	4906      	ldr	r1, [pc, #24]	; (800cd48 <__assert_func+0x34>)
 800cd2e:	462b      	mov	r3, r5
 800cd30:	f000 f80e 	bl	800cd50 <fiprintf>
 800cd34:	f000 fa84 	bl	800d240 <abort>
 800cd38:	4b04      	ldr	r3, [pc, #16]	; (800cd4c <__assert_func+0x38>)
 800cd3a:	461c      	mov	r4, r3
 800cd3c:	e7f3      	b.n	800cd26 <__assert_func+0x12>
 800cd3e:	bf00      	nop
 800cd40:	2000018c 	.word	0x2000018c
 800cd44:	0800e18d 	.word	0x0800e18d
 800cd48:	0800e19a 	.word	0x0800e19a
 800cd4c:	0800e1c8 	.word	0x0800e1c8

0800cd50 <fiprintf>:
 800cd50:	b40e      	push	{r1, r2, r3}
 800cd52:	b503      	push	{r0, r1, lr}
 800cd54:	4601      	mov	r1, r0
 800cd56:	ab03      	add	r3, sp, #12
 800cd58:	4805      	ldr	r0, [pc, #20]	; (800cd70 <fiprintf+0x20>)
 800cd5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd5e:	6800      	ldr	r0, [r0, #0]
 800cd60:	9301      	str	r3, [sp, #4]
 800cd62:	f000 f87d 	bl	800ce60 <_vfiprintf_r>
 800cd66:	b002      	add	sp, #8
 800cd68:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd6c:	b003      	add	sp, #12
 800cd6e:	4770      	bx	lr
 800cd70:	2000018c 	.word	0x2000018c

0800cd74 <__retarget_lock_init_recursive>:
 800cd74:	4770      	bx	lr

0800cd76 <__retarget_lock_acquire_recursive>:
 800cd76:	4770      	bx	lr

0800cd78 <__retarget_lock_release_recursive>:
 800cd78:	4770      	bx	lr

0800cd7a <memmove>:
 800cd7a:	4288      	cmp	r0, r1
 800cd7c:	b510      	push	{r4, lr}
 800cd7e:	eb01 0402 	add.w	r4, r1, r2
 800cd82:	d902      	bls.n	800cd8a <memmove+0x10>
 800cd84:	4284      	cmp	r4, r0
 800cd86:	4623      	mov	r3, r4
 800cd88:	d807      	bhi.n	800cd9a <memmove+0x20>
 800cd8a:	1e43      	subs	r3, r0, #1
 800cd8c:	42a1      	cmp	r1, r4
 800cd8e:	d008      	beq.n	800cda2 <memmove+0x28>
 800cd90:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cd94:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cd98:	e7f8      	b.n	800cd8c <memmove+0x12>
 800cd9a:	4402      	add	r2, r0
 800cd9c:	4601      	mov	r1, r0
 800cd9e:	428a      	cmp	r2, r1
 800cda0:	d100      	bne.n	800cda4 <memmove+0x2a>
 800cda2:	bd10      	pop	{r4, pc}
 800cda4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cda8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cdac:	e7f7      	b.n	800cd9e <memmove+0x24>

0800cdae <_realloc_r>:
 800cdae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cdb2:	4680      	mov	r8, r0
 800cdb4:	4614      	mov	r4, r2
 800cdb6:	460e      	mov	r6, r1
 800cdb8:	b921      	cbnz	r1, 800cdc4 <_realloc_r+0x16>
 800cdba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cdbe:	4611      	mov	r1, r2
 800cdc0:	f7fc ba76 	b.w	80092b0 <_malloc_r>
 800cdc4:	b92a      	cbnz	r2, 800cdd2 <_realloc_r+0x24>
 800cdc6:	f7fc fa07 	bl	80091d8 <_free_r>
 800cdca:	4625      	mov	r5, r4
 800cdcc:	4628      	mov	r0, r5
 800cdce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cdd2:	f000 fc59 	bl	800d688 <_malloc_usable_size_r>
 800cdd6:	4284      	cmp	r4, r0
 800cdd8:	4607      	mov	r7, r0
 800cdda:	d802      	bhi.n	800cde2 <_realloc_r+0x34>
 800cddc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cde0:	d812      	bhi.n	800ce08 <_realloc_r+0x5a>
 800cde2:	4621      	mov	r1, r4
 800cde4:	4640      	mov	r0, r8
 800cde6:	f7fc fa63 	bl	80092b0 <_malloc_r>
 800cdea:	4605      	mov	r5, r0
 800cdec:	2800      	cmp	r0, #0
 800cdee:	d0ed      	beq.n	800cdcc <_realloc_r+0x1e>
 800cdf0:	42bc      	cmp	r4, r7
 800cdf2:	4622      	mov	r2, r4
 800cdf4:	4631      	mov	r1, r6
 800cdf6:	bf28      	it	cs
 800cdf8:	463a      	movcs	r2, r7
 800cdfa:	f7fc f9d7 	bl	80091ac <memcpy>
 800cdfe:	4631      	mov	r1, r6
 800ce00:	4640      	mov	r0, r8
 800ce02:	f7fc f9e9 	bl	80091d8 <_free_r>
 800ce06:	e7e1      	b.n	800cdcc <_realloc_r+0x1e>
 800ce08:	4635      	mov	r5, r6
 800ce0a:	e7df      	b.n	800cdcc <_realloc_r+0x1e>

0800ce0c <__sfputc_r>:
 800ce0c:	6893      	ldr	r3, [r2, #8]
 800ce0e:	3b01      	subs	r3, #1
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	b410      	push	{r4}
 800ce14:	6093      	str	r3, [r2, #8]
 800ce16:	da08      	bge.n	800ce2a <__sfputc_r+0x1e>
 800ce18:	6994      	ldr	r4, [r2, #24]
 800ce1a:	42a3      	cmp	r3, r4
 800ce1c:	db01      	blt.n	800ce22 <__sfputc_r+0x16>
 800ce1e:	290a      	cmp	r1, #10
 800ce20:	d103      	bne.n	800ce2a <__sfputc_r+0x1e>
 800ce22:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce26:	f000 b94b 	b.w	800d0c0 <__swbuf_r>
 800ce2a:	6813      	ldr	r3, [r2, #0]
 800ce2c:	1c58      	adds	r0, r3, #1
 800ce2e:	6010      	str	r0, [r2, #0]
 800ce30:	7019      	strb	r1, [r3, #0]
 800ce32:	4608      	mov	r0, r1
 800ce34:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ce38:	4770      	bx	lr

0800ce3a <__sfputs_r>:
 800ce3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce3c:	4606      	mov	r6, r0
 800ce3e:	460f      	mov	r7, r1
 800ce40:	4614      	mov	r4, r2
 800ce42:	18d5      	adds	r5, r2, r3
 800ce44:	42ac      	cmp	r4, r5
 800ce46:	d101      	bne.n	800ce4c <__sfputs_r+0x12>
 800ce48:	2000      	movs	r0, #0
 800ce4a:	e007      	b.n	800ce5c <__sfputs_r+0x22>
 800ce4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce50:	463a      	mov	r2, r7
 800ce52:	4630      	mov	r0, r6
 800ce54:	f7ff ffda 	bl	800ce0c <__sfputc_r>
 800ce58:	1c43      	adds	r3, r0, #1
 800ce5a:	d1f3      	bne.n	800ce44 <__sfputs_r+0xa>
 800ce5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ce60 <_vfiprintf_r>:
 800ce60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce64:	460d      	mov	r5, r1
 800ce66:	b09d      	sub	sp, #116	; 0x74
 800ce68:	4614      	mov	r4, r2
 800ce6a:	4698      	mov	r8, r3
 800ce6c:	4606      	mov	r6, r0
 800ce6e:	b118      	cbz	r0, 800ce78 <_vfiprintf_r+0x18>
 800ce70:	6983      	ldr	r3, [r0, #24]
 800ce72:	b90b      	cbnz	r3, 800ce78 <_vfiprintf_r+0x18>
 800ce74:	f000 fb06 	bl	800d484 <__sinit>
 800ce78:	4b89      	ldr	r3, [pc, #548]	; (800d0a0 <_vfiprintf_r+0x240>)
 800ce7a:	429d      	cmp	r5, r3
 800ce7c:	d11b      	bne.n	800ceb6 <_vfiprintf_r+0x56>
 800ce7e:	6875      	ldr	r5, [r6, #4]
 800ce80:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ce82:	07d9      	lsls	r1, r3, #31
 800ce84:	d405      	bmi.n	800ce92 <_vfiprintf_r+0x32>
 800ce86:	89ab      	ldrh	r3, [r5, #12]
 800ce88:	059a      	lsls	r2, r3, #22
 800ce8a:	d402      	bmi.n	800ce92 <_vfiprintf_r+0x32>
 800ce8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ce8e:	f7ff ff72 	bl	800cd76 <__retarget_lock_acquire_recursive>
 800ce92:	89ab      	ldrh	r3, [r5, #12]
 800ce94:	071b      	lsls	r3, r3, #28
 800ce96:	d501      	bpl.n	800ce9c <_vfiprintf_r+0x3c>
 800ce98:	692b      	ldr	r3, [r5, #16]
 800ce9a:	b9eb      	cbnz	r3, 800ced8 <_vfiprintf_r+0x78>
 800ce9c:	4629      	mov	r1, r5
 800ce9e:	4630      	mov	r0, r6
 800cea0:	f000 f960 	bl	800d164 <__swsetup_r>
 800cea4:	b1c0      	cbz	r0, 800ced8 <_vfiprintf_r+0x78>
 800cea6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cea8:	07dc      	lsls	r4, r3, #31
 800ceaa:	d50e      	bpl.n	800ceca <_vfiprintf_r+0x6a>
 800ceac:	f04f 30ff 	mov.w	r0, #4294967295
 800ceb0:	b01d      	add	sp, #116	; 0x74
 800ceb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ceb6:	4b7b      	ldr	r3, [pc, #492]	; (800d0a4 <_vfiprintf_r+0x244>)
 800ceb8:	429d      	cmp	r5, r3
 800ceba:	d101      	bne.n	800cec0 <_vfiprintf_r+0x60>
 800cebc:	68b5      	ldr	r5, [r6, #8]
 800cebe:	e7df      	b.n	800ce80 <_vfiprintf_r+0x20>
 800cec0:	4b79      	ldr	r3, [pc, #484]	; (800d0a8 <_vfiprintf_r+0x248>)
 800cec2:	429d      	cmp	r5, r3
 800cec4:	bf08      	it	eq
 800cec6:	68f5      	ldreq	r5, [r6, #12]
 800cec8:	e7da      	b.n	800ce80 <_vfiprintf_r+0x20>
 800ceca:	89ab      	ldrh	r3, [r5, #12]
 800cecc:	0598      	lsls	r0, r3, #22
 800cece:	d4ed      	bmi.n	800ceac <_vfiprintf_r+0x4c>
 800ced0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ced2:	f7ff ff51 	bl	800cd78 <__retarget_lock_release_recursive>
 800ced6:	e7e9      	b.n	800ceac <_vfiprintf_r+0x4c>
 800ced8:	2300      	movs	r3, #0
 800ceda:	9309      	str	r3, [sp, #36]	; 0x24
 800cedc:	2320      	movs	r3, #32
 800cede:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cee2:	f8cd 800c 	str.w	r8, [sp, #12]
 800cee6:	2330      	movs	r3, #48	; 0x30
 800cee8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d0ac <_vfiprintf_r+0x24c>
 800ceec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cef0:	f04f 0901 	mov.w	r9, #1
 800cef4:	4623      	mov	r3, r4
 800cef6:	469a      	mov	sl, r3
 800cef8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cefc:	b10a      	cbz	r2, 800cf02 <_vfiprintf_r+0xa2>
 800cefe:	2a25      	cmp	r2, #37	; 0x25
 800cf00:	d1f9      	bne.n	800cef6 <_vfiprintf_r+0x96>
 800cf02:	ebba 0b04 	subs.w	fp, sl, r4
 800cf06:	d00b      	beq.n	800cf20 <_vfiprintf_r+0xc0>
 800cf08:	465b      	mov	r3, fp
 800cf0a:	4622      	mov	r2, r4
 800cf0c:	4629      	mov	r1, r5
 800cf0e:	4630      	mov	r0, r6
 800cf10:	f7ff ff93 	bl	800ce3a <__sfputs_r>
 800cf14:	3001      	adds	r0, #1
 800cf16:	f000 80aa 	beq.w	800d06e <_vfiprintf_r+0x20e>
 800cf1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cf1c:	445a      	add	r2, fp
 800cf1e:	9209      	str	r2, [sp, #36]	; 0x24
 800cf20:	f89a 3000 	ldrb.w	r3, [sl]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	f000 80a2 	beq.w	800d06e <_vfiprintf_r+0x20e>
 800cf2a:	2300      	movs	r3, #0
 800cf2c:	f04f 32ff 	mov.w	r2, #4294967295
 800cf30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cf34:	f10a 0a01 	add.w	sl, sl, #1
 800cf38:	9304      	str	r3, [sp, #16]
 800cf3a:	9307      	str	r3, [sp, #28]
 800cf3c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cf40:	931a      	str	r3, [sp, #104]	; 0x68
 800cf42:	4654      	mov	r4, sl
 800cf44:	2205      	movs	r2, #5
 800cf46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf4a:	4858      	ldr	r0, [pc, #352]	; (800d0ac <_vfiprintf_r+0x24c>)
 800cf4c:	f7f3 f980 	bl	8000250 <memchr>
 800cf50:	9a04      	ldr	r2, [sp, #16]
 800cf52:	b9d8      	cbnz	r0, 800cf8c <_vfiprintf_r+0x12c>
 800cf54:	06d1      	lsls	r1, r2, #27
 800cf56:	bf44      	itt	mi
 800cf58:	2320      	movmi	r3, #32
 800cf5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf5e:	0713      	lsls	r3, r2, #28
 800cf60:	bf44      	itt	mi
 800cf62:	232b      	movmi	r3, #43	; 0x2b
 800cf64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cf68:	f89a 3000 	ldrb.w	r3, [sl]
 800cf6c:	2b2a      	cmp	r3, #42	; 0x2a
 800cf6e:	d015      	beq.n	800cf9c <_vfiprintf_r+0x13c>
 800cf70:	9a07      	ldr	r2, [sp, #28]
 800cf72:	4654      	mov	r4, sl
 800cf74:	2000      	movs	r0, #0
 800cf76:	f04f 0c0a 	mov.w	ip, #10
 800cf7a:	4621      	mov	r1, r4
 800cf7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf80:	3b30      	subs	r3, #48	; 0x30
 800cf82:	2b09      	cmp	r3, #9
 800cf84:	d94e      	bls.n	800d024 <_vfiprintf_r+0x1c4>
 800cf86:	b1b0      	cbz	r0, 800cfb6 <_vfiprintf_r+0x156>
 800cf88:	9207      	str	r2, [sp, #28]
 800cf8a:	e014      	b.n	800cfb6 <_vfiprintf_r+0x156>
 800cf8c:	eba0 0308 	sub.w	r3, r0, r8
 800cf90:	fa09 f303 	lsl.w	r3, r9, r3
 800cf94:	4313      	orrs	r3, r2
 800cf96:	9304      	str	r3, [sp, #16]
 800cf98:	46a2      	mov	sl, r4
 800cf9a:	e7d2      	b.n	800cf42 <_vfiprintf_r+0xe2>
 800cf9c:	9b03      	ldr	r3, [sp, #12]
 800cf9e:	1d19      	adds	r1, r3, #4
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	9103      	str	r1, [sp, #12]
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	bfbb      	ittet	lt
 800cfa8:	425b      	neglt	r3, r3
 800cfaa:	f042 0202 	orrlt.w	r2, r2, #2
 800cfae:	9307      	strge	r3, [sp, #28]
 800cfb0:	9307      	strlt	r3, [sp, #28]
 800cfb2:	bfb8      	it	lt
 800cfb4:	9204      	strlt	r2, [sp, #16]
 800cfb6:	7823      	ldrb	r3, [r4, #0]
 800cfb8:	2b2e      	cmp	r3, #46	; 0x2e
 800cfba:	d10c      	bne.n	800cfd6 <_vfiprintf_r+0x176>
 800cfbc:	7863      	ldrb	r3, [r4, #1]
 800cfbe:	2b2a      	cmp	r3, #42	; 0x2a
 800cfc0:	d135      	bne.n	800d02e <_vfiprintf_r+0x1ce>
 800cfc2:	9b03      	ldr	r3, [sp, #12]
 800cfc4:	1d1a      	adds	r2, r3, #4
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	9203      	str	r2, [sp, #12]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	bfb8      	it	lt
 800cfce:	f04f 33ff 	movlt.w	r3, #4294967295
 800cfd2:	3402      	adds	r4, #2
 800cfd4:	9305      	str	r3, [sp, #20]
 800cfd6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d0bc <_vfiprintf_r+0x25c>
 800cfda:	7821      	ldrb	r1, [r4, #0]
 800cfdc:	2203      	movs	r2, #3
 800cfde:	4650      	mov	r0, sl
 800cfe0:	f7f3 f936 	bl	8000250 <memchr>
 800cfe4:	b140      	cbz	r0, 800cff8 <_vfiprintf_r+0x198>
 800cfe6:	2340      	movs	r3, #64	; 0x40
 800cfe8:	eba0 000a 	sub.w	r0, r0, sl
 800cfec:	fa03 f000 	lsl.w	r0, r3, r0
 800cff0:	9b04      	ldr	r3, [sp, #16]
 800cff2:	4303      	orrs	r3, r0
 800cff4:	3401      	adds	r4, #1
 800cff6:	9304      	str	r3, [sp, #16]
 800cff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cffc:	482c      	ldr	r0, [pc, #176]	; (800d0b0 <_vfiprintf_r+0x250>)
 800cffe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d002:	2206      	movs	r2, #6
 800d004:	f7f3 f924 	bl	8000250 <memchr>
 800d008:	2800      	cmp	r0, #0
 800d00a:	d03f      	beq.n	800d08c <_vfiprintf_r+0x22c>
 800d00c:	4b29      	ldr	r3, [pc, #164]	; (800d0b4 <_vfiprintf_r+0x254>)
 800d00e:	bb1b      	cbnz	r3, 800d058 <_vfiprintf_r+0x1f8>
 800d010:	9b03      	ldr	r3, [sp, #12]
 800d012:	3307      	adds	r3, #7
 800d014:	f023 0307 	bic.w	r3, r3, #7
 800d018:	3308      	adds	r3, #8
 800d01a:	9303      	str	r3, [sp, #12]
 800d01c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d01e:	443b      	add	r3, r7
 800d020:	9309      	str	r3, [sp, #36]	; 0x24
 800d022:	e767      	b.n	800cef4 <_vfiprintf_r+0x94>
 800d024:	fb0c 3202 	mla	r2, ip, r2, r3
 800d028:	460c      	mov	r4, r1
 800d02a:	2001      	movs	r0, #1
 800d02c:	e7a5      	b.n	800cf7a <_vfiprintf_r+0x11a>
 800d02e:	2300      	movs	r3, #0
 800d030:	3401      	adds	r4, #1
 800d032:	9305      	str	r3, [sp, #20]
 800d034:	4619      	mov	r1, r3
 800d036:	f04f 0c0a 	mov.w	ip, #10
 800d03a:	4620      	mov	r0, r4
 800d03c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d040:	3a30      	subs	r2, #48	; 0x30
 800d042:	2a09      	cmp	r2, #9
 800d044:	d903      	bls.n	800d04e <_vfiprintf_r+0x1ee>
 800d046:	2b00      	cmp	r3, #0
 800d048:	d0c5      	beq.n	800cfd6 <_vfiprintf_r+0x176>
 800d04a:	9105      	str	r1, [sp, #20]
 800d04c:	e7c3      	b.n	800cfd6 <_vfiprintf_r+0x176>
 800d04e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d052:	4604      	mov	r4, r0
 800d054:	2301      	movs	r3, #1
 800d056:	e7f0      	b.n	800d03a <_vfiprintf_r+0x1da>
 800d058:	ab03      	add	r3, sp, #12
 800d05a:	9300      	str	r3, [sp, #0]
 800d05c:	462a      	mov	r2, r5
 800d05e:	4b16      	ldr	r3, [pc, #88]	; (800d0b8 <_vfiprintf_r+0x258>)
 800d060:	a904      	add	r1, sp, #16
 800d062:	4630      	mov	r0, r6
 800d064:	f7fc fa28 	bl	80094b8 <_printf_float>
 800d068:	4607      	mov	r7, r0
 800d06a:	1c78      	adds	r0, r7, #1
 800d06c:	d1d6      	bne.n	800d01c <_vfiprintf_r+0x1bc>
 800d06e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d070:	07d9      	lsls	r1, r3, #31
 800d072:	d405      	bmi.n	800d080 <_vfiprintf_r+0x220>
 800d074:	89ab      	ldrh	r3, [r5, #12]
 800d076:	059a      	lsls	r2, r3, #22
 800d078:	d402      	bmi.n	800d080 <_vfiprintf_r+0x220>
 800d07a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d07c:	f7ff fe7c 	bl	800cd78 <__retarget_lock_release_recursive>
 800d080:	89ab      	ldrh	r3, [r5, #12]
 800d082:	065b      	lsls	r3, r3, #25
 800d084:	f53f af12 	bmi.w	800ceac <_vfiprintf_r+0x4c>
 800d088:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d08a:	e711      	b.n	800ceb0 <_vfiprintf_r+0x50>
 800d08c:	ab03      	add	r3, sp, #12
 800d08e:	9300      	str	r3, [sp, #0]
 800d090:	462a      	mov	r2, r5
 800d092:	4b09      	ldr	r3, [pc, #36]	; (800d0b8 <_vfiprintf_r+0x258>)
 800d094:	a904      	add	r1, sp, #16
 800d096:	4630      	mov	r0, r6
 800d098:	f7fc fc9a 	bl	80099d0 <_printf_i>
 800d09c:	e7e4      	b.n	800d068 <_vfiprintf_r+0x208>
 800d09e:	bf00      	nop
 800d0a0:	0800e1ec 	.word	0x0800e1ec
 800d0a4:	0800e20c 	.word	0x0800e20c
 800d0a8:	0800e1cc 	.word	0x0800e1cc
 800d0ac:	0800e17c 	.word	0x0800e17c
 800d0b0:	0800e186 	.word	0x0800e186
 800d0b4:	080094b9 	.word	0x080094b9
 800d0b8:	0800ce3b 	.word	0x0800ce3b
 800d0bc:	0800e182 	.word	0x0800e182

0800d0c0 <__swbuf_r>:
 800d0c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d0c2:	460e      	mov	r6, r1
 800d0c4:	4614      	mov	r4, r2
 800d0c6:	4605      	mov	r5, r0
 800d0c8:	b118      	cbz	r0, 800d0d2 <__swbuf_r+0x12>
 800d0ca:	6983      	ldr	r3, [r0, #24]
 800d0cc:	b90b      	cbnz	r3, 800d0d2 <__swbuf_r+0x12>
 800d0ce:	f000 f9d9 	bl	800d484 <__sinit>
 800d0d2:	4b21      	ldr	r3, [pc, #132]	; (800d158 <__swbuf_r+0x98>)
 800d0d4:	429c      	cmp	r4, r3
 800d0d6:	d12b      	bne.n	800d130 <__swbuf_r+0x70>
 800d0d8:	686c      	ldr	r4, [r5, #4]
 800d0da:	69a3      	ldr	r3, [r4, #24]
 800d0dc:	60a3      	str	r3, [r4, #8]
 800d0de:	89a3      	ldrh	r3, [r4, #12]
 800d0e0:	071a      	lsls	r2, r3, #28
 800d0e2:	d52f      	bpl.n	800d144 <__swbuf_r+0x84>
 800d0e4:	6923      	ldr	r3, [r4, #16]
 800d0e6:	b36b      	cbz	r3, 800d144 <__swbuf_r+0x84>
 800d0e8:	6923      	ldr	r3, [r4, #16]
 800d0ea:	6820      	ldr	r0, [r4, #0]
 800d0ec:	1ac0      	subs	r0, r0, r3
 800d0ee:	6963      	ldr	r3, [r4, #20]
 800d0f0:	b2f6      	uxtb	r6, r6
 800d0f2:	4283      	cmp	r3, r0
 800d0f4:	4637      	mov	r7, r6
 800d0f6:	dc04      	bgt.n	800d102 <__swbuf_r+0x42>
 800d0f8:	4621      	mov	r1, r4
 800d0fa:	4628      	mov	r0, r5
 800d0fc:	f000 f92e 	bl	800d35c <_fflush_r>
 800d100:	bb30      	cbnz	r0, 800d150 <__swbuf_r+0x90>
 800d102:	68a3      	ldr	r3, [r4, #8]
 800d104:	3b01      	subs	r3, #1
 800d106:	60a3      	str	r3, [r4, #8]
 800d108:	6823      	ldr	r3, [r4, #0]
 800d10a:	1c5a      	adds	r2, r3, #1
 800d10c:	6022      	str	r2, [r4, #0]
 800d10e:	701e      	strb	r6, [r3, #0]
 800d110:	6963      	ldr	r3, [r4, #20]
 800d112:	3001      	adds	r0, #1
 800d114:	4283      	cmp	r3, r0
 800d116:	d004      	beq.n	800d122 <__swbuf_r+0x62>
 800d118:	89a3      	ldrh	r3, [r4, #12]
 800d11a:	07db      	lsls	r3, r3, #31
 800d11c:	d506      	bpl.n	800d12c <__swbuf_r+0x6c>
 800d11e:	2e0a      	cmp	r6, #10
 800d120:	d104      	bne.n	800d12c <__swbuf_r+0x6c>
 800d122:	4621      	mov	r1, r4
 800d124:	4628      	mov	r0, r5
 800d126:	f000 f919 	bl	800d35c <_fflush_r>
 800d12a:	b988      	cbnz	r0, 800d150 <__swbuf_r+0x90>
 800d12c:	4638      	mov	r0, r7
 800d12e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d130:	4b0a      	ldr	r3, [pc, #40]	; (800d15c <__swbuf_r+0x9c>)
 800d132:	429c      	cmp	r4, r3
 800d134:	d101      	bne.n	800d13a <__swbuf_r+0x7a>
 800d136:	68ac      	ldr	r4, [r5, #8]
 800d138:	e7cf      	b.n	800d0da <__swbuf_r+0x1a>
 800d13a:	4b09      	ldr	r3, [pc, #36]	; (800d160 <__swbuf_r+0xa0>)
 800d13c:	429c      	cmp	r4, r3
 800d13e:	bf08      	it	eq
 800d140:	68ec      	ldreq	r4, [r5, #12]
 800d142:	e7ca      	b.n	800d0da <__swbuf_r+0x1a>
 800d144:	4621      	mov	r1, r4
 800d146:	4628      	mov	r0, r5
 800d148:	f000 f80c 	bl	800d164 <__swsetup_r>
 800d14c:	2800      	cmp	r0, #0
 800d14e:	d0cb      	beq.n	800d0e8 <__swbuf_r+0x28>
 800d150:	f04f 37ff 	mov.w	r7, #4294967295
 800d154:	e7ea      	b.n	800d12c <__swbuf_r+0x6c>
 800d156:	bf00      	nop
 800d158:	0800e1ec 	.word	0x0800e1ec
 800d15c:	0800e20c 	.word	0x0800e20c
 800d160:	0800e1cc 	.word	0x0800e1cc

0800d164 <__swsetup_r>:
 800d164:	4b32      	ldr	r3, [pc, #200]	; (800d230 <__swsetup_r+0xcc>)
 800d166:	b570      	push	{r4, r5, r6, lr}
 800d168:	681d      	ldr	r5, [r3, #0]
 800d16a:	4606      	mov	r6, r0
 800d16c:	460c      	mov	r4, r1
 800d16e:	b125      	cbz	r5, 800d17a <__swsetup_r+0x16>
 800d170:	69ab      	ldr	r3, [r5, #24]
 800d172:	b913      	cbnz	r3, 800d17a <__swsetup_r+0x16>
 800d174:	4628      	mov	r0, r5
 800d176:	f000 f985 	bl	800d484 <__sinit>
 800d17a:	4b2e      	ldr	r3, [pc, #184]	; (800d234 <__swsetup_r+0xd0>)
 800d17c:	429c      	cmp	r4, r3
 800d17e:	d10f      	bne.n	800d1a0 <__swsetup_r+0x3c>
 800d180:	686c      	ldr	r4, [r5, #4]
 800d182:	89a3      	ldrh	r3, [r4, #12]
 800d184:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d188:	0719      	lsls	r1, r3, #28
 800d18a:	d42c      	bmi.n	800d1e6 <__swsetup_r+0x82>
 800d18c:	06dd      	lsls	r5, r3, #27
 800d18e:	d411      	bmi.n	800d1b4 <__swsetup_r+0x50>
 800d190:	2309      	movs	r3, #9
 800d192:	6033      	str	r3, [r6, #0]
 800d194:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d198:	81a3      	strh	r3, [r4, #12]
 800d19a:	f04f 30ff 	mov.w	r0, #4294967295
 800d19e:	e03e      	b.n	800d21e <__swsetup_r+0xba>
 800d1a0:	4b25      	ldr	r3, [pc, #148]	; (800d238 <__swsetup_r+0xd4>)
 800d1a2:	429c      	cmp	r4, r3
 800d1a4:	d101      	bne.n	800d1aa <__swsetup_r+0x46>
 800d1a6:	68ac      	ldr	r4, [r5, #8]
 800d1a8:	e7eb      	b.n	800d182 <__swsetup_r+0x1e>
 800d1aa:	4b24      	ldr	r3, [pc, #144]	; (800d23c <__swsetup_r+0xd8>)
 800d1ac:	429c      	cmp	r4, r3
 800d1ae:	bf08      	it	eq
 800d1b0:	68ec      	ldreq	r4, [r5, #12]
 800d1b2:	e7e6      	b.n	800d182 <__swsetup_r+0x1e>
 800d1b4:	0758      	lsls	r0, r3, #29
 800d1b6:	d512      	bpl.n	800d1de <__swsetup_r+0x7a>
 800d1b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d1ba:	b141      	cbz	r1, 800d1ce <__swsetup_r+0x6a>
 800d1bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d1c0:	4299      	cmp	r1, r3
 800d1c2:	d002      	beq.n	800d1ca <__swsetup_r+0x66>
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	f7fc f807 	bl	80091d8 <_free_r>
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	6363      	str	r3, [r4, #52]	; 0x34
 800d1ce:	89a3      	ldrh	r3, [r4, #12]
 800d1d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d1d4:	81a3      	strh	r3, [r4, #12]
 800d1d6:	2300      	movs	r3, #0
 800d1d8:	6063      	str	r3, [r4, #4]
 800d1da:	6923      	ldr	r3, [r4, #16]
 800d1dc:	6023      	str	r3, [r4, #0]
 800d1de:	89a3      	ldrh	r3, [r4, #12]
 800d1e0:	f043 0308 	orr.w	r3, r3, #8
 800d1e4:	81a3      	strh	r3, [r4, #12]
 800d1e6:	6923      	ldr	r3, [r4, #16]
 800d1e8:	b94b      	cbnz	r3, 800d1fe <__swsetup_r+0x9a>
 800d1ea:	89a3      	ldrh	r3, [r4, #12]
 800d1ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d1f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d1f4:	d003      	beq.n	800d1fe <__swsetup_r+0x9a>
 800d1f6:	4621      	mov	r1, r4
 800d1f8:	4630      	mov	r0, r6
 800d1fa:	f000 fa05 	bl	800d608 <__smakebuf_r>
 800d1fe:	89a0      	ldrh	r0, [r4, #12]
 800d200:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d204:	f010 0301 	ands.w	r3, r0, #1
 800d208:	d00a      	beq.n	800d220 <__swsetup_r+0xbc>
 800d20a:	2300      	movs	r3, #0
 800d20c:	60a3      	str	r3, [r4, #8]
 800d20e:	6963      	ldr	r3, [r4, #20]
 800d210:	425b      	negs	r3, r3
 800d212:	61a3      	str	r3, [r4, #24]
 800d214:	6923      	ldr	r3, [r4, #16]
 800d216:	b943      	cbnz	r3, 800d22a <__swsetup_r+0xc6>
 800d218:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d21c:	d1ba      	bne.n	800d194 <__swsetup_r+0x30>
 800d21e:	bd70      	pop	{r4, r5, r6, pc}
 800d220:	0781      	lsls	r1, r0, #30
 800d222:	bf58      	it	pl
 800d224:	6963      	ldrpl	r3, [r4, #20]
 800d226:	60a3      	str	r3, [r4, #8]
 800d228:	e7f4      	b.n	800d214 <__swsetup_r+0xb0>
 800d22a:	2000      	movs	r0, #0
 800d22c:	e7f7      	b.n	800d21e <__swsetup_r+0xba>
 800d22e:	bf00      	nop
 800d230:	2000018c 	.word	0x2000018c
 800d234:	0800e1ec 	.word	0x0800e1ec
 800d238:	0800e20c 	.word	0x0800e20c
 800d23c:	0800e1cc 	.word	0x0800e1cc

0800d240 <abort>:
 800d240:	b508      	push	{r3, lr}
 800d242:	2006      	movs	r0, #6
 800d244:	f000 fa50 	bl	800d6e8 <raise>
 800d248:	2001      	movs	r0, #1
 800d24a:	f7f4 ff85 	bl	8002158 <_exit>
	...

0800d250 <__sflush_r>:
 800d250:	898a      	ldrh	r2, [r1, #12]
 800d252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d256:	4605      	mov	r5, r0
 800d258:	0710      	lsls	r0, r2, #28
 800d25a:	460c      	mov	r4, r1
 800d25c:	d458      	bmi.n	800d310 <__sflush_r+0xc0>
 800d25e:	684b      	ldr	r3, [r1, #4]
 800d260:	2b00      	cmp	r3, #0
 800d262:	dc05      	bgt.n	800d270 <__sflush_r+0x20>
 800d264:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d266:	2b00      	cmp	r3, #0
 800d268:	dc02      	bgt.n	800d270 <__sflush_r+0x20>
 800d26a:	2000      	movs	r0, #0
 800d26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d270:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d272:	2e00      	cmp	r6, #0
 800d274:	d0f9      	beq.n	800d26a <__sflush_r+0x1a>
 800d276:	2300      	movs	r3, #0
 800d278:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d27c:	682f      	ldr	r7, [r5, #0]
 800d27e:	602b      	str	r3, [r5, #0]
 800d280:	d032      	beq.n	800d2e8 <__sflush_r+0x98>
 800d282:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d284:	89a3      	ldrh	r3, [r4, #12]
 800d286:	075a      	lsls	r2, r3, #29
 800d288:	d505      	bpl.n	800d296 <__sflush_r+0x46>
 800d28a:	6863      	ldr	r3, [r4, #4]
 800d28c:	1ac0      	subs	r0, r0, r3
 800d28e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d290:	b10b      	cbz	r3, 800d296 <__sflush_r+0x46>
 800d292:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d294:	1ac0      	subs	r0, r0, r3
 800d296:	2300      	movs	r3, #0
 800d298:	4602      	mov	r2, r0
 800d29a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d29c:	6a21      	ldr	r1, [r4, #32]
 800d29e:	4628      	mov	r0, r5
 800d2a0:	47b0      	blx	r6
 800d2a2:	1c43      	adds	r3, r0, #1
 800d2a4:	89a3      	ldrh	r3, [r4, #12]
 800d2a6:	d106      	bne.n	800d2b6 <__sflush_r+0x66>
 800d2a8:	6829      	ldr	r1, [r5, #0]
 800d2aa:	291d      	cmp	r1, #29
 800d2ac:	d82c      	bhi.n	800d308 <__sflush_r+0xb8>
 800d2ae:	4a2a      	ldr	r2, [pc, #168]	; (800d358 <__sflush_r+0x108>)
 800d2b0:	40ca      	lsrs	r2, r1
 800d2b2:	07d6      	lsls	r6, r2, #31
 800d2b4:	d528      	bpl.n	800d308 <__sflush_r+0xb8>
 800d2b6:	2200      	movs	r2, #0
 800d2b8:	6062      	str	r2, [r4, #4]
 800d2ba:	04d9      	lsls	r1, r3, #19
 800d2bc:	6922      	ldr	r2, [r4, #16]
 800d2be:	6022      	str	r2, [r4, #0]
 800d2c0:	d504      	bpl.n	800d2cc <__sflush_r+0x7c>
 800d2c2:	1c42      	adds	r2, r0, #1
 800d2c4:	d101      	bne.n	800d2ca <__sflush_r+0x7a>
 800d2c6:	682b      	ldr	r3, [r5, #0]
 800d2c8:	b903      	cbnz	r3, 800d2cc <__sflush_r+0x7c>
 800d2ca:	6560      	str	r0, [r4, #84]	; 0x54
 800d2cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d2ce:	602f      	str	r7, [r5, #0]
 800d2d0:	2900      	cmp	r1, #0
 800d2d2:	d0ca      	beq.n	800d26a <__sflush_r+0x1a>
 800d2d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d2d8:	4299      	cmp	r1, r3
 800d2da:	d002      	beq.n	800d2e2 <__sflush_r+0x92>
 800d2dc:	4628      	mov	r0, r5
 800d2de:	f7fb ff7b 	bl	80091d8 <_free_r>
 800d2e2:	2000      	movs	r0, #0
 800d2e4:	6360      	str	r0, [r4, #52]	; 0x34
 800d2e6:	e7c1      	b.n	800d26c <__sflush_r+0x1c>
 800d2e8:	6a21      	ldr	r1, [r4, #32]
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	4628      	mov	r0, r5
 800d2ee:	47b0      	blx	r6
 800d2f0:	1c41      	adds	r1, r0, #1
 800d2f2:	d1c7      	bne.n	800d284 <__sflush_r+0x34>
 800d2f4:	682b      	ldr	r3, [r5, #0]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d0c4      	beq.n	800d284 <__sflush_r+0x34>
 800d2fa:	2b1d      	cmp	r3, #29
 800d2fc:	d001      	beq.n	800d302 <__sflush_r+0xb2>
 800d2fe:	2b16      	cmp	r3, #22
 800d300:	d101      	bne.n	800d306 <__sflush_r+0xb6>
 800d302:	602f      	str	r7, [r5, #0]
 800d304:	e7b1      	b.n	800d26a <__sflush_r+0x1a>
 800d306:	89a3      	ldrh	r3, [r4, #12]
 800d308:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d30c:	81a3      	strh	r3, [r4, #12]
 800d30e:	e7ad      	b.n	800d26c <__sflush_r+0x1c>
 800d310:	690f      	ldr	r7, [r1, #16]
 800d312:	2f00      	cmp	r7, #0
 800d314:	d0a9      	beq.n	800d26a <__sflush_r+0x1a>
 800d316:	0793      	lsls	r3, r2, #30
 800d318:	680e      	ldr	r6, [r1, #0]
 800d31a:	bf08      	it	eq
 800d31c:	694b      	ldreq	r3, [r1, #20]
 800d31e:	600f      	str	r7, [r1, #0]
 800d320:	bf18      	it	ne
 800d322:	2300      	movne	r3, #0
 800d324:	eba6 0807 	sub.w	r8, r6, r7
 800d328:	608b      	str	r3, [r1, #8]
 800d32a:	f1b8 0f00 	cmp.w	r8, #0
 800d32e:	dd9c      	ble.n	800d26a <__sflush_r+0x1a>
 800d330:	6a21      	ldr	r1, [r4, #32]
 800d332:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d334:	4643      	mov	r3, r8
 800d336:	463a      	mov	r2, r7
 800d338:	4628      	mov	r0, r5
 800d33a:	47b0      	blx	r6
 800d33c:	2800      	cmp	r0, #0
 800d33e:	dc06      	bgt.n	800d34e <__sflush_r+0xfe>
 800d340:	89a3      	ldrh	r3, [r4, #12]
 800d342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d346:	81a3      	strh	r3, [r4, #12]
 800d348:	f04f 30ff 	mov.w	r0, #4294967295
 800d34c:	e78e      	b.n	800d26c <__sflush_r+0x1c>
 800d34e:	4407      	add	r7, r0
 800d350:	eba8 0800 	sub.w	r8, r8, r0
 800d354:	e7e9      	b.n	800d32a <__sflush_r+0xda>
 800d356:	bf00      	nop
 800d358:	20400001 	.word	0x20400001

0800d35c <_fflush_r>:
 800d35c:	b538      	push	{r3, r4, r5, lr}
 800d35e:	690b      	ldr	r3, [r1, #16]
 800d360:	4605      	mov	r5, r0
 800d362:	460c      	mov	r4, r1
 800d364:	b913      	cbnz	r3, 800d36c <_fflush_r+0x10>
 800d366:	2500      	movs	r5, #0
 800d368:	4628      	mov	r0, r5
 800d36a:	bd38      	pop	{r3, r4, r5, pc}
 800d36c:	b118      	cbz	r0, 800d376 <_fflush_r+0x1a>
 800d36e:	6983      	ldr	r3, [r0, #24]
 800d370:	b90b      	cbnz	r3, 800d376 <_fflush_r+0x1a>
 800d372:	f000 f887 	bl	800d484 <__sinit>
 800d376:	4b14      	ldr	r3, [pc, #80]	; (800d3c8 <_fflush_r+0x6c>)
 800d378:	429c      	cmp	r4, r3
 800d37a:	d11b      	bne.n	800d3b4 <_fflush_r+0x58>
 800d37c:	686c      	ldr	r4, [r5, #4]
 800d37e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d0ef      	beq.n	800d366 <_fflush_r+0xa>
 800d386:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d388:	07d0      	lsls	r0, r2, #31
 800d38a:	d404      	bmi.n	800d396 <_fflush_r+0x3a>
 800d38c:	0599      	lsls	r1, r3, #22
 800d38e:	d402      	bmi.n	800d396 <_fflush_r+0x3a>
 800d390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d392:	f7ff fcf0 	bl	800cd76 <__retarget_lock_acquire_recursive>
 800d396:	4628      	mov	r0, r5
 800d398:	4621      	mov	r1, r4
 800d39a:	f7ff ff59 	bl	800d250 <__sflush_r>
 800d39e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d3a0:	07da      	lsls	r2, r3, #31
 800d3a2:	4605      	mov	r5, r0
 800d3a4:	d4e0      	bmi.n	800d368 <_fflush_r+0xc>
 800d3a6:	89a3      	ldrh	r3, [r4, #12]
 800d3a8:	059b      	lsls	r3, r3, #22
 800d3aa:	d4dd      	bmi.n	800d368 <_fflush_r+0xc>
 800d3ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d3ae:	f7ff fce3 	bl	800cd78 <__retarget_lock_release_recursive>
 800d3b2:	e7d9      	b.n	800d368 <_fflush_r+0xc>
 800d3b4:	4b05      	ldr	r3, [pc, #20]	; (800d3cc <_fflush_r+0x70>)
 800d3b6:	429c      	cmp	r4, r3
 800d3b8:	d101      	bne.n	800d3be <_fflush_r+0x62>
 800d3ba:	68ac      	ldr	r4, [r5, #8]
 800d3bc:	e7df      	b.n	800d37e <_fflush_r+0x22>
 800d3be:	4b04      	ldr	r3, [pc, #16]	; (800d3d0 <_fflush_r+0x74>)
 800d3c0:	429c      	cmp	r4, r3
 800d3c2:	bf08      	it	eq
 800d3c4:	68ec      	ldreq	r4, [r5, #12]
 800d3c6:	e7da      	b.n	800d37e <_fflush_r+0x22>
 800d3c8:	0800e1ec 	.word	0x0800e1ec
 800d3cc:	0800e20c 	.word	0x0800e20c
 800d3d0:	0800e1cc 	.word	0x0800e1cc

0800d3d4 <std>:
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	b510      	push	{r4, lr}
 800d3d8:	4604      	mov	r4, r0
 800d3da:	e9c0 3300 	strd	r3, r3, [r0]
 800d3de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d3e2:	6083      	str	r3, [r0, #8]
 800d3e4:	8181      	strh	r1, [r0, #12]
 800d3e6:	6643      	str	r3, [r0, #100]	; 0x64
 800d3e8:	81c2      	strh	r2, [r0, #14]
 800d3ea:	6183      	str	r3, [r0, #24]
 800d3ec:	4619      	mov	r1, r3
 800d3ee:	2208      	movs	r2, #8
 800d3f0:	305c      	adds	r0, #92	; 0x5c
 800d3f2:	f7fb fee9 	bl	80091c8 <memset>
 800d3f6:	4b05      	ldr	r3, [pc, #20]	; (800d40c <std+0x38>)
 800d3f8:	6263      	str	r3, [r4, #36]	; 0x24
 800d3fa:	4b05      	ldr	r3, [pc, #20]	; (800d410 <std+0x3c>)
 800d3fc:	62a3      	str	r3, [r4, #40]	; 0x28
 800d3fe:	4b05      	ldr	r3, [pc, #20]	; (800d414 <std+0x40>)
 800d400:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d402:	4b05      	ldr	r3, [pc, #20]	; (800d418 <std+0x44>)
 800d404:	6224      	str	r4, [r4, #32]
 800d406:	6323      	str	r3, [r4, #48]	; 0x30
 800d408:	bd10      	pop	{r4, pc}
 800d40a:	bf00      	nop
 800d40c:	0800d721 	.word	0x0800d721
 800d410:	0800d743 	.word	0x0800d743
 800d414:	0800d77b 	.word	0x0800d77b
 800d418:	0800d79f 	.word	0x0800d79f

0800d41c <_cleanup_r>:
 800d41c:	4901      	ldr	r1, [pc, #4]	; (800d424 <_cleanup_r+0x8>)
 800d41e:	f000 b8af 	b.w	800d580 <_fwalk_reent>
 800d422:	bf00      	nop
 800d424:	0800d35d 	.word	0x0800d35d

0800d428 <__sfmoreglue>:
 800d428:	b570      	push	{r4, r5, r6, lr}
 800d42a:	2268      	movs	r2, #104	; 0x68
 800d42c:	1e4d      	subs	r5, r1, #1
 800d42e:	4355      	muls	r5, r2
 800d430:	460e      	mov	r6, r1
 800d432:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d436:	f7fb ff3b 	bl	80092b0 <_malloc_r>
 800d43a:	4604      	mov	r4, r0
 800d43c:	b140      	cbz	r0, 800d450 <__sfmoreglue+0x28>
 800d43e:	2100      	movs	r1, #0
 800d440:	e9c0 1600 	strd	r1, r6, [r0]
 800d444:	300c      	adds	r0, #12
 800d446:	60a0      	str	r0, [r4, #8]
 800d448:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d44c:	f7fb febc 	bl	80091c8 <memset>
 800d450:	4620      	mov	r0, r4
 800d452:	bd70      	pop	{r4, r5, r6, pc}

0800d454 <__sfp_lock_acquire>:
 800d454:	4801      	ldr	r0, [pc, #4]	; (800d45c <__sfp_lock_acquire+0x8>)
 800d456:	f7ff bc8e 	b.w	800cd76 <__retarget_lock_acquire_recursive>
 800d45a:	bf00      	nop
 800d45c:	20000715 	.word	0x20000715

0800d460 <__sfp_lock_release>:
 800d460:	4801      	ldr	r0, [pc, #4]	; (800d468 <__sfp_lock_release+0x8>)
 800d462:	f7ff bc89 	b.w	800cd78 <__retarget_lock_release_recursive>
 800d466:	bf00      	nop
 800d468:	20000715 	.word	0x20000715

0800d46c <__sinit_lock_acquire>:
 800d46c:	4801      	ldr	r0, [pc, #4]	; (800d474 <__sinit_lock_acquire+0x8>)
 800d46e:	f7ff bc82 	b.w	800cd76 <__retarget_lock_acquire_recursive>
 800d472:	bf00      	nop
 800d474:	20000716 	.word	0x20000716

0800d478 <__sinit_lock_release>:
 800d478:	4801      	ldr	r0, [pc, #4]	; (800d480 <__sinit_lock_release+0x8>)
 800d47a:	f7ff bc7d 	b.w	800cd78 <__retarget_lock_release_recursive>
 800d47e:	bf00      	nop
 800d480:	20000716 	.word	0x20000716

0800d484 <__sinit>:
 800d484:	b510      	push	{r4, lr}
 800d486:	4604      	mov	r4, r0
 800d488:	f7ff fff0 	bl	800d46c <__sinit_lock_acquire>
 800d48c:	69a3      	ldr	r3, [r4, #24]
 800d48e:	b11b      	cbz	r3, 800d498 <__sinit+0x14>
 800d490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d494:	f7ff bff0 	b.w	800d478 <__sinit_lock_release>
 800d498:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d49c:	6523      	str	r3, [r4, #80]	; 0x50
 800d49e:	4b13      	ldr	r3, [pc, #76]	; (800d4ec <__sinit+0x68>)
 800d4a0:	4a13      	ldr	r2, [pc, #76]	; (800d4f0 <__sinit+0x6c>)
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	62a2      	str	r2, [r4, #40]	; 0x28
 800d4a6:	42a3      	cmp	r3, r4
 800d4a8:	bf04      	itt	eq
 800d4aa:	2301      	moveq	r3, #1
 800d4ac:	61a3      	streq	r3, [r4, #24]
 800d4ae:	4620      	mov	r0, r4
 800d4b0:	f000 f820 	bl	800d4f4 <__sfp>
 800d4b4:	6060      	str	r0, [r4, #4]
 800d4b6:	4620      	mov	r0, r4
 800d4b8:	f000 f81c 	bl	800d4f4 <__sfp>
 800d4bc:	60a0      	str	r0, [r4, #8]
 800d4be:	4620      	mov	r0, r4
 800d4c0:	f000 f818 	bl	800d4f4 <__sfp>
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	60e0      	str	r0, [r4, #12]
 800d4c8:	2104      	movs	r1, #4
 800d4ca:	6860      	ldr	r0, [r4, #4]
 800d4cc:	f7ff ff82 	bl	800d3d4 <std>
 800d4d0:	68a0      	ldr	r0, [r4, #8]
 800d4d2:	2201      	movs	r2, #1
 800d4d4:	2109      	movs	r1, #9
 800d4d6:	f7ff ff7d 	bl	800d3d4 <std>
 800d4da:	68e0      	ldr	r0, [r4, #12]
 800d4dc:	2202      	movs	r2, #2
 800d4de:	2112      	movs	r1, #18
 800d4e0:	f7ff ff78 	bl	800d3d4 <std>
 800d4e4:	2301      	movs	r3, #1
 800d4e6:	61a3      	str	r3, [r4, #24]
 800d4e8:	e7d2      	b.n	800d490 <__sinit+0xc>
 800d4ea:	bf00      	nop
 800d4ec:	0800dd20 	.word	0x0800dd20
 800d4f0:	0800d41d 	.word	0x0800d41d

0800d4f4 <__sfp>:
 800d4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4f6:	4607      	mov	r7, r0
 800d4f8:	f7ff ffac 	bl	800d454 <__sfp_lock_acquire>
 800d4fc:	4b1e      	ldr	r3, [pc, #120]	; (800d578 <__sfp+0x84>)
 800d4fe:	681e      	ldr	r6, [r3, #0]
 800d500:	69b3      	ldr	r3, [r6, #24]
 800d502:	b913      	cbnz	r3, 800d50a <__sfp+0x16>
 800d504:	4630      	mov	r0, r6
 800d506:	f7ff ffbd 	bl	800d484 <__sinit>
 800d50a:	3648      	adds	r6, #72	; 0x48
 800d50c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d510:	3b01      	subs	r3, #1
 800d512:	d503      	bpl.n	800d51c <__sfp+0x28>
 800d514:	6833      	ldr	r3, [r6, #0]
 800d516:	b30b      	cbz	r3, 800d55c <__sfp+0x68>
 800d518:	6836      	ldr	r6, [r6, #0]
 800d51a:	e7f7      	b.n	800d50c <__sfp+0x18>
 800d51c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d520:	b9d5      	cbnz	r5, 800d558 <__sfp+0x64>
 800d522:	4b16      	ldr	r3, [pc, #88]	; (800d57c <__sfp+0x88>)
 800d524:	60e3      	str	r3, [r4, #12]
 800d526:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d52a:	6665      	str	r5, [r4, #100]	; 0x64
 800d52c:	f7ff fc22 	bl	800cd74 <__retarget_lock_init_recursive>
 800d530:	f7ff ff96 	bl	800d460 <__sfp_lock_release>
 800d534:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d538:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d53c:	6025      	str	r5, [r4, #0]
 800d53e:	61a5      	str	r5, [r4, #24]
 800d540:	2208      	movs	r2, #8
 800d542:	4629      	mov	r1, r5
 800d544:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d548:	f7fb fe3e 	bl	80091c8 <memset>
 800d54c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d550:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d554:	4620      	mov	r0, r4
 800d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d558:	3468      	adds	r4, #104	; 0x68
 800d55a:	e7d9      	b.n	800d510 <__sfp+0x1c>
 800d55c:	2104      	movs	r1, #4
 800d55e:	4638      	mov	r0, r7
 800d560:	f7ff ff62 	bl	800d428 <__sfmoreglue>
 800d564:	4604      	mov	r4, r0
 800d566:	6030      	str	r0, [r6, #0]
 800d568:	2800      	cmp	r0, #0
 800d56a:	d1d5      	bne.n	800d518 <__sfp+0x24>
 800d56c:	f7ff ff78 	bl	800d460 <__sfp_lock_release>
 800d570:	230c      	movs	r3, #12
 800d572:	603b      	str	r3, [r7, #0]
 800d574:	e7ee      	b.n	800d554 <__sfp+0x60>
 800d576:	bf00      	nop
 800d578:	0800dd20 	.word	0x0800dd20
 800d57c:	ffff0001 	.word	0xffff0001

0800d580 <_fwalk_reent>:
 800d580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d584:	4606      	mov	r6, r0
 800d586:	4688      	mov	r8, r1
 800d588:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d58c:	2700      	movs	r7, #0
 800d58e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d592:	f1b9 0901 	subs.w	r9, r9, #1
 800d596:	d505      	bpl.n	800d5a4 <_fwalk_reent+0x24>
 800d598:	6824      	ldr	r4, [r4, #0]
 800d59a:	2c00      	cmp	r4, #0
 800d59c:	d1f7      	bne.n	800d58e <_fwalk_reent+0xe>
 800d59e:	4638      	mov	r0, r7
 800d5a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d5a4:	89ab      	ldrh	r3, [r5, #12]
 800d5a6:	2b01      	cmp	r3, #1
 800d5a8:	d907      	bls.n	800d5ba <_fwalk_reent+0x3a>
 800d5aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	d003      	beq.n	800d5ba <_fwalk_reent+0x3a>
 800d5b2:	4629      	mov	r1, r5
 800d5b4:	4630      	mov	r0, r6
 800d5b6:	47c0      	blx	r8
 800d5b8:	4307      	orrs	r7, r0
 800d5ba:	3568      	adds	r5, #104	; 0x68
 800d5bc:	e7e9      	b.n	800d592 <_fwalk_reent+0x12>

0800d5be <__swhatbuf_r>:
 800d5be:	b570      	push	{r4, r5, r6, lr}
 800d5c0:	460e      	mov	r6, r1
 800d5c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d5c6:	2900      	cmp	r1, #0
 800d5c8:	b096      	sub	sp, #88	; 0x58
 800d5ca:	4614      	mov	r4, r2
 800d5cc:	461d      	mov	r5, r3
 800d5ce:	da08      	bge.n	800d5e2 <__swhatbuf_r+0x24>
 800d5d0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	602a      	str	r2, [r5, #0]
 800d5d8:	061a      	lsls	r2, r3, #24
 800d5da:	d410      	bmi.n	800d5fe <__swhatbuf_r+0x40>
 800d5dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d5e0:	e00e      	b.n	800d600 <__swhatbuf_r+0x42>
 800d5e2:	466a      	mov	r2, sp
 800d5e4:	f000 f902 	bl	800d7ec <_fstat_r>
 800d5e8:	2800      	cmp	r0, #0
 800d5ea:	dbf1      	blt.n	800d5d0 <__swhatbuf_r+0x12>
 800d5ec:	9a01      	ldr	r2, [sp, #4]
 800d5ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d5f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d5f6:	425a      	negs	r2, r3
 800d5f8:	415a      	adcs	r2, r3
 800d5fa:	602a      	str	r2, [r5, #0]
 800d5fc:	e7ee      	b.n	800d5dc <__swhatbuf_r+0x1e>
 800d5fe:	2340      	movs	r3, #64	; 0x40
 800d600:	2000      	movs	r0, #0
 800d602:	6023      	str	r3, [r4, #0]
 800d604:	b016      	add	sp, #88	; 0x58
 800d606:	bd70      	pop	{r4, r5, r6, pc}

0800d608 <__smakebuf_r>:
 800d608:	898b      	ldrh	r3, [r1, #12]
 800d60a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d60c:	079d      	lsls	r5, r3, #30
 800d60e:	4606      	mov	r6, r0
 800d610:	460c      	mov	r4, r1
 800d612:	d507      	bpl.n	800d624 <__smakebuf_r+0x1c>
 800d614:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d618:	6023      	str	r3, [r4, #0]
 800d61a:	6123      	str	r3, [r4, #16]
 800d61c:	2301      	movs	r3, #1
 800d61e:	6163      	str	r3, [r4, #20]
 800d620:	b002      	add	sp, #8
 800d622:	bd70      	pop	{r4, r5, r6, pc}
 800d624:	ab01      	add	r3, sp, #4
 800d626:	466a      	mov	r2, sp
 800d628:	f7ff ffc9 	bl	800d5be <__swhatbuf_r>
 800d62c:	9900      	ldr	r1, [sp, #0]
 800d62e:	4605      	mov	r5, r0
 800d630:	4630      	mov	r0, r6
 800d632:	f7fb fe3d 	bl	80092b0 <_malloc_r>
 800d636:	b948      	cbnz	r0, 800d64c <__smakebuf_r+0x44>
 800d638:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d63c:	059a      	lsls	r2, r3, #22
 800d63e:	d4ef      	bmi.n	800d620 <__smakebuf_r+0x18>
 800d640:	f023 0303 	bic.w	r3, r3, #3
 800d644:	f043 0302 	orr.w	r3, r3, #2
 800d648:	81a3      	strh	r3, [r4, #12]
 800d64a:	e7e3      	b.n	800d614 <__smakebuf_r+0xc>
 800d64c:	4b0d      	ldr	r3, [pc, #52]	; (800d684 <__smakebuf_r+0x7c>)
 800d64e:	62b3      	str	r3, [r6, #40]	; 0x28
 800d650:	89a3      	ldrh	r3, [r4, #12]
 800d652:	6020      	str	r0, [r4, #0]
 800d654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d658:	81a3      	strh	r3, [r4, #12]
 800d65a:	9b00      	ldr	r3, [sp, #0]
 800d65c:	6163      	str	r3, [r4, #20]
 800d65e:	9b01      	ldr	r3, [sp, #4]
 800d660:	6120      	str	r0, [r4, #16]
 800d662:	b15b      	cbz	r3, 800d67c <__smakebuf_r+0x74>
 800d664:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d668:	4630      	mov	r0, r6
 800d66a:	f000 f8d1 	bl	800d810 <_isatty_r>
 800d66e:	b128      	cbz	r0, 800d67c <__smakebuf_r+0x74>
 800d670:	89a3      	ldrh	r3, [r4, #12]
 800d672:	f023 0303 	bic.w	r3, r3, #3
 800d676:	f043 0301 	orr.w	r3, r3, #1
 800d67a:	81a3      	strh	r3, [r4, #12]
 800d67c:	89a0      	ldrh	r0, [r4, #12]
 800d67e:	4305      	orrs	r5, r0
 800d680:	81a5      	strh	r5, [r4, #12]
 800d682:	e7cd      	b.n	800d620 <__smakebuf_r+0x18>
 800d684:	0800d41d 	.word	0x0800d41d

0800d688 <_malloc_usable_size_r>:
 800d688:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d68c:	1f18      	subs	r0, r3, #4
 800d68e:	2b00      	cmp	r3, #0
 800d690:	bfbc      	itt	lt
 800d692:	580b      	ldrlt	r3, [r1, r0]
 800d694:	18c0      	addlt	r0, r0, r3
 800d696:	4770      	bx	lr

0800d698 <_raise_r>:
 800d698:	291f      	cmp	r1, #31
 800d69a:	b538      	push	{r3, r4, r5, lr}
 800d69c:	4604      	mov	r4, r0
 800d69e:	460d      	mov	r5, r1
 800d6a0:	d904      	bls.n	800d6ac <_raise_r+0x14>
 800d6a2:	2316      	movs	r3, #22
 800d6a4:	6003      	str	r3, [r0, #0]
 800d6a6:	f04f 30ff 	mov.w	r0, #4294967295
 800d6aa:	bd38      	pop	{r3, r4, r5, pc}
 800d6ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d6ae:	b112      	cbz	r2, 800d6b6 <_raise_r+0x1e>
 800d6b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d6b4:	b94b      	cbnz	r3, 800d6ca <_raise_r+0x32>
 800d6b6:	4620      	mov	r0, r4
 800d6b8:	f000 f830 	bl	800d71c <_getpid_r>
 800d6bc:	462a      	mov	r2, r5
 800d6be:	4601      	mov	r1, r0
 800d6c0:	4620      	mov	r0, r4
 800d6c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6c6:	f000 b817 	b.w	800d6f8 <_kill_r>
 800d6ca:	2b01      	cmp	r3, #1
 800d6cc:	d00a      	beq.n	800d6e4 <_raise_r+0x4c>
 800d6ce:	1c59      	adds	r1, r3, #1
 800d6d0:	d103      	bne.n	800d6da <_raise_r+0x42>
 800d6d2:	2316      	movs	r3, #22
 800d6d4:	6003      	str	r3, [r0, #0]
 800d6d6:	2001      	movs	r0, #1
 800d6d8:	e7e7      	b.n	800d6aa <_raise_r+0x12>
 800d6da:	2400      	movs	r4, #0
 800d6dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d6e0:	4628      	mov	r0, r5
 800d6e2:	4798      	blx	r3
 800d6e4:	2000      	movs	r0, #0
 800d6e6:	e7e0      	b.n	800d6aa <_raise_r+0x12>

0800d6e8 <raise>:
 800d6e8:	4b02      	ldr	r3, [pc, #8]	; (800d6f4 <raise+0xc>)
 800d6ea:	4601      	mov	r1, r0
 800d6ec:	6818      	ldr	r0, [r3, #0]
 800d6ee:	f7ff bfd3 	b.w	800d698 <_raise_r>
 800d6f2:	bf00      	nop
 800d6f4:	2000018c 	.word	0x2000018c

0800d6f8 <_kill_r>:
 800d6f8:	b538      	push	{r3, r4, r5, lr}
 800d6fa:	4d07      	ldr	r5, [pc, #28]	; (800d718 <_kill_r+0x20>)
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	4604      	mov	r4, r0
 800d700:	4608      	mov	r0, r1
 800d702:	4611      	mov	r1, r2
 800d704:	602b      	str	r3, [r5, #0]
 800d706:	f7f4 fd17 	bl	8002138 <_kill>
 800d70a:	1c43      	adds	r3, r0, #1
 800d70c:	d102      	bne.n	800d714 <_kill_r+0x1c>
 800d70e:	682b      	ldr	r3, [r5, #0]
 800d710:	b103      	cbz	r3, 800d714 <_kill_r+0x1c>
 800d712:	6023      	str	r3, [r4, #0]
 800d714:	bd38      	pop	{r3, r4, r5, pc}
 800d716:	bf00      	nop
 800d718:	20000710 	.word	0x20000710

0800d71c <_getpid_r>:
 800d71c:	f7f4 bd04 	b.w	8002128 <_getpid>

0800d720 <__sread>:
 800d720:	b510      	push	{r4, lr}
 800d722:	460c      	mov	r4, r1
 800d724:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d728:	f000 f894 	bl	800d854 <_read_r>
 800d72c:	2800      	cmp	r0, #0
 800d72e:	bfab      	itete	ge
 800d730:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d732:	89a3      	ldrhlt	r3, [r4, #12]
 800d734:	181b      	addge	r3, r3, r0
 800d736:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d73a:	bfac      	ite	ge
 800d73c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d73e:	81a3      	strhlt	r3, [r4, #12]
 800d740:	bd10      	pop	{r4, pc}

0800d742 <__swrite>:
 800d742:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d746:	461f      	mov	r7, r3
 800d748:	898b      	ldrh	r3, [r1, #12]
 800d74a:	05db      	lsls	r3, r3, #23
 800d74c:	4605      	mov	r5, r0
 800d74e:	460c      	mov	r4, r1
 800d750:	4616      	mov	r6, r2
 800d752:	d505      	bpl.n	800d760 <__swrite+0x1e>
 800d754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d758:	2302      	movs	r3, #2
 800d75a:	2200      	movs	r2, #0
 800d75c:	f000 f868 	bl	800d830 <_lseek_r>
 800d760:	89a3      	ldrh	r3, [r4, #12]
 800d762:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d766:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d76a:	81a3      	strh	r3, [r4, #12]
 800d76c:	4632      	mov	r2, r6
 800d76e:	463b      	mov	r3, r7
 800d770:	4628      	mov	r0, r5
 800d772:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d776:	f000 b817 	b.w	800d7a8 <_write_r>

0800d77a <__sseek>:
 800d77a:	b510      	push	{r4, lr}
 800d77c:	460c      	mov	r4, r1
 800d77e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d782:	f000 f855 	bl	800d830 <_lseek_r>
 800d786:	1c43      	adds	r3, r0, #1
 800d788:	89a3      	ldrh	r3, [r4, #12]
 800d78a:	bf15      	itete	ne
 800d78c:	6560      	strne	r0, [r4, #84]	; 0x54
 800d78e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d792:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d796:	81a3      	strheq	r3, [r4, #12]
 800d798:	bf18      	it	ne
 800d79a:	81a3      	strhne	r3, [r4, #12]
 800d79c:	bd10      	pop	{r4, pc}

0800d79e <__sclose>:
 800d79e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7a2:	f000 b813 	b.w	800d7cc <_close_r>
	...

0800d7a8 <_write_r>:
 800d7a8:	b538      	push	{r3, r4, r5, lr}
 800d7aa:	4d07      	ldr	r5, [pc, #28]	; (800d7c8 <_write_r+0x20>)
 800d7ac:	4604      	mov	r4, r0
 800d7ae:	4608      	mov	r0, r1
 800d7b0:	4611      	mov	r1, r2
 800d7b2:	2200      	movs	r2, #0
 800d7b4:	602a      	str	r2, [r5, #0]
 800d7b6:	461a      	mov	r2, r3
 800d7b8:	f7f4 fcf5 	bl	80021a6 <_write>
 800d7bc:	1c43      	adds	r3, r0, #1
 800d7be:	d102      	bne.n	800d7c6 <_write_r+0x1e>
 800d7c0:	682b      	ldr	r3, [r5, #0]
 800d7c2:	b103      	cbz	r3, 800d7c6 <_write_r+0x1e>
 800d7c4:	6023      	str	r3, [r4, #0]
 800d7c6:	bd38      	pop	{r3, r4, r5, pc}
 800d7c8:	20000710 	.word	0x20000710

0800d7cc <_close_r>:
 800d7cc:	b538      	push	{r3, r4, r5, lr}
 800d7ce:	4d06      	ldr	r5, [pc, #24]	; (800d7e8 <_close_r+0x1c>)
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	4604      	mov	r4, r0
 800d7d4:	4608      	mov	r0, r1
 800d7d6:	602b      	str	r3, [r5, #0]
 800d7d8:	f7f4 fd01 	bl	80021de <_close>
 800d7dc:	1c43      	adds	r3, r0, #1
 800d7de:	d102      	bne.n	800d7e6 <_close_r+0x1a>
 800d7e0:	682b      	ldr	r3, [r5, #0]
 800d7e2:	b103      	cbz	r3, 800d7e6 <_close_r+0x1a>
 800d7e4:	6023      	str	r3, [r4, #0]
 800d7e6:	bd38      	pop	{r3, r4, r5, pc}
 800d7e8:	20000710 	.word	0x20000710

0800d7ec <_fstat_r>:
 800d7ec:	b538      	push	{r3, r4, r5, lr}
 800d7ee:	4d07      	ldr	r5, [pc, #28]	; (800d80c <_fstat_r+0x20>)
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	4604      	mov	r4, r0
 800d7f4:	4608      	mov	r0, r1
 800d7f6:	4611      	mov	r1, r2
 800d7f8:	602b      	str	r3, [r5, #0]
 800d7fa:	f7f4 fcfc 	bl	80021f6 <_fstat>
 800d7fe:	1c43      	adds	r3, r0, #1
 800d800:	d102      	bne.n	800d808 <_fstat_r+0x1c>
 800d802:	682b      	ldr	r3, [r5, #0]
 800d804:	b103      	cbz	r3, 800d808 <_fstat_r+0x1c>
 800d806:	6023      	str	r3, [r4, #0]
 800d808:	bd38      	pop	{r3, r4, r5, pc}
 800d80a:	bf00      	nop
 800d80c:	20000710 	.word	0x20000710

0800d810 <_isatty_r>:
 800d810:	b538      	push	{r3, r4, r5, lr}
 800d812:	4d06      	ldr	r5, [pc, #24]	; (800d82c <_isatty_r+0x1c>)
 800d814:	2300      	movs	r3, #0
 800d816:	4604      	mov	r4, r0
 800d818:	4608      	mov	r0, r1
 800d81a:	602b      	str	r3, [r5, #0]
 800d81c:	f7f4 fcfb 	bl	8002216 <_isatty>
 800d820:	1c43      	adds	r3, r0, #1
 800d822:	d102      	bne.n	800d82a <_isatty_r+0x1a>
 800d824:	682b      	ldr	r3, [r5, #0]
 800d826:	b103      	cbz	r3, 800d82a <_isatty_r+0x1a>
 800d828:	6023      	str	r3, [r4, #0]
 800d82a:	bd38      	pop	{r3, r4, r5, pc}
 800d82c:	20000710 	.word	0x20000710

0800d830 <_lseek_r>:
 800d830:	b538      	push	{r3, r4, r5, lr}
 800d832:	4d07      	ldr	r5, [pc, #28]	; (800d850 <_lseek_r+0x20>)
 800d834:	4604      	mov	r4, r0
 800d836:	4608      	mov	r0, r1
 800d838:	4611      	mov	r1, r2
 800d83a:	2200      	movs	r2, #0
 800d83c:	602a      	str	r2, [r5, #0]
 800d83e:	461a      	mov	r2, r3
 800d840:	f7f4 fcf4 	bl	800222c <_lseek>
 800d844:	1c43      	adds	r3, r0, #1
 800d846:	d102      	bne.n	800d84e <_lseek_r+0x1e>
 800d848:	682b      	ldr	r3, [r5, #0]
 800d84a:	b103      	cbz	r3, 800d84e <_lseek_r+0x1e>
 800d84c:	6023      	str	r3, [r4, #0]
 800d84e:	bd38      	pop	{r3, r4, r5, pc}
 800d850:	20000710 	.word	0x20000710

0800d854 <_read_r>:
 800d854:	b538      	push	{r3, r4, r5, lr}
 800d856:	4d07      	ldr	r5, [pc, #28]	; (800d874 <_read_r+0x20>)
 800d858:	4604      	mov	r4, r0
 800d85a:	4608      	mov	r0, r1
 800d85c:	4611      	mov	r1, r2
 800d85e:	2200      	movs	r2, #0
 800d860:	602a      	str	r2, [r5, #0]
 800d862:	461a      	mov	r2, r3
 800d864:	f7f4 fc82 	bl	800216c <_read>
 800d868:	1c43      	adds	r3, r0, #1
 800d86a:	d102      	bne.n	800d872 <_read_r+0x1e>
 800d86c:	682b      	ldr	r3, [r5, #0]
 800d86e:	b103      	cbz	r3, 800d872 <_read_r+0x1e>
 800d870:	6023      	str	r3, [r4, #0]
 800d872:	bd38      	pop	{r3, r4, r5, pc}
 800d874:	20000710 	.word	0x20000710

0800d878 <_init>:
 800d878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d87a:	bf00      	nop
 800d87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d87e:	bc08      	pop	{r3}
 800d880:	469e      	mov	lr, r3
 800d882:	4770      	bx	lr

0800d884 <_fini>:
 800d884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d886:	bf00      	nop
 800d888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d88a:	bc08      	pop	{r3}
 800d88c:	469e      	mov	lr, r3
 800d88e:	4770      	bx	lr
