0.6
2019.2
Nov  6 2019
21:57:16
D:/vivado projects/JZ_project_1/JZ_project_1/JZ_project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/vivado projects/JZ_project_1/JZ_project_1/JZ_project_1.srcs/sim_1/new/testbench.v,1683450173,verilog,,,,testbench,,,,,,,,
D:/vivado projects/JZ_project_1/JZ_project_1/JZ_project_1.srcs/sources_1/new/alu_32bit.v,1683449990,verilog,,D:/vivado projects/JZ_project_1/JZ_project_1/JZ_project_1.srcs/sim_1/new/testbench.v,,alu_32bit,,,,,,,,
