/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb16384x36m8sso (user specify : TS1N28HPCPHVTB16384X36M8SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 15:14:06										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb16384x36m8sso_ssg0p81v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.810000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.810000 ;
    operating_conditions ( "ssg0p81v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.810000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssg0p81v0c ;
    default_max_transition : 0.567000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
        index_2 ( "0.008000, 0.045000, 0.092000, 0.188000, 0.567000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_13_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 14 ;
    bit_from : 13 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_35_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 36 ;
    bit_from : 35 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB16384X36M8SSO ) {
    memory () {
        type : ram ;
        address_width : 14 ;
        word_width : 36 ;
    }
    area : 121799.317950 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002569 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "2.539901" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "86.985900" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "14.460590, 14.477090, 14.485690, 14.538090, 14.611490" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "1.253911, 1.254135, 1.253463, 1.272279, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "14.460590, 14.477090, 14.485690, 14.538090, 14.611490" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000910 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "0.919293" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "10.319157" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.679345, 1.691445, 1.708945, 1.736945, 1.819645" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "1.253911, 1.254135, 1.253463, 1.272279, 1.771875" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.679345, 1.691445, 1.708945, 1.736945, 1.819645" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_35_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.006561, 0.006561, 0.006561, 0.006561, 0.006561" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004779, 0.004779, 0.004779, 0.004779, 0.004779" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.478255, 4.533555, 4.601055, 4.859655, 5.483555",\
              "4.490055, 4.545355, 4.612855, 4.871455, 5.495355",\
              "4.505455, 4.560755, 4.628255, 4.886855, 5.510755",\
              "4.533055, 4.588355, 4.655855, 4.914455, 5.538355",\
              "4.604155, 4.659455, 4.726955, 4.985555, 5.609455"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.022400, 0.051200, 0.072600, 0.177200, 0.439900" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.478255, 4.533555, 4.601055, 4.859655, 5.483555",\
              "4.490055, 4.545355, 4.612855, 4.871455, 5.495355",\
              "4.505455, 4.560755, 4.628255, 4.886855, 5.510755",\
              "4.533055, 4.588355, 4.655855, 4.914455, 5.538355",\
              "4.604155, 4.659455, 4.726955, 4.985555, 5.609455"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.022200, 0.050500, 0.069900, 0.174300, 0.429800" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.866594, 0.882974, 0.905204, 0.979364, 1.166654",\
              "0.877214, 0.893594, 0.915824, 0.989984, 1.177274",\
              "0.887924, 0.904304, 0.926534, 1.000694, 1.187984",\
              "0.903764, 0.920144, 0.942374, 1.016534, 1.203824",\
              "0.936794, 0.953174, 0.975404, 1.049564, 1.236854"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.866594, 0.882974, 0.905204, 0.979364, 1.166654",\
              "0.877214, 0.893594, 0.915824, 0.989984, 1.177274",\
              "0.887924, 0.904304, 0.926534, 1.000694, 1.187984",\
              "0.903764, 0.920144, 0.942374, 1.016534, 1.203824",\
              "0.936794, 0.953174, 0.975404, 1.049564, 1.236854"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.015300, 0.047700, 0.090000, 0.257800, 0.680900" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.015300, 0.047700, 0.090000, 0.257800, 0.680900" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "1.203316, 1.229992, 1.268656, 1.416832, 1.792024",\
              "1.215412, 1.242088, 1.280752, 1.428928, 1.804120",\
              "1.229992, 1.256668, 1.295332, 1.443508, 1.818700",\
              "1.249864, 1.276540, 1.315204, 1.463380, 1.838572",\
              "1.288204, 1.314880, 1.353544, 1.501720, 1.876912"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.019600, 0.073600, 0.146400, 0.424100, 1.145900" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "1.203316, 1.229992, 1.268656, 1.416832, 1.792024",\
              "1.215412, 1.242088, 1.280752, 1.428928, 1.804120",\
              "1.229992, 1.256668, 1.295332, 1.443508, 1.818700",\
              "1.249864, 1.276540, 1.315204, 1.463380, 1.838572",\
              "1.288204, 1.314880, 1.353544, 1.501720, 1.876912"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.019600, 0.073600, 0.146400, 0.424100, 1.145900" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.567000 ;
        capacitance : 0.047075 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.214948, 0.227940, 0.245860, 0.281812, 0.708750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.264768, 0.278880, 0.297920, 0.330064, 0.708750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "1.253911, 1.254135, 1.253463, 1.272279, 1.771875" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "1.253911, 1.254135, 1.253463, 1.272279, 1.771875" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "10.866555" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "13.126698" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.055242" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000808 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.030618" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.035964" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.200594, 0.215609, 0.234404, 0.266954, 0.374369",\
              "0.200594, 0.215609, 0.234404, 0.266954, 0.374369",\
              "0.200384, 0.215399, 0.234194, 0.266744, 0.374159",\
              "0.200384, 0.215399, 0.234194, 0.266744, 0.374159",\
              "0.200489, 0.215504, 0.234299, 0.266849, 0.374264"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.200594, 0.215609, 0.234404, 0.266954, 0.374369",\
              "0.200594, 0.215609, 0.234404, 0.266954, 0.374369",\
              "0.200384, 0.215399, 0.234194, 0.266744, 0.374159",\
              "0.200384, 0.215399, 0.234194, 0.266744, 0.374159",\
              "0.200489, 0.215504, 0.234299, 0.266849, 0.374264"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123910, 0.108730, 0.091790, 0.065720, 0.026000",\
              "0.137770, 0.122590, 0.105650, 0.079580, 0.026000",\
              "0.151520, 0.136340, 0.119400, 0.093330, 0.026000",\
              "0.169780, 0.154600, 0.137660, 0.111590, 0.038550",\
              "0.208610, 0.193430, 0.176490, 0.150420, 0.077380"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.123910, 0.108730, 0.091790, 0.065720, 0.026000",\
              "0.137770, 0.122590, 0.105650, 0.079580, 0.026000",\
              "0.151520, 0.136340, 0.119400, 0.093330, 0.026000",\
              "0.169780, 0.154600, 0.137660, 0.111590, 0.038550",\
              "0.208610, 0.193430, 0.176490, 0.150420, 0.077380"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001028 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.013770" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.015714" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109750, 0.124345, 0.141985, 0.174010, 0.273340",\
              "0.109540, 0.124135, 0.141775, 0.173800, 0.273130",\
              "0.109330, 0.123925, 0.141565, 0.173590, 0.272920",\
              "0.109540, 0.124135, 0.141775, 0.173800, 0.273130",\
              "0.109435, 0.124030, 0.141670, 0.173695, 0.273025"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.109750, 0.124345, 0.141985, 0.174010, 0.273340",\
              "0.109540, 0.124135, 0.141775, 0.173800, 0.273130",\
              "0.109330, 0.123925, 0.141565, 0.173590, 0.272920",\
              "0.109540, 0.124135, 0.141775, 0.173800, 0.273130",\
              "0.109435, 0.124030, 0.141670, 0.173695, 0.273025"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127990, 0.113690, 0.099390, 0.077500, 0.026000",\
              "0.141960, 0.127660, 0.113360, 0.091470, 0.034050",\
              "0.155710, 0.141410, 0.127110, 0.105220, 0.047800",\
              "0.173860, 0.159560, 0.145260, 0.123370, 0.065950",\
              "0.212800, 0.198500, 0.184200, 0.162310, 0.104890"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.127990, 0.113690, 0.099390, 0.077500, 0.026000",\
              "0.141960, 0.127660, 0.113360, 0.091470, 0.034050",\
              "0.155710, 0.141410, 0.127110, 0.105220, 0.047800",\
              "0.173860, 0.159560, 0.145260, 0.123370, 0.065950",\
              "0.212800, 0.198500, 0.184200, 0.162310, 0.104890"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_13_to_0 ;
        direction : input ;
        capacitance : 0.000738 ;
        pin ( A[13:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.007128" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008748" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158613, 0.173313, 0.192108, 0.223923, 0.321678",\
              "0.158508, 0.173208, 0.192003, 0.223818, 0.321573",\
              "0.158088, 0.172788, 0.191583, 0.223398, 0.321153",\
              "0.158298, 0.172998, 0.191793, 0.223608, 0.321363",\
              "0.158403, 0.173103, 0.191898, 0.223713, 0.321468"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.158613, 0.173313, 0.192108, 0.223923, 0.321678",\
              "0.158508, 0.173208, 0.192003, 0.223818, 0.321573",\
              "0.158088, 0.172788, 0.191583, 0.223398, 0.321153",\
              "0.158298, 0.172998, 0.191793, 0.223608, 0.321363",\
              "0.158403, 0.173103, 0.191898, 0.223713, 0.321468"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130190, 0.117430, 0.105440, 0.088170, 0.045270",\
              "0.144160, 0.131400, 0.119410, 0.102140, 0.059240",\
              "0.157910, 0.145150, 0.133160, 0.115890, 0.072990",\
              "0.176060, 0.163300, 0.151310, 0.134040, 0.091140",\
              "0.215000, 0.202240, 0.190250, 0.172980, 0.130080"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.130190, 0.117430, 0.105440, 0.088170, 0.045270",\
              "0.144160, 0.131400, 0.119410, 0.102140, 0.059240",\
              "0.157910, 0.145150, 0.133160, 0.115890, 0.072990",\
              "0.176060, 0.163300, 0.151310, 0.134040, 0.091140",\
              "0.215000, 0.202240, 0.190250, 0.172980, 0.130080"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_35_to_0 ;
        direction : input ;
        capacitance : 0.000848 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[35:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.007209" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008181" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097928, 0.114833, 0.135073, 0.168078, 0.265483",\
              "0.085048, 0.101953, 0.122193, 0.155198, 0.252603",\
              "0.067453, 0.084358, 0.104598, 0.137603, 0.235008",\
              "0.031500, 0.046983, 0.067223, 0.100228, 0.197633",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.093903"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.097928, 0.114833, 0.135073, 0.168078, 0.265483",\
              "0.085048, 0.101953, 0.122193, 0.155198, 0.252603",\
              "0.067453, 0.084358, 0.104598, 0.137603, 0.235008",\
              "0.031500, 0.046983, 0.067223, 0.100228, 0.197633",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.093903"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.143426, 0.127441, 0.108696, 0.080521, 0.031500",\
              "0.157456, 0.141471, 0.122726, 0.094551, 0.031500",\
              "0.176776, 0.160791, 0.142046, 0.113871, 0.036361",\
              "0.215531, 0.199546, 0.180801, 0.152626, 0.075116",\
              "0.325241, 0.309256, 0.290511, 0.262336, 0.184826"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.143426, 0.127441, 0.108696, 0.080521, 0.031500",\
              "0.157456, 0.141471, 0.122726, 0.094551, 0.031500",\
              "0.176776, 0.160791, 0.142046, 0.113871, 0.036361",\
              "0.215531, 0.199546, 0.180801, 0.152626, 0.075116",\
              "0.325241, 0.309256, 0.290511, 0.262336, 0.184826"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 5.130086 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 21.501369 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 22.087647 ;
    }
}
}
