// Seed: 142912956
module module_0 (
    input supply1 id_0,
    output tri1 id_1,
    output wire id_2,
    output wand id_3,
    input tri id_4,
    output wire id_5
);
  assign id_1 = -1 ^ id_0 + {1 * -1 - 1{id_4}};
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wand id_2,
    output uwire id_3,
    input supply1 id_4,
    output uwire id_5,
    inout wire id_6,
    input uwire id_7,
    input tri0 id_8,
    output wire id_9,
    input tri1 id_10,
    input uwire id_11,
    output tri1 id_12
);
  initial begin : LABEL_0
    $clog2(76);
    ;
    SystemTFIdentifier(id_6);
    SystemTFIdentifier;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_6,
      id_5,
      id_11,
      id_12
  );
endmodule
