# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do 8bMultiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4 {C:/Users/ENIAC/Desktop/ECE385/Lab4/Reg_8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4" C:/Users/ENIAC/Desktop/ECE385/Lab4/Reg_8.sv 
# -- Compiling module reg_8
# -- Compiling module reg_1
# 
# Top level modules:
# 	reg_8
# 	reg_1
# End time: 20:34:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4 {C:/Users/ENIAC/Desktop/ECE385/Lab4/Adder_9.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4" C:/Users/ENIAC/Desktop/ECE385/Lab4/Adder_9.sv 
# -- Compiling module FullAdder
# -- Compiling module ripple_adder
# -- Compiling module PMAdder
# 
# Top level modules:
# 	PMAdder
# End time: 20:34:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4 {C:/Users/ENIAC/Desktop/ECE385/Lab4/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4" C:/Users/ENIAC/Desktop/ECE385/Lab4/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 20:34:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4 {C:/Users/ENIAC/Desktop/ECE385/Lab4/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4" C:/Users/ENIAC/Desktop/ECE385/Lab4/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:34:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4 {C:/Users/ENIAC/Desktop/ECE385/Lab4/Multiplier_8b.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4" C:/Users/ENIAC/Desktop/ECE385/Lab4/Multiplier_8b.sv 
# -- Compiling module Multiplier_8b
# 
# Top level modules:
# 	Multiplier_8b
# End time: 20:34:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4 {C:/Users/ENIAC/Desktop/ECE385/Lab4/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:34:01 on Sep 24,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ENIAC/Desktop/ECE385/Lab4" C:/Users/ENIAC/Desktop/ECE385/Lab4/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:34:01 on Sep 24,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:34:01 on Sep 24,2021
# Loading sv_std.std
# Loading work.testbench
# Loading work.Multiplier_8b
# Loading work.reg_8
# Loading work.reg_1
# Loading work.control
# Loading work.PMAdder
# Loading work.ripple_adder
# Loading work.HexDriver
# Loading work.FullAdder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/Users/ENIAC/Desktop/ECE385/Lab4/control.sv(17): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/multiplier/Control
# ** Warning: (vsim-8315) C:/Users/ENIAC/Desktop/ECE385/Lab4/control.sv(17): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/multiplier/Control
# Break key hit
# Break in NamedBeginStat CLOCK_GENERATION at C:/Users/ENIAC/Desktop/ECE385/Lab4/testbench.sv line 21
# End time: 20:34:53 on Sep 24,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 2
