Analysis & Synthesis report for burst_sdram
Mon Jan 27 12:46:06 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |burst|sdram:inst11|state_q
 10. State Machine - |burst|sdram:inst11|delay_state_q
 11. State Machine - |burst|sdram:inst11|target_state_q
 12. State Machine - |burst|test:inst26|operation
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Physical Synthesis Netlist Optimizations
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (No Restructuring Performed)
 21. Source assignments for rd_fifo:inst24|altsyncram:ram_rtl_0|altsyncram_fsd1:auto_generated
 22. Parameter Settings for User Entity Instance: pll1:inst3|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: pip:inst
 24. Parameter Settings for User Entity Instance: rd_fifo:inst24
 25. Parameter Settings for Inferred Entity Instance: rd_fifo:inst24|altsyncram:ram_rtl_0
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 27 12:46:06 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; burst_sdram                                 ;
; Top-level Entity Name              ; burst                                       ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 562                                         ;
;     Total combinational functions  ; 481                                         ;
;     Dedicated logic registers      ; 255                                         ;
; Total registers                    ; 255                                         ;
; Total pins                         ; 158                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL006YU256C8G    ;                    ;
; Top-level entity name                                            ; burst              ; burst_sdram        ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 2                  ;                    ;
; Restructure Multiplexers                                         ; Off                ; Auto               ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+
; rd_fifo.v                        ; yes             ; User Verilog HDL File              ; /storage/projects/2020/fpga_adc/project_verilog/rd_fifo.v                                   ;         ;
; adr_selector.v                   ; yes             ; User Verilog HDL File              ; /storage/projects/2020/fpga_adc/project_verilog/adr_selector.v                              ;         ;
; main.v                           ; yes             ; User Verilog HDL File              ; /storage/projects/2020/fpga_adc/project_verilog/main.v                                      ;         ;
; burst.bdf                        ; yes             ; User Block Diagram/Schematic File  ; /storage/projects/2020/fpga_adc/project_verilog/burst.bdf                                   ;         ;
; test.v                           ; yes             ; User Verilog HDL File              ; /storage/projects/2020/fpga_adc/project_verilog/test.v                                      ;         ;
; pip.v                            ; yes             ; User Verilog HDL File              ; /storage/projects/2020/fpga_adc/project_verilog/pip.v                                       ;         ;
; pll1.v                           ; yes             ; Auto-Found Wizard-Generated File   ; /storage/projects/2020/fpga_adc/project_verilog/pll1.v                                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll1_altpll.v                 ; yes             ; Auto-Generated Megafunction        ; /storage/projects/2020/fpga_adc/project_verilog/db/pll1_altpll.v                            ;         ;
; sdram.v                          ; yes             ; Auto-Found Verilog HDL File        ; /storage/projects/2020/fpga_adc/project_verilog/sdram.v                                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_fsd1.tdf           ; yes             ; Auto-Generated Megafunction        ; /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_fsd1.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 562                                                                            ;
;                                             ;                                                                                ;
; Total combinational functions               ; 481                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 218                                                                            ;
;     -- 3 input functions                    ; 68                                                                             ;
;     -- <=2 input functions                  ; 195                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 381                                                                            ;
;     -- arithmetic mode                      ; 100                                                                            ;
;                                             ;                                                                                ;
; Total registers                             ; 255                                                                            ;
;     -- Dedicated logic registers            ; 255                                                                            ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 158                                                                            ;
; Total memory bits                           ; 8192                                                                           ;
;                                             ;                                                                                ;
; Embedded Multiplier 9-bit elements          ; 0                                                                              ;
;                                             ;                                                                                ;
; Total PLLs                                  ; 1                                                                              ;
;     -- PLLs                                 ; 1                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 267                                                                            ;
; Total fan-out                               ; 3077                                                                           ;
; Average fan-out                             ; 2.79                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
; |burst                                    ; 481 (1)             ; 255 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 158  ; 0            ; |burst                                                                    ; burst           ; work         ;
;    |adr_selector:inst18|                  ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|adr_selector:inst18                                                ; adr_selector    ; work         ;
;    |main:inst7|                           ; 83 (83)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|main:inst7                                                         ; main            ; work         ;
;    |pip:inst|                             ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pip:inst                                                           ; pip             ; work         ;
;    |pll1:inst3|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pll1:inst3                                                         ; pll1            ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pll1:inst3|altpll:altpll_component                                 ; altpll          ; work         ;
;          |pll1_altpll:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated      ; pll1_altpll     ; work         ;
;    |rd_fifo:inst24|                       ; 29 (29)             ; 18 (18)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|rd_fifo:inst24                                                     ; rd_fifo         ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|rd_fifo:inst24|altsyncram:ram_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_fsd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|rd_fifo:inst24|altsyncram:ram_rtl_0|altsyncram_fsd1:auto_generated ; altsyncram_fsd1 ; work         ;
;    |sdram:inst11|                         ; 227 (227)           ; 154 (154)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|sdram:inst11                                                       ; sdram           ; work         ;
;    |test:inst26|                          ; 119 (119)           ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |burst|test:inst26                                                        ; test            ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                  ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; rd_fifo:inst24|altsyncram:ram_rtl_0|altsyncram_fsd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192 ; None ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |burst|sdram:inst11|state_q                                                                                                                                                                                                                                               ;
+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+----------------------+-------------------------+--------------------+------------------------+--------------------+---------------------+--------------------+
; Name                    ; state_q.STATE_TERMINATE ; state_q.STATE_REFRESH ; state_q.STATE_PRECHARGE ; state_q.STATE_WRITE1 ; state_q.STATE_WRITE0 ; state_q.STATE_READ_WAIT ; state_q.STATE_READ ; state_q.STATE_ACTIVATE ; state_q.STATE_IDLE ; state_q.STATE_DELAY ; state_q.STATE_INIT ;
+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+----------------------+-------------------------+--------------------+------------------------+--------------------+---------------------+--------------------+
; state_q.STATE_INIT      ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 0                  ;
; state_q.STATE_DELAY     ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 1                   ; 1                  ;
; state_q.STATE_IDLE      ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 1                  ; 0                   ; 1                  ;
; state_q.STATE_ACTIVATE  ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 1                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_READ      ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 1                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_READ_WAIT ; 0                       ; 0                     ; 0                       ; 0                    ; 0                    ; 1                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_WRITE0    ; 0                       ; 0                     ; 0                       ; 0                    ; 1                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_WRITE1    ; 0                       ; 0                     ; 0                       ; 1                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_PRECHARGE ; 0                       ; 0                     ; 1                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_REFRESH   ; 0                       ; 1                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
; state_q.STATE_TERMINATE ; 1                       ; 0                     ; 0                       ; 0                    ; 0                    ; 0                       ; 0                  ; 0                      ; 0                  ; 0                   ; 1                  ;
+-------------------------+-------------------------+-----------------------+-------------------------+----------------------+----------------------+-------------------------+--------------------+------------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |burst|sdram:inst11|delay_state_q                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------+-------------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+------------------------------+--------------------------+---------------------------+--------------------------+
; Name                          ; delay_state_q.STATE_TERMINATE ; delay_state_q.STATE_REFRESH ; delay_state_q.STATE_PRECHARGE ; delay_state_q.STATE_WRITE1 ; delay_state_q.STATE_WRITE0 ; delay_state_q.STATE_READ_WAIT ; delay_state_q.STATE_READ ; delay_state_q.STATE_ACTIVATE ; delay_state_q.STATE_INIT ; delay_state_q.STATE_DELAY ; delay_state_q.STATE_IDLE ;
+-------------------------------+-------------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+------------------------------+--------------------------+---------------------------+--------------------------+
; delay_state_q.STATE_IDLE      ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 0                        ;
; delay_state_q.STATE_DELAY     ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 1                         ; 1                        ;
; delay_state_q.STATE_INIT      ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 1                        ; 0                         ; 1                        ;
; delay_state_q.STATE_ACTIVATE  ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 1                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_READ      ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 1                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_READ_WAIT ; 0                             ; 0                           ; 0                             ; 0                          ; 0                          ; 1                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_WRITE0    ; 0                             ; 0                           ; 0                             ; 0                          ; 1                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_WRITE1    ; 0                             ; 0                           ; 0                             ; 1                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_PRECHARGE ; 0                             ; 0                           ; 1                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_REFRESH   ; 0                             ; 1                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
; delay_state_q.STATE_TERMINATE ; 1                             ; 0                           ; 0                             ; 0                          ; 0                          ; 0                             ; 0                        ; 0                            ; 0                        ; 0                         ; 1                        ;
+-------------------------------+-------------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+-------------------------------+--------------------------+------------------------------+--------------------------+---------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |burst|sdram:inst11|target_state_q                                                                                                ;
+------------------------------+-----------------------------+---------------------------+---------------------------+------------------------------+
; Name                         ; target_state_q.STATE_WRITE0 ; target_state_q.STATE_READ ; target_state_q.STATE_IDLE ; target_state_q.STATE_REFRESH ;
+------------------------------+-----------------------------+---------------------------+---------------------------+------------------------------+
; target_state_q.STATE_IDLE    ; 0                           ; 0                         ; 0                         ; 0                            ;
; target_state_q.STATE_READ    ; 0                           ; 1                         ; 1                         ; 0                            ;
; target_state_q.STATE_WRITE0  ; 1                           ; 0                         ; 1                         ; 0                            ;
; target_state_q.STATE_REFRESH ; 0                           ; 0                         ; 1                         ; 1                            ;
+------------------------------+-----------------------------+---------------------------+---------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------+
; State Machine - |burst|test:inst26|operation ;
+--------------+-------------------------------+
; Name         ; operation.01                  ;
+--------------+-------------------------------+
; operation.00 ; 0                             ;
; operation.01 ; 1                             ;
+--------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; sdram:inst11|delay_r[0]                             ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; sdram:inst11|delay_r[1]                             ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; sdram:inst11|delay_r[2]                             ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; sdram:inst11|delay_r[3]                             ; sdram:inst11|state_q.STATE_TERMINATE ; yes                    ;
; main:inst7|rd_addr[11]                              ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[10]                              ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[12]                              ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[13]                              ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[14]                              ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[15]                              ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[16]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[17]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[18]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[19]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[20]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[21]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[22]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[23]                              ; main:inst7|rd_addr[23]               ; yes                    ;
; main:inst7|rd_addr[8]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[7]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[6]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[5]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[4]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[3]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[2]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[1]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; main:inst7|rd_addr[0]                               ; adr_selector:inst18|cs_laddr         ; yes                    ;
; Number of user-specified and inferred latches = 27  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; test:inst26|addr_count[0..8,10..23]    ; Stuck at GND due to stuck port data_in ;
; pip:inst|read_addr[0..12]              ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|active_row_q[0][12]       ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|active_row_q[1][12]       ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|active_row_q[2][12]       ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|active_row_q[3][12]       ; Stuck at GND due to stuck port data_in ;
; pip:inst|q[0,1,3..15]                  ; Merged with pip:inst|q[2]              ;
; sdram:inst11|ack_q                     ; Merged with sdram:inst11|rd_q[2]       ;
; sdram:inst11|dqm_q[1]                  ; Merged with sdram:inst11|dqm_q[0]      ;
; test:inst26|state[3]                   ; Merged with test:inst26|state[2]       ;
; pip:inst|q[2]                          ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|command_q[3]              ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|dqm_q[0]                  ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|addr_q[12]                ; Stuck at GND due to stuck port data_in ;
; test:inst26|state[2]                   ; Stuck at GND due to stuck port data_in ;
; sdram:inst11|state_q~4                 ; Lost fanout                            ;
; sdram:inst11|state_q~5                 ; Lost fanout                            ;
; sdram:inst11|state_q~6                 ; Lost fanout                            ;
; sdram:inst11|state_q~7                 ; Lost fanout                            ;
; sdram:inst11|delay_state_q~4           ; Lost fanout                            ;
; sdram:inst11|delay_state_q~5           ; Lost fanout                            ;
; sdram:inst11|delay_state_q~6           ; Lost fanout                            ;
; sdram:inst11|delay_state_q~7           ; Lost fanout                            ;
; sdram:inst11|target_state_q~5          ; Lost fanout                            ;
; sdram:inst11|target_state_q~6          ; Lost fanout                            ;
; sdram:inst11|target_state_q~7          ; Lost fanout                            ;
; test:inst26|operation~5                ; Lost fanout                            ;
; sdram:inst11|delay_state_q.STATE_DELAY ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 76 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+----------------------------+---------------------------+---------------------------------------------------------------------+
; Register name              ; Reason for Removal        ; Registers Removed due to This Register                              ;
+----------------------------+---------------------------+---------------------------------------------------------------------+
; test:inst26|addr_count[10] ; Stuck at GND              ; sdram:inst11|active_row_q[1][12], sdram:inst11|active_row_q[2][12], ;
;                            ; due to stuck port data_in ; sdram:inst11|active_row_q[3][12]                                    ;
+----------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 255   ;
; Number of registers using Synchronous Clear  ; 42    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 174   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 162   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; sdram:inst11|command_q[2]               ; 2       ;
; sdram:inst11|command_q[1]               ; 2       ;
; sdram:inst11|command_q[0]               ; 2       ;
; sdram:inst11|refresh_timer_q[2]         ; 4       ;
; sdram:inst11|refresh_timer_q[5]         ; 7       ;
; sdram:inst11|refresh_timer_q[13]        ; 2       ;
; sdram:inst11|refresh_timer_q[10]        ; 2       ;
; sdram:inst11|refresh_timer_q[9]         ; 2       ;
; sdram:inst11|refresh_timer_q[8]         ; 2       ;
; sdram:inst11|refresh_timer_q[6]         ; 2       ;
; sdram:inst11|refresh_timer_q[4]         ; 3       ;
; sdram:inst11|data_rd_en_q               ; 17      ;
; Total number of inverted registers = 12 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                             ;
+-------------------------------------+----------+---------------------+
; Node                                ; Action   ; Reason              ;
+-------------------------------------+----------+---------------------+
; main:inst7|hrd_req~2                ; Modified ; Timing optimization ;
; rd_fifo:inst24|q[3]~0               ; Modified ; Timing optimization ;
; rd_fifo:inst24|q[3]~0_RESYN52_BDD53 ; Created  ; Timing optimization ;
; rd_fifo:inst24|q[3]~0_RESYN54_BDD55 ; Created  ; Timing optimization ;
; sdram:inst11|Add1~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux0~0                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux0~0_RESYN50_BDD51   ; Created  ; Timing optimization ;
; sdram:inst11|Mux2~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux2~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux2~1_RESYN36_BDD37   ; Created  ; Timing optimization ;
; sdram:inst11|Mux2~1_RESYN38_BDD39   ; Created  ; Timing optimization ;
; sdram:inst11|Mux3~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux3~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux3~1_RESYN40_BDD41   ; Created  ; Timing optimization ;
; sdram:inst11|Mux3~1_RESYN42_BDD43   ; Created  ; Timing optimization ;
; sdram:inst11|Mux4~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux4~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux4~1_RESYN28_BDD29   ; Created  ; Timing optimization ;
; sdram:inst11|Mux4~1_RESYN30_BDD31   ; Created  ; Timing optimization ;
; sdram:inst11|Mux5~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux5~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux5~1_RESYN32_BDD33   ; Created  ; Timing optimization ;
; sdram:inst11|Mux5~1_RESYN34_BDD35   ; Created  ; Timing optimization ;
; sdram:inst11|Mux6~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux6~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux6~1_RESYN20_BDD21   ; Created  ; Timing optimization ;
; sdram:inst11|Mux6~1_RESYN22_BDD23   ; Created  ; Timing optimization ;
; sdram:inst11|Mux7~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux7~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux7~1_RESYN24_BDD25   ; Created  ; Timing optimization ;
; sdram:inst11|Mux7~1_RESYN26_BDD27   ; Created  ; Timing optimization ;
; sdram:inst11|Mux8~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux8~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux8~1_RESYN8_BDD9     ; Created  ; Timing optimization ;
; sdram:inst11|Mux8~1_RESYN10_BDD11   ; Created  ; Timing optimization ;
; sdram:inst11|Mux8~1_RESYN12_BDD13   ; Created  ; Timing optimization ;
; sdram:inst11|Mux9~0                 ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux9~1                 ; Modified ; Timing optimization ;
; sdram:inst11|Mux9~1_RESYN14_BDD15   ; Created  ; Timing optimization ;
; sdram:inst11|Mux9~1_RESYN16_BDD17   ; Created  ; Timing optimization ;
; sdram:inst11|Mux9~1_RESYN18_BDD19   ; Created  ; Timing optimization ;
; sdram:inst11|Mux10~0                ; Modified ; Timing optimization ;
; sdram:inst11|Mux10~0_RESYN48_BDD49  ; Created  ; Timing optimization ;
; sdram:inst11|Mux11~0                ; Deleted  ; Timing optimization ;
; sdram:inst11|Mux11~1                ; Modified ; Timing optimization ;
; sdram:inst11|Mux11~1_RESYN4_BDD5    ; Created  ; Timing optimization ;
; sdram:inst11|Mux11~1_RESYN6_BDD7    ; Created  ; Timing optimization ;
; sdram:inst11|always3~0              ; Deleted  ; Timing optimization ;
; sdram:inst11|always3~1              ; Modified ; Timing optimization ;
; sdram:inst11|always3~1_RESYN2_BDD3  ; Created  ; Timing optimization ;
; sdram:inst11|refresh_timer_q~11     ; Modified ; Timing optimization ;
; test:inst26|Add1~1                  ; Modified ; Timing optimization ;
; test:inst26|Add2~1                  ; Modified ; Timing optimization ;
; test:inst26|Add2~48                 ; Modified ; Timing optimization ;
; test:inst26|addr[12]~0              ; Modified ; Timing optimization ;
; test:inst26|data_count[0]~11        ; Modified ; Timing optimization ;
; test:inst26|re_we~0                 ; Deleted  ; Timing optimization ;
; test:inst26|re_we~1                 ; Modified ; Timing optimization ;
; test:inst26|re_we~1_RESYN0_BDD1     ; Created  ; Timing optimization ;
+-------------------------------------+----------+---------------------+


+-----------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions              ;
+-------------------------+--------------------------+------+
; Register Name           ; Megafunction             ; Type ;
+-------------------------+--------------------------+------+
; rd_fifo:inst24|q[0..15] ; rd_fifo:inst24|ram_rtl_0 ; RAM  ;
+-------------------------+--------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |burst|test:inst26|res_count[9]                  ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; Yes        ; |burst|test:inst26|data_count[7]                 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |burst|sdram:inst11|addr_q[11]                   ;
; 12:1               ; 3 bits    ; 24 LEs        ; 15 LEs               ; 9 LEs                  ; Yes        ; |burst|test:inst26|state[0]                      ;
; 12:1               ; 16 bits   ; 128 LEs       ; 16 LEs               ; 112 LEs                ; Yes        ; |burst|test:inst26|wr_data[14]                   ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |burst|sdram:inst11|addr_q[6]                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |burst|sdram:inst11|addr_q[5]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |burst|sdram:inst11|bank_q[1]                    ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |burst|sdram:inst11|Mux9                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |burst|sdram:inst11|command_q                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |burst|sdram:inst11|target_state_r.STATE_REFRESH ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |burst|sdram:inst11|target_state_r.STATE_READ    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |burst|sdram:inst11|Selector0                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; No         ; |burst|sdram:inst11|Selector4                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for rd_fifo:inst24|altsyncram:ram_rtl_0|altsyncram_fsd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll1:inst3|altpll:altpll_component ;
+-------------------------------+------------------------+------------------------+
; Parameter Name                ; Value                  ; Type                   ;
+-------------------------------+------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                ;
; PLL_TYPE                      ; AUTO                   ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                ;
; LOCK_HIGH                     ; 1                      ; Untyped                ;
; LOCK_LOW                      ; 1                      ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                ;
; SKIP_VCO                      ; OFF                    ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                ;
; BANDWIDTH                     ; 0                      ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                ;
; DOWN_SPREAD                   ; 0                      ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 4                      ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                ;
; DPA_DIVIDER                   ; 0                      ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                ;
; VCO_MIN                       ; 0                      ; Untyped                ;
; VCO_MAX                       ; 0                      ; Untyped                ;
; VCO_CENTER                    ; 0                      ; Untyped                ;
; PFD_MIN                       ; 0                      ; Untyped                ;
; PFD_MAX                       ; 0                      ; Untyped                ;
; M_INITIAL                     ; 0                      ; Untyped                ;
; M                             ; 0                      ; Untyped                ;
; N                             ; 1                      ; Untyped                ;
; M2                            ; 1                      ; Untyped                ;
; N2                            ; 1                      ; Untyped                ;
; SS                            ; 1                      ; Untyped                ;
; C0_HIGH                       ; 0                      ; Untyped                ;
; C1_HIGH                       ; 0                      ; Untyped                ;
; C2_HIGH                       ; 0                      ; Untyped                ;
; C3_HIGH                       ; 0                      ; Untyped                ;
; C4_HIGH                       ; 0                      ; Untyped                ;
; C5_HIGH                       ; 0                      ; Untyped                ;
; C6_HIGH                       ; 0                      ; Untyped                ;
; C7_HIGH                       ; 0                      ; Untyped                ;
; C8_HIGH                       ; 0                      ; Untyped                ;
; C9_HIGH                       ; 0                      ; Untyped                ;
; C0_LOW                        ; 0                      ; Untyped                ;
; C1_LOW                        ; 0                      ; Untyped                ;
; C2_LOW                        ; 0                      ; Untyped                ;
; C3_LOW                        ; 0                      ; Untyped                ;
; C4_LOW                        ; 0                      ; Untyped                ;
; C5_LOW                        ; 0                      ; Untyped                ;
; C6_LOW                        ; 0                      ; Untyped                ;
; C7_LOW                        ; 0                      ; Untyped                ;
; C8_LOW                        ; 0                      ; Untyped                ;
; C9_LOW                        ; 0                      ; Untyped                ;
; C0_INITIAL                    ; 0                      ; Untyped                ;
; C1_INITIAL                    ; 0                      ; Untyped                ;
; C2_INITIAL                    ; 0                      ; Untyped                ;
; C3_INITIAL                    ; 0                      ; Untyped                ;
; C4_INITIAL                    ; 0                      ; Untyped                ;
; C5_INITIAL                    ; 0                      ; Untyped                ;
; C6_INITIAL                    ; 0                      ; Untyped                ;
; C7_INITIAL                    ; 0                      ; Untyped                ;
; C8_INITIAL                    ; 0                      ; Untyped                ;
; C9_INITIAL                    ; 0                      ; Untyped                ;
; C0_MODE                       ; BYPASS                 ; Untyped                ;
; C1_MODE                       ; BYPASS                 ; Untyped                ;
; C2_MODE                       ; BYPASS                 ; Untyped                ;
; C3_MODE                       ; BYPASS                 ; Untyped                ;
; C4_MODE                       ; BYPASS                 ; Untyped                ;
; C5_MODE                       ; BYPASS                 ; Untyped                ;
; C6_MODE                       ; BYPASS                 ; Untyped                ;
; C7_MODE                       ; BYPASS                 ; Untyped                ;
; C8_MODE                       ; BYPASS                 ; Untyped                ;
; C9_MODE                       ; BYPASS                 ; Untyped                ;
; C0_PH                         ; 0                      ; Untyped                ;
; C1_PH                         ; 0                      ; Untyped                ;
; C2_PH                         ; 0                      ; Untyped                ;
; C3_PH                         ; 0                      ; Untyped                ;
; C4_PH                         ; 0                      ; Untyped                ;
; C5_PH                         ; 0                      ; Untyped                ;
; C6_PH                         ; 0                      ; Untyped                ;
; C7_PH                         ; 0                      ; Untyped                ;
; C8_PH                         ; 0                      ; Untyped                ;
; C9_PH                         ; 0                      ; Untyped                ;
; L0_HIGH                       ; 1                      ; Untyped                ;
; L1_HIGH                       ; 1                      ; Untyped                ;
; G0_HIGH                       ; 1                      ; Untyped                ;
; G1_HIGH                       ; 1                      ; Untyped                ;
; G2_HIGH                       ; 1                      ; Untyped                ;
; G3_HIGH                       ; 1                      ; Untyped                ;
; E0_HIGH                       ; 1                      ; Untyped                ;
; E1_HIGH                       ; 1                      ; Untyped                ;
; E2_HIGH                       ; 1                      ; Untyped                ;
; E3_HIGH                       ; 1                      ; Untyped                ;
; L0_LOW                        ; 1                      ; Untyped                ;
; L1_LOW                        ; 1                      ; Untyped                ;
; G0_LOW                        ; 1                      ; Untyped                ;
; G1_LOW                        ; 1                      ; Untyped                ;
; G2_LOW                        ; 1                      ; Untyped                ;
; G3_LOW                        ; 1                      ; Untyped                ;
; E0_LOW                        ; 1                      ; Untyped                ;
; E1_LOW                        ; 1                      ; Untyped                ;
; E2_LOW                        ; 1                      ; Untyped                ;
; E3_LOW                        ; 1                      ; Untyped                ;
; L0_INITIAL                    ; 1                      ; Untyped                ;
; L1_INITIAL                    ; 1                      ; Untyped                ;
; G0_INITIAL                    ; 1                      ; Untyped                ;
; G1_INITIAL                    ; 1                      ; Untyped                ;
; G2_INITIAL                    ; 1                      ; Untyped                ;
; G3_INITIAL                    ; 1                      ; Untyped                ;
; E0_INITIAL                    ; 1                      ; Untyped                ;
; E1_INITIAL                    ; 1                      ; Untyped                ;
; E2_INITIAL                    ; 1                      ; Untyped                ;
; E3_INITIAL                    ; 1                      ; Untyped                ;
; L0_MODE                       ; BYPASS                 ; Untyped                ;
; L1_MODE                       ; BYPASS                 ; Untyped                ;
; G0_MODE                       ; BYPASS                 ; Untyped                ;
; G1_MODE                       ; BYPASS                 ; Untyped                ;
; G2_MODE                       ; BYPASS                 ; Untyped                ;
; G3_MODE                       ; BYPASS                 ; Untyped                ;
; E0_MODE                       ; BYPASS                 ; Untyped                ;
; E1_MODE                       ; BYPASS                 ; Untyped                ;
; E2_MODE                       ; BYPASS                 ; Untyped                ;
; E3_MODE                       ; BYPASS                 ; Untyped                ;
; L0_PH                         ; 0                      ; Untyped                ;
; L1_PH                         ; 0                      ; Untyped                ;
; G0_PH                         ; 0                      ; Untyped                ;
; G1_PH                         ; 0                      ; Untyped                ;
; G2_PH                         ; 0                      ; Untyped                ;
; G3_PH                         ; 0                      ; Untyped                ;
; E0_PH                         ; 0                      ; Untyped                ;
; E1_PH                         ; 0                      ; Untyped                ;
; E2_PH                         ; 0                      ; Untyped                ;
; E3_PH                         ; 0                      ; Untyped                ;
; M_PH                          ; 0                      ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                ;
; CLK0_COUNTER                  ; G0                     ; Untyped                ;
; CLK1_COUNTER                  ; G0                     ; Untyped                ;
; CLK2_COUNTER                  ; G0                     ; Untyped                ;
; CLK3_COUNTER                  ; G0                     ; Untyped                ;
; CLK4_COUNTER                  ; G0                     ; Untyped                ;
; CLK5_COUNTER                  ; G0                     ; Untyped                ;
; CLK6_COUNTER                  ; E0                     ; Untyped                ;
; CLK7_COUNTER                  ; E1                     ; Untyped                ;
; CLK8_COUNTER                  ; E2                     ; Untyped                ;
; CLK9_COUNTER                  ; E3                     ; Untyped                ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                ;
; M_TIME_DELAY                  ; 0                      ; Untyped                ;
; N_TIME_DELAY                  ; 0                      ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                ;
; VCO_POST_SCALE                ; 0                      ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                ;
; CBXI_PARAMETER                ; pll1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone 10 LP          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE         ;
+-------------------------------+------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: pip:inst ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer               ;
; ADDR_WIDTH     ; 13    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rd_fifo:inst24 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; ADDR_WIDTH     ; 9     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: rd_fifo:inst24|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 16                   ; Untyped                  ;
; WIDTHAD_A                          ; 9                    ; Untyped                  ;
; NUMWORDS_A                         ; 512                  ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 16                   ; Untyped                  ;
; WIDTHAD_B                          ; 9                    ; Untyped                  ;
; NUMWORDS_B                         ; 512                  ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_fsd1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll1:inst3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+---------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                ;
+-------------------------------------------+-------------------------------------+
; Name                                      ; Value                               ;
+-------------------------------------------+-------------------------------------+
; Number of entity instances                ; 1                                   ;
; Entity Instance                           ; rd_fifo:inst24|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                           ;
;     -- WIDTH_A                            ; 16                                  ;
;     -- NUMWORDS_A                         ; 512                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 16                                  ;
;     -- NUMWORDS_B                         ; 512                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ;
+-------------------------------------------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 158                         ;
; cycloneiii_ff         ; 255                         ;
;     CLR               ; 64                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 20                          ;
;     ENA CLR           ; 109                         ;
;     ENA SCLR          ; 17                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 24                          ;
;     SCLR SLD          ; 1                           ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 32                          ;
; cycloneiii_lcell_comb ; 488                         ;
;     arith             ; 100                         ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 12                          ;
;     normal            ; 388                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 95                          ;
;         3 data inputs ; 56                          ;
;         4 data inputs ; 218                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.08                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Jan 27 12:45:58 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off wishbone -c burst_sdram
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file rd_fifo.v
    Info (12023): Found entity 1: rd_fifo File: /storage/projects/2020/fpga_adc/project_verilog/rd_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adr_selector.v
    Info (12023): Found entity 1: adr_selector File: /storage/projects/2020/fpga_adc/project_verilog/adr_selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file delay.v
    Info (12023): Found entity 1: delay File: /storage/projects/2020/fpga_adc/project_verilog/delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file burst.bdf
    Info (12023): Found entity 1: burst
Info (12021): Found 1 design units, including 1 entities, in source file test.v
    Info (12023): Found entity 1: test File: /storage/projects/2020/fpga_adc/project_verilog/test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pip.v
    Info (12023): Found entity 1: pip File: /storage/projects/2020/fpga_adc/project_verilog/pip.v Line: 1
Info (12127): Elaborating entity "burst" for the top level hierarchy
Warning (275009): Pin "Key" not connected
Warning (275009): Pin "Res" not connected
Warning (275009): Pin "b_fclk" not connected
Warning (275009): Pin "b_fdskr" not connected
Warning (275009): Pin "ad_data" not connected
Info (12128): Elaborating entity "test" for hierarchy "test:inst26"
Warning (10036): Verilog HDL or VHDL warning at test.v(21): object "wr_data_en" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/test.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at test.v(29): object "wr_circle_count" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/test.v Line: 29
Warning (10036): Verilog HDL or VHDL warning at test.v(30): object "rd_circle_count" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/test.v Line: 30
Warning (12125): Using design file pll1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll1 File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 39
Info (12128): Elaborating entity "pll1" for hierarchy "pll1:inst3"
Info (12128): Elaborating entity "altpll" for hierarchy "pll1:inst3|altpll:altpll_component" File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 94
Info (12130): Elaborated megafunction instantiation "pll1:inst3|altpll:altpll_component" File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 94
Info (12133): Instantiated megafunction "pll1:inst3|altpll:altpll_component" with the following parameter: File: /storage/projects/2020/fpga_adc/project_verilog/pll1.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "4"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: pll1_altpll File: /storage/projects/2020/fpga_adc/project_verilog/db/pll1_altpll.v Line: 30
Info (12128): Elaborating entity "pll1_altpll" for hierarchy "pll1:inst3|altpll:altpll_component|pll1_altpll:auto_generated" File: /storage/programs/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "adr_selector" for hierarchy "adr_selector:inst18"
Warning (12125): Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sdram File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 9
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:inst11"
Warning (10036): Verilog HDL or VHDL warning at sdram.v(102): object "dqm_buffer_q" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 102
Warning (10230): Verilog HDL assignment warning at sdram.v(299): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 299
Warning (10230): Verilog HDL assignment warning at sdram.v(306): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 306
Warning (10230): Verilog HDL assignment warning at sdram.v(322): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 322
Warning (10230): Verilog HDL assignment warning at sdram.v(330): truncated value with size 32 to match size of target (4) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 330
Info (10264): Verilog HDL Case Statement information at sdram.v(292): all case item expressions in this case statement are onehot File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Warning (10240): Verilog HDL Always Construct warning at sdram.v(292): inferring latch(es) for variable "delay_r", which holds its previous value in one or more paths through the always construct File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Warning (10230): Verilog HDL assignment warning at sdram.v(397): truncated value with size 32 to match size of target (17) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 397
Warning (10230): Verilog HDL assignment warning at sdram.v(399): truncated value with size 32 to match size of target (17) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 399
Warning (10230): Verilog HDL assignment warning at sdram.v(401): truncated value with size 32 to match size of target (17) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 401
Info (10264): Verilog HDL Case Statement information at sdram.v(436): all case item expressions in this case statement are onehot File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 436
Warning (10240): Verilog HDL Always Construct warning at sdram.v(417): inferring latch(es) for variable "idx", which holds its previous value in one or more paths through the always construct File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 417
Info (10041): Inferred latch for "delay_r[0]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (10041): Inferred latch for "delay_r[1]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (10041): Inferred latch for "delay_r[2]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (10041): Inferred latch for "delay_r[3]" at sdram.v(292) File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 292
Info (12128): Elaborating entity "main" for hierarchy "main:inst7"
Warning (10036): Verilog HDL or VHDL warning at main.v(16): object "count" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 16
Warning (10036): Verilog HDL or VHDL warning at main.v(18): object "next_en" assigned a value but never read File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 18
Warning (10240): Verilog HDL Always Construct warning at main.v(20): inferring latch(es) for variable "rd_addr", which holds its previous value in one or more paths through the always construct File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[0]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[1]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[2]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[3]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[4]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[5]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[6]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[7]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[8]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[9]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[10]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[11]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[12]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[13]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[14]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[15]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[16]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[17]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[18]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[19]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[20]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[21]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[22]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (10041): Inferred latch for "rd_addr[23]" at main.v(20) File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
Info (12128): Elaborating entity "pip" for hierarchy "pip:inst"
Info (12128): Elaborating entity "rd_fifo" for hierarchy "rd_fifo:inst24"
Warning (276027): Inferred dual-clock RAM node "rd_fifo:inst24|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "rd_fifo:inst24|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "rd_fifo:inst24|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "rd_fifo:inst24|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fsd1.tdf
    Info (12023): Found entity 1: altsyncram_fsd1 File: /storage/projects/2020/fpga_adc/project_verilog/db/altsyncram_fsd1.tdf Line: 28
Warning (13012): Latch main:inst7|rd_addr[11] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[10] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[12] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[13] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[14] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[15] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[16] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[17] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[18] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[19] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[20] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[21] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[22] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[23] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[8] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[7] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[6] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[5] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[4] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[3] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[2] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[1] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Warning (13012): Latch main:inst7|rd_addr[0] has unsafe behavior File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 20
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal b_csel
Info (13000): Registers with preset signals will power-up high File: /storage/projects/2020/fpga_adc/project_verilog/sdram.v Line: 436
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "main:inst7|hrd_req" is converted into an equivalent circuit using register "main:inst7|hrd_req~_emulated" and latch "main:inst7|hrd_req~1" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 11
    Warning (13310): Register "main:inst7|rd_count[9]" is converted into an equivalent circuit using register "main:inst7|rd_count[9]~_emulated" and latch "main:inst7|rd_count[9]~1" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[8]" is converted into an equivalent circuit using register "main:inst7|rd_count[8]~_emulated" and latch "main:inst7|rd_count[8]~6" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[7]" is converted into an equivalent circuit using register "main:inst7|rd_count[7]~_emulated" and latch "main:inst7|rd_count[7]~11" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[6]" is converted into an equivalent circuit using register "main:inst7|rd_count[6]~_emulated" and latch "main:inst7|rd_count[6]~16" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[5]" is converted into an equivalent circuit using register "main:inst7|rd_count[5]~_emulated" and latch "main:inst7|rd_count[5]~21" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[4]" is converted into an equivalent circuit using register "main:inst7|rd_count[4]~_emulated" and latch "main:inst7|rd_count[4]~26" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[3]" is converted into an equivalent circuit using register "main:inst7|rd_count[3]~_emulated" and latch "main:inst7|rd_count[3]~31" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[2]" is converted into an equivalent circuit using register "main:inst7|rd_count[2]~_emulated" and latch "main:inst7|rd_count[2]~36" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[1]" is converted into an equivalent circuit using register "main:inst7|rd_count[1]~_emulated" and latch "main:inst7|rd_count[1]~41" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
    Warning (13310): Register "main:inst7|rd_count[0]" is converted into an equivalent circuit using register "main:inst7|rd_count[0]~_emulated" and latch "main:inst7|rd_count[0]~46" File: /storage/projects/2020/fpga_adc/project_verilog/main.v Line: 38
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sd_cs" is stuck at GND
    Warning (13410): Pin "rd_req" is stuck at GND
    Warning (13410): Pin "fiffo_out[15]" is stuck at GND
    Warning (13410): Pin "fiffo_out[14]" is stuck at GND
    Warning (13410): Pin "fiffo_out[13]" is stuck at GND
    Warning (13410): Pin "fiffo_out[12]" is stuck at GND
    Warning (13410): Pin "fiffo_out[11]" is stuck at GND
    Warning (13410): Pin "fiffo_out[10]" is stuck at GND
    Warning (13410): Pin "fiffo_out[9]" is stuck at GND
    Warning (13410): Pin "fiffo_out[8]" is stuck at GND
    Warning (13410): Pin "fiffo_out[7]" is stuck at GND
    Warning (13410): Pin "fiffo_out[6]" is stuck at GND
    Warning (13410): Pin "fiffo_out[5]" is stuck at GND
    Warning (13410): Pin "fiffo_out[4]" is stuck at GND
    Warning (13410): Pin "fiffo_out[3]" is stuck at GND
    Warning (13410): Pin "fiffo_out[2]" is stuck at GND
    Warning (13410): Pin "fiffo_out[1]" is stuck at GND
    Warning (13410): Pin "fiffo_out[0]" is stuck at GND
    Warning (13410): Pin "sd_addr[12]" is stuck at GND
    Warning (13410): Pin "sd_dqm[1]" is stuck at GND
    Warning (13410): Pin "sd_dqm[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Warning (335093): The Timing Analyzer is analyzing 38 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'burst_sdram.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 5 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000    b_addr[0]
    Info (332111):   20.000          clk
    Info (332111):   10.000 inst3|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    5.000 inst3|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):    1.000 sdram:inst11|state_q.STATE_TERMINATE
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 3227 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file /storage/projects/2020/fpga_adc/project_verilog/output_files/burst_sdram.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "Key"
    Warning (15610): No output dependent on input pin "Res"
    Warning (15610): No output dependent on input pin "b_fclk"
    Warning (15610): No output dependent on input pin "b_fdskr"
    Warning (15610): No output dependent on input pin "ad_data[9]"
    Warning (15610): No output dependent on input pin "ad_data[8]"
    Warning (15610): No output dependent on input pin "ad_data[7]"
    Warning (15610): No output dependent on input pin "ad_data[6]"
    Warning (15610): No output dependent on input pin "ad_data[5]"
    Warning (15610): No output dependent on input pin "ad_data[4]"
    Warning (15610): No output dependent on input pin "ad_data[3]"
    Warning (15610): No output dependent on input pin "ad_data[2]"
    Warning (15610): No output dependent on input pin "ad_data[1]"
    Warning (15610): No output dependent on input pin "ad_data[0]"
Info (21057): Implemented 759 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 103 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 584 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings
    Info: Peak virtual memory: 1021 megabytes
    Info: Processing ended: Mon Jan 27 12:46:06 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /storage/projects/2020/fpga_adc/project_verilog/output_files/burst_sdram.map.smsg.


