// Seed: 1091565782
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  inout wire id_25;
  input wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  assign module_1.id_8 = 0;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [{  1  {  (  1  )  }  } : 1] id_27;
  localparam id_28 = -1;
  wire id_29;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_4,
      id_14,
      id_9,
      id_12,
      id_3,
      id_4,
      id_4,
      id_12,
      id_3,
      id_11,
      id_7,
      id_1,
      id_7,
      id_10,
      id_4,
      id_3,
      id_4,
      id_7,
      id_12,
      id_10,
      id_7,
      id_2,
      id_3,
      id_3
  );
  inout reg id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [-1 : -1] id_16;
  ;
  logic id_17;
  wire  id_18;
  initial begin : LABEL_0
    id_8 <= 1'h0;
  end
endmodule
