## Risc-V-three-stage-pipeline-ASIC-Processor-Design
This Project is to designing a simple 3-stage CPU that implements the RISC-V ISA and design an associative Cache for Instruction Memory and Data Memory. Finally, implement the front-end design in the Synopsys 28nm
kit using the VLSI tools.

- College: University of California, Berkeley
- Institute: EECS
- Instrctor: Prof. Jan M. Rabaey
- Course: EECS151 Introduction to Digital Design and Integrated Circuits
- Date: Oct. 2018

## Team Member
- Xiuneng Lu ([@lUxIUNENG](https://github.com/LuXiuneng))
- Rohit Braganza
