
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03G-Beta1
Install: C:\app\Gowin\Gowin_V1.9.6.02Beta\SynplifyPro
OS: Windows 6.2

Hostname: HIROMICHI-PC

Implementation : rev_1

# Written on Sat Apr 17 10:02:28 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock                          Clock                     Clock
Level     Clock                                Frequency     Period        Type                           Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------------
0 -       TOP|XTAL_IN                          391.8 MHz     2.552         inferred                       Autoconstr_clkgroup_0     23   
1 .         TOP|count_derived_clock[22]        391.8 MHz     2.552         derived (from TOP|XTAL_IN)     Autoconstr_clkgroup_0     13   
                                                                                                                                         
0 -       Gowin_PLL|clkoutd_inferred_clock     208.3 MHz     4.800         inferred                       Autoconstr_clkgroup_1     32   
=========================================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                             Clock Pin           Non-clock Pin     Non-clock Pin      
Clock                                Load      Pin                                Seq Example         Seq Example       Comb Example       
-------------------------------------------------------------------------------------------------------------------------------------------
TOP|XTAL_IN                          23        XTAL_IN(port)                      count[22:0].C       -                 -                  
TOP|count_derived_clock[22]          13        count[22:0].Q[22](sdffr)           td4_logic.C.C       -                 un1_count.I[0](inv)
                                                                                                                                           
Gowin_PLL|clkoutd_inferred_clock     32        chip_pll.pll_inst.CLKOUTD(PLL)     D1.Pcnt[15:0].C     -                 -                  
===========================================================================================================================================
