-------------------------------------
| Tool Version : Vivado v.2023.2
| Date         : Tue Jul 16 12:44:25 2024
| Host         : Thorntanker
| Design       : design_1
| Device       : xczu7ev-fbvb900-2-I-
-------------------------------------

For more information on clockInfo.txt clock routing debug file see https://support.xilinx.com/s/article/000035660?language=en_US

***********************
Running Pre-CRP Checker
***********************
Number of global clocks: 24
	Number of BUFGCE: 4
	Number of BUFGCE_HDIO: 0
	Number of BUFG_CTRL: 0
	Number of BUFGCE_DIV: 0
	Number of BUFG_GT: 18
	Number of BUFG_PS: 2
	Number of BUFG_FABRIC: 0
	Running suboptimal placement checker for 18 BUFG_GT clocks (and their loads)...
		No sub-optimality found
	Running suboptimal placement checker for 19 clocks (and their loads) which do not have the CLOCK_LOW_FANOUT property but have a fanout less than 2000...
		No sub-optimality found
Pre-CRP Checker took 0 secs

********************************
Clock Net Route Info (CRP Input)
********************************
Clock 1: zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk1
	Clock source type: BUFG_PS
	Clock source region: X1Y3
	Clock regions with locked loads: (1, 1) (1, 2) (3, 2) (3, 3) 
	initial rect ((0, 0), (3, 5))

Clock 2: onboardCLK_1/inst/clk_50MHz
	Clock source type: BUFGCE
	Clock source region: X2Y2
	Clock regions with locked loads: (3, 2) (3, 4) 
	initial rect ((1, 2), (3, 5))

Clock 3: zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((2, 2), (3, 4))

Clock 4: zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((0, 2), (3, 4))

Clock 5: zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0
	Clock source type: BUFG_GT
	Clock source region: X3Y4
	Clock regions with locked loads: (3, 4) 
	initial rect ((1, 4), (3, 5))

Clock 6: zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst_0
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((2, 2), (3, 4))

Clock 7: zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((1, 2), (3, 4))

Clock 8: zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((3, 2), (3, 4))

Clock 9: zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
	Clock source type: BUFG_GT
	Clock source region: X3Y4
	Clock regions with locked loads: (3, 4) 
	initial rect ((3, 4), (3, 5))

Clock 10: zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/ultrascale_rx_userclk/gtwiz_userclk_rx_usrclk2_out
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((3, 2), (3, 4))

Clock 11: zynq_bd_wrapper_1/zynq_bd_i/ZynqMPSoC/U0/pl_clk0
	Clock source type: BUFG_PS
	Clock source region: X1Y3
	initial rect ((1, 2), (1, 3))

Clock 12: clk_TTC
	Clock source type: BUFGCE
	Clock source region: X2Y3
	initial rect ((0, 3), (2, 4))

Clock 13: clk_LHC
	Clock source type: BUFGCE
	Clock source region: X2Y3
	initial rect ((0, 3), (2, 4))

Clock 14: clk_HQ
	Clock source type: BUFGCE
	Clock source region: X2Y3
	initial rect ((0, 3), (2, 4))

Clock 15: clk_TCDS
	Clock source type: BUFG_GT
	Clock source region: X3Y4
	initial rect ((0, 4), (3, 4))

Clock 16: buf_c2c_refclk_odiv2
	Clock source type: BUFG_GT
	Clock source region: X3Y3
	initial rect ((3, 3), (3, 5))

Clock 17: zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/zynq_bd_C2C1B_PHY_0_core_i/zynq_bd_C2C1B_PHY_0_wrapper_i/zynq_bd_C2C1B_PHY_0_multi_gt_i/zynq_bd_C2C1B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	initial rect ((3, 2), (3, 2))

Clock 18: zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/zynq_bd_C2C1_PHY_0_core_i/zynq_bd_C2C1_PHY_0_wrapper_i/zynq_bd_C2C1_PHY_0_multi_gt_i/zynq_bd_C2C1_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C1_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	initial rect ((3, 2), (3, 4))

Clock 19: zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/zynq_bd_C2C2B_PHY_0_core_i/zynq_bd_C2C2B_PHY_0_wrapper_i/zynq_bd_C2C2B_PHY_0_multi_gt_i/zynq_bd_C2C2B_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2B_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X3Y4
	initial rect ((3, 4), (3, 4))

Clock 20: zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/zynq_bd_C2C2_PHY_0_core_i/zynq_bd_C2C2_PHY_0_wrapper_i/zynq_bd_C2C2_PHY_0_multi_gt_i/zynq_bd_C2C2_PHY_0_gt_i/inst/gen_gtwizard_gthe4_top.zynq_bd_C2C2_PHY_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i/txoutclkmon
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	initial rect ((3, 2), (3, 2))

Clock 21: zynq_bd_wrapper_1/zynq_bd_i/C2C1B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((3, 2), (3, 2))

Clock 22: zynq_bd_wrapper_1/zynq_bd_i/C2C1_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((3, 2), (3, 2))

Clock 23: zynq_bd_wrapper_1/zynq_bd_i/C2C2B_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out
	Clock source type: BUFG_GT
	Clock source region: X3Y4
	Clock regions with locked loads: (3, 4) 
	initial rect ((3, 4), (3, 4))

Clock 24: zynq_bd_wrapper_1/zynq_bd_i/C2C2_PHY/inst/clock_module_i/ultrascale_tx_userclk_1/sync_clk_out
	Clock source type: BUFG_GT
	Clock source region: X3Y2
	Clock regions with locked loads: (3, 2) 
	initial rect ((3, 2), (3, 2))



*****************
User Constraints:
*****************
No user constraints found


