Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o D:/IS/CNC/UARTTest_isim_beh.exe -prj D:/IS/CNC/UARTTest_beh.prj work.UARTTest 
ISim P.40xd (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "D:/IS/CNC/UART.vhd" into library work
Parsing VHDL file "D:/IS/CNC/UARTTest.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 80108 KB
Fuse CPU Usage: 608 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling architecture behavioral of entity UART [uart_default]
Compiling architecture behavior of entity uarttest
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/IS/CNC/UARTTest_isim_beh.exe
Fuse Memory Usage: 92864 KB
Fuse CPU Usage: 827 ms
