$date
	Thu Oct 23 22:43:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_3 $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 8 % count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
b0 !
$end
#5000
1"
#10000
0"
1$
#15000
1"
#20000
b1 !
b1 %
0"
1#
#25000
1"
#30000
b10 !
b10 %
0"
#35000
1"
#40000
b11 !
b11 %
0"
#45000
1"
#50000
b100 !
b100 %
0"
#55000
1"
#60000
b101 !
b101 %
0"
#65000
1"
#70000
b110 !
b110 %
0"
#75000
1"
#80000
b111 !
b111 %
0"
#85000
1"
#90000
b1000 !
b1000 %
0"
#95000
1"
#100000
b1001 !
b1001 %
0"
#105000
1"
#110000
b1010 !
b1010 %
0"
#115000
1"
#120000
0"
0#
#125000
1"
#130000
0"
#135000
1"
#140000
b0 !
b0 %
0"
0$
#145000
1"
#150000
0"
1$
#155000
1"
#160000
b1 !
b1 %
0"
1#
#165000
1"
#170000
b10 !
b10 %
0"
#175000
1"
#180000
b11 !
b11 %
0"
#185000
1"
#190000
b100 !
b100 %
0"
#195000
1"
#200000
b101 !
b101 %
0"
#205000
1"
#210000
b110 !
b110 %
0"
#215000
1"
#220000
b111 !
b111 %
0"
#225000
1"
#230000
b1000 !
b1000 %
0"
#235000
1"
#240000
b1001 !
b1001 %
0"
#245000
1"
#250000
b1010 !
b1010 %
0"
#255000
1"
#260000
b1011 !
b1011 %
0"
