* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Dec 4 2021 00:32:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T01.dev  C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\netlist\oadb-top  --package  SWG16  --outdir  C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/thollis/Google Drive/Verilog/WS2812_NON_CONFIGURABLE_NEW_MUX/WS2812_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40UL640  

***** Device Info *****
Chip: iCE40UL640
Package: SWG16
Size: 12 X 14

***** Design Utilization Info *****
Design: top
Used Logic Cell: 695/640
Used Logic Tile: 113/156
Used IO Cell:    6/48
Used Bram Cell For iCE40: 14/14
Used PLL For iCE40: 0/1
Ram Cascading Used: 1
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_sb
Clock Source: CONSTANT_ONE_NET CONSTANT_ONE_NET 
Clock Driver: OSCInst0 (SB_HFOSC)
Driver Position: (0, 0, 0)
Fanout to FF: 330
Fanout to Tile: 88

Clock Domain: GNDG0
Clock Source: 
Clock Driver: GND (GND)
Driver Position: (-1, -1, -1)
Fanout to FF: 1
Fanout to Tile: 1


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
15|                             
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 1 0 2 8 0 0 0 0 0 0 0   
12|   7 8 0 6 8 7 1 1 7 0 0 0   
11| 0 2 8 0 6 8 8 8 7 6 0 2 0 0 
10| 1 5 5 0 8 8 8 6 6 5 0 1 4 0 
 9| 0 7 8 0 8 8 8 8 6 7 0 8 4 1 
 8| 0 3 8 0 8 8 7 6 6 7 0 8 5 7 
 7| 0 4 8 0 8 8 7 6 4 6 0 7 5 6 
 6| 0 8 8 0 4 8 8 1 8 8 0 4 8 1 
 5| 0 8 8 0 8 8 8 8 2 6 0 8 8 0 
 4| 0 8 8 0 8 8 8 8 8 5 0 8 6 0 
 3|   8 8 0 8 8 8 8 8 6 0 6 1   
 2|   0 1 0 2 7 2 8 0 0 0 0 0   
 1|   0 0 0 1 8 0 1 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.15

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  3  0  3  8  0  0  0  0  0  0  0    
12|    14 19  0 15  8 15  2  4 19  0  0  0    
11|  0  8 17  0  6  9 16 22 19 22  0  8  0  0 
10|  3 11 14  0 21 13 17 21 19 18  0  4  4  0 
 9|  0 15  8  0 18 21 17 19 22 18  0  8 10  1 
 8|  0  8  8  0 10 16 17 18 18 20  0 20 15 11 
 7|  0  9 11  0 15 16 16 19 14  6  0 13 18 13 
 6|  0 16 11  0  5 17 10  3 12 13  0 13 18  3 
 5|  0 18 11  0 10  8 17 17  4 14  0 24 17  0 
 4|  0 24  8  0 16 11 10 17 24 12  0 10 10  0 
 3|    24 10  0 16  8 10 13 22 21  0  9  4    
 2|     0  0  0  2  7  5 13  0  0  0  0  0    
 1|     0  0  0  3 10  0  1  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 12.78

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
15|                                           
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  3  0  4  8  0  0  0  0  0  0  0    
12|    21 27  0 17  8 20  2  4 26  0  0  0    
11|  0  8 24  0  6 25 30 25 23 24  0  8  0  0 
10|  3 15 18  0 28 32 28 23 20 20  0  4  4  0 
 9|  0 24  8  0 24 28 26 26 22 22  0  8 13  1 
 8|  0 12  8  0 25 29 23 21 20 24  0 24 15 22 
 7|  0  9 28  0 28 32 20 19 14  6  0 19 20 15 
 6|  0 16 29  0  7 24 16  3 25 32  0 13 18  3 
 5|  0 18 32  0 24  8 24 24  4 19  0 25 20  0 
 4|  0 24  8  0 23 19 25 24 24 17  0 19 15  0 
 3|    24 24  0 23  8 22 28 23 22  0 24  4    
 2|     0  0  0  2  7  6 28  0  0  0  0  0    
 1|     0  0  0  3 24  0  1  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 17.84

***** Run Time Info *****
Run Time:  1
