#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Apr  1 15:40:54 2025
# Process ID: 11776
# Current directory: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8516 C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.xpr
# Log file: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/vivado.log
# Journal file: C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA\vivado.jou
# Running On: LAPTOP-2P71OMBV, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 16542 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 1524.617 ; gain = 324.820
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'ctrl_sign' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:81]
ERROR: [VRFC 10-3180] cannot find port 'ctrl_sign' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:149]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.512 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'curr_state' is not permitted [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:353]
ERROR: [VRFC 10-8530] module 'Controller' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v:286]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'Kata_mode' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:101]
ERROR: [VRFC 10-3180] cannot find port 'Rho_prime_mode' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:100]
ERROR: [VRFC 10-3180] cannot find port 'Rho_mode' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:99]
ERROR: [VRFC 10-3180] cannot find port 'Kata_en' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:98]
ERROR: [VRFC 10-3180] cannot find port 'Rho_prime_en' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:97]
ERROR: [VRFC 10-3180] cannot find port 'Rho_en' on this module [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:96]
ERROR: [VRFC 10-8530] module 'Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4)' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v:1]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:112]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:293]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:131]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1568.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "MLDSA_tb_behav -key {Behavioral:sim_1:Functional:MLDSA_tb} -tclbatch {MLDSA_tb.tcl} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav.wcfg} -view {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav.wcfg
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Rho_prime_dout was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_din was not found in the design.
WARNING: Simulation object /MLDSA_tb/uut/data_path_inst/DM/Kata_dout was not found in the design.
open_wave_config C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg
source MLDSA_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'MLDSA_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1729.410 ; gain = 160.762
run 100 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
current_wave_config {MLDSA_tb_behav1.wcfg}
MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/AG/ctrl_sign}} {{/MLDSA_tb/uut/data_path_inst/AG/sha_out_ready}} {{/MLDSA_tb/uut/data_path_inst/AG/addr_en}} {{/MLDSA_tb/uut/data_path_inst/AG/addr_a}} {{/MLDSA_tb/uut/data_path_inst/AG/addr_b}} {{/MLDSA_tb/uut/data_path_inst/AG/done}} {{/MLDSA_tb/uut/data_path_inst/AG/last_address}} {{/MLDSA_tb/uut/data_path_inst/AG/triger}} {{/MLDSA_tb/uut/data_path_inst/AG/cnt_en}} {{/MLDSA_tb/uut/data_path_inst/AG/cnt}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 100 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'MLDSA_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:112]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:293]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:131]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1747.156 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
current_wave_config {MLDSA_tb_behav1.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/controller_inst/curr_state}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:112]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:293]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:131]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.156 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1747.156 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1747.156 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:112]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:293]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:294]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:131]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:286]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2118.578 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2141.805 ; gain = 394.648
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
relaunch_sim
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:115]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:295]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:296]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:134]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:288]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.805 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2141.805 ; gain = 0.000
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:115]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:295]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:296]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:134]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:288]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.805 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2141.805 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
ERROR: [VRFC 10-2989] 'KeyGen' is not declared [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:318]
ERROR: [VRFC 10-8530] module 'Data_Path' is ignored due to previous errors [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MLDSA_tb_vlog.prj"
ECHO 已關閉。
ECHO 已關閉。
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Address_generate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_Ram_Single_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module F_Permutation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Keccak_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Padder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module padder1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rconst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MLDSA_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'MLDSA_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 已關閉。
ECHO 已關閉。
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MLDSA_tb_behav xil_defaultlib.MLDSA_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'MLSDA_in_byte_num' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:115]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_a' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:302]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 4 for port 'seed_addr_b' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:303]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'sel' [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:317]
WARNING: [VRFC 10-5021] port 'Rho_en' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v:134]
WARNING: [VRFC 10-5021] port 's1_data_a' is not connected on this instance [C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v:295]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v" Line 1. Module MLDSA doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Controller.v" Line 286. Module Controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Keccak_Ctrl.v" Line 1. Module Keccak_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v" Line 1. Module Data_Path doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Keccak.v" Line 1. Module Keccak doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/Padder.v" Line 1. Module Padder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/padder1.v" Line 1. Module padder1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/F_Permutation.v" Line 1. Module F_Permutation doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/rconst.v" Line 1. Module rconst doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Keccak/round.v" Line 10. Module round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Data_Mem.v" Line 1. Module Data_Mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(DLEN=64,HLEN=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=12) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk(HLEN=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Data_Mem/Dual_Port_Ram_Single_clk.v" Line 1. Module Dual_Port_Ram_Single_clk doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/fossu/Desktop/ML_DSA_Syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Sampler/mux_generate.v" Line 2. Module mux_gen(param_in=1024,param_m=128) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sources_1/Address_generate/Address_generate.v" Line 1. Module Address_generate doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.Keccak_Ctrl
Compiling module xil_defaultlib.padder1
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.rconst
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(DLEN=64...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=12...
Compiling module xil_defaultlib.Dual_Port_Ram_Single_clk(HLEN=8)
Compiling module xil_defaultlib.Data_Mem
Compiling module xil_defaultlib.mux_gen(param_in=1024,param_m=12...
Compiling module xil_defaultlib.Address_generate
Compiling module xil_defaultlib.Data_Path
Compiling module xil_defaultlib.MLDSA
Compiling module xil_defaultlib.MLDSA_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MLDSA_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2141.805 ; gain = 0.000
Time resolution is 1 ps
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2141.805 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
current_wave_config {MLDSA_tb_behav1.wcfg}
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg
add_wave {{/MLDSA_tb/uut/data_path_inst/DM/seed/data_a}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/data_b}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/addr_a}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/addr_b}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/en_a}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/en_b}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/we_a}} {{/MLDSA_tb/uut/data_path_inst/DM/seed/we_b}} 
restart
INFO: [Wavedata 42-604] Simulation restarted
run 10 us
padder_out: 000000000000000000000000000000000000000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f0404ffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff.
$stop called at time : 361 ns : File "C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA.srcs/sim_1/imports/MLDSA/MLDSA_tb.v" Line 84
run 10 us
fout: 2f587e31480709f8f4b33bfa685b6ba6451dddd6c78aca30eec07dd2a4d7d9ed838f748707fcda3ab36f459650f3d76dc28b89956f813eb5ce450e97106526b6acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
sha_out: 0000000000000000000000000000000000000000000000000000000000000000acc0939dfaae297e681f5698cb063b05315b2b374af88efd9c089fe793fc67e2420b4dd30138f14fa4970fd23a3bb9400920bce83750376e81f8ababf200c27668aa7ae7d3f52fddccf36c0e578001f3667b89b30401f98fbb5b52697c268809d4ac993d6fa5d4eb20869b196b33729e0724c632ec0ea29e4c2f93a312620c25de72acb56bfd0434.
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
save_wave_config {C:/Users/USER/Desktop/ML_DSA_syn_new/IMP/MLDSA/MLDSA_tb_behav1.wcfg}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Data_Mem\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Data_Mem\Data_Mem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Address_generate\Address_generate.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sim_1\imports\MLDSA\MLDSA_tb.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\imports\MLDSA\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\USER\Desktop\ML_DSA_syn_new\IMP\MLDSA\MLDSA.srcs\sources_1\Data_Mem\Data_Mem.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  1 16:37:37 2025...
