

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax_Loop_loop_22_proc7'
================================================================
* Date:           Wed Oct  8 19:21:40 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_22  |     1034|     1034|        12|          1|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.37>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_broadcast_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %exp_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond37"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [activation_accelerator.cpp:464]   --->   Operation 20 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%icmp_ln458 = icmp_eq  i11 %i_5, i11 1024" [activation_accelerator.cpp:458]   --->   Operation 21 'icmp' 'icmp_ln458' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%add_ln458 = add i11 %i_5, i11 1" [activation_accelerator.cpp:458]   --->   Operation 23 'add' 'add_ln458' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln458 = br i1 %icmp_ln458, void %for.inc46, void %for.end48.exitStub" [activation_accelerator.cpp:458]   --->   Operation 24 'br' 'br_ln458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln464_1 = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %i_5, i32 3, i32 9" [activation_accelerator.cpp:464]   --->   Operation 25 'partselect' 'lshr_ln464_1' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln464 = trunc i11 %i_5" [activation_accelerator.cpp:464]   --->   Operation 26 'trunc' 'trunc_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.44ns)   --->   "%switch_ln464 = switch i3 %trunc_ln464, void %arrayidx4524.case.7, i3 0, void %arrayidx4524.case.0, i3 1, void %arrayidx4524.case.1, i3 2, void %arrayidx4524.case.2, i3 3, void %arrayidx4524.case.3, i3 4, void %arrayidx4524.case.4, i3 5, void %arrayidx4524.case.5, i3 6, void %arrayidx4524.case.6" [activation_accelerator.cpp:464]   --->   Operation 27 'switch' 'switch_ln464' <Predicate = (!icmp_ln458)> <Delay = 0.44>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln458 = store i11 %add_ln458, i11 %i" [activation_accelerator.cpp:458]   --->   Operation 28 'store' 'store_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln458 = br void %for.cond37" [activation_accelerator.cpp:458]   --->   Operation 29 'br' 'br_ln458' <Predicate = (!icmp_ln458)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 30 [1/1] (1.75ns)   --->   "%exp_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %exp_stream" [activation_accelerator.cpp:460]   --->   Operation 30 'read' 'exp_stream_read' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_2 : Operation 31 [1/1] (1.75ns)   --->   "%sum_broadcast_stream_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %sum_broadcast_stream" [activation_accelerator.cpp:461]   --->   Operation 31 'read' 'sum_broadcast_stream_read' <Predicate = true> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%exp_val = bitcast i32 %exp_stream_read" [activation_accelerator.cpp:460]   --->   Operation 32 'bitcast' 'exp_val' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%current_sum = bitcast i32 %sum_broadcast_stream_read" [activation_accelerator.cpp:461]   --->   Operation 33 'bitcast' 'current_sum' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [9/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 34 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 35 [8/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 35 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 36 [7/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 36 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 37 [6/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 37 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 38 [5/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 38 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 39 [4/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 39 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 40 [3/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 40 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 41 [2/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 41 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 42 [1/9] (7.05ns)   --->   "%div = fdiv i32 %exp_val, i32 %current_sum" [activation_accelerator.cpp:462]   --->   Operation 42 'fdiv' 'div' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln464 = bitcast i32 %div" [activation_accelerator.cpp:464]   --->   Operation 43 'bitcast' 'bitcast_ln464' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln464, i32 16, i32 31" [activation_accelerator.cpp:464]   --->   Operation 44 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln458)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln459 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [activation_accelerator.cpp:459]   --->   Operation 45 'specpipeline' 'specpipeline_ln459' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln460 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [activation_accelerator.cpp:460]   --->   Operation 46 'specloopname' 'specloopname_ln460' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln464 = zext i7 %lshr_ln464_1" [activation_accelerator.cpp:464]   --->   Operation 47 'zext' 'zext_ln464' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 48 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 49 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 50 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 51 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 52 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 53 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 54 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln464" [activation_accelerator.cpp:464]   --->   Operation 55 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_30" [activation_accelerator.cpp:464]   --->   Operation 56 'store' 'store_ln464' <Predicate = (trunc_ln464 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 57 'br' 'br_ln464' <Predicate = (trunc_ln464 == 6)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29" [activation_accelerator.cpp:464]   --->   Operation 58 'store' 'store_ln464' <Predicate = (trunc_ln464 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 59 'br' 'br_ln464' <Predicate = (trunc_ln464 == 5)> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_28" [activation_accelerator.cpp:464]   --->   Operation 60 'store' 'store_ln464' <Predicate = (trunc_ln464 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 61 'br' 'br_ln464' <Predicate = (trunc_ln464 == 4)> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_27" [activation_accelerator.cpp:464]   --->   Operation 62 'store' 'store_ln464' <Predicate = (trunc_ln464 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 63 'br' 'br_ln464' <Predicate = (trunc_ln464 == 3)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_26" [activation_accelerator.cpp:464]   --->   Operation 64 'store' 'store_ln464' <Predicate = (trunc_ln464 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 65 'br' 'br_ln464' <Predicate = (trunc_ln464 == 2)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_25" [activation_accelerator.cpp:464]   --->   Operation 66 'store' 'store_ln464' <Predicate = (trunc_ln464 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 67 'br' 'br_ln464' <Predicate = (trunc_ln464 == 1)> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_24" [activation_accelerator.cpp:464]   --->   Operation 68 'store' 'store_ln464' <Predicate = (trunc_ln464 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 69 'br' 'br_ln464' <Predicate = (trunc_ln464 == 0)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (1.23ns)   --->   "%store_ln464 = store i16 %trunc_ln, i7 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_31" [activation_accelerator.cpp:464]   --->   Operation 70 'store' 'store_ln464' <Predicate = (trunc_ln464 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln464 = br void %arrayidx4524.exit" [activation_accelerator.cpp:464]   --->   Operation 71 'br' 'br_ln464' <Predicate = (trunc_ln464 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.37ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:464) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln458', activation_accelerator.cpp:458) [20]  (0.798 ns)
	'store' operation ('store_ln458', activation_accelerator.cpp:458) of variable 'add_ln458', activation_accelerator.cpp:458 on local variable 'i' [69]  (0.427 ns)
	blocking operation 0.146 ns on control path)

 <State 2>: 1.75ns
The critical path consists of the following:
	fifo read operation ('exp_stream_read', activation_accelerator.cpp:460) on port 'exp_stream' (activation_accelerator.cpp:460) [25]  (1.75 ns)

 <State 3>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 4>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 5>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 7>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 8>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 9>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 10>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 11>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('div', activation_accelerator.cpp:462) [29]  (7.06 ns)

 <State 12>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_29', activation_accelerator.cpp:464) [39]  (0 ns)
	'store' operation ('store_ln464', activation_accelerator.cpp:464) of variable 'trunc_ln', activation_accelerator.cpp:464 on array 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2' [48]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
