{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 22:34:51 2019 " "Info: Processing started: Thu Oct 17 22:34:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoCPU -c ProjetoCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2de26pra28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2de26pra28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2de26pra28 " "Info: Found entity 1: ShiftLeft2de26pra28" {  } { { "ShiftLeft2de26pra28.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ShiftLeft2de26pra28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft2de32pra32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft2de32pra32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2de32pra32 " "Info: Found entity 1: ShiftLeft2de32pra32" {  } { { "ShiftLeft2de32pra32.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ShiftLeft2de32pra32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend1to32bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend1to32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend1to32bits " "Info: Found entity 1: SignExtend1to32bits" {  } { { "SignExtend1to32bits.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/SignExtend1to32bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend16to32bits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file signextend16to32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend16to32bits " "Info: Found entity 1: SignExtend16to32bits" {  } { { "SignExtend16to32bits.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/SignExtend16to32bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hardware.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Hardware " "Info: Found entity 1: Hardware" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrcb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrcb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcB " "Info: Found entity 1: ALUSrcB" {  } { { "ALUSrcB.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ALUSrcB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alusrca.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alusrca.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSrcA " "Info: Found entity 1: ALUSrcA" {  } { { "ALUSrcA.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ALUSrcA.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datasrc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file datasrc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataSrc " "Info: Found entity 1: DataSrc" {  } { { "DataSrc.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/DataSrc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegDst " "Info: Found entity 1: RegDst" {  } { { "RegDst.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/RegDst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.v" { { "Info" "ISGN_ENTITY_NAME" "1 IorD " "Info: Found entity 1: IorD" {  } { { "IorD.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/IorD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pcsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCSource " "Info: Found entity 1: PCSource" {  } { { "PCSource.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/PCSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "overflow OVERFLOW Controle.sv(1) " "Info (10281): Verilog HDL Declaration information at Controle.sv(1): object \"overflow\" differs only in case from object \"OVERFLOW\" in the same scope" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftsource.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftsource.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftSource " "Info: Found entity 1: ShiftSource" {  } { { "ShiftSource.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ShiftSource.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftamount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftamount.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftAmount " "Info: Found entity 1: ShiftAmount" {  } { { "ShiftAmount.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ShiftAmount.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatinst.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concatinst.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConcatInst " "Info: Found entity 1: ConcatInst" {  } { { "ConcatInst.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ConcatInst.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatjump.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file concatjump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConcatJump " "Info: Found entity 1: ConcatJump" {  } { { "ConcatJump.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ConcatJump.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 LS " "Info: Found entity 1: LS" {  } { { "LS.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/LS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ss.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 SS " "Info: Found entity 1: SS" {  } { { "SS.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/SS.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hardware " "Info: Elaborating entity \"Hardware\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "Data\[31..0\] SS inst15 \"SSControl\[1..0\]\" (ID Controle:inst4) " "Error: Width mismatch in port \"Data\[31..0\]\" of instance \"inst15\" and type SS -- source is \"\"SSControl\[1..0\]\" (ID Controle:inst4)\"" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -1648 -552 -552 -168 "" "" } { -168 -552 584 -168 "" "" } { -1648 1136 1136 -1128 "" "" } { -1648 -552 1136 -1648 "" "" } { -1128 960 1440 -920 "inst4" "" } { -216 584 808 -120 "inst15" "" } } } }  } 0 0 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ProjetoCPU.map.smsg " "Info: Generated suppressed messages file C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ProjetoCPU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Error: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 17 22:34:53 2019 " "Error: Processing ended: Thu Oct 17 22:34:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
