

================================================================
== Vivado HLS Report for 'Loop_BRAM_LOOP_proc1'
================================================================
* Date:           Tue Aug 18 20:50:05 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Cache_Plate
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 11.10 ns | 3.634 ns |   1.39 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    25201|    25201| 0.280 ms | 0.280 ms |  25201|  25201|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- BRAM_LOOP     |    25200|    25200|         7|          -|          -|  3600|    no    |
        | + BRAM_LOOP.1  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     48|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      56|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      56|    135|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_166_p2                       |     +    |      0|  0|  17|          13|           2|
    |j_fu_138_p2                       |     +    |      0|  0|  12|           3|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln47_fu_132_p2               |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  48|          25|          13|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  27|          5|    1|          5|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |  15|          3|    1|          3|
    |buffer_V_WEN_A                    |   9|          2|    4|          8|
    |gray_plate_data_stream_0_V_blk_n  |   9|          2|    1|          2|
    |i_0_reg_97                        |   9|          2|   13|         26|
    |j_0_reg_109                       |   9|          2|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  87|         18|   24|         52|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_97               |  13|   0|   13|          0|
    |icmp_ln47_reg_182        |   1|   0|    1|          0|
    |j_0_reg_109              |   3|   0|    3|          0|
    |store_V_1_fu_74          |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  56|   0|   56|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                              |  in |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|ap_rst                              |  in |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|ap_start                            |  in |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|ap_done                             | out |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|ap_continue                         |  in |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|ap_idle                             | out |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|ap_ready                            | out |    1| ap_ctrl_hs |    Loop_BRAM_LOOP_proc1    | return value |
|buffer_V_Addr_A                     | out |   32|    bram    |          buffer_V          |     array    |
|buffer_V_EN_A                       | out |    1|    bram    |          buffer_V          |     array    |
|buffer_V_WEN_A                      | out |    4|    bram    |          buffer_V          |     array    |
|buffer_V_Din_A                      | out |   32|    bram    |          buffer_V          |     array    |
|buffer_V_Dout_A                     |  in |   32|    bram    |          buffer_V          |     array    |
|gray_plate_data_stream_0_V_dout     |  in |    8|   ap_fifo  | gray_plate_data_stream_0_V |    pointer   |
|gray_plate_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | gray_plate_data_stream_0_V |    pointer   |
|gray_plate_data_stream_0_V_read     | out |    1|   ap_fifo  | gray_plate_data_stream_0_V |    pointer   |
+------------------------------------+-----+-----+------------+----------------------------+--------------+

