module no_input_names (
	input wire [3:0] in,
	output wire [0:0] out,
);
	
	assign out[0] = (in[1] & in[3]) | (in[0] & in[2] & in[3]);
	
endmodule
