|FPGA_DCOLLIDE_MEMORY
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
LEDG[0] <= rstOut_w.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= memoryController:memcontrol.address
LEDG[2] <= memoryController:memcontrol.address
LEDG[3] <= memoryController:memcontrol.address
LEDG[4] <= memoryController:memcontrol.address
LEDG[5] <= memoryController:memcontrol.address
LEDG[6] <= fm_w.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= memoryController:memcontrol.output_enable
LEDG[8] <= <GND>
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN2
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => ~NO_FANOUT~
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
HEX6[0] <= <GND>
HEX6[1] <= <GND>
HEX6[2] <= <GND>
HEX6[3] <= <GND>
HEX6[4] <= <GND>
HEX6[5] <= <GND>
HEX6[6] <= <GND>
HEX7[0] <= <GND>
HEX7[1] <= <GND>
HEX7[2] <= <GND>
HEX7[3] <= <GND>
HEX7[4] <= <GND>
HEX7[5] <= <GND>
HEX7[6] <= <GND>
UART_CTS => ~NO_FANOUT~
UART_RTS <= <GND>
UART_RXD => ~NO_FANOUT~
UART_TXD <= <GND>
GPIO[0] <> <UNC>
GPIO[1] <> <UNC>
GPIO[2] <> <UNC>
GPIO[3] <> <UNC>
GPIO[4] <> <UNC>
GPIO[5] <> <UNC>
GPIO[6] <> <UNC>
GPIO[7] <> <UNC>
GPIO[8] <> <UNC>
GPIO[9] <> <UNC>
GPIO[10] <> <UNC>
GPIO[11] <> <UNC>
GPIO[12] <> <UNC>
GPIO[13] <> <UNC>
GPIO[14] <> <UNC>
GPIO[15] <> <UNC>
GPIO[16] <> <UNC>
GPIO[17] <> <UNC>
GPIO[18] <> <UNC>
GPIO[19] <> <UNC>
GPIO[20] <> <UNC>
GPIO[21] <> <UNC>
GPIO[22] <> <UNC>
GPIO[23] <> <UNC>
GPIO[24] <> <UNC>
GPIO[25] <> <UNC>
GPIO[26] <> <UNC>
GPIO[27] <> <UNC>
GPIO[28] <> <UNC>
GPIO[29] <> <UNC>
GPIO[30] <> <UNC>
GPIO[31] <> <UNC>
GPIO[32] <> <UNC>
GPIO[33] <> <UNC>
GPIO[34] <> <UNC>
GPIO[35] <> <UNC>


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0
out_data[0] <= out_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= out_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= out_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= out_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= out_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= out_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= out_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= out_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= out_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= out_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= out_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= out_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_rdy <= out_rdy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_tx_rdy:jtag0|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag11|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag21|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag31|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag41|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag51|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag61|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag71|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81
in_debug[0] => shift_dr_out.DATAB
in_debug[1] => shift_dr_out.DATAB
in_debug[2] => shift_dr_out.DATAB
in_debug[3] => shift_dr_out.DATAB
in_debug[4] => shift_dr_out.DATAB
in_debug[5] => shift_dr_out.DATAB
in_debug[6] => shift_dr_out.DATAB
in_debug[7] => shift_dr_out.DATAB
in_debug[8] => shift_dr_out.DATAB
in_debug[9] => shift_dr_out.DATAB
in_debug[10] => shift_dr_out.DATAB
in_debug[11] => shift_dr_out.DATAB
in_debug[12] => shift_dr_out.DATAB
in_debug[13] => shift_dr_out.DATAB
in_debug[14] => shift_dr_out.DATAB
in_debug[15] => shift_dr_out.DATAB
in_debug[16] => shift_dr_out.DATAB
in_debug[17] => shift_dr_out.DATAB
in_debug[18] => shift_dr_out.DATAB
in_debug[19] => shift_dr_out.DATAB
in_debug[20] => shift_dr_out.DATAB
in_debug[21] => shift_dr_out.DATAB
in_debug[22] => shift_dr_out.DATAB
in_debug[23] => shift_dr_out.DATAB
in_debug[24] => shift_dr_out.DATAB
in_debug[25] => shift_dr_out.DATAB
in_debug[26] => shift_dr_out.DATAB
in_debug[27] => shift_dr_out.DATAB
in_debug[28] => shift_dr_out.DATAB
in_debug[29] => shift_dr_out.DATAB
in_debug[30] => shift_dr_out.DATAB
in_debug[31] => shift_dr_out.DATAB


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
tdo => tdo.IN1
ir_in[0] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[1] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
ir_in[2] <= sld_virtual_jtag:sld_virtual_jtag_component.ir_in
tck <= sld_virtual_jtag:sld_virtual_jtag_component.tck
tdi <= sld_virtual_jtag:sld_virtual_jtag_component.tdi
virtual_state_cdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cdr
virtual_state_cir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_cir
virtual_state_e1dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e1dr
virtual_state_e2dr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_e2dr
virtual_state_pdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_pdr
virtual_state_sdr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_sdr
virtual_state_udr <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_udr
virtual_state_uir <= sld_virtual_jtag:sld_virtual_jtag_component.virtual_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component
tck <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tck
tdi <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tdi
ir_in[0] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[1] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
ir_in[2] <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.virtual_state_uir
tms <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.tms
jtag_state_tlr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst.jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst
tck <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tck
tdi <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tdi
ir_in[0] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[1] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
ir_in[2] <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_ir_in
tdo => tdo.IN1
ir_out[0] => ir_out[0].IN1
ir_out[1] => ir_out[1].IN1
ir_out[2] => ir_out[2].IN1
virtual_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cdr
virtual_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_sdr
virtual_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e1dr
virtual_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_pdr
virtual_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_e2dr
virtual_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_udr
virtual_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_cir
virtual_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_virtual_state_uir
tms <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_tms
jtag_state_tlr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_tlr
jtag_state_rti <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_rti
jtag_state_sdrs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdrs
jtag_state_cdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cdr
jtag_state_sdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sdr
jtag_state_e1dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1dr
jtag_state_pdr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pdr
jtag_state_e2dr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2dr
jtag_state_udr <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_udr
jtag_state_sirs <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sirs
jtag_state_cir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_cir
jtag_state_sir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_sir
jtag_state_e1ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e1ir
jtag_state_pir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_pir
jtag_state_e2ir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_e2ir
jtag_state_uir <= sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst.usr_jtag_state_uir


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst
usr_tck <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
usr_tdi <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tdi
usr_ir_in[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_ir_in[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_ir_in
usr_tdo => adapted_tdo.IN1
usr_ir_out[0] => adapted_ir_out[0].IN1
usr_ir_out[1] => adapted_ir_out[1].IN1
usr_ir_out[2] => adapted_ir_out[2].IN1
usr_virtual_state_cdr <= virtual_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_sdr <= virtual_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e1dr <= virtual_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_pdr <= virtual_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_e2dr <= virtual_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_udr <= virtual_state_udr.DB_MAX_OUTPUT_PORT_TYPE
usr_virtual_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_virtual_state_uir <= virtual_state_uir.DB_MAX_OUTPUT_PORT_TYPE
usr_tms <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tms
usr_jtag_state_tlr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_tlr
usr_jtag_state_rti <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_rti
usr_jtag_state_sdrs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdrs
usr_jtag_state_cdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cdr
usr_jtag_state_sdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sdr
usr_jtag_state_e1dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1dr
usr_jtag_state_pdr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pdr
usr_jtag_state_e2dr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2dr
usr_jtag_state_udr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_udr
usr_jtag_state_sirs <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sirs
usr_jtag_state_cir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_cir
usr_jtag_state_sir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_sir
usr_jtag_state_e1ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e1ir
usr_jtag_state_pir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_pir
usr_jtag_state_e2ir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_e2ir
usr_jtag_state_uir <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_jtag_state_uir
raw_tck => raw_tck.IN1
raw_tms => raw_tms.IN1
tdi => tdi.IN1
jtag_state_tlr => jtag_state_tlr.IN1
jtag_state_rti => jtag_state_rti.IN1
jtag_state_sdrs => jtag_state_sdrs.IN1
jtag_state_cdr => jtag_state_cdr.IN1
jtag_state_sdr => jtag_state_sdr.IN1
jtag_state_e1dr => jtag_state_e1dr.IN1
jtag_state_pdr => jtag_state_pdr.IN1
jtag_state_e2dr => jtag_state_e2dr.IN1
jtag_state_udr => jtag_state_udr.IN1
jtag_state_sirs => jtag_state_sirs.IN1
jtag_state_cir => jtag_state_cir.IN1
jtag_state_sir => jtag_state_sir.IN1
jtag_state_e1ir => jtag_state_e1ir.IN1
jtag_state_pir => jtag_state_pir.IN1
jtag_state_e2ir => jtag_state_e2ir.IN1
jtag_state_uir => jtag_state_uir.IN1
usr1 => usr1.IN1
clr => clr.IN1
ena => ena.IN1
ir_in[0] => ir_in[0].IN1
ir_in[1] => ir_in[1].IN1
ir_in[2] => ir_in[2].IN1
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]


|FPGA_DCOLLIDE_MEMORY|jtag_debug:jtag81|myjtag:myjtag_inst|sld_virtual_jtag:sld_virtual_jtag_component|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN


|FPGA_DCOLLIDE_MEMORY|rst_Ctrl:reset
rst => rstOut~reg0.PRESET
rst => state~3.DATAIN
cs => next_state.0001.DATAB
cs => next_state.0000.DATAA
cs => next_state.0000.DATAB
cs => next_state.0001.DATAA
clk => rstOut~reg0.CLK
clk => state~1.DATAIN
done_collide => ~NO_FANOUT~
rstOut <= rstOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|ram_sp_sr_sw:memory
clk => data_out7[0].CLK
clk => data_out7[1].CLK
clk => data_out7[2].CLK
clk => data_out7[3].CLK
clk => data_out7[4].CLK
clk => data_out7[5].CLK
clk => data_out7[6].CLK
clk => data_out7[7].CLK
clk => data_out7[8].CLK
clk => data_out7[9].CLK
clk => data_out7[10].CLK
clk => data_out7[11].CLK
clk => data_out7[12].CLK
clk => data_out7[13].CLK
clk => data_out7[14].CLK
clk => data_out7[15].CLK
clk => data_out7[16].CLK
clk => data_out7[17].CLK
clk => data_out7[18].CLK
clk => data_out7[19].CLK
clk => data_out7[20].CLK
clk => data_out7[21].CLK
clk => data_out7[22].CLK
clk => data_out7[23].CLK
clk => data_out7[24].CLK
clk => data_out7[25].CLK
clk => data_out7[26].CLK
clk => data_out7[27].CLK
clk => data_out7[28].CLK
clk => data_out7[29].CLK
clk => data_out7[30].CLK
clk => data_out7[31].CLK
clk => data_out6[0].CLK
clk => data_out6[1].CLK
clk => data_out6[2].CLK
clk => data_out6[3].CLK
clk => data_out6[4].CLK
clk => data_out6[5].CLK
clk => data_out6[6].CLK
clk => data_out6[7].CLK
clk => data_out6[8].CLK
clk => data_out6[9].CLK
clk => data_out6[10].CLK
clk => data_out6[11].CLK
clk => data_out6[12].CLK
clk => data_out6[13].CLK
clk => data_out6[14].CLK
clk => data_out6[15].CLK
clk => data_out6[16].CLK
clk => data_out6[17].CLK
clk => data_out6[18].CLK
clk => data_out6[19].CLK
clk => data_out6[20].CLK
clk => data_out6[21].CLK
clk => data_out6[22].CLK
clk => data_out6[23].CLK
clk => data_out6[24].CLK
clk => data_out6[25].CLK
clk => data_out6[26].CLK
clk => data_out6[27].CLK
clk => data_out6[28].CLK
clk => data_out6[29].CLK
clk => data_out6[30].CLK
clk => data_out6[31].CLK
clk => data_out5[0].CLK
clk => data_out5[1].CLK
clk => data_out5[2].CLK
clk => data_out5[3].CLK
clk => data_out5[4].CLK
clk => data_out5[5].CLK
clk => data_out5[6].CLK
clk => data_out5[7].CLK
clk => data_out5[8].CLK
clk => data_out5[9].CLK
clk => data_out5[10].CLK
clk => data_out5[11].CLK
clk => data_out5[12].CLK
clk => data_out5[13].CLK
clk => data_out5[14].CLK
clk => data_out5[15].CLK
clk => data_out5[16].CLK
clk => data_out5[17].CLK
clk => data_out5[18].CLK
clk => data_out5[19].CLK
clk => data_out5[20].CLK
clk => data_out5[21].CLK
clk => data_out5[22].CLK
clk => data_out5[23].CLK
clk => data_out5[24].CLK
clk => data_out5[25].CLK
clk => data_out5[26].CLK
clk => data_out5[27].CLK
clk => data_out5[28].CLK
clk => data_out5[29].CLK
clk => data_out5[30].CLK
clk => data_out5[31].CLK
clk => data_out4[0].CLK
clk => data_out4[1].CLK
clk => data_out4[2].CLK
clk => data_out4[3].CLK
clk => data_out4[4].CLK
clk => data_out4[5].CLK
clk => data_out4[6].CLK
clk => data_out4[7].CLK
clk => data_out4[8].CLK
clk => data_out4[9].CLK
clk => data_out4[10].CLK
clk => data_out4[11].CLK
clk => data_out4[12].CLK
clk => data_out4[13].CLK
clk => data_out4[14].CLK
clk => data_out4[15].CLK
clk => data_out4[16].CLK
clk => data_out4[17].CLK
clk => data_out4[18].CLK
clk => data_out4[19].CLK
clk => data_out4[20].CLK
clk => data_out4[21].CLK
clk => data_out4[22].CLK
clk => data_out4[23].CLK
clk => data_out4[24].CLK
clk => data_out4[25].CLK
clk => data_out4[26].CLK
clk => data_out4[27].CLK
clk => data_out4[28].CLK
clk => data_out4[29].CLK
clk => data_out4[30].CLK
clk => data_out4[31].CLK
clk => data_out3[0].CLK
clk => data_out3[1].CLK
clk => data_out3[2].CLK
clk => data_out3[3].CLK
clk => data_out3[4].CLK
clk => data_out3[5].CLK
clk => data_out3[6].CLK
clk => data_out3[7].CLK
clk => data_out3[8].CLK
clk => data_out3[9].CLK
clk => data_out3[10].CLK
clk => data_out3[11].CLK
clk => data_out3[12].CLK
clk => data_out3[13].CLK
clk => data_out3[14].CLK
clk => data_out3[15].CLK
clk => data_out3[16].CLK
clk => data_out3[17].CLK
clk => data_out3[18].CLK
clk => data_out3[19].CLK
clk => data_out3[20].CLK
clk => data_out3[21].CLK
clk => data_out3[22].CLK
clk => data_out3[23].CLK
clk => data_out3[24].CLK
clk => data_out3[25].CLK
clk => data_out3[26].CLK
clk => data_out3[27].CLK
clk => data_out3[28].CLK
clk => data_out3[29].CLK
clk => data_out3[30].CLK
clk => data_out3[31].CLK
clk => data_out2[0].CLK
clk => data_out2[1].CLK
clk => data_out2[2].CLK
clk => data_out2[3].CLK
clk => data_out2[4].CLK
clk => data_out2[5].CLK
clk => data_out2[6].CLK
clk => data_out2[7].CLK
clk => data_out2[8].CLK
clk => data_out2[9].CLK
clk => data_out2[10].CLK
clk => data_out2[11].CLK
clk => data_out2[12].CLK
clk => data_out2[13].CLK
clk => data_out2[14].CLK
clk => data_out2[15].CLK
clk => data_out2[16].CLK
clk => data_out2[17].CLK
clk => data_out2[18].CLK
clk => data_out2[19].CLK
clk => data_out2[20].CLK
clk => data_out2[21].CLK
clk => data_out2[22].CLK
clk => data_out2[23].CLK
clk => data_out2[24].CLK
clk => data_out2[25].CLK
clk => data_out2[26].CLK
clk => data_out2[27].CLK
clk => data_out2[28].CLK
clk => data_out2[29].CLK
clk => data_out2[30].CLK
clk => data_out2[31].CLK
clk => data_out1[0].CLK
clk => data_out1[1].CLK
clk => data_out1[2].CLK
clk => data_out1[3].CLK
clk => data_out1[4].CLK
clk => data_out1[5].CLK
clk => data_out1[6].CLK
clk => data_out1[7].CLK
clk => data_out1[8].CLK
clk => data_out1[9].CLK
clk => data_out1[10].CLK
clk => data_out1[11].CLK
clk => data_out1[12].CLK
clk => data_out1[13].CLK
clk => data_out1[14].CLK
clk => data_out1[15].CLK
clk => data_out1[16].CLK
clk => data_out1[17].CLK
clk => data_out1[18].CLK
clk => data_out1[19].CLK
clk => data_out1[20].CLK
clk => data_out1[21].CLK
clk => data_out1[22].CLK
clk => data_out1[23].CLK
clk => data_out1[24].CLK
clk => data_out1[25].CLK
clk => data_out1[26].CLK
clk => data_out1[27].CLK
clk => data_out1[28].CLK
clk => data_out1[29].CLK
clk => data_out1[30].CLK
clk => data_out1[31].CLK
clk => data_out0[0].CLK
clk => data_out0[1].CLK
clk => data_out0[2].CLK
clk => data_out0[3].CLK
clk => data_out0[4].CLK
clk => data_out0[5].CLK
clk => data_out0[6].CLK
clk => data_out0[7].CLK
clk => data_out0[8].CLK
clk => data_out0[9].CLK
clk => data_out0[10].CLK
clk => data_out0[11].CLK
clk => data_out0[12].CLK
clk => data_out0[13].CLK
clk => data_out0[14].CLK
clk => data_out0[15].CLK
clk => data_out0[16].CLK
clk => data_out0[17].CLK
clk => data_out0[18].CLK
clk => data_out0[19].CLK
clk => data_out0[20].CLK
clk => data_out0[21].CLK
clk => data_out0[22].CLK
clk => data_out0[23].CLK
clk => data_out0[24].CLK
clk => data_out0[25].CLK
clk => data_out0[26].CLK
clk => data_out0[27].CLK
clk => data_out0[28].CLK
clk => data_out0[29].CLK
clk => data_out0[30].CLK
clk => data_out0[31].CLK
clk => write_done~reg0.CLK
clk => mem[31][0].CLK
clk => mem[31][1].CLK
clk => mem[31][2].CLK
clk => mem[31][3].CLK
clk => mem[31][4].CLK
clk => mem[31][5].CLK
clk => mem[31][6].CLK
clk => mem[31][7].CLK
clk => mem[31][8].CLK
clk => mem[31][9].CLK
clk => mem[31][10].CLK
clk => mem[31][11].CLK
clk => mem[31][12].CLK
clk => mem[31][13].CLK
clk => mem[31][14].CLK
clk => mem[31][15].CLK
clk => mem[31][16].CLK
clk => mem[31][17].CLK
clk => mem[31][18].CLK
clk => mem[31][19].CLK
clk => mem[31][20].CLK
clk => mem[31][21].CLK
clk => mem[31][22].CLK
clk => mem[31][23].CLK
clk => mem[31][24].CLK
clk => mem[31][25].CLK
clk => mem[31][26].CLK
clk => mem[31][27].CLK
clk => mem[31][28].CLK
clk => mem[31][29].CLK
clk => mem[31][30].CLK
clk => mem[31][31].CLK
clk => mem[30][0].CLK
clk => mem[30][1].CLK
clk => mem[30][2].CLK
clk => mem[30][3].CLK
clk => mem[30][4].CLK
clk => mem[30][5].CLK
clk => mem[30][6].CLK
clk => mem[30][7].CLK
clk => mem[30][8].CLK
clk => mem[30][9].CLK
clk => mem[30][10].CLK
clk => mem[30][11].CLK
clk => mem[30][12].CLK
clk => mem[30][13].CLK
clk => mem[30][14].CLK
clk => mem[30][15].CLK
clk => mem[30][16].CLK
clk => mem[30][17].CLK
clk => mem[30][18].CLK
clk => mem[30][19].CLK
clk => mem[30][20].CLK
clk => mem[30][21].CLK
clk => mem[30][22].CLK
clk => mem[30][23].CLK
clk => mem[30][24].CLK
clk => mem[30][25].CLK
clk => mem[30][26].CLK
clk => mem[30][27].CLK
clk => mem[30][28].CLK
clk => mem[30][29].CLK
clk => mem[30][30].CLK
clk => mem[30][31].CLK
clk => mem[29][0].CLK
clk => mem[29][1].CLK
clk => mem[29][2].CLK
clk => mem[29][3].CLK
clk => mem[29][4].CLK
clk => mem[29][5].CLK
clk => mem[29][6].CLK
clk => mem[29][7].CLK
clk => mem[29][8].CLK
clk => mem[29][9].CLK
clk => mem[29][10].CLK
clk => mem[29][11].CLK
clk => mem[29][12].CLK
clk => mem[29][13].CLK
clk => mem[29][14].CLK
clk => mem[29][15].CLK
clk => mem[29][16].CLK
clk => mem[29][17].CLK
clk => mem[29][18].CLK
clk => mem[29][19].CLK
clk => mem[29][20].CLK
clk => mem[29][21].CLK
clk => mem[29][22].CLK
clk => mem[29][23].CLK
clk => mem[29][24].CLK
clk => mem[29][25].CLK
clk => mem[29][26].CLK
clk => mem[29][27].CLK
clk => mem[29][28].CLK
clk => mem[29][29].CLK
clk => mem[29][30].CLK
clk => mem[29][31].CLK
clk => mem[28][0].CLK
clk => mem[28][1].CLK
clk => mem[28][2].CLK
clk => mem[28][3].CLK
clk => mem[28][4].CLK
clk => mem[28][5].CLK
clk => mem[28][6].CLK
clk => mem[28][7].CLK
clk => mem[28][8].CLK
clk => mem[28][9].CLK
clk => mem[28][10].CLK
clk => mem[28][11].CLK
clk => mem[28][12].CLK
clk => mem[28][13].CLK
clk => mem[28][14].CLK
clk => mem[28][15].CLK
clk => mem[28][16].CLK
clk => mem[28][17].CLK
clk => mem[28][18].CLK
clk => mem[28][19].CLK
clk => mem[28][20].CLK
clk => mem[28][21].CLK
clk => mem[28][22].CLK
clk => mem[28][23].CLK
clk => mem[28][24].CLK
clk => mem[28][25].CLK
clk => mem[28][26].CLK
clk => mem[28][27].CLK
clk => mem[28][28].CLK
clk => mem[28][29].CLK
clk => mem[28][30].CLK
clk => mem[28][31].CLK
clk => mem[27][0].CLK
clk => mem[27][1].CLK
clk => mem[27][2].CLK
clk => mem[27][3].CLK
clk => mem[27][4].CLK
clk => mem[27][5].CLK
clk => mem[27][6].CLK
clk => mem[27][7].CLK
clk => mem[27][8].CLK
clk => mem[27][9].CLK
clk => mem[27][10].CLK
clk => mem[27][11].CLK
clk => mem[27][12].CLK
clk => mem[27][13].CLK
clk => mem[27][14].CLK
clk => mem[27][15].CLK
clk => mem[27][16].CLK
clk => mem[27][17].CLK
clk => mem[27][18].CLK
clk => mem[27][19].CLK
clk => mem[27][20].CLK
clk => mem[27][21].CLK
clk => mem[27][22].CLK
clk => mem[27][23].CLK
clk => mem[27][24].CLK
clk => mem[27][25].CLK
clk => mem[27][26].CLK
clk => mem[27][27].CLK
clk => mem[27][28].CLK
clk => mem[27][29].CLK
clk => mem[27][30].CLK
clk => mem[27][31].CLK
clk => mem[26][0].CLK
clk => mem[26][1].CLK
clk => mem[26][2].CLK
clk => mem[26][3].CLK
clk => mem[26][4].CLK
clk => mem[26][5].CLK
clk => mem[26][6].CLK
clk => mem[26][7].CLK
clk => mem[26][8].CLK
clk => mem[26][9].CLK
clk => mem[26][10].CLK
clk => mem[26][11].CLK
clk => mem[26][12].CLK
clk => mem[26][13].CLK
clk => mem[26][14].CLK
clk => mem[26][15].CLK
clk => mem[26][16].CLK
clk => mem[26][17].CLK
clk => mem[26][18].CLK
clk => mem[26][19].CLK
clk => mem[26][20].CLK
clk => mem[26][21].CLK
clk => mem[26][22].CLK
clk => mem[26][23].CLK
clk => mem[26][24].CLK
clk => mem[26][25].CLK
clk => mem[26][26].CLK
clk => mem[26][27].CLK
clk => mem[26][28].CLK
clk => mem[26][29].CLK
clk => mem[26][30].CLK
clk => mem[26][31].CLK
clk => mem[25][0].CLK
clk => mem[25][1].CLK
clk => mem[25][2].CLK
clk => mem[25][3].CLK
clk => mem[25][4].CLK
clk => mem[25][5].CLK
clk => mem[25][6].CLK
clk => mem[25][7].CLK
clk => mem[25][8].CLK
clk => mem[25][9].CLK
clk => mem[25][10].CLK
clk => mem[25][11].CLK
clk => mem[25][12].CLK
clk => mem[25][13].CLK
clk => mem[25][14].CLK
clk => mem[25][15].CLK
clk => mem[25][16].CLK
clk => mem[25][17].CLK
clk => mem[25][18].CLK
clk => mem[25][19].CLK
clk => mem[25][20].CLK
clk => mem[25][21].CLK
clk => mem[25][22].CLK
clk => mem[25][23].CLK
clk => mem[25][24].CLK
clk => mem[25][25].CLK
clk => mem[25][26].CLK
clk => mem[25][27].CLK
clk => mem[25][28].CLK
clk => mem[25][29].CLK
clk => mem[25][30].CLK
clk => mem[25][31].CLK
clk => mem[24][0].CLK
clk => mem[24][1].CLK
clk => mem[24][2].CLK
clk => mem[24][3].CLK
clk => mem[24][4].CLK
clk => mem[24][5].CLK
clk => mem[24][6].CLK
clk => mem[24][7].CLK
clk => mem[24][8].CLK
clk => mem[24][9].CLK
clk => mem[24][10].CLK
clk => mem[24][11].CLK
clk => mem[24][12].CLK
clk => mem[24][13].CLK
clk => mem[24][14].CLK
clk => mem[24][15].CLK
clk => mem[24][16].CLK
clk => mem[24][17].CLK
clk => mem[24][18].CLK
clk => mem[24][19].CLK
clk => mem[24][20].CLK
clk => mem[24][21].CLK
clk => mem[24][22].CLK
clk => mem[24][23].CLK
clk => mem[24][24].CLK
clk => mem[24][25].CLK
clk => mem[24][26].CLK
clk => mem[24][27].CLK
clk => mem[24][28].CLK
clk => mem[24][29].CLK
clk => mem[24][30].CLK
clk => mem[24][31].CLK
clk => mem[23][0].CLK
clk => mem[23][1].CLK
clk => mem[23][2].CLK
clk => mem[23][3].CLK
clk => mem[23][4].CLK
clk => mem[23][5].CLK
clk => mem[23][6].CLK
clk => mem[23][7].CLK
clk => mem[23][8].CLK
clk => mem[23][9].CLK
clk => mem[23][10].CLK
clk => mem[23][11].CLK
clk => mem[23][12].CLK
clk => mem[23][13].CLK
clk => mem[23][14].CLK
clk => mem[23][15].CLK
clk => mem[23][16].CLK
clk => mem[23][17].CLK
clk => mem[23][18].CLK
clk => mem[23][19].CLK
clk => mem[23][20].CLK
clk => mem[23][21].CLK
clk => mem[23][22].CLK
clk => mem[23][23].CLK
clk => mem[23][24].CLK
clk => mem[23][25].CLK
clk => mem[23][26].CLK
clk => mem[23][27].CLK
clk => mem[23][28].CLK
clk => mem[23][29].CLK
clk => mem[23][30].CLK
clk => mem[23][31].CLK
clk => mem[22][0].CLK
clk => mem[22][1].CLK
clk => mem[22][2].CLK
clk => mem[22][3].CLK
clk => mem[22][4].CLK
clk => mem[22][5].CLK
clk => mem[22][6].CLK
clk => mem[22][7].CLK
clk => mem[22][8].CLK
clk => mem[22][9].CLK
clk => mem[22][10].CLK
clk => mem[22][11].CLK
clk => mem[22][12].CLK
clk => mem[22][13].CLK
clk => mem[22][14].CLK
clk => mem[22][15].CLK
clk => mem[22][16].CLK
clk => mem[22][17].CLK
clk => mem[22][18].CLK
clk => mem[22][19].CLK
clk => mem[22][20].CLK
clk => mem[22][21].CLK
clk => mem[22][22].CLK
clk => mem[22][23].CLK
clk => mem[22][24].CLK
clk => mem[22][25].CLK
clk => mem[22][26].CLK
clk => mem[22][27].CLK
clk => mem[22][28].CLK
clk => mem[22][29].CLK
clk => mem[22][30].CLK
clk => mem[22][31].CLK
clk => mem[21][0].CLK
clk => mem[21][1].CLK
clk => mem[21][2].CLK
clk => mem[21][3].CLK
clk => mem[21][4].CLK
clk => mem[21][5].CLK
clk => mem[21][6].CLK
clk => mem[21][7].CLK
clk => mem[21][8].CLK
clk => mem[21][9].CLK
clk => mem[21][10].CLK
clk => mem[21][11].CLK
clk => mem[21][12].CLK
clk => mem[21][13].CLK
clk => mem[21][14].CLK
clk => mem[21][15].CLK
clk => mem[21][16].CLK
clk => mem[21][17].CLK
clk => mem[21][18].CLK
clk => mem[21][19].CLK
clk => mem[21][20].CLK
clk => mem[21][21].CLK
clk => mem[21][22].CLK
clk => mem[21][23].CLK
clk => mem[21][24].CLK
clk => mem[21][25].CLK
clk => mem[21][26].CLK
clk => mem[21][27].CLK
clk => mem[21][28].CLK
clk => mem[21][29].CLK
clk => mem[21][30].CLK
clk => mem[21][31].CLK
clk => mem[20][0].CLK
clk => mem[20][1].CLK
clk => mem[20][2].CLK
clk => mem[20][3].CLK
clk => mem[20][4].CLK
clk => mem[20][5].CLK
clk => mem[20][6].CLK
clk => mem[20][7].CLK
clk => mem[20][8].CLK
clk => mem[20][9].CLK
clk => mem[20][10].CLK
clk => mem[20][11].CLK
clk => mem[20][12].CLK
clk => mem[20][13].CLK
clk => mem[20][14].CLK
clk => mem[20][15].CLK
clk => mem[20][16].CLK
clk => mem[20][17].CLK
clk => mem[20][18].CLK
clk => mem[20][19].CLK
clk => mem[20][20].CLK
clk => mem[20][21].CLK
clk => mem[20][22].CLK
clk => mem[20][23].CLK
clk => mem[20][24].CLK
clk => mem[20][25].CLK
clk => mem[20][26].CLK
clk => mem[20][27].CLK
clk => mem[20][28].CLK
clk => mem[20][29].CLK
clk => mem[20][30].CLK
clk => mem[20][31].CLK
clk => mem[19][0].CLK
clk => mem[19][1].CLK
clk => mem[19][2].CLK
clk => mem[19][3].CLK
clk => mem[19][4].CLK
clk => mem[19][5].CLK
clk => mem[19][6].CLK
clk => mem[19][7].CLK
clk => mem[19][8].CLK
clk => mem[19][9].CLK
clk => mem[19][10].CLK
clk => mem[19][11].CLK
clk => mem[19][12].CLK
clk => mem[19][13].CLK
clk => mem[19][14].CLK
clk => mem[19][15].CLK
clk => mem[19][16].CLK
clk => mem[19][17].CLK
clk => mem[19][18].CLK
clk => mem[19][19].CLK
clk => mem[19][20].CLK
clk => mem[19][21].CLK
clk => mem[19][22].CLK
clk => mem[19][23].CLK
clk => mem[19][24].CLK
clk => mem[19][25].CLK
clk => mem[19][26].CLK
clk => mem[19][27].CLK
clk => mem[19][28].CLK
clk => mem[19][29].CLK
clk => mem[19][30].CLK
clk => mem[19][31].CLK
clk => mem[18][0].CLK
clk => mem[18][1].CLK
clk => mem[18][2].CLK
clk => mem[18][3].CLK
clk => mem[18][4].CLK
clk => mem[18][5].CLK
clk => mem[18][6].CLK
clk => mem[18][7].CLK
clk => mem[18][8].CLK
clk => mem[18][9].CLK
clk => mem[18][10].CLK
clk => mem[18][11].CLK
clk => mem[18][12].CLK
clk => mem[18][13].CLK
clk => mem[18][14].CLK
clk => mem[18][15].CLK
clk => mem[18][16].CLK
clk => mem[18][17].CLK
clk => mem[18][18].CLK
clk => mem[18][19].CLK
clk => mem[18][20].CLK
clk => mem[18][21].CLK
clk => mem[18][22].CLK
clk => mem[18][23].CLK
clk => mem[18][24].CLK
clk => mem[18][25].CLK
clk => mem[18][26].CLK
clk => mem[18][27].CLK
clk => mem[18][28].CLK
clk => mem[18][29].CLK
clk => mem[18][30].CLK
clk => mem[18][31].CLK
clk => mem[17][0].CLK
clk => mem[17][1].CLK
clk => mem[17][2].CLK
clk => mem[17][3].CLK
clk => mem[17][4].CLK
clk => mem[17][5].CLK
clk => mem[17][6].CLK
clk => mem[17][7].CLK
clk => mem[17][8].CLK
clk => mem[17][9].CLK
clk => mem[17][10].CLK
clk => mem[17][11].CLK
clk => mem[17][12].CLK
clk => mem[17][13].CLK
clk => mem[17][14].CLK
clk => mem[17][15].CLK
clk => mem[17][16].CLK
clk => mem[17][17].CLK
clk => mem[17][18].CLK
clk => mem[17][19].CLK
clk => mem[17][20].CLK
clk => mem[17][21].CLK
clk => mem[17][22].CLK
clk => mem[17][23].CLK
clk => mem[17][24].CLK
clk => mem[17][25].CLK
clk => mem[17][26].CLK
clk => mem[17][27].CLK
clk => mem[17][28].CLK
clk => mem[17][29].CLK
clk => mem[17][30].CLK
clk => mem[17][31].CLK
clk => mem[16][0].CLK
clk => mem[16][1].CLK
clk => mem[16][2].CLK
clk => mem[16][3].CLK
clk => mem[16][4].CLK
clk => mem[16][5].CLK
clk => mem[16][6].CLK
clk => mem[16][7].CLK
clk => mem[16][8].CLK
clk => mem[16][9].CLK
clk => mem[16][10].CLK
clk => mem[16][11].CLK
clk => mem[16][12].CLK
clk => mem[16][13].CLK
clk => mem[16][14].CLK
clk => mem[16][15].CLK
clk => mem[16][16].CLK
clk => mem[16][17].CLK
clk => mem[16][18].CLK
clk => mem[16][19].CLK
clk => mem[16][20].CLK
clk => mem[16][21].CLK
clk => mem[16][22].CLK
clk => mem[16][23].CLK
clk => mem[16][24].CLK
clk => mem[16][25].CLK
clk => mem[16][26].CLK
clk => mem[16][27].CLK
clk => mem[16][28].CLK
clk => mem[16][29].CLK
clk => mem[16][30].CLK
clk => mem[16][31].CLK
clk => mem[15][0].CLK
clk => mem[15][1].CLK
clk => mem[15][2].CLK
clk => mem[15][3].CLK
clk => mem[15][4].CLK
clk => mem[15][5].CLK
clk => mem[15][6].CLK
clk => mem[15][7].CLK
clk => mem[15][8].CLK
clk => mem[15][9].CLK
clk => mem[15][10].CLK
clk => mem[15][11].CLK
clk => mem[15][12].CLK
clk => mem[15][13].CLK
clk => mem[15][14].CLK
clk => mem[15][15].CLK
clk => mem[15][16].CLK
clk => mem[15][17].CLK
clk => mem[15][18].CLK
clk => mem[15][19].CLK
clk => mem[15][20].CLK
clk => mem[15][21].CLK
clk => mem[15][22].CLK
clk => mem[15][23].CLK
clk => mem[15][24].CLK
clk => mem[15][25].CLK
clk => mem[15][26].CLK
clk => mem[15][27].CLK
clk => mem[15][28].CLK
clk => mem[15][29].CLK
clk => mem[15][30].CLK
clk => mem[15][31].CLK
clk => mem[14][0].CLK
clk => mem[14][1].CLK
clk => mem[14][2].CLK
clk => mem[14][3].CLK
clk => mem[14][4].CLK
clk => mem[14][5].CLK
clk => mem[14][6].CLK
clk => mem[14][7].CLK
clk => mem[14][8].CLK
clk => mem[14][9].CLK
clk => mem[14][10].CLK
clk => mem[14][11].CLK
clk => mem[14][12].CLK
clk => mem[14][13].CLK
clk => mem[14][14].CLK
clk => mem[14][15].CLK
clk => mem[14][16].CLK
clk => mem[14][17].CLK
clk => mem[14][18].CLK
clk => mem[14][19].CLK
clk => mem[14][20].CLK
clk => mem[14][21].CLK
clk => mem[14][22].CLK
clk => mem[14][23].CLK
clk => mem[14][24].CLK
clk => mem[14][25].CLK
clk => mem[14][26].CLK
clk => mem[14][27].CLK
clk => mem[14][28].CLK
clk => mem[14][29].CLK
clk => mem[14][30].CLK
clk => mem[14][31].CLK
clk => mem[13][0].CLK
clk => mem[13][1].CLK
clk => mem[13][2].CLK
clk => mem[13][3].CLK
clk => mem[13][4].CLK
clk => mem[13][5].CLK
clk => mem[13][6].CLK
clk => mem[13][7].CLK
clk => mem[13][8].CLK
clk => mem[13][9].CLK
clk => mem[13][10].CLK
clk => mem[13][11].CLK
clk => mem[13][12].CLK
clk => mem[13][13].CLK
clk => mem[13][14].CLK
clk => mem[13][15].CLK
clk => mem[13][16].CLK
clk => mem[13][17].CLK
clk => mem[13][18].CLK
clk => mem[13][19].CLK
clk => mem[13][20].CLK
clk => mem[13][21].CLK
clk => mem[13][22].CLK
clk => mem[13][23].CLK
clk => mem[13][24].CLK
clk => mem[13][25].CLK
clk => mem[13][26].CLK
clk => mem[13][27].CLK
clk => mem[13][28].CLK
clk => mem[13][29].CLK
clk => mem[13][30].CLK
clk => mem[13][31].CLK
clk => mem[12][0].CLK
clk => mem[12][1].CLK
clk => mem[12][2].CLK
clk => mem[12][3].CLK
clk => mem[12][4].CLK
clk => mem[12][5].CLK
clk => mem[12][6].CLK
clk => mem[12][7].CLK
clk => mem[12][8].CLK
clk => mem[12][9].CLK
clk => mem[12][10].CLK
clk => mem[12][11].CLK
clk => mem[12][12].CLK
clk => mem[12][13].CLK
clk => mem[12][14].CLK
clk => mem[12][15].CLK
clk => mem[12][16].CLK
clk => mem[12][17].CLK
clk => mem[12][18].CLK
clk => mem[12][19].CLK
clk => mem[12][20].CLK
clk => mem[12][21].CLK
clk => mem[12][22].CLK
clk => mem[12][23].CLK
clk => mem[12][24].CLK
clk => mem[12][25].CLK
clk => mem[12][26].CLK
clk => mem[12][27].CLK
clk => mem[12][28].CLK
clk => mem[12][29].CLK
clk => mem[12][30].CLK
clk => mem[12][31].CLK
clk => mem[11][0].CLK
clk => mem[11][1].CLK
clk => mem[11][2].CLK
clk => mem[11][3].CLK
clk => mem[11][4].CLK
clk => mem[11][5].CLK
clk => mem[11][6].CLK
clk => mem[11][7].CLK
clk => mem[11][8].CLK
clk => mem[11][9].CLK
clk => mem[11][10].CLK
clk => mem[11][11].CLK
clk => mem[11][12].CLK
clk => mem[11][13].CLK
clk => mem[11][14].CLK
clk => mem[11][15].CLK
clk => mem[11][16].CLK
clk => mem[11][17].CLK
clk => mem[11][18].CLK
clk => mem[11][19].CLK
clk => mem[11][20].CLK
clk => mem[11][21].CLK
clk => mem[11][22].CLK
clk => mem[11][23].CLK
clk => mem[11][24].CLK
clk => mem[11][25].CLK
clk => mem[11][26].CLK
clk => mem[11][27].CLK
clk => mem[11][28].CLK
clk => mem[11][29].CLK
clk => mem[11][30].CLK
clk => mem[11][31].CLK
clk => mem[10][0].CLK
clk => mem[10][1].CLK
clk => mem[10][2].CLK
clk => mem[10][3].CLK
clk => mem[10][4].CLK
clk => mem[10][5].CLK
clk => mem[10][6].CLK
clk => mem[10][7].CLK
clk => mem[10][8].CLK
clk => mem[10][9].CLK
clk => mem[10][10].CLK
clk => mem[10][11].CLK
clk => mem[10][12].CLK
clk => mem[10][13].CLK
clk => mem[10][14].CLK
clk => mem[10][15].CLK
clk => mem[10][16].CLK
clk => mem[10][17].CLK
clk => mem[10][18].CLK
clk => mem[10][19].CLK
clk => mem[10][20].CLK
clk => mem[10][21].CLK
clk => mem[10][22].CLK
clk => mem[10][23].CLK
clk => mem[10][24].CLK
clk => mem[10][25].CLK
clk => mem[10][26].CLK
clk => mem[10][27].CLK
clk => mem[10][28].CLK
clk => mem[10][29].CLK
clk => mem[10][30].CLK
clk => mem[10][31].CLK
clk => mem[9][0].CLK
clk => mem[9][1].CLK
clk => mem[9][2].CLK
clk => mem[9][3].CLK
clk => mem[9][4].CLK
clk => mem[9][5].CLK
clk => mem[9][6].CLK
clk => mem[9][7].CLK
clk => mem[9][8].CLK
clk => mem[9][9].CLK
clk => mem[9][10].CLK
clk => mem[9][11].CLK
clk => mem[9][12].CLK
clk => mem[9][13].CLK
clk => mem[9][14].CLK
clk => mem[9][15].CLK
clk => mem[9][16].CLK
clk => mem[9][17].CLK
clk => mem[9][18].CLK
clk => mem[9][19].CLK
clk => mem[9][20].CLK
clk => mem[9][21].CLK
clk => mem[9][22].CLK
clk => mem[9][23].CLK
clk => mem[9][24].CLK
clk => mem[9][25].CLK
clk => mem[9][26].CLK
clk => mem[9][27].CLK
clk => mem[9][28].CLK
clk => mem[9][29].CLK
clk => mem[9][30].CLK
clk => mem[9][31].CLK
clk => mem[8][0].CLK
clk => mem[8][1].CLK
clk => mem[8][2].CLK
clk => mem[8][3].CLK
clk => mem[8][4].CLK
clk => mem[8][5].CLK
clk => mem[8][6].CLK
clk => mem[8][7].CLK
clk => mem[8][8].CLK
clk => mem[8][9].CLK
clk => mem[8][10].CLK
clk => mem[8][11].CLK
clk => mem[8][12].CLK
clk => mem[8][13].CLK
clk => mem[8][14].CLK
clk => mem[8][15].CLK
clk => mem[8][16].CLK
clk => mem[8][17].CLK
clk => mem[8][18].CLK
clk => mem[8][19].CLK
clk => mem[8][20].CLK
clk => mem[8][21].CLK
clk => mem[8][22].CLK
clk => mem[8][23].CLK
clk => mem[8][24].CLK
clk => mem[8][25].CLK
clk => mem[8][26].CLK
clk => mem[8][27].CLK
clk => mem[8][28].CLK
clk => mem[8][29].CLK
clk => mem[8][30].CLK
clk => mem[8][31].CLK
clk => mem[7][0].CLK
clk => mem[7][1].CLK
clk => mem[7][2].CLK
clk => mem[7][3].CLK
clk => mem[7][4].CLK
clk => mem[7][5].CLK
clk => mem[7][6].CLK
clk => mem[7][7].CLK
clk => mem[7][8].CLK
clk => mem[7][9].CLK
clk => mem[7][10].CLK
clk => mem[7][11].CLK
clk => mem[7][12].CLK
clk => mem[7][13].CLK
clk => mem[7][14].CLK
clk => mem[7][15].CLK
clk => mem[7][16].CLK
clk => mem[7][17].CLK
clk => mem[7][18].CLK
clk => mem[7][19].CLK
clk => mem[7][20].CLK
clk => mem[7][21].CLK
clk => mem[7][22].CLK
clk => mem[7][23].CLK
clk => mem[7][24].CLK
clk => mem[7][25].CLK
clk => mem[7][26].CLK
clk => mem[7][27].CLK
clk => mem[7][28].CLK
clk => mem[7][29].CLK
clk => mem[7][30].CLK
clk => mem[7][31].CLK
clk => mem[6][0].CLK
clk => mem[6][1].CLK
clk => mem[6][2].CLK
clk => mem[6][3].CLK
clk => mem[6][4].CLK
clk => mem[6][5].CLK
clk => mem[6][6].CLK
clk => mem[6][7].CLK
clk => mem[6][8].CLK
clk => mem[6][9].CLK
clk => mem[6][10].CLK
clk => mem[6][11].CLK
clk => mem[6][12].CLK
clk => mem[6][13].CLK
clk => mem[6][14].CLK
clk => mem[6][15].CLK
clk => mem[6][16].CLK
clk => mem[6][17].CLK
clk => mem[6][18].CLK
clk => mem[6][19].CLK
clk => mem[6][20].CLK
clk => mem[6][21].CLK
clk => mem[6][22].CLK
clk => mem[6][23].CLK
clk => mem[6][24].CLK
clk => mem[6][25].CLK
clk => mem[6][26].CLK
clk => mem[6][27].CLK
clk => mem[6][28].CLK
clk => mem[6][29].CLK
clk => mem[6][30].CLK
clk => mem[6][31].CLK
clk => mem[5][0].CLK
clk => mem[5][1].CLK
clk => mem[5][2].CLK
clk => mem[5][3].CLK
clk => mem[5][4].CLK
clk => mem[5][5].CLK
clk => mem[5][6].CLK
clk => mem[5][7].CLK
clk => mem[5][8].CLK
clk => mem[5][9].CLK
clk => mem[5][10].CLK
clk => mem[5][11].CLK
clk => mem[5][12].CLK
clk => mem[5][13].CLK
clk => mem[5][14].CLK
clk => mem[5][15].CLK
clk => mem[5][16].CLK
clk => mem[5][17].CLK
clk => mem[5][18].CLK
clk => mem[5][19].CLK
clk => mem[5][20].CLK
clk => mem[5][21].CLK
clk => mem[5][22].CLK
clk => mem[5][23].CLK
clk => mem[5][24].CLK
clk => mem[5][25].CLK
clk => mem[5][26].CLK
clk => mem[5][27].CLK
clk => mem[5][28].CLK
clk => mem[5][29].CLK
clk => mem[5][30].CLK
clk => mem[5][31].CLK
clk => mem[4][0].CLK
clk => mem[4][1].CLK
clk => mem[4][2].CLK
clk => mem[4][3].CLK
clk => mem[4][4].CLK
clk => mem[4][5].CLK
clk => mem[4][6].CLK
clk => mem[4][7].CLK
clk => mem[4][8].CLK
clk => mem[4][9].CLK
clk => mem[4][10].CLK
clk => mem[4][11].CLK
clk => mem[4][12].CLK
clk => mem[4][13].CLK
clk => mem[4][14].CLK
clk => mem[4][15].CLK
clk => mem[4][16].CLK
clk => mem[4][17].CLK
clk => mem[4][18].CLK
clk => mem[4][19].CLK
clk => mem[4][20].CLK
clk => mem[4][21].CLK
clk => mem[4][22].CLK
clk => mem[4][23].CLK
clk => mem[4][24].CLK
clk => mem[4][25].CLK
clk => mem[4][26].CLK
clk => mem[4][27].CLK
clk => mem[4][28].CLK
clk => mem[4][29].CLK
clk => mem[4][30].CLK
clk => mem[4][31].CLK
clk => mem[3][0].CLK
clk => mem[3][1].CLK
clk => mem[3][2].CLK
clk => mem[3][3].CLK
clk => mem[3][4].CLK
clk => mem[3][5].CLK
clk => mem[3][6].CLK
clk => mem[3][7].CLK
clk => mem[3][8].CLK
clk => mem[3][9].CLK
clk => mem[3][10].CLK
clk => mem[3][11].CLK
clk => mem[3][12].CLK
clk => mem[3][13].CLK
clk => mem[3][14].CLK
clk => mem[3][15].CLK
clk => mem[3][16].CLK
clk => mem[3][17].CLK
clk => mem[3][18].CLK
clk => mem[3][19].CLK
clk => mem[3][20].CLK
clk => mem[3][21].CLK
clk => mem[3][22].CLK
clk => mem[3][23].CLK
clk => mem[3][24].CLK
clk => mem[3][25].CLK
clk => mem[3][26].CLK
clk => mem[3][27].CLK
clk => mem[3][28].CLK
clk => mem[3][29].CLK
clk => mem[3][30].CLK
clk => mem[3][31].CLK
clk => mem[2][0].CLK
clk => mem[2][1].CLK
clk => mem[2][2].CLK
clk => mem[2][3].CLK
clk => mem[2][4].CLK
clk => mem[2][5].CLK
clk => mem[2][6].CLK
clk => mem[2][7].CLK
clk => mem[2][8].CLK
clk => mem[2][9].CLK
clk => mem[2][10].CLK
clk => mem[2][11].CLK
clk => mem[2][12].CLK
clk => mem[2][13].CLK
clk => mem[2][14].CLK
clk => mem[2][15].CLK
clk => mem[2][16].CLK
clk => mem[2][17].CLK
clk => mem[2][18].CLK
clk => mem[2][19].CLK
clk => mem[2][20].CLK
clk => mem[2][21].CLK
clk => mem[2][22].CLK
clk => mem[2][23].CLK
clk => mem[2][24].CLK
clk => mem[2][25].CLK
clk => mem[2][26].CLK
clk => mem[2][27].CLK
clk => mem[2][28].CLK
clk => mem[2][29].CLK
clk => mem[2][30].CLK
clk => mem[2][31].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
addressin[0] => LessThan0.IN64
addressin[0] => Decoder0.IN4
addressin[0] => Equal0.IN31
addressin[1] => LessThan0.IN63
addressin[1] => Decoder0.IN3
addressin[1] => Equal0.IN30
addressin[2] => LessThan0.IN62
addressin[2] => Decoder0.IN2
addressin[2] => Equal0.IN29
addressin[3] => LessThan0.IN61
addressin[3] => Decoder0.IN1
addressin[3] => Equal0.IN28
addressin[4] => LessThan0.IN60
addressin[4] => Decoder0.IN0
addressin[4] => Equal0.IN27
addressin[5] => LessThan0.IN59
addressin[5] => LessThan1.IN54
addressin[5] => Equal0.IN26
addressin[6] => LessThan0.IN58
addressin[6] => LessThan1.IN53
addressin[6] => Equal0.IN25
addressin[7] => LessThan0.IN57
addressin[7] => LessThan1.IN52
addressin[7] => Equal0.IN24
addressin[8] => LessThan0.IN56
addressin[8] => LessThan1.IN51
addressin[8] => Equal0.IN23
addressin[9] => LessThan0.IN55
addressin[9] => LessThan1.IN50
addressin[9] => Equal0.IN22
addressin[10] => LessThan0.IN54
addressin[10] => LessThan1.IN49
addressin[10] => Equal0.IN21
addressin[11] => LessThan0.IN53
addressin[11] => LessThan1.IN48
addressin[11] => Equal0.IN20
addressin[12] => LessThan0.IN52
addressin[12] => LessThan1.IN47
addressin[12] => Equal0.IN19
addressin[13] => LessThan0.IN51
addressin[13] => LessThan1.IN46
addressin[13] => Equal0.IN18
addressin[14] => LessThan0.IN50
addressin[14] => LessThan1.IN45
addressin[14] => Equal0.IN17
addressin[15] => LessThan0.IN49
addressin[15] => LessThan1.IN44
addressin[15] => Equal0.IN16
addressin[16] => LessThan0.IN48
addressin[16] => LessThan1.IN43
addressin[16] => Equal0.IN15
addressin[17] => LessThan0.IN47
addressin[17] => LessThan1.IN42
addressin[17] => Equal0.IN14
addressin[18] => LessThan0.IN46
addressin[18] => LessThan1.IN41
addressin[18] => Equal0.IN13
addressin[19] => LessThan0.IN45
addressin[19] => LessThan1.IN40
addressin[19] => Equal0.IN12
addressin[20] => LessThan0.IN44
addressin[20] => LessThan1.IN39
addressin[20] => Equal0.IN11
addressin[21] => LessThan0.IN43
addressin[21] => LessThan1.IN38
addressin[21] => Equal0.IN10
addressin[22] => LessThan0.IN42
addressin[22] => LessThan1.IN37
addressin[22] => Equal0.IN9
addressin[23] => LessThan0.IN41
addressin[23] => LessThan1.IN36
addressin[23] => Equal0.IN8
addressin[24] => LessThan0.IN40
addressin[24] => LessThan1.IN35
addressin[24] => Equal0.IN7
addressin[25] => LessThan0.IN39
addressin[25] => LessThan1.IN34
addressin[25] => Equal0.IN6
addressin[26] => LessThan0.IN38
addressin[26] => LessThan1.IN33
addressin[26] => Equal0.IN5
addressin[27] => LessThan0.IN37
addressin[27] => LessThan1.IN32
addressin[27] => Equal0.IN4
addressin[28] => LessThan0.IN36
addressin[28] => LessThan1.IN31
addressin[28] => Equal0.IN3
addressin[29] => LessThan0.IN35
addressin[29] => LessThan1.IN30
addressin[29] => Equal0.IN2
addressin[30] => LessThan0.IN34
addressin[30] => LessThan1.IN29
addressin[30] => Equal0.IN1
addressin[31] => LessThan0.IN33
addressin[31] => LessThan1.IN28
addressin[31] => Equal0.IN0
addressout[0] => Mux0.IN36
addressout[0] => Mux1.IN36
addressout[0] => Mux2.IN36
addressout[0] => Mux3.IN36
addressout[0] => Mux4.IN36
addressout[0] => Mux5.IN36
addressout[0] => Mux6.IN36
addressout[0] => Mux7.IN36
addressout[0] => Mux8.IN36
addressout[0] => Mux9.IN36
addressout[0] => Mux10.IN36
addressout[0] => Mux11.IN36
addressout[0] => Mux12.IN36
addressout[0] => Mux13.IN36
addressout[0] => Mux14.IN36
addressout[0] => Mux15.IN36
addressout[0] => Mux16.IN36
addressout[0] => Mux17.IN36
addressout[0] => Mux18.IN36
addressout[0] => Mux19.IN36
addressout[0] => Mux20.IN36
addressout[0] => Mux21.IN36
addressout[0] => Mux22.IN36
addressout[0] => Mux23.IN36
addressout[0] => Mux24.IN36
addressout[0] => Mux25.IN36
addressout[0] => Mux26.IN36
addressout[0] => Mux27.IN36
addressout[0] => Mux28.IN36
addressout[0] => Mux29.IN36
addressout[0] => Mux30.IN36
addressout[0] => Mux31.IN36
addressout[0] => Add0.IN64
addressout[0] => Add1.IN62
addressout[0] => Add2.IN64
addressout[0] => Add3.IN60
addressout[0] => Add4.IN64
addressout[0] => Add5.IN62
addressout[0] => Add6.IN64
addressout[1] => Mux0.IN35
addressout[1] => Mux1.IN35
addressout[1] => Mux2.IN35
addressout[1] => Mux3.IN35
addressout[1] => Mux4.IN35
addressout[1] => Mux5.IN35
addressout[1] => Mux6.IN35
addressout[1] => Mux7.IN35
addressout[1] => Mux8.IN35
addressout[1] => Mux9.IN35
addressout[1] => Mux10.IN35
addressout[1] => Mux11.IN35
addressout[1] => Mux12.IN35
addressout[1] => Mux13.IN35
addressout[1] => Mux14.IN35
addressout[1] => Mux15.IN35
addressout[1] => Mux16.IN35
addressout[1] => Mux17.IN35
addressout[1] => Mux18.IN35
addressout[1] => Mux19.IN35
addressout[1] => Mux20.IN35
addressout[1] => Mux21.IN35
addressout[1] => Mux22.IN35
addressout[1] => Mux23.IN35
addressout[1] => Mux24.IN35
addressout[1] => Mux25.IN35
addressout[1] => Mux26.IN35
addressout[1] => Mux27.IN35
addressout[1] => Mux28.IN35
addressout[1] => Mux29.IN35
addressout[1] => Mux30.IN35
addressout[1] => Mux31.IN35
addressout[1] => Add0.IN63
addressout[1] => Add1.IN61
addressout[1] => Add2.IN63
addressout[1] => Add3.IN59
addressout[1] => Add4.IN63
addressout[1] => Add5.IN61
addressout[1] => Add6.IN63
addressout[2] => Add0.IN62
addressout[2] => Add1.IN60
addressout[2] => Add2.IN62
addressout[2] => Add3.IN58
addressout[2] => Add4.IN62
addressout[2] => Add5.IN60
addressout[2] => Add6.IN62
addressout[3] => Add0.IN61
addressout[3] => Add1.IN59
addressout[3] => Add2.IN61
addressout[3] => Add3.IN57
addressout[3] => Add4.IN61
addressout[3] => Add5.IN59
addressout[3] => Add6.IN61
addressout[4] => Add0.IN60
addressout[4] => Add1.IN58
addressout[4] => Add2.IN60
addressout[4] => Add3.IN56
addressout[4] => Add4.IN60
addressout[4] => Add5.IN58
addressout[4] => Add6.IN60
addressout[5] => Add0.IN59
addressout[5] => Add1.IN57
addressout[5] => Add2.IN59
addressout[5] => Add3.IN55
addressout[5] => Add4.IN59
addressout[5] => Add5.IN57
addressout[5] => Add6.IN59
addressout[6] => Add0.IN58
addressout[6] => Add1.IN56
addressout[6] => Add2.IN58
addressout[6] => Add3.IN54
addressout[6] => Add4.IN58
addressout[6] => Add5.IN56
addressout[6] => Add6.IN58
addressout[7] => Add0.IN57
addressout[7] => Add1.IN55
addressout[7] => Add2.IN57
addressout[7] => Add3.IN53
addressout[7] => Add4.IN57
addressout[7] => Add5.IN55
addressout[7] => Add6.IN57
addressout[8] => Add0.IN56
addressout[8] => Add1.IN54
addressout[8] => Add2.IN56
addressout[8] => Add3.IN52
addressout[8] => Add4.IN56
addressout[8] => Add5.IN54
addressout[8] => Add6.IN56
addressout[9] => Add0.IN55
addressout[9] => Add1.IN53
addressout[9] => Add2.IN55
addressout[9] => Add3.IN51
addressout[9] => Add4.IN55
addressout[9] => Add5.IN53
addressout[9] => Add6.IN55
addressout[10] => Add0.IN54
addressout[10] => Add1.IN52
addressout[10] => Add2.IN54
addressout[10] => Add3.IN50
addressout[10] => Add4.IN54
addressout[10] => Add5.IN52
addressout[10] => Add6.IN54
addressout[11] => Add0.IN53
addressout[11] => Add1.IN51
addressout[11] => Add2.IN53
addressout[11] => Add3.IN49
addressout[11] => Add4.IN53
addressout[11] => Add5.IN51
addressout[11] => Add6.IN53
addressout[12] => Add0.IN52
addressout[12] => Add1.IN50
addressout[12] => Add2.IN52
addressout[12] => Add3.IN48
addressout[12] => Add4.IN52
addressout[12] => Add5.IN50
addressout[12] => Add6.IN52
addressout[13] => Add0.IN51
addressout[13] => Add1.IN49
addressout[13] => Add2.IN51
addressout[13] => Add3.IN47
addressout[13] => Add4.IN51
addressout[13] => Add5.IN49
addressout[13] => Add6.IN51
addressout[14] => Add0.IN50
addressout[14] => Add1.IN48
addressout[14] => Add2.IN50
addressout[14] => Add3.IN46
addressout[14] => Add4.IN50
addressout[14] => Add5.IN48
addressout[14] => Add6.IN50
addressout[15] => Add0.IN49
addressout[15] => Add1.IN47
addressout[15] => Add2.IN49
addressout[15] => Add3.IN45
addressout[15] => Add4.IN49
addressout[15] => Add5.IN47
addressout[15] => Add6.IN49
addressout[16] => Add0.IN48
addressout[16] => Add1.IN46
addressout[16] => Add2.IN48
addressout[16] => Add3.IN44
addressout[16] => Add4.IN48
addressout[16] => Add5.IN46
addressout[16] => Add6.IN48
addressout[17] => Add0.IN47
addressout[17] => Add1.IN45
addressout[17] => Add2.IN47
addressout[17] => Add3.IN43
addressout[17] => Add4.IN47
addressout[17] => Add5.IN45
addressout[17] => Add6.IN47
addressout[18] => Add0.IN46
addressout[18] => Add1.IN44
addressout[18] => Add2.IN46
addressout[18] => Add3.IN42
addressout[18] => Add4.IN46
addressout[18] => Add5.IN44
addressout[18] => Add6.IN46
addressout[19] => Add0.IN45
addressout[19] => Add1.IN43
addressout[19] => Add2.IN45
addressout[19] => Add3.IN41
addressout[19] => Add4.IN45
addressout[19] => Add5.IN43
addressout[19] => Add6.IN45
addressout[20] => Add0.IN44
addressout[20] => Add1.IN42
addressout[20] => Add2.IN44
addressout[20] => Add3.IN40
addressout[20] => Add4.IN44
addressout[20] => Add5.IN42
addressout[20] => Add6.IN44
addressout[21] => Add0.IN43
addressout[21] => Add1.IN41
addressout[21] => Add2.IN43
addressout[21] => Add3.IN39
addressout[21] => Add4.IN43
addressout[21] => Add5.IN41
addressout[21] => Add6.IN43
addressout[22] => Add0.IN42
addressout[22] => Add1.IN40
addressout[22] => Add2.IN42
addressout[22] => Add3.IN38
addressout[22] => Add4.IN42
addressout[22] => Add5.IN40
addressout[22] => Add6.IN42
addressout[23] => Add0.IN41
addressout[23] => Add1.IN39
addressout[23] => Add2.IN41
addressout[23] => Add3.IN37
addressout[23] => Add4.IN41
addressout[23] => Add5.IN39
addressout[23] => Add6.IN41
addressout[24] => Add0.IN40
addressout[24] => Add1.IN38
addressout[24] => Add2.IN40
addressout[24] => Add3.IN36
addressout[24] => Add4.IN40
addressout[24] => Add5.IN38
addressout[24] => Add6.IN40
addressout[25] => Add0.IN39
addressout[25] => Add1.IN37
addressout[25] => Add2.IN39
addressout[25] => Add3.IN35
addressout[25] => Add4.IN39
addressout[25] => Add5.IN37
addressout[25] => Add6.IN39
addressout[26] => Add0.IN38
addressout[26] => Add1.IN36
addressout[26] => Add2.IN38
addressout[26] => Add3.IN34
addressout[26] => Add4.IN38
addressout[26] => Add5.IN36
addressout[26] => Add6.IN38
addressout[27] => Add0.IN37
addressout[27] => Add1.IN35
addressout[27] => Add2.IN37
addressout[27] => Add3.IN33
addressout[27] => Add4.IN37
addressout[27] => Add5.IN35
addressout[27] => Add6.IN37
addressout[28] => Add0.IN36
addressout[28] => Add1.IN34
addressout[28] => Add2.IN36
addressout[28] => Add3.IN32
addressout[28] => Add4.IN36
addressout[28] => Add5.IN34
addressout[28] => Add6.IN36
addressout[29] => ~NO_FANOUT~
addressout[30] => ~NO_FANOUT~
addressout[31] => ~NO_FANOUT~
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[0] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[1] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[2] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[3] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[4] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[5] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[6] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[7] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[8] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[9] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[10] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[11] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[12] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[13] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[14] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[15] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[16] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[17] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[18] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[19] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[20] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[21] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[22] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[23] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[24] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[25] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[26] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[27] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[28] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[29] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[30] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
datain[31] => mem.DATAB
dataout0[0] <= dataout0[0].DB_MAX_OUTPUT_PORT_TYPE
dataout0[1] <= dataout0[1].DB_MAX_OUTPUT_PORT_TYPE
dataout0[2] <= dataout0[2].DB_MAX_OUTPUT_PORT_TYPE
dataout0[3] <= dataout0[3].DB_MAX_OUTPUT_PORT_TYPE
dataout0[4] <= dataout0[4].DB_MAX_OUTPUT_PORT_TYPE
dataout0[5] <= dataout0[5].DB_MAX_OUTPUT_PORT_TYPE
dataout0[6] <= dataout0[6].DB_MAX_OUTPUT_PORT_TYPE
dataout0[7] <= dataout0[7].DB_MAX_OUTPUT_PORT_TYPE
dataout0[8] <= dataout0[8].DB_MAX_OUTPUT_PORT_TYPE
dataout0[9] <= dataout0[9].DB_MAX_OUTPUT_PORT_TYPE
dataout0[10] <= dataout0[10].DB_MAX_OUTPUT_PORT_TYPE
dataout0[11] <= dataout0[11].DB_MAX_OUTPUT_PORT_TYPE
dataout0[12] <= dataout0[12].DB_MAX_OUTPUT_PORT_TYPE
dataout0[13] <= dataout0[13].DB_MAX_OUTPUT_PORT_TYPE
dataout0[14] <= dataout0[14].DB_MAX_OUTPUT_PORT_TYPE
dataout0[15] <= dataout0[15].DB_MAX_OUTPUT_PORT_TYPE
dataout0[16] <= dataout0[16].DB_MAX_OUTPUT_PORT_TYPE
dataout0[17] <= dataout0[17].DB_MAX_OUTPUT_PORT_TYPE
dataout0[18] <= dataout0[18].DB_MAX_OUTPUT_PORT_TYPE
dataout0[19] <= dataout0[19].DB_MAX_OUTPUT_PORT_TYPE
dataout0[20] <= dataout0[20].DB_MAX_OUTPUT_PORT_TYPE
dataout0[21] <= dataout0[21].DB_MAX_OUTPUT_PORT_TYPE
dataout0[22] <= dataout0[22].DB_MAX_OUTPUT_PORT_TYPE
dataout0[23] <= dataout0[23].DB_MAX_OUTPUT_PORT_TYPE
dataout0[24] <= dataout0[24].DB_MAX_OUTPUT_PORT_TYPE
dataout0[25] <= dataout0[25].DB_MAX_OUTPUT_PORT_TYPE
dataout0[26] <= dataout0[26].DB_MAX_OUTPUT_PORT_TYPE
dataout0[27] <= dataout0[27].DB_MAX_OUTPUT_PORT_TYPE
dataout0[28] <= dataout0[28].DB_MAX_OUTPUT_PORT_TYPE
dataout0[29] <= dataout0[29].DB_MAX_OUTPUT_PORT_TYPE
dataout0[30] <= dataout0[30].DB_MAX_OUTPUT_PORT_TYPE
dataout0[31] <= dataout0[31].DB_MAX_OUTPUT_PORT_TYPE
dataout1[0] <= dataout1[0].DB_MAX_OUTPUT_PORT_TYPE
dataout1[1] <= dataout1[1].DB_MAX_OUTPUT_PORT_TYPE
dataout1[2] <= dataout1[2].DB_MAX_OUTPUT_PORT_TYPE
dataout1[3] <= dataout1[3].DB_MAX_OUTPUT_PORT_TYPE
dataout1[4] <= dataout1[4].DB_MAX_OUTPUT_PORT_TYPE
dataout1[5] <= dataout1[5].DB_MAX_OUTPUT_PORT_TYPE
dataout1[6] <= dataout1[6].DB_MAX_OUTPUT_PORT_TYPE
dataout1[7] <= dataout1[7].DB_MAX_OUTPUT_PORT_TYPE
dataout1[8] <= dataout1[8].DB_MAX_OUTPUT_PORT_TYPE
dataout1[9] <= dataout1[9].DB_MAX_OUTPUT_PORT_TYPE
dataout1[10] <= dataout1[10].DB_MAX_OUTPUT_PORT_TYPE
dataout1[11] <= dataout1[11].DB_MAX_OUTPUT_PORT_TYPE
dataout1[12] <= dataout1[12].DB_MAX_OUTPUT_PORT_TYPE
dataout1[13] <= dataout1[13].DB_MAX_OUTPUT_PORT_TYPE
dataout1[14] <= dataout1[14].DB_MAX_OUTPUT_PORT_TYPE
dataout1[15] <= dataout1[15].DB_MAX_OUTPUT_PORT_TYPE
dataout1[16] <= dataout1[16].DB_MAX_OUTPUT_PORT_TYPE
dataout1[17] <= dataout1[17].DB_MAX_OUTPUT_PORT_TYPE
dataout1[18] <= dataout1[18].DB_MAX_OUTPUT_PORT_TYPE
dataout1[19] <= dataout1[19].DB_MAX_OUTPUT_PORT_TYPE
dataout1[20] <= dataout1[20].DB_MAX_OUTPUT_PORT_TYPE
dataout1[21] <= dataout1[21].DB_MAX_OUTPUT_PORT_TYPE
dataout1[22] <= dataout1[22].DB_MAX_OUTPUT_PORT_TYPE
dataout1[23] <= dataout1[23].DB_MAX_OUTPUT_PORT_TYPE
dataout1[24] <= dataout1[24].DB_MAX_OUTPUT_PORT_TYPE
dataout1[25] <= dataout1[25].DB_MAX_OUTPUT_PORT_TYPE
dataout1[26] <= dataout1[26].DB_MAX_OUTPUT_PORT_TYPE
dataout1[27] <= dataout1[27].DB_MAX_OUTPUT_PORT_TYPE
dataout1[28] <= dataout1[28].DB_MAX_OUTPUT_PORT_TYPE
dataout1[29] <= dataout1[29].DB_MAX_OUTPUT_PORT_TYPE
dataout1[30] <= dataout1[30].DB_MAX_OUTPUT_PORT_TYPE
dataout1[31] <= dataout1[31].DB_MAX_OUTPUT_PORT_TYPE
dataout2[0] <= dataout2[0].DB_MAX_OUTPUT_PORT_TYPE
dataout2[1] <= dataout2[1].DB_MAX_OUTPUT_PORT_TYPE
dataout2[2] <= dataout2[2].DB_MAX_OUTPUT_PORT_TYPE
dataout2[3] <= dataout2[3].DB_MAX_OUTPUT_PORT_TYPE
dataout2[4] <= dataout2[4].DB_MAX_OUTPUT_PORT_TYPE
dataout2[5] <= dataout2[5].DB_MAX_OUTPUT_PORT_TYPE
dataout2[6] <= dataout2[6].DB_MAX_OUTPUT_PORT_TYPE
dataout2[7] <= dataout2[7].DB_MAX_OUTPUT_PORT_TYPE
dataout2[8] <= dataout2[8].DB_MAX_OUTPUT_PORT_TYPE
dataout2[9] <= dataout2[9].DB_MAX_OUTPUT_PORT_TYPE
dataout2[10] <= dataout2[10].DB_MAX_OUTPUT_PORT_TYPE
dataout2[11] <= dataout2[11].DB_MAX_OUTPUT_PORT_TYPE
dataout2[12] <= dataout2[12].DB_MAX_OUTPUT_PORT_TYPE
dataout2[13] <= dataout2[13].DB_MAX_OUTPUT_PORT_TYPE
dataout2[14] <= dataout2[14].DB_MAX_OUTPUT_PORT_TYPE
dataout2[15] <= dataout2[15].DB_MAX_OUTPUT_PORT_TYPE
dataout2[16] <= dataout2[16].DB_MAX_OUTPUT_PORT_TYPE
dataout2[17] <= dataout2[17].DB_MAX_OUTPUT_PORT_TYPE
dataout2[18] <= dataout2[18].DB_MAX_OUTPUT_PORT_TYPE
dataout2[19] <= dataout2[19].DB_MAX_OUTPUT_PORT_TYPE
dataout2[20] <= dataout2[20].DB_MAX_OUTPUT_PORT_TYPE
dataout2[21] <= dataout2[21].DB_MAX_OUTPUT_PORT_TYPE
dataout2[22] <= dataout2[22].DB_MAX_OUTPUT_PORT_TYPE
dataout2[23] <= dataout2[23].DB_MAX_OUTPUT_PORT_TYPE
dataout2[24] <= dataout2[24].DB_MAX_OUTPUT_PORT_TYPE
dataout2[25] <= dataout2[25].DB_MAX_OUTPUT_PORT_TYPE
dataout2[26] <= dataout2[26].DB_MAX_OUTPUT_PORT_TYPE
dataout2[27] <= dataout2[27].DB_MAX_OUTPUT_PORT_TYPE
dataout2[28] <= dataout2[28].DB_MAX_OUTPUT_PORT_TYPE
dataout2[29] <= dataout2[29].DB_MAX_OUTPUT_PORT_TYPE
dataout2[30] <= dataout2[30].DB_MAX_OUTPUT_PORT_TYPE
dataout2[31] <= dataout2[31].DB_MAX_OUTPUT_PORT_TYPE
dataout3[0] <= dataout3[0].DB_MAX_OUTPUT_PORT_TYPE
dataout3[1] <= dataout3[1].DB_MAX_OUTPUT_PORT_TYPE
dataout3[2] <= dataout3[2].DB_MAX_OUTPUT_PORT_TYPE
dataout3[3] <= dataout3[3].DB_MAX_OUTPUT_PORT_TYPE
dataout3[4] <= dataout3[4].DB_MAX_OUTPUT_PORT_TYPE
dataout3[5] <= dataout3[5].DB_MAX_OUTPUT_PORT_TYPE
dataout3[6] <= dataout3[6].DB_MAX_OUTPUT_PORT_TYPE
dataout3[7] <= dataout3[7].DB_MAX_OUTPUT_PORT_TYPE
dataout3[8] <= dataout3[8].DB_MAX_OUTPUT_PORT_TYPE
dataout3[9] <= dataout3[9].DB_MAX_OUTPUT_PORT_TYPE
dataout3[10] <= dataout3[10].DB_MAX_OUTPUT_PORT_TYPE
dataout3[11] <= dataout3[11].DB_MAX_OUTPUT_PORT_TYPE
dataout3[12] <= dataout3[12].DB_MAX_OUTPUT_PORT_TYPE
dataout3[13] <= dataout3[13].DB_MAX_OUTPUT_PORT_TYPE
dataout3[14] <= dataout3[14].DB_MAX_OUTPUT_PORT_TYPE
dataout3[15] <= dataout3[15].DB_MAX_OUTPUT_PORT_TYPE
dataout3[16] <= dataout3[16].DB_MAX_OUTPUT_PORT_TYPE
dataout3[17] <= dataout3[17].DB_MAX_OUTPUT_PORT_TYPE
dataout3[18] <= dataout3[18].DB_MAX_OUTPUT_PORT_TYPE
dataout3[19] <= dataout3[19].DB_MAX_OUTPUT_PORT_TYPE
dataout3[20] <= dataout3[20].DB_MAX_OUTPUT_PORT_TYPE
dataout3[21] <= dataout3[21].DB_MAX_OUTPUT_PORT_TYPE
dataout3[22] <= dataout3[22].DB_MAX_OUTPUT_PORT_TYPE
dataout3[23] <= dataout3[23].DB_MAX_OUTPUT_PORT_TYPE
dataout3[24] <= dataout3[24].DB_MAX_OUTPUT_PORT_TYPE
dataout3[25] <= dataout3[25].DB_MAX_OUTPUT_PORT_TYPE
dataout3[26] <= dataout3[26].DB_MAX_OUTPUT_PORT_TYPE
dataout3[27] <= dataout3[27].DB_MAX_OUTPUT_PORT_TYPE
dataout3[28] <= dataout3[28].DB_MAX_OUTPUT_PORT_TYPE
dataout3[29] <= dataout3[29].DB_MAX_OUTPUT_PORT_TYPE
dataout3[30] <= dataout3[30].DB_MAX_OUTPUT_PORT_TYPE
dataout3[31] <= dataout3[31].DB_MAX_OUTPUT_PORT_TYPE
dataout4[0] <= dataout4[0].DB_MAX_OUTPUT_PORT_TYPE
dataout4[1] <= dataout4[1].DB_MAX_OUTPUT_PORT_TYPE
dataout4[2] <= dataout4[2].DB_MAX_OUTPUT_PORT_TYPE
dataout4[3] <= dataout4[3].DB_MAX_OUTPUT_PORT_TYPE
dataout4[4] <= dataout4[4].DB_MAX_OUTPUT_PORT_TYPE
dataout4[5] <= dataout4[5].DB_MAX_OUTPUT_PORT_TYPE
dataout4[6] <= dataout4[6].DB_MAX_OUTPUT_PORT_TYPE
dataout4[7] <= dataout4[7].DB_MAX_OUTPUT_PORT_TYPE
dataout4[8] <= dataout4[8].DB_MAX_OUTPUT_PORT_TYPE
dataout4[9] <= dataout4[9].DB_MAX_OUTPUT_PORT_TYPE
dataout4[10] <= dataout4[10].DB_MAX_OUTPUT_PORT_TYPE
dataout4[11] <= dataout4[11].DB_MAX_OUTPUT_PORT_TYPE
dataout4[12] <= dataout4[12].DB_MAX_OUTPUT_PORT_TYPE
dataout4[13] <= dataout4[13].DB_MAX_OUTPUT_PORT_TYPE
dataout4[14] <= dataout4[14].DB_MAX_OUTPUT_PORT_TYPE
dataout4[15] <= dataout4[15].DB_MAX_OUTPUT_PORT_TYPE
dataout4[16] <= dataout4[16].DB_MAX_OUTPUT_PORT_TYPE
dataout4[17] <= dataout4[17].DB_MAX_OUTPUT_PORT_TYPE
dataout4[18] <= dataout4[18].DB_MAX_OUTPUT_PORT_TYPE
dataout4[19] <= dataout4[19].DB_MAX_OUTPUT_PORT_TYPE
dataout4[20] <= dataout4[20].DB_MAX_OUTPUT_PORT_TYPE
dataout4[21] <= dataout4[21].DB_MAX_OUTPUT_PORT_TYPE
dataout4[22] <= dataout4[22].DB_MAX_OUTPUT_PORT_TYPE
dataout4[23] <= dataout4[23].DB_MAX_OUTPUT_PORT_TYPE
dataout4[24] <= dataout4[24].DB_MAX_OUTPUT_PORT_TYPE
dataout4[25] <= dataout4[25].DB_MAX_OUTPUT_PORT_TYPE
dataout4[26] <= dataout4[26].DB_MAX_OUTPUT_PORT_TYPE
dataout4[27] <= dataout4[27].DB_MAX_OUTPUT_PORT_TYPE
dataout4[28] <= dataout4[28].DB_MAX_OUTPUT_PORT_TYPE
dataout4[29] <= dataout4[29].DB_MAX_OUTPUT_PORT_TYPE
dataout4[30] <= dataout4[30].DB_MAX_OUTPUT_PORT_TYPE
dataout4[31] <= dataout4[31].DB_MAX_OUTPUT_PORT_TYPE
dataout5[0] <= dataout5[0].DB_MAX_OUTPUT_PORT_TYPE
dataout5[1] <= dataout5[1].DB_MAX_OUTPUT_PORT_TYPE
dataout5[2] <= dataout5[2].DB_MAX_OUTPUT_PORT_TYPE
dataout5[3] <= dataout5[3].DB_MAX_OUTPUT_PORT_TYPE
dataout5[4] <= dataout5[4].DB_MAX_OUTPUT_PORT_TYPE
dataout5[5] <= dataout5[5].DB_MAX_OUTPUT_PORT_TYPE
dataout5[6] <= dataout5[6].DB_MAX_OUTPUT_PORT_TYPE
dataout5[7] <= dataout5[7].DB_MAX_OUTPUT_PORT_TYPE
dataout5[8] <= dataout5[8].DB_MAX_OUTPUT_PORT_TYPE
dataout5[9] <= dataout5[9].DB_MAX_OUTPUT_PORT_TYPE
dataout5[10] <= dataout5[10].DB_MAX_OUTPUT_PORT_TYPE
dataout5[11] <= dataout5[11].DB_MAX_OUTPUT_PORT_TYPE
dataout5[12] <= dataout5[12].DB_MAX_OUTPUT_PORT_TYPE
dataout5[13] <= dataout5[13].DB_MAX_OUTPUT_PORT_TYPE
dataout5[14] <= dataout5[14].DB_MAX_OUTPUT_PORT_TYPE
dataout5[15] <= dataout5[15].DB_MAX_OUTPUT_PORT_TYPE
dataout5[16] <= dataout5[16].DB_MAX_OUTPUT_PORT_TYPE
dataout5[17] <= dataout5[17].DB_MAX_OUTPUT_PORT_TYPE
dataout5[18] <= dataout5[18].DB_MAX_OUTPUT_PORT_TYPE
dataout5[19] <= dataout5[19].DB_MAX_OUTPUT_PORT_TYPE
dataout5[20] <= dataout5[20].DB_MAX_OUTPUT_PORT_TYPE
dataout5[21] <= dataout5[21].DB_MAX_OUTPUT_PORT_TYPE
dataout5[22] <= dataout5[22].DB_MAX_OUTPUT_PORT_TYPE
dataout5[23] <= dataout5[23].DB_MAX_OUTPUT_PORT_TYPE
dataout5[24] <= dataout5[24].DB_MAX_OUTPUT_PORT_TYPE
dataout5[25] <= dataout5[25].DB_MAX_OUTPUT_PORT_TYPE
dataout5[26] <= dataout5[26].DB_MAX_OUTPUT_PORT_TYPE
dataout5[27] <= dataout5[27].DB_MAX_OUTPUT_PORT_TYPE
dataout5[28] <= dataout5[28].DB_MAX_OUTPUT_PORT_TYPE
dataout5[29] <= dataout5[29].DB_MAX_OUTPUT_PORT_TYPE
dataout5[30] <= dataout5[30].DB_MAX_OUTPUT_PORT_TYPE
dataout5[31] <= dataout5[31].DB_MAX_OUTPUT_PORT_TYPE
dataout6[0] <= dataout6[0].DB_MAX_OUTPUT_PORT_TYPE
dataout6[1] <= dataout6[1].DB_MAX_OUTPUT_PORT_TYPE
dataout6[2] <= dataout6[2].DB_MAX_OUTPUT_PORT_TYPE
dataout6[3] <= dataout6[3].DB_MAX_OUTPUT_PORT_TYPE
dataout6[4] <= dataout6[4].DB_MAX_OUTPUT_PORT_TYPE
dataout6[5] <= dataout6[5].DB_MAX_OUTPUT_PORT_TYPE
dataout6[6] <= dataout6[6].DB_MAX_OUTPUT_PORT_TYPE
dataout6[7] <= dataout6[7].DB_MAX_OUTPUT_PORT_TYPE
dataout6[8] <= dataout6[8].DB_MAX_OUTPUT_PORT_TYPE
dataout6[9] <= dataout6[9].DB_MAX_OUTPUT_PORT_TYPE
dataout6[10] <= dataout6[10].DB_MAX_OUTPUT_PORT_TYPE
dataout6[11] <= dataout6[11].DB_MAX_OUTPUT_PORT_TYPE
dataout6[12] <= dataout6[12].DB_MAX_OUTPUT_PORT_TYPE
dataout6[13] <= dataout6[13].DB_MAX_OUTPUT_PORT_TYPE
dataout6[14] <= dataout6[14].DB_MAX_OUTPUT_PORT_TYPE
dataout6[15] <= dataout6[15].DB_MAX_OUTPUT_PORT_TYPE
dataout6[16] <= dataout6[16].DB_MAX_OUTPUT_PORT_TYPE
dataout6[17] <= dataout6[17].DB_MAX_OUTPUT_PORT_TYPE
dataout6[18] <= dataout6[18].DB_MAX_OUTPUT_PORT_TYPE
dataout6[19] <= dataout6[19].DB_MAX_OUTPUT_PORT_TYPE
dataout6[20] <= dataout6[20].DB_MAX_OUTPUT_PORT_TYPE
dataout6[21] <= dataout6[21].DB_MAX_OUTPUT_PORT_TYPE
dataout6[22] <= dataout6[22].DB_MAX_OUTPUT_PORT_TYPE
dataout6[23] <= dataout6[23].DB_MAX_OUTPUT_PORT_TYPE
dataout6[24] <= dataout6[24].DB_MAX_OUTPUT_PORT_TYPE
dataout6[25] <= dataout6[25].DB_MAX_OUTPUT_PORT_TYPE
dataout6[26] <= dataout6[26].DB_MAX_OUTPUT_PORT_TYPE
dataout6[27] <= dataout6[27].DB_MAX_OUTPUT_PORT_TYPE
dataout6[28] <= dataout6[28].DB_MAX_OUTPUT_PORT_TYPE
dataout6[29] <= dataout6[29].DB_MAX_OUTPUT_PORT_TYPE
dataout6[30] <= dataout6[30].DB_MAX_OUTPUT_PORT_TYPE
dataout6[31] <= dataout6[31].DB_MAX_OUTPUT_PORT_TYPE
dataout7[0] <= dataout7[0].DB_MAX_OUTPUT_PORT_TYPE
dataout7[1] <= dataout7[1].DB_MAX_OUTPUT_PORT_TYPE
dataout7[2] <= dataout7[2].DB_MAX_OUTPUT_PORT_TYPE
dataout7[3] <= dataout7[3].DB_MAX_OUTPUT_PORT_TYPE
dataout7[4] <= dataout7[4].DB_MAX_OUTPUT_PORT_TYPE
dataout7[5] <= dataout7[5].DB_MAX_OUTPUT_PORT_TYPE
dataout7[6] <= dataout7[6].DB_MAX_OUTPUT_PORT_TYPE
dataout7[7] <= dataout7[7].DB_MAX_OUTPUT_PORT_TYPE
dataout7[8] <= dataout7[8].DB_MAX_OUTPUT_PORT_TYPE
dataout7[9] <= dataout7[9].DB_MAX_OUTPUT_PORT_TYPE
dataout7[10] <= dataout7[10].DB_MAX_OUTPUT_PORT_TYPE
dataout7[11] <= dataout7[11].DB_MAX_OUTPUT_PORT_TYPE
dataout7[12] <= dataout7[12].DB_MAX_OUTPUT_PORT_TYPE
dataout7[13] <= dataout7[13].DB_MAX_OUTPUT_PORT_TYPE
dataout7[14] <= dataout7[14].DB_MAX_OUTPUT_PORT_TYPE
dataout7[15] <= dataout7[15].DB_MAX_OUTPUT_PORT_TYPE
dataout7[16] <= dataout7[16].DB_MAX_OUTPUT_PORT_TYPE
dataout7[17] <= dataout7[17].DB_MAX_OUTPUT_PORT_TYPE
dataout7[18] <= dataout7[18].DB_MAX_OUTPUT_PORT_TYPE
dataout7[19] <= dataout7[19].DB_MAX_OUTPUT_PORT_TYPE
dataout7[20] <= dataout7[20].DB_MAX_OUTPUT_PORT_TYPE
dataout7[21] <= dataout7[21].DB_MAX_OUTPUT_PORT_TYPE
dataout7[22] <= dataout7[22].DB_MAX_OUTPUT_PORT_TYPE
dataout7[23] <= dataout7[23].DB_MAX_OUTPUT_PORT_TYPE
dataout7[24] <= dataout7[24].DB_MAX_OUTPUT_PORT_TYPE
dataout7[25] <= dataout7[25].DB_MAX_OUTPUT_PORT_TYPE
dataout7[26] <= dataout7[26].DB_MAX_OUTPUT_PORT_TYPE
dataout7[27] <= dataout7[27].DB_MAX_OUTPUT_PORT_TYPE
dataout7[28] <= dataout7[28].DB_MAX_OUTPUT_PORT_TYPE
dataout7[29] <= dataout7[29].DB_MAX_OUTPUT_PORT_TYPE
dataout7[30] <= dataout7[30].DB_MAX_OUTPUT_PORT_TYPE
dataout7[31] <= dataout7[31].DB_MAX_OUTPUT_PORT_TYPE
cs => dataout0.IN0
cs => always0.IN0
cs => always1.IN0
we => always0.IN1
we => dataout0.IN1
we => always1.IN1
oe => dataout0.IN1
oe => always1.IN1
fm <= fm.DB_MAX_OUTPUT_PORT_TYPE
write_done <= write_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|memoryController:memcontrol
rst => end_of_memory~reg0.ACLR
rst => address[0]~reg0.ACLR
rst => address[1]~reg0.ACLR
rst => address[2]~reg0.ACLR
rst => address[3]~reg0.ACLR
rst => address[4]~reg0.ACLR
rst => address[5]~reg0.ACLR
rst => address[6]~reg0.ACLR
rst => address[7]~reg0.ACLR
rst => address[8]~reg0.ACLR
rst => address[9]~reg0.ACLR
rst => address[10]~reg0.ACLR
rst => address[11]~reg0.ACLR
rst => address[12]~reg0.ACLR
rst => address[13]~reg0.ACLR
rst => address[14]~reg0.ACLR
rst => address[15]~reg0.ACLR
rst => address[16]~reg0.ACLR
rst => address[17]~reg0.ACLR
rst => address[18]~reg0.ACLR
rst => address[19]~reg0.ACLR
rst => address[20]~reg0.ACLR
rst => address[21]~reg0.ACLR
rst => address[22]~reg0.ACLR
rst => address[23]~reg0.ACLR
rst => address[24]~reg0.ACLR
rst => address[25]~reg0.ACLR
rst => address[26]~reg0.ACLR
rst => address[27]~reg0.ACLR
rst => address[28]~reg0.ACLR
rst => address[29]~reg0.ACLR
rst => address[30]~reg0.ACLR
rst => address[31]~reg0.ACLR
rst => output_enable~reg0.ENA
rst => flagzero.ENA
fetch_data_ready => flagzero.CLK
fetch_data_ready => output_enable~reg0.CLK
fetch_data_ready => end_of_memory~reg0.CLK
fetch_data_ready => address[0]~reg0.CLK
fetch_data_ready => address[1]~reg0.CLK
fetch_data_ready => address[2]~reg0.CLK
fetch_data_ready => address[3]~reg0.CLK
fetch_data_ready => address[4]~reg0.CLK
fetch_data_ready => address[5]~reg0.CLK
fetch_data_ready => address[6]~reg0.CLK
fetch_data_ready => address[7]~reg0.CLK
fetch_data_ready => address[8]~reg0.CLK
fetch_data_ready => address[9]~reg0.CLK
fetch_data_ready => address[10]~reg0.CLK
fetch_data_ready => address[11]~reg0.CLK
fetch_data_ready => address[12]~reg0.CLK
fetch_data_ready => address[13]~reg0.CLK
fetch_data_ready => address[14]~reg0.CLK
fetch_data_ready => address[15]~reg0.CLK
fetch_data_ready => address[16]~reg0.CLK
fetch_data_ready => address[17]~reg0.CLK
fetch_data_ready => address[18]~reg0.CLK
fetch_data_ready => address[19]~reg0.CLK
fetch_data_ready => address[20]~reg0.CLK
fetch_data_ready => address[21]~reg0.CLK
fetch_data_ready => address[22]~reg0.CLK
fetch_data_ready => address[23]~reg0.CLK
fetch_data_ready => address[24]~reg0.CLK
fetch_data_ready => address[25]~reg0.CLK
fetch_data_ready => address[26]~reg0.CLK
fetch_data_ready => address[27]~reg0.CLK
fetch_data_ready => address[28]~reg0.CLK
fetch_data_ready => address[29]~reg0.CLK
fetch_data_ready => address[30]~reg0.CLK
fetch_data_ready => address[31]~reg0.CLK
end_of_memory <= end_of_memory~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[15] <= address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[16] <= address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[17] <= address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[18] <= address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[19] <= address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[20] <= address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[21] <= address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[22] <= address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[23] <= address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[24] <= address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[25] <= address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[26] <= address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[27] <= address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[28] <= address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[29] <= address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[30] <= address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[31] <= address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output_enable <= output_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0
x1[0] => x1[0].IN3
x1[1] => x1[1].IN3
x1[2] => x1[2].IN3
x1[3] => x1[3].IN3
x1[4] => x1[4].IN3
x1[5] => x1[5].IN3
x1[6] => x1[6].IN3
x1[7] => x1[7].IN3
x1[8] => x1[8].IN3
x1[9] => x1[9].IN3
x1[10] => x1[10].IN3
x1[11] => x1[11].IN3
x1[12] => x1[12].IN3
x1[13] => x1[13].IN3
x1[14] => x1[14].IN3
x1[15] => x1[15].IN3
x1[16] => x1[16].IN3
x1[17] => x1[17].IN3
x1[18] => x1[18].IN3
x1[19] => x1[19].IN3
x1[20] => x1[20].IN3
x1[21] => x1[21].IN3
x1[22] => x1[22].IN3
x1[23] => x1[23].IN3
x1[24] => x1[24].IN3
x1[25] => x1[25].IN3
x1[26] => x1[26].IN3
x1[27] => x1[27].IN3
x1[28] => x1[28].IN3
x1[29] => x1[29].IN3
x1[30] => x1[30].IN3
x1[31] => x1[31].IN3
y1[0] => y1[0].IN3
y1[1] => y1[1].IN3
y1[2] => y1[2].IN3
y1[3] => y1[3].IN3
y1[4] => y1[4].IN3
y1[5] => y1[5].IN3
y1[6] => y1[6].IN3
y1[7] => y1[7].IN3
y1[8] => y1[8].IN3
y1[9] => y1[9].IN3
y1[10] => y1[10].IN3
y1[11] => y1[11].IN3
y1[12] => y1[12].IN3
y1[13] => y1[13].IN3
y1[14] => y1[14].IN3
y1[15] => y1[15].IN3
y1[16] => y1[16].IN3
y1[17] => y1[17].IN3
y1[18] => y1[18].IN3
y1[19] => y1[19].IN3
y1[20] => y1[20].IN3
y1[21] => y1[21].IN3
y1[22] => y1[22].IN3
y1[23] => y1[23].IN3
y1[24] => y1[24].IN3
y1[25] => y1[25].IN3
y1[26] => y1[26].IN3
y1[27] => y1[27].IN3
y1[28] => y1[28].IN3
y1[29] => y1[29].IN3
y1[30] => y1[30].IN3
y1[31] => y1[31].IN3
z1[0] => z1[0].IN3
z1[1] => z1[1].IN3
z1[2] => z1[2].IN3
z1[3] => z1[3].IN3
z1[4] => z1[4].IN3
z1[5] => z1[5].IN3
z1[6] => z1[6].IN3
z1[7] => z1[7].IN3
z1[8] => z1[8].IN3
z1[9] => z1[9].IN3
z1[10] => z1[10].IN3
z1[11] => z1[11].IN3
z1[12] => z1[12].IN3
z1[13] => z1[13].IN3
z1[14] => z1[14].IN3
z1[15] => z1[15].IN3
z1[16] => z1[16].IN3
z1[17] => z1[17].IN3
z1[18] => z1[18].IN3
z1[19] => z1[19].IN3
z1[20] => z1[20].IN3
z1[21] => z1[21].IN3
z1[22] => z1[22].IN3
z1[23] => z1[23].IN3
z1[24] => z1[24].IN3
z1[25] => z1[25].IN3
z1[26] => z1[26].IN3
z1[27] => z1[27].IN3
z1[28] => z1[28].IN3
z1[29] => z1[29].IN3
z1[30] => z1[30].IN3
z1[31] => z1[31].IN3
r1[0] => r1_neg[0].IN2
r1[1] => r1_neg[1].IN2
r1[2] => r1_neg[2].IN2
r1[3] => r1_neg[3].IN2
r1[4] => r1_neg[4].IN2
r1[5] => r1_neg[5].IN2
r1[6] => r1_neg[6].IN2
r1[7] => r1_neg[7].IN2
r1[8] => r1_neg[8].IN2
r1[9] => r1_neg[9].IN2
r1[10] => r1_neg[10].IN2
r1[11] => r1_neg[11].IN2
r1[12] => r1_neg[12].IN2
r1[13] => r1_neg[13].IN2
r1[14] => r1_neg[14].IN2
r1[15] => r1_neg[15].IN2
r1[16] => r1_neg[16].IN2
r1[17] => r1_neg[17].IN2
r1[18] => r1_neg[18].IN2
r1[19] => r1_neg[19].IN2
r1[20] => r1_neg[20].IN2
r1[21] => r1_neg[21].IN2
r1[22] => r1_neg[22].IN2
r1[23] => r1_neg[23].IN2
r1[24] => r1_neg[24].IN2
r1[25] => r1_neg[25].IN2
r1[26] => r1_neg[26].IN2
r1[27] => r1_neg[27].IN2
r1[28] => r1_neg[28].IN2
r1[29] => r1_neg[29].IN2
r1[30] => r1_neg[30].IN2
r1[31] => r1[31].IN1
x2[0] => x2_neg[0].IN2
x2[1] => x2_neg[1].IN2
x2[2] => x2_neg[2].IN2
x2[3] => x2_neg[3].IN2
x2[4] => x2_neg[4].IN2
x2[5] => x2_neg[5].IN2
x2[6] => x2_neg[6].IN2
x2[7] => x2_neg[7].IN2
x2[8] => x2_neg[8].IN2
x2[9] => x2_neg[9].IN2
x2[10] => x2_neg[10].IN2
x2[11] => x2_neg[11].IN2
x2[12] => x2_neg[12].IN2
x2[13] => x2_neg[13].IN2
x2[14] => x2_neg[14].IN2
x2[15] => x2_neg[15].IN2
x2[16] => x2_neg[16].IN2
x2[17] => x2_neg[17].IN2
x2[18] => x2_neg[18].IN2
x2[19] => x2_neg[19].IN2
x2[20] => x2_neg[20].IN2
x2[21] => x2_neg[21].IN2
x2[22] => x2_neg[22].IN2
x2[23] => x2_neg[23].IN2
x2[24] => x2_neg[24].IN2
x2[25] => x2_neg[25].IN2
x2[26] => x2_neg[26].IN2
x2[27] => x2_neg[27].IN2
x2[28] => x2_neg[28].IN2
x2[29] => x2_neg[29].IN2
x2[30] => x2_neg[30].IN2
x2[31] => x2[31].IN1
y2[0] => y2_neg[0].IN2
y2[1] => y2_neg[1].IN2
y2[2] => y2_neg[2].IN2
y2[3] => y2_neg[3].IN2
y2[4] => y2_neg[4].IN2
y2[5] => y2_neg[5].IN2
y2[6] => y2_neg[6].IN2
y2[7] => y2_neg[7].IN2
y2[8] => y2_neg[8].IN2
y2[9] => y2_neg[9].IN2
y2[10] => y2_neg[10].IN2
y2[11] => y2_neg[11].IN2
y2[12] => y2_neg[12].IN2
y2[13] => y2_neg[13].IN2
y2[14] => y2_neg[14].IN2
y2[15] => y2_neg[15].IN2
y2[16] => y2_neg[16].IN2
y2[17] => y2_neg[17].IN2
y2[18] => y2_neg[18].IN2
y2[19] => y2_neg[19].IN2
y2[20] => y2_neg[20].IN2
y2[21] => y2_neg[21].IN2
y2[22] => y2_neg[22].IN2
y2[23] => y2_neg[23].IN2
y2[24] => y2_neg[24].IN2
y2[25] => y2_neg[25].IN2
y2[26] => y2_neg[26].IN2
y2[27] => y2_neg[27].IN2
y2[28] => y2_neg[28].IN2
y2[29] => y2_neg[29].IN2
y2[30] => y2_neg[30].IN2
y2[31] => y2[31].IN1
z2[0] => z2_neg[0].IN2
z2[1] => z2_neg[1].IN2
z2[2] => z2_neg[2].IN2
z2[3] => z2_neg[3].IN2
z2[4] => z2_neg[4].IN2
z2[5] => z2_neg[5].IN2
z2[6] => z2_neg[6].IN2
z2[7] => z2_neg[7].IN2
z2[8] => z2_neg[8].IN2
z2[9] => z2_neg[9].IN2
z2[10] => z2_neg[10].IN2
z2[11] => z2_neg[11].IN2
z2[12] => z2_neg[12].IN2
z2[13] => z2_neg[13].IN2
z2[14] => z2_neg[14].IN2
z2[15] => z2_neg[15].IN2
z2[16] => z2_neg[16].IN2
z2[17] => z2_neg[17].IN2
z2[18] => z2_neg[18].IN2
z2[19] => z2_neg[19].IN2
z2[20] => z2_neg[20].IN2
z2[21] => z2_neg[21].IN2
z2[22] => z2_neg[22].IN2
z2[23] => z2_neg[23].IN2
z2[24] => z2_neg[24].IN2
z2[25] => z2_neg[25].IN2
z2[26] => z2_neg[26].IN2
z2[27] => z2_neg[27].IN2
z2[28] => z2_neg[28].IN2
z2[29] => z2_neg[29].IN2
z2[30] => z2_neg[30].IN2
z2[31] => z2[31].IN1
r2[0] => r2[0].IN2
r2[1] => r2[1].IN2
r2[2] => r2[2].IN2
r2[3] => r2[3].IN2
r2[4] => r2[4].IN2
r2[5] => r2[5].IN2
r2[6] => r2[6].IN2
r2[7] => r2[7].IN2
r2[8] => r2[8].IN2
r2[9] => r2[9].IN2
r2[10] => r2[10].IN2
r2[11] => r2[11].IN2
r2[12] => r2[12].IN2
r2[13] => r2[13].IN2
r2[14] => r2[14].IN2
r2[15] => r2[15].IN2
r2[16] => r2[16].IN2
r2[17] => r2[17].IN2
r2[18] => r2[18].IN2
r2[19] => r2[19].IN2
r2[20] => r2[20].IN2
r2[21] => r2[21].IN2
r2[22] => r2[22].IN2
r2[23] => r2[23].IN2
r2[24] => r2[24].IN2
r2[25] => r2[25].IN2
r2[26] => r2[26].IN2
r2[27] => r2[27].IN2
r2[28] => r2[28].IN2
r2[29] => r2[29].IN2
r2[30] => r2[30].IN2
r2[31] => r2[31].IN2
cx[0] <= cx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[1] <= cx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[2] <= cx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[3] <= cx[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[4] <= cx[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[5] <= cx[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[6] <= cx[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[7] <= cx[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[8] <= cx[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[9] <= cx[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[10] <= cx[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[11] <= cx[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[12] <= cx[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[13] <= cx[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[14] <= cx[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[15] <= cx[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[16] <= cx[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[17] <= cx[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[18] <= cx[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[19] <= cx[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[20] <= cx[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[21] <= cx[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[22] <= cx[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[23] <= cx[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[24] <= cx[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[25] <= cx[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[26] <= cx[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[27] <= cx[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[28] <= cx[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[29] <= cx[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[30] <= cx[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
cx[31] <= cx[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[0] <= cy[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[1] <= cy[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[2] <= cy[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[3] <= cy[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[4] <= cy[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[5] <= cy[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[6] <= cy[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[7] <= cy[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[8] <= cy[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[9] <= cy[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[10] <= cy[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[11] <= cy[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[12] <= cy[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[13] <= cy[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[14] <= cy[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[15] <= cy[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[16] <= cy[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[17] <= cy[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[18] <= cy[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[19] <= cy[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[20] <= cy[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[21] <= cy[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[22] <= cy[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[23] <= cy[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[24] <= cy[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[25] <= cy[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[26] <= cy[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[27] <= cy[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[28] <= cy[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[29] <= cy[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[30] <= cy[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
cy[31] <= cy[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[0] <= cz[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[1] <= cz[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[2] <= cz[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[3] <= cz[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[4] <= cz[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[5] <= cz[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[6] <= cz[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[7] <= cz[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[8] <= cz[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[9] <= cz[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[10] <= cz[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[11] <= cz[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[12] <= cz[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[13] <= cz[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[14] <= cz[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[15] <= cz[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[16] <= cz[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[17] <= cz[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[18] <= cz[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[19] <= cz[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[20] <= cz[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[21] <= cz[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[22] <= cz[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[23] <= cz[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[24] <= cz[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[25] <= cz[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[26] <= cz[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[27] <= cz[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[28] <= cz[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[29] <= cz[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[30] <= cz[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
cz[31] <= cz[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[0] <= normalx[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[1] <= normalx[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[2] <= normalx[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[3] <= normalx[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[4] <= normalx[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[5] <= normalx[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[6] <= normalx[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[7] <= normalx[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[8] <= normalx[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[9] <= normalx[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[10] <= normalx[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[11] <= normalx[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[12] <= normalx[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[13] <= normalx[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[14] <= normalx[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[15] <= normalx[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[16] <= normalx[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[17] <= normalx[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[18] <= normalx[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[19] <= normalx[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[20] <= normalx[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[21] <= normalx[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[22] <= normalx[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[23] <= normalx[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[24] <= normalx[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[25] <= normalx[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[26] <= normalx[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[27] <= normalx[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[28] <= normalx[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[29] <= normalx[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[30] <= normalx[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalx[31] <= normalx[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[0] <= normaly[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[1] <= normaly[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[2] <= normaly[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[3] <= normaly[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[4] <= normaly[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[5] <= normaly[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[6] <= normaly[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[7] <= normaly[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[8] <= normaly[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[9] <= normaly[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[10] <= normaly[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[11] <= normaly[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[12] <= normaly[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[13] <= normaly[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[14] <= normaly[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[15] <= normaly[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[16] <= normaly[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[17] <= normaly[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[18] <= normaly[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[19] <= normaly[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[20] <= normaly[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[21] <= normaly[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[22] <= normaly[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[23] <= normaly[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[24] <= normaly[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[25] <= normaly[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[26] <= normaly[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[27] <= normaly[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[28] <= normaly[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[29] <= normaly[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[30] <= normaly[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
normaly[31] <= normaly[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[0] <= normalz[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[1] <= normalz[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[2] <= normalz[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[3] <= normalz[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[4] <= normalz[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[5] <= normalz[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[6] <= normalz[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[7] <= normalz[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[8] <= normalz[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[9] <= normalz[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[10] <= normalz[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[11] <= normalz[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[12] <= normalz[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[13] <= normalz[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[14] <= normalz[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[15] <= normalz[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[16] <= normalz[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[17] <= normalz[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[18] <= normalz[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[19] <= normalz[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[20] <= normalz[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[21] <= normalz[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[22] <= normalz[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[23] <= normalz[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[24] <= normalz[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[25] <= normalz[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[26] <= normalz[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[27] <= normalz[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[28] <= normalz[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[29] <= normalz[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[30] <= normalz[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
normalz[31] <= normalz[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[0] <= depth[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[1] <= depth[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[2] <= depth[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[3] <= depth[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[4] <= depth[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[5] <= depth[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[6] <= depth[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[7] <= depth[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[8] <= depth[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[9] <= depth[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[10] <= depth[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[11] <= depth[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[12] <= depth[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[13] <= depth[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[14] <= depth[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[15] <= depth[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[16] <= depth[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[17] <= depth[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[18] <= depth[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[19] <= depth[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[20] <= depth[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[21] <= depth[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[22] <= depth[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[23] <= depth[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[24] <= depth[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[25] <= depth[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[26] <= depth[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[27] <= depth[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[28] <= depth[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[29] <= depth[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[30] <= depth[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
depth[31] <= depth[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
g1[0] => ~NO_FANOUT~
g1[1] => ~NO_FANOUT~
g1[2] => ~NO_FANOUT~
g1[3] => ~NO_FANOUT~
g1[4] => ~NO_FANOUT~
g1[5] => ~NO_FANOUT~
g1[6] => ~NO_FANOUT~
g1[7] => ~NO_FANOUT~
g1[8] => ~NO_FANOUT~
g1[9] => ~NO_FANOUT~
g1[10] => ~NO_FANOUT~
g1[11] => ~NO_FANOUT~
g1[12] => ~NO_FANOUT~
g1[13] => ~NO_FANOUT~
g1[14] => ~NO_FANOUT~
g1[15] => ~NO_FANOUT~
g1[16] => ~NO_FANOUT~
g1[17] => ~NO_FANOUT~
g1[18] => ~NO_FANOUT~
g1[19] => ~NO_FANOUT~
g1[20] => ~NO_FANOUT~
g1[21] => ~NO_FANOUT~
g1[22] => ~NO_FANOUT~
g1[23] => ~NO_FANOUT~
g1[24] => ~NO_FANOUT~
g1[25] => ~NO_FANOUT~
g1[26] => ~NO_FANOUT~
g1[27] => ~NO_FANOUT~
g1[28] => ~NO_FANOUT~
g1[29] => ~NO_FANOUT~
g1[30] => ~NO_FANOUT~
g1[31] => ~NO_FANOUT~
g2[0] => ~NO_FANOUT~
g2[1] => ~NO_FANOUT~
g2[2] => ~NO_FANOUT~
g2[3] => ~NO_FANOUT~
g2[4] => ~NO_FANOUT~
g2[5] => ~NO_FANOUT~
g2[6] => ~NO_FANOUT~
g2[7] => ~NO_FANOUT~
g2[8] => ~NO_FANOUT~
g2[9] => ~NO_FANOUT~
g2[10] => ~NO_FANOUT~
g2[11] => ~NO_FANOUT~
g2[12] => ~NO_FANOUT~
g2[13] => ~NO_FANOUT~
g2[14] => ~NO_FANOUT~
g2[15] => ~NO_FANOUT~
g2[16] => ~NO_FANOUT~
g2[17] => ~NO_FANOUT~
g2[18] => ~NO_FANOUT~
g2[19] => ~NO_FANOUT~
g2[20] => ~NO_FANOUT~
g2[21] => ~NO_FANOUT~
g2[22] => ~NO_FANOUT~
g2[23] => ~NO_FANOUT~
g2[24] => ~NO_FANOUT~
g2[25] => ~NO_FANOUT~
g2[26] => ~NO_FANOUT~
g2[27] => ~NO_FANOUT~
g2[28] => ~NO_FANOUT~
g2[29] => ~NO_FANOUT~
g2[30] => ~NO_FANOUT~
g2[31] => ~NO_FANOUT~
ret <= ret$latch.DB_MAX_OUTPUT_PORT_TYPE
clk => clk.IN19
rst => rst.IN6
done <= done$latch.DB_MAX_OUTPUT_PORT_TYPE
test[0] <= test[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[1] <= test[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[2] <= test[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[3] <= test[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[4] <= test[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[5] <= test[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[6] <= test[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[7] <= test[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[8] <= test[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[9] <= test[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[10] <= test[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[11] <= test[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[12] <= test[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[13] <= test[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[14] <= test[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[15] <= test[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[16] <= test[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[17] <= test[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[18] <= test[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[19] <= test[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[20] <= test[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[21] <= test[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[22] <= test[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[23] <= test[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[24] <= test[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[25] <= test[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[26] <= test[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[27] <= test[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[28] <= test[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[29] <= test[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[30] <= test[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
test[31] <= test[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
test2[0] <= <GND>
test2[1] <= <GND>
test2[2] <= <GND>
test2[3] <= <GND>
test2[4] <= <GND>
test2[5] <= <GND>
test2[6] <= <GND>
test2[7] <= <GND>
test2[8] <= <GND>
test2[9] <= <GND>
test2[10] <= <GND>
test2[11] <= <GND>
test2[12] <= <GND>
test2[13] <= <GND>
test2[14] <= <GND>
test2[15] <= <GND>
test2[16] <= <GND>
test2[17] <= <GND>
test2[18] <= <GND>
test2[19] <= <GND>
test2[20] <= <GND>
test2[21] <= <GND>
test2[22] <= <GND>
test2[23] <= <GND>
test2[24] <= <GND>
test2[25] <= <GND>
test2[26] <= <GND>
test2[27] <= <GND>
test2[28] <= <GND>
test2[29] <= <GND>
test2[30] <= <GND>
test2[31] <= <GND>
test3[0] <= <GND>
test3[1] <= <GND>
test3[2] <= <GND>
test3[3] <= <GND>
test3[4] <= <GND>
test3[5] <= <GND>
test3[6] <= <GND>
test3[7] <= <GND>
test3[8] <= <GND>
test3[9] <= <GND>
test3[10] <= <GND>
test3[11] <= <GND>
test3[12] <= <GND>
test3[13] <= <GND>
test3[14] <= <GND>
test3[15] <= <GND>
test3[16] <= <GND>
test3[17] <= <GND>
test3[18] <= <GND>
test3[19] <= <GND>
test3[20] <= <GND>
test3[21] <= <GND>
test3[22] <= <GND>
test3[23] <= <GND>
test3[24] <= <GND>
test3[25] <= <GND>
test3[26] <= <GND>
test3[27] <= <GND>
test3[28] <= <GND>
test3[29] <= <GND>
test3[30] <= <GND>
test3[31] <= <GND>
test4[0] <= <GND>
test4[1] <= <GND>
test4[2] <= <GND>
test4[3] <= <GND>
test4[4] <= <GND>
test4[5] <= <GND>
test4[6] <= <GND>
test4[7] <= <GND>
test4[8] <= <GND>
test4[9] <= <GND>
test4[10] <= <GND>
test4[11] <= <GND>
test4[12] <= <GND>
test4[13] <= <GND>
test4[14] <= <GND>
test4[15] <= <GND>
test4[16] <= <GND>
test4[17] <= <GND>
test4[18] <= <GND>
test4[19] <= <GND>
test4[20] <= <GND>
test4[21] <= <GND>
test4[22] <= <GND>
test4[23] <= <GND>
test4[24] <= <GND>
test4[25] <= <GND>
test4[26] <= <GND>
test4[27] <= <GND>
test4[28] <= <GND>
test4[29] <= <GND>
test4[30] <= <GND>
test4[31] <= <GND>


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0
CLK => CLK.IN3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN1
a1[9] => a1[9].IN1
a1[10] => a1[10].IN1
a1[11] => a1[11].IN1
a1[12] => a1[12].IN1
a1[13] => a1[13].IN1
a1[14] => a1[14].IN1
a1[15] => a1[15].IN1
a1[16] => a1[16].IN1
a1[17] => a1[17].IN1
a1[18] => a1[18].IN1
a1[19] => a1[19].IN1
a1[20] => a1[20].IN1
a1[21] => a1[21].IN1
a1[22] => a1[22].IN1
a1[23] => a1[23].IN1
a1[24] => a1[24].IN1
a1[25] => a1[25].IN1
a1[26] => a1[26].IN1
a1[27] => a1[27].IN1
a1[28] => a1[28].IN1
a1[29] => a1[29].IN1
a1[30] => a1[30].IN1
a1[31] => a1[31].IN1
a2[0] => a2[0].IN1
a2[1] => a2[1].IN1
a2[2] => a2[2].IN1
a2[3] => a2[3].IN1
a2[4] => a2[4].IN1
a2[5] => a2[5].IN1
a2[6] => a2[6].IN1
a2[7] => a2[7].IN1
a2[8] => a2[8].IN1
a2[9] => a2[9].IN1
a2[10] => a2[10].IN1
a2[11] => a2[11].IN1
a2[12] => a2[12].IN1
a2[13] => a2[13].IN1
a2[14] => a2[14].IN1
a2[15] => a2[15].IN1
a2[16] => a2[16].IN1
a2[17] => a2[17].IN1
a2[18] => a2[18].IN1
a2[19] => a2[19].IN1
a2[20] => a2[20].IN1
a2[21] => a2[21].IN1
a2[22] => a2[22].IN1
a2[23] => a2[23].IN1
a2[24] => a2[24].IN1
a2[25] => a2[25].IN1
a2[26] => a2[26].IN1
a2[27] => a2[27].IN1
a2[28] => a2[28].IN1
a2[29] => a2[29].IN1
a2[30] => a2[30].IN1
a2[31] => a2[31].IN1
a3[0] => a3[0].IN1
a3[1] => a3[1].IN1
a3[2] => a3[2].IN1
a3[3] => a3[3].IN1
a3[4] => a3[4].IN1
a3[5] => a3[5].IN1
a3[6] => a3[6].IN1
a3[7] => a3[7].IN1
a3[8] => a3[8].IN1
a3[9] => a3[9].IN1
a3[10] => a3[10].IN1
a3[11] => a3[11].IN1
a3[12] => a3[12].IN1
a3[13] => a3[13].IN1
a3[14] => a3[14].IN1
a3[15] => a3[15].IN1
a3[16] => a3[16].IN1
a3[17] => a3[17].IN1
a3[18] => a3[18].IN1
a3[19] => a3[19].IN1
a3[20] => a3[20].IN1
a3[21] => a3[21].IN1
a3[22] => a3[22].IN1
a3[23] => a3[23].IN1
a3[24] => a3[24].IN1
a3[25] => a3[25].IN1
a3[26] => a3[26].IN1
a3[27] => a3[27].IN1
a3[28] => a3[28].IN1
a3[29] => a3[29].IN1
a3[30] => a3[30].IN1
a3[31] => a3[31].IN1
b1[0] => b1_neg[0].IN1
b1[1] => b1_neg[1].IN1
b1[2] => b1_neg[2].IN1
b1[3] => b1_neg[3].IN1
b1[4] => b1_neg[4].IN1
b1[5] => b1_neg[5].IN1
b1[6] => b1_neg[6].IN1
b1[7] => b1_neg[7].IN1
b1[8] => b1_neg[8].IN1
b1[9] => b1_neg[9].IN1
b1[10] => b1_neg[10].IN1
b1[11] => b1_neg[11].IN1
b1[12] => b1_neg[12].IN1
b1[13] => b1_neg[13].IN1
b1[14] => b1_neg[14].IN1
b1[15] => b1_neg[15].IN1
b1[16] => b1_neg[16].IN1
b1[17] => b1_neg[17].IN1
b1[18] => b1_neg[18].IN1
b1[19] => b1_neg[19].IN1
b1[20] => b1_neg[20].IN1
b1[21] => b1_neg[21].IN1
b1[22] => b1_neg[22].IN1
b1[23] => b1_neg[23].IN1
b1[24] => b1_neg[24].IN1
b1[25] => b1_neg[25].IN1
b1[26] => b1_neg[26].IN1
b1[27] => b1_neg[27].IN1
b1[28] => b1_neg[28].IN1
b1[29] => b1_neg[29].IN1
b1[30] => b1_neg[30].IN1
b1[31] => b1_neg[31].IN1
b2[0] => b2_neg[0].IN1
b2[1] => b2_neg[1].IN1
b2[2] => b2_neg[2].IN1
b2[3] => b2_neg[3].IN1
b2[4] => b2_neg[4].IN1
b2[5] => b2_neg[5].IN1
b2[6] => b2_neg[6].IN1
b2[7] => b2_neg[7].IN1
b2[8] => b2_neg[8].IN1
b2[9] => b2_neg[9].IN1
b2[10] => b2_neg[10].IN1
b2[11] => b2_neg[11].IN1
b2[12] => b2_neg[12].IN1
b2[13] => b2_neg[13].IN1
b2[14] => b2_neg[14].IN1
b2[15] => b2_neg[15].IN1
b2[16] => b2_neg[16].IN1
b2[17] => b2_neg[17].IN1
b2[18] => b2_neg[18].IN1
b2[19] => b2_neg[19].IN1
b2[20] => b2_neg[20].IN1
b2[21] => b2_neg[21].IN1
b2[22] => b2_neg[22].IN1
b2[23] => b2_neg[23].IN1
b2[24] => b2_neg[24].IN1
b2[25] => b2_neg[25].IN1
b2[26] => b2_neg[26].IN1
b2[27] => b2_neg[27].IN1
b2[28] => b2_neg[28].IN1
b2[29] => b2_neg[29].IN1
b2[30] => b2_neg[30].IN1
b2[31] => b2_neg[31].IN1
b3[0] => b3_neg[0].IN1
b3[1] => b3_neg[1].IN1
b3[2] => b3_neg[2].IN1
b3[3] => b3_neg[3].IN1
b3[4] => b3_neg[4].IN1
b3[5] => b3_neg[5].IN1
b3[6] => b3_neg[6].IN1
b3[7] => b3_neg[7].IN1
b3[8] => b3_neg[8].IN1
b3[9] => b3_neg[9].IN1
b3[10] => b3_neg[10].IN1
b3[11] => b3_neg[11].IN1
b3[12] => b3_neg[12].IN1
b3[13] => b3_neg[13].IN1
b3[14] => b3_neg[14].IN1
b3[15] => b3_neg[15].IN1
b3[16] => b3_neg[16].IN1
b3[17] => b3_neg[17].IN1
b3[18] => b3_neg[18].IN1
b3[19] => b3_neg[19].IN1
b3[20] => b3_neg[20].IN1
b3[21] => b3_neg[21].IN1
b3[22] => b3_neg[22].IN1
b3[23] => b3_neg[23].IN1
b3[24] => b3_neg[24].IN1
b3[25] => b3_neg[25].IN1
b3[26] => b3_neg[26].IN1
b3[27] => b3_neg[27].IN1
b3[28] => b3_neg[28].IN1
b3[29] => b3_neg[29].IN1
b3[30] => b3_neg[30].IN1
b3[31] => b3_neg[31].IN1
RST => RST.IN3
res[0] <= dCalcVectorLength3:calcLen.res[0]
res[1] <= dCalcVectorLength3:calcLen.res[1]
res[2] <= dCalcVectorLength3:calcLen.res[2]
res[3] <= dCalcVectorLength3:calcLen.res[3]
res[4] <= dCalcVectorLength3:calcLen.res[4]
res[5] <= dCalcVectorLength3:calcLen.res[5]
res[6] <= dCalcVectorLength3:calcLen.res[6]
res[7] <= dCalcVectorLength3:calcLen.res[7]
res[8] <= dCalcVectorLength3:calcLen.res[8]
res[9] <= dCalcVectorLength3:calcLen.res[9]
res[10] <= dCalcVectorLength3:calcLen.res[10]
res[11] <= dCalcVectorLength3:calcLen.res[11]
res[12] <= dCalcVectorLength3:calcLen.res[12]
res[13] <= dCalcVectorLength3:calcLen.res[13]
res[14] <= dCalcVectorLength3:calcLen.res[14]
res[15] <= dCalcVectorLength3:calcLen.res[15]
res[16] <= dCalcVectorLength3:calcLen.res[16]
res[17] <= dCalcVectorLength3:calcLen.res[17]
res[18] <= dCalcVectorLength3:calcLen.res[18]
res[19] <= dCalcVectorLength3:calcLen.res[19]
res[20] <= dCalcVectorLength3:calcLen.res[20]
res[21] <= dCalcVectorLength3:calcLen.res[21]
res[22] <= dCalcVectorLength3:calcLen.res[22]
res[23] <= dCalcVectorLength3:calcLen.res[23]
res[24] <= dCalcVectorLength3:calcLen.res[24]
res[25] <= dCalcVectorLength3:calcLen.res[25]
res[26] <= dCalcVectorLength3:calcLen.res[26]
res[27] <= dCalcVectorLength3:calcLen.res[27]
res[28] <= dCalcVectorLength3:calcLen.res[28]
res[29] <= dCalcVectorLength3:calcLen.res[29]
res[30] <= dCalcVectorLength3:calcLen.res[30]
res[31] <= dCalcVectorLength3:calcLen.res[31]
out_rdy <= out_rdy$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add1
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add2
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|adder:add3
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen
CLK => CLK.IN3
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN1
a1[9] => a1[9].IN1
a1[10] => a1[10].IN1
a1[11] => a1[11].IN1
a1[12] => a1[12].IN1
a1[13] => a1[13].IN1
a1[14] => a1[14].IN1
a1[15] => a1[15].IN1
a1[16] => a1[16].IN1
a1[17] => a1[17].IN1
a1[18] => a1[18].IN1
a1[19] => a1[19].IN1
a1[20] => a1[20].IN1
a1[21] => a1[21].IN1
a1[22] => a1[22].IN1
a1[23] => a1[23].IN1
a1[24] => a1[24].IN1
a1[25] => a1[25].IN1
a1[26] => a1[26].IN1
a1[27] => a1[27].IN1
a1[28] => a1[28].IN1
a1[29] => a1[29].IN1
a1[30] => a1[30].IN1
a1[31] => a1[31].IN1
a2[0] => a2[0].IN1
a2[1] => a2[1].IN1
a2[2] => a2[2].IN1
a2[3] => a2[3].IN1
a2[4] => a2[4].IN1
a2[5] => a2[5].IN1
a2[6] => a2[6].IN1
a2[7] => a2[7].IN1
a2[8] => a2[8].IN1
a2[9] => a2[9].IN1
a2[10] => a2[10].IN1
a2[11] => a2[11].IN1
a2[12] => a2[12].IN1
a2[13] => a2[13].IN1
a2[14] => a2[14].IN1
a2[15] => a2[15].IN1
a2[16] => a2[16].IN1
a2[17] => a2[17].IN1
a2[18] => a2[18].IN1
a2[19] => a2[19].IN1
a2[20] => a2[20].IN1
a2[21] => a2[21].IN1
a2[22] => a2[22].IN1
a2[23] => a2[23].IN1
a2[24] => a2[24].IN1
a2[25] => a2[25].IN1
a2[26] => a2[26].IN1
a2[27] => a2[27].IN1
a2[28] => a2[28].IN1
a2[29] => a2[29].IN1
a2[30] => a2[30].IN1
a2[31] => a2[31].IN1
a3[0] => a3[0].IN1
a3[1] => a3[1].IN1
a3[2] => a3[2].IN1
a3[3] => a3[3].IN1
a3[4] => a3[4].IN1
a3[5] => a3[5].IN1
a3[6] => a3[6].IN1
a3[7] => a3[7].IN1
a3[8] => a3[8].IN1
a3[9] => a3[9].IN1
a3[10] => a3[10].IN1
a3[11] => a3[11].IN1
a3[12] => a3[12].IN1
a3[13] => a3[13].IN1
a3[14] => a3[14].IN1
a3[15] => a3[15].IN1
a3[16] => a3[16].IN1
a3[17] => a3[17].IN1
a3[18] => a3[18].IN1
a3[19] => a3[19].IN1
a3[20] => a3[20].IN1
a3[21] => a3[21].IN1
a3[22] => a3[22].IN1
a3[23] => a3[23].IN1
a3[24] => a3[24].IN1
a3[25] => a3[25].IN1
a3[26] => a3[26].IN1
a3[27] => a3[27].IN1
a3[28] => a3[28].IN1
a3[29] => a3[29].IN1
a3[30] => a3[30].IN1
a3[31] => a3[31].IN1
b1[0] => b1[0].IN1
b1[1] => b1[1].IN1
b1[2] => b1[2].IN1
b1[3] => b1[3].IN1
b1[4] => b1[4].IN1
b1[5] => b1[5].IN1
b1[6] => b1[6].IN1
b1[7] => b1[7].IN1
b1[8] => b1[8].IN1
b1[9] => b1[9].IN1
b1[10] => b1[10].IN1
b1[11] => b1[11].IN1
b1[12] => b1[12].IN1
b1[13] => b1[13].IN1
b1[14] => b1[14].IN1
b1[15] => b1[15].IN1
b1[16] => b1[16].IN1
b1[17] => b1[17].IN1
b1[18] => b1[18].IN1
b1[19] => b1[19].IN1
b1[20] => b1[20].IN1
b1[21] => b1[21].IN1
b1[22] => b1[22].IN1
b1[23] => b1[23].IN1
b1[24] => b1[24].IN1
b1[25] => b1[25].IN1
b1[26] => b1[26].IN1
b1[27] => b1[27].IN1
b1[28] => b1[28].IN1
b1[29] => b1[29].IN1
b1[30] => b1[30].IN1
b1[31] => b1[31].IN1
b2[0] => b2[0].IN1
b2[1] => b2[1].IN1
b2[2] => b2[2].IN1
b2[3] => b2[3].IN1
b2[4] => b2[4].IN1
b2[5] => b2[5].IN1
b2[6] => b2[6].IN1
b2[7] => b2[7].IN1
b2[8] => b2[8].IN1
b2[9] => b2[9].IN1
b2[10] => b2[10].IN1
b2[11] => b2[11].IN1
b2[12] => b2[12].IN1
b2[13] => b2[13].IN1
b2[14] => b2[14].IN1
b2[15] => b2[15].IN1
b2[16] => b2[16].IN1
b2[17] => b2[17].IN1
b2[18] => b2[18].IN1
b2[19] => b2[19].IN1
b2[20] => b2[20].IN1
b2[21] => b2[21].IN1
b2[22] => b2[22].IN1
b2[23] => b2[23].IN1
b2[24] => b2[24].IN1
b2[25] => b2[25].IN1
b2[26] => b2[26].IN1
b2[27] => b2[27].IN1
b2[28] => b2[28].IN1
b2[29] => b2[29].IN1
b2[30] => b2[30].IN1
b2[31] => b2[31].IN1
b3[0] => b3[0].IN1
b3[1] => b3[1].IN1
b3[2] => b3[2].IN1
b3[3] => b3[3].IN1
b3[4] => b3[4].IN1
b3[5] => b3[5].IN1
b3[6] => b3[6].IN1
b3[7] => b3[7].IN1
b3[8] => b3[8].IN1
b3[9] => b3[9].IN1
b3[10] => b3[10].IN1
b3[11] => b3[11].IN1
b3[12] => b3[12].IN1
b3[13] => b3[13].IN1
b3[14] => b3[14].IN1
b3[15] => b3[15].IN1
b3[16] => b3[16].IN1
b3[17] => b3[17].IN1
b3[18] => b3[18].IN1
b3[19] => b3[19].IN1
b3[20] => b3[20].IN1
b3[21] => b3[21].IN1
b3[22] => b3[22].IN1
b3[23] => b3[23].IN1
b3[24] => b3[24].IN1
b3[25] => b3[25].IN1
b3[26] => b3[26].IN1
b3[27] => b3[27].IN1
b3[28] => b3[28].IN1
b3[29] => b3[29].IN1
b3[30] => b3[30].IN1
b3[31] => b3[31].IN1
RST => RST.IN3
res[0] <= res[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[13] <= res[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[14] <= res[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[15] <= res[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[16] <= res[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[17] <= res[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[18] <= res[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[19] <= res[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[20] <= res[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[21] <= res[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[22] <= res[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[23] <= res[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[24] <= res[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[25] <= res[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[26] <= res[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[27] <= res[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[28] <= res[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[29] <= res[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[30] <= res[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
res[31] <= res[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_rdy <= out_rdy$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult1
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult2
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|multiplier:mult3
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder
CLK => CLK.IN1
a1[0] => a1[0].IN1
a1[1] => a1[1].IN1
a1[2] => a1[2].IN1
a1[3] => a1[3].IN1
a1[4] => a1[4].IN1
a1[5] => a1[5].IN1
a1[6] => a1[6].IN1
a1[7] => a1[7].IN1
a1[8] => a1[8].IN1
a1[9] => a1[9].IN1
a1[10] => a1[10].IN1
a1[11] => a1[11].IN1
a1[12] => a1[12].IN1
a1[13] => a1[13].IN1
a1[14] => a1[14].IN1
a1[15] => a1[15].IN1
a1[16] => a1[16].IN1
a1[17] => a1[17].IN1
a1[18] => a1[18].IN1
a1[19] => a1[19].IN1
a1[20] => a1[20].IN1
a1[21] => a1[21].IN1
a1[22] => a1[22].IN1
a1[23] => a1[23].IN1
a1[24] => a1[24].IN1
a1[25] => a1[25].IN1
a1[26] => a1[26].IN1
a1[27] => a1[27].IN1
a1[28] => a1[28].IN1
a1[29] => a1[29].IN1
a1[30] => a1[30].IN1
a1[31] => a1[31].IN1
a2[0] => a2[0].IN1
a2[1] => a2[1].IN1
a2[2] => a2[2].IN1
a2[3] => a2[3].IN1
a2[4] => a2[4].IN1
a2[5] => a2[5].IN1
a2[6] => a2[6].IN1
a2[7] => a2[7].IN1
a2[8] => a2[8].IN1
a2[9] => a2[9].IN1
a2[10] => a2[10].IN1
a2[11] => a2[11].IN1
a2[12] => a2[12].IN1
a2[13] => a2[13].IN1
a2[14] => a2[14].IN1
a2[15] => a2[15].IN1
a2[16] => a2[16].IN1
a2[17] => a2[17].IN1
a2[18] => a2[18].IN1
a2[19] => a2[19].IN1
a2[20] => a2[20].IN1
a2[21] => a2[21].IN1
a2[22] => a2[22].IN1
a2[23] => a2[23].IN1
a2[24] => a2[24].IN1
a2[25] => a2[25].IN1
a2[26] => a2[26].IN1
a2[27] => a2[27].IN1
a2[28] => a2[28].IN1
a2[29] => a2[29].IN1
a2[30] => a2[30].IN1
a2[31] => a2[31].IN1
a3[0] => adder:add2.input_b[0]
a3[1] => adder:add2.input_b[1]
a3[2] => adder:add2.input_b[2]
a3[3] => adder:add2.input_b[3]
a3[4] => adder:add2.input_b[4]
a3[5] => adder:add2.input_b[5]
a3[6] => adder:add2.input_b[6]
a3[7] => adder:add2.input_b[7]
a3[8] => adder:add2.input_b[8]
a3[9] => adder:add2.input_b[9]
a3[10] => adder:add2.input_b[10]
a3[11] => adder:add2.input_b[11]
a3[12] => adder:add2.input_b[12]
a3[13] => adder:add2.input_b[13]
a3[14] => adder:add2.input_b[14]
a3[15] => adder:add2.input_b[15]
a3[16] => adder:add2.input_b[16]
a3[17] => adder:add2.input_b[17]
a3[18] => adder:add2.input_b[18]
a3[19] => adder:add2.input_b[19]
a3[20] => adder:add2.input_b[20]
a3[21] => adder:add2.input_b[21]
a3[22] => adder:add2.input_b[22]
a3[23] => adder:add2.input_b[23]
a3[24] => adder:add2.input_b[24]
a3[25] => adder:add2.input_b[25]
a3[26] => adder:add2.input_b[26]
a3[27] => adder:add2.input_b[27]
a3[28] => adder:add2.input_b[28]
a3[29] => adder:add2.input_b[29]
a3[30] => adder:add2.input_b[30]
a3[31] => adder:add2.input_b[31]
reset => reset.IN1
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
out_rdy <= out_rdy$latch.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add1
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|approx_fp_sqrt:sqrt
in[0] => ~NO_FANOUT~
in[1] => out[0].DATAIN
in[2] => out[1].DATAIN
in[3] => out[2].DATAIN
in[4] => out[3].DATAIN
in[5] => out[4].DATAIN
in[6] => out[5].DATAIN
in[7] => out[6].DATAIN
in[8] => out[7].DATAIN
in[9] => out[8].DATAIN
in[10] => out[9].DATAIN
in[11] => out[10].DATAIN
in[12] => out[11].DATAIN
in[13] => out[12].DATAIN
in[14] => out[13].DATAIN
in[15] => out[14].DATAIN
in[16] => out[15].DATAIN
in[17] => out[16].DATAIN
in[18] => out[17].DATAIN
in[19] => out[18].DATAIN
in[20] => out[19].DATAIN
in[21] => out[20].DATAIN
in[22] => out[21].DATAIN
in[23] => Add0.IN18
in[24] => Add0.IN17
in[25] => Add0.IN16
in[26] => Add0.IN15
in[27] => Add0.IN14
in[28] => Add0.IN13
in[29] => Add0.IN12
in[30] => Add0.IN11
in[31] => Add0.IN10
out[0] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add0
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_x2neg
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_y2neg
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_z2neg
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_r2_r1neg
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider2:divide_1_d
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => dividend[32].CLK
clk => dividend[33].CLK
clk => dividend[34].CLK
clk => dividend[35].CLK
clk => dividend[36].CLK
clk => dividend[37].CLK
clk => dividend[38].CLK
clk => dividend[39].CLK
clk => dividend[40].CLK
clk => dividend[41].CLK
clk => dividend[42].CLK
clk => dividend[43].CLK
clk => dividend[44].CLK
clk => dividend[45].CLK
clk => dividend[46].CLK
clk => dividend[47].CLK
clk => dividend[48].CLK
clk => dividend[49].CLK
clk => dividend[50].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => remainder[0].CLK
clk => remainder[1].CLK
clk => remainder[2].CLK
clk => remainder[3].CLK
clk => remainder[4].CLK
clk => remainder[5].CLK
clk => remainder[6].CLK
clk => remainder[7].CLK
clk => remainder[8].CLK
clk => remainder[9].CLK
clk => remainder[10].CLK
clk => remainder[11].CLK
clk => remainder[12].CLK
clk => remainder[13].CLK
clk => remainder[14].CLK
clk => remainder[15].CLK
clk => remainder[16].CLK
clk => remainder[17].CLK
clk => remainder[18].CLK
clk => remainder[19].CLK
clk => remainder[20].CLK
clk => remainder[21].CLK
clk => remainder[22].CLK
clk => remainder[23].CLK
clk => remainder[24].CLK
clk => remainder[25].CLK
clk => remainder[26].CLK
clk => remainder[27].CLK
clk => remainder[28].CLK
clk => remainder[29].CLK
clk => remainder[30].CLK
clk => remainder[31].CLK
clk => remainder[32].CLK
clk => remainder[33].CLK
clk => remainder[34].CLK
clk => remainder[35].CLK
clk => remainder[36].CLK
clk => remainder[37].CLK
clk => remainder[38].CLK
clk => remainder[39].CLK
clk => remainder[40].CLK
clk => remainder[41].CLK
clk => remainder[42].CLK
clk => remainder[43].CLK
clk => remainder[44].CLK
clk => remainder[45].CLK
clk => remainder[46].CLK
clk => remainder[47].CLK
clk => remainder[48].CLK
clk => remainder[49].CLK
clk => remainder[50].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~16.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~18.DATAIN
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => s_output_z[0].ENA
rst => z_e[0].ENA
rst => quotient[26].ENA
rst => quotient[25].ENA
rst => quotient[24].ENA
rst => quotient[23].ENA
rst => quotient[22].ENA
rst => quotient[21].ENA
rst => quotient[20].ENA
rst => quotient[19].ENA
rst => quotient[18].ENA
rst => quotient[17].ENA
rst => quotient[16].ENA
rst => quotient[15].ENA
rst => quotient[14].ENA
rst => quotient[13].ENA
rst => quotient[12].ENA
rst => quotient[11].ENA
rst => quotient[10].ENA
rst => quotient[9].ENA
rst => quotient[8].ENA
rst => quotient[7].ENA
rst => quotient[6].ENA
rst => quotient[5].ENA
rst => quotient[4].ENA
rst => quotient[3].ENA
rst => quotient[2].ENA
rst => quotient[1].ENA
rst => quotient[0].ENA
rst => remainder[50].ENA
rst => remainder[49].ENA
rst => remainder[48].ENA
rst => remainder[47].ENA
rst => remainder[46].ENA
rst => remainder[45].ENA
rst => remainder[44].ENA
rst => remainder[43].ENA
rst => remainder[42].ENA
rst => remainder[41].ENA
rst => remainder[40].ENA
rst => remainder[39].ENA
rst => remainder[38].ENA
rst => remainder[37].ENA
rst => remainder[36].ENA
rst => remainder[35].ENA
rst => remainder[34].ENA
rst => remainder[33].ENA
rst => remainder[32].ENA
rst => remainder[31].ENA
rst => remainder[30].ENA
rst => remainder[29].ENA
rst => remainder[28].ENA
rst => remainder[27].ENA
rst => remainder[26].ENA
rst => remainder[25].ENA
rst => remainder[24].ENA
rst => remainder[23].ENA
rst => remainder[22].ENA
rst => remainder[21].ENA
rst => remainder[20].ENA
rst => remainder[19].ENA
rst => remainder[18].ENA
rst => remainder[17].ENA
rst => remainder[16].ENA
rst => remainder[15].ENA
rst => remainder[14].ENA
rst => remainder[13].ENA
rst => remainder[12].ENA
rst => remainder[11].ENA
rst => remainder[10].ENA
rst => remainder[9].ENA
rst => remainder[8].ENA
rst => remainder[7].ENA
rst => remainder[6].ENA
rst => remainder[5].ENA
rst => remainder[4].ENA
rst => remainder[3].ENA
rst => remainder[2].ENA
rst => remainder[1].ENA
rst => remainder[0].ENA
rst => count[5].ENA
rst => count[4].ENA
rst => count[3].ENA
rst => count[2].ENA
rst => count[1].ENA
rst => count[0].ENA
rst => dividend[50].ENA
rst => dividend[49].ENA
rst => dividend[48].ENA
rst => dividend[47].ENA
rst => dividend[46].ENA
rst => dividend[45].ENA
rst => dividend[44].ENA
rst => dividend[43].ENA
rst => dividend[42].ENA
rst => dividend[41].ENA
rst => dividend[40].ENA
rst => dividend[39].ENA
rst => dividend[38].ENA
rst => dividend[37].ENA
rst => dividend[36].ENA
rst => dividend[35].ENA
rst => dividend[34].ENA
rst => dividend[33].ENA
rst => dividend[32].ENA
rst => dividend[31].ENA
rst => dividend[30].ENA
rst => dividend[29].ENA
rst => dividend[28].ENA
rst => dividend[27].ENA
rst => dividend[26].ENA
rst => dividend[25].ENA
rst => dividend[24].ENA
rst => dividend[23].ENA
rst => dividend[22].ENA
rst => dividend[21].ENA
rst => dividend[20].ENA
rst => dividend[19].ENA
rst => dividend[18].ENA
rst => dividend[17].ENA
rst => dividend[16].ENA
rst => dividend[15].ENA
rst => dividend[14].ENA
rst => dividend[13].ENA
rst => dividend[12].ENA
rst => dividend[11].ENA
rst => dividend[10].ENA
rst => dividend[9].ENA
rst => dividend[8].ENA
rst => dividend[7].ENA
rst => dividend[6].ENA
rst => dividend[5].ENA
rst => dividend[4].ENA
rst => dividend[3].ENA
rst => dividend[2].ENA
rst => dividend[1].ENA
rst => dividend[0].ENA
rst => divisor[50].ENA
rst => divisor[49].ENA
rst => divisor[48].ENA
rst => divisor[47].ENA
rst => divisor[46].ENA
rst => divisor[45].ENA
rst => divisor[44].ENA
rst => divisor[43].ENA
rst => divisor[42].ENA
rst => divisor[41].ENA
rst => divisor[40].ENA
rst => divisor[39].ENA
rst => divisor[38].ENA
rst => divisor[37].ENA
rst => divisor[36].ENA
rst => divisor[35].ENA
rst => divisor[34].ENA
rst => divisor[33].ENA
rst => divisor[32].ENA
rst => divisor[31].ENA
rst => divisor[30].ENA
rst => divisor[29].ENA
rst => divisor[28].ENA
rst => divisor[27].ENA
rst => divisor[26].ENA
rst => divisor[25].ENA
rst => divisor[24].ENA
rst => divisor[23].ENA
rst => divisor[22].ENA
rst => divisor[21].ENA
rst => divisor[20].ENA
rst => divisor[19].ENA
rst => divisor[18].ENA
rst => divisor[17].ENA
rst => divisor[16].ENA
rst => divisor[15].ENA
rst => divisor[14].ENA
rst => divisor[13].ENA
rst => divisor[12].ENA
rst => divisor[11].ENA
rst => divisor[10].ENA
rst => divisor[9].ENA
rst => divisor[8].ENA
rst => divisor[7].ENA
rst => divisor[6].ENA
rst => divisor[5].ENA
rst => divisor[4].ENA
rst => divisor[3].ENA
rst => divisor[2].ENA
rst => divisor[1].ENA
rst => divisor[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:addDiff
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_radius_sum_dneg
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_rsum_dneg
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_xsum_dRecip
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ysum_dRecip
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_zsum_dRecip
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|divider:divide_drsum_2
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => divisor[0].CLK
clk => divisor[1].CLK
clk => divisor[2].CLK
clk => divisor[3].CLK
clk => divisor[4].CLK
clk => divisor[5].CLK
clk => divisor[6].CLK
clk => divisor[7].CLK
clk => divisor[8].CLK
clk => divisor[9].CLK
clk => divisor[10].CLK
clk => divisor[11].CLK
clk => divisor[12].CLK
clk => divisor[13].CLK
clk => divisor[14].CLK
clk => divisor[15].CLK
clk => divisor[16].CLK
clk => divisor[17].CLK
clk => divisor[18].CLK
clk => divisor[19].CLK
clk => divisor[20].CLK
clk => divisor[21].CLK
clk => divisor[22].CLK
clk => divisor[23].CLK
clk => divisor[24].CLK
clk => divisor[25].CLK
clk => divisor[26].CLK
clk => divisor[27].CLK
clk => divisor[28].CLK
clk => divisor[29].CLK
clk => divisor[30].CLK
clk => divisor[31].CLK
clk => divisor[32].CLK
clk => divisor[33].CLK
clk => divisor[34].CLK
clk => divisor[35].CLK
clk => divisor[36].CLK
clk => divisor[37].CLK
clk => divisor[38].CLK
clk => divisor[39].CLK
clk => divisor[40].CLK
clk => divisor[41].CLK
clk => divisor[42].CLK
clk => divisor[43].CLK
clk => divisor[44].CLK
clk => divisor[45].CLK
clk => divisor[46].CLK
clk => divisor[47].CLK
clk => divisor[48].CLK
clk => divisor[49].CLK
clk => divisor[50].CLK
clk => dividend[0].CLK
clk => dividend[1].CLK
clk => dividend[2].CLK
clk => dividend[3].CLK
clk => dividend[4].CLK
clk => dividend[5].CLK
clk => dividend[6].CLK
clk => dividend[7].CLK
clk => dividend[8].CLK
clk => dividend[9].CLK
clk => dividend[10].CLK
clk => dividend[11].CLK
clk => dividend[12].CLK
clk => dividend[13].CLK
clk => dividend[14].CLK
clk => dividend[15].CLK
clk => dividend[16].CLK
clk => dividend[17].CLK
clk => dividend[18].CLK
clk => dividend[19].CLK
clk => dividend[20].CLK
clk => dividend[21].CLK
clk => dividend[22].CLK
clk => dividend[23].CLK
clk => dividend[24].CLK
clk => dividend[25].CLK
clk => dividend[26].CLK
clk => dividend[27].CLK
clk => dividend[28].CLK
clk => dividend[29].CLK
clk => dividend[30].CLK
clk => dividend[31].CLK
clk => dividend[32].CLK
clk => dividend[33].CLK
clk => dividend[34].CLK
clk => dividend[35].CLK
clk => dividend[36].CLK
clk => dividend[37].CLK
clk => dividend[38].CLK
clk => dividend[39].CLK
clk => dividend[40].CLK
clk => dividend[41].CLK
clk => dividend[42].CLK
clk => dividend[43].CLK
clk => dividend[44].CLK
clk => dividend[45].CLK
clk => dividend[46].CLK
clk => dividend[47].CLK
clk => dividend[48].CLK
clk => dividend[49].CLK
clk => dividend[50].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => remainder[0].CLK
clk => remainder[1].CLK
clk => remainder[2].CLK
clk => remainder[3].CLK
clk => remainder[4].CLK
clk => remainder[5].CLK
clk => remainder[6].CLK
clk => remainder[7].CLK
clk => remainder[8].CLK
clk => remainder[9].CLK
clk => remainder[10].CLK
clk => remainder[11].CLK
clk => remainder[12].CLK
clk => remainder[13].CLK
clk => remainder[14].CLK
clk => remainder[15].CLK
clk => remainder[16].CLK
clk => remainder[17].CLK
clk => remainder[18].CLK
clk => remainder[19].CLK
clk => remainder[20].CLK
clk => remainder[21].CLK
clk => remainder[22].CLK
clk => remainder[23].CLK
clk => remainder[24].CLK
clk => remainder[25].CLK
clk => remainder[26].CLK
clk => remainder[27].CLK
clk => remainder[28].CLK
clk => remainder[29].CLK
clk => remainder[30].CLK
clk => remainder[31].CLK
clk => remainder[32].CLK
clk => remainder[33].CLK
clk => remainder[34].CLK
clk => remainder[35].CLK
clk => remainder[36].CLK
clk => remainder[37].CLK
clk => remainder[38].CLK
clk => remainder[39].CLK
clk => remainder[40].CLK
clk => remainder[41].CLK
clk => remainder[42].CLK
clk => remainder[43].CLK
clk => remainder[44].CLK
clk => remainder[45].CLK
clk => remainder[46].CLK
clk => remainder[47].CLK
clk => remainder[48].CLK
clk => remainder[49].CLK
clk => remainder[50].CLK
clk => quotient[0].CLK
clk => quotient[1].CLK
clk => quotient[2].CLK
clk => quotient[3].CLK
clk => quotient[4].CLK
clk => quotient[5].CLK
clk => quotient[6].CLK
clk => quotient[7].CLK
clk => quotient[8].CLK
clk => quotient[9].CLK
clk => quotient[10].CLK
clk => quotient[11].CLK
clk => quotient[12].CLK
clk => quotient[13].CLK
clk => quotient[14].CLK
clk => quotient[15].CLK
clk => quotient[16].CLK
clk => quotient[17].CLK
clk => quotient[18].CLK
clk => quotient[19].CLK
clk => quotient[20].CLK
clk => quotient[21].CLK
clk => quotient[22].CLK
clk => quotient[23].CLK
clk => quotient[24].CLK
clk => quotient[25].CLK
clk => quotient[26].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~16.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~18.DATAIN
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => s_output_z[0].ENA
rst => z_e[0].ENA
rst => quotient[26].ENA
rst => quotient[25].ENA
rst => quotient[24].ENA
rst => quotient[23].ENA
rst => quotient[22].ENA
rst => quotient[21].ENA
rst => quotient[20].ENA
rst => quotient[19].ENA
rst => quotient[18].ENA
rst => quotient[17].ENA
rst => quotient[16].ENA
rst => quotient[15].ENA
rst => quotient[14].ENA
rst => quotient[13].ENA
rst => quotient[12].ENA
rst => quotient[11].ENA
rst => quotient[10].ENA
rst => quotient[9].ENA
rst => quotient[8].ENA
rst => quotient[7].ENA
rst => quotient[6].ENA
rst => quotient[5].ENA
rst => quotient[4].ENA
rst => quotient[3].ENA
rst => quotient[2].ENA
rst => quotient[1].ENA
rst => quotient[0].ENA
rst => remainder[50].ENA
rst => remainder[49].ENA
rst => remainder[48].ENA
rst => remainder[47].ENA
rst => remainder[46].ENA
rst => remainder[45].ENA
rst => remainder[44].ENA
rst => remainder[43].ENA
rst => remainder[42].ENA
rst => remainder[41].ENA
rst => remainder[40].ENA
rst => remainder[39].ENA
rst => remainder[38].ENA
rst => remainder[37].ENA
rst => remainder[36].ENA
rst => remainder[35].ENA
rst => remainder[34].ENA
rst => remainder[33].ENA
rst => remainder[32].ENA
rst => remainder[31].ENA
rst => remainder[30].ENA
rst => remainder[29].ENA
rst => remainder[28].ENA
rst => remainder[27].ENA
rst => remainder[26].ENA
rst => remainder[25].ENA
rst => remainder[24].ENA
rst => remainder[23].ENA
rst => remainder[22].ENA
rst => remainder[21].ENA
rst => remainder[20].ENA
rst => remainder[19].ENA
rst => remainder[18].ENA
rst => remainder[17].ENA
rst => remainder[16].ENA
rst => remainder[15].ENA
rst => remainder[14].ENA
rst => remainder[13].ENA
rst => remainder[12].ENA
rst => remainder[11].ENA
rst => remainder[10].ENA
rst => remainder[9].ENA
rst => remainder[8].ENA
rst => remainder[7].ENA
rst => remainder[6].ENA
rst => remainder[5].ENA
rst => remainder[4].ENA
rst => remainder[3].ENA
rst => remainder[2].ENA
rst => remainder[1].ENA
rst => remainder[0].ENA
rst => count[5].ENA
rst => count[4].ENA
rst => count[3].ENA
rst => count[2].ENA
rst => count[1].ENA
rst => count[0].ENA
rst => dividend[50].ENA
rst => dividend[49].ENA
rst => dividend[48].ENA
rst => dividend[47].ENA
rst => dividend[46].ENA
rst => dividend[45].ENA
rst => dividend[44].ENA
rst => dividend[43].ENA
rst => dividend[42].ENA
rst => dividend[41].ENA
rst => dividend[40].ENA
rst => dividend[39].ENA
rst => dividend[38].ENA
rst => dividend[37].ENA
rst => dividend[36].ENA
rst => dividend[35].ENA
rst => dividend[34].ENA
rst => dividend[33].ENA
rst => dividend[32].ENA
rst => dividend[31].ENA
rst => dividend[30].ENA
rst => dividend[29].ENA
rst => dividend[28].ENA
rst => dividend[27].ENA
rst => dividend[26].ENA
rst => dividend[25].ENA
rst => dividend[24].ENA
rst => dividend[23].ENA
rst => dividend[22].ENA
rst => dividend[21].ENA
rst => dividend[20].ENA
rst => dividend[19].ENA
rst => dividend[18].ENA
rst => dividend[17].ENA
rst => dividend[16].ENA
rst => dividend[15].ENA
rst => dividend[14].ENA
rst => dividend[13].ENA
rst => dividend[12].ENA
rst => dividend[11].ENA
rst => dividend[10].ENA
rst => dividend[9].ENA
rst => dividend[8].ENA
rst => dividend[7].ENA
rst => dividend[6].ENA
rst => dividend[5].ENA
rst => dividend[4].ENA
rst => dividend[3].ENA
rst => dividend[2].ENA
rst => dividend[1].ENA
rst => dividend[0].ENA
rst => divisor[50].ENA
rst => divisor[49].ENA
rst => divisor[48].ENA
rst => divisor[47].ENA
rst => divisor[46].ENA
rst => divisor[45].ENA
rst => divisor[44].ENA
rst => divisor[43].ENA
rst => divisor[42].ENA
rst => divisor[41].ENA
rst => divisor[40].ENA
rst => divisor[39].ENA
rst => divisor[38].ENA
rst => divisor[37].ENA
rst => divisor[36].ENA
rst => divisor[35].ENA
rst => divisor[34].ENA
rst => divisor[33].ENA
rst => divisor[32].ENA
rst => divisor[31].ENA
rst => divisor[30].ENA
rst => divisor[29].ENA
rst => divisor[28].ENA
rst => divisor[27].ENA
rst => divisor[26].ENA
rst => divisor[25].ENA
rst => divisor[24].ENA
rst => divisor[23].ENA
rst => divisor[22].ENA
rst => divisor[21].ENA
rst => divisor[20].ENA
rst => divisor[19].ENA
rst => divisor[18].ENA
rst => divisor[17].ENA
rst => divisor[16].ENA
rst => divisor[15].ENA
rst => divisor[14].ENA
rst => divisor[13].ENA
rst => divisor[12].ENA
rst => divisor[11].ENA
rst => divisor[10].ENA
rst => divisor[9].ENA
rst => divisor[8].ENA
rst => divisor[7].ENA
rst => divisor[6].ENA
rst => divisor[5].ENA
rst => divisor[4].ENA
rst => divisor[3].ENA
rst => divisor[2].ENA
rst => divisor[1].ENA
rst => divisor[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nx_k
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_ny_k
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|multiplier:multiply_nz_k
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => product[0].CLK
clk => product[1].CLK
clk => product[2].CLK
clk => product[3].CLK
clk => product[4].CLK
clk => product[5].CLK
clk => product[6].CLK
clk => product[7].CLK
clk => product[8].CLK
clk => product[9].CLK
clk => product[10].CLK
clk => product[11].CLK
clk => product[12].CLK
clk => product[13].CLK
clk => product[14].CLK
clk => product[15].CLK
clk => product[16].CLK
clk => product[17].CLK
clk => product[18].CLK
clk => product[19].CLK
clk => product[20].CLK
clk => product[21].CLK
clk => product[22].CLK
clk => product[23].CLK
clk => product[24].CLK
clk => product[25].CLK
clk => product[26].CLK
clk => product[27].CLK
clk => product[28].CLK
clk => product[29].CLK
clk => product[30].CLK
clk => product[31].CLK
clk => product[32].CLK
clk => product[33].CLK
clk => product[34].CLK
clk => product[35].CLK
clk => product[36].CLK
clk => product[37].CLK
clk => product[38].CLK
clk => product[39].CLK
clk => product[40].CLK
clk => product[41].CLK
clk => product[42].CLK
clk => product[43].CLK
clk => product[44].CLK
clk => product[45].CLK
clk => product[46].CLK
clk => product[47].CLK
clk => product[48].CLK
clk => product[49].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z_s.CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~14.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~16.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_s.ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => product[49].ENA
rst => product[48].ENA
rst => product[47].ENA
rst => product[46].ENA
rst => product[45].ENA
rst => product[44].ENA
rst => product[43].ENA
rst => product[42].ENA
rst => product[41].ENA
rst => product[40].ENA
rst => product[39].ENA
rst => product[38].ENA
rst => product[37].ENA
rst => product[36].ENA
rst => product[35].ENA
rst => product[34].ENA
rst => product[33].ENA
rst => product[32].ENA
rst => product[31].ENA
rst => product[30].ENA
rst => product[29].ENA
rst => product[28].ENA
rst => product[27].ENA
rst => product[26].ENA
rst => product[25].ENA
rst => product[24].ENA
rst => product[23].ENA
rst => product[22].ENA
rst => product[21].ENA
rst => product[20].ENA
rst => product[19].ENA
rst => product[18].ENA
rst => product[17].ENA
rst => product[16].ENA
rst => product[15].ENA
rst => product[14].ENA
rst => product[13].ENA
rst => product[12].ENA
rst => product[11].ENA
rst => product[10].ENA
rst => product[9].ENA
rst => product[8].ENA
rst => product[7].ENA
rst => product[6].ENA
rst => product[5].ENA
rst => product[4].ENA
rst => product[3].ENA
rst => product[2].ENA
rst => product[1].ENA
rst => product[0].ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_x1_nxk
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_y1_nyk
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


|FPGA_DCOLLIDE_MEMORY|dCollideSpheres:test0|adder:add_z1_nzk
input_a[0] => a.DATAB
input_a[1] => a.DATAB
input_a[2] => a.DATAB
input_a[3] => a.DATAB
input_a[4] => a.DATAB
input_a[5] => a.DATAB
input_a[6] => a.DATAB
input_a[7] => a.DATAB
input_a[8] => a.DATAB
input_a[9] => a.DATAB
input_a[10] => a.DATAB
input_a[11] => a.DATAB
input_a[12] => a.DATAB
input_a[13] => a.DATAB
input_a[14] => a.DATAB
input_a[15] => a.DATAB
input_a[16] => a.DATAB
input_a[17] => a.DATAB
input_a[18] => a.DATAB
input_a[19] => a.DATAB
input_a[20] => a.DATAB
input_a[21] => a.DATAB
input_a[22] => a.DATAB
input_a[23] => a.DATAB
input_a[24] => a.DATAB
input_a[25] => a.DATAB
input_a[26] => a.DATAB
input_a[27] => a.DATAB
input_a[28] => a.DATAB
input_a[29] => a.DATAB
input_a[30] => a.DATAB
input_a[31] => a.DATAB
input_b[0] => b.DATAB
input_b[1] => b.DATAB
input_b[2] => b.DATAB
input_b[3] => b.DATAB
input_b[4] => b.DATAB
input_b[5] => b.DATAB
input_b[6] => b.DATAB
input_b[7] => b.DATAB
input_b[8] => b.DATAB
input_b[9] => b.DATAB
input_b[10] => b.DATAB
input_b[11] => b.DATAB
input_b[12] => b.DATAB
input_b[13] => b.DATAB
input_b[14] => b.DATAB
input_b[15] => b.DATAB
input_b[16] => b.DATAB
input_b[17] => b.DATAB
input_b[18] => b.DATAB
input_b[19] => b.DATAB
input_b[20] => b.DATAB
input_b[21] => b.DATAB
input_b[22] => b.DATAB
input_b[23] => b.DATAB
input_b[24] => b.DATAB
input_b[25] => b.DATAB
input_b[26] => b.DATAB
input_b[27] => b.DATAB
input_b[28] => b.DATAB
input_b[29] => b.DATAB
input_b[30] => b.DATAB
input_b[31] => b.DATAB
input_a_stb => always0.IN1
input_b_stb => always0.IN1
output_z_ack => always0.IN1
clk => s_output_z[0].CLK
clk => s_output_z[1].CLK
clk => s_output_z[2].CLK
clk => s_output_z[3].CLK
clk => s_output_z[4].CLK
clk => s_output_z[5].CLK
clk => s_output_z[6].CLK
clk => s_output_z[7].CLK
clk => s_output_z[8].CLK
clk => s_output_z[9].CLK
clk => s_output_z[10].CLK
clk => s_output_z[11].CLK
clk => s_output_z[12].CLK
clk => s_output_z[13].CLK
clk => s_output_z[14].CLK
clk => s_output_z[15].CLK
clk => s_output_z[16].CLK
clk => s_output_z[17].CLK
clk => s_output_z[18].CLK
clk => s_output_z[19].CLK
clk => s_output_z[20].CLK
clk => s_output_z[21].CLK
clk => s_output_z[22].CLK
clk => s_output_z[23].CLK
clk => s_output_z[24].CLK
clk => s_output_z[25].CLK
clk => s_output_z[26].CLK
clk => s_output_z[27].CLK
clk => s_output_z[28].CLK
clk => s_output_z[29].CLK
clk => s_output_z[30].CLK
clk => s_output_z[31].CLK
clk => sticky.CLK
clk => round_bit.CLK
clk => guard.CLK
clk => z_m[0].CLK
clk => z_m[1].CLK
clk => z_m[2].CLK
clk => z_m[3].CLK
clk => z_m[4].CLK
clk => z_m[5].CLK
clk => z_m[6].CLK
clk => z_m[7].CLK
clk => z_m[8].CLK
clk => z_m[9].CLK
clk => z_m[10].CLK
clk => z_m[11].CLK
clk => z_m[12].CLK
clk => z_m[13].CLK
clk => z_m[14].CLK
clk => z_m[15].CLK
clk => z_m[16].CLK
clk => z_m[17].CLK
clk => z_m[18].CLK
clk => z_m[19].CLK
clk => z_m[20].CLK
clk => z_m[21].CLK
clk => z_m[22].CLK
clk => z_m[23].CLK
clk => z_s.CLK
clk => sum[0].CLK
clk => sum[1].CLK
clk => sum[2].CLK
clk => sum[3].CLK
clk => sum[4].CLK
clk => sum[5].CLK
clk => sum[6].CLK
clk => sum[7].CLK
clk => sum[8].CLK
clk => sum[9].CLK
clk => sum[10].CLK
clk => sum[11].CLK
clk => sum[12].CLK
clk => sum[13].CLK
clk => sum[14].CLK
clk => sum[15].CLK
clk => sum[16].CLK
clk => sum[17].CLK
clk => sum[18].CLK
clk => sum[19].CLK
clk => sum[20].CLK
clk => sum[21].CLK
clk => sum[22].CLK
clk => sum[23].CLK
clk => sum[24].CLK
clk => sum[25].CLK
clk => sum[26].CLK
clk => sum[27].CLK
clk => z_e[0].CLK
clk => z_e[1].CLK
clk => z_e[2].CLK
clk => z_e[3].CLK
clk => z_e[4].CLK
clk => z_e[5].CLK
clk => z_e[6].CLK
clk => z_e[7].CLK
clk => z_e[8].CLK
clk => z_e[9].CLK
clk => z[0].CLK
clk => z[1].CLK
clk => z[2].CLK
clk => z[3].CLK
clk => z[4].CLK
clk => z[5].CLK
clk => z[6].CLK
clk => z[7].CLK
clk => z[8].CLK
clk => z[9].CLK
clk => z[10].CLK
clk => z[11].CLK
clk => z[12].CLK
clk => z[13].CLK
clk => z[14].CLK
clk => z[15].CLK
clk => z[16].CLK
clk => z[17].CLK
clk => z[18].CLK
clk => z[19].CLK
clk => z[20].CLK
clk => z[21].CLK
clk => z[22].CLK
clk => z[23].CLK
clk => z[24].CLK
clk => z[25].CLK
clk => z[26].CLK
clk => z[27].CLK
clk => z[28].CLK
clk => z[29].CLK
clk => z[30].CLK
clk => z[31].CLK
clk => b_s.CLK
clk => a_s.CLK
clk => b_e[0].CLK
clk => b_e[1].CLK
clk => b_e[2].CLK
clk => b_e[3].CLK
clk => b_e[4].CLK
clk => b_e[5].CLK
clk => b_e[6].CLK
clk => b_e[7].CLK
clk => b_e[8].CLK
clk => b_e[9].CLK
clk => a_e[0].CLK
clk => a_e[1].CLK
clk => a_e[2].CLK
clk => a_e[3].CLK
clk => a_e[4].CLK
clk => a_e[5].CLK
clk => a_e[6].CLK
clk => a_e[7].CLK
clk => a_e[8].CLK
clk => a_e[9].CLK
clk => b_m[0].CLK
clk => b_m[1].CLK
clk => b_m[2].CLK
clk => b_m[3].CLK
clk => b_m[4].CLK
clk => b_m[5].CLK
clk => b_m[6].CLK
clk => b_m[7].CLK
clk => b_m[8].CLK
clk => b_m[9].CLK
clk => b_m[10].CLK
clk => b_m[11].CLK
clk => b_m[12].CLK
clk => b_m[13].CLK
clk => b_m[14].CLK
clk => b_m[15].CLK
clk => b_m[16].CLK
clk => b_m[17].CLK
clk => b_m[18].CLK
clk => b_m[19].CLK
clk => b_m[20].CLK
clk => b_m[21].CLK
clk => b_m[22].CLK
clk => b_m[23].CLK
clk => b_m[24].CLK
clk => b_m[25].CLK
clk => b_m[26].CLK
clk => a_m[0].CLK
clk => a_m[1].CLK
clk => a_m[2].CLK
clk => a_m[3].CLK
clk => a_m[4].CLK
clk => a_m[5].CLK
clk => a_m[6].CLK
clk => a_m[7].CLK
clk => a_m[8].CLK
clk => a_m[9].CLK
clk => a_m[10].CLK
clk => a_m[11].CLK
clk => a_m[12].CLK
clk => a_m[13].CLK
clk => a_m[14].CLK
clk => a_m[15].CLK
clk => a_m[16].CLK
clk => a_m[17].CLK
clk => a_m[18].CLK
clk => a_m[19].CLK
clk => a_m[20].CLK
clk => a_m[21].CLK
clk => a_m[22].CLK
clk => a_m[23].CLK
clk => a_m[24].CLK
clk => a_m[25].CLK
clk => a_m[26].CLK
clk => b[0].CLK
clk => b[1].CLK
clk => b[2].CLK
clk => b[3].CLK
clk => b[4].CLK
clk => b[5].CLK
clk => b[6].CLK
clk => b[7].CLK
clk => b[8].CLK
clk => b[9].CLK
clk => b[10].CLK
clk => b[11].CLK
clk => b[12].CLK
clk => b[13].CLK
clk => b[14].CLK
clk => b[15].CLK
clk => b[16].CLK
clk => b[17].CLK
clk => b[18].CLK
clk => b[19].CLK
clk => b[20].CLK
clk => b[21].CLK
clk => b[22].CLK
clk => b[23].CLK
clk => b[24].CLK
clk => b[25].CLK
clk => b[26].CLK
clk => b[27].CLK
clk => b[28].CLK
clk => b[29].CLK
clk => b[30].CLK
clk => b[31].CLK
clk => a[0].CLK
clk => a[1].CLK
clk => a[2].CLK
clk => a[3].CLK
clk => a[4].CLK
clk => a[5].CLK
clk => a[6].CLK
clk => a[7].CLK
clk => a[8].CLK
clk => a[9].CLK
clk => a[10].CLK
clk => a[11].CLK
clk => a[12].CLK
clk => a[13].CLK
clk => a[14].CLK
clk => a[15].CLK
clk => a[16].CLK
clk => a[17].CLK
clk => a[18].CLK
clk => a[19].CLK
clk => a[20].CLK
clk => a[21].CLK
clk => a[22].CLK
clk => a[23].CLK
clk => a[24].CLK
clk => a[25].CLK
clk => a[26].CLK
clk => a[27].CLK
clk => a[28].CLK
clk => a[29].CLK
clk => a[30].CLK
clk => a[31].CLK
clk => s_output_z_stb.CLK
clk => s_input_b_ack.CLK
clk => s_input_a_ack.CLK
clk => state~13.DATAIN
rst => s_output_z_stb.ACLR
rst => s_input_b_ack.ACLR
rst => s_input_a_ack.ACLR
rst => state~15.DATAIN
rst => s_output_z[0].ENA
rst => a[31].ENA
rst => a[30].ENA
rst => a[29].ENA
rst => a[28].ENA
rst => a[27].ENA
rst => a[26].ENA
rst => a[25].ENA
rst => a[24].ENA
rst => a[23].ENA
rst => a[22].ENA
rst => a[21].ENA
rst => a[20].ENA
rst => a[19].ENA
rst => a[18].ENA
rst => a[17].ENA
rst => a[16].ENA
rst => a[15].ENA
rst => a[14].ENA
rst => a[13].ENA
rst => a[12].ENA
rst => a[11].ENA
rst => a[10].ENA
rst => a[9].ENA
rst => a[8].ENA
rst => a[7].ENA
rst => a[6].ENA
rst => a[5].ENA
rst => a[4].ENA
rst => a[3].ENA
rst => a[2].ENA
rst => a[1].ENA
rst => a[0].ENA
rst => b[31].ENA
rst => b[30].ENA
rst => b[29].ENA
rst => b[28].ENA
rst => b[27].ENA
rst => b[26].ENA
rst => b[25].ENA
rst => b[24].ENA
rst => b[23].ENA
rst => b[22].ENA
rst => b[21].ENA
rst => b[20].ENA
rst => b[19].ENA
rst => b[18].ENA
rst => b[17].ENA
rst => b[16].ENA
rst => b[15].ENA
rst => b[14].ENA
rst => b[13].ENA
rst => b[12].ENA
rst => b[11].ENA
rst => b[10].ENA
rst => b[9].ENA
rst => b[8].ENA
rst => b[7].ENA
rst => b[6].ENA
rst => b[5].ENA
rst => b[4].ENA
rst => b[3].ENA
rst => b[2].ENA
rst => b[1].ENA
rst => b[0].ENA
rst => a_m[26].ENA
rst => a_m[25].ENA
rst => a_m[24].ENA
rst => a_m[23].ENA
rst => a_m[22].ENA
rst => a_m[21].ENA
rst => a_m[20].ENA
rst => a_m[19].ENA
rst => a_m[18].ENA
rst => a_m[17].ENA
rst => a_m[16].ENA
rst => a_m[15].ENA
rst => a_m[14].ENA
rst => a_m[13].ENA
rst => a_m[12].ENA
rst => a_m[11].ENA
rst => a_m[10].ENA
rst => a_m[9].ENA
rst => a_m[8].ENA
rst => a_m[7].ENA
rst => a_m[6].ENA
rst => a_m[5].ENA
rst => a_m[4].ENA
rst => a_m[3].ENA
rst => a_m[2].ENA
rst => a_m[1].ENA
rst => a_m[0].ENA
rst => b_m[26].ENA
rst => b_m[25].ENA
rst => b_m[24].ENA
rst => b_m[23].ENA
rst => b_m[22].ENA
rst => b_m[21].ENA
rst => b_m[20].ENA
rst => b_m[19].ENA
rst => b_m[18].ENA
rst => b_m[17].ENA
rst => b_m[16].ENA
rst => b_m[15].ENA
rst => b_m[14].ENA
rst => b_m[13].ENA
rst => b_m[12].ENA
rst => b_m[11].ENA
rst => b_m[10].ENA
rst => b_m[9].ENA
rst => b_m[8].ENA
rst => b_m[7].ENA
rst => b_m[6].ENA
rst => b_m[5].ENA
rst => b_m[4].ENA
rst => b_m[3].ENA
rst => b_m[2].ENA
rst => b_m[1].ENA
rst => b_m[0].ENA
rst => a_e[9].ENA
rst => a_e[8].ENA
rst => a_e[7].ENA
rst => a_e[6].ENA
rst => a_e[5].ENA
rst => a_e[4].ENA
rst => a_e[3].ENA
rst => a_e[2].ENA
rst => a_e[1].ENA
rst => a_e[0].ENA
rst => b_e[9].ENA
rst => b_e[8].ENA
rst => b_e[7].ENA
rst => b_e[6].ENA
rst => b_e[5].ENA
rst => b_e[4].ENA
rst => b_e[3].ENA
rst => b_e[2].ENA
rst => b_e[1].ENA
rst => b_e[0].ENA
rst => a_s.ENA
rst => b_s.ENA
rst => z[31].ENA
rst => z[30].ENA
rst => z[29].ENA
rst => z[28].ENA
rst => z[27].ENA
rst => z[26].ENA
rst => z[25].ENA
rst => z[24].ENA
rst => z[23].ENA
rst => z[22].ENA
rst => z[21].ENA
rst => z[20].ENA
rst => z[19].ENA
rst => z[18].ENA
rst => z[17].ENA
rst => z[16].ENA
rst => z[15].ENA
rst => z[14].ENA
rst => z[13].ENA
rst => z[12].ENA
rst => z[11].ENA
rst => z[10].ENA
rst => z[9].ENA
rst => z[8].ENA
rst => z[7].ENA
rst => z[6].ENA
rst => z[5].ENA
rst => z[4].ENA
rst => z[3].ENA
rst => z[2].ENA
rst => z[1].ENA
rst => z[0].ENA
rst => z_e[9].ENA
rst => z_e[8].ENA
rst => z_e[7].ENA
rst => z_e[6].ENA
rst => z_e[5].ENA
rst => z_e[4].ENA
rst => z_e[3].ENA
rst => z_e[2].ENA
rst => z_e[1].ENA
rst => z_e[0].ENA
rst => sum[27].ENA
rst => sum[26].ENA
rst => sum[25].ENA
rst => sum[24].ENA
rst => sum[23].ENA
rst => sum[22].ENA
rst => sum[21].ENA
rst => sum[20].ENA
rst => sum[19].ENA
rst => sum[18].ENA
rst => sum[17].ENA
rst => sum[16].ENA
rst => sum[15].ENA
rst => sum[14].ENA
rst => sum[13].ENA
rst => sum[12].ENA
rst => sum[11].ENA
rst => sum[10].ENA
rst => sum[9].ENA
rst => sum[8].ENA
rst => sum[7].ENA
rst => sum[6].ENA
rst => sum[5].ENA
rst => sum[4].ENA
rst => sum[3].ENA
rst => sum[2].ENA
rst => sum[1].ENA
rst => sum[0].ENA
rst => z_s.ENA
rst => z_m[23].ENA
rst => z_m[22].ENA
rst => z_m[21].ENA
rst => z_m[20].ENA
rst => z_m[19].ENA
rst => z_m[18].ENA
rst => z_m[17].ENA
rst => z_m[16].ENA
rst => z_m[15].ENA
rst => z_m[14].ENA
rst => z_m[13].ENA
rst => z_m[12].ENA
rst => z_m[11].ENA
rst => z_m[10].ENA
rst => z_m[9].ENA
rst => z_m[8].ENA
rst => z_m[7].ENA
rst => z_m[6].ENA
rst => z_m[5].ENA
rst => z_m[4].ENA
rst => z_m[3].ENA
rst => z_m[2].ENA
rst => z_m[1].ENA
rst => z_m[0].ENA
rst => guard.ENA
rst => round_bit.ENA
rst => sticky.ENA
rst => s_output_z[31].ENA
rst => s_output_z[30].ENA
rst => s_output_z[29].ENA
rst => s_output_z[28].ENA
rst => s_output_z[27].ENA
rst => s_output_z[26].ENA
rst => s_output_z[25].ENA
rst => s_output_z[24].ENA
rst => s_output_z[23].ENA
rst => s_output_z[22].ENA
rst => s_output_z[21].ENA
rst => s_output_z[20].ENA
rst => s_output_z[19].ENA
rst => s_output_z[18].ENA
rst => s_output_z[17].ENA
rst => s_output_z[16].ENA
rst => s_output_z[15].ENA
rst => s_output_z[14].ENA
rst => s_output_z[13].ENA
rst => s_output_z[12].ENA
rst => s_output_z[11].ENA
rst => s_output_z[10].ENA
rst => s_output_z[9].ENA
rst => s_output_z[8].ENA
rst => s_output_z[7].ENA
rst => s_output_z[6].ENA
rst => s_output_z[5].ENA
rst => s_output_z[4].ENA
rst => s_output_z[3].ENA
rst => s_output_z[2].ENA
rst => s_output_z[1].ENA
output_z[0] <= s_output_z[0].DB_MAX_OUTPUT_PORT_TYPE
output_z[1] <= s_output_z[1].DB_MAX_OUTPUT_PORT_TYPE
output_z[2] <= s_output_z[2].DB_MAX_OUTPUT_PORT_TYPE
output_z[3] <= s_output_z[3].DB_MAX_OUTPUT_PORT_TYPE
output_z[4] <= s_output_z[4].DB_MAX_OUTPUT_PORT_TYPE
output_z[5] <= s_output_z[5].DB_MAX_OUTPUT_PORT_TYPE
output_z[6] <= s_output_z[6].DB_MAX_OUTPUT_PORT_TYPE
output_z[7] <= s_output_z[7].DB_MAX_OUTPUT_PORT_TYPE
output_z[8] <= s_output_z[8].DB_MAX_OUTPUT_PORT_TYPE
output_z[9] <= s_output_z[9].DB_MAX_OUTPUT_PORT_TYPE
output_z[10] <= s_output_z[10].DB_MAX_OUTPUT_PORT_TYPE
output_z[11] <= s_output_z[11].DB_MAX_OUTPUT_PORT_TYPE
output_z[12] <= s_output_z[12].DB_MAX_OUTPUT_PORT_TYPE
output_z[13] <= s_output_z[13].DB_MAX_OUTPUT_PORT_TYPE
output_z[14] <= s_output_z[14].DB_MAX_OUTPUT_PORT_TYPE
output_z[15] <= s_output_z[15].DB_MAX_OUTPUT_PORT_TYPE
output_z[16] <= s_output_z[16].DB_MAX_OUTPUT_PORT_TYPE
output_z[17] <= s_output_z[17].DB_MAX_OUTPUT_PORT_TYPE
output_z[18] <= s_output_z[18].DB_MAX_OUTPUT_PORT_TYPE
output_z[19] <= s_output_z[19].DB_MAX_OUTPUT_PORT_TYPE
output_z[20] <= s_output_z[20].DB_MAX_OUTPUT_PORT_TYPE
output_z[21] <= s_output_z[21].DB_MAX_OUTPUT_PORT_TYPE
output_z[22] <= s_output_z[22].DB_MAX_OUTPUT_PORT_TYPE
output_z[23] <= s_output_z[23].DB_MAX_OUTPUT_PORT_TYPE
output_z[24] <= s_output_z[24].DB_MAX_OUTPUT_PORT_TYPE
output_z[25] <= s_output_z[25].DB_MAX_OUTPUT_PORT_TYPE
output_z[26] <= s_output_z[26].DB_MAX_OUTPUT_PORT_TYPE
output_z[27] <= s_output_z[27].DB_MAX_OUTPUT_PORT_TYPE
output_z[28] <= s_output_z[28].DB_MAX_OUTPUT_PORT_TYPE
output_z[29] <= s_output_z[29].DB_MAX_OUTPUT_PORT_TYPE
output_z[30] <= s_output_z[30].DB_MAX_OUTPUT_PORT_TYPE
output_z[31] <= s_output_z[31].DB_MAX_OUTPUT_PORT_TYPE
output_z_stb <= s_output_z_stb.DB_MAX_OUTPUT_PORT_TYPE
input_a_ack <= s_input_a_ack.DB_MAX_OUTPUT_PORT_TYPE
input_b_ack <= s_input_b_ack.DB_MAX_OUTPUT_PORT_TYPE


