Return-Path: <linux-tegra-owner@vger.kernel.org>
X-Original-To: lists+linux-tegra@lfdr.de
Delivered-To: lists+linux-tegra@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 99991FDE55
	for <lists+linux-tegra@lfdr.de>; Fri, 15 Nov 2019 13:52:17 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727468AbfKOMwQ (ORCPT <rfc822;lists+linux-tegra@lfdr.de>);
        Fri, 15 Nov 2019 07:52:16 -0500
Received: from hqemgate16.nvidia.com ([216.228.121.65]:9853 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727443AbfKOMwQ (ORCPT
        <rfc822;linux-tegra@vger.kernel.org>);
        Fri, 15 Nov 2019 07:52:16 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5dce9f7e0000>; Fri, 15 Nov 2019 04:52:14 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Fri, 15 Nov 2019 04:52:14 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Fri, 15 Nov 2019 04:52:14 -0800
Received: from [10.26.11.193] (10.124.1.5) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Fri, 15 Nov
 2019 12:52:09 +0000
Subject: Re: [PATCH v2 17/17] ARM: dts: tegra30: cardhu-a04: Add CPU Operating
 Performance Points
To:     Dmitry Osipenko <digetx@gmail.com>,
        Thierry Reding <thierry.reding@gmail.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>,
        Prashant Gaikwad <pgaikwad@nvidia.com>,
        "Rafael J. Wysocki" <rjw@rjwysocki.net>,
        Viresh Kumar <viresh.kumar@linaro.org>,
        Rob Herring <robh+dt@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        "Stephen Boyd" <sboyd@kernel.org>,
        Peter Geis <pgwipeout@gmail.com>,
        Nicolas Chauvet <kwizart@gmail.com>,
        Marcel Ziswiler <marcel.ziswiler@toradex.com>
CC:     <linux-pm@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-clk@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
References: <20191024221416.14197-1-digetx@gmail.com>
 <20191024221416.14197-18-digetx@gmail.com>
 <be6deeff-4294-c945-1539-57ec28b4c895@nvidia.com>
 <8974f1a8-72bb-4413-d2b5-057853696fb4@gmail.com>
From:   Jon Hunter <jonathanh@nvidia.com>
Message-ID: <ef22b044-2bc1-1fdc-97cb-f9b036d3d5a9@nvidia.com>
Date:   Fri, 15 Nov 2019 12:52:07 +0000
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
MIME-Version: 1.0
In-Reply-To: <8974f1a8-72bb-4413-d2b5-057853696fb4@gmail.com>
X-Originating-IP: [10.124.1.5]
X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To
 HQMAIL107.nvidia.com (172.20.187.13)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: quoted-printable
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1573822334; bh=FF/wff5Dxcvvnfgm64xj1CyPRe0h49Jfo7MqNRETTio=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Language:
         Content-Transfer-Encoding;
        b=puytrikKrp5278DsBoW1xCUtDPIRkC+G18L/WKkVZsto1NW5kvWcJZrNP7IIPvevx
         8XrPE8dTFEpJit3EhduaNr5b0Fs3L8/78a57DGXIua20PdijhCOIHGifrU/cbXaEhu
         IC72mBNS9XV76N4XvtkV4zrV+OVKdOrnkGTmgGoCHSEMCLAfZFEffQFasiviAc8P/1
         fwiAgIeXLU7IDEFd/C3IFiGuG9rSyZ0+zu2UABfJgOG4mIWx3SmKhBKB0TVNW3zYPD
         NKd+F3un5o9d8ihfbgbXLyXzcemZ/hbcfY+HRndiIVuIqst/4gbmB24KtcEh28vEm0
         uOKJ7cXO2W3eg==
Sender: linux-tegra-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-tegra.vger.kernel.org>
X-Mailing-List: linux-tegra@vger.kernel.org


On 13/11/2019 13:57, Dmitry Osipenko wrote:
> Hello Jon,
>=20
> 13.11.2019 09:52, Jon Hunter =D0=BF=D0=B8=D1=88=D0=B5=D1=82:
>>
>> On 24/10/2019 23:14, Dmitry Osipenko wrote:
>>> Utilize common Tegra30 CPU OPP table. CPU DVFS is available now on
>>> cardhu-a04.
>>>
>>> Signed-off-by: Dmitry Osipenko <digetx@gmail.com>
>>> ---
>>>  arch/arm/boot/dts/tegra30-cardhu-a04.dts | 24 ++++++++++++++++++++++++
>>>  1 file changed, 24 insertions(+)
>>>
>>> diff --git a/arch/arm/boot/dts/tegra30-cardhu-a04.dts b/arch/arm/boot/d=
ts/tegra30-cardhu-a04.dts
>>> index 0d71925d4f0b..9234988624ec 100644
>>> --- a/arch/arm/boot/dts/tegra30-cardhu-a04.dts
>>> +++ b/arch/arm/boot/dts/tegra30-cardhu-a04.dts
>>> @@ -2,6 +2,8 @@
>>>  /dts-v1/;
>>> =20
>>>  #include "tegra30-cardhu.dtsi"
>>> +#include "tegra30-cpu-opp.dtsi"
>>> +#include "tegra30-cpu-opp-microvolt.dtsi"
>>> =20
>>>  /* This dts file support the cardhu A04 and later versions of board */
>>> =20
>>> @@ -127,4 +129,26 @@
>>>  			nvidia,tegra-core-regulator;
>>>  		};
>>>  	};
>>> +
>>> +	cpus {
>>> +		cpu0: cpu@0 {
>>> +			cpu-supply =3D <&vddctrl_reg>;
>>> +			operating-points-v2 =3D <&cpu0_opp_table>;
>>> +		};
>>> +
>>> +		cpu@1 {
>>> +			cpu-supply =3D <&vddctrl_reg>;
>>> +			operating-points-v2 =3D <&cpu0_opp_table>;
>>> +		};
>>> +
>>> +		cpu@2 {
>>> +			cpu-supply =3D <&vddctrl_reg>;
>>> +			operating-points-v2 =3D <&cpu0_opp_table>;
>>> +		};
>>> +
>>> +		cpu@3 {
>>> +			cpu-supply =3D <&vddctrl_reg>;
>>> +			operating-points-v2 =3D <&cpu0_opp_table>;
>>> +		};
>>> +	};
>>>  };
>>
>> Sorry for not testing this sooner, but this is generating the
>> following WARNING on boot ...
>>
>> [    2.916019] ------------[ cut here ]------------
>> [    2.920669] WARNING: CPU: 2 PID: 1 at /dvs/git/dirty/git-master_l4t-u=
pstream/kernel/drivers/opp/of.c:688 _of_add_opp_table_v2.part.2+0x45c/0x4d4
>> [    2.933713] Modules linked in:
>> [    2.936785] CPU: 2 PID: 1 Comm: swapper/0 Not tainted 5.4.0-rc7-next-=
20191112-gfc6d6db1df2c #1
>> [    2.945403] Hardware name: NVIDIA Tegra SoC (Flattened Device Tree)
>> [    2.951706] [<c0112924>] (unwind_backtrace) from [<c010c9d0>] (show_s=
tack+0x10/0x14)
>> [    2.959467] [<c010c9d0>] (show_stack) from [<c0aa4494>] (dump_stack+0=
xc0/0xd4)
>> [    2.966707] [<c0aa4494>] (dump_stack) from [<c0124750>] (__warn+0xe0/=
0xf8)
>> [    2.973593] [<c0124750>] (__warn) from [<c0124818>] (warn_slowpath_fm=
t+0xb0/0xb8)
>> [    2.981090] [<c0124818>] (warn_slowpath_fmt) from [<c0754be0>] (_of_a=
dd_opp_table_v2.part.2+0x45c/0x4d4)
>> [    2.990583] [<c0754be0>] (_of_add_opp_table_v2.part.2) from [<c0754c9=
8>] (dev_pm_opp_of_add_table+0x40/0x15c)
>> [    3.000508] [<c0754c98>] (dev_pm_opp_of_add_table) from [<c0754de8>] =
(dev_pm_opp_of_cpumask_add_table+0x34/0xb4)
>> [    3.010704] [<c0754de8>] (dev_pm_opp_of_cpumask_add_table) from [<c07=
5b058>] (cpufreq_init+0xf8/0x2cc)
>> [    3.020024] [<c075b058>] (cpufreq_init) from [<c0758758>] (cpufreq_on=
line+0x260/0x824)
>> [    3.027953] [<c0758758>] (cpufreq_online) from [<c0758d98>] (cpufreq_=
add_dev+0x6c/0x78)
>> [    3.035976] [<c0758d98>] (cpufreq_add_dev) from [<c05b3188>] (subsys_=
interface_register+0xa0/0xec)
>> [    3.044951] [<c05b3188>] (subsys_interface_register) from [<c07574d4>=
] (cpufreq_register_driver+0x14c/0x20c)
>> [    3.054792] [<c07574d4>] (cpufreq_register_driver) from [<c075aee0>] =
(dt_cpufreq_probe+0x94/0x114)
>> [    3.063771] [<c075aee0>] (dt_cpufreq_probe) from [<c05b6a88>] (platfo=
rm_drv_probe+0x48/0x98)
>> [    3.072225] [<c05b6a88>] (platform_drv_probe) from [<c05b4a38>] (real=
ly_probe+0x234/0x34c)
>> [    3.080502] [<c05b4a38>] (really_probe) from [<c05b4cc8>] (driver_pro=
be_device+0x60/0x168)
>> [    3.088780] [<c05b4cc8>] (driver_probe_device) from [<c05b4f78>] (dev=
ice_driver_attach+0x58/0x60)
>> [    3.097664] [<c05b4f78>] (device_driver_attach) from [<c05b5000>] (__=
driver_attach+0x80/0xbc)
>> [    3.106200] [<c05b5000>] (__driver_attach) from [<c05b2db0>] (bus_for=
_each_dev+0x74/0xb4)
>> [    3.114389] [<c05b2db0>] (bus_for_each_dev) from [<c05b3da4>] (bus_ad=
d_driver+0x164/0x1e8)
>> [    3.122666] [<c05b3da4>] (bus_add_driver) from [<c05b5b54>] (driver_r=
egister+0x7c/0x114)
>> [    3.130774] [<c05b5b54>] (driver_register) from [<c010306c>] (do_one_=
initcall+0x54/0x2a8)
>> [    3.138974] [<c010306c>] (do_one_initcall) from [<c0f01040>] (kernel_=
init_freeable+0x14c/0x1e8)
>> [    3.147695] [<c0f01040>] (kernel_init_freeable) from [<c0abbe88>] (ke=
rnel_init+0x8/0x10c)
>> [    3.155887] [<c0abbe88>] (kernel_init) from [<c01010e8>] (ret_from_fo=
rk+0x14/0x2c)
>> [    3.163462] Exception stack(0xef0c9fb0 to 0xef0c9ff8)
>> [    3.168519] 9fa0:                                     00000000 000000=
00 00000000 00000000
>> [    3.176706] 9fc0: 00000000 00000000 00000000 00000000 00000000 000000=
00 00000000 00000000
>> [    3.184893] 9fe0: 00000000 00000000 00000000 00000000 00000013 000000=
00
>> [    3.191695] ---[ end trace a7dc36f7a4ddbdb2 ]---
>> [    3.197855] ------------[ cut here ]------------
>>
>> Let me know if you can take a look at this.
>=20
> The warning happens because Cardhu now has CPU OPPs in the device-tree,
> but supported_hw isn't set for the OPPs and thus the count of available
> OPPs is 0.
>=20
> This is expected to happen because patch "cpufreq: tegra20: Use generic
> cpufreq-dt driver (Tegra30 supported now)" isn't applied yet.
>=20
> It is possible to factor out the blacklisting of Tegra SoCs in
> cpufreq_dt_platdev_init() into a separate patch and request backporting
> of that change in order to avoid the warning noise for older kernel
> versions + newer device-tree. Please let me know if you think that it's
> worth to do the separation.

Unfortunately, I think we are going to need to drop this patch. Booting
Tegra30-cardhu-a04 with Thierry's for-5.5/arm/dt branch does not even
boot. There is no crash log but it hangs on boot. This patch appears to
be the culprit. What is odd is that Tegra30-cardhu-a04 boots fine with
Thierry's for-next branch which includes this. However, this is causing
lots of bisect problems. Updating the DT shouldn't break the boot.

Jon

--=20
nvpublic
