<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Documents\FPGA\TRS-IO++PTRS-working\impl\gwsynthesis\TRS-IO++.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Documents\FPGA\TRS-IO++PTRS-working\src\TRS-IO++.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.09 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 19 08:12:29 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6512</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4206</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>572</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>3</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_in</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_in_ibuf/I </td>
</tr>
<tr>
<td>z80_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>z80_clkdcs/dcs_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_audio_s1/Q </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.905</td>
<td>84.000
<td>0.000</td>
<td>5.952</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>35.714</td>
<td>28.000
<td>0.000</td>
<td>17.857</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>clk_wiz_0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.937</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_in_ibuf/I</td>
<td>clk_in</td>
<td>pll0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>59.524</td>
<td>16.800
<td>0.000</td>
<td>29.762</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>pll0/rpll_inst/CLKOUT</td>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>238.095</td>
<td>4.200
<td>0.000</td>
<td>119.048</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>476.190</td>
<td>2.100
<td>0.000</td>
<td>238.095</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT</td>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_in</td>
<td>27.000(MHz)</td>
<td>390.244(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>z80_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;">45.205(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_audio_4</td>
<td>100.000(MHz)</td>
<td>438.505(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>84.000(MHz)</td>
<td>172.689(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>79.122(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_in</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_in</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clk</td>
<td>Setup</td>
<td>-1172.876</td>
<td>463</td>
</tr>
<tr>
<td>z80_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_audio_4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_wiz_0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-9.328</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/F_2_s3/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>19.293</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-7.884</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/F_0_s3/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.849</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-7.788</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/F_4_s3/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.753</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-7.661</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/IncDecZ_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>17.626</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-7.011</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_12_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.976</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.803</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_11_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.768</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.603</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_13_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.568</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.345</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_9_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.310</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.284</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_10_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.249</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-6.191</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_4_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.156</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-6.155</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_8_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.120</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-6.137</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_14_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>16.102</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-6.061</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_0_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>11.041</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-6.018</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_15_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.983</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-5.987</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_1_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.952</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-5.945</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_7_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.910</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-5.860</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_3_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.825</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-5.858</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_3_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>10.838</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-5.801</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_5_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.766</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-5.728</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_6_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.693</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-5.639</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/WZ_2_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.604</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-5.621</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_7_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>10.601</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-5.601</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DI[0]</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.566</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-5.557</td>
<td>TTRS80/T80a/u0/F_2_s3/Q</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s0/DI[0]</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>15.522</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-5.489</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/Q</td>
<td>TTRS80/T80a/DI_Reg_6_s1/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>10.469</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.672</td>
<td>n3063_s2/I0</td>
<td>clk_audio_s1/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_in:[R]</td>
<td>-0.000</td>
<td>-0.860</td>
<td>0.234</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.212</td>
<td>TTRS80/z80_mod_reg_4_s0/Q</td>
<td>byte_out_6_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.095</td>
<td>0.929</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.012</td>
<td>TTRS80/z80_mod_reg_4_s0/Q</td>
<td>byte_out_4_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.095</td>
<td>1.129</td>
</tr>
<tr>
<td>4</td>
<td>0.086</td>
<td>TTRS80/z80_opreg_reg_2_s0/Q</td>
<td>TTRS80/vga_80_64_n_s0/D</td>
<td>z80_clk:[R]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.331</td>
<td>0.462</td>
</tr>
<tr>
<td>5</td>
<td>0.162</td>
<td>TTRS80/z80_mod_reg_4_s0/Q</td>
<td>byte_out_7_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.095</td>
<td>1.303</td>
</tr>
<tr>
<td>6</td>
<td>0.236</td>
<td>TTRS80/z80_mod_reg_4_s0/Q</td>
<td>byte_out_2_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.095</td>
<td>1.377</td>
</tr>
<tr>
<td>7</td>
<td>0.331</td>
<td>TTRS80/z80_mod_reg_4_s0/Q</td>
<td>byte_out_0_s1/D</td>
<td>z80_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.095</td>
<td>1.472</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>heartbeat_2_s0/Q</td>
<td>heartbeat_2_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>heartbeat_6_s0/Q</td>
<td>heartbeat_6_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>heartbeat_8_s0/Q</td>
<td>heartbeat_8_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>heartbeat_12_s0/Q</td>
<td>heartbeat_12_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>heartbeat_14_s0/Q</td>
<td>heartbeat_14_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>heartbeat_18_s0/Q</td>
<td>heartbeat_18_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>heartbeat_20_s0/Q</td>
<td>heartbeat_20_s0/D</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>bitcnt_1_s2/Q</td>
<td>bitcnt_1_s2/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>remaining_bits_to_send_5_s0/Q</td>
<td>remaining_bits_to_send_5_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>bitcnt_2_s0/Q</td>
<td>bitcnt_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>bytes_to_read_2_s0/Q</td>
<td>bytes_to_read_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>idx_2_s0/Q</td>
<td>idx_2_s0/D</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
<td>clk_audio_4:[R]</td>
<td>clk_audio_4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>audio_cnt_0_s0/Q</td>
<td>audio_cnt_0_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>audio_cnt_3_s0/Q</td>
<td>audio_cnt_3_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>audio_cnt_7_s0/Q</td>
<td>audio_cnt_7_s0/D</td>
<td>clk_in:[R]</td>
<td>clk_in:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.988</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.977</td>
</tr>
<tr>
<td>2</td>
<td>6.988</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.977</td>
</tr>
<tr>
<td>3</td>
<td>7.239</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_cass_reg_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.726</td>
</tr>
<tr>
<td>4</td>
<td>7.473</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_int_mask_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.492</td>
</tr>
<tr>
<td>5</td>
<td>7.473</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_int_mask_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.492</td>
</tr>
<tr>
<td>6</td>
<td>7.473</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_4_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.492</td>
</tr>
<tr>
<td>7</td>
<td>7.473</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_5_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.492</td>
</tr>
<tr>
<td>8</td>
<td>7.473</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_opreg_reg_6_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.492</td>
</tr>
<tr>
<td>9</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_cass_reg_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>10</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_1_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>11</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_2_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>12</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_3_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>13</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_4_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>14</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_5_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>15</td>
<td>7.481</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_mod_reg_6_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.484</td>
</tr>
<tr>
<td>16</td>
<td>7.558</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/z80_hires_options_reg_0_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.407</td>
</tr>
<tr>
<td>17</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/MREQ_s3/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>18</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/RD_s3/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>19</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_t1_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>20</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/WR_t2_s3/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>21</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>22</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>23</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>24</td>
<td>3.829</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/MReq_Inhibit_s1/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[F]</td>
<td>5.000</td>
<td>-0.015</td>
<td>1.151</td>
</tr>
<tr>
<td>25</td>
<td>7.793</td>
<td>z80_rst_shr_0_s4/Q</td>
<td>TTRS80/T80a/Reset_s_s0/CLEAR</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.172</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ACC_7_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>2</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_0_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>3</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_1_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>4</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_2_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>5</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_3_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>6</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_4_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>7</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_5_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>8</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_6_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>9</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_7_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>10</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_8_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>11</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_9_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>12</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_10_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>13</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_11_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>14</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_12_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>15</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_13_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>16</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_14_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>17</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/SP_15_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>18</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_0_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>19</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_1_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>20</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_2_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>21</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_3_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>22</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_4_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>23</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_5_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>24</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/F_7_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
<tr>
<td>25</td>
<td>0.788</td>
<td>TTRS80/T80a/Reset_s_s0/Q</td>
<td>TTRS80/T80a/u0/ACC_0_s3/PRESET</td>
<td>z80_clk:[R]</td>
<td>z80_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.799</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.408</td>
<td>4.408</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.773</td>
<td>4.773</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.773</td>
<td>4.773</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_audio_4</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[3]</td>
</tr>
<tr>
<td>11.842</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[0][A]</td>
<td>TTRS80/T80a/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>12.391</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>12.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[0][B]</td>
<td>TTRS80/T80a/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>12.861</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C40[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>13.283</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C41[1][A]</td>
<td>TTRS80/T80a/u0/n1384_s/I1</td>
</tr>
<tr>
<td>13.654</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1384_s/COUT</td>
</tr>
<tr>
<td>13.654</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C41[1][B]</td>
<td>TTRS80/T80a/u0/n1383_s/CIN</td>
</tr>
<tr>
<td>14.124</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1383_s/SUM</td>
</tr>
<tr>
<td>15.156</td>
<td>1.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td>TTRS80/T80a/u0/n2376_s33/I1</td>
</tr>
<tr>
<td>15.726</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C31[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s33/F</td>
</tr>
<tr>
<td>15.727</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td>TTRS80/T80a/u0/n2376_s24/I3</td>
</tr>
<tr>
<td>16.297</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C31[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s24/F</td>
</tr>
<tr>
<td>16.469</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[3][B]</td>
<td>TTRS80/T80a/u0/n2376_s18/I2</td>
</tr>
<tr>
<td>16.986</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s18/F</td>
</tr>
<tr>
<td>17.383</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td>TTRS80/T80a/u0/n2376_s13/I1</td>
</tr>
<tr>
<td>17.953</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C30[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s13/F</td>
</tr>
<tr>
<td>17.955</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td>TTRS80/T80a/u0/n2376_s11/I0</td>
</tr>
<tr>
<td>18.525</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C30[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s11/F</td>
</tr>
<tr>
<td>18.697</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td>TTRS80/T80a/u0/n2376_s10/I0</td>
</tr>
<tr>
<td>19.068</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s10/F</td>
</tr>
<tr>
<td>19.073</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/n2376_s9/I1</td>
</tr>
<tr>
<td>19.535</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2376_s9/F</td>
</tr>
<tr>
<td>19.535</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.618, 55.037%; route: 8.443, 43.761%; tC2Q: 0.232, 1.203%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[1]</td>
</tr>
<tr>
<td>12.178</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>12.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[1][B]</td>
<td>TTRS80/T80a/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.197</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>13.866</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C41[2][A]</td>
<td>TTRS80/T80a/u0/n1377_s1/I1</td>
</tr>
<tr>
<td>14.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s1/COUT</td>
</tr>
<tr>
<td>14.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C41[2][B]</td>
<td>TTRS80/T80a/u0/n1377_s2/CIN</td>
</tr>
<tr>
<td>14.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s2/COUT</td>
</tr>
<tr>
<td>14.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][A]</td>
<td>TTRS80/T80a/u0/n1377_s3/CIN</td>
</tr>
<tr>
<td>14.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s3/COUT</td>
</tr>
<tr>
<td>14.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][B]</td>
<td>TTRS80/T80a/u0/n1377_s4/CIN</td>
</tr>
<tr>
<td>14.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s4/COUT</td>
</tr>
<tr>
<td>14.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td>TTRS80/T80a/u0/n1377_s5/CIN</td>
</tr>
<tr>
<td>14.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s5/COUT</td>
</tr>
<tr>
<td>15.641</td>
<td>1.263</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td>TTRS80/T80a/u0/n2378_s11/I1</td>
</tr>
<tr>
<td>16.094</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2378_s11/F</td>
</tr>
<tr>
<td>16.507</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td>TTRS80/T80a/u0/n2378_s8/I1</td>
</tr>
<tr>
<td>17.077</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C33[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2378_s8/F</td>
</tr>
<tr>
<td>17.078</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td>TTRS80/T80a/u0/n2378_s7/I0</td>
</tr>
<tr>
<td>17.627</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C33[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2378_s7/F</td>
</tr>
<tr>
<td>17.629</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>TTRS80/T80a/u0/n2378_s6/I1</td>
</tr>
<tr>
<td>18.091</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2378_s6/F</td>
</tr>
<tr>
<td>18.091</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>TTRS80/T80a/u0/F_0_s3/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>TTRS80/T80a/u0/F_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.693, 48.703%; route: 8.924, 49.997%; tC2Q: 0.232, 1.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[1]</td>
</tr>
<tr>
<td>12.178</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>12.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[1][B]</td>
<td>TTRS80/T80a/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.197</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>13.866</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C41[2][A]</td>
<td>TTRS80/T80a/u0/n1377_s1/I1</td>
</tr>
<tr>
<td>14.237</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s1/COUT</td>
</tr>
<tr>
<td>14.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C41[2][B]</td>
<td>TTRS80/T80a/u0/n1377_s2/CIN</td>
</tr>
<tr>
<td>14.272</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s2/COUT</td>
</tr>
<tr>
<td>14.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][A]</td>
<td>TTRS80/T80a/u0/n1377_s3/CIN</td>
</tr>
<tr>
<td>14.307</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s3/COUT</td>
</tr>
<tr>
<td>14.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[0][B]</td>
<td>TTRS80/T80a/u0/n1377_s4/CIN</td>
</tr>
<tr>
<td>14.342</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C42[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s4/COUT</td>
</tr>
<tr>
<td>14.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td>TTRS80/T80a/u0/n1377_s5/CIN</td>
</tr>
<tr>
<td>14.377</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C42[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1377_s5/COUT</td>
</tr>
<tr>
<td>15.973</td>
<td>1.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][B]</td>
<td>TTRS80/T80a/u0/n2374_s8/I1</td>
</tr>
<tr>
<td>16.543</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C33[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s8/F</td>
</tr>
<tr>
<td>16.544</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>TTRS80/T80a/u0/n2374_s6/I1</td>
</tr>
<tr>
<td>17.061</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s6/F</td>
</tr>
<tr>
<td>17.624</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>TTRS80/T80a/u0/n2374_s5/I2</td>
</tr>
<tr>
<td>17.995</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n2374_s5/F</td>
</tr>
<tr>
<td>17.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_4_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>TTRS80/T80a/u0/F_4_s3/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>TTRS80/T80a/u0/F_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.117, 45.720%; route: 9.404, 52.973%; tC2Q: 0.232, 1.307%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/IncDecZ_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.557</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[11]_1_s/SUM</td>
</tr>
<tr>
<td>14.444</td>
<td>0.887</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C41[3][B]</td>
<td>TTRS80/T80a/u0/n3108_s12/I0</td>
</tr>
<tr>
<td>14.906</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C41[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s12/F</td>
</tr>
<tr>
<td>14.907</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C41[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s4/I2</td>
</tr>
<tr>
<td>15.424</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C41[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s4/F</td>
</tr>
<tr>
<td>15.837</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td>TTRS80/T80a/u0/n3108_s1/I3</td>
</tr>
<tr>
<td>16.392</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C40[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s1/F</td>
</tr>
<tr>
<td>17.319</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td>TTRS80/T80a/u0/n3108_s0/I1</td>
</tr>
<tr>
<td>17.868</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s0/F</td>
</tr>
<tr>
<td>17.868</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/IncDecZ_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C37[1][A]</td>
<td>TTRS80/T80a/u0/IncDecZ_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C37[1][A]</td>
<td>TTRS80/T80a/u0/IncDecZ_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.406, 47.691%; route: 8.988, 50.992%; tC2Q: 0.232, 1.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][A]</td>
<td>TTRS80/T80a/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.592</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[12]_1_s/SUM</td>
</tr>
<tr>
<td>14.778</td>
<td>1.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td>TTRS80/T80a/u0/n1965_s6/I2</td>
</tr>
<tr>
<td>15.240</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C29[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1965_s6/F</td>
</tr>
<tr>
<td>15.412</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td>TTRS80/T80a/u0/n1965_s3/I1</td>
</tr>
<tr>
<td>15.783</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C28[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1965_s3/F</td>
</tr>
<tr>
<td>15.788</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td>TTRS80/T80a/u0/n1965_s1/I0</td>
</tr>
<tr>
<td>16.343</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C28[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1965_s1/F</td>
</tr>
<tr>
<td>16.756</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>TTRS80/T80a/u0/n1965_s0/I0</td>
</tr>
<tr>
<td>17.218</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1965_s0/F</td>
</tr>
<tr>
<td>17.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>TTRS80/T80a/u0/WZ_12_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C28[1][A]</td>
<td>TTRS80/T80a/u0/WZ_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.208, 48.353%; route: 8.535, 50.281%; tC2Q: 0.232, 1.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.557</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[11]_1_s/SUM</td>
</tr>
<tr>
<td>14.735</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td>TTRS80/T80a/u0/n1966_s6/I2</td>
</tr>
<tr>
<td>15.305</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C29[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1966_s6/F</td>
</tr>
<tr>
<td>15.306</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td>TTRS80/T80a/u0/n1966_s3/I1</td>
</tr>
<tr>
<td>15.759</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C29[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1966_s3/F</td>
</tr>
<tr>
<td>16.172</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td>TTRS80/T80a/u0/n1966_s1/I0</td>
</tr>
<tr>
<td>16.543</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C29[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1966_s1/F</td>
</tr>
<tr>
<td>16.548</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>TTRS80/T80a/u0/n1966_s0/I0</td>
</tr>
<tr>
<td>17.010</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1966_s0/F</td>
</tr>
<tr>
<td>17.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>TTRS80/T80a/u0/WZ_11_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C29[1][A]</td>
<td>TTRS80/T80a/u0/WZ_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.179, 48.778%; route: 8.357, 49.838%; tC2Q: 0.232, 1.384%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][A]</td>
<td>TTRS80/T80a/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][B]</td>
<td>TTRS80/T80a/u0/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C42[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[13]_1_s/SUM</td>
</tr>
<tr>
<td>14.397</td>
<td>0.770</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[3][B]</td>
<td>TTRS80/T80a/u0/n1964_s6/I2</td>
</tr>
<tr>
<td>14.850</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1964_s6/F</td>
</tr>
<tr>
<td>15.247</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td>TTRS80/T80a/u0/n1964_s3/I1</td>
</tr>
<tr>
<td>15.796</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1964_s3/F</td>
</tr>
<tr>
<td>15.797</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[3][A]</td>
<td>TTRS80/T80a/u0/n1964_s1/I0</td>
</tr>
<tr>
<td>16.346</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C30[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1964_s1/F</td>
</tr>
<tr>
<td>16.348</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td>TTRS80/T80a/u0/n1964_s0/I0</td>
</tr>
<tr>
<td>16.810</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1964_s0/F</td>
</tr>
<tr>
<td>16.810</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C30[2][B]</td>
<td>TTRS80/T80a/u0/WZ_13_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C30[2][B]</td>
<td>TTRS80/T80a/u0/WZ_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.406, 50.740%; route: 7.929, 47.860%; tC2Q: 0.232, 1.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.486</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/SUM</td>
</tr>
<tr>
<td>14.422</td>
<td>0.936</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td>TTRS80/T80a/u0/n1968_s6/I2</td>
</tr>
<tr>
<td>14.793</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1968_s6/F</td>
</tr>
<tr>
<td>14.797</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td>TTRS80/T80a/u0/n1968_s3/I1</td>
</tr>
<tr>
<td>15.259</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C34[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1968_s3/F</td>
</tr>
<tr>
<td>15.432</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td>TTRS80/T80a/u0/n1968_s1/I0</td>
</tr>
<tr>
<td>16.002</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C35[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1968_s1/F</td>
</tr>
<tr>
<td>16.003</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>TTRS80/T80a/u0/n1968_s0/I0</td>
</tr>
<tr>
<td>16.552</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1968_s0/F</td>
</tr>
<tr>
<td>16.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>TTRS80/T80a/u0/WZ_9_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C35[0][A]</td>
<td>TTRS80/T80a/u0/WZ_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.205, 50.304%; route: 7.873, 48.273%; tC2Q: 0.232, 1.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.521</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/SUM</td>
</tr>
<tr>
<td>14.214</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td>TTRS80/T80a/u0/n1967_s6/I2</td>
</tr>
<tr>
<td>14.763</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C32[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1967_s6/F</td>
</tr>
<tr>
<td>14.765</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td>TTRS80/T80a/u0/n1967_s3/I1</td>
</tr>
<tr>
<td>15.335</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C32[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1967_s3/F</td>
</tr>
<tr>
<td>15.336</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td>TTRS80/T80a/u0/n1967_s1/I0</td>
</tr>
<tr>
<td>15.707</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C32[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1967_s1/F</td>
</tr>
<tr>
<td>16.120</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>TTRS80/T80a/u0/n1967_s0/I0</td>
</tr>
<tr>
<td>16.491</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1967_s0/F</td>
</tr>
<tr>
<td>16.491</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>TTRS80/T80a/u0/WZ_10_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C30[0][A]</td>
<td>TTRS80/T80a/u0/WZ_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.149, 50.150%; route: 7.868, 48.423%; tC2Q: 0.232, 1.428%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.398</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[1]</td>
</tr>
<tr>
<td>12.178</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>12.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[1][B]</td>
<td>TTRS80/T80a/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>12.762</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>12.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][A]</td>
<td>TTRS80/T80a/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>13.232</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C40[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[4]_1_s/SUM</td>
</tr>
<tr>
<td>14.070</td>
<td>0.838</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td>TTRS80/T80a/u0/n1973_s8/I2</td>
</tr>
<tr>
<td>14.532</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C34[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1973_s8/F</td>
</tr>
<tr>
<td>14.533</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C34[1][B]</td>
<td>TTRS80/T80a/u0/n1973_s5/I1</td>
</tr>
<tr>
<td>14.904</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1973_s5/F</td>
</tr>
<tr>
<td>15.075</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C35[0][B]</td>
<td>TTRS80/T80a/u0/n1973_s2/I0</td>
</tr>
<tr>
<td>15.630</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1973_s2/F</td>
</tr>
<tr>
<td>16.027</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>TTRS80/T80a/u0/n1973_s1/I0</td>
</tr>
<tr>
<td>16.398</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1973_s1/F</td>
</tr>
<tr>
<td>16.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>TTRS80/T80a/u0/WZ_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C35[2][B]</td>
<td>TTRS80/T80a/u0/WZ_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.941, 49.154%; route: 7.983, 49.410%; tC2Q: 0.232, 1.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.451</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/SUM</td>
</tr>
<tr>
<td>14.424</td>
<td>0.973</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[0][A]</td>
<td>TTRS80/T80a/u0/n1969_s6/I2</td>
</tr>
<tr>
<td>14.973</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1969_s6/F</td>
</tr>
<tr>
<td>14.974</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td>TTRS80/T80a/u0/n1969_s4/I1</td>
</tr>
<tr>
<td>15.345</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C33[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1969_s4/F</td>
</tr>
<tr>
<td>15.350</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C33[3][A]</td>
<td>TTRS80/T80a/u0/n1969_s2/I0</td>
</tr>
<tr>
<td>15.899</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1969_s2/F</td>
</tr>
<tr>
<td>15.900</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][B]</td>
<td>TTRS80/T80a/u0/n1969_s0/I1</td>
</tr>
<tr>
<td>16.362</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1969_s0/F</td>
</tr>
<tr>
<td>16.362</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C33[2][B]</td>
<td>TTRS80/T80a/u0/WZ_8_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C33[2][B]</td>
<td>TTRS80/T80a/u0/WZ_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.148, 50.548%; route: 7.740, 48.013%; tC2Q: 0.232, 1.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][A]</td>
<td>TTRS80/T80a/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][B]</td>
<td>TTRS80/T80a/u0/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[1][A]</td>
<td>TTRS80/T80a/u0/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>13.662</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C42[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[14]_1_s/SUM</td>
</tr>
<tr>
<td>14.080</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td>TTRS80/T80a/u0/n1963_s6/I2</td>
</tr>
<tr>
<td>14.542</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C42[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1963_s6/F</td>
</tr>
<tr>
<td>14.543</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td>TTRS80/T80a/u0/n1963_s3/I1</td>
</tr>
<tr>
<td>15.113</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1963_s3/F</td>
</tr>
<tr>
<td>15.114</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td>TTRS80/T80a/u0/n1963_s1/I0</td>
</tr>
<tr>
<td>15.485</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C42[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1963_s1/F</td>
</tr>
<tr>
<td>15.882</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>TTRS80/T80a/u0/n1963_s0/I0</td>
</tr>
<tr>
<td>16.344</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1963_s0/F</td>
</tr>
<tr>
<td>16.344</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>TTRS80/T80a/u0/WZ_14_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C42[0][A]</td>
<td>TTRS80/T80a/u0/WZ_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.294, 51.506%; route: 7.577, 47.054%; tC2Q: 0.232, 1.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_1_s0/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>TTRS80/T80a/u0/n507_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n507_s2/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>TTRS80/T80a/nWR_s8/I0</td>
</tr>
<tr>
<td>4.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s8/F</td>
</tr>
<tr>
<td>4.716</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>TTRS80/T80a/nWR_s3/I1</td>
</tr>
<tr>
<td>5.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s3/F</td>
</tr>
<tr>
<td>5.785</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>TTRS80/T80a/nWR_s0/I3</td>
</tr>
<tr>
<td>6.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s0/F</td>
</tr>
<tr>
<td>6.762</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[3][A]</td>
<td>TTRS80/n371_s1/I2</td>
</tr>
<tr>
<td>7.215</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R16C31[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/n371_s1/F</td>
</tr>
<tr>
<td>8.070</td>
<td>0.855</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td>TTRS80/T80a/D_0_s5/I3</td>
</tr>
<tr>
<td>8.619</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s5/F</td>
</tr>
<tr>
<td>8.621</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>TTRS80/T80a/D_0_s3/I2</td>
</tr>
<tr>
<td>9.138</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s3/F</td>
</tr>
<tr>
<td>9.539</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>TTRS80/T80a/D_0_s2/I2</td>
</tr>
<tr>
<td>10.056</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>15</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_0_s2/F</td>
</tr>
<tr>
<td>11.283</td>
<td>1.227</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>TTRS80/T80a/DI_Reg_0_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>TTRS80/T80a/DI_Reg_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 36.701%; route: 6.757, 61.198%; tC2Q: 0.232, 2.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>12.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/COUT</td>
</tr>
<tr>
<td>12.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][A]</td>
<td>TTRS80/T80a/u0/ID16[8]_1_s/CIN</td>
</tr>
<tr>
<td>13.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[8]_1_s/COUT</td>
</tr>
<tr>
<td>13.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[1][B]</td>
<td>TTRS80/T80a/u0/ID16[9]_1_s/CIN</td>
</tr>
<tr>
<td>13.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[9]_1_s/COUT</td>
</tr>
<tr>
<td>13.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][A]</td>
<td>TTRS80/T80a/u0/ID16[10]_1_s/CIN</td>
</tr>
<tr>
<td>13.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[10]_1_s/COUT</td>
</tr>
<tr>
<td>13.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[2][B]</td>
<td>TTRS80/T80a/u0/ID16[11]_1_s/CIN</td>
</tr>
<tr>
<td>13.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[11]_1_s/COUT</td>
</tr>
<tr>
<td>13.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][A]</td>
<td>TTRS80/T80a/u0/ID16[12]_1_s/CIN</td>
</tr>
<tr>
<td>13.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[12]_1_s/COUT</td>
</tr>
<tr>
<td>13.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[0][B]</td>
<td>TTRS80/T80a/u0/ID16[13]_1_s/CIN</td>
</tr>
<tr>
<td>13.192</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[13]_1_s/COUT</td>
</tr>
<tr>
<td>13.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[1][A]</td>
<td>TTRS80/T80a/u0/ID16[14]_1_s/CIN</td>
</tr>
<tr>
<td>13.227</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[14]_1_s/COUT</td>
</tr>
<tr>
<td>13.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C42[1][B]</td>
<td>TTRS80/T80a/u0/ID16[15]_1_s/CIN</td>
</tr>
<tr>
<td>13.697</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R36C42[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[15]_1_s/SUM</td>
</tr>
<tr>
<td>14.386</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C37[2][A]</td>
<td>TTRS80/T80a/u0/n1962_s11/I2</td>
</tr>
<tr>
<td>14.848</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C37[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1962_s11/F</td>
</tr>
<tr>
<td>14.849</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td>TTRS80/T80a/u0/n1962_s4/I1</td>
</tr>
<tr>
<td>15.311</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1962_s4/F</td>
</tr>
<tr>
<td>15.312</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td>TTRS80/T80a/u0/n1962_s1/I0</td>
</tr>
<tr>
<td>15.683</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R38C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1962_s1/F</td>
</tr>
<tr>
<td>15.854</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>TTRS80/T80a/u0/n1962_s0/I0</td>
</tr>
<tr>
<td>16.225</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1962_s0/F</td>
</tr>
<tr>
<td>16.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>TTRS80/T80a/u0/WZ_15_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C37[0][A]</td>
<td>TTRS80/T80a/u0/WZ_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.130, 50.866%; route: 7.621, 47.683%; tC2Q: 0.232, 1.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[3]</td>
</tr>
<tr>
<td>11.842</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[0][A]</td>
<td>TTRS80/T80a/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>12.391</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>12.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[0][B]</td>
<td>TTRS80/T80a/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>12.861</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C40[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[1]_1_s/SUM</td>
</tr>
<tr>
<td>13.267</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td>TTRS80/T80a/u0/n1976_s7/I2</td>
</tr>
<tr>
<td>13.784</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1976_s7/F</td>
</tr>
<tr>
<td>14.440</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C43[3][A]</td>
<td>TTRS80/T80a/u0/n1976_s5/I1</td>
</tr>
<tr>
<td>14.902</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C43[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1976_s5/F</td>
</tr>
<tr>
<td>15.074</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][B]</td>
<td>TTRS80/T80a/u0/n1976_s2/I1</td>
</tr>
<tr>
<td>15.644</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1976_s2/F</td>
</tr>
<tr>
<td>15.645</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][A]</td>
<td>TTRS80/T80a/u0/n1976_s1/I0</td>
</tr>
<tr>
<td>16.194</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1976_s1/F</td>
</tr>
<tr>
<td>16.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C43[0][A]</td>
<td>TTRS80/T80a/u0/WZ_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C43[0][A]</td>
<td>TTRS80/T80a/u0/WZ_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.245, 51.685%; route: 7.475, 46.861%; tC2Q: 0.232, 1.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.416</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/SUM</td>
</tr>
<tr>
<td>13.676</td>
<td>0.260</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[3][A]</td>
<td>TTRS80/T80a/u0/n1970_s11/I2</td>
</tr>
<tr>
<td>14.225</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C41[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1970_s11/F</td>
</tr>
<tr>
<td>14.226</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[3][B]</td>
<td>TTRS80/T80a/u0/n1970_s7/I1</td>
</tr>
<tr>
<td>14.688</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C41[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1970_s7/F</td>
</tr>
<tr>
<td>14.861</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C40[3][B]</td>
<td>TTRS80/T80a/u0/n1970_s3/I1</td>
</tr>
<tr>
<td>15.431</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C40[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1970_s3/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td>TTRS80/T80a/u0/n1970_s1/I1</td>
</tr>
<tr>
<td>16.152</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1970_s1/F</td>
</tr>
<tr>
<td>16.152</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[2][B]</td>
<td>TTRS80/T80a/u0/WZ_7_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[2][B]</td>
<td>TTRS80/T80a/u0/WZ_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.312, 52.244%; route: 7.366, 46.298%; tC2Q: 0.232, 1.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[1]</td>
</tr>
<tr>
<td>12.178</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>12.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[1][B]</td>
<td>TTRS80/T80a/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>13.197</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[3]_1_s/SUM</td>
</tr>
<tr>
<td>13.866</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td>TTRS80/T80a/u0/n1974_s8/I2</td>
</tr>
<tr>
<td>14.415</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R39C41[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1974_s8/F</td>
</tr>
<tr>
<td>14.416</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td>TTRS80/T80a/u0/n1974_s5/I1</td>
</tr>
<tr>
<td>14.878</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1974_s5/F</td>
</tr>
<tr>
<td>14.879</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td>TTRS80/T80a/u0/n1974_s2/I0</td>
</tr>
<tr>
<td>15.250</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1974_s2/F</td>
</tr>
<tr>
<td>15.497</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>TTRS80/T80a/u0/n1974_s1/I0</td>
</tr>
<tr>
<td>16.067</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1974_s1/F</td>
</tr>
<tr>
<td>16.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>TTRS80/T80a/u0/WZ_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[1][A]</td>
<td>TTRS80/T80a/u0/WZ_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.099, 51.177%; route: 7.494, 47.357%; tC2Q: 0.232, 1.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_1_s0/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>TTRS80/T80a/u0/n507_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n507_s2/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>TTRS80/T80a/nWR_s8/I0</td>
</tr>
<tr>
<td>4.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s8/F</td>
</tr>
<tr>
<td>4.716</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>TTRS80/T80a/nWR_s3/I1</td>
</tr>
<tr>
<td>5.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s3/F</td>
</tr>
<tr>
<td>5.785</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>TTRS80/T80a/nWR_s0/I3</td>
</tr>
<tr>
<td>6.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s0/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>TTRS80/n752_s1/I2</td>
</tr>
<tr>
<td>7.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n752_s1/F</td>
</tr>
<tr>
<td>7.598</td>
<td>0.462</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>TTRS80/T80a/D_3_s4/I3</td>
</tr>
<tr>
<td>8.051</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_3_s4/F</td>
</tr>
<tr>
<td>8.206</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td>TTRS80/T80a/D_3_s3/I0</td>
</tr>
<tr>
<td>8.577</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_3_s3/F</td>
</tr>
<tr>
<td>9.265</td>
<td>0.688</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>TTRS80/T80a/D_3_s2/I2</td>
</tr>
<tr>
<td>9.718</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_3_s2/F</td>
</tr>
<tr>
<td>11.080</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>TTRS80/T80a/DI_Reg_3_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>TTRS80/T80a/DI_Reg_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.810, 35.154%; route: 6.796, 62.705%; tC2Q: 0.232, 2.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.801</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[1]</td>
</tr>
<tr>
<td>12.178</td>
<td>1.008</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/I0</td>
</tr>
<tr>
<td>12.727</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/COUT</td>
</tr>
<tr>
<td>12.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[1][B]</td>
<td>TTRS80/T80a/u0/ID16[3]_1_s/CIN</td>
</tr>
<tr>
<td>12.762</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C40[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[3]_1_s/COUT</td>
</tr>
<tr>
<td>12.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][A]</td>
<td>TTRS80/T80a/u0/ID16[4]_1_s/CIN</td>
</tr>
<tr>
<td>12.797</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C40[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[4]_1_s/COUT</td>
</tr>
<tr>
<td>12.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/CIN</td>
</tr>
<tr>
<td>13.267</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/SUM</td>
</tr>
<tr>
<td>13.948</td>
<td>0.681</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td>TTRS80/T80a/u0/n1972_s8/I2</td>
</tr>
<tr>
<td>14.319</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1972_s8/F</td>
</tr>
<tr>
<td>14.323</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td>TTRS80/T80a/u0/n1972_s5/I1</td>
</tr>
<tr>
<td>14.893</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C36[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1972_s5/F</td>
</tr>
<tr>
<td>14.895</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td>TTRS80/T80a/u0/n1972_s2/I1</td>
</tr>
<tr>
<td>15.465</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C36[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1972_s2/F</td>
</tr>
<tr>
<td>15.637</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td>TTRS80/T80a/u0/n1972_s1/I0</td>
</tr>
<tr>
<td>16.008</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1972_s1/F</td>
</tr>
<tr>
<td>16.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C36[2][B]</td>
<td>TTRS80/T80a/u0/WZ_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C36[2][B]</td>
<td>TTRS80/T80a/u0/WZ_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.099, 51.372%; route: 7.435, 47.157%; tC2Q: 0.232, 1.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.728</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>13.381</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/SUM</td>
</tr>
<tr>
<td>13.394</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C41[3][A]</td>
<td>TTRS80/T80a/u0/n1971_s8/I2</td>
</tr>
<tr>
<td>13.765</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C41[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1971_s8/F</td>
</tr>
<tr>
<td>14.328</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td>TTRS80/T80a/u0/n1971_s5/I1</td>
</tr>
<tr>
<td>14.699</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R39C41[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1971_s5/F</td>
</tr>
<tr>
<td>15.189</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td>TTRS80/T80a/u0/n1971_s2/I1</td>
</tr>
<tr>
<td>15.560</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1971_s2/F</td>
</tr>
<tr>
<td>15.564</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td>TTRS80/T80a/u0/n1971_s1/I0</td>
</tr>
<tr>
<td>15.935</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1971_s1/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R38C41[0][B]</td>
<td>TTRS80/T80a/u0/WZ_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R38C41[0][B]</td>
<td>TTRS80/T80a/u0/WZ_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.631, 48.627%; route: 7.830, 49.895%; tC2Q: 0.232, 1.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.639</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/WZ_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.653</td>
<td>0.719</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R32C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.170</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R32C38</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_1_s/DO[3]</td>
</tr>
<tr>
<td>11.842</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[0][A]</td>
<td>TTRS80/T80a/u0/ID16[0]_1_s/I0</td>
</tr>
<tr>
<td>12.391</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[0]_1_s/COUT</td>
</tr>
<tr>
<td>12.391</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C40[0][B]</td>
<td>TTRS80/T80a/u0/ID16[1]_1_s/CIN</td>
</tr>
<tr>
<td>12.426</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C40[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[1]_1_s/COUT</td>
</tr>
<tr>
<td>12.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[1][A]</td>
<td>TTRS80/T80a/u0/ID16[2]_1_s/CIN</td>
</tr>
<tr>
<td>12.896</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[2]_1_s/SUM</td>
</tr>
<tr>
<td>13.302</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][B]</td>
<td>TTRS80/T80a/u0/n1975_s8/I2</td>
</tr>
<tr>
<td>13.819</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R36C42[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1975_s8/F</td>
</tr>
<tr>
<td>14.216</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td>TTRS80/T80a/u0/n1975_s5/I1</td>
</tr>
<tr>
<td>14.587</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R38C42[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1975_s5/F</td>
</tr>
<tr>
<td>14.834</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C42[2][A]</td>
<td>TTRS80/T80a/u0/n1975_s2/I1</td>
</tr>
<tr>
<td>15.383</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C42[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1975_s2/F</td>
</tr>
<tr>
<td>15.384</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][B]</td>
<td>TTRS80/T80a/u0/n1975_s1/I0</td>
</tr>
<tr>
<td>15.846</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n1975_s1/F</td>
</tr>
<tr>
<td>15.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/WZ_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C42[2][B]</td>
<td>TTRS80/T80a/u0/WZ_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C42[2][B]</td>
<td>TTRS80/T80a/u0/WZ_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.081, 51.788%; route: 7.291, 46.725%; tC2Q: 0.232, 1.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_1_s0/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>TTRS80/T80a/u0/n507_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n507_s2/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>TTRS80/T80a/nWR_s8/I0</td>
</tr>
<tr>
<td>4.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s8/F</td>
</tr>
<tr>
<td>4.716</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>TTRS80/T80a/nWR_s3/I1</td>
</tr>
<tr>
<td>5.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s3/F</td>
</tr>
<tr>
<td>5.785</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>TTRS80/T80a/nWR_s0/I3</td>
</tr>
<tr>
<td>6.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s0/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>TTRS80/n752_s1/I2</td>
</tr>
<tr>
<td>7.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n752_s1/F</td>
</tr>
<tr>
<td>8.167</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td>TTRS80/T80a/D_7_s3/I2</td>
</tr>
<tr>
<td>8.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s3/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][B]</td>
<td>TTRS80/T80a/D_7_s2/I1</td>
</tr>
<tr>
<td>9.490</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C33[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_7_s2/F</td>
</tr>
<tr>
<td>10.843</td>
<td>1.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>TTRS80/T80a/DI_Reg_7_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>TTRS80/T80a/DI_Reg_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.459, 32.630%; route: 6.910, 65.181%; tC2Q: 0.232, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.416</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/SUM</td>
</tr>
<tr>
<td>14.085</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>TTRS80/T80a/u0/RegDIL_7_s0/I2</td>
</tr>
<tr>
<td>14.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>15.808</td>
<td>1.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C37</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 43.037%; route: 8.635, 55.473%; tC2Q: 0.232, 1.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/Q</td>
</tr>
<tr>
<td>1.330</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s22/I1</td>
</tr>
<tr>
<td>1.847</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s22/F</td>
</tr>
<tr>
<td>1.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td>TTRS80/T80a/u0/mcode/n406_s19/I0</td>
</tr>
<tr>
<td>1.950</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s19/O</td>
</tr>
<tr>
<td>1.950</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C37[0][B]</td>
<td>TTRS80/T80a/u0/mcode/n406_s13/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R27C37[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/n406_s13/O</td>
</tr>
<tr>
<td>2.985</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/I0</td>
</tr>
<tr>
<td>3.502</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s9/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][B]</td>
<td>TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/I1</td>
</tr>
<tr>
<td>4.754</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C35[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/mcode/IncDec_16_Z[3]_1_s6/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[3][A]</td>
<td>TTRS80/T80a/u0/n3108_s21/I0</td>
</tr>
<tr>
<td>5.536</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C35[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n3108_s21/F</td>
</tr>
<tr>
<td>6.229</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s4/I3</td>
</tr>
<tr>
<td>6.746</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C34[1][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s4/F</td>
</tr>
<tr>
<td>7.159</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s1/I0</td>
</tr>
<tr>
<td>7.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R31C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s1/F</td>
</tr>
<tr>
<td>8.137</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C34[2][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_0_s2/I1</td>
</tr>
<tr>
<td>8.508</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R30C34[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_0_s2/F</td>
</tr>
<tr>
<td>8.931</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s2/I3</td>
</tr>
<tr>
<td>9.480</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C33[3][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s2/F</td>
</tr>
<tr>
<td>9.481</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C33[0][A]</td>
<td>TTRS80/T80a/u0/RegAddrA_1_s0/I1</td>
</tr>
<tr>
<td>9.934</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R32C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegAddrA_1_s0/F</td>
</tr>
<tr>
<td>10.627</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>R33C37</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/AD[1](chk_dup)</td>
</tr>
<tr>
<td>11.144</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C37</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s/DO[2]</td>
</tr>
<tr>
<td>12.362</td>
<td>1.218</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C40[2][B]</td>
<td>TTRS80/T80a/u0/ID16[5]_1_s/I0</td>
</tr>
<tr>
<td>12.911</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C40[2][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[5]_1_s/COUT</td>
</tr>
<tr>
<td>12.911</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R36C41[0][A]</td>
<td>TTRS80/T80a/u0/ID16[6]_1_s/CIN</td>
</tr>
<tr>
<td>12.946</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C41[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[6]_1_s/COUT</td>
</tr>
<tr>
<td>12.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R36C41[0][B]</td>
<td>TTRS80/T80a/u0/ID16[7]_1_s/CIN</td>
</tr>
<tr>
<td>13.416</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R36C41[0][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/ID16[7]_1_s/SUM</td>
</tr>
<tr>
<td>14.085</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C39[3][B]</td>
<td>TTRS80/T80a/u0/RegDIL_7_s0/I2</td>
</tr>
<tr>
<td>14.602</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R33C39[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/RegDIL_7_s0/F</td>
</tr>
<tr>
<td>15.764</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C38</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s0/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C38</td>
<td>TTRS80/T80a/u0/Regs/RegsL[0]_RegsL[0]_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.699, 43.160%; route: 8.591, 55.346%; tC2Q: 0.232, 1.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.711</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/u0/MCycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/DI_Reg_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>TTRS80/T80a/u0/MCycle_1_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>58</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/MCycle_1_s0/Q</td>
</tr>
<tr>
<td>1.498</td>
<td>1.024</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C29[3][B]</td>
<td>TTRS80/T80a/u0/n507_s2/I1</td>
</tr>
<tr>
<td>2.053</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>R33C29[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/u0/n507_s2/F</td>
</tr>
<tr>
<td>3.624</td>
<td>1.571</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td>TTRS80/T80a/nWR_s8/I0</td>
</tr>
<tr>
<td>4.077</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s8/F</td>
</tr>
<tr>
<td>4.716</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>TTRS80/T80a/nWR_s3/I1</td>
</tr>
<tr>
<td>5.169</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s3/F</td>
</tr>
<tr>
<td>5.785</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[3][B]</td>
<td>TTRS80/T80a/nWR_s0/I3</td>
</tr>
<tr>
<td>6.340</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R18C30[3][B]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/nWR_s0/F</td>
</tr>
<tr>
<td>6.619</td>
<td>0.279</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>TTRS80/n752_s1/I2</td>
</tr>
<tr>
<td>7.136</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/n752_s1/F</td>
</tr>
<tr>
<td>8.167</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>TTRS80/T80a/D_6_s4/I2</td>
</tr>
<tr>
<td>8.722</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_6_s4/F</td>
</tr>
<tr>
<td>9.119</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][A]</td>
<td>TTRS80/T80a/D_6_s2/I3</td>
</tr>
<tr>
<td>9.636</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R16C33[0][A]</td>
<td style=" background: #97FFFF;">TTRS80/T80a/D_6_s2/F</td>
</tr>
<tr>
<td>10.711</td>
<td>1.075</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/DI_Reg_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>TTRS80/T80a/DI_Reg_6_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[2][B]</td>
<td>TTRS80/T80a/DI_Reg_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.605, 34.434%; route: 6.632, 63.350%; tC2Q: 0.232, 2.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1000.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>n3063_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1000.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">n3063_s2/I0</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">n3063_s2/F</td>
</tr>
<tr>
<td>1000.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" font-weight:bold;">clk_audio_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>1000.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/CLK</td>
</tr>
<tr>
<td>1000.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_s1</td>
</tr>
<tr>
<td>1000.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.112</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>250.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>250.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/Q</td>
</tr>
<tr>
<td>250.822</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>n2920_s4/I1</td>
</tr>
<tr>
<td>251.112</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" background: #97FFFF;">n2920_s4/F</td>
</tr>
<tr>
<td>251.112</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td style=" font-weight:bold;">byte_out_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>251.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>byte_out_6_s1/CLK</td>
</tr>
<tr>
<td>251.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_6_s1</td>
</tr>
<tr>
<td>251.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C14[2][B]</td>
<td>byte_out_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 31.221%; route: 0.437, 47.032%; tC2Q: 0.202, 21.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>250.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>250.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/Q</td>
</tr>
<tr>
<td>250.948</td>
<td>0.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>n2922_s4/I2</td>
</tr>
<tr>
<td>251.312</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" background: #97FFFF;">n2922_s4/F</td>
</tr>
<tr>
<td>251.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td style=" font-weight:bold;">byte_out_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>251.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>byte_out_4_s1/CLK</td>
</tr>
<tr>
<td>251.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_4_s1</td>
</tr>
<tr>
<td>251.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C15[0][A]</td>
<td>byte_out_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 32.246%; route: 0.563, 49.859%; tC2Q: 0.202, 17.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2500.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2500.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>2500.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLK</td>
</tr>
<tr>
<td>2500.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_2_s0/Q</td>
</tr>
<tr>
<td>2500.646</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" font-weight:bold;">TTRS80/vga_80_64_n_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2500.000</td>
<td>2500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2500.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>711</td>
<td>TOPSIDE[0]</td>
<td>clkdiv0/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>2500.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>TTRS80/vga_80_64_n_s0/CLK</td>
</tr>
<tr>
<td>2500.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
<tr>
<td>2500.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C36[0][A]</td>
<td>TTRS80/vga_80_64_n_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>250.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>250.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/Q</td>
</tr>
<tr>
<td>250.960</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>n2919_s4/I2</td>
</tr>
<tr>
<td>251.192</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">n2919_s4/F</td>
</tr>
<tr>
<td>251.196</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>n2919_s2/I3</td>
</tr>
<tr>
<td>251.486</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">n2919_s2/F</td>
</tr>
<tr>
<td>251.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">byte_out_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>251.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>byte_out_7_s1/CLK</td>
</tr>
<tr>
<td>251.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_7_s1</td>
</tr>
<tr>
<td>251.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>byte_out_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.522, 40.071%; route: 0.579, 44.423%; tC2Q: 0.202, 15.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>250.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>250.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/Q</td>
</tr>
<tr>
<td>250.960</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>n2924_s4/I2</td>
</tr>
<tr>
<td>251.192</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">n2924_s4/F</td>
</tr>
<tr>
<td>251.196</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>n2924_s2/I3</td>
</tr>
<tr>
<td>251.560</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" background: #97FFFF;">n2924_s2/F</td>
</tr>
<tr>
<td>251.560</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td style=" font-weight:bold;">byte_out_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>251.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>byte_out_2_s1/CLK</td>
</tr>
<tr>
<td>251.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_2_s1</td>
</tr>
<tr>
<td>251.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C15[0][A]</td>
<td>byte_out_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.596, 43.292%; route: 0.579, 42.035%; tC2Q: 0.202, 14.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>250.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>250.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>24</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/Q</td>
</tr>
<tr>
<td>250.953</td>
<td>0.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td>n2926_s8/I2</td>
</tr>
<tr>
<td>251.243</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C14[3][A]</td>
<td style=" background: #97FFFF;">n2926_s8/F</td>
</tr>
<tr>
<td>251.365</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>n2926_s2/I3</td>
</tr>
<tr>
<td>251.655</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" background: #97FFFF;">n2926_s2/F</td>
</tr>
<tr>
<td>251.655</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td style=" font-weight:bold;">byte_out_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>251.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>251.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>byte_out_0_s1/CLK</td>
</tr>
<tr>
<td>251.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>byte_out_0_s1</td>
</tr>
<tr>
<td>251.324</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C13[1][A]</td>
<td>byte_out_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.580, 39.399%; route: 0.690, 46.880%; tC2Q: 0.202, 13.722%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C20[1][A]</td>
<td>n3479_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">n3479_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">heartbeat_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>heartbeat_2_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>heartbeat_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[0][A]</td>
<td>n3475_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" background: #97FFFF;">n3475_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td style=" font-weight:bold;">heartbeat_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>heartbeat_6_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[0][A]</td>
<td>heartbeat_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C21[1][A]</td>
<td>n3473_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" background: #97FFFF;">n3473_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">heartbeat_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>heartbeat_8_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>heartbeat_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C22[0][A]</td>
<td>n3469_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">n3469_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">heartbeat_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>heartbeat_12_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>heartbeat_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C22[1][A]</td>
<td>n3467_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">n3467_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">heartbeat_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>heartbeat_14_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>heartbeat_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[0][A]</td>
<td>n3463_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" background: #97FFFF;">n3463_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td style=" font-weight:bold;">heartbeat_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>heartbeat_18_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[0][A]</td>
<td>heartbeat_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>heartbeat_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C23[1][A]</td>
<td>n3461_s/I1</td>
</tr>
<tr>
<td>0.618</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" background: #97FFFF;">n3461_s/SUM</td>
</tr>
<tr>
<td>0.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td style=" font-weight:bold;">heartbeat_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>heartbeat_20_s0/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C23[1][A]</td>
<td>heartbeat_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>n843_s2/I0</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">n843_s2/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td style=" font-weight:bold;">bitcnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>bitcnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>bitcnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>n983_s0/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" background: #97FFFF;">n983_s0/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td style=" font-weight:bold;">remaining_bits_to_send_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>remaining_bits_to_send_5_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C13[1][A]</td>
<td>remaining_bits_to_send_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bitcnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>n842_s0/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">n842_s0/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" font-weight:bold;">bitcnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bitcnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>bitcnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bytes_to_read_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>n588_s8/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" background: #97FFFF;">n588_s8/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td style=" font-weight:bold;">bytes_to_read_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>bytes_to_read_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C16[1][A]</td>
<td>bytes_to_read_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>idx_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.480</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">idx_2_s0/Q</td>
</tr>
<tr>
<td>1.482</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>n583_s5/I2</td>
</tr>
<tr>
<td>1.714</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">n583_s5/F</td>
</tr>
<tr>
<td>1.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">idx_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.094</td>
<td>1.094</td>
<td>tCL</td>
<td>RR</td>
<td>175</td>
<td>PLL_L[0]</td>
<td>clk_wiz_0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.278</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>idx_2_s0/CLK</td>
</tr>
<tr>
<td>1.289</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>idx_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/I0</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n18_s2/F</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C12[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C13[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R39C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s/I1</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n16_s/SUM</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R39C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_audio_4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C13[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/Q</td>
</tr>
<tr>
<td>1.070</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/n750_s2/I0</td>
</tr>
<tr>
<td>1.302</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/n750_s2/F</td>
</tr>
<tr>
<td>1.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R14C12[0][A]</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>0.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
<tr>
<td>0.876</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C13[1][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>audio_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>n3040_s2/I0</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" background: #97FFFF;">n3040_s2/F</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>audio_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C11[0][A]</td>
<td>audio_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C12[1][A]</td>
<td>n3037_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" background: #97FFFF;">n3037_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td style=" font-weight:bold;">audio_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>audio_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C12[1][A]</td>
<td>audio_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_in:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_in:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C13[0][A]</td>
<td>n3033_s/I1</td>
</tr>
<tr>
<td>1.296</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">n3033_s/SUM</td>
</tr>
<tr>
<td>1.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td style=" font-weight:bold;">audio_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_in</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>IOT27[A]</td>
<td>clk_in_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>audio_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>audio_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.219</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[1][A]</td>
<td>TTRS80/z80_opreg_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.367%; route: 2.228, 74.840%; tC2Q: 0.232, 7.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>3.219</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>TTRS80/z80_opreg_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C37[2][A]</td>
<td>TTRS80/z80_opreg_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 17.367%; route: 2.228, 74.840%; tC2Q: 0.232, 7.793%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_cass_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.968</td>
<td>1.550</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_cass_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>TTRS80/z80_cass_reg_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>TTRS80/z80_cass_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 18.963%; route: 1.977, 72.528%; tC2Q: 0.232, 8.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_int_mask_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_int_mask_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>TTRS80/z80_int_mask_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>TTRS80/z80_int_mask_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.750%; route: 1.743, 69.938%; tC2Q: 0.232, 9.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_int_mask_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_int_mask_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>TTRS80/z80_int_mask_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>TTRS80/z80_int_mask_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.750%; route: 1.743, 69.938%; tC2Q: 0.232, 9.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>TTRS80/z80_opreg_reg_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>TTRS80/z80_opreg_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.750%; route: 1.743, 69.938%; tC2Q: 0.232, 9.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>TTRS80/z80_opreg_reg_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>TTRS80/z80_opreg_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.750%; route: 1.743, 69.938%; tC2Q: 0.232, 9.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.473</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_opreg_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.734</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_opreg_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>TTRS80/z80_opreg_reg_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[0][B]</td>
<td>TTRS80/z80_opreg_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.750%; route: 1.743, 69.938%; tC2Q: 0.232, 9.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_cass_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_cass_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TTRS80/z80_cass_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>TTRS80/z80_cass_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>TTRS80/z80_mod_reg_1_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C33[1][B]</td>
<td>TTRS80/z80_mod_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>TTRS80/z80_mod_reg_2_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C34[0][A]</td>
<td>TTRS80/z80_mod_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>TTRS80/z80_mod_reg_3_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][B]</td>
<td>TTRS80/z80_mod_reg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][A]</td>
<td>TTRS80/z80_mod_reg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>TTRS80/z80_mod_reg_5_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>TTRS80/z80_mod_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_mod_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.726</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_mod_reg_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>TTRS80/z80_mod_reg_6_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[2][B]</td>
<td>TTRS80/z80_mod_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 20.816%; route: 1.735, 69.843%; tC2Q: 0.232, 9.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/z80_hires_options_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.649</td>
<td>1.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td style=" font-weight:bold;">TTRS80/z80_hires_options_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>TTRS80/z80_hires_options_reg_0_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C26[2][B]</td>
<td>TTRS80/z80_hires_options_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 21.479%; route: 1.658, 68.882%; tC2Q: 0.232, 9.639%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/MREQ_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MREQ_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>TTRS80/T80a/MREQ_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C42[1][B]</td>
<td>TTRS80/T80a/MREQ_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/RD_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/RD_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>TTRS80/T80a/RD_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C39[2][B]</td>
<td>TTRS80/T80a/RD_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_t1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_t1_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>TTRS80/T80a/IORQ_t1_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[0][B]</td>
<td>TTRS80/T80a/IORQ_t1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/WR_t2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/WR_t2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>TTRS80/T80a/WR_t2_s3/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][A]</td>
<td>TTRS80/T80a/WR_t2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_0_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_1_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/IORQ_int_inhibit_2_s2/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][B]</td>
<td>TTRS80/T80a/IORQ_int_inhibit_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.829</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/MReq_Inhibit_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>1.393</td>
<td>0.919</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/MReq_Inhibit_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>5.257</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>TTRS80/T80a/MReq_Inhibit_s1/CLK</td>
</tr>
<tr>
<td>5.222</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C37[0][B]</td>
<td>TTRS80/T80a/MReq_Inhibit_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.919, 79.838%; tC2Q: 0.232, 20.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.414</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.207</td>
</tr>
<tr>
<td class="label">From</td>
<td>z80_rst_shr_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C19[0][A]</td>
<td>z80_rst_shr_0_s4/CLK</td>
</tr>
<tr>
<td>0.474</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C19[0][A]</td>
<td style=" font-weight:bold;">z80_rst_shr_0_s4/Q</td>
</tr>
<tr>
<td>0.902</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20</td>
<td>z80_rst_shr_0_s8/AD[1](chk_dup)</td>
</tr>
<tr>
<td>1.419</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R15C20</td>
<td style=" background: #97FFFF;">z80_rst_shr_0_s8/DO</td>
</tr>
<tr>
<td>2.414</td>
<td>0.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>10.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>10.207</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 23.802%; route: 1.423, 65.518%; tC2Q: 0.232, 10.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ACC_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ACC_7_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>TTRS80/T80a/u0/ACC_7_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[0][B]</td>
<td>TTRS80/T80a/u0/ACC_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_0_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>TTRS80/T80a/u0/SP_0_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[0][A]</td>
<td>TTRS80/T80a/u0/SP_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_1_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>TTRS80/T80a/u0/SP_1_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C39[0][B]</td>
<td>TTRS80/T80a/u0/SP_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_2_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>TTRS80/T80a/u0/SP_2_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C39[1][B]</td>
<td>TTRS80/T80a/u0/SP_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_3_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C39[2][B]</td>
<td>TTRS80/T80a/u0/SP_3_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C39[2][B]</td>
<td>TTRS80/T80a/u0/SP_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_4_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>TTRS80/T80a/u0/SP_4_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C40[0][A]</td>
<td>TTRS80/T80a/u0/SP_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_5_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td>TTRS80/T80a/u0/SP_5_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C40[0][B]</td>
<td>TTRS80/T80a/u0/SP_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_6_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>TTRS80/T80a/u0/SP_6_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[1][A]</td>
<td>TTRS80/T80a/u0/SP_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_7_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[2][A]</td>
<td>TTRS80/T80a/u0/SP_7_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[2][A]</td>
<td>TTRS80/T80a/u0/SP_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_8_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>TTRS80/T80a/u0/SP_8_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C42[1][A]</td>
<td>TTRS80/T80a/u0/SP_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_9_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>TTRS80/T80a/u0/SP_9_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C40[1][A]</td>
<td>TTRS80/T80a/u0/SP_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_10_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>TTRS80/T80a/u0/SP_10_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[0][A]</td>
<td>TTRS80/T80a/u0/SP_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_11_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_11_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>TTRS80/T80a/u0/SP_11_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C41[0][A]</td>
<td>TTRS80/T80a/u0/SP_11_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_12_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_12_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[1][B]</td>
<td>TTRS80/T80a/u0/SP_12_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C42[1][B]</td>
<td>TTRS80/T80a/u0/SP_12_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_13_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_13_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C42[2][B]</td>
<td>TTRS80/T80a/u0/SP_13_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C42[2][B]</td>
<td>TTRS80/T80a/u0/SP_13_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_14_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_14_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C43[2][A]</td>
<td>TTRS80/T80a/u0/SP_14_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C43[2][A]</td>
<td>TTRS80/T80a/u0/SP_14_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/SP_15_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/SP_15_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>TTRS80/T80a/u0/SP_15_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C43[2][A]</td>
<td>TTRS80/T80a/u0/SP_15_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_0_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>TTRS80/T80a/u0/F_0_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>TTRS80/T80a/u0/F_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_1_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>TTRS80/T80a/u0/F_1_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C31[2][B]</td>
<td>TTRS80/T80a/u0/F_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_2_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C30[1][A]</td>
<td>TTRS80/T80a/u0/F_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_3_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>TTRS80/T80a/u0/F_3_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C30[1][A]</td>
<td>TTRS80/T80a/u0/F_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_4_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>TTRS80/T80a/u0/F_4_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>TTRS80/T80a/u0/F_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_5_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>TTRS80/T80a/u0/F_5_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C30[0][A]</td>
<td>TTRS80/T80a/u0/F_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/F_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/F_7_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>TTRS80/T80a/u0/F_7_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C27[0][A]</td>
<td>TTRS80/T80a/u0/F_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">From</td>
<td>TTRS80/T80a/Reset_s_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>TTRS80/T80a/u0/ACC_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>z80_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>z80_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[2][A]</td>
<td>TTRS80/T80a/Reset_s_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>180</td>
<td>R18C30[2][A]</td>
<td style=" font-weight:bold;">TTRS80/T80a/Reset_s_s0/Q</td>
</tr>
<tr>
<td>0.982</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td style=" font-weight:bold;">TTRS80/T80a/u0/ACC_0_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>z80_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>408</td>
<td>TOPRIGHT</td>
<td>z80_clkdcs/dcs_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>TTRS80/T80a/u0/ACC_0_s3/CLK</td>
</tr>
<tr>
<td>0.194</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C28[0][B]</td>
<td>TTRS80/T80a/u0/ACC_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 74.704%; tC2Q: 0.202, 25.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_sample_word_transfer_control_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>6.457</td>
<td>1.457</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>10.865</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/internal_clk_audio_counter_wrap_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.773</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.773</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.987</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.773</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.773</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_audio_4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>1.214</td>
<td>tNET</td>
<td>RR</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_audio_4</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_audio_s1/Q</td>
</tr>
<tr>
<td>5.987</td>
<td>0.987</td>
<td>tNET</td>
<td>FF</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/clk_audio_counter_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>711</td>
<td>clk_pixel</td>
<td>-1.382</td>
<td>0.261</td>
</tr>
<tr>
<td>408</td>
<td>z80_clk</td>
<td>-9.328</td>
<td>0.257</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>35.404</td>
<td>1.955</td>
</tr>
<tr>
<td>175</td>
<td>clk</td>
<td>-4.335</td>
<td>0.631</td>
</tr>
<tr>
<td>128</td>
<td>n4054_4</td>
<td>32.611</td>
<td>1.312</td>
</tr>
<tr>
<td>119</td>
<td>IR[1]</td>
<td>-8.724</td>
<td>1.542</td>
</tr>
<tr>
<td>118</td>
<td>true_hdmi_output.packet_pixel_counter[0]</td>
<td>30.092</td>
<td>2.616</td>
</tr>
<tr>
<td>107</td>
<td>IR[2]</td>
<td>-8.475</td>
<td>1.664</td>
</tr>
<tr>
<td>106</td>
<td>IR[3]</td>
<td>-9.281</td>
<td>1.430</td>
</tr>
<tr>
<td>102</td>
<td>IR[0]</td>
<td>-8.677</td>
<td>1.504</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R33C34</td>
<td>88.89%</td>
</tr>
<tr>
<td>R27C33</td>
<td>87.50%</td>
</tr>
<tr>
<td>R15C39</td>
<td>86.11%</td>
</tr>
<tr>
<td>R27C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C32</td>
<td>86.11%</td>
</tr>
<tr>
<td>R32C35</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R38C21</td>
<td>84.72%</td>
</tr>
<tr>
<td>R34C20</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
