Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/match_tester_isim_beh.exe -prj C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/match_tester_beh.prj work.match_tester 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/template_matcher_struct.vhd" into library work
Parsing VHDL file "C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/shifter.vhd" into library work
Parsing VHDL file "C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/matcher_struct.vhd" into library work
Parsing VHDL file "C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/pattern.vhd" into library work
Parsing VHDL file "C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/match_tester.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture arch of entity shifter [shifter_default]
Compiling architecture arch of entity bad_matcher [bad_matcher_default]
Compiling architecture arch of entity apple_matcher [apple_matcher_default]
Compiling architecture behavioral of entity pattern [pattern_default]
Compiling architecture behavior of entity match_tester
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 13 VHDL Units
Built simulation executable C:/Users/C15Kevin.Cooper/Desktop/Documents/ECE383/patternMatcher/match_tester_isim_beh.exe
Fuse Memory Usage: 46204 KB
Fuse CPU Usage: 1481 ms
