// Seed: 4091041441
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic id_3;
  assign id_3 = id_3;
  assign id_3 = 1;
  integer id_4;
  ;
  assign id_3 = $realtime;
  tri1 id_5, id_6, id_7, id_8;
  case (1)
    id_7: assign id_6 = 1;
  endcase
endmodule
module module_1 (
    input uwire id_0
    , id_10,
    output uwire id_1,
    output wor id_2,
    output wire id_3,
    input uwire id_4,
    input tri0 id_5,
    output tri0 id_6,
    input supply0 id_7,
    output supply0 id_8
);
  logic id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  logic id_12;
  ;
endmodule
