library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity Slozeni is port (
		iCLK   : in  std_logic;
      iRST   : in  std_logic;
      iEN    : in  std_logic;
		oCNT   : out std_logic_vector (7 downto 0);
      oSHREG : out  std_logic_vector (7 downto 0)
		);
end entity;

architecture Behavioral of Slozeni is

	signal sCNT : std_logic_vector(7 downto 0);
	signal sSHREG : std_logic_vector(7 downto 0);
	signal SLOAD, sARITH : std_logic;

begin

	process (iRST, iCLK) begin
		if(iRST = '1') then
			sCNT <= "00000000";
		elsif(iCLK'event and iCLK = '1') then
			if(iEN = '1') then
				sCNT <= sCNT + 1;
			end if;
		end if;
	end process;

	process (iRST, iCLK) begin
		if(iRST = '1') then
			sSHREG <= "00000000";
		elsif(iCLK'event and iCLK = '1') then
			if(sLOAD = '1') then
				SSHREG <= sCNT;
			else
				if(sARITH = '1') then
					sSHREG <= sSHREG(7) & sSHREG(7 downto 1); -- aritmetički udesno
				else
					sSHREG <= sSHREG(6 downto 0) & '0'; -- logički ulevo
				end if;
			end if;
		end if;
	end process;
	
	sLOAD <= '1' when (sCNT = 8 or sCNT = 128) else
				'0';

	sARITH <= '1' when sCNT > 128 else
				 '0';

	oCNT <= sCNT;
	oSHREG <= sSHREG;
end architecture;
