
*** Running vivado
    with args -log Adder_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Adder_3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Adder_3.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 328.828 ; gain = 99.520
Command: synth_design -top Adder_3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11084 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 435.422 ; gain = 94.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Adder_3' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/new/Adder_3.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/new/Adder_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:58]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA1' of component 'FA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/new/Adder_3.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA2' of component 'FA' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/new/Adder_3.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (3#1) [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/new/Adder_3.vhd:40]
WARNING: [Synth 8-3331] design Adder_3 has unconnected port out_value[0]
WARNING: [Synth 8-3331] design Adder_3 has unconnected port in_value[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 490.141 ; gain = 149.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 490.141 ; gain = 149.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 490.141 ; gain = 149.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 490.141 ; gain = 149.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Adder_3 has unconnected port out_value[0]
WARNING: [Synth 8-3331] design Adder_3 has unconnected port in_value[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net c_out_OBUF with 1st driver pin 'in_value_IBUF[2]_inst/O' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/new/Adder_3.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net c_out_OBUF with 2nd driver pin 'i_2/O' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net c_out_OBUF with 3rd driver pin 'i_0/O' [C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.srcs/sources_1/imports/new/FA.vhd:34]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        1|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUF   |     1|
|2     |LUT2  |     2|
|3     |IBUF  |     2|
|4     |OBUF  |     3|
|5     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     9|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 610.863 ; gain = 269.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUF => LUT1: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 715.980 ; gain = 387.152
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Chamodh/Desktop/VivadoProjects/ToSubmit/nano_processor/nano_processor.runs/synth_1/Adder_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Adder_3_utilization_synth.rpt -pb Adder_3_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 715.980 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May  2 12:15:33 2025...
