// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module squeeze_Relu_1 (
        in_0_V_V_dout,
        in_0_V_V_empty_n,
        in_0_V_V_read,
        in_1_V_V_dout,
        in_1_V_V_empty_n,
        in_1_V_V_read,
        in_2_V_V_dout,
        in_2_V_V_empty_n,
        in_2_V_V_read,
        in_3_V_V_dout,
        in_3_V_V_empty_n,
        in_3_V_V_read,
        in_4_V_V_dout,
        in_4_V_V_empty_n,
        in_4_V_V_read,
        in_5_V_V_dout,
        in_5_V_V_empty_n,
        in_5_V_V_read,
        in_6_V_V_dout,
        in_6_V_V_empty_n,
        in_6_V_V_read,
        in_7_V_V_dout,
        in_7_V_V_empty_n,
        in_7_V_V_read,
        in_8_V_V_dout,
        in_8_V_V_empty_n,
        in_8_V_V_read,
        in_9_V_V_dout,
        in_9_V_V_empty_n,
        in_9_V_V_read,
        in_10_V_V_dout,
        in_10_V_V_empty_n,
        in_10_V_V_read,
        in_11_V_V_dout,
        in_11_V_V_empty_n,
        in_11_V_V_read,
        in_12_V_V_dout,
        in_12_V_V_empty_n,
        in_12_V_V_read,
        in_13_V_V_dout,
        in_13_V_V_empty_n,
        in_13_V_V_read,
        in_14_V_V_dout,
        in_14_V_V_empty_n,
        in_14_V_V_read,
        in_15_V_V_dout,
        in_15_V_V_empty_n,
        in_15_V_V_read,
        out_0_V_V_din,
        out_0_V_V_full_n,
        out_0_V_V_write,
        out_1_V_V_din,
        out_1_V_V_full_n,
        out_1_V_V_write,
        out_2_V_V_din,
        out_2_V_V_full_n,
        out_2_V_V_write,
        out_3_V_V_din,
        out_3_V_V_full_n,
        out_3_V_V_write,
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] in_0_V_V_dout;
input   in_0_V_V_empty_n;
output   in_0_V_V_read;
input  [15:0] in_1_V_V_dout;
input   in_1_V_V_empty_n;
output   in_1_V_V_read;
input  [15:0] in_2_V_V_dout;
input   in_2_V_V_empty_n;
output   in_2_V_V_read;
input  [15:0] in_3_V_V_dout;
input   in_3_V_V_empty_n;
output   in_3_V_V_read;
input  [15:0] in_4_V_V_dout;
input   in_4_V_V_empty_n;
output   in_4_V_V_read;
input  [15:0] in_5_V_V_dout;
input   in_5_V_V_empty_n;
output   in_5_V_V_read;
input  [15:0] in_6_V_V_dout;
input   in_6_V_V_empty_n;
output   in_6_V_V_read;
input  [15:0] in_7_V_V_dout;
input   in_7_V_V_empty_n;
output   in_7_V_V_read;
input  [15:0] in_8_V_V_dout;
input   in_8_V_V_empty_n;
output   in_8_V_V_read;
input  [15:0] in_9_V_V_dout;
input   in_9_V_V_empty_n;
output   in_9_V_V_read;
input  [15:0] in_10_V_V_dout;
input   in_10_V_V_empty_n;
output   in_10_V_V_read;
input  [15:0] in_11_V_V_dout;
input   in_11_V_V_empty_n;
output   in_11_V_V_read;
input  [15:0] in_12_V_V_dout;
input   in_12_V_V_empty_n;
output   in_12_V_V_read;
input  [15:0] in_13_V_V_dout;
input   in_13_V_V_empty_n;
output   in_13_V_V_read;
input  [15:0] in_14_V_V_dout;
input   in_14_V_V_empty_n;
output   in_14_V_V_read;
input  [15:0] in_15_V_V_dout;
input   in_15_V_V_empty_n;
output   in_15_V_V_read;
output  [15:0] out_0_V_V_din;
input   out_0_V_V_full_n;
output   out_0_V_V_write;
output  [15:0] out_1_V_V_din;
input   out_1_V_V_full_n;
output   out_1_V_V_write;
output  [15:0] out_2_V_V_din;
input   out_2_V_V_full_n;
output   out_2_V_V_write;
output  [15:0] out_3_V_V_din;
input   out_3_V_V_full_n;
output   out_3_V_V_write;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    squeeze_1_U0_in_0_V_V_read;
wire    squeeze_1_U0_in_1_V_V_read;
wire    squeeze_1_U0_in_2_V_V_read;
wire    squeeze_1_U0_in_3_V_V_read;
wire    squeeze_1_U0_in_4_V_V_read;
wire    squeeze_1_U0_in_5_V_V_read;
wire    squeeze_1_U0_in_6_V_V_read;
wire    squeeze_1_U0_in_7_V_V_read;
wire    squeeze_1_U0_in_8_V_V_read;
wire    squeeze_1_U0_in_9_V_V_read;
wire    squeeze_1_U0_in_10_V_V_read;
wire    squeeze_1_U0_in_11_V_V_read;
wire    squeeze_1_U0_in_12_V_V_read;
wire    squeeze_1_U0_in_13_V_V_read;
wire    squeeze_1_U0_in_14_V_V_read;
wire    squeeze_1_U0_in_15_V_V_read;
wire   [15:0] squeeze_1_U0_out_0_V_V_din;
wire    squeeze_1_U0_out_0_V_V_write;
wire   [15:0] squeeze_1_U0_out_1_V_V_din;
wire    squeeze_1_U0_out_1_V_V_write;
wire   [15:0] squeeze_1_U0_out_2_V_V_din;
wire    squeeze_1_U0_out_2_V_V_write;
wire   [15:0] squeeze_1_U0_out_3_V_V_din;
wire    squeeze_1_U0_out_3_V_V_write;
wire    squeeze_1_U0_ap_start;
wire    squeeze_1_U0_ap_done;
wire    squeeze_1_U0_ap_ready;
wire    squeeze_1_U0_ap_idle;
wire    squeeze_1_U0_ap_continue;
wire    ap_sync_continue;
wire    ap_sync_done;
wire    ap_sync_ready;
wire    squeeze_1_U0_start_full_n;
wire    squeeze_1_U0_start_write;

squeeze_1 squeeze_1_U0(
    .in_0_V_V_dout(in_0_V_V_dout),
    .in_0_V_V_empty_n(in_0_V_V_empty_n),
    .in_0_V_V_read(squeeze_1_U0_in_0_V_V_read),
    .in_1_V_V_dout(in_1_V_V_dout),
    .in_1_V_V_empty_n(in_1_V_V_empty_n),
    .in_1_V_V_read(squeeze_1_U0_in_1_V_V_read),
    .in_2_V_V_dout(in_2_V_V_dout),
    .in_2_V_V_empty_n(in_2_V_V_empty_n),
    .in_2_V_V_read(squeeze_1_U0_in_2_V_V_read),
    .in_3_V_V_dout(in_3_V_V_dout),
    .in_3_V_V_empty_n(in_3_V_V_empty_n),
    .in_3_V_V_read(squeeze_1_U0_in_3_V_V_read),
    .in_4_V_V_dout(in_4_V_V_dout),
    .in_4_V_V_empty_n(in_4_V_V_empty_n),
    .in_4_V_V_read(squeeze_1_U0_in_4_V_V_read),
    .in_5_V_V_dout(in_5_V_V_dout),
    .in_5_V_V_empty_n(in_5_V_V_empty_n),
    .in_5_V_V_read(squeeze_1_U0_in_5_V_V_read),
    .in_6_V_V_dout(in_6_V_V_dout),
    .in_6_V_V_empty_n(in_6_V_V_empty_n),
    .in_6_V_V_read(squeeze_1_U0_in_6_V_V_read),
    .in_7_V_V_dout(in_7_V_V_dout),
    .in_7_V_V_empty_n(in_7_V_V_empty_n),
    .in_7_V_V_read(squeeze_1_U0_in_7_V_V_read),
    .in_8_V_V_dout(in_8_V_V_dout),
    .in_8_V_V_empty_n(in_8_V_V_empty_n),
    .in_8_V_V_read(squeeze_1_U0_in_8_V_V_read),
    .in_9_V_V_dout(in_9_V_V_dout),
    .in_9_V_V_empty_n(in_9_V_V_empty_n),
    .in_9_V_V_read(squeeze_1_U0_in_9_V_V_read),
    .in_10_V_V_dout(in_10_V_V_dout),
    .in_10_V_V_empty_n(in_10_V_V_empty_n),
    .in_10_V_V_read(squeeze_1_U0_in_10_V_V_read),
    .in_11_V_V_dout(in_11_V_V_dout),
    .in_11_V_V_empty_n(in_11_V_V_empty_n),
    .in_11_V_V_read(squeeze_1_U0_in_11_V_V_read),
    .in_12_V_V_dout(in_12_V_V_dout),
    .in_12_V_V_empty_n(in_12_V_V_empty_n),
    .in_12_V_V_read(squeeze_1_U0_in_12_V_V_read),
    .in_13_V_V_dout(in_13_V_V_dout),
    .in_13_V_V_empty_n(in_13_V_V_empty_n),
    .in_13_V_V_read(squeeze_1_U0_in_13_V_V_read),
    .in_14_V_V_dout(in_14_V_V_dout),
    .in_14_V_V_empty_n(in_14_V_V_empty_n),
    .in_14_V_V_read(squeeze_1_U0_in_14_V_V_read),
    .in_15_V_V_dout(in_15_V_V_dout),
    .in_15_V_V_empty_n(in_15_V_V_empty_n),
    .in_15_V_V_read(squeeze_1_U0_in_15_V_V_read),
    .out_0_V_V_din(squeeze_1_U0_out_0_V_V_din),
    .out_0_V_V_full_n(out_0_V_V_full_n),
    .out_0_V_V_write(squeeze_1_U0_out_0_V_V_write),
    .out_1_V_V_din(squeeze_1_U0_out_1_V_V_din),
    .out_1_V_V_full_n(out_1_V_V_full_n),
    .out_1_V_V_write(squeeze_1_U0_out_1_V_V_write),
    .out_2_V_V_din(squeeze_1_U0_out_2_V_V_din),
    .out_2_V_V_full_n(out_2_V_V_full_n),
    .out_2_V_V_write(squeeze_1_U0_out_2_V_V_write),
    .out_3_V_V_din(squeeze_1_U0_out_3_V_V_din),
    .out_3_V_V_full_n(out_3_V_V_full_n),
    .out_3_V_V_write(squeeze_1_U0_out_3_V_V_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(squeeze_1_U0_ap_start),
    .ap_done(squeeze_1_U0_ap_done),
    .ap_ready(squeeze_1_U0_ap_ready),
    .ap_idle(squeeze_1_U0_ap_idle),
    .ap_continue(squeeze_1_U0_ap_continue)
);

assign ap_done = squeeze_1_U0_ap_done;

assign ap_idle = squeeze_1_U0_ap_idle;

assign ap_ready = squeeze_1_U0_ap_ready;

assign ap_sync_continue = ap_continue;

assign ap_sync_done = squeeze_1_U0_ap_done;

assign ap_sync_ready = squeeze_1_U0_ap_ready;

assign in_0_V_V_read = squeeze_1_U0_in_0_V_V_read;

assign in_10_V_V_read = squeeze_1_U0_in_10_V_V_read;

assign in_11_V_V_read = squeeze_1_U0_in_11_V_V_read;

assign in_12_V_V_read = squeeze_1_U0_in_12_V_V_read;

assign in_13_V_V_read = squeeze_1_U0_in_13_V_V_read;

assign in_14_V_V_read = squeeze_1_U0_in_14_V_V_read;

assign in_15_V_V_read = squeeze_1_U0_in_15_V_V_read;

assign in_1_V_V_read = squeeze_1_U0_in_1_V_V_read;

assign in_2_V_V_read = squeeze_1_U0_in_2_V_V_read;

assign in_3_V_V_read = squeeze_1_U0_in_3_V_V_read;

assign in_4_V_V_read = squeeze_1_U0_in_4_V_V_read;

assign in_5_V_V_read = squeeze_1_U0_in_5_V_V_read;

assign in_6_V_V_read = squeeze_1_U0_in_6_V_V_read;

assign in_7_V_V_read = squeeze_1_U0_in_7_V_V_read;

assign in_8_V_V_read = squeeze_1_U0_in_8_V_V_read;

assign in_9_V_V_read = squeeze_1_U0_in_9_V_V_read;

assign out_0_V_V_din = squeeze_1_U0_out_0_V_V_din;

assign out_0_V_V_write = squeeze_1_U0_out_0_V_V_write;

assign out_1_V_V_din = squeeze_1_U0_out_1_V_V_din;

assign out_1_V_V_write = squeeze_1_U0_out_1_V_V_write;

assign out_2_V_V_din = squeeze_1_U0_out_2_V_V_din;

assign out_2_V_V_write = squeeze_1_U0_out_2_V_V_write;

assign out_3_V_V_din = squeeze_1_U0_out_3_V_V_din;

assign out_3_V_V_write = squeeze_1_U0_out_3_V_V_write;

assign squeeze_1_U0_ap_continue = ap_continue;

assign squeeze_1_U0_ap_start = ap_start;

assign squeeze_1_U0_start_full_n = 1'b1;

assign squeeze_1_U0_start_write = 1'b0;

endmodule //squeeze_Relu_1
