<def f='llvm/llvm/include/llvm/Support/CodeGenCoverage.h' l='20' ll='36'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='430'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='441' c='_ZN4llvm19InstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h' l='505' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='78' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<size>24</size>
<mbr r='llvm::CodeGenCoverage::RuleCoverage' o='0' t='llvm::BitVector'/>
<fun r='_ZN4llvm15CodeGenCoverageC1Ev'/>
<fun r='_ZN4llvm15CodeGenCoverage10setCoveredEm'/>
<fun r='_ZNK4llvm15CodeGenCoverage9isCoveredEm'/>
<fun r='_ZNK4llvm15CodeGenCoverage7coveredEv'/>
<fun r='_ZN4llvm15CodeGenCoverage5parseERNS_12MemoryBufferENS_9StringRefE'/>
<fun r='_ZNK4llvm15CodeGenCoverage4emitENS_9StringRefES1_'/>
<fun r='_ZN4llvm15CodeGenCoverage5resetEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelectorImpl.h' l='56' c='_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='66' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector7setupMFERN4llvm15MachineFunctionERNS1_14GISelKnownBitsERNS1_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='81' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenGlobalISel.inc' l='1259' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='63' c='_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h' l='84' c='_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='1195' c='_ZNK4llvm25AMDGPUInstructionSelector10selectImplERNS_12MachineInstrERNS_15CodeGenCoverageE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='63' c='_ZN4llvm25AMDGPUInstructionSelector7setupMFERNS_15MachineFunctionERNS_14GISelKnownBitsERNS_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/ARM/ARMInstructionSelector.cpp' l='42' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenGlobalISel.inc' l='915' c='_ZNK12_GLOBAL__N_122ARMInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/Mips/MipsInstructionSelector.cpp' l='42' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/Mips/MipsGenGlobalISel.inc' l='658' c='_ZNK12_GLOBAL__N_123MipsInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/PowerPC/GISel/PPCInstructionSelector.cpp' l='44' c='_ZNK12_GLOBAL__N_122PPCInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenGlobalISel.inc' l='332' c='_ZNK12_GLOBAL__N_122PPCInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstructionSelector.cpp' l='42' c='_ZNK12_GLOBAL__N_124RISCVInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/RISCV/RISCVGenGlobalISel.inc' l='424' c='_ZNK12_GLOBAL__N_124RISCVInstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='71' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<use f='llvm/build/lib/Target/X86/X86GenGlobalISel.inc' l='846' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectImplERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
<size>24</size>
<use f='llvm/llvm/utils/TableGen/GlobalISelEmitter.cpp' l='3519'/>
<use f='llvm/llvm/utils/TableGen/GlobalISelEmitter.cpp' l='5536' c='_ZN12_GLOBAL__N_117GlobalISelEmitter3runERN4llvm11raw_ostreamE'/>
<size>24</size>
