# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do D_FF_64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:52 on Nov 08,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 23:38:52 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:38:52 on Nov 08,2021
# vlog -reportprogress 300 ./D_FF_64.sv 
# -- Compiling module D_FF_64
# -- Compiling module D_FF_64_testbench
# 
# Top level modules:
# 	D_FF_64
# 	D_FF_64_testbench
# End time: 23:38:52 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work D_FF_64_testbench 
# Start time: 23:38:52 on Nov 08,2021
# Loading sv_std.std
# Loading work.D_FF_64_testbench
# Loading work.D_FF_32
# Loading work.D_FF
# ** Error: (vsim-8378) ./D_FF_64.sv(32): Port size (32) does not match connection size (64) for implicit .name connection port 'd'. The port definition is at: ./D_FF_32.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /D_FF_64_testbench/dut File: ./D_FF_32.sv
# ** Error: (vsim-8378) ./D_FF_64.sv(32): Port size (32) does not match connection size (64) for implicit .name connection port 'q'. The port definition is at: ./D_FF_32.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /D_FF_64_testbench/dut File: ./D_FF_32.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./D_FF_64.do PAUSED at line 13
do D_FF_64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:10 on Nov 08,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 23:40:10 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:10 on Nov 08,2021
# vlog -reportprogress 300 ./D_FF_64.sv 
# -- Compiling module D_FF_64
# -- Compiling module D_FF_64_testbench
# 
# Top level modules:
# 	D_FF_64_testbench
# End time: 23:40:11 on Nov 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work D_FF_64_testbench 
# Start time: 23:38:52 on Nov 08,2021
# Loading sv_std.std
# Loading work.D_FF_64_testbench
# Loading work.D_FF_64
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftic0xbe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftic0xbe
# ** Error: (vish-4014) No objects found matching '/D_FF_32_testbench/clk'.
# Executing ONERROR command at macro ./D_FF_64_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/D_FF_32_testbench/clock_period'.
# Executing ONERROR command at macro ./D_FF_64_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/D_FF_32_testbench/d'.
# Executing ONERROR command at macro ./D_FF_64_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/D_FF_32_testbench/q'.
# Executing ONERROR command at macro ./D_FF_64_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/D_FF_32_testbench/reset'.
# Executing ONERROR command at macro ./D_FF_64_wave.do line 7
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./D_FF_64.sv(43)
#    Time: 10500 ps  Iteration: 1  Instance: /D_FF_64_testbench
# Break in Module D_FF_64_testbench at ./D_FF_64.sv line 43
add wave -position end  sim:/D_FF_64_testbench/clk
add wave -position end  sim:/D_FF_64_testbench/clock_period
add wave -position end  sim:/D_FF_64_testbench/d
add wave -position end  sim:/D_FF_64_testbench/q
add wave -position end  sim:/D_FF_64_testbench/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab3/D_FF_64_wave.do
do D_FF_64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:55 on Nov 08,2021
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# -- Compiling module D_FF_testbench
# 
# Top level modules:
# 	D_FF_testbench
# End time: 23:40:55 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:40:55 on Nov 08,2021
# vlog -reportprogress 300 ./D_FF_64.sv 
# -- Compiling module D_FF_64
# -- Compiling module D_FF_64_testbench
# 
# Top level modules:
# 	D_FF_64_testbench
# End time: 23:40:55 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:40:57 on Nov 08,2021, Elapsed time: 0:02:05
# Errors: 17, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work D_FF_64_testbench 
# Start time: 23:40:57 on Nov 08,2021
# Loading sv_std.std
# Loading work.D_FF_64_testbench
# Loading work.D_FF_64
# Loading work.D_FF
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft5int17".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5int17
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./D_FF_64.sv(43)
#    Time: 10500 ps  Iteration: 1  Instance: /D_FF_64_testbench
# Break in Module D_FF_64_testbench at ./D_FF_64.sv line 43
do instruction_handler.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:51 on Nov 08,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:41:51 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:41:52 on Nov 08,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:41:52 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:41:53 on Nov 08,2021, Elapsed time: 0:00:56
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work instruction_handler_testbench 
# Start time: 23:41:53 on Nov 08,2021
# Loading sv_std.std
# Loading work.instruction_handler_testbench
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# ** Error: (vsim-3033) ./instruction_handler.sv(21): Instantiation of 'mux2_1_64x' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut File: ./instruction_handler.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab3/work
# Loading work.shift_left_2
# ** Error: (vsim-3033) ./instruction_handler.sv(29): Instantiation of 'adder64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut File: ./instruction_handler.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab3/work
# ** Error: (vsim-3033) ./instruction_handler.sv(33): Instantiation of 'adder64' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut File: ./instruction_handler.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab3/work
# ** Error: (vsim-3033) ./instruction_handler.sv(36): Instantiation of 'mux2_1_64x' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut File: ./instruction_handler.sv
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab3/work
# Loading work.instructmem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./instruction_handler.do PAUSED at line 13
do sign_extender.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:42:48 on Nov 08,2021
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 23:42:49 on Nov 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_extender_testbench 
# Start time: 23:41:53 on Nov 08,2021
# Loading sv_std.std
# Loading work.sign_extender_testbench
# Loading work.sign_extender
# ** Error: (vsim-8378) ./sign_extender.sv(29): Port size (64) does not match connection size (65) for implicit .name connection port 'out'. The port definition is at: ./sign_extender.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /sign_extender_testbench/dut File: ./sign_extender.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sign_extender.do PAUSED at line 12
do sign_extender.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:43:47 on Nov 08,2021
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 23:43:47 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_extender_testbench 
# Start time: 23:41:53 on Nov 08,2021
# Loading sv_std.std
# Loading work.sign_extender_testbench
# Loading work.sign_extender
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftdfhehy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdfhehy
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do sign_extender.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:52 on Nov 08,2021
# vlog -reportprogress 300 ./sign_extender.sv 
# -- Compiling module sign_extender
# -- Compiling module sign_extender_testbench
# 
# Top level modules:
# 	sign_extender_testbench
# End time: 23:45:52 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:45:54 on Nov 08,2021, Elapsed time: 0:04:01
# Errors: 5, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work sign_extender_testbench 
# Start time: 23:45:54 on Nov 08,2021
# Loading sv_std.std
# Loading work.sign_extender_testbench
# Loading work.sign_extender
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftvezvb8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvezvb8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux2_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:47:47 on Nov 08,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 23:47:47 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:47:49 on Nov 08,2021, Elapsed time: 0:01:55
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_64x_testbench 
# Start time: 23:47:49 on Nov 08,2021
# Loading sv_std.std
# Loading work.mux2_1_64x_testbench
# Loading work.mux2_1_64x
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftwqw6jd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwqw6jd
# ** Error: (vish-4014) No objects found matching '/mux2_1_32x_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_64x_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_32x_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_64x_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux2_1_32x_testbench/out'.
# Executing ONERROR command at macro ./mux2_1_64x_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux2_1_32x_testbench/sel'.
# Executing ONERROR command at macro ./mux2_1_64x_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/mux2_1_64x_testbench/i0
add wave -position end  sim:/mux2_1_64x_testbench/i1
add wave -position end  sim:/mux2_1_64x_testbench/out
add wave -position end  sim:/mux2_1_64x_testbench/sel
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab3/mux2_1_64x_wave.do
do mux2_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:18 on Nov 08,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 23:48:18 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:48:20 on Nov 08,2021, Elapsed time: 0:00:31
# Errors: 12, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux2_1_64x_testbench 
# Start time: 23:48:20 on Nov 08,2021
# Loading sv_std.std
# Loading work.mux2_1_64x_testbench
# Loading work.mux2_1_64x
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft8id9rv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8id9rv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do shift
# Cannot open macro file: shift
do shift_left_2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:54 on Nov 08,2021
# vlog -reportprogress 300 ./shift_left_2.sv 
# -- Compiling module shift_left_2
# -- Compiling module shift_left_2_testbench
# 
# Top level modules:
# 	shift_left_2_testbench
# End time: 23:48:54 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:48:56 on Nov 08,2021, Elapsed time: 0:00:36
# Errors: 1, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work shift_left_2_testbench 
# Start time: 23:48:56 on Nov 08,2021
# Loading sv_std.std
# Loading work.shift_left_2_testbench
# Loading work.shift_left_2
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftzfc0g8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzfc0g8
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do adder64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:49:48 on Nov 08,2021
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 23:49:48 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:49:50 on Nov 08,2021, Elapsed time: 0:00:54
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work adder64_testbench 
# Start time: 23:49:50 on Nov 08,2021
# Loading sv_std.std
# Loading work.adder64_testbench
# Loading work.adder64
# Loading work.full_adder
# ** Warning: (vsim-3015) ./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /adder64_testbench/dut/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftk8q119".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk8q119
# ** Error: (vish-4014) No objects found matching '/adder32_testbench/a'.
# Executing ONERROR command at macro ./adder64_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/adder32_testbench/b'.
# Executing ONERROR command at macro ./adder64_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/adder32_testbench/s'.
# Executing ONERROR command at macro ./adder64_wave.do line 5
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/adder64_testbench/a
add wave -position end  sim:/adder64_testbench/b
add wave -position end  sim:/adder64_testbench/i
add wave -position end  sim:/adder64_testbench/s
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab3/adder64_wave.do
do adder64.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:28 on Nov 08,2021
# vlog -reportprogress 300 ./adder64.sv 
# -- Compiling module adder64
# -- Compiling module adder64_testbench
# 
# Top level modules:
# 	adder64_testbench
# End time: 23:50:28 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:50:30 on Nov 08,2021, Elapsed time: 0:00:40
# Errors: 9, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work adder64_testbench 
# Start time: 23:50:30 on Nov 08,2021
# Loading sv_std.std
# Loading work.adder64_testbench
# Loading work.adder64
# Loading work.full_adder
# ** Warning: (vsim-3015) ./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /adder64_testbench/dut/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfthq3iry".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthq3iry
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do instruction_handler.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:47 on Nov 08,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 23:51:47 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:51:47 on Nov 08,2021
# vlog -reportprogress 300 ./instruction_handler.sv 
# -- Compiling module instruction_handler
# -- Compiling module instruction_handler_testbench
# 
# Top level modules:
# 	instruction_handler_testbench
# End time: 23:51:47 on Nov 08,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:51:49 on Nov 08,2021, Elapsed time: 0:01:19
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work instruction_handler_testbench 
# Start time: 23:51:49 on Nov 08,2021
# Loading sv_std.std
# Loading work.instruction_handler_testbench
# Loading work.instruction_handler
# Loading work.D_FF_64
# Loading work.sign_extender
# Loading work.mux2_1_64x
# Loading work.shift_left_2
# Loading work.adder64
# Loading work.full_adder
# Loading work.instructmem
# Loading work.D_FF
# Loading work.mux2_1
# ** Warning: (vsim-3015) ./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut/branchAdder/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-3015) ./instruction_handler.sv(33): [PCDPC] - Port size (64) does not match connection size (32) for port 'b'. The port definition is at: ./adder64.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut/add64 File: ./adder64.sv
# ** Warning: (vsim-3015) ./adder64.sv(12): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /instruction_handler_testbench/dut/add64/f0 File: C:/Users/hunte/Documents/EE469/Lab2/./full_adder.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftn26qvn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn26qvn
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./test01_AddiB.arm
# ** Note: $stop    : ./instruction_handler.sv(71)
#    Time: 750 ns  Iteration: 1  Instance: /instruction_handler_testbench
# Break in Module instruction_handler_testbench at ./instruction_handler.sv line 71
add wave -position end  sim:/instruction_handler_testbench/brTaken
add wave -position end  sim:/instruction_handler_testbench/clk
add wave -position end  sim:/instruction_handler_testbench/clock_period
add wave -position end  sim:/instruction_handler_testbench/imm19
add wave -position end  sim:/instruction_handler_testbench/imm26
add wave -position end  sim:/instruction_handler_testbench/instr
add wave -position end  sim:/instruction_handler_testbench/reset
add wave -position end  sim:/instruction_handler_testbench/uncondBr
add wave -position 6  sim:/instruction_handler_testbench/dut/pc_curr
add wave -position 7  sim:/instruction_handler_testbench/dut/pc_next
do mux4_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:23:56 on Nov 10,2021
# vlog -reportprogress 300 ./mux4_1_64x.sv 
# -- Compiling module mux4_1_64x
# ** Error: ./mux4_1_64x.sv(6): In, out, or inout does not appear in port list: i00.
# ** Error: ./mux4_1_64x.sv(6): In, out, or inout does not appear in port list: i01.
# ** Error: ./mux4_1_64x.sv(6): In, out, or inout does not appear in port list: i10.
# ** Error: ./mux4_1_64x.sv(6): In, out, or inout does not appear in port list: i11.
# ** Error: ./mux4_1_64x.sv(7): In, out, or inout does not appear in port list: sel0.
# ** Error: ./mux4_1_64x.sv(7): In, out, or inout does not appear in port list: sel1.
# ** Error: ./mux4_1_64x.sv(8): In, out, or inout does not appear in port list: out.
# -- Compiling module mux4_1_64xtestbench
# End time: 12:23:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mux4_1_64x.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./mux4_1_64x.sv""
do mux4_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:28 on Nov 10,2021
# vlog -reportprogress 300 ./mux4_1_64x.sv 
# -- Compiling module mux4_1_64x
# -- Compiling module mux4_1_64xtestbench
# 
# Top level modules:
# 	mux4_1_64xtestbench
# End time: 12:24:28 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:24:29 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 12:24:29 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:24:31 on Nov 10,2021, Elapsed time: 36:32:42
# Errors: 10, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_64x_testbench 
# Start time: 12:24:33 on Nov 10,2021
# ** Error: (vsim-3170) Could not find 'mux4_1_64x_testbench'.
#         Searched libraries:
#             C:/Users/hunte/Documents/EE469/Lab3/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux4_1_64x.do PAUSED at line 13
add wave -position 7  sim:/instruction_handler_testbench/dut/pc_next
# Unrecognized dataset prefix: sim
do mux4_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:14 on Nov 10,2021
# vlog -reportprogress 300 ./mux4_1_64x.sv 
# -- Compiling module mux4_1_64x
# -- Compiling module mux4_1_64x_testbench
# 
# Top level modules:
# 	mux4_1_64x_testbench
# End time: 12:25:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:25:14 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 12:25:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_64x_testbench 
# Start time: 12:24:33 on Nov 10,2021
# Loading sv_std.std
# Loading work.mux4_1_64x_testbench
# Loading work.mux4_1_64x
# Loading work.mux2_1_64x
# Loading work.mux2_1
# ** Error: Cannot open macro file: mux4_1_64x_wave.do
# Error in macro ./mux4_1_64x.do line 18
# Cannot open macro file: mux4_1_64x_wave.do
#     while executing
# "do mux4_1_64x_wave.do"
add wave -position end  sim:/mux4_1_64x_testbench/i
add wave -position end  sim:/mux4_1_64x_testbench/i00
add wave -position end  sim:/mux4_1_64x_testbench/i01
add wave -position end  sim:/mux4_1_64x_testbench/i10
add wave -position end  sim:/mux4_1_64x_testbench/i11
add wave -position end  sim:/mux4_1_64x_testbench/out
add wave -position end  sim:/mux4_1_64x_testbench/sel0
add wave -position end  sim:/mux4_1_64x_testbench/sel1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftwmkgn0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftwmkgn0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/hunte/Documents/EE469/Lab3/mux4_1_64x_wave.do
do mux4_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:01 on Nov 10,2021
# vlog -reportprogress 300 ./mux4_1_64x.sv 
# -- Compiling module mux4_1_64x
# -- Compiling module mux4_1_64x_testbench
# 
# Top level modules:
# 	mux4_1_64x_testbench
# End time: 12:26:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:01 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 12:26:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:04 on Nov 10,2021, Elapsed time: 0:01:31
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_64x_testbench 
# Start time: 12:26:04 on Nov 10,2021
# Loading sv_std.std
# Loading work.mux4_1_64x_testbench
# Loading work.mux4_1_64x
# Loading work.mux2_1_64x
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlftz3v57j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz3v57j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux4_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:43 on Nov 10,2021
# vlog -reportprogress 300 ./mux4_1_64x.sv 
# -- Compiling module mux4_1_64x
# -- Compiling module mux4_1_64x_testbench
# 
# Top level modules:
# 	mux4_1_64x_testbench
# End time: 12:26:43 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:26:43 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 12:26:43 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:26:45 on Nov 10,2021, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_64x_testbench 
# Start time: 12:26:45 on Nov 10,2021
# Loading sv_std.std
# Loading work.mux4_1_64x_testbench
# Loading work.mux4_1_64x
# Loading work.mux2_1_64x
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlft677syk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft677syk
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do mux4_1_64x.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:51 on Nov 10,2021
# vlog -reportprogress 300 ./mux4_1_64x.sv 
# -- Compiling module mux4_1_64x
# -- Compiling module mux4_1_64x_testbench
# 
# Top level modules:
# 	mux4_1_64x_testbench
# End time: 12:28:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:51 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1_64x.sv 
# -- Compiling module mux2_1_64x
# -- Compiling module mux2_1_64x_testbench
# 
# Top level modules:
# 	mux2_1_64x_testbench
# End time: 12:28:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:28:54 on Nov 10,2021, Elapsed time: 0:02:09
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work mux4_1_64x_testbench 
# Start time: 12:28:54 on Nov 10,2021
# Loading sv_std.std
# Loading work.mux4_1_64x_testbench
# Loading work.mux4_1_64x
# Loading work.mux2_1_64x
# Loading work.mux2_1
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: hunte  Hostname: LAPTOP-5NVPT2EK  ProcessID: 10796
#           Attempting to use alternate WLF file "./wlfti2r75j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti2r75j
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 14:44:05 on Nov 10,2021, Elapsed time: 2:15:11
# Errors: 0, Warnings: 2
