Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec  5 21:10:43 2021
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   111 |
| Unused register locations in slices containing registers |   250 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             233 |           73 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             276 |          105 |
| Yes          | No                    | No                     |            1180 |          304 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             261 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                         Enable Signal                                                                         |                                                             Set/Reset Signal                                                             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state39                                                                               |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state29                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i_reg_389[3]_i_1_n_4                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/i_2_reg_12880                                                                                   |                                                                                                                                          |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/max_index_0_i_reg_443                                                                           | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/max_index_reg_455[3]_i_1_n_4                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state41                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/max_index_reg_455[3]_i_1_n_4                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                             | design_1_i/inputPeripheral/U0/bus2ip_reset                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                               | design_1_i/inputPeripheral/U0/bus2ip_reset                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_23_mid2_v_reg_12280                                                                         |                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                 | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_CS_fsm_state8                                                                                                              | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/SR[0]                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                | design_1_i/inputPeripheral/U0/bus2ip_reset                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/E[0]                                                                                            |                                                                                                                                          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state15                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i1_reg_334[6]_i_1_n_4                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/inNeurons_1_reg_11410                                                                           |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state11                                                                               |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/inNeurons_0_i_mid2_reg_12200                                                                    | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/inNeurons_0_i_mid2_reg_1220[6]_i_1_n_4                                     |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state12                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state10                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state3                                                                                | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/outNeurons_0_i2_reg_279                                                    |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/E[0]                                     | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/SR[0]               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm[15]                                                                                   |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state25                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state23                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm[7]                                                                                    |                                                                                                                                          |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_macfYi_U3/NeuralNetwork_macfYi_DSP48_0_U/p_0[0]                                   |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/E[0]                                     | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/NeuralNetwork_macg8j_U4/NeuralNetwork_macg8j_DSP48_1_U/SR[0]               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_12_mid2_v_reg_11290                                                                         |                                                                                                                                          |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/inNeurons_reg_10530                                                                             |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/inNeurons_2_reg_12400                                                                           |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state24                                                                               |                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_CS_fsm_state6                                                                                                              | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/i_0_i_reg_141_reg[0][0]                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/indvar_flatten1_reg_345[11]_i_1_n_4                                                             | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm133_out                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/reg_4700                                                                                        |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                           | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                               | design_1_i/inputPeripheral/U0/bus2ip_reset                                                                                               |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/inputPeripheral/U0/gpio_core_1/Read_Reg_Rst                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_NS_fsm[5]                                                                                                                  |                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_CS_fsm_state5                                                                                                              |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/rdata[31]_i_2_n_4                                                                                  |                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_runNN_r[7]_i_1_n_4                                                                             | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/SR[0]                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_setBais_r[7]_i_1_n_4                                                                           | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/SR[0]                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state26                                                                               |                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/int_setWeight_r[7]_i_1_n_4                                                                         | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/SR[0]                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/indvar_flatten_reg_290[12]_i_1_n_4                                                              | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm140_out                                                           |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_pp0_stage0                                                                            |                                                                                                                                          |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/indvar_flatten_next2_reg_12150                                                                  |                                                                                                                                          |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_49_i1_reg_12350                                                                             |                                                                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_pp2_stage0                                                                            |                                                                                                                                          |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                          |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/indvar_flatten_next1_reg_11170                                                                  |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/indvar_flatten_next_reg_10240                                                                   |                                                                                                                                          |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state13                                                                               |                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state28                                                                               |                                                                                                                                          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state2                                                                                |                                                                                                                                          |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_CS_fsm_state4                                                                                                              | design_1_i/NeuralNetwork_0/inst/ap_NS_fsm12_out                                                                                          |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_CS_fsm_state3                                                                                                              |                                                                                                                                          |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ap_NS_fsm[3]                                                                                                                  |                                                                                                                                          |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/Led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                  |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/aw_hs                                                                                              |                                                                                                                                          |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | design_1_i/inputPeripheral/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0               |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_pp1_stage0                                                                            |                                                                                                                                          |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm140_out                                                           |                9 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm133_out                                                           |               10 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_NS_fsm1                                                                 |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                          |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                          |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/rdata[31]_i_2_n_4                                                                                  | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/rdata[31]_i_1_n_4                                                             |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/rdata_reg[31]_i_8_n_4                                                                                                         |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                          |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/input_r_load_reg_10580                                                                          |                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/ram_reg_i_43_n_4                                                                                                              |                                                                                                                                          |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/input_r_load_reg_1058_reg[31]_i_3_n_4                                                                                         |                                                                                                                                          |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/max_0_i_reg_433[31]_i_1_n_4                                                                     |                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/ap_CS_fsm_state40                                                                               |                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/reg_4661                                                                                        |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/reg_4740                                                                                        |                                                                                                                                          |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/rdata_reg[31]_i_4_n_4                                                                                                         |                                                                                                                                          |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                          |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                          |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/tmp_22_reg_12650                                                                                |                                                                                                                                          |               13 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/resArray2_addr_1_reg_11660                                                                      |                                                                                                                                          |               13 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/NeuralNetwork_0/inst/grp_run_classification_fu_170/resArray1_addr_1_reg_10730                                                                      |                                                                                                                                          |               10 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/inputPeripheral/U0/bus2ip_reset                                                                                               |               16 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                          |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                          |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                          |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                          |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                          |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                          |               12 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               11 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               | design_1_i/NeuralNetwork_0/inst/NeuralNetwork_NNIO_s_axi_U/SR[0]                                                                         |               25 |             58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                               |                                                                                                                                          |               74 |            234 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    17 |
| 5      |                     4 |
| 6      |                     1 |
| 7      |                    16 |
| 8      |                    14 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     5 |
| 13     |                     3 |
| 14     |                     8 |
| 15     |                     1 |
| 16+    |                    36 |
+--------+-----------------------+


