

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Wed Aug  7 18:56:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_cc
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.242|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   81|   81|   81|   81|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop  |   79|   79|         3|          1|          1|    78|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1515|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     75|    -|
|Register         |        -|      -|     273|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     273|   1590|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_1000_p2        |     +    |      0|  0|  15|           7|           1|
    |add_ln1494_2_fu_1188_p2    |     +    |      0|  0|   8|           9|           9|
    |add_ln1494_fu_1068_p2      |     +    |      0|  0|   8|           9|           9|
    |add_ln203_fu_1128_p2       |     +    |      0|  0|   8|           8|           8|
    |f_fu_1006_p2               |     +    |      0|  0|  12|           1|           3|
    |r_fu_1091_p2               |     +    |      0|  0|  13|           1|           4|
    |sub_ln1494_1_fu_1182_p2    |     -    |      0|  0|   8|           9|           9|
    |sub_ln1494_fu_1062_p2      |     -    |      0|  0|   8|           9|           9|
    |sub_ln203_fu_1122_p2       |     -    |      0|  0|   8|           8|           8|
    |icmp_ln10_fu_994_p2        |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln13_fu_1012_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln1494_10_fu_1564_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_11_fu_1578_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_12_fu_1263_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_13_fu_1596_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_14_fu_1610_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_15_fu_1624_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_16_fu_1281_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_17_fu_1642_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_18_fu_1656_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_19_fu_1670_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_1_fu_1458_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_20_fu_1299_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_21_fu_1688_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_22_fu_1702_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_23_fu_1716_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_24_fu_1317_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_25_fu_1734_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_26_fu_1748_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_27_fu_1762_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_28_fu_1335_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_29_fu_1780_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_1472_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_30_fu_1794_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_31_fu_1808_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_32_fu_1353_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_33_fu_1826_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_34_fu_1840_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_35_fu_1854_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_36_fu_1371_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_37_fu_1872_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_38_fu_1886_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_39_fu_1900_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_1486_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_40_fu_1389_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_41_fu_1918_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_42_fu_1932_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_43_fu_1946_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_44_fu_1407_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_45_fu_1964_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_46_fu_1978_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_47_fu_1992_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_48_fu_1425_p2  |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_49_fu_2010_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_4_fu_1227_p2   |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_50_fu_2024_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_51_fu_2038_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_5_fu_1504_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_6_fu_1518_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_7_fu_1532_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_8_fu_1245_p2   |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln1494_9_fu_1550_p2   |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_1138_p2     |   icmp   |      0|  0|  13|          14|           1|
    |or_ln26_fu_1152_p2         |    or    |      0|  0|   5|           5|           1|
    |max_pool_out_0_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_10_V_d0       |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_11_V_d0       |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_12_V_d0       |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_1_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_2_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_3_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_4_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_5_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_6_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_7_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_8_V_d0        |  select  |      0|  0|  14|           1|          14|
    |max_pool_out_9_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln29_10_fu_1570_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_12_fu_1269_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_13_fu_1602_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_14_fu_1616_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_16_fu_1287_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_17_fu_1648_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_18_fu_1662_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_1_fu_1464_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_20_fu_1305_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_21_fu_1694_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_22_fu_1708_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_24_fu_1323_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_25_fu_1740_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_26_fu_1754_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_28_fu_1341_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_29_fu_1786_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_1478_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_30_fu_1800_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_32_fu_1359_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_33_fu_1832_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_34_fu_1846_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_36_fu_1377_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_37_fu_1878_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_38_fu_1892_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_40_fu_1395_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_41_fu_1924_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_42_fu_1938_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_44_fu_1413_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_45_fu_1970_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_46_fu_1984_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_48_fu_1431_p3  |  select  |      0|  0|  13|           1|          13|
    |select_ln29_49_fu_2016_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_1233_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_50_fu_2030_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_52_fu_1018_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_53_fu_1026_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_5_fu_1510_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_6_fu_1524_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_8_fu_1251_p3   |  select  |      0|  0|  13|           1|          13|
    |select_ln29_9_fu_1556_p3   |  select  |      0|  0|  14|           1|          14|
    |select_ln29_fu_1144_p3     |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0|1515|         862|        1352|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_976_p4  |   9|          2|    3|          6|
    |f_0_reg_972                   |   9|          2|    3|          6|
    |indvar_flatten_reg_961        |   9|          2|    7|         14|
    |r_0_reg_983                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   20|         42|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln203_reg_2166                |   8|   0|    8|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |f_0_reg_972                       |   3|   0|    3|          0|
    |icmp_ln10_reg_2053                |   1|   0|    1|          0|
    |icmp_ln10_reg_2053_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_961            |   7|   0|    7|          0|
    |r_0_reg_983                       |   4|   0|    4|          0|
    |select_ln29_12_reg_2381           |  13|   0|   13|          0|
    |select_ln29_16_reg_2386           |  13|   0|   13|          0|
    |select_ln29_20_reg_2391           |  13|   0|   13|          0|
    |select_ln29_24_reg_2396           |  13|   0|   13|          0|
    |select_ln29_28_reg_2401           |  13|   0|   13|          0|
    |select_ln29_32_reg_2406           |  13|   0|   13|          0|
    |select_ln29_36_reg_2411           |  13|   0|   13|          0|
    |select_ln29_40_reg_2416           |  13|   0|   13|          0|
    |select_ln29_44_reg_2421           |  13|   0|   13|          0|
    |select_ln29_48_reg_2426           |  13|   0|   13|          0|
    |select_ln29_4_reg_2371            |  13|   0|   13|          0|
    |select_ln29_52_reg_2062           |   4|   0|    4|          0|
    |select_ln29_53_reg_2068           |   3|   0|    3|          0|
    |select_ln29_8_reg_2376            |  13|   0|   13|          0|
    |select_ln29_reg_2236              |  13|   0|   13|          0|
    |sext_ln1494_reg_2079              |  64|   0|   64|          0|
    |zext_ln14_reg_2074                |   3|   0|    9|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 273|   0|  279|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     max_pool_1    | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     max_pool_1    | return value |
|conv_out_0_V_address0       | out |    8|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_ce0            | out |    1|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_q0             |  in |   14|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_address1       | out |    8|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_ce1            | out |    1|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_0_V_q1             |  in |   14|  ap_memory |    conv_out_0_V   |     array    |
|conv_out_1_V_address0       | out |    8|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_ce0            | out |    1|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_q0             |  in |   14|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_address1       | out |    8|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_ce1            | out |    1|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_1_V_q1             |  in |   14|  ap_memory |    conv_out_1_V   |     array    |
|conv_out_2_V_address0       | out |    8|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_ce0            | out |    1|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_q0             |  in |   14|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_address1       | out |    8|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_ce1            | out |    1|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_2_V_q1             |  in |   14|  ap_memory |    conv_out_2_V   |     array    |
|conv_out_3_V_address0       | out |    8|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_ce0            | out |    1|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_q0             |  in |   14|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_address1       | out |    8|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_ce1            | out |    1|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_3_V_q1             |  in |   14|  ap_memory |    conv_out_3_V   |     array    |
|conv_out_4_V_address0       | out |    8|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_ce0            | out |    1|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_q0             |  in |   14|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_address1       | out |    8|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_ce1            | out |    1|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_4_V_q1             |  in |   14|  ap_memory |    conv_out_4_V   |     array    |
|conv_out_5_V_address0       | out |    8|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_ce0            | out |    1|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_q0             |  in |   14|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_address1       | out |    8|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_ce1            | out |    1|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_5_V_q1             |  in |   14|  ap_memory |    conv_out_5_V   |     array    |
|conv_out_6_V_address0       | out |    8|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_ce0            | out |    1|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_q0             |  in |   14|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_address1       | out |    8|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_ce1            | out |    1|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_6_V_q1             |  in |   14|  ap_memory |    conv_out_6_V   |     array    |
|conv_out_7_V_address0       | out |    8|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_ce0            | out |    1|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_q0             |  in |   14|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_address1       | out |    8|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_ce1            | out |    1|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_7_V_q1             |  in |   14|  ap_memory |    conv_out_7_V   |     array    |
|conv_out_8_V_address0       | out |    8|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_ce0            | out |    1|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_q0             |  in |   14|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_address1       | out |    8|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_ce1            | out |    1|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_8_V_q1             |  in |   14|  ap_memory |    conv_out_8_V   |     array    |
|conv_out_9_V_address0       | out |    8|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_ce0            | out |    1|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_q0             |  in |   14|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_address1       | out |    8|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_ce1            | out |    1|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_9_V_q1             |  in |   14|  ap_memory |    conv_out_9_V   |     array    |
|conv_out_10_V_address0      | out |    8|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_ce0           | out |    1|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_q0            |  in |   14|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_address1      | out |    8|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_ce1           | out |    1|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_10_V_q1            |  in |   14|  ap_memory |   conv_out_10_V   |     array    |
|conv_out_11_V_address0      | out |    8|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_ce0           | out |    1|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_q0            |  in |   14|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_address1      | out |    8|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_ce1           | out |    1|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_11_V_q1            |  in |   14|  ap_memory |   conv_out_11_V   |     array    |
|conv_out_12_V_address0      | out |    8|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_ce0           | out |    1|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_q0            |  in |   14|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_address1      | out |    8|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_ce1           | out |    1|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_12_V_q1            |  in |   14|  ap_memory |   conv_out_12_V   |     array    |
|conv_out_13_V_address0      | out |    8|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_ce0           | out |    1|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_q0            |  in |   14|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_address1      | out |    8|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_ce1           | out |    1|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_13_V_q1            |  in |   14|  ap_memory |   conv_out_13_V   |     array    |
|conv_out_14_V_address0      | out |    8|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_ce0           | out |    1|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_q0            |  in |   14|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_address1      | out |    8|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_ce1           | out |    1|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_14_V_q1            |  in |   14|  ap_memory |   conv_out_14_V   |     array    |
|conv_out_15_V_address0      | out |    8|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_ce0           | out |    1|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_q0            |  in |   14|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_address1      | out |    8|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_ce1           | out |    1|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_15_V_q1            |  in |   14|  ap_memory |   conv_out_15_V   |     array    |
|conv_out_16_V_address0      | out |    8|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_ce0           | out |    1|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_q0            |  in |   14|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_address1      | out |    8|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_ce1           | out |    1|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_16_V_q1            |  in |   14|  ap_memory |   conv_out_16_V   |     array    |
|conv_out_17_V_address0      | out |    8|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_ce0           | out |    1|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_q0            |  in |   14|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_address1      | out |    8|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_ce1           | out |    1|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_17_V_q1            |  in |   14|  ap_memory |   conv_out_17_V   |     array    |
|conv_out_18_V_address0      | out |    8|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_ce0           | out |    1|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_q0            |  in |   14|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_address1      | out |    8|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_ce1           | out |    1|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_18_V_q1            |  in |   14|  ap_memory |   conv_out_18_V   |     array    |
|conv_out_19_V_address0      | out |    8|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_ce0           | out |    1|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_q0            |  in |   14|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_address1      | out |    8|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_ce1           | out |    1|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_19_V_q1            |  in |   14|  ap_memory |   conv_out_19_V   |     array    |
|conv_out_20_V_address0      | out |    8|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_ce0           | out |    1|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_q0            |  in |   14|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_address1      | out |    8|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_ce1           | out |    1|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_20_V_q1            |  in |   14|  ap_memory |   conv_out_20_V   |     array    |
|conv_out_21_V_address0      | out |    8|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_ce0           | out |    1|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_q0            |  in |   14|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_address1      | out |    8|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_ce1           | out |    1|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_21_V_q1            |  in |   14|  ap_memory |   conv_out_21_V   |     array    |
|conv_out_22_V_address0      | out |    8|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_ce0           | out |    1|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_q0            |  in |   14|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_address1      | out |    8|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_ce1           | out |    1|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_22_V_q1            |  in |   14|  ap_memory |   conv_out_22_V   |     array    |
|conv_out_23_V_address0      | out |    8|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_ce0           | out |    1|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_q0            |  in |   14|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_address1      | out |    8|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_ce1           | out |    1|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_23_V_q1            |  in |   14|  ap_memory |   conv_out_23_V   |     array    |
|conv_out_24_V_address0      | out |    8|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_ce0           | out |    1|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_q0            |  in |   14|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_address1      | out |    8|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_ce1           | out |    1|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_24_V_q1            |  in |   14|  ap_memory |   conv_out_24_V   |     array    |
|conv_out_25_V_address0      | out |    8|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_ce0           | out |    1|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_q0            |  in |   14|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_address1      | out |    8|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_ce1           | out |    1|  ap_memory |   conv_out_25_V   |     array    |
|conv_out_25_V_q1            |  in |   14|  ap_memory |   conv_out_25_V   |     array    |
|max_pool_out_0_V_address0   | out |    7|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_0_V_ce0        | out |    1|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_0_V_we0        | out |    1|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_0_V_d0         | out |   14|  ap_memory |  max_pool_out_0_V |     array    |
|max_pool_out_1_V_address0   | out |    7|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_1_V_ce0        | out |    1|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_1_V_we0        | out |    1|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_1_V_d0         | out |   14|  ap_memory |  max_pool_out_1_V |     array    |
|max_pool_out_2_V_address0   | out |    7|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_2_V_ce0        | out |    1|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_2_V_we0        | out |    1|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_2_V_d0         | out |   14|  ap_memory |  max_pool_out_2_V |     array    |
|max_pool_out_3_V_address0   | out |    7|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_3_V_ce0        | out |    1|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_3_V_we0        | out |    1|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_3_V_d0         | out |   14|  ap_memory |  max_pool_out_3_V |     array    |
|max_pool_out_4_V_address0   | out |    7|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_4_V_ce0        | out |    1|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_4_V_we0        | out |    1|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_4_V_d0         | out |   14|  ap_memory |  max_pool_out_4_V |     array    |
|max_pool_out_5_V_address0   | out |    7|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_5_V_ce0        | out |    1|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_5_V_we0        | out |    1|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_5_V_d0         | out |   14|  ap_memory |  max_pool_out_5_V |     array    |
|max_pool_out_6_V_address0   | out |    7|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_6_V_ce0        | out |    1|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_6_V_we0        | out |    1|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_6_V_d0         | out |   14|  ap_memory |  max_pool_out_6_V |     array    |
|max_pool_out_7_V_address0   | out |    7|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_7_V_ce0        | out |    1|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_7_V_we0        | out |    1|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_7_V_d0         | out |   14|  ap_memory |  max_pool_out_7_V |     array    |
|max_pool_out_8_V_address0   | out |    7|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_8_V_ce0        | out |    1|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_8_V_we0        | out |    1|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_8_V_d0         | out |   14|  ap_memory |  max_pool_out_8_V |     array    |
|max_pool_out_9_V_address0   | out |    7|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_9_V_ce0        | out |    1|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_9_V_we0        | out |    1|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_9_V_d0         | out |   14|  ap_memory |  max_pool_out_9_V |     array    |
|max_pool_out_10_V_address0  | out |    7|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_10_V_ce0       | out |    1|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_10_V_we0       | out |    1|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_10_V_d0        | out |   14|  ap_memory | max_pool_out_10_V |     array    |
|max_pool_out_11_V_address0  | out |    7|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_11_V_ce0       | out |    1|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_11_V_we0       | out |    1|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_11_V_d0        | out |   14|  ap_memory | max_pool_out_11_V |     array    |
|max_pool_out_12_V_address0  | out |    7|  ap_memory | max_pool_out_12_V |     array    |
|max_pool_out_12_V_ce0       | out |    1|  ap_memory | max_pool_out_12_V |     array    |
|max_pool_out_12_V_we0       | out |    1|  ap_memory | max_pool_out_12_V |     array    |
|max_pool_out_12_V_d0        | out |   14|  ap_memory | max_pool_out_12_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

