$date
	Mon Jul 15 14:35:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module demux1_2 $end
$var wire 1 ! Press_in $end
$var wire 1 " select $end
$var reg 2 # Mode_out [1:0] $end
$upscope $end
$scope module input_encoder $end
$var wire 10 $ D_in [9:0] $end
$var reg 5 % BCD_out [4:0] $end
$upscope $end
$scope module jtflipfloptb $end
$var wire 1 & qbar $end
$var wire 1 ' q $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$var reg 1 * t $end
$scope module jtflipfloptb $end
$var wire 1 ( clk $end
$var wire 1 & qbar $end
$var wire 1 ) rst $end
$var wire 1 * t $end
$var reg 1 ' q $end
$upscope $end
$upscope $end
$scope module t_ff_circuit $end
$var wire 1 + clk $end
$var wire 1 , reset $end
$var wire 1 - rst $end
$var wire 1 . t $end
$var wire 1 / wire_t3 $end
$var wire 1 0 wire_t2 $end
$var wire 1 1 clk4 $end
$var wire 1 2 clk3 $end
$var wire 1 3 clk2 $end
$var wire 1 4 clk1 $end
$scope module t1 $end
$var wire 1 + clk $end
$var wire 1 / qbar $end
$var wire 1 , rst $end
$var wire 1 . t $end
$var reg 1 0 q $end
$upscope $end
$scope module t2 $end
$var wire 1 0 clk $end
$var wire 1 2 qbar $end
$var wire 1 , rst $end
$var wire 1 . t $end
$var reg 1 4 q $end
$upscope $end
$scope module t3 $end
$var wire 1 / clk $end
$var wire 1 1 qbar $end
$var wire 1 , rst $end
$var wire 1 . t $end
$var reg 1 3 q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x4
x3
x2
x1
x0
x/
z.
z-
z,
z+
x*
1)
0(
x'
x&
b10000 %
bz $
b0 #
z"
z!
$end
#5
1&
0'
1(
#10
0(
0)
#15
1(
#20
0(
0*
#25
1(
#30
0(
#35
1(
#40
0(
#45
1(
#50
0(
1*
#55
0&
1'
1(
#60
0(
#65
1&
0'
1(
#70
0(
#75
0&
1'
1(
#80
0(
