Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Sep 24 02:23:46 2019
| Host         : DESKTOP-B175D9L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/Clock_Divider_0/U0/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.194      -14.065                      4                 2276        0.084        0.000                      0                 2276        4.020        0.000                       0                  1032  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.194      -14.065                      4                 2256        0.084        0.000                      0                 2256        4.020        0.000                       0                  1032  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.081        0.000                      0                   20        1.183        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            4  Failing Endpoints,  Worst Slack       -6.194ns,  Total Violation      -14.065ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.194ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.099ns  (logic 9.322ns (57.903%)  route 6.777ns (42.097%))
  Logic Levels:           32  (CARRY4=20 LUT3=7 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.644     2.938    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=35, routed)          1.063     4.457    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.183     4.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.888 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.882     5.770    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.426 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.811 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.661     7.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.845 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.845    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.378 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.652 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.677     9.329    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.332     9.661 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.194 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.194    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.468 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.787    11.255    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.332    11.587 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.587    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.137 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.137    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.251    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.408 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.708    13.116    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X34Y84         LUT3 (Prop_lut3_I0_O)        0.329    13.445 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    13.445    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_22_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.978 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.978    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.135 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.665    14.800    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.332    15.132 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    15.132    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.682 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.682    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.796    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.953 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.661    16.614    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[1]
    SLICE_X32Y84         LUT3 (Prop_lut3_I0_O)        0.329    16.943 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_5/O
                         net (fo=1, routed)           0.000    16.943    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_5_n_0
    SLICE_X32Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.476 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry/CO[3]
                         net (fo=1, routed)           0.000    17.476    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry_n_0
    SLICE_X32Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.593 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__0/CO[3]
                         net (fo=1, routed)           0.000    17.593    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__0_n_0
    SLICE_X32Y86         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.847 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___211_carry__1/CO[0]
                         net (fo=1, routed)           0.329    18.175    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[0]
    SLICE_X34Y87         LUT6 (Prop_lut6_I0_O)        0.367    18.542 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_4/O
                         net (fo=1, routed)           0.162    18.704    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_4_n_0
    SLICE_X34Y87         LUT6 (Prop_lut6_I5_O)        0.124    18.828 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_2/O
                         net (fo=1, routed)           0.000    18.828    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[0]_i_2_n_0
    SLICE_X34Y87         MUXF7 (Prop_muxf7_I0_O)      0.209    19.037 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    19.037    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[0]
    SLICE_X34Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.476    12.655    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X34Y87         FDCE (Setup_fdce_C_D)        0.113    12.843    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -19.037    
  -------------------------------------------------------------------
                         slack                                 -6.194    

Slack (VIOLATED) :        -4.255ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.193ns  (logic 8.051ns (56.727%)  route 6.142ns (43.273%))
  Logic Levels:           28  (CARRY4=17 LUT3=6 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.644     2.938    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=35, routed)          1.063     4.457    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.183     4.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.888 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.882     5.770    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.426 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.811 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.661     7.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.845 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.845    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.378 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.652 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.677     9.329    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.332     9.661 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.194 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.194    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.468 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.787    11.255    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.332    11.587 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.587    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.137 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.137    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.251    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.408 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.708    13.116    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X34Y84         LUT3 (Prop_lut3_I0_O)        0.329    13.445 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    13.445    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_22_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.978 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.978    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.135 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.665    14.800    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X33Y84         LUT3 (Prop_lut3_I0_O)        0.332    15.132 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14/O
                         net (fo=1, routed)           0.000    15.132    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_14_n_0
    SLICE_X33Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.682 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.682    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_2_n_0
    SLICE_X33Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.796    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry__0_i_1_n_0
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.953 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_1/CO[1]
                         net (fo=12, routed)          0.354    16.307    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[1]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.329    16.636 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_4/O
                         net (fo=1, routed)           0.162    16.798    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_4_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.124    16.922 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_2/O
                         net (fo=1, routed)           0.000    16.922    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[1]_i_2_n_0
    SLICE_X32Y87         MUXF7 (Prop_muxf7_I0_O)      0.209    17.131 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.131    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[1]
    SLICE_X32Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism              0.263    12.917    
                         clock uncertainty           -0.154    12.763    
    SLICE_X32Y87         FDCE (Setup_fdce_C_D)        0.113    12.876    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                         -17.131    
  -------------------------------------------------------------------
                         slack                                 -4.255    

Slack (VIOLATED) :        -2.688ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 6.904ns (55.046%)  route 5.638ns (44.954%))
  Logic Levels:           24  (CARRY4=14 LUT3=5 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.644     2.938    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=35, routed)          1.063     4.457    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.183     4.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.888 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.882     5.770    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.426 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.811 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.661     7.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.845 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.845    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.378 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.652 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.677     9.329    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.332     9.661 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.194 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.194    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.468 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.787    11.255    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.332    11.587 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.587    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.137 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.137    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.251    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.408 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.708    13.116    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X34Y84         LUT3 (Prop_lut3_I0_O)        0.329    13.445 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_22/O
                         net (fo=1, routed)           0.000    13.445    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_22_n_0
    SLICE_X34Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.978 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.978    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_8_n_0
    SLICE_X34Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.135 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_7/CO[1]
                         net (fo=12, routed)          0.526    14.661    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[2]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.332    14.993 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_4/O
                         net (fo=1, routed)           0.151    15.144    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_4_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.124    15.268 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_2/O
                         net (fo=1, routed)           0.000    15.268    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[2]_i_2_n_0
    SLICE_X37Y86         MUXF7 (Prop_muxf7_I0_O)      0.212    15.480 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    15.480    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[2]
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X37Y86         FDCE (Setup_fdce_C_D)        0.064    12.792    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 -2.688    

Slack (VIOLATED) :        -0.928ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.829ns  (logic 5.879ns (54.291%)  route 4.950ns (45.709%))
  Logic Levels:           21  (CARRY4=12 LUT3=4 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.644     2.938    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=35, routed)          1.063     4.457    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.183     4.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.888 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.882     5.770    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.426 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.811 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.661     7.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.845 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.845    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.378 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.652 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.677     9.329    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.332     9.661 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.194 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.194    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.468 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.787    11.255    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X35Y81         LUT3 (Prop_lut3_I0_O)        0.332    11.587 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37/O
                         net (fo=1, routed)           0.000    11.587    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_37_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.137 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.137    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_19_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.251 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    12.251    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_16_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    12.408 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_15/CO[1]
                         net (fo=12, routed)          0.534    12.943    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[3]
    SLICE_X38Y83         LUT4 (Prop_lut4_I0_O)        0.329    13.272 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_5/O
                         net (fo=1, routed)           0.162    13.434    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_5_n_0
    SLICE_X38Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.558 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_2/O
                         net (fo=1, routed)           0.000    13.558    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[3]_i_2_n_0
    SLICE_X38Y83         MUXF7 (Prop_muxf7_I0_O)      0.209    13.767 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.767    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[3]
    SLICE_X38Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X38Y83         FDCE (Setup_fdce_C_D)        0.113    12.839    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -13.767    
  -------------------------------------------------------------------
                         slack                                 -0.928    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.478ns  (logic 4.729ns (49.894%)  route 4.749ns (50.106%))
  Logic Levels:           17  (CARRY4=9 LUT3=3 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.644     2.938    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=35, routed)          1.063     4.457    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.183     4.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.888 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.882     5.770    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.426 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.811 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.661     7.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.845 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.845    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.378 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.652 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.677     9.329    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X36Y80         LUT3 (Prop_lut3_I0_O)        0.332     9.661 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_45_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.194 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.194    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_30_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    10.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_27_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.468 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_5/CO[1]
                         net (fo=12, routed)          0.988    11.456    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[4]
    SLICE_X37Y87         LUT6 (Prop_lut6_I0_O)        0.332    11.788 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_4/O
                         net (fo=1, routed)           0.295    12.083    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_4_n_0
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.207 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_2/O
                         net (fo=1, routed)           0.000    12.207    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[4]_i_2_n_0
    SLICE_X38Y87         MUXF7 (Prop_muxf7_I0_O)      0.209    12.416 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.416    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[4]
    SLICE_X38Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X38Y87         FDCE (Setup_fdce_C_D)        0.113    12.842    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 3.593ns (47.206%)  route 4.018ns (52.794%))
  Logic Levels:           13  (CARRY4=6 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.644     2.938    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y83         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.456     3.394 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[1]/Q
                         net (fo=35, routed)          1.063     4.457    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][1]
    SLICE_X32Y81         LUT6 (Prop_lut6_I4_O)        0.124     4.581 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9/O
                         net (fo=5, routed)           0.183     4.764    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_9_n_0
    SLICE_X32Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.888 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1/O
                         net (fo=13, routed)          0.882     5.770    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_1_n_0
    SLICE_X33Y81         LUT3 (Prop_lut3_I0_O)        0.124     5.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8/O
                         net (fo=1, routed)           0.000     5.894    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___7_carry_i_8_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.426 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry/CO[3]
                         net (fo=1, routed)           0.000     6.426    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.540 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.540    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__0_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.811 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__4/i___7_carry__1/CO[0]
                         net (fo=12, routed)          0.661     7.472    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[6]
    SLICE_X34Y80         LUT3 (Prop_lut3_I0_O)        0.373     7.845 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48/O
                         net (fo=1, routed)           0.000     7.845    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_48_n_0
    SLICE_X34Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.378 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.378    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___211_carry_i_38_n_0
    SLICE_X34Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.495 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.495    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_6_n_0
    SLICE_X34Y82         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.652 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_5/CO[1]
                         net (fo=12, routed)          0.687     9.339    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/data3[5]
    SLICE_X35Y84         LUT6 (Prop_lut6_I0_O)        0.332     9.671 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_4/O
                         net (fo=1, routed)           0.542    10.213    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_4_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.337 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_2/O
                         net (fo=1, routed)           0.000    10.337    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[5]_i_2_n_0
    SLICE_X35Y85         MUXF7 (Prop_muxf7_I0_O)      0.212    10.549 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.549    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[5]
    SLICE_X35Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X35Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X35Y85         FDCE (Setup_fdce_C_D)        0.064    12.793    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -10.549    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.418ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 2.535ns (34.075%)  route 4.904ns (65.925%))
  Logic Levels:           8  (CARRY4=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.641     2.935    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          2.433     5.886    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.010 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.642     6.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_3_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.775 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_7_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.319 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.679     7.998    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0_n_5
    SLICE_X36Y84         LUT4 (Prop_lut4_I1_O)        0.301     8.299 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     8.299    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.554 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry/O[3]
                         net (fo=1, routed)           0.560     9.114    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry_n_4
    SLICE_X35Y84         LUT6 (Prop_lut6_I1_O)        0.307     9.421 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_4/O
                         net (fo=1, routed)           0.591    10.012    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_4_n_0
    SLICE_X35Y85         LUT5 (Prop_lut5_I4_O)        0.124    10.136 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_2/O
                         net (fo=1, routed)           0.000    10.136    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[6]_i_2_n_0
    SLICE_X35Y85         MUXF7 (Prop_muxf7_I0_O)      0.238    10.374 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    10.374    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[6]
    SLICE_X35Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X35Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X35Y85         FDCE (Setup_fdce_C_D)        0.064    12.793    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  2.418    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 2.625ns (36.356%)  route 4.595ns (63.644%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.641     2.935    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[2]/Q
                         net (fo=32, routed)          2.433     5.886    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31][2]
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.010 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_3/O
                         net (fo=2, routed)           0.642     6.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_3_n_0
    SLICE_X38Y85         LUT6 (Prop_lut6_I0_O)        0.124     6.775 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     6.775    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___0_carry__0_i_7_n_0
    SLICE_X38Y85         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     7.319 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0/O[2]
                         net (fo=3, routed)           0.679     7.998    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___0_carry__0_n_5
    SLICE_X36Y84         LUT4 (Prop_lut4_I1_O)        0.301     8.299 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_2/O
                         net (fo=1, routed)           0.000     8.299    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/i___35_carry_i_2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.675 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry/CO[3]
                         net (fo=1, routed)           0.000     8.675    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry_n_0
    SLICE_X36Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.894 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry__0/O[0]
                         net (fo=1, routed)           0.298     9.192    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result0_inferred__0/i___35_carry__0_n_7
    SLICE_X37Y86         LUT4 (Prop_lut4_I3_O)        0.295     9.487 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_5/O
                         net (fo=1, routed)           0.544    10.031    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_5_n_0
    SLICE_X37Y88         LUT4 (Prop_lut4_I2_O)        0.124    10.155 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result[7]_i_2/O
                         net (fo=1, routed)           0.000    10.155    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_0[7]
    SLICE_X37Y88         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.476    12.655    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y88         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X37Y88         FDCE (Setup_fdce_C_D)        0.029    12.759    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.759    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.604    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.197ns (32.181%)  route 4.630ns (67.819%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.892     3.186    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X29Y100        FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDSE (Prop_fdse_C_Q)         0.456     3.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=23, routed)          1.697     5.339    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[0]
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.146     5.485 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           1.281     6.766    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X33Y97         LUT5 (Prop_lut5_I2_O)        0.354     7.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=13, routed)          0.959     8.079    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X30Y97         LUT4 (Prop_lut4_I3_O)        0.326     8.405 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     8.405    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.013 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.693     9.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.307    10.013 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.013    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.526    12.705    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X31Y97         FDRE (Setup_fdre_C_D)        0.031    12.711    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  2.697    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 0.642ns (10.278%)  route 5.604ns (89.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         3.612     9.384    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0_n_0
    SLICE_X32Y81         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.469    12.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y81         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                         clock pessimism              0.129    12.777    
                         clock uncertainty           -0.154    12.623    
    SLICE_X32Y81         FDRE (Setup_fdre_C_R)       -0.524    12.099    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.099    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  2.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.119     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.703%)  route 0.176ns (54.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X30Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.148     1.143 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.176     1.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.232    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.508%)  route 0.119ns (44.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.119     1.158    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X32Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.055    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.639     0.975    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/Q
                         net (fo=4, routed)           0.191     1.307    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]
    SLICE_X37Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.352 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_2_n_0
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.907%)  route 0.158ns (49.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.573     0.909    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.158     1.231    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.554     0.890    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y86         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=1, routed)           0.054     1.085    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata_reg[31]_0[4]
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.130 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.130    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X34Y86         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y86         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121     1.024    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.090    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X32Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.135 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.135    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1__0_n_0
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.284     0.908    
    SLICE_X32Y98         FDRE (Hold_fdre_C_D)         0.121     1.029    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.556     0.892    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg1_reg[26]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[26]
    SLICE_X38Y96         LUT5 (Prop_lut5_I0_O)        0.045     1.134 r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/reg_data_out[26]
    SLICE_X38Y96         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.824     1.190    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y96         FDRE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism             -0.285     0.905    
    SLICE_X38Y96         FDRE (Hold_fdre_C_D)         0.120     1.025    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.645%)  route 0.190ns (57.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.190     1.326    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.885     1.251    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[5]
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y91         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y91         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y36     design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/multiplier_0/p_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y87    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y91    design_1_i/my_multiplier_0/U0/my_multiplier_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y104   design_1_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.092ns  (logic 0.642ns (12.608%)  route 4.450ns (87.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.458     8.230    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X34Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.476    12.655    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X34Y87         FDCE (Recov_fdce_C_CLR)     -0.319    12.311    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[0]
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 0.642ns (13.569%)  route 4.089ns (86.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.097     7.869    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y88         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.476    12.655    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y88         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X37Y88         FDCE (Recov_fdce_C_CLR)     -0.405    12.225    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[7]
  -------------------------------------------------------------------
                         required time                         12.225    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.642ns (13.723%)  route 4.036ns (86.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.044     7.816    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X35Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X35Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X35Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[5]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.642ns (13.723%)  route 4.036ns (86.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.044     7.816    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X35Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X35Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X35Y85         FDCE (Recov_fdce_C_CLR)     -0.405    12.224    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[6]
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.642ns (13.539%)  route 4.100ns (86.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.108     7.880    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X38Y83         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.472    12.651    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y83         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X38Y83         FDCE (Recov_fdce_C_CLR)     -0.319    12.307    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[3]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.642ns (13.723%)  route 4.036ns (86.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.044     7.816    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X34Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[1]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.310    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.642ns (13.723%)  route 4.036ns (86.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.044     7.816    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X34Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[5]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.310    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 0.642ns (13.723%)  route 4.036ns (86.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.044     7.816    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X34Y85         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X34Y85         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[6]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.319    12.310    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 0.642ns (13.761%)  route 4.023ns (86.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         2.031     7.803    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X32Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.475    12.654    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X32Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]/C
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y87         FDCE (Recov_fdce_C_CLR)     -0.319    12.310    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[1]
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.450ns  (logic 0.642ns (14.427%)  route 3.808ns (85.573%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.844     3.138    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.992     5.648    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.124     5.772 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         1.816     7.588    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y86         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        1.474    12.653    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]/C
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X37Y86         FDCE (Recov_fdce_C_CLR)     -0.405    12.223    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[2]
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                          -7.588    
  -------------------------------------------------------------------
                         slack                                  4.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.183ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.209ns (16.506%)  route 1.057ns (83.494%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.175     2.242    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X40Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X40Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X40Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.209ns (15.147%)  route 1.171ns (84.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.288     2.356    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X41Y90         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X41Y90         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.209ns (15.147%)  route 1.171ns (84.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.288     2.356    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X41Y90         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X41Y90         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_sel_valid_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/Carryout_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.380ns  (logic 0.209ns (15.147%)  route 1.171ns (84.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.288     2.356    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X41Y90         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/Carryout_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.823     1.189    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X41Y90         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/Carryout_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X41Y90         FDCE (Remov_fdce_C_CLR)     -0.092     1.062    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/Carryout_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.209ns (11.398%)  route 1.625ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.742     2.810    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X36Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.209ns (11.398%)  route 1.625ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.742     2.810    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.209ns (11.398%)  route 1.625ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.742     2.810    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.751ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.209ns (11.398%)  route 1.625ns (88.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.742     2.810    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X37Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X37Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X37Y87         FDCE (Remov_fdce_C_CLR)     -0.092     1.059    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  1.751    

Slack (MET) :             1.787ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.209ns (11.029%)  route 1.686ns (88.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.804     2.871    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X38Y87         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.820     1.186    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X38Y87         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X38Y87         FDCE (Remov_fdce_C_CLR)     -0.067     1.084    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.084    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.799ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.209ns (10.965%)  route 1.697ns (89.035%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.640     0.976    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y103        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.882     2.022    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aresetn
    SLICE_X41Y93         LUT1 (Prop_lut1_I0_O)        0.045     2.067 f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/axi_awready_i_1/O
                         net (fo=158, routed)         0.815     2.882    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/SR[0]
    SLICE_X36Y86         FDCE                                         f  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1032, routed)        0.819     1.185    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/s00_axi_aclk
    SLICE_X36Y86         FDCE                                         r  design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X36Y86         FDCE (Remov_fdce_C_CLR)     -0.067     1.083    design_1_i/arithmetic_operations_0/U0/arithmetic_operations_v1_0_S00_AXI_inst/ALU_0/ALU_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           2.882    
  -------------------------------------------------------------------
                         slack                                  1.799    





