design_unit "adder" [836]
  location: adder_file.vhd:1:1
  design_unit_source_pos:  0
  design_unit_source_line:  0
  design_unit_source_col:  0
  identifier: "adder" [1046]
  date:  4
  elab_flag: false
  configuration_mark_flag: false
  configuration_done_flag: false
  date_state: extern
  design_file: design_file [834]
  context_items: 
    library_clause "ieee" [838]
      location: adder_file.vhd:1:9
      identifier: "ieee" [780]
      has_identifier_list: false
      parent: *null*
      library_declaration: *null*
      chain: [839]
    use_clause [839]
      location: adder_file.vhd:2:1
      parent: *null*
      selected_name: selected_by_all_name [842]
        location: adder_file.vhd:2:25
        is_forward_ref: false
        expr_staticness: ???
        prefix: selected_name "std_logic_1164" [841]
          location: adder_file.vhd:2:10
          identifier: "std_logic_1164" [781]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          prefix: simple_name "ieee" [840]
            location: adder_file.vhd:2:5
            identifier: "ieee" [780]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          type: *null*
          named_entity: *null*
          base_name: *null*
        type: *null*
        named_entity: *null*
        base_name: *null*
      chain: [0]
      use_clause_chain: *null*
  chain: [874]
  library_unit: entity_declaration "adder" [844]
    location: adder_file.vhd:3:8
    identifier: "adder" [1046]
    has_begin: false
    visible_flag: false
    is_within_flag: false
    end_has_reserved_id: false
    end_has_identifier: true
    parent: design_unit "adder" [836]
    generic_chain: 
    port_chain: 
      interface_signal_declaration "i0" [843]
        location: adder_file.vhd:7:5
        identifier: "i0" [1048]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: in
        has_active_flag: false
        has_identifier_list: true
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [846]
        subtype_indication: simple_name "bit" [847]
          location: adder_file.vhd:7:17
          identifier: "bit" [469]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "i1" [846]
        location: adder_file.vhd:7:9
        identifier: "i1" [1049]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: true
        mode: in
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [848]
        subtype_indication: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "ci" [848]
        location: adder_file.vhd:8:5
        identifier: "ci" [1050]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: in
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [850]
        subtype_indication: simple_name "bit" [849]
          location: adder_file.vhd:8:13
          identifier: "bit" [469]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "s" [850]
        location: adder_file.vhd:9:5
        identifier: "s" [752]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: out
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [852]
        subtype_indication: simple_name "bit" [851]
          location: adder_file.vhd:9:13
          identifier: "bit" [469]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "co" [852]
        location: adder_file.vhd:10:5
        identifier: "co" [1051]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: out
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [854]
        subtype_indication: simple_name "bit" [853]
          location: adder_file.vhd:10:14
          identifier: "bit" [469]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "test" [854]
        location: adder_file.vhd:11:5
        identifier: "test" [1052]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: inout
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [856]
        subtype_indication: simple_name "bit" [855]
          location: adder_file.vhd:11:17
          identifier: "bit" [469]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "t1" [856]
        location: adder_file.vhd:15:5
        identifier: "t1" [1053]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: in
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [858]
        subtype_indication: simple_name "std_logic" [857]
          location: adder_file.vhd:15:12
          identifier: "std_logic" [794]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "t2" [858]
        location: adder_file.vhd:16:5
        identifier: "t2" [1054]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: out
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [865]
        subtype_indication: array_subtype_definition [860]
          location: adder_file.vhd:16:29
          resolved_flag: false
          signal_type_flag: false
          has_signal_flag: false
          index_constraint_flag: true
          has_array_constraint_flag: true
          has_element_constraint_flag: false
          type_staticness: ???
          constraint_state: unconstrained
          subtype_type_mark: simple_name "std_logic_vector" [859]
            location: adder_file.vhd:16:13
            identifier: "std_logic_vector" [795]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          resolution_indication: *null*
          index_constraint_list: 
            range_expression [863]
              location: adder_file.vhd:16:30
              direction: downto
              expr_staticness: ???
              left_limit_expr: integer_literal [862]
                location: adder_file.vhd:16:30
                literal_length:  1
                value:  5
                expr_staticness: ???
                literal_origin: *null*
                type: *null*
              right_limit_expr: integer_literal [864]
                location: adder_file.vhd:16:39
                literal_length:  1
                value:  0
                expr_staticness: ???
                literal_origin: *null*
                type: *null*
              range_origin: *null*
              type: *null*
              left_limit: *null*
              right_limit: *null*
          index_subtype_list: null-flist
          array_element_constraint: *null*
          tolerance: *null*
          element_subtype: *null*
          type_declarator: *null*
          parent_type: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "t3" [865]
        location: adder_file.vhd:19:5
        identifier: "t3" [1055]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: in
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [872]
        subtype_indication: subtype_definition [868]
          location: adder_file.vhd:19:13
          is_ref: false
          range_constraint: range_expression [870]
            location: adder_file.vhd:19:27
            direction: to
            expr_staticness: ???
            left_limit_expr: integer_literal [867]
              location: adder_file.vhd:19:27
              literal_length:  1
              value:  0
              expr_staticness: ???
              literal_origin: *null*
              type: *null*
            right_limit_expr: integer_literal [871]
              location: adder_file.vhd:19:32
              literal_length:  1
              value:  4
              expr_staticness: ???
              literal_origin: *null*
              type: *null*
            range_origin: *null*
            type: *null*
            left_limit: *null*
            right_limit: *null*
          subtype_type_mark: simple_name "integer" [866]
            location: adder_file.vhd:19:13
            identifier: "integer" [627]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          type_declarator: *null*
          parent_type: *null*
          resolution_indication: *null*
          tolerance: *null*
        default_value: *null*
        type: *null*
      interface_signal_declaration "t4" [872]
        location: adder_file.vhd:20:5
        identifier: "t4" [1056]
        has_disconnect_flag: false
        has_mode: true
        has_class: false
        is_ref: false
        mode: out
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        open_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: entity_declaration "adder" [844]
        chain: [0]
        subtype_indication: simple_name "integer" [873]
          location: adder_file.vhd:20:13
          identifier: "integer" [627]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
    declaration_chain: 
    concurrent_statement_chain: 
    attribute_value_chain: *null*
    bound_vunit_chain: 
  hash_chain: *null*
  dependence_list: null-list
  analysis_checks_list: null-list
design_unit "rtl" [874]
  location: adder_file.vhd:25:1
  design_unit_source_pos:  0
  design_unit_source_line:  0
  design_unit_source_col:  0
  identifier: "rtl" [1047]
  date:  4
  elab_flag: false
  configuration_mark_flag: false
  configuration_done_flag: false
  date_state: extern
  design_file: design_file [834]
  context_items: 
  chain: [0]
  library_unit: architecture_body "rtl" [876]
    location: adder_file.vhd:25:14
    identifier: "rtl" [1047]
    foreign_flag: false
    visible_flag: false
    is_within_flag: false
    end_has_reserved_id: false
    end_has_identifier: true
    parent: design_unit "rtl" [874]
    entity_name: simple_name "adder" [878]
      location: adder_file.vhd:25:21
      identifier: "adder" [1046]
      is_forward_ref: false
      expr_staticness: ???
      name_staticness: ???
      type: *null*
      named_entity: *null*
      base_name: *null*
    declaration_chain: 
      constant_declaration "c_leftbound" [880]
        location: adder_file.vhd:26:12
        identifier: "c_leftbound" [1057]
        deferred_declaration_flag: false
        is_ref: false
        has_identifier_list: false
        visible_flag: false
        use_flag: false
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [883]
        subtype_indication: simple_name "integer" [879]
          location: adder_file.vhd:26:25
          identifier: "integer" [627]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: integer_literal [882]
          location: adder_file.vhd:26:35
          literal_length:  2
          value:  10
          expr_staticness: ???
          literal_origin: *null*
          type: *null*
        type: *null*
        deferred_declaration: *null*
      signal_declaration "sig1_int" [883]
        location: adder_file.vhd:28:10
        identifier: "sig1_int" [1058]
        has_disconnect_flag: false
        is_ref: false
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [885]
        subtype_indication: simple_name "integer" [884]
          location: adder_file.vhd:28:21
          identifier: "integer" [627]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      signal_declaration "sig2_int" [885]
        location: adder_file.vhd:29:10
        identifier: "sig2_int" [1059]
        has_disconnect_flag: false
        is_ref: false
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [892]
        subtype_indication: subtype_definition [888]
          location: adder_file.vhd:29:21
          is_ref: false
          range_constraint: range_expression [890]
            location: adder_file.vhd:29:35
            direction: to
            expr_staticness: ???
            left_limit_expr: integer_literal [887]
              location: adder_file.vhd:29:35
              literal_length:  1
              value:  4
              expr_staticness: ???
              literal_origin: *null*
              type: *null*
            right_limit_expr: integer_literal [891]
              location: adder_file.vhd:29:40
              literal_length:  1
              value:  5
              expr_staticness: ???
              literal_origin: *null*
              type: *null*
            range_origin: *null*
            type: *null*
            left_limit: *null*
            right_limit: *null*
          subtype_type_mark: simple_name "integer" [886]
            location: adder_file.vhd:29:21
            identifier: "integer" [627]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          type_declarator: *null*
          parent_type: *null*
          resolution_indication: *null*
          tolerance: *null*
        default_value: *null*
        type: *null*
      signal_declaration "sig3_std_logic" [892]
        location: adder_file.vhd:31:10
        identifier: "sig3_std_logic" [1060]
        has_disconnect_flag: false
        is_ref: false
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [894]
        subtype_indication: simple_name "std_logic" [893]
          location: adder_file.vhd:31:27
          identifier: "std_logic" [794]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        default_value: *null*
        type: *null*
      signal_declaration "sig4_std_logic_vector" [894]
        location: adder_file.vhd:32:10
        identifier: "sig4_std_logic_vector" [1061]
        has_disconnect_flag: false
        is_ref: false
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [901]
        subtype_indication: array_subtype_definition [896]
          location: adder_file.vhd:32:49
          resolved_flag: false
          signal_type_flag: false
          has_signal_flag: false
          index_constraint_flag: true
          has_array_constraint_flag: true
          has_element_constraint_flag: false
          type_staticness: ???
          constraint_state: unconstrained
          subtype_type_mark: simple_name "std_logic_vector" [895]
            location: adder_file.vhd:32:33
            identifier: "std_logic_vector" [795]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          resolution_indication: *null*
          index_constraint_list: 
            range_expression [899]
              location: adder_file.vhd:32:50
              direction: downto
              expr_staticness: ???
              left_limit_expr: integer_literal [898]
                location: adder_file.vhd:32:50
                literal_length:  1
                value:  4
                expr_staticness: ???
                literal_origin: *null*
                type: *null*
              right_limit_expr: integer_literal [900]
                location: adder_file.vhd:32:59
                literal_length:  1
                value:  0
                expr_staticness: ???
                literal_origin: *null*
                type: *null*
              range_origin: *null*
              type: *null*
              left_limit: *null*
              right_limit: *null*
          index_subtype_list: null-flist
          array_element_constraint: *null*
          tolerance: *null*
          element_subtype: *null*
          type_declarator: *null*
          parent_type: *null*
        default_value: *null*
        type: *null*
      signal_declaration "sig5" [901]
        location: adder_file.vhd:33:10
        identifier: "sig5" [1062]
        has_disconnect_flag: false
        is_ref: false
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [908]
        subtype_indication: array_subtype_definition [904]
          location: adder_file.vhd:33:33
          resolved_flag: false
          signal_type_flag: false
          has_signal_flag: false
          index_constraint_flag: true
          has_array_constraint_flag: true
          has_element_constraint_flag: false
          type_staticness: ???
          constraint_state: unconstrained
          subtype_type_mark: simple_name "std_logic_vector" [902]
            location: adder_file.vhd:33:17
            identifier: "std_logic_vector" [795]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          resolution_indication: *null*
          index_constraint_list: 
            range_expression [906]
              location: adder_file.vhd:33:34
              direction: downto
              expr_staticness: ???
              left_limit_expr: simple_name "c_leftbound" [903]
                location: adder_file.vhd:33:34
                identifier: "c_leftbound" [1057]
                is_forward_ref: false
                expr_staticness: ???
                name_staticness: ???
                type: *null*
                named_entity: *null*
                base_name: *null*
              right_limit_expr: integer_literal [907]
                location: adder_file.vhd:33:53
                literal_length:  1
                value:  0
                expr_staticness: ???
                literal_origin: *null*
                type: *null*
              range_origin: *null*
              type: *null*
              left_limit: *null*
              right_limit: *null*
          index_subtype_list: null-flist
          array_element_constraint: *null*
          tolerance: *null*
          element_subtype: *null*
          type_declarator: *null*
          parent_type: *null*
        default_value: *null*
        type: *null*
      signal_declaration "sig6" [908]
        location: adder_file.vhd:34:10
        identifier: "sig6" [1063]
        has_disconnect_flag: false
        is_ref: false
        has_active_flag: false
        has_identifier_list: false
        visible_flag: false
        after_drivers_flag: false
        use_flag: false
        guarded_signal_flag: false
        signal_kind: bus
        expr_staticness: ???
        name_staticness: ???
        parent: architecture_body "rtl" [876]
        chain: [0]
        subtype_indication: array_subtype_definition [910]
          location: adder_file.vhd:34:32
          resolved_flag: false
          signal_type_flag: false
          has_signal_flag: false
          index_constraint_flag: true
          has_array_constraint_flag: true
          has_element_constraint_flag: false
          type_staticness: ???
          constraint_state: unconstrained
          subtype_type_mark: simple_name "std_logic_vector" [909]
            location: adder_file.vhd:34:16
            identifier: "std_logic_vector" [795]
            is_forward_ref: false
            expr_staticness: ???
            name_staticness: ???
            type: *null*
            named_entity: *null*
            base_name: *null*
          resolution_indication: *null*
          index_constraint_list: 
            range_expression [913]
              location: adder_file.vhd:34:33
              direction: downto
              expr_staticness: ???
              left_limit_expr: integer_literal [912]
                location: adder_file.vhd:34:33
                literal_length:  2
                value:  30
                expr_staticness: ???
                literal_origin: *null*
                type: *null*
              right_limit_expr: attribute_name "right" [915]
                location: adder_file.vhd:34:48
                identifier: "right" [572]
                is_forward_ref: false
                expr_staticness: ???
                name_staticness: ???
                prefix: simple_name "sig5" [914]
                  location: adder_file.vhd:34:43
                  identifier: "sig5" [1062]
                  is_forward_ref: false
                  expr_staticness: ???
                  name_staticness: ???
                  type: *null*
                  named_entity: *null*
                  base_name: *null*
                type: *null*
                attribute_signature: *null*
                named_entity: *null*
                base_name: *null*
              range_origin: *null*
              type: *null*
              left_limit: *null*
              right_limit: *null*
          index_subtype_list: null-flist
          array_element_constraint: *null*
          tolerance: *null*
          element_subtype: *null*
          type_declarator: *null*
          parent_type: *null*
        default_value: *null*
        type: *null*
    concurrent_statement_chain: 
      concurrent_simple_signal_assignment <anonymous> [918]
        location: adder_file.vhd:38:4
        label: <anonymous> [0]
        delay_mechanism: inertial
        is_ref: false
        has_delay_mechanism: false
        postponed_flag: false
        visible_flag: false
        guarded_target_state: unknown
        parent: architecture_body "rtl" [876]
        target: simple_name "s" [916]
          location: adder_file.vhd:38:4
          identifier: "s" [752]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        chain: [926]
        reject_time_expression: *null*
        waveform_chain: 
          waveform_element [917]
            location: adder_file.vhd:38:9
            we_value: xor_operator [923]
              location: adder_file.vhd:38:19
              expr_staticness: ???
              type: *null*
              left: xor_operator [921]
                location: adder_file.vhd:38:12
                expr_staticness: ???
                type: *null*
                left: simple_name "i0" [920]
                  location: adder_file.vhd:38:9
                  identifier: "i0" [1048]
                  is_forward_ref: false
                  expr_staticness: ???
                  name_staticness: ???
                  type: *null*
                  named_entity: *null*
                  base_name: *null*
                implementation: *null*
                right: simple_name "i1" [922]
                  location: adder_file.vhd:38:16
                  identifier: "i1" [1049]
                  is_forward_ref: false
                  expr_staticness: ???
                  name_staticness: ???
                  type: *null*
                  named_entity: *null*
                  base_name: *null*
              implementation: *null*
              right: simple_name "ci" [924]
                location: adder_file.vhd:38:23
                identifier: "ci" [1050]
                is_forward_ref: false
                expr_staticness: ???
                name_staticness: ???
                type: *null*
                named_entity: *null*
                base_name: *null*
            time: *null*
            chain: [0]
        guard: *null*
      concurrent_simple_signal_assignment <anonymous> [926]
        location: adder_file.vhd:40:4
        label: <anonymous> [0]
        delay_mechanism: inertial
        is_ref: false
        has_delay_mechanism: false
        postponed_flag: false
        visible_flag: false
        guarded_target_state: unknown
        parent: architecture_body "rtl" [876]
        target: simple_name "co" [925]
          location: adder_file.vhd:40:4
          identifier: "co" [1051]
          is_forward_ref: false
          expr_staticness: ???
          name_staticness: ???
          type: *null*
          named_entity: *null*
          base_name: *null*
        chain: [0]
        reject_time_expression: *null*
        waveform_chain: 
          waveform_element [928]
            location: adder_file.vhd:40:10
            we_value: or_operator [936]
              location: adder_file.vhd:40:37
              expr_staticness: ???
              type: *null*
              left: or_operator [932]
                location: adder_file.vhd:40:22
                expr_staticness: ???
                type: *null*
                left: and_operator [930]
                  location: adder_file.vhd:40:14
                  expr_staticness: ???
                  type: *null*
                  left: simple_name "i0" [929]
                    location: adder_file.vhd:40:11
                    identifier: "i0" [1048]
                    is_forward_ref: false
                    expr_staticness: ???
                    name_staticness: ???
                    type: *null*
                    named_entity: *null*
                    base_name: *null*
                  implementation: *null*
                  right: simple_name "i1" [931]
                    location: adder_file.vhd:40:18
                    identifier: "i1" [1049]
                    is_forward_ref: false
                    expr_staticness: ???
                    name_staticness: ???
                    type: *null*
                    named_entity: *null*
                    base_name: *null*
                implementation: *null*
                right: and_operator [934]
                  location: adder_file.vhd:40:29
                  expr_staticness: ???
                  type: *null*
                  left: simple_name "i0" [933]
                    location: adder_file.vhd:40:26
                    identifier: "i0" [1048]
                    is_forward_ref: false
                    expr_staticness: ???
                    name_staticness: ???
                    type: *null*
                    named_entity: *null*
                    base_name: *null*
                  implementation: *null*
                  right: simple_name "ci" [935]
                    location: adder_file.vhd:40:33
                    identifier: "ci" [1050]
                    is_forward_ref: false
                    expr_staticness: ???
                    name_staticness: ???
                    type: *null*
                    named_entity: *null*
                    base_name: *null*
              implementation: *null*
              right: and_operator [938]
                location: adder_file.vhd:40:44
                expr_staticness: ???
                type: *null*
                left: simple_name "i1" [937]
                  location: adder_file.vhd:40:41
                  identifier: "i1" [1049]
                  is_forward_ref: false
                  expr_staticness: ???
                  name_staticness: ???
                  type: *null*
                  named_entity: *null*
                  base_name: *null*
                implementation: *null*
                right: simple_name "ci" [939]
                  location: adder_file.vhd:40:48
                  identifier: "ci" [1050]
                  is_forward_ref: false
                  expr_staticness: ???
                  name_staticness: ???
                  type: *null*
                  named_entity: *null*
                  base_name: *null*
            time: *null*
            chain: [0]
        guard: *null*
    attribute_value_chain: *null*
    default_configuration_declaration: *null*
    bound_vunit_chain: 
  hash_chain: *null*
  dependence_list: null-list
  analysis_checks_list: null-list
