INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun 20 16:30:38 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Buffer_1/oehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.908ns (32.582%)  route 3.948ns (67.418%))
  Logic Levels:           15  (CARRY4=8 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4245, unset)         0.672     0.672    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 r  Buffer_1/oehb1/data_reg_reg[4]/Q
                         net (fo=6, unplaced)         0.613     1.494    add_16/data_reg_reg[31][4]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.369     1.863 r  add_16/dataOutArray[0]_carry/CO[3]
                         net (fo=1, unplaced)         0.008     1.871    add_16/dataOutArray[0]_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.931 r  add_16/dataOutArray[0]_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     1.931    add_16/dataOutArray[0]_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     1.991 r  add_16/dataOutArray[0]_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     1.991    add_16/dataOutArray[0]_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.051 r  add_16/dataOutArray[0]_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     2.051    add_16/dataOutArray[0]_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.111 r  add_16/dataOutArray[0]_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     2.111    add_16/dataOutArray[0]_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.171 r  add_16/dataOutArray[0]_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     2.171    add_16/dataOutArray[0]_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     2.391 f  add_16/dataOutArray[0]_carry__5/O[1]
                         net (fo=8, unplaced)         0.490     2.881    Buffer_3/oehb1/add_16_dataOutArray_0[25]
                         LUT4 (Prop_lut4_I1_O)        0.170     3.051 r  Buffer_3/oehb1/dataOutArray[0]0_carry__2_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.051    icmp_17/end_out[30]_INST_0_i_2[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.322     3.373 r  icmp_17/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=11, unplaced)        0.564     3.937    phi_n3/tehb1/reg_value_reg_10[0]
                         LUT6 (Prop_lut6_I2_O)        0.053     3.990 r  phi_n3/tehb1/full_reg_i_3__6/O
                         net (fo=13, unplaced)        0.390     4.380    phi_n3/tehb1/full_reg_i_3__6_n_0
                         LUT4 (Prop_lut4_I2_O)        0.053     4.433 f  phi_n3/tehb1/full_reg_i_4__2/O
                         net (fo=2, unplaced)         0.351     4.784    fork_4/generateBlocks[2].regblock/reg_value_reg_1
                         LUT4 (Prop_lut4_I1_O)        0.053     4.837 f  fork_4/generateBlocks[2].regblock/reg_value_i_2__7/O
                         net (fo=2, unplaced)         0.351     5.188    fork_4/generateBlocks[0].regblock/reg_value_reg_4
                         LUT5 (Prop_lut5_I4_O)        0.053     5.241 f  fork_4/generateBlocks[0].regblock/reg_value_i_3__0/O
                         net (fo=7, unplaced)         0.375     5.616    fork_3/generateBlocks[0].regblock/reg_value_reg_5
                         LUT5 (Prop_lut5_I2_O)        0.053     5.669 f  fork_3/generateBlocks[0].regblock/full_reg_i_3__4/O
                         net (fo=13, unplaced)        0.390     6.059    fork_2/generateBlocks[0].regblock/reg_value_reg_3
                         LUT6 (Prop_lut6_I1_O)        0.053     6.112 r  fork_2/generateBlocks[0].regblock/data_reg[31]_i_1__4/O
                         net (fo=32, unplaced)        0.416     6.528    Buffer_1/oehb1/data_reg_reg[0]_1[0]
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4245, unset)         0.638     4.638    Buffer_1/oehb1/clk
                         FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    Buffer_1/oehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -6.528    
  -------------------------------------------------------------------
                         slack                                 -2.224    




report_timing: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2917.051 ; gain = 0.000 ; free physical = 5892 ; free virtual = 10520
