{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542657624365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542657624365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 17:00:24 2018 " "Processing started: Mon Nov 19 17:00:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542657624365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542657624365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Secador -c Secador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542657624365 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542657625909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi-SYN " "Found design unit 1: lpm_shiftreg_spi-SYN" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI " "Found entity 1: lpm_shiftreg_SPI" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_counter_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_counter_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi-SYN " "Found design unit 1: lpm_counter_spi-SYN" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI " "Found entity 1: lpm_counter_SPI" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_sensor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_sensor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1-SYN " "Found design unit 1: lpm_shiftreg_sensor1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1 " "Found entity 1: lpm_shiftreg_SENSOR1" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_sensor1_sincronizador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_sensor1_sincronizador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1_sincronizador_1-SYN " "Found design unit 1: lpm_shiftreg_sensor1_sincronizador_1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1_SINCRONIZADOR_1 " "Found entity 1: lpm_shiftreg_SENSOR1_SINCRONIZADOR_1" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Secador " "Found entity 1: Secador" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_timer_global.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_timer_global.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_timer_global-SYN " "Found design unit 1: lpm_counter_timer_global-SYN" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_TIMER_GLOBAL " "Found entity 1: lpm_counter_TIMER_GLOBAL" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_contador_global_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_contador_global_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_contador_global_ms-SYN " "Found design unit 1: lpm_counter_contador_global_ms-SYN" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_CONTADOR_GLOBAL_MS " "Found entity 1: lpm_counter_CONTADOR_GLOBAL_MS" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_0_to_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_0_to_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_0_to_2-SYN " "Found design unit 1: lpm_counter_spi_0_to_2-SYN" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_0_TO_2 " "Found entity 1: lpm_counter_SPI_0_TO_2" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_shiftreg_spi_transition_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_shiftreg_spi_transition_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_transition_state-SYN " "Found design unit 1: lpm_shiftreg_spi_transition_state-SYN" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_TRANSITION_STATE " "Found entity 1: lpm_shiftreg_SPI_TRANSITION_STATE" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_state_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_state_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_receive-SYN " "Found design unit 1: lpm_counter_spi_state_receive-SYN" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_RECEIVE " "Found entity 1: lpm_counter_SPI_STATE_RECEIVE" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_int_to_fp.vhd 20 10 " "Found 20 design units, including 10 entities, in source file altfp_convert_int_to_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_7rf-RTL " "Found design unit 1: altfp_convert_INT_TO_FP_altbarrel_shift_7rf-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL " "Found design unit 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL " "Found design unit 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL " "Found design unit 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL " "Found design unit 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL " "Found design unit 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL " "Found design unit 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_tsm-RTL " "Found design unit 9: altfp_convert_INT_TO_FP_altfp_convert_tsm-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert_int_to_fp-RTL " "Found design unit 10: altfp_convert_int_to_fp-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_7rf " "Found entity 1: altfp_convert_INT_TO_FP_altbarrel_shift_7rf" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7 " "Found entity 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8 " "Found entity 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7 " "Found entity 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8 " "Found entity 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7 " "Found entity 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8 " "Found entity 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6 " "Found entity 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_tsm " "Found entity 9: altfp_convert_INT_TO_FP_altfp_convert_tsm" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert_INT_TO_FP " "Found entity 10: altfp_convert_INT_TO_FP" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mult_adjusting_data.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mult_adjusting_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL " "Found design unit 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mult_adjusting_data-RTL " "Found design unit 2: altfp_mult_adjusting_data-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1920 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626876 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln " "Found entity 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626876 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mult_ADJUSTING_DATA " "Found entity 2: altfp_mult_ADJUSTING_DATA" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626876 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "altfp_compare_Z.vhd " "Can't analyze file -- file altfp_compare_Z.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542657626892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoderz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoderz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderZ-behavior " "Found design unit 1: decoderZ-behavior" {  } { { "components/decoderZ.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626892 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderZ " "Found entity 1: decoderZ" {  } { { "components/decoderZ.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_mux_decoder_z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_mux_decoder_z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_decoder_z-SYN " "Found design unit 1: lpm_mux_decoder_z-SYN" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626892 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_DECODER_Z " "Found entity 1: lpm_mux_DECODER_Z" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_add_sub_z.vhd 44 22 " "Found 44 design units, including 22 entities, in source file components/altfp_add_sub_z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_add_sub_Z_altbarrel_shift_h0e-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_add_sub_Z_altbarrel_shift_6hb-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub_Z_altpriority_encoder_3e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub_Z_altpriority_encoder_6e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub_Z_altpriority_encoder_be8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub_Z_altpriority_encoder_3v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub_Z_altpriority_encoder_6v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub_Z_altpriority_encoder_bv7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_add_sub_Z_altpriority_encoder_r08-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_add_sub_Z_altpriority_encoder_rf8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_add_sub_Z_altpriority_encoder_qb6-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub_Z_altpriority_encoder_nh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub_Z_altpriority_encoder_qh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub_Z_altpriority_encoder_vh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_add_sub_Z_altpriority_encoder_fj8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub_Z_altpriority_encoder_n28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub_Z_altpriority_encoder_q28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub_Z_altpriority_encoder_v28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_add_sub_Z_altpriority_encoder_f48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_add_sub_Z_altpriority_encoder_e48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_add_sub_Z_altfp_add_sub_j0j-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub_z-RTL " "Found design unit 22: altfp_add_sub_z-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e " "Found entity 1: altfp_add_sub_Z_altbarrel_shift_h0e" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb " "Found entity 2: altfp_add_sub_Z_altbarrel_shift_6hb" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub_Z_altpriority_encoder_3e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub_Z_altpriority_encoder_6e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub_Z_altpriority_encoder_be8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub_Z_altpriority_encoder_3v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub_Z_altpriority_encoder_6v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub_Z_altpriority_encoder_bv7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08 " "Found entity 9: altfp_add_sub_Z_altpriority_encoder_r08" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8 " "Found entity 10: altfp_add_sub_Z_altpriority_encoder_rf8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6 " "Found entity 11: altfp_add_sub_Z_altpriority_encoder_qb6" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub_Z_altpriority_encoder_nh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub_Z_altpriority_encoder_qh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub_Z_altpriority_encoder_vh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8 " "Found entity 15: altfp_add_sub_Z_altpriority_encoder_fj8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub_Z_altpriority_encoder_n28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub_Z_altpriority_encoder_q28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub_Z_altpriority_encoder_v28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48 " "Found entity 19: altfp_add_sub_Z_altpriority_encoder_f48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48 " "Found entity 20: altfp_add_sub_Z_altpriority_encoder_e48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j " "Found entity 21: altfp_add_sub_Z_altfp_add_sub_j0j" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub_Z " "Found entity 22: altfp_add_sub_Z" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657626985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_compare_z_t.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components/altfp_compare_z_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_Z_T_altfp_compare_h3b-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627065 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_z_t-RTL " "Found design unit 2: altfp_compare_z_t-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627065 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b " "Found entity 1: altfp_compare_Z_T_altfp_compare_h3b" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627065 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_Z_T " "Found entity 2: altfp_compare_Z_T" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/roma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/roma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roma-SYN " "Found design unit 1: roma-SYN" {  } { { "components/romA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""} { "Info" "ISGN_ENTITY_NAME" "1 romA " "Found entity 1: romA" {  } { { "components/romA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romb-SYN " "Found design unit 1: romb-SYN" {  } { { "components/romB.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""} { "Info" "ISGN_ENTITY_NAME" "1 romB " "Found entity 1: romB" {  } { { "components/romB.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romang-SYN " "Found design unit 1: romang-SYN" {  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""} { "Info" "ISGN_ENTITY_NAME" "1 romAng " "Found entity 1: romAng" {  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romlin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romlin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romlin-SYN " "Found design unit 1: romlin-SYN" {  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""} { "Info" "ISGN_ENTITY_NAME" "1 romLin " "Found entity 1: romLin" {  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_divfreq11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_divfreq11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_divfreq11-SYN " "Found design unit 1: lpm_counter_divfreq11-SYN" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_DIVFREQ11 " "Found entity 1: lpm_counter_DIVFREQ11" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL0_lpm_constant_219-RTL " "Found design unit 1: INTERVAL0_lpm_constant_219-RTL" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval0-RTL " "Found design unit 2: interval0-RTL" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL0_lpm_constant_219 " "Found entity 1: INTERVAL0_lpm_constant_219" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL0 " "Found entity 2: INTERVAL0" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL1_lpm_constant_719-RTL " "Found design unit 1: INTERVAL1_lpm_constant_719-RTL" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval1-RTL " "Found design unit 2: interval1-RTL" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL1_lpm_constant_719 " "Found entity 1: INTERVAL1_lpm_constant_719" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL1 " "Found entity 2: INTERVAL1" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL2_lpm_constant_h29-RTL " "Found design unit 1: INTERVAL2_lpm_constant_h29-RTL" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval2-RTL " "Found design unit 2: interval2-RTL" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL2_lpm_constant_h29 " "Found entity 1: INTERVAL2_lpm_constant_h29" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL2 " "Found entity 2: INTERVAL2" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL3_lpm_constant_r29-RTL " "Found design unit 1: INTERVAL3_lpm_constant_r29-RTL" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval3-RTL " "Found design unit 2: interval3-RTL" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL3_lpm_constant_r29 " "Found entity 1: INTERVAL3_lpm_constant_r29" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL3 " "Found entity 2: INTERVAL3" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha_times_vref_adjust.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alpha_times_vref_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69-RTL " "Found design unit 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alpha_times_vref_adjust-RTL " "Found design unit 2: alpha_times_vref_adjust-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69 " "Found entity 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALPHA_TIMES_VREF_ADJUST " "Found entity 2: ALPHA_TIMES_VREF_ADJUST" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beta_times_vref_adjust.vhd 4 2 " "Found 4 design units, including 2 entities, in source file beta_times_vref_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_r09-RTL " "Found design unit 1: BETA_TIMES_VREF_ADJUST_lpm_constant_r09-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 beta_times_vref_adjust-RTL " "Found design unit 2: beta_times_vref_adjust-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_r09 " "Found entity 1: BETA_TIMES_VREF_ADJUST_lpm_constant_r09" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""} { "Info" "ISGN_ENTITY_NAME" "2 BETA_TIMES_VREF_ADJUST " "Found entity 2: BETA_TIMES_VREF_ADJUST" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_adder_x.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_adder_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_adder_X_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_adder_X_altbarrel_shift_h0e-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_adder_X_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_adder_X_altbarrel_shift_6hb-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_adder_X_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_adder_X_altpriority_encoder_3e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_adder_X_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_adder_X_altpriority_encoder_6e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_adder_X_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_adder_X_altpriority_encoder_be8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_adder_X_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_adder_X_altpriority_encoder_3v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_adder_X_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_adder_X_altpriority_encoder_6v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_adder_X_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_adder_X_altpriority_encoder_bv7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_adder_X_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_adder_X_altpriority_encoder_r08-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_adder_X_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_adder_X_altpriority_encoder_rf8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_adder_X_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_adder_X_altpriority_encoder_qb6-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_adder_X_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_adder_X_altpriority_encoder_nh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_adder_X_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_adder_X_altpriority_encoder_qh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_adder_X_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_adder_X_altpriority_encoder_vh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_adder_X_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_adder_X_altpriority_encoder_fj8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_adder_X_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_adder_X_altpriority_encoder_n28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_adder_X_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_adder_X_altpriority_encoder_q28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_adder_X_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_adder_X_altpriority_encoder_v28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_adder_X_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_adder_X_altpriority_encoder_f48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_adder_X_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_adder_X_altpriority_encoder_e48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_adder_X_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_adder_X_altfp_add_sub_j0j-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_adder_x-RTL " "Found design unit 22: altfp_adder_x-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_adder_X_altbarrel_shift_h0e " "Found entity 1: altfp_adder_X_altbarrel_shift_h0e" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_adder_X_altbarrel_shift_6hb " "Found entity 2: altfp_adder_X_altbarrel_shift_6hb" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_adder_X_altpriority_encoder_3e8 " "Found entity 3: altfp_adder_X_altpriority_encoder_3e8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_adder_X_altpriority_encoder_6e8 " "Found entity 4: altfp_adder_X_altpriority_encoder_6e8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_adder_X_altpriority_encoder_be8 " "Found entity 5: altfp_adder_X_altpriority_encoder_be8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_adder_X_altpriority_encoder_3v7 " "Found entity 6: altfp_adder_X_altpriority_encoder_3v7" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_adder_X_altpriority_encoder_6v7 " "Found entity 7: altfp_adder_X_altpriority_encoder_6v7" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_adder_X_altpriority_encoder_bv7 " "Found entity 8: altfp_adder_X_altpriority_encoder_bv7" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_adder_X_altpriority_encoder_r08 " "Found entity 9: altfp_adder_X_altpriority_encoder_r08" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_adder_X_altpriority_encoder_rf8 " "Found entity 10: altfp_adder_X_altpriority_encoder_rf8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_adder_X_altpriority_encoder_qb6 " "Found entity 11: altfp_adder_X_altpriority_encoder_qb6" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_adder_X_altpriority_encoder_nh8 " "Found entity 12: altfp_adder_X_altpriority_encoder_nh8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_adder_X_altpriority_encoder_qh8 " "Found entity 13: altfp_adder_X_altpriority_encoder_qh8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_adder_X_altpriority_encoder_vh8 " "Found entity 14: altfp_adder_X_altpriority_encoder_vh8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_adder_X_altpriority_encoder_fj8 " "Found entity 15: altfp_adder_X_altpriority_encoder_fj8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_adder_X_altpriority_encoder_n28 " "Found entity 16: altfp_adder_X_altpriority_encoder_n28" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_adder_X_altpriority_encoder_q28 " "Found entity 17: altfp_adder_X_altpriority_encoder_q28" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_adder_X_altpriority_encoder_v28 " "Found entity 18: altfp_adder_X_altpriority_encoder_v28" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_adder_X_altpriority_encoder_f48 " "Found entity 19: altfp_adder_X_altpriority_encoder_f48" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_adder_X_altpriority_encoder_e48 " "Found entity 20: altfp_adder_X_altpriority_encoder_e48" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_adder_X_altfp_add_sub_j0j " "Found entity 21: altfp_adder_X_altfp_add_sub_j0j" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_adder_X " "Found entity 22: altfp_adder_X" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_fp_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file altfp_convert_fp_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL " "Found design unit 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL " "Found design unit 2: altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_fp_to_int-RTL " "Found design unit 3: altfp_convert_fp_to_int-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1695 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf " "Found entity 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm " "Found entity 2: altfp_convert_FP_TO_INT_altfp_convert_bqm" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_FP_TO_INT " "Found entity 3: altfp_convert_FP_TO_INT" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_pwm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627362 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm-RTL " "Found design unit 2: altfp_compare_pwm-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627362 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_altfp_compare_h3b" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627362 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM " "Found entity 2: altfp_compare_PWM" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm-SYN " "Found design unit 1: lpm_counter_pwm-SYN" {  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM " "Found entity 1: lpm_counter_PWM" {  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_pwm_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare_pwm_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_pwm_i-SYN " "Found design unit 1: lpm_compare_pwm_i-SYN" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_PWM_I " "Found entity 1: lpm_compare_PWM_I" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_pwm_freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_pwm_freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm_freq_div-SYN " "Found design unit 1: lpm_counter_pwm_freq_div-SYN" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM_FREQ_DIV " "Found entity 1: lpm_counter_PWM_FREQ_DIV" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_constant.vhd 4 2 " "Found 4 design units, including 2 entities, in source file pwm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CONSTANT_lpm_constant_v29-RTL " "Found design unit 1: PWM_CONSTANT_lpm_constant_v29-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_constant-RTL " "Found design unit 2: pwm_constant-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CONSTANT_lpm_constant_v29 " "Found entity 1: PWM_CONSTANT_lpm_constant_v29" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_CONSTANT " "Found entity 2: PWM_CONSTANT" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-SYN " "Found design unit 1: zero-SYN" {  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_adjuster.vhd 4 2 " "Found 4 design units, including 2 entities, in source file time_adjuster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_ADJUSTER_lpm_constant_p49-RTL " "Found design unit 1: TIME_ADJUSTER_lpm_constant_p49-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_adjuster-RTL " "Found design unit 2: time_adjuster-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_ADJUSTER_lpm_constant_p49 " "Found entity 1: TIME_ADJUSTER_lpm_constant_p49" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_ADJUSTER " "Found entity 2: TIME_ADJUSTER" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_pwm_en.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_pwm_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_EN_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm_en-RTL " "Found design unit 2: altfp_compare_pwm_en-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_EN_altfp_compare_h3b" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM_EN " "Found entity 2: altfp_compare_PWM_EN" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_lim.vhd 4 2 " "Found 4 design units, including 2 entities, in source file time_lim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_LIM_lpm_constant_m29-RTL " "Found design unit 1: TIME_LIM_lpm_constant_m29-RTL" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_lim-RTL " "Found design unit 2: time_lim-RTL" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_LIM_lpm_constant_m29 " "Found entity 1: TIME_LIM_lpm_constant_m29" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_LIM " "Found entity 2: TIME_LIM" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_spi_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_spi_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_2-SYN " "Found design unit 1: lpm_shiftreg_spi_2-SYN" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_2 " "Found entity 1: lpm_shiftreg_SPI_2" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_spi_state_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_spi_state_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_sender-SYN " "Found design unit 1: lpm_counter_spi_state_sender-SYN" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_SENDER " "Found entity 1: lpm_counter_SPI_STATE_SENDER" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_spi_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_spi_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_receive-SYN " "Found design unit 1: lpm_shiftreg_spi_receive-SYN" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_RECEIVE " "Found entity 1: lpm_shiftreg_SPI_RECEIVE" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug1-SYN " "Found design unit 1: debug1-SYN" {  } { { "debug1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug1 " "Found entity 1: debug1" {  } { { "debug1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_boraaa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_boraaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_boraaa-SYN " "Found design unit 1: lpm_counter_spi_boraaa-SYN" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_BORAAA " "Found entity 1: lpm_counter_SPI_BORAAA" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_hora_do_show.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_hora_do_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_hora_do_show-SYN " "Found design unit 1: lpm_counter_spi_hora_do_show-SYN" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_HORA_DO_SHOW " "Found entity 1: lpm_counter_SPI_HORA_DO_SHOW" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_spi_nao_vai_dar_nao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_spi_nao_vai_dar_nao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_nao_vai_dar_nao-SYN " "Found design unit 1: lpm_counter_spi_nao_vai_dar_nao-SYN" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_NAO_VAI_DAR_NAO " "Found entity 1: lpm_counter_SPI_NAO_VAI_DAR_NAO" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert0.vhd 28 14 " "Found 28 design units, including 14 entities, in source file altfp_convert0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert0_altbarrel_shift_drf-RTL " "Found design unit 1: altfp_convert0_altbarrel_shift_drf-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert0_altpriority_encoder_3e8-RTL " "Found design unit 2: altfp_convert0_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert0_altpriority_encoder_6e8-RTL " "Found design unit 3: altfp_convert0_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert0_altpriority_encoder_be8-RTL " "Found design unit 4: altfp_convert0_altpriority_encoder_be8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert0_altpriority_encoder_rf8-RTL " "Found design unit 5: altfp_convert0_altpriority_encoder_rf8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 562 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert0_altpriority_encoder_qf8-RTL " "Found design unit 6: altfp_convert0_altpriority_encoder_qf8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert0_altpriority_encoder_3v7-RTL " "Found design unit 7: altfp_convert0_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 701 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert0_altpriority_encoder_6v7-RTL " "Found design unit 8: altfp_convert0_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 721 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert0_altpriority_encoder_bv7-RTL " "Found design unit 9: altfp_convert0_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 778 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert0_altpriority_encoder_r08-RTL " "Found design unit 10: altfp_convert0_altpriority_encoder_r08-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_convert0_altpriority_encoder_q08-RTL " "Found design unit 11: altfp_convert0_altpriority_encoder_q08-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_convert0_altpriority_encoder_0c6-RTL " "Found design unit 12: altfp_convert0_altpriority_encoder_0c6-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 967 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_convert0_altfp_convert_5tm-RTL " "Found design unit 13: altfp_convert0_altfp_convert_5tm-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1034 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_convert0-RTL " "Found design unit 14: altfp_convert0-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert0_altbarrel_shift_drf " "Found entity 1: altfp_convert0_altbarrel_shift_drf" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert0_altpriority_encoder_3e8 " "Found entity 2: altfp_convert0_altpriority_encoder_3e8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert0_altpriority_encoder_6e8 " "Found entity 3: altfp_convert0_altpriority_encoder_6e8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert0_altpriority_encoder_be8 " "Found entity 4: altfp_convert0_altpriority_encoder_be8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert0_altpriority_encoder_rf8 " "Found entity 5: altfp_convert0_altpriority_encoder_rf8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert0_altpriority_encoder_qf8 " "Found entity 6: altfp_convert0_altpriority_encoder_qf8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert0_altpriority_encoder_3v7 " "Found entity 7: altfp_convert0_altpriority_encoder_3v7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert0_altpriority_encoder_6v7 " "Found entity 8: altfp_convert0_altpriority_encoder_6v7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert0_altpriority_encoder_bv7 " "Found entity 9: altfp_convert0_altpriority_encoder_bv7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert0_altpriority_encoder_r08 " "Found entity 10: altfp_convert0_altpriority_encoder_r08" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_convert0_altpriority_encoder_q08 " "Found entity 11: altfp_convert0_altpriority_encoder_q08" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_convert0_altpriority_encoder_0c6 " "Found entity 12: altfp_convert0_altpriority_encoder_0c6" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_convert0_altfp_convert_5tm " "Found entity 13: altfp_convert0_altfp_convert_5tm" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_convert0 " "Found entity 14: altfp_convert0" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert1.vhd 28 14 " "Found 28 design units, including 14 entities, in source file altfp_convert1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert1_altbarrel_shift_drf-RTL " "Found design unit 1: altfp_convert1_altbarrel_shift_drf-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert1_altpriority_encoder_3e8-RTL " "Found design unit 2: altfp_convert1_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert1_altpriority_encoder_6e8-RTL " "Found design unit 3: altfp_convert1_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert1_altpriority_encoder_be8-RTL " "Found design unit 4: altfp_convert1_altpriority_encoder_be8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert1_altpriority_encoder_rf8-RTL " "Found design unit 5: altfp_convert1_altpriority_encoder_rf8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 562 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert1_altpriority_encoder_qf8-RTL " "Found design unit 6: altfp_convert1_altpriority_encoder_qf8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert1_altpriority_encoder_3v7-RTL " "Found design unit 7: altfp_convert1_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 701 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert1_altpriority_encoder_6v7-RTL " "Found design unit 8: altfp_convert1_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 721 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert1_altpriority_encoder_bv7-RTL " "Found design unit 9: altfp_convert1_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 778 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert1_altpriority_encoder_r08-RTL " "Found design unit 10: altfp_convert1_altpriority_encoder_r08-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_convert1_altpriority_encoder_q08-RTL " "Found design unit 11: altfp_convert1_altpriority_encoder_q08-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_convert1_altpriority_encoder_0c6-RTL " "Found design unit 12: altfp_convert1_altpriority_encoder_0c6-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 967 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_convert1_altfp_convert_5tm-RTL " "Found design unit 13: altfp_convert1_altfp_convert_5tm-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1034 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_convert1-RTL " "Found design unit 14: altfp_convert1-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert1_altbarrel_shift_drf " "Found entity 1: altfp_convert1_altbarrel_shift_drf" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert1_altpriority_encoder_3e8 " "Found entity 2: altfp_convert1_altpriority_encoder_3e8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert1_altpriority_encoder_6e8 " "Found entity 3: altfp_convert1_altpriority_encoder_6e8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert1_altpriority_encoder_be8 " "Found entity 4: altfp_convert1_altpriority_encoder_be8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert1_altpriority_encoder_rf8 " "Found entity 5: altfp_convert1_altpriority_encoder_rf8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert1_altpriority_encoder_qf8 " "Found entity 6: altfp_convert1_altpriority_encoder_qf8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert1_altpriority_encoder_3v7 " "Found entity 7: altfp_convert1_altpriority_encoder_3v7" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert1_altpriority_encoder_6v7 " "Found entity 8: altfp_convert1_altpriority_encoder_6v7" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert1_altpriority_encoder_bv7 " "Found entity 9: altfp_convert1_altpriority_encoder_bv7" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert1_altpriority_encoder_r08 " "Found entity 10: altfp_convert1_altpriority_encoder_r08" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_convert1_altpriority_encoder_q08 " "Found entity 11: altfp_convert1_altpriority_encoder_q08" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_convert1_altpriority_encoder_0c6 " "Found entity 12: altfp_convert1_altpriority_encoder_0c6" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_convert1_altfp_convert_5tm " "Found entity 13: altfp_convert1_altfp_convert_5tm" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_convert1 " "Found entity 14: altfp_convert1" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/altfp_div0.vhd 6 3 " "Found 6 design units, including 3 entities, in source file output_files/altfp_div0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_div0_altfp_div_pst_f5f-RTL " "Found design unit 1: altfp_div0_altfp_div_pst_f5f-RTL" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_div0_altfp_div_79h-RTL " "Found design unit 2: altfp_div0_altfp_div_79h-RTL" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2803 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_div0-RTL " "Found design unit 3: altfp_div0-RTL" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2852 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_div0_altfp_div_pst_f5f " "Found entity 1: altfp_div0_altfp_div_pst_f5f" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_div0_altfp_div_79h " "Found entity 2: altfp_div0_altfp_div_79h" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_div0 " "Found entity 3: altfp_div0" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_f69-RTL " "Found design unit 1: lpm_constant0_lpm_constant_f69-RTL" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_f69 " "Found entity 1: lpm_constant0_lpm_constant_f69" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file output_files/lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_o49-RTL " "Found design unit 1: lpm_constant1_lpm_constant_o49-RTL" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_o49 " "Found entity 1: lpm_constant1_lpm_constant_o49" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657627752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Secador " "Elaborating entity \"Secador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542657628518 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Z_PWM " "Found inconsistent dimensions for element \"Z_PWM\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 448 -152 -32 464 "Z_PWM\[7..0\]" "" } { 648 128 189 664 "Z_PWM\[7\]" "" } { 1224 4936 5000 1240 "Z_PWM\[8..0\]" "" } { 1144 5824 6360 1160 "Z_PWM" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657628549 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Z_PWM " "Converted elements in bus name \"Z_PWM\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Z_PWM\[7..0\] Z_PWM7..0 " "Converted element name(s) from \"Z_PWM\[7..0\]\" to \"Z_PWM7..0\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 448 -152 -32 464 "Z_PWM\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628565 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Z_PWM\[7\] Z_PWM7 " "Converted element name(s) from \"Z_PWM\[7\]\" to \"Z_PWM7\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 648 128 189 664 "Z_PWM\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628565 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Z_PWM\[8..0\] Z_PWM8..0 " "Converted element name(s) from \"Z_PWM\[8..0\]\" to \"Z_PWM8..0\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1224 4936 5000 1240 "Z_PWM\[8..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628565 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 448 -152 -32 464 "Z_PWM\[7..0\]" "" } { 648 128 189 664 "Z_PWM\[7\]" "" } { 1224 4936 5000 1240 "Z_PWM\[8..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1542657628565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst47 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst47\"" {  } { { "Secador.bdf" "inst47" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 344 488 528 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628643 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657628643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628643 ""}  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657628643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst61 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst61\"" {  } { { "Secador.bdf" "inst61" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst61 " "Elaborated megafunction instantiation \"BUSMUX:inst61\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657628659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst61 " "Instantiated megafunction \"BUSMUX:inst61\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628659 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657628659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst61\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst61\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628674 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst61\|lpm_mux:\$00000 BUSMUX:inst61 " "Elaborated megafunction instantiation \"BUSMUX:inst61\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst61\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lmc " "Found entity 1: mux_lmc" {  } { { "db/mux_lmc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mux_lmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657628768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657628768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lmc BUSMUX:inst61\|lpm_mux:\$00000\|mux_lmc:auto_generated " "Elaborating entity \"mux_lmc\" for hierarchy \"BUSMUX:inst61\|lpm_mux:\$00000\|mux_lmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN altfp_compare_PWM_EN:inst45 " "Elaborating entity \"altfp_compare_PWM_EN\" for hierarchy \"altfp_compare_PWM_EN:inst45\"" {  } { { "Secador.bdf" "inst45" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 5472 5656 408 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN_altfp_compare_h3b altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_PWM_EN_altfp_compare_h3b\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\"" {  } { { "altfp_compare_PWM_EN.vhd" "altfp_compare_PWM_EN_altfp_compare_h3b_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "altfp_compare_PWM_EN.vhd" "cmpr1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 734 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628830 ""}  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 734 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657628830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657628908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657628908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "altfp_compare_PWM_EN.vhd" "cmpr4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657628955 ""}  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657628955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_18i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_18i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_18i " "Found entity 1: cmpr_18i" {  } { { "db/cmpr_18i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_18i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657629033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657629033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_18i altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated " "Elaborating entity \"cmpr_18i\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM TIME_LIM:inst46 " "Elaborating entity \"TIME_LIM\" for hierarchy \"TIME_LIM:inst46\"" {  } { { "Secador.bdf" "inst46" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 5280 5392 272 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM_lpm_constant_m29 TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component " "Elaborating entity \"TIME_LIM_lpm_constant_m29\" for hierarchy \"TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component\"" {  } { { "TIME_LIM.vhd" "TIME_LIM_lpm_constant_m29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA altfp_mult_ADJUSTING_DATA:inst10 " "Elaborating entity \"altfp_mult_ADJUSTING_DATA\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\"" {  } { { "Secador.bdf" "inst10" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1200 1200 1424 1360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component " "Elaborating entity \"altfp_mult_ADJUSTING_DATA_altfp_mult_4ln\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_add_adder" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629127 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657629127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9j " "Found entity 1: add_sub_b9j" {  } { { "db/add_sub_b9j.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_b9j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657629220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657629220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b9j altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated " "Elaborating entity \"add_sub_b9j\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_adj_adder" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629236 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657629236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657629314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657629314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_bias_subtr" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629329 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657629329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657629425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657629425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_round_adder" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629441 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657629441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657629519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657629519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_product2_mult" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629550 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657629550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2cs " "Found entity 1: mult_2cs" {  } { { "db/mult_2cs.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657629690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657629690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2cs altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated " "Elaborating entity \"mult_2cs\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1 altfp_convert1:inst66611 " "Elaborating entity \"altfp_convert1\" for hierarchy \"altfp_convert1:inst66611\"" {  } { { "Secador.bdf" "inst66611" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1200 920 1144 1296 "inst66611" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altfp_convert_5tm altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component " "Elaborating entity \"altfp_convert1_altfp_convert_5tm\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\"" {  } { { "altfp_convert1.vhd" "altfp_convert1_altfp_convert_5tm_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altbarrel_shift_drf altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altbarrel_shift_drf:altbarrel_shift5 " "Elaborating entity \"altfp_convert1_altbarrel_shift_drf\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altbarrel_shift_drf:altbarrel_shift5\"" {  } { { "altfp_convert1.vhd" "altbarrel_shift5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_0c6 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2 " "Elaborating entity \"altfp_convert1_altpriority_encoder_0c6\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_qf8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10 " "Elaborating entity \"altfp_convert1_altpriority_encoder_qf8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder10" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_rf8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"altfp_convert1_altpriority_encoder_rf8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder11" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_be8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"altfp_convert1_altpriority_encoder_be8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder13" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_6e8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"altfp_convert1_altpriority_encoder_6e8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder15" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_3e8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"altfp_convert1_altpriority_encoder_3e8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder17" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657629862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_q08 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9 " "Elaborating entity \"altfp_convert1_altpriority_encoder_q08\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_r08 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19 " "Elaborating entity \"altfp_convert1_altpriority_encoder_r08\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder19" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_bv7 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21 " "Elaborating entity \"altfp_convert1_altpriority_encoder_bv7\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder21" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_6v7 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23 " "Elaborating entity \"altfp_convert1_altpriority_encoder_6v7\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder23" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_3v7 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert1_altpriority_encoder_3v7:altpriority_encoder25 " "Elaborating entity \"altfp_convert1_altpriority_encoder_3v7\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert1_altpriority_encoder_3v7:altpriority_encoder25\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder25" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert1.vhd" "add_sub1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630658 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657630658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mui " "Found entity 1: add_sub_mui" {  } { { "db/add_sub_mui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_mui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657630752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657630752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mui altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated " "Elaborating entity \"add_sub_mui\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert1.vhd" "add_sub3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630768 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657630768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657630846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657630846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_convert1.vhd" "add_sub6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1570 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630861 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1570 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657630861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657630955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657630955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert1.vhd" "add_sub7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1583 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630970 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1583 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657630970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert1.vhd" "add_sub8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1596 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657630986 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1596 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657630986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\"" {  } { { "altfp_convert1.vhd" "cmpr4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1614 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631080 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1614 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Zero:inst " "Elaborating entity \"Zero\" for hierarchy \"Zero:inst\"" {  } { { "Secador.bdf" "inst" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 2352 1504 1616 2400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631204 ""}  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_CONTADOR_GLOBAL_MS lpm_counter_CONTADOR_GLOBAL_MS:inst5 " "Elaborating entity \"lpm_counter_CONTADOR_GLOBAL_MS\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\"" {  } { { "Secador.bdf" "inst5" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1208 656 800 1304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631251 ""}  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b4i " "Found entity 1: cntr_b4i" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_b4i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b4i lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated " "Elaborating entity \"cntr_b4i\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_TIMER_GLOBAL lpm_counter_TIMER_GLOBAL:inst1 " "Elaborating entity \"lpm_counter_TIMER_GLOBAL\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\"" {  } { { "Secador.bdf" "inst1" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1240 344 488 1320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000 " "Parameter \"lpm_modulus\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631376 ""}  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8k " "Found entity 1: cntr_s8k" {  } { { "db/cntr_s8k.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s8k lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated " "Elaborating entity \"cntr_s8k\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rdc " "Found entity 1: cmpr_rdc" {  } { { "db/cmpr_rdc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_rdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rdc lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2 " "Elaborating entity \"cmpr_rdc\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2\"" {  } { { "db/cntr_s8k.tdf" "cmpr2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER TIME_ADJUSTER:inst24 " "Elaborating entity \"TIME_ADJUSTER\" for hierarchy \"TIME_ADJUSTER:inst24\"" {  } { { "Secador.bdf" "inst24" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1304 1032 1144 1352 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER_lpm_constant_p49 TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_p49:TIME_ADJUSTER_lpm_constant_p49_component " "Elaborating entity \"TIME_ADJUSTER_lpm_constant_p49\" for hierarchy \"TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_p49:TIME_ADJUSTER_lpm_constant_p49_component\"" {  } { { "TIME_ADJUSTER.vhd" "TIME_ADJUSTER_lpm_constant_p49_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT altfp_convert_FP_TO_INT:inst62 " "Elaborating entity \"altfp_convert_FP_TO_INT\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\"" {  } { { "Secador.bdf" "inst62" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1192 4712 4936 1288 "inst62" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altfp_convert_bqm altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component " "Elaborating entity \"altfp_convert_FP_TO_INT_altfp_convert_bqm\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altfp_convert_FP_TO_INT_altfp_convert_bqm_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altbarrel_shift_arf altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6 " "Elaborating entity \"altfp_convert_FP_TO_INT_altbarrel_shift_arf\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altbarrel_shift6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631641 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631657 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631766 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3cj " "Found entity 1: add_sub_3cj" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_3cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3cj altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated " "Elaborating entity \"add_sub_3cj\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631860 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbj " "Found entity 1: add_sub_vbj" {  } { { "db/add_sub_vbj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_vbj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657631953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657631953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbj altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated " "Elaborating entity \"add_sub_vbj\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657631969 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657631969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657632047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657632047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632063 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657632063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632078 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657632078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657632156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657632156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "max_shift_compare" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632187 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657632187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657632281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657632281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"altfp_convert_FP_TO_INT:inst62\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM_FREQ_DIV lpm_counter_PWM_FREQ_DIV:inst38 " "Elaborating entity \"lpm_counter_PWM_FREQ_DIV\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\"" {  } { { "Secador.bdf" "inst38" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 16 4456 4600 96 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 5 " "Parameter \"lpm_modulus\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632312 ""}  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657632312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qui " "Found entity 1: cntr_qui" {  } { { "db/cntr_qui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657632390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657632390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qui lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated " "Elaborating entity \"cntr_qui\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657632486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657632486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3\"" {  } { { "db/cntr_qui.tdf" "cmpr3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst6671 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst6671\"" {  } { { "Secador.bdf" "inst6671" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1160 4224 4336 1272 "inst6671" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst6671 " "Elaborated megafunction instantiation \"LPM_LATCH:inst6671\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1160 4224 4336 1272 "inst6671" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657632613 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst6671 " "Instantiated megafunction \"LPM_LATCH:inst6671\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632613 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1160 4224 4336 1272 "inst6671" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657632613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_SPI_STATE_RECEIVE lpm_counter_SPI_STATE_RECEIVE:inst7 " "Elaborating entity \"lpm_counter_SPI_STATE_RECEIVE\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\"" {  } { { "Secador.bdf" "inst7" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 48 368 512 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657632644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632644 ""}  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657632644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2i " "Found entity 1: cntr_o2i" {  } { { "db/cntr_o2i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657632722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657632722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2i lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated " "Elaborating entity \"cntr_o2i\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X altfp_adder_X:inst27 " "Elaborating entity \"altfp_adder_X\" for hierarchy \"altfp_adder_X:inst27\"" {  } { { "Secador.bdf" "inst27" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1200 3848 4032 1432 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altfp_add_sub_j0j altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component " "Elaborating entity \"altfp_adder_X_altfp_add_sub_j0j\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\"" {  } { { "altfp_adder_X.vhd" "altfp_adder_X_altfp_add_sub_j0j_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_h0e altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_h0e\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "lbarrel_shift" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_6hb altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_6hb\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "rbarrel_shift" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qb6 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qb6\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "altfp_adder_X.vhd" "leading_zeroes_cnt" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_r08 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_r08\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_be8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_be8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder10" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6e8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6e8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder11" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3e8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3e8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder13" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_bv7 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_bv7\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6v7 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6v7\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder15" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3v7 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3v7\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder17" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657632971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_rf8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_rf8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_e48 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_e48\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_cnt" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_fj8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_fj8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder21" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_vh8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_vh8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder23" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qh8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qh8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder25" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_nh8 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_nh8\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder27" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_f48 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_f48\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder22" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_v28 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_v28\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder30" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_q28 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_q28\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder32" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_n28 altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_n28\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder34" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "add_sub1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633673 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657633673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657633767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657633767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "add_sub2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633783 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657633783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "add_sub3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633798 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657633798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657633876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657633876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "add_sub4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657633892 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657633892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657633985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657633985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "add_sub5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634001 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "add_sub6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634110 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_lower" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634126 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hll " "Found entity 1: add_sub_hll" {  } { { "db/add_sub_hll.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hll altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated " "Elaborating entity \"add_sub_hll\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper0" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634235 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6l " "Found entity 1: add_sub_m6l" {  } { { "db/add_sub_m6l.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_m6l.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6l altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated " "Elaborating entity \"add_sub_m6l\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634347 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper0" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634374 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634389 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634405 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634499 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634608 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"altfp_adder_X:inst27\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romLin romLin:inst9 " "Elaborating entity \"romLin\" for hierarchy \"romLin:inst9\"" {  } { { "Secador.bdf" "inst9" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 3184 3400 1208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romLin:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "altsyncram_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romLin:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romLin:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"romLin:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coeflinear.mif " "Parameter \"init_file\" = \"../dataROM/coeflinear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634764 ""}  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657634764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb81 " "Found entity 1: altsyncram_gb81" {  } { { "db/altsyncram_gb81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_gb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657634857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657634857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gb81 romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated " "Elaborating entity \"altsyncram_gb81\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderZ decoderZ:inst19 " "Elaborating entity \"decoderZ\" for hierarchy \"decoderZ:inst19\"" {  } { { "Secador.bdf" "inst19" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1224 2856 3040 1304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T altfp_compare_Z_T:inst30 " "Elaborating entity \"altfp_compare_Z_T\" for hierarchy \"altfp_compare_Z_T:inst30\"" {  } { { "Secador.bdf" "inst30" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 784 2480 2664 984 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T_altfp_compare_h3b altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_Z_T_altfp_compare_h3b\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\"" {  } { { "components/altfp_compare_Z_T.vhd" "altfp_compare_Z_T_altfp_compare_h3b_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0 INTERVAL0:inst14 " "Elaborating entity \"INTERVAL0\" for hierarchy \"INTERVAL0:inst14\"" {  } { { "Secador.bdf" "inst14" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 832 2320 2432 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0_lpm_constant_219 INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component " "Elaborating entity \"INTERVAL0_lpm_constant_219\" for hierarchy \"INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component\"" {  } { { "INTERVAL0.vhd" "INTERVAL0_lpm_constant_219_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657634982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1 INTERVAL1:inst15 " "Elaborating entity \"INTERVAL1\" for hierarchy \"INTERVAL1:inst15\"" {  } { { "Secador.bdf" "inst15" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 2320 2432 1128 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1_lpm_constant_719 INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component " "Elaborating entity \"INTERVAL1_lpm_constant_719\" for hierarchy \"INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component\"" {  } { { "INTERVAL1.vhd" "INTERVAL1_lpm_constant_719_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2 INTERVAL2:inst18 " "Elaborating entity \"INTERVAL2\" for hierarchy \"INTERVAL2:inst18\"" {  } { { "Secador.bdf" "inst18" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1328 2320 2432 1376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2_lpm_constant_h29 INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component " "Elaborating entity \"INTERVAL2_lpm_constant_h29\" for hierarchy \"INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component\"" {  } { { "INTERVAL2.vhd" "INTERVAL2_lpm_constant_h29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3 INTERVAL3:inst20 " "Elaborating entity \"INTERVAL3\" for hierarchy \"INTERVAL3:inst20\"" {  } { { "Secador.bdf" "inst20" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1584 2320 2432 1632 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3_lpm_constant_r29 INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component " "Elaborating entity \"INTERVAL3_lpm_constant_r29\" for hierarchy \"INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component\"" {  } { { "INTERVAL3.vhd" "INTERVAL3_lpm_constant_r29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romAng romAng:inst8111111 " "Elaborating entity \"romAng\" for hierarchy \"romAng:inst8111111\"" {  } { { "Secador.bdf" "inst8111111" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1352 3192 3408 1480 "inst8111111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romAng:inst8111111\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romAng:inst8111111\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "altsyncram_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romAng:inst8111111\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romAng:inst8111111\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romAng:inst8111111\|altsyncram:altsyncram_component " "Instantiated megafunction \"romAng:inst8111111\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coefangular.mif " "Parameter \"init_file\" = \"../dataROM/coefangular.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635420 ""}  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657635420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve81 " "Found entity 1: altsyncram_ve81" {  } { { "db/altsyncram_ve81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_ve81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657635529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657635529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ve81 romAng:inst8111111\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated " "Elaborating entity \"altsyncram_ve81\" for hierarchy \"romAng:inst8111111\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT PWM_CONSTANT:inst63 " "Elaborating entity \"PWM_CONSTANT\" for hierarchy \"PWM_CONSTANT:inst63\"" {  } { { "Secador.bdf" "inst63" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1296 4208 4320 1344 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT_lpm_constant_v29 PWM_CONSTANT:inst63\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component " "Elaborating entity \"PWM_CONSTANT_lpm_constant_v29\" for hierarchy \"PWM_CONSTANT:inst63\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component\"" {  } { { "PWM_CONSTANT.vhd" "PWM_CONSTANT_lpm_constant_v29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst11 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst11\"" {  } { { "Secador.bdf" "inst11" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635576 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst11 " "Elaborated megafunction instantiation \"BUSMUX:inst11\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657635576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst11 " "Instantiated megafunction \"BUSMUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635576 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657635576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst11\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635576 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst11\|lpm_mux:\$00000 BUSMUX:inst11 " "Elaborated megafunction instantiation \"BUSMUX:inst11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst11\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657635654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657635654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare_PWM_I lpm_compare_PWM_I:inst37 " "Elaborating entity \"lpm_compare_PWM_I\" for hierarchy \"lpm_compare_PWM_I:inst37\"" {  } { { "Secador.bdf" "inst37" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 64 5048 5176 160 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "LPM_COMPARE_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657635685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635685 ""}  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657635685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iag " "Found entity 1: cmpr_iag" {  } { { "db/cmpr_iag.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_iag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657635779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657635779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_iag lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated " "Elaborating entity \"cmpr_iag\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM lpm_counter_PWM:inst36 " "Elaborating entity \"lpm_counter_PWM\" for hierarchy \"lpm_counter_PWM:inst36\"" {  } { { "Secador.bdf" "inst36" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 4776 4920 120 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635810 ""}  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657635810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skh " "Found entity 1: cntr_skh" {  } { { "db/cntr_skh.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_skh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657635904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657635904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skh lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated " "Elaborating entity \"cntr_skh\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657635904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP altfp_convert_INT_TO_FP:inst2 " "Elaborating entity \"altfp_convert_INT_TO_FP\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\"" {  } { { "Secador.bdf" "inst2" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { -56 1952 2176 40 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altfp_convert_tsm altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component " "Elaborating entity \"altfp_convert_INT_TO_FP_altfp_convert_tsm\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altfp_convert_INT_TO_FP_altfp_convert_tsm_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altbarrel_shift_7rf altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_7rf:altbarrel_shift5 " "Elaborating entity \"altfp_convert_INT_TO_FP_altbarrel_shift_7rf\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_7rf:altbarrel_shift5\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altbarrel_shift5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_rb6 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_rb6\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_bv7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_bv7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6v7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3v7 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder10" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3e8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder11" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6e8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_be8 altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_be8\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637699 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657637699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657637792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657637792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hui altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\|add_sub_hui:auto_generated " "Elaborating entity \"add_sub_hui\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\|add_sub_hui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst2\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637808 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657637808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst12 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst12\"" {  } { { "Secador.bdf" "inst12" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst12 " "Elaborated megafunction instantiation \"LPM_LATCH:inst12\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657637839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst12 " "Instantiated megafunction \"LPM_LATCH:inst12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637839 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 80 1232 1344 192 "inst12" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657637839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_SPI_RECEIVE lpm_shiftreg_SPI_RECEIVE:inst55 " "Elaborating entity \"lpm_shiftreg_SPI_RECEIVE\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\"" {  } { { "Secador.bdf" "inst55" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 216 360 504 296 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657637855 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637855 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637855 ""}  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657637855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST ALPHA_TIMES_VREF_ADJUST:inst21 " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\"" {  } { { "Secador.bdf" "inst21" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 2056 2168 104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69 ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69:ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69_component " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69:ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69_component\"" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657637886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST BETA_TIMES_VREF_ADJUST:inst22 " "Elaborating entity \"BETA_TIMES_VREF_ADJUST\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\"" {  } { { "Secador.bdf" "inst22" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 376 2000 2112 424 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657638307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST_lpm_constant_r09 BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_r09:BETA_TIMES_VREF_ADJUST_lpm_constant_r09_component " "Elaborating entity \"BETA_TIMES_VREF_ADJUST_lpm_constant_r09\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_r09:BETA_TIMES_VREF_ADJUST_lpm_constant_r09_component\"" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "BETA_TIMES_VREF_ADJUST_lpm_constant_r09_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657638307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst69 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst69\"" {  } { { "Secador.bdf" "inst69" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 2000 2112 648 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657638776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1_lpm_constant_o49 lpm_constant1:inst69\|lpm_constant1_lpm_constant_o49:lpm_constant1_lpm_constant_o49_component " "Elaborating entity \"lpm_constant1_lpm_constant_o49\" for hierarchy \"lpm_constant1:inst69\|lpm_constant1_lpm_constant_o49:lpm_constant1_lpm_constant_o49_component\"" {  } { { "output_files/lpm_constant1.vhd" "lpm_constant1_lpm_constant_o49_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657638792 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7767 " "Ignored 7767 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "48 " "Ignored 48 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1542657644096 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "7719 " "Ignored 7719 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1542657644096 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1542657644096 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst48~synth " "Found clock multiplexer inst48~synth" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1542657648214 "|Secador|inst48"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1542657648214 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|exponent_bus_pre_reg3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|exponent_bus_pre_reg3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|pipeline_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|pipeline_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 87 " "Parameter WIDTH set to 87" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|below_lower_limit2_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|below_lower_limit2_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_exp2_bias_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_exp2_bias_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 414 " "Parameter WIDTH set to 414" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657654981 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542657654981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657655074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655074 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657655074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c3m " "Found entity 1: shift_taps_c3m" {  } { { "db/shift_taps_c3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_c3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r681 " "Found entity 1: altsyncram_r681" {  } { { "db/altsyncram_r681.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_r681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skf " "Found entity 1: cntr_skf" {  } { { "db/cntr_skf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_skf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657655496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657655496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q3m " "Found entity 1: shift_taps_q3m" {  } { { "db/shift_taps_q3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_q3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t681 " "Found entity 1: altsyncram_t681" {  } { { "db/altsyncram_t681.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_t681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkf " "Found entity 1: cntr_qkf" {  } { { "db/cntr_qkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657655808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657655808 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657655808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r3m " "Found entity 1: shift_taps_r3m" {  } { { "db/shift_taps_r3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_r3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ca81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ca81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ca81 " "Found entity 1: altsyncram_ca81" {  } { { "db/altsyncram_ca81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_ca81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657655995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657655995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkf " "Found entity 1: cntr_pkf" {  } { { "db/cntr_pkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_pkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657656135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656135 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657656135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0m " "Found entity 1: shift_taps_e0m" {  } { { "db/shift_taps_e0m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_e0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g681 " "Found entity 1: altsyncram_g681" {  } { { "db/altsyncram_g681.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_g681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lkf " "Found entity 1: cntr_lkf" {  } { { "db/cntr_lkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_lkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656417 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657656448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656448 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656448 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657656448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m0m " "Found entity 1: shift_taps_m0m" {  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_m0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_da81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_da81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_da81 " "Found entity 1: altsyncram_da81" {  } { { "db/altsyncram_da81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_da81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657656778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657656778 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657656778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a3m " "Found entity 1: shift_taps_a3m" {  } { { "db/shift_taps_a3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_a3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5981 " "Found entity 1: altsyncram_5981" {  } { { "db/altsyncram_5981.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_5981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657656965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657656965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657657199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 87 " "Parameter \"WIDTH\" = \"87\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657199 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657657199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v2m " "Found entity 1: shift_taps_v2m" {  } { { "db/shift_taps_v2m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_v2m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3a81 " "Found entity 1: altsyncram_3a81" {  } { { "db/altsyncram_3a81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_3a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657657464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657464 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657657464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s3m " "Found entity 1: shift_taps_s3m" {  } { { "db/shift_taps_s3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_s3m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hg31 " "Found entity 1: altsyncram_hg31" {  } { { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_hg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657657807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 414 " "Parameter \"WIDTH\" = \"414\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657657807 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657657807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t3m " "Found entity 1: shift_taps_t3m" {  } { { "db/shift_taps_t3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_t3m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657657887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657657887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj31 " "Found entity 1: altsyncram_lj31" {  } { { "db/altsyncram_lj31.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_lj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657658121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657658121 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[23\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[24\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[25\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[26\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[27\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[28\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[29\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[23\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[24\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[25\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[26\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[27\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[28\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[29\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[23\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[24\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[25\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[26\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[27\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[28\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[29\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[23\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[24\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[25\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[26\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[27\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[28\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[29\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[23\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[24\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[25\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[26\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[27\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[28\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[29\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657661320 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1542657661320 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "284 " "284 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542657674002 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe883~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe883~1\"" {  } { { "db/mult_2cs.tdf" "dffe883~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3566 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe868~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe868~1\"" {  } { { "db/mult_2cs.tdf" "dffe868~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3498 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe725~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe725~1\"" {  } { { "db/mult_2cs.tdf" "dffe725~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2866 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1\"" {  } { { "db/mult_2cs.tdf" "dffe710~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2802 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1\"" {  } { { "db/mult_2cs.tdf" "dffe853~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3434 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe763~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe763~1\"" {  } { { "db/mult_2cs.tdf" "dffe763~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3034 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe799~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe799~1\"" {  } { { "db/mult_2cs.tdf" "dffe799~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3190 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1\"" {  } { { "db/mult_2cs.tdf" "dffe853~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3434 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe733~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe733~1\"" {  } { { "db/mult_2cs.tdf" "dffe733~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2902 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1\"" {  } { { "db/mult_2cs.tdf" "dffe710~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2802 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe765~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe765~1\"" {  } { { "db/mult_2cs.tdf" "dffe765~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3042 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe754~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe754~1\"" {  } { { "db/mult_2cs.tdf" "dffe754~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2994 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe750~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe750~1\"" {  } { { "db/mult_2cs.tdf" "dffe750~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2978 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe735~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe735~1\"" {  } { { "db/mult_2cs.tdf" "dffe735~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2910 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe784~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe784~1\"" {  } { { "db/mult_2cs.tdf" "dffe784~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3126 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe739~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe739~1\"" {  } { { "db/mult_2cs.tdf" "dffe739~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2926 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657674096 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1542657674096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542657681309 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657681309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8811 " "Implemented 8811 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542657683073 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542657683073 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8159 " "Implemented 8159 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542657683073 ""} { "Info" "ICUT_CUT_TM_RAMS" "643 " "Implemented 643 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542657683073 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542657683073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542657683432 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 17:01:23 2018 " "Processing ended: Mon Nov 19 17:01:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542657683432 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542657683432 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542657683432 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542657683432 ""}
