/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _MINION_CSR_H_
#define _MINION_CSR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: minion_csr                                */
/* Source filename: minion_csr.csr, line: 4078                             */
/* Register: minion_csr.ustatus                                            */
#define MINION_CSR_USTATUS_ADDRESS 0x0u
#define MINION_CSR_USTATUS_BYTE_ADDRESS 0x0u
/* Register: minion_csr.fflags                                             */
#define MINION_CSR_FFLAGS_ADDRESS 0x1u
#define MINION_CSR_FFLAGS_BYTE_ADDRESS 0x8u
/* Register: minion_csr.frm                                                */
#define MINION_CSR_FRM_ADDRESS 0x2u
#define MINION_CSR_FRM_BYTE_ADDRESS 0x10u
/* Register: minion_csr.fcsr                                               */
#define MINION_CSR_FCSR_ADDRESS 0x3u
#define MINION_CSR_FCSR_BYTE_ADDRESS 0x18u
/* Register: minion_csr.uie                                                */
#define MINION_CSR_UIE_ADDRESS 0x4u
#define MINION_CSR_UIE_BYTE_ADDRESS 0x20u
/* Register: minion_csr.utvec                                              */
#define MINION_CSR_UTVEC_ADDRESS 0x5u
#define MINION_CSR_UTVEC_BYTE_ADDRESS 0x28u
/* Register: minion_csr.uscratch                                           */
#define MINION_CSR_USCRATCH_ADDRESS 0x40u
#define MINION_CSR_USCRATCH_BYTE_ADDRESS 0x200u
/* Register: minion_csr.uepc                                               */
#define MINION_CSR_UEPC_ADDRESS 0x41u
#define MINION_CSR_UEPC_BYTE_ADDRESS 0x208u
/* Register: minion_csr.ucause                                             */
#define MINION_CSR_UCAUSE_ADDRESS 0x42u
#define MINION_CSR_UCAUSE_BYTE_ADDRESS 0x210u
/* Register: minion_csr.utval                                              */
#define MINION_CSR_UTVAL_ADDRESS 0x43u
#define MINION_CSR_UTVAL_BYTE_ADDRESS 0x218u
/* Register: minion_csr.uip                                                */
#define MINION_CSR_UIP_ADDRESS 0x44u
#define MINION_CSR_UIP_BYTE_ADDRESS 0x220u
/* Register: minion_csr.status                                             */
#define MINION_CSR_STATUS_ADDRESS 0x100u
#define MINION_CSR_STATUS_BYTE_ADDRESS 0x800u
/* Register: minion_csr.sedeleg                                            */
#define MINION_CSR_SEDELEG_ADDRESS 0x102u
#define MINION_CSR_SEDELEG_BYTE_ADDRESS 0x810u
/* Register: minion_csr.sideleg                                            */
#define MINION_CSR_SIDELEG_ADDRESS 0x103u
#define MINION_CSR_SIDELEG_BYTE_ADDRESS 0x818u
/* Register: minion_csr.sie                                                */
#define MINION_CSR_SIE_ADDRESS 0x104u
#define MINION_CSR_SIE_BYTE_ADDRESS 0x820u
/* Register: minion_csr.stvec                                              */
#define MINION_CSR_STVEC_ADDRESS 0x105u
#define MINION_CSR_STVEC_BYTE_ADDRESS 0x828u
/* Register: minion_csr.scounteren                                         */
#define MINION_CSR_SCOUNTEREN_ADDRESS 0x106u
#define MINION_CSR_SCOUNTEREN_BYTE_ADDRESS 0x830u
/* Register: minion_csr.sscratch                                           */
#define MINION_CSR_SSCRATCH_ADDRESS 0x140u
#define MINION_CSR_SSCRATCH_BYTE_ADDRESS 0xa00u
/* Register: minion_csr.sepc                                               */
#define MINION_CSR_SEPC_ADDRESS 0x141u
#define MINION_CSR_SEPC_BYTE_ADDRESS 0xa08u
/* Register: minion_csr.scause                                             */
#define MINION_CSR_SCAUSE_ADDRESS 0x142u
#define MINION_CSR_SCAUSE_BYTE_ADDRESS 0xa10u
/* Register: minion_csr.stval                                              */
#define MINION_CSR_STVAL_ADDRESS 0x143u
#define MINION_CSR_STVAL_BYTE_ADDRESS 0xa18u
/* Register: minion_csr.sip                                                */
#define MINION_CSR_SIP_ADDRESS 0x144u
#define MINION_CSR_SIP_BYTE_ADDRESS 0xa20u
/* Register: minion_csr.satp                                               */
#define MINION_CSR_SATP_ADDRESS 0x180u
#define MINION_CSR_SATP_BYTE_ADDRESS 0xc00u
/* Register: minion_csr.mstatus                                            */
#define MINION_CSR_MSTATUS_ADDRESS 0x300u
#define MINION_CSR_MSTATUS_BYTE_ADDRESS 0x1800u
/* Register: minion_csr.misa                                               */
#define MINION_CSR_MISA_ADDRESS 0x301u
#define MINION_CSR_MISA_BYTE_ADDRESS 0x1808u
/* Register: minion_csr.medeleg                                            */
#define MINION_CSR_MEDELEG_ADDRESS 0x302u
#define MINION_CSR_MEDELEG_BYTE_ADDRESS 0x1810u
/* Register: minion_csr.mideleg                                            */
#define MINION_CSR_MIDELEG_ADDRESS 0x303u
#define MINION_CSR_MIDELEG_BYTE_ADDRESS 0x1818u
/* Register: minion_csr.mie                                                */
#define MINION_CSR_MIE_ADDRESS 0x304u
#define MINION_CSR_MIE_BYTE_ADDRESS 0x1820u
/* Register: minion_csr.mtvec                                              */
#define MINION_CSR_MTVEC_ADDRESS 0x305u
#define MINION_CSR_MTVEC_BYTE_ADDRESS 0x1828u
/* Register: minion_csr.mcounteren                                         */
#define MINION_CSR_MCOUNTEREN_ADDRESS 0x306u
#define MINION_CSR_MCOUNTEREN_BYTE_ADDRESS 0x1830u
/* Register: minion_csr.mhpmevent3                                         */
#define MINION_CSR_MHPMEVENT3_ADDRESS 0x323u
#define MINION_CSR_MHPMEVENT3_BYTE_ADDRESS 0x1918u
/* Register: minion_csr.mhpmevent4                                         */
#define MINION_CSR_MHPMEVENT4_ADDRESS 0x324u
#define MINION_CSR_MHPMEVENT4_BYTE_ADDRESS 0x1920u
/* Register: minion_csr.mhpmevent5                                         */
#define MINION_CSR_MHPMEVENT5_ADDRESS 0x325u
#define MINION_CSR_MHPMEVENT5_BYTE_ADDRESS 0x1928u
/* Register: minion_csr.mhpmevent6                                         */
#define MINION_CSR_MHPMEVENT6_ADDRESS 0x326u
#define MINION_CSR_MHPMEVENT6_BYTE_ADDRESS 0x1930u
/* Register: minion_csr.mhpmevent7                                         */
#define MINION_CSR_MHPMEVENT7_ADDRESS 0x327u
#define MINION_CSR_MHPMEVENT7_BYTE_ADDRESS 0x1938u
/* Register: minion_csr.mhpmevent8                                         */
#define MINION_CSR_MHPMEVENT8_ADDRESS 0x328u
#define MINION_CSR_MHPMEVENT8_BYTE_ADDRESS 0x1940u
/* Register: minion_csr.mhpmevent9                                         */
#define MINION_CSR_MHPMEVENT9_ADDRESS 0x329u
#define MINION_CSR_MHPMEVENT9_BYTE_ADDRESS 0x1948u
/* Register: minion_csr.mhpmevent10                                        */
#define MINION_CSR_MHPMEVENT10_ADDRESS 0x32au
#define MINION_CSR_MHPMEVENT10_BYTE_ADDRESS 0x1950u
/* Register: minion_csr.mhpmevent11                                        */
#define MINION_CSR_MHPMEVENT11_ADDRESS 0x32bu
#define MINION_CSR_MHPMEVENT11_BYTE_ADDRESS 0x1958u
/* Register: minion_csr.mhpmevent12                                        */
#define MINION_CSR_MHPMEVENT12_ADDRESS 0x32cu
#define MINION_CSR_MHPMEVENT12_BYTE_ADDRESS 0x1960u
/* Register: minion_csr.mhpmevent13                                        */
#define MINION_CSR_MHPMEVENT13_ADDRESS 0x32du
#define MINION_CSR_MHPMEVENT13_BYTE_ADDRESS 0x1968u
/* Register: minion_csr.mhpmevent14                                        */
#define MINION_CSR_MHPMEVENT14_ADDRESS 0x32eu
#define MINION_CSR_MHPMEVENT14_BYTE_ADDRESS 0x1970u
/* Register: minion_csr.mhpmevent15                                        */
#define MINION_CSR_MHPMEVENT15_ADDRESS 0x32fu
#define MINION_CSR_MHPMEVENT15_BYTE_ADDRESS 0x1978u
/* Register: minion_csr.mhpmevent16                                        */
#define MINION_CSR_MHPMEVENT16_ADDRESS 0x330u
#define MINION_CSR_MHPMEVENT16_BYTE_ADDRESS 0x1980u
/* Register: minion_csr.mhpmevent17                                        */
#define MINION_CSR_MHPMEVENT17_ADDRESS 0x331u
#define MINION_CSR_MHPMEVENT17_BYTE_ADDRESS 0x1988u
/* Register: minion_csr.mhpmevent18                                        */
#define MINION_CSR_MHPMEVENT18_ADDRESS 0x332u
#define MINION_CSR_MHPMEVENT18_BYTE_ADDRESS 0x1990u
/* Register: minion_csr.mhpmevent19                                        */
#define MINION_CSR_MHPMEVENT19_ADDRESS 0x333u
#define MINION_CSR_MHPMEVENT19_BYTE_ADDRESS 0x1998u
/* Register: minion_csr.mhpmevent20                                        */
#define MINION_CSR_MHPMEVENT20_ADDRESS 0x334u
#define MINION_CSR_MHPMEVENT20_BYTE_ADDRESS 0x19a0u
/* Register: minion_csr.mhpmevent21                                        */
#define MINION_CSR_MHPMEVENT21_ADDRESS 0x335u
#define MINION_CSR_MHPMEVENT21_BYTE_ADDRESS 0x19a8u
/* Register: minion_csr.mhpmevent22                                        */
#define MINION_CSR_MHPMEVENT22_ADDRESS 0x336u
#define MINION_CSR_MHPMEVENT22_BYTE_ADDRESS 0x19b0u
/* Register: minion_csr.mhpmevent23                                        */
#define MINION_CSR_MHPMEVENT23_ADDRESS 0x337u
#define MINION_CSR_MHPMEVENT23_BYTE_ADDRESS 0x19b8u
/* Register: minion_csr.mhpmevent24                                        */
#define MINION_CSR_MHPMEVENT24_ADDRESS 0x338u
#define MINION_CSR_MHPMEVENT24_BYTE_ADDRESS 0x19c0u
/* Register: minion_csr.mhpmevent25                                        */
#define MINION_CSR_MHPMEVENT25_ADDRESS 0x339u
#define MINION_CSR_MHPMEVENT25_BYTE_ADDRESS 0x19c8u
/* Register: minion_csr.mhpmevent26                                        */
#define MINION_CSR_MHPMEVENT26_ADDRESS 0x33au
#define MINION_CSR_MHPMEVENT26_BYTE_ADDRESS 0x19d0u
/* Register: minion_csr.mhpmevent27                                        */
#define MINION_CSR_MHPMEVENT27_ADDRESS 0x33bu
#define MINION_CSR_MHPMEVENT27_BYTE_ADDRESS 0x19d8u
/* Register: minion_csr.mhpmevent28                                        */
#define MINION_CSR_MHPMEVENT28_ADDRESS 0x33cu
#define MINION_CSR_MHPMEVENT28_BYTE_ADDRESS 0x19e0u
/* Register: minion_csr.mhpmevent29                                        */
#define MINION_CSR_MHPMEVENT29_ADDRESS 0x33du
#define MINION_CSR_MHPMEVENT29_BYTE_ADDRESS 0x19e8u
/* Register: minion_csr.mhpmevent30                                        */
#define MINION_CSR_MHPMEVENT30_ADDRESS 0x33eu
#define MINION_CSR_MHPMEVENT30_BYTE_ADDRESS 0x19f0u
/* Register: minion_csr.mhpmevent31                                        */
#define MINION_CSR_MHPMEVENT31_ADDRESS 0x33fu
#define MINION_CSR_MHPMEVENT31_BYTE_ADDRESS 0x19f8u
/* Register: minion_csr.mscratch                                           */
#define MINION_CSR_MSCRATCH_ADDRESS 0x340u
#define MINION_CSR_MSCRATCH_BYTE_ADDRESS 0x1a00u
/* Register: minion_csr.mepc                                               */
#define MINION_CSR_MEPC_ADDRESS 0x341u
#define MINION_CSR_MEPC_BYTE_ADDRESS 0x1a08u
/* Register: minion_csr.mcause                                             */
#define MINION_CSR_MCAUSE_ADDRESS 0x342u
#define MINION_CSR_MCAUSE_BYTE_ADDRESS 0x1a10u
/* Register: minion_csr.mtval                                              */
#define MINION_CSR_MTVAL_ADDRESS 0x343u
#define MINION_CSR_MTVAL_BYTE_ADDRESS 0x1a18u
/* Register: minion_csr.mip                                                */
#define MINION_CSR_MIP_ADDRESS 0x344u
#define MINION_CSR_MIP_BYTE_ADDRESS 0x1a20u
/* Register: minion_csr.pmpcfg0                                            */
#define MINION_CSR_PMPCFG0_ADDRESS 0x3a0u
#define MINION_CSR_PMPCFG0_BYTE_ADDRESS 0x1d00u
/* Register: minion_csr.pmpcfg2                                            */
#define MINION_CSR_PMPCFG2_ADDRESS 0x3a2u
#define MINION_CSR_PMPCFG2_BYTE_ADDRESS 0x1d10u
/* Register: minion_csr.pmpaddr0                                           */
#define MINION_CSR_PMPADDR0_ADDRESS 0x3b0u
#define MINION_CSR_PMPADDR0_BYTE_ADDRESS 0x1d80u
/* Register: minion_csr.pmpaddr1                                           */
#define MINION_CSR_PMPADDR1_ADDRESS 0x3b1u
#define MINION_CSR_PMPADDR1_BYTE_ADDRESS 0x1d88u
/* Register: minion_csr.pmpaddr2                                           */
#define MINION_CSR_PMPADDR2_ADDRESS 0x3b2u
#define MINION_CSR_PMPADDR2_BYTE_ADDRESS 0x1d90u
/* Register: minion_csr.pmpaddr3                                           */
#define MINION_CSR_PMPADDR3_ADDRESS 0x3b3u
#define MINION_CSR_PMPADDR3_BYTE_ADDRESS 0x1d98u
/* Register: minion_csr.pmpaddr4                                           */
#define MINION_CSR_PMPADDR4_ADDRESS 0x3b4u
#define MINION_CSR_PMPADDR4_BYTE_ADDRESS 0x1da0u
/* Register: minion_csr.pmpaddr5                                           */
#define MINION_CSR_PMPADDR5_ADDRESS 0x3b5u
#define MINION_CSR_PMPADDR5_BYTE_ADDRESS 0x1da8u
/* Register: minion_csr.pmpaddr6                                           */
#define MINION_CSR_PMPADDR6_ADDRESS 0x3b6u
#define MINION_CSR_PMPADDR6_BYTE_ADDRESS 0x1db0u
/* Register: minion_csr.pmpaddr7                                           */
#define MINION_CSR_PMPADDR7_ADDRESS 0x3b7u
#define MINION_CSR_PMPADDR7_BYTE_ADDRESS 0x1db8u
/* Register: minion_csr.pmpaddr8                                           */
#define MINION_CSR_PMPADDR8_ADDRESS 0x3b8u
#define MINION_CSR_PMPADDR8_BYTE_ADDRESS 0x1dc0u
/* Register: minion_csr.pmpaddr9                                           */
#define MINION_CSR_PMPADDR9_ADDRESS 0x3b9u
#define MINION_CSR_PMPADDR9_BYTE_ADDRESS 0x1dc8u
/* Register: minion_csr.pmpaddr10                                          */
#define MINION_CSR_PMPADDR10_ADDRESS 0x3bau
#define MINION_CSR_PMPADDR10_BYTE_ADDRESS 0x1dd0u
/* Register: minion_csr.pmpaddr11                                          */
#define MINION_CSR_PMPADDR11_ADDRESS 0x3bbu
#define MINION_CSR_PMPADDR11_BYTE_ADDRESS 0x1dd8u
/* Register: minion_csr.pmpaddr12                                          */
#define MINION_CSR_PMPADDR12_ADDRESS 0x3bcu
#define MINION_CSR_PMPADDR12_BYTE_ADDRESS 0x1de0u
/* Register: minion_csr.pmpaddr13                                          */
#define MINION_CSR_PMPADDR13_ADDRESS 0x3bdu
#define MINION_CSR_PMPADDR13_BYTE_ADDRESS 0x1de8u
/* Register: minion_csr.pmpaddr14                                          */
#define MINION_CSR_PMPADDR14_ADDRESS 0x3beu
#define MINION_CSR_PMPADDR14_BYTE_ADDRESS 0x1df0u
/* Register: minion_csr.pmpaddr15                                          */
#define MINION_CSR_PMPADDR15_ADDRESS 0x3bfu
#define MINION_CSR_PMPADDR15_BYTE_ADDRESS 0x1df8u
/* Register: minion_csr.tselect                                            */
#define MINION_CSR_TSELECT_ADDRESS 0x7a0u
#define MINION_CSR_TSELECT_BYTE_ADDRESS 0x3d00u
/* Register: minion_csr.tdata1                                             */
#define MINION_CSR_TDATA1_ADDRESS 0x7a1u
#define MINION_CSR_TDATA1_BYTE_ADDRESS 0x3d08u
/* Register: minion_csr.tdata2                                             */
#define MINION_CSR_TDATA2_ADDRESS 0x7a2u
#define MINION_CSR_TDATA2_BYTE_ADDRESS 0x3d10u
/* Register: minion_csr.tdata3                                             */
#define MINION_CSR_TDATA3_ADDRESS 0x7a3u
#define MINION_CSR_TDATA3_BYTE_ADDRESS 0x3d18u
/* Register: minion_csr.tinfo                                              */
#define MINION_CSR_TINFO_ADDRESS 0x7a4u
#define MINION_CSR_TINFO_BYTE_ADDRESS 0x3d20u
/* Register: minion_csr.dcsr                                               */
#define MINION_CSR_DCSR_ADDRESS 0x7b0u
#define MINION_CSR_DCSR_BYTE_ADDRESS 0x3d80u
/* Register: minion_csr.dpc                                                */
#define MINION_CSR_DPC_ADDRESS 0x7b1u
#define MINION_CSR_DPC_BYTE_ADDRESS 0x3d88u
/* Register: minion_csr.dscratch0                                          */
#define MINION_CSR_DSCRATCH0_ADDRESS 0x7b2u
#define MINION_CSR_DSCRATCH0_BYTE_ADDRESS 0x3d90u
/* Register: minion_csr.ddata0                                             */
#define MINION_CSR_DDATA0_ADDRESS 0x7b8u
#define MINION_CSR_DDATA0_BYTE_ADDRESS 0x3dc0u
/* Register: minion_csr.matp                                               */
#define MINION_CSR_MATP_ADDRESS 0x7c0u
#define MINION_CSR_MATP_BYTE_ADDRESS 0x3e00u
/* Register: minion_csr.minstmask                                          */
#define MINION_CSR_MINSTMASK_ADDRESS 0x7cdu
#define MINION_CSR_MINSTMASK_BYTE_ADDRESS 0x3e68u
/* Register: minion_csr.minstmatch                                         */
#define MINION_CSR_MINSTMATCH_ADDRESS 0x7ceu
#define MINION_CSR_MINSTMATCH_BYTE_ADDRESS 0x3e70u
/* Register: minion_csr.amofence_ctrl                                      */
#define MINION_CSR_AMOFENCE_CTRL_ADDRESS 0x7cfu
#define MINION_CSR_AMOFENCE_CTRL_BYTE_ADDRESS 0x3e78u
/* Register: minion_csr.cacheInvalidate                                    */
#define MINION_CSR_CACHEINVALIDATE_ADDRESS 0x7d0u
#define MINION_CSR_CACHEINVALIDATE_BYTE_ADDRESS 0x3e80u
/* Register: minion_csr.msleep_txfma_27                                    */
#define MINION_CSR_MSLEEP_TXFMA_27_ADDRESS 0x7d1u
#define MINION_CSR_MSLEEP_TXFMA_27_BYTE_ADDRESS 0x3e88u
/* Register: minion_csr.menable_shadows                                    */
#define MINION_CSR_MENABLE_SHADOWS_ADDRESS 0x7d2u
#define MINION_CSR_MENABLE_SHADOWS_BYTE_ADDRESS 0x3e90u
/* Register: minion_csr.excl_mode                                          */
#define MINION_CSR_EXCL_MODE_ADDRESS 0x7d3u
#define MINION_CSR_EXCL_MODE_BYTE_ADDRESS 0x3e98u
/* Register: minion_csr.mtxfma_sleep_traps                                 */
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_ADDRESS 0x7d4u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_BYTE_ADDRESS 0x3ea0u
/* Register: minion_csr.mbusaddr                                           */
#define MINION_CSR_MBUSADDR_ADDRESS 0x7d5u
#define MINION_CSR_MBUSADDR_BYTE_ADDRESS 0x3ea8u
/* Register: minion_csr.mbuspc                                             */
#define MINION_CSR_MBUSPC_ADDRESS 0x7d6u
#define MINION_CSR_MBUSPC_BYTE_ADDRESS 0x3eb0u
/* Register: minion_csr.mcache_control                                     */
#define MINION_CSR_MCACHE_CONTROL_ADDRESS 0x7e0u
#define MINION_CSR_MCACHE_CONTROL_BYTE_ADDRESS 0x3f00u
/* Register: minion_csr.co_evict_sw                                        */
#define MINION_CSR_CO_EVICT_SW_ADDRESS 0x7f9u
#define MINION_CSR_CO_EVICT_SW_BYTE_ADDRESS 0x3fc8u
/* Register: minion_csr.co_flush_sw                                        */
#define MINION_CSR_CO_FLUSH_SW_ADDRESS 0x7fbu
#define MINION_CSR_CO_FLUSH_SW_BYTE_ADDRESS 0x3fd8u
/* Register: minion_csr.co_lock_sw                                         */
#define MINION_CSR_CO_LOCK_SW_ADDRESS 0x7fdu
#define MINION_CSR_CO_LOCK_SW_BYTE_ADDRESS 0x3fe8u
/* Register: minion_csr.co_unlock_sw                                       */
#define MINION_CSR_CO_UNLOCK_SW_ADDRESS 0x7ffu
#define MINION_CSR_CO_UNLOCK_SW_BYTE_ADDRESS 0x3ff8u
/* Register: minion_csr.tensor_reduce                                      */
#define MINION_CSR_TENSOR_REDUCE_ADDRESS 0x800u
#define MINION_CSR_TENSOR_REDUCE_BYTE_ADDRESS 0x4000u
/* Register: minion_csr.tensor_fma                                         */
#define MINION_CSR_TENSOR_FMA_ADDRESS 0x801u
#define MINION_CSR_TENSOR_FMA_BYTE_ADDRESS 0x4008u
/* Register: minion_csr.tensor_conv_size                                   */
#define MINION_CSR_TENSOR_CONV_SIZE_ADDRESS 0x802u
#define MINION_CSR_TENSOR_CONV_SIZE_BYTE_ADDRESS 0x4010u
/* Register: minion_csr.tensor_conv_ctrl                                   */
#define MINION_CSR_TENSOR_CONV_CTRL_ADDRESS 0x803u
#define MINION_CSR_TENSOR_CONV_CTRL_BYTE_ADDRESS 0x4018u
/* Register: minion_csr.tensor_cooperation                                 */
#define MINION_CSR_TENSOR_COOPERATION_ADDRESS 0x804u
#define MINION_CSR_TENSOR_COOPERATION_BYTE_ADDRESS 0x4020u
/* Register: minion_csr.tensor_mask                                        */
#define MINION_CSR_TENSOR_MASK_ADDRESS 0x805u
#define MINION_CSR_TENSOR_MASK_BYTE_ADDRESS 0x4028u
/* Register: minion_csr.tensor_quant                                       */
#define MINION_CSR_TENSOR_QUANT_ADDRESS 0x806u
#define MINION_CSR_TENSOR_QUANT_BYTE_ADDRESS 0x4030u
/* Register: minion_csr.tex_send                                           */
#define MINION_CSR_TEX_SEND_ADDRESS 0x807u
#define MINION_CSR_TEX_SEND_BYTE_ADDRESS 0x4038u
/* Register: minion_csr.tensor_error                                       */
#define MINION_CSR_TENSOR_ERROR_ADDRESS 0x808u
#define MINION_CSR_TENSOR_ERROR_BYTE_ADDRESS 0x4040u
/* Register: minion_csr.ucache_control                                     */
#define MINION_CSR_UCACHE_CONTROL_ADDRESS 0x810u
#define MINION_CSR_UCACHE_CONTROL_BYTE_ADDRESS 0x4080u
/* Register: minion_csr.co_prefetch_va                                     */
#define MINION_CSR_CO_PREFETCH_VA_ADDRESS 0x81fu
#define MINION_CSR_CO_PREFETCH_VA_BYTE_ADDRESS 0x40f8u
/* Register: minion_csr.flb                                                */
#define MINION_CSR_FLB_ADDRESS 0x820u
#define MINION_CSR_FLB_BYTE_ADDRESS 0x4100u
/* Register: minion_csr.fcc                                                */
#define MINION_CSR_FCC_ADDRESS 0x821u
#define MINION_CSR_FCC_BYTE_ADDRESS 0x4108u
/* Register: minion_csr.stall                                              */
#define MINION_CSR_STALL_ADDRESS 0x822u
#define MINION_CSR_STALL_BYTE_ADDRESS 0x4110u
/* Register: minion_csr.tensor_wait                                        */
#define MINION_CSR_TENSOR_WAIT_ADDRESS 0x830u
#define MINION_CSR_TENSOR_WAIT_BYTE_ADDRESS 0x4180u
/* Register: minion_csr.tensor_load                                        */
#define MINION_CSR_TENSOR_LOAD_ADDRESS 0x83fu
#define MINION_CSR_TENSOR_LOAD_BYTE_ADDRESS 0x41f8u
/* Register: minion_csr.gsc_progress                                       */
#define MINION_CSR_GSC_PROGRESS_ADDRESS 0x840u
#define MINION_CSR_GSC_PROGRESS_BYTE_ADDRESS 0x4200u
/* Register: minion_csr.tensor_load_l2scp                                  */
#define MINION_CSR_TENSOR_LOAD_L2SCP_ADDRESS 0x85fu
#define MINION_CSR_TENSOR_LOAD_L2SCP_BYTE_ADDRESS 0x42f8u
/* Register: minion_csr.tensor_store                                       */
#define MINION_CSR_TENSOR_STORE_ADDRESS 0x87fu
#define MINION_CSR_TENSOR_STORE_BYTE_ADDRESS 0x43f8u
/* Register: minion_csr.co_evict_va                                        */
#define MINION_CSR_CO_EVICT_VA_ADDRESS 0x89fu
#define MINION_CSR_CO_EVICT_VA_BYTE_ADDRESS 0x44f8u
/* Register: minion_csr.co_flush_va                                        */
#define MINION_CSR_CO_FLUSH_VA_ADDRESS 0x8bfu
#define MINION_CSR_CO_FLUSH_VA_BYTE_ADDRESS 0x45f8u
/* Register: minion_csr.umsg_port0                                         */
#define MINION_CSR_UMSG_PORT0_ADDRESS 0x8ccu
#define MINION_CSR_UMSG_PORT0_BYTE_ADDRESS 0x4660u
/* Register: minion_csr.umsg_port1                                         */
#define MINION_CSR_UMSG_PORT1_ADDRESS 0x8cdu
#define MINION_CSR_UMSG_PORT1_BYTE_ADDRESS 0x4668u
/* Register: minion_csr.umsg_port2                                         */
#define MINION_CSR_UMSG_PORT2_ADDRESS 0x8ceu
#define MINION_CSR_UMSG_PORT2_BYTE_ADDRESS 0x4670u
/* Register: minion_csr.umsg_port3                                         */
#define MINION_CSR_UMSG_PORT3_ADDRESS 0x8cfu
#define MINION_CSR_UMSG_PORT3_BYTE_ADDRESS 0x4678u
/* Register: minion_csr.validation0                                        */
#define MINION_CSR_VALIDATION0_ADDRESS 0x8d0u
#define MINION_CSR_VALIDATION0_BYTE_ADDRESS 0x4680u
/* Register: minion_csr.validation1                                        */
#define MINION_CSR_VALIDATION1_ADDRESS 0x8d1u
#define MINION_CSR_VALIDATION1_BYTE_ADDRESS 0x4688u
/* Register: minion_csr.validation2                                        */
#define MINION_CSR_VALIDATION2_ADDRESS 0x8d2u
#define MINION_CSR_VALIDATION2_BYTE_ADDRESS 0x4690u
/* Register: minion_csr.validation3                                        */
#define MINION_CSR_VALIDATION3_ADDRESS 0x8d3u
#define MINION_CSR_VALIDATION3_BYTE_ADDRESS 0x4698u
/* Register: minion_csr.sleep_txfma_27                                     */
#define MINION_CSR_SLEEP_TXFMA_27_ADDRESS 0x8d5u
#define MINION_CSR_SLEEP_TXFMA_27_BYTE_ADDRESS 0x46a8u
/* Register: minion_csr.co_lock_va                                         */
#define MINION_CSR_CO_LOCK_VA_ADDRESS 0x8dfu
#define MINION_CSR_CO_LOCK_VA_BYTE_ADDRESS 0x46f8u
/* Register: minion_csr.co_unlock_va                                       */
#define MINION_CSR_CO_UNLOCK_VA_ADDRESS 0x8ffu
#define MINION_CSR_CO_UNLOCK_VA_BYTE_ADDRESS 0x47f8u
/* Register: minion_csr.smsg_port0                                         */
#define MINION_CSR_SMSG_PORT0_ADDRESS 0x9ccu
#define MINION_CSR_SMSG_PORT0_BYTE_ADDRESS 0x4e60u
/* Register: minion_csr.smsg_port1                                         */
#define MINION_CSR_SMSG_PORT1_ADDRESS 0x9cdu
#define MINION_CSR_SMSG_PORT1_BYTE_ADDRESS 0x4e68u
/* Register: minion_csr.smsg_port2                                         */
#define MINION_CSR_SMSG_PORT2_ADDRESS 0x9ceu
#define MINION_CSR_SMSG_PORT2_BYTE_ADDRESS 0x4e70u
/* Register: minion_csr.smsg_port3                                         */
#define MINION_CSR_SMSG_PORT3_ADDRESS 0x9cfu
#define MINION_CSR_SMSG_PORT3_BYTE_ADDRESS 0x4e78u
/* Register: minion_csr.mcycle                                             */
#define MINION_CSR_MCYCLE_ADDRESS 0xb00u
#define MINION_CSR_MCYCLE_BYTE_ADDRESS 0x5800u
/* Register: minion_csr.minstret                                           */
#define MINION_CSR_MINSTRET_ADDRESS 0xb02u
#define MINION_CSR_MINSTRET_BYTE_ADDRESS 0x5810u
/* Register: minion_csr.mhpmcounter3                                       */
#define MINION_CSR_MHPMCOUNTER3_ADDRESS 0xb03u
#define MINION_CSR_MHPMCOUNTER3_BYTE_ADDRESS 0x5818u
/* Register: minion_csr.mhpmcounter4                                       */
#define MINION_CSR_MHPMCOUNTER4_ADDRESS 0xb04u
#define MINION_CSR_MHPMCOUNTER4_BYTE_ADDRESS 0x5820u
/* Register: minion_csr.mhpmcounter5                                       */
#define MINION_CSR_MHPMCOUNTER5_ADDRESS 0xb05u
#define MINION_CSR_MHPMCOUNTER5_BYTE_ADDRESS 0x5828u
/* Register: minion_csr.mhpmcounter6                                       */
#define MINION_CSR_MHPMCOUNTER6_ADDRESS 0xb06u
#define MINION_CSR_MHPMCOUNTER6_BYTE_ADDRESS 0x5830u
/* Register: minion_csr.mhpmcounter7                                       */
#define MINION_CSR_MHPMCOUNTER7_ADDRESS 0xb07u
#define MINION_CSR_MHPMCOUNTER7_BYTE_ADDRESS 0x5838u
/* Register: minion_csr.mhpmcounter8                                       */
#define MINION_CSR_MHPMCOUNTER8_ADDRESS 0xb08u
#define MINION_CSR_MHPMCOUNTER8_BYTE_ADDRESS 0x5840u
/* Register: minion_csr.mhpmcounter9                                       */
#define MINION_CSR_MHPMCOUNTER9_ADDRESS 0xb09u
#define MINION_CSR_MHPMCOUNTER9_BYTE_ADDRESS 0x5848u
/* Register: minion_csr.mhpmcounter10                                      */
#define MINION_CSR_MHPMCOUNTER10_ADDRESS 0xb0au
#define MINION_CSR_MHPMCOUNTER10_BYTE_ADDRESS 0x5850u
/* Register: minion_csr.mhpmcounter11                                      */
#define MINION_CSR_MHPMCOUNTER11_ADDRESS 0xb0bu
#define MINION_CSR_MHPMCOUNTER11_BYTE_ADDRESS 0x5858u
/* Register: minion_csr.mhpmcounter12                                      */
#define MINION_CSR_MHPMCOUNTER12_ADDRESS 0xb0cu
#define MINION_CSR_MHPMCOUNTER12_BYTE_ADDRESS 0x5860u
/* Register: minion_csr.mhpmcounter13                                      */
#define MINION_CSR_MHPMCOUNTER13_ADDRESS 0xb0du
#define MINION_CSR_MHPMCOUNTER13_BYTE_ADDRESS 0x5868u
/* Register: minion_csr.mhpmcounter14                                      */
#define MINION_CSR_MHPMCOUNTER14_ADDRESS 0xb0eu
#define MINION_CSR_MHPMCOUNTER14_BYTE_ADDRESS 0x5870u
/* Register: minion_csr.mhpmcounter15                                      */
#define MINION_CSR_MHPMCOUNTER15_ADDRESS 0xb0fu
#define MINION_CSR_MHPMCOUNTER15_BYTE_ADDRESS 0x5878u
/* Register: minion_csr.mhpmcounter16                                      */
#define MINION_CSR_MHPMCOUNTER16_ADDRESS 0xb10u
#define MINION_CSR_MHPMCOUNTER16_BYTE_ADDRESS 0x5880u
/* Register: minion_csr.mhpmcounter17                                      */
#define MINION_CSR_MHPMCOUNTER17_ADDRESS 0xb11u
#define MINION_CSR_MHPMCOUNTER17_BYTE_ADDRESS 0x5888u
/* Register: minion_csr.mhpmcounter18                                      */
#define MINION_CSR_MHPMCOUNTER18_ADDRESS 0xb12u
#define MINION_CSR_MHPMCOUNTER18_BYTE_ADDRESS 0x5890u
/* Register: minion_csr.mhpmcounter19                                      */
#define MINION_CSR_MHPMCOUNTER19_ADDRESS 0xb13u
#define MINION_CSR_MHPMCOUNTER19_BYTE_ADDRESS 0x5898u
/* Register: minion_csr.mhpmcounter20                                      */
#define MINION_CSR_MHPMCOUNTER20_ADDRESS 0xb14u
#define MINION_CSR_MHPMCOUNTER20_BYTE_ADDRESS 0x58a0u
/* Register: minion_csr.mhpmcounter21                                      */
#define MINION_CSR_MHPMCOUNTER21_ADDRESS 0xb15u
#define MINION_CSR_MHPMCOUNTER21_BYTE_ADDRESS 0x58a8u
/* Register: minion_csr.mhpmcounter22                                      */
#define MINION_CSR_MHPMCOUNTER22_ADDRESS 0xb16u
#define MINION_CSR_MHPMCOUNTER22_BYTE_ADDRESS 0x58b0u
/* Register: minion_csr.mhpmcounter23                                      */
#define MINION_CSR_MHPMCOUNTER23_ADDRESS 0xb17u
#define MINION_CSR_MHPMCOUNTER23_BYTE_ADDRESS 0x58b8u
/* Register: minion_csr.mhpmcounter24                                      */
#define MINION_CSR_MHPMCOUNTER24_ADDRESS 0xb18u
#define MINION_CSR_MHPMCOUNTER24_BYTE_ADDRESS 0x58c0u
/* Register: minion_csr.mhpmcounter25                                      */
#define MINION_CSR_MHPMCOUNTER25_ADDRESS 0xb19u
#define MINION_CSR_MHPMCOUNTER25_BYTE_ADDRESS 0x58c8u
/* Register: minion_csr.mhpmcounter26                                      */
#define MINION_CSR_MHPMCOUNTER26_ADDRESS 0xb1au
#define MINION_CSR_MHPMCOUNTER26_BYTE_ADDRESS 0x58d0u
/* Register: minion_csr.mhpmcounter27                                      */
#define MINION_CSR_MHPMCOUNTER27_ADDRESS 0xb1bu
#define MINION_CSR_MHPMCOUNTER27_BYTE_ADDRESS 0x58d8u
/* Register: minion_csr.mhpmcounter28                                      */
#define MINION_CSR_MHPMCOUNTER28_ADDRESS 0xb1cu
#define MINION_CSR_MHPMCOUNTER28_BYTE_ADDRESS 0x58e0u
/* Register: minion_csr.mhpmcounter29                                      */
#define MINION_CSR_MHPMCOUNTER29_ADDRESS 0xb1du
#define MINION_CSR_MHPMCOUNTER29_BYTE_ADDRESS 0x58e8u
/* Register: minion_csr.mhpmcounter30                                      */
#define MINION_CSR_MHPMCOUNTER30_ADDRESS 0xb1eu
#define MINION_CSR_MHPMCOUNTER30_BYTE_ADDRESS 0x58f0u
/* Register: minion_csr.mhpmcounter31                                      */
#define MINION_CSR_MHPMCOUNTER31_ADDRESS 0xb1fu
#define MINION_CSR_MHPMCOUNTER31_BYTE_ADDRESS 0x58f8u
/* Register: minion_csr.cycle                                              */
#define MINION_CSR_CYCLE_ADDRESS 0xc00u
#define MINION_CSR_CYCLE_BYTE_ADDRESS 0x6000u
/* Register: minion_csr.time                                               */
#define MINION_CSR_TIME_ADDRESS 0xc01u
#define MINION_CSR_TIME_BYTE_ADDRESS 0x6008u
/* Register: minion_csr.instret                                            */
#define MINION_CSR_INSTRET_ADDRESS 0xc02u
#define MINION_CSR_INSTRET_BYTE_ADDRESS 0x6010u
/* Register: minion_csr.hpmcounter3                                        */
#define MINION_CSR_HPMCOUNTER3_ADDRESS 0xc03u
#define MINION_CSR_HPMCOUNTER3_BYTE_ADDRESS 0x6018u
/* Register: minion_csr.hpmcounter4                                        */
#define MINION_CSR_HPMCOUNTER4_ADDRESS 0xc04u
#define MINION_CSR_HPMCOUNTER4_BYTE_ADDRESS 0x6020u
/* Register: minion_csr.hpmcounter5                                        */
#define MINION_CSR_HPMCOUNTER5_ADDRESS 0xc05u
#define MINION_CSR_HPMCOUNTER5_BYTE_ADDRESS 0x6028u
/* Register: minion_csr.hpmcounter6                                        */
#define MINION_CSR_HPMCOUNTER6_ADDRESS 0xc06u
#define MINION_CSR_HPMCOUNTER6_BYTE_ADDRESS 0x6030u
/* Register: minion_csr.hpmcounter7                                        */
#define MINION_CSR_HPMCOUNTER7_ADDRESS 0xc07u
#define MINION_CSR_HPMCOUNTER7_BYTE_ADDRESS 0x6038u
/* Register: minion_csr.hpmcounter8                                        */
#define MINION_CSR_HPMCOUNTER8_ADDRESS 0xc08u
#define MINION_CSR_HPMCOUNTER8_BYTE_ADDRESS 0x6040u
/* Register: minion_csr.hpmcounter9                                        */
#define MINION_CSR_HPMCOUNTER9_ADDRESS 0xc09u
#define MINION_CSR_HPMCOUNTER9_BYTE_ADDRESS 0x6048u
/* Register: minion_csr.hpmcounter10                                       */
#define MINION_CSR_HPMCOUNTER10_ADDRESS 0xc0au
#define MINION_CSR_HPMCOUNTER10_BYTE_ADDRESS 0x6050u
/* Register: minion_csr.hpmcounter11                                       */
#define MINION_CSR_HPMCOUNTER11_ADDRESS 0xc0bu
#define MINION_CSR_HPMCOUNTER11_BYTE_ADDRESS 0x6058u
/* Register: minion_csr.hpmcounter12                                       */
#define MINION_CSR_HPMCOUNTER12_ADDRESS 0xc0cu
#define MINION_CSR_HPMCOUNTER12_BYTE_ADDRESS 0x6060u
/* Register: minion_csr.hpmcounter13                                       */
#define MINION_CSR_HPMCOUNTER13_ADDRESS 0xc0du
#define MINION_CSR_HPMCOUNTER13_BYTE_ADDRESS 0x6068u
/* Register: minion_csr.hpmcounter14                                       */
#define MINION_CSR_HPMCOUNTER14_ADDRESS 0xc0eu
#define MINION_CSR_HPMCOUNTER14_BYTE_ADDRESS 0x6070u
/* Register: minion_csr.hpmcounter15                                       */
#define MINION_CSR_HPMCOUNTER15_ADDRESS 0xc0fu
#define MINION_CSR_HPMCOUNTER15_BYTE_ADDRESS 0x6078u
/* Register: minion_csr.hpmcounter16                                       */
#define MINION_CSR_HPMCOUNTER16_ADDRESS 0xc10u
#define MINION_CSR_HPMCOUNTER16_BYTE_ADDRESS 0x6080u
/* Register: minion_csr.hpmcounter17                                       */
#define MINION_CSR_HPMCOUNTER17_ADDRESS 0xc11u
#define MINION_CSR_HPMCOUNTER17_BYTE_ADDRESS 0x6088u
/* Register: minion_csr.hpmcounter18                                       */
#define MINION_CSR_HPMCOUNTER18_ADDRESS 0xc12u
#define MINION_CSR_HPMCOUNTER18_BYTE_ADDRESS 0x6090u
/* Register: minion_csr.hpmcounter19                                       */
#define MINION_CSR_HPMCOUNTER19_ADDRESS 0xc13u
#define MINION_CSR_HPMCOUNTER19_BYTE_ADDRESS 0x6098u
/* Register: minion_csr.hpmcounter20                                       */
#define MINION_CSR_HPMCOUNTER20_ADDRESS 0xc14u
#define MINION_CSR_HPMCOUNTER20_BYTE_ADDRESS 0x60a0u
/* Register: minion_csr.hpmcounter21                                       */
#define MINION_CSR_HPMCOUNTER21_ADDRESS 0xc15u
#define MINION_CSR_HPMCOUNTER21_BYTE_ADDRESS 0x60a8u
/* Register: minion_csr.hpmcounter22                                       */
#define MINION_CSR_HPMCOUNTER22_ADDRESS 0xc16u
#define MINION_CSR_HPMCOUNTER22_BYTE_ADDRESS 0x60b0u
/* Register: minion_csr.hpmcounter23                                       */
#define MINION_CSR_HPMCOUNTER23_ADDRESS 0xc17u
#define MINION_CSR_HPMCOUNTER23_BYTE_ADDRESS 0x60b8u
/* Register: minion_csr.hpmcounter24                                       */
#define MINION_CSR_HPMCOUNTER24_ADDRESS 0xc18u
#define MINION_CSR_HPMCOUNTER24_BYTE_ADDRESS 0x60c0u
/* Register: minion_csr.hpmcounter25                                       */
#define MINION_CSR_HPMCOUNTER25_ADDRESS 0xc19u
#define MINION_CSR_HPMCOUNTER25_BYTE_ADDRESS 0x60c8u
/* Register: minion_csr.hpmcounter26                                       */
#define MINION_CSR_HPMCOUNTER26_ADDRESS 0xc1au
#define MINION_CSR_HPMCOUNTER26_BYTE_ADDRESS 0x60d0u
/* Register: minion_csr.hpmcounter27                                       */
#define MINION_CSR_HPMCOUNTER27_ADDRESS 0xc1bu
#define MINION_CSR_HPMCOUNTER27_BYTE_ADDRESS 0x60d8u
/* Register: minion_csr.hpmcounter28                                       */
#define MINION_CSR_HPMCOUNTER28_ADDRESS 0xc1cu
#define MINION_CSR_HPMCOUNTER28_BYTE_ADDRESS 0x60e0u
/* Register: minion_csr.hpmcounter29                                       */
#define MINION_CSR_HPMCOUNTER29_ADDRESS 0xc1du
#define MINION_CSR_HPMCOUNTER29_BYTE_ADDRESS 0x60e8u
/* Register: minion_csr.hpmcounter30                                       */
#define MINION_CSR_HPMCOUNTER30_ADDRESS 0xc1eu
#define MINION_CSR_HPMCOUNTER30_BYTE_ADDRESS 0x60f0u
/* Register: minion_csr.hpmcounter31                                       */
#define MINION_CSR_HPMCOUNTER31_ADDRESS 0xc1fu
#define MINION_CSR_HPMCOUNTER31_BYTE_ADDRESS 0x60f8u
/* Register: minion_csr.nb_fcc                                             */
#define MINION_CSR_NB_FCC_ADDRESS 0xcc0u
#define MINION_CSR_NB_FCC_BYTE_ADDRESS 0x6600u
/* Register: minion_csr.porthead0                                          */
#define MINION_CSR_PORTHEAD0_ADDRESS 0xcc8u
#define MINION_CSR_PORTHEAD0_BYTE_ADDRESS 0x6640u
/* Register: minion_csr.porthead1                                          */
#define MINION_CSR_PORTHEAD1_ADDRESS 0xcc9u
#define MINION_CSR_PORTHEAD1_BYTE_ADDRESS 0x6648u
/* Register: minion_csr.porthead2                                          */
#define MINION_CSR_PORTHEAD2_ADDRESS 0xccau
#define MINION_CSR_PORTHEAD2_BYTE_ADDRESS 0x6650u
/* Register: minion_csr.porthead3                                          */
#define MINION_CSR_PORTHEAD3_ADDRESS 0xccbu
#define MINION_CSR_PORTHEAD3_BYTE_ADDRESS 0x6658u
/* Register: minion_csr.portheadnb0                                        */
#define MINION_CSR_PORTHEADNB0_ADDRESS 0xcccu
#define MINION_CSR_PORTHEADNB0_BYTE_ADDRESS 0x6660u
/* Register: minion_csr.portheadnb1                                        */
#define MINION_CSR_PORTHEADNB1_ADDRESS 0xccdu
#define MINION_CSR_PORTHEADNB1_BYTE_ADDRESS 0x6668u
/* Register: minion_csr.portheadnb2                                        */
#define MINION_CSR_PORTHEADNB2_ADDRESS 0xcceu
#define MINION_CSR_PORTHEADNB2_BYTE_ADDRESS 0x6670u
/* Register: minion_csr.portheadnb3                                        */
#define MINION_CSR_PORTHEADNB3_ADDRESS 0xccfu
#define MINION_CSR_PORTHEADNB3_BYTE_ADDRESS 0x6678u
/* Register: minion_csr.hartid                                             */
#define MINION_CSR_HARTID_ADDRESS 0xcd0u
#define MINION_CSR_HARTID_BYTE_ADDRESS 0x6680u
/* Register: minion_csr.mvendorid                                          */
#define MINION_CSR_MVENDORID_ADDRESS 0xf11u
#define MINION_CSR_MVENDORID_BYTE_ADDRESS 0x7888u
/* Register: minion_csr.marchid                                            */
#define MINION_CSR_MARCHID_ADDRESS 0xf12u
#define MINION_CSR_MARCHID_BYTE_ADDRESS 0x7890u
/* Register: minion_csr.mimpid                                             */
#define MINION_CSR_MIMPID_ADDRESS 0xf13u
#define MINION_CSR_MIMPID_BYTE_ADDRESS 0x7898u
/* Register: minion_csr.mhartid                                            */
#define MINION_CSR_MHARTID_ADDRESS 0xf14u
#define MINION_CSR_MHARTID_BYTE_ADDRESS 0x78a0u
/* Register: minion_csr.dcache_debug                                       */
#define MINION_CSR_DCACHE_DEBUG_ADDRESS 0xfc0u
#define MINION_CSR_DCACHE_DEBUG_BYTE_ADDRESS 0x7e00u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: minion_csr                                             */
/* Addressmap template: minion_csr                                         */
/* Source filename: minion_csr.csr, line: 6                                */
#define MINION_CSR_SIZE 0x1000u
#define MINION_CSR_BYTE_SIZE 0x8000u
/* Register member: minion_csr.ustatus                                     */
/* Register type referenced: minion_csr::ustatus                           */
/* Register template referenced: minion_csr::ustatus                       */
#define MINION_CSR_USTATUS_OFFSET 0x0u
#define MINION_CSR_USTATUS_BYTE_OFFSET 0x0u
#define MINION_CSR_USTATUS_READ_ACCESS 1u
#define MINION_CSR_USTATUS_WRITE_ACCESS 0u
#define MINION_CSR_USTATUS_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_USTATUS_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_USTATUS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_USTATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.fflags                                      */
/* Register type referenced: minion_csr::fflags                            */
/* Register template referenced: minion_csr::fflags                        */
#define MINION_CSR_FFLAGS_OFFSET 0x1u
#define MINION_CSR_FFLAGS_BYTE_OFFSET 0x8u
#define MINION_CSR_FFLAGS_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_FFLAGS_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_FFLAGS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_FFLAGS_WRITE_MASK 0x000000008000001full
/* Register member: minion_csr.frm                                         */
/* Register type referenced: minion_csr::frm                               */
/* Register template referenced: minion_csr::frm                           */
#define MINION_CSR_FRM_OFFSET 0x2u
#define MINION_CSR_FRM_BYTE_OFFSET 0x10u
#define MINION_CSR_FRM_READ_ACCESS 1u
#define MINION_CSR_FRM_WRITE_ACCESS 1u
#define MINION_CSR_FRM_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_FRM_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_FRM_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_FRM_WRITE_MASK 0x0000000000000007ull
/* Register member: minion_csr.fcsr                                        */
/* Register type referenced: minion_csr::fcsr                              */
/* Register template referenced: minion_csr::fcsr                          */
#define MINION_CSR_FCSR_OFFSET 0x3u
#define MINION_CSR_FCSR_BYTE_OFFSET 0x18u
#define MINION_CSR_FCSR_READ_ACCESS 1u
#define MINION_CSR_FCSR_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_FCSR_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_FCSR_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_FCSR_WRITE_MASK 0x00000000800000ffull
/* Register member: minion_csr.uie                                         */
/* Register type referenced: minion_csr::uie                               */
/* Register template referenced: minion_csr::uie                           */
#define MINION_CSR_UIE_OFFSET 0x4u
#define MINION_CSR_UIE_BYTE_OFFSET 0x20u
#define MINION_CSR_UIE_READ_ACCESS 1u
#define MINION_CSR_UIE_WRITE_ACCESS 0u
#define MINION_CSR_UIE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_UIE_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_UIE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UIE_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.utvec                                       */
/* Register type referenced: minion_csr::utvec                             */
/* Register template referenced: minion_csr::utvec                         */
#define MINION_CSR_UTVEC_OFFSET 0x5u
#define MINION_CSR_UTVEC_BYTE_OFFSET 0x28u
#define MINION_CSR_UTVEC_READ_ACCESS 1u
#define MINION_CSR_UTVEC_WRITE_ACCESS 0u
#define MINION_CSR_UTVEC_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_UTVEC_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_UTVEC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UTVEC_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.uscratch                                    */
/* Register type referenced: minion_csr::uscratch                          */
/* Register template referenced: minion_csr::uscratch                      */
#define MINION_CSR_USCRATCH_OFFSET 0x40u
#define MINION_CSR_USCRATCH_BYTE_OFFSET 0x200u
#define MINION_CSR_USCRATCH_READ_ACCESS 1u
#define MINION_CSR_USCRATCH_WRITE_ACCESS 0u
#define MINION_CSR_USCRATCH_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_USCRATCH_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_USCRATCH_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_USCRATCH_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.uepc                                        */
/* Register type referenced: minion_csr::uepc                              */
/* Register template referenced: minion_csr::uepc                          */
#define MINION_CSR_UEPC_OFFSET 0x41u
#define MINION_CSR_UEPC_BYTE_OFFSET 0x208u
#define MINION_CSR_UEPC_READ_ACCESS 1u
#define MINION_CSR_UEPC_WRITE_ACCESS 0u
#define MINION_CSR_UEPC_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_UEPC_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_UEPC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UEPC_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.ucause                                      */
/* Register type referenced: minion_csr::ucause                            */
/* Register template referenced: minion_csr::ucause                        */
#define MINION_CSR_UCAUSE_OFFSET 0x42u
#define MINION_CSR_UCAUSE_BYTE_OFFSET 0x210u
#define MINION_CSR_UCAUSE_READ_ACCESS 1u
#define MINION_CSR_UCAUSE_WRITE_ACCESS 0u
#define MINION_CSR_UCAUSE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_UCAUSE_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_UCAUSE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UCAUSE_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.utval                                       */
/* Register type referenced: minion_csr::utval                             */
/* Register template referenced: minion_csr::utval                         */
#define MINION_CSR_UTVAL_OFFSET 0x43u
#define MINION_CSR_UTVAL_BYTE_OFFSET 0x218u
#define MINION_CSR_UTVAL_READ_ACCESS 1u
#define MINION_CSR_UTVAL_WRITE_ACCESS 0u
#define MINION_CSR_UTVAL_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_UTVAL_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_UTVAL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UTVAL_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.uip                                         */
/* Register type referenced: minion_csr::uip                               */
/* Register template referenced: minion_csr::uip                           */
#define MINION_CSR_UIP_OFFSET 0x44u
#define MINION_CSR_UIP_BYTE_OFFSET 0x220u
#define MINION_CSR_UIP_READ_ACCESS 1u
#define MINION_CSR_UIP_WRITE_ACCESS 0u
#define MINION_CSR_UIP_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_UIP_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_UIP_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UIP_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.status                                      */
/* Register type referenced: minion_csr::status                            */
/* Register template referenced: minion_csr::status                        */
#define MINION_CSR_STATUS_OFFSET 0x100u
#define MINION_CSR_STATUS_BYTE_OFFSET 0x800u
#define MINION_CSR_STATUS_READ_ACCESS 1u
#define MINION_CSR_STATUS_WRITE_ACCESS 1u
#define MINION_CSR_STATUS_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_STATUS_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_STATUS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_STATUS_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.sedeleg                                     */
/* Register type referenced: minion_csr::sedeleg                           */
/* Register template referenced: minion_csr::sedeleg                       */
#define MINION_CSR_SEDELEG_OFFSET 0x102u
#define MINION_CSR_SEDELEG_BYTE_OFFSET 0x810u
#define MINION_CSR_SEDELEG_READ_ACCESS 1u
#define MINION_CSR_SEDELEG_WRITE_ACCESS 1u
#define MINION_CSR_SEDELEG_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_SEDELEG_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_SEDELEG_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SEDELEG_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.sideleg                                     */
/* Register type referenced: minion_csr::sideleg                           */
/* Register template referenced: minion_csr::sideleg                       */
#define MINION_CSR_SIDELEG_OFFSET 0x103u
#define MINION_CSR_SIDELEG_BYTE_OFFSET 0x818u
#define MINION_CSR_SIDELEG_READ_ACCESS 1u
#define MINION_CSR_SIDELEG_WRITE_ACCESS 1u
#define MINION_CSR_SIDELEG_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_SIDELEG_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_SIDELEG_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SIDELEG_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.sie                                         */
/* Register type referenced: minion_csr::sie                               */
/* Register template referenced: minion_csr::sie                           */
#define MINION_CSR_SIE_OFFSET 0x104u
#define MINION_CSR_SIE_BYTE_OFFSET 0x820u
#define MINION_CSR_SIE_READ_ACCESS 1u
#define MINION_CSR_SIE_WRITE_ACCESS 1u
#define MINION_CSR_SIE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_SIE_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_SIE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SIE_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.stvec                                       */
/* Register type referenced: minion_csr::stvec                             */
/* Register template referenced: minion_csr::stvec                         */
#define MINION_CSR_STVEC_OFFSET 0x105u
#define MINION_CSR_STVEC_BYTE_OFFSET 0x828u
#define MINION_CSR_STVEC_READ_ACCESS 1u
#define MINION_CSR_STVEC_WRITE_ACCESS 1u
#define MINION_CSR_STVEC_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_STVEC_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_STVEC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_STVEC_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.scounteren                                  */
/* Register type referenced: minion_csr::scounteren                        */
/* Register template referenced: minion_csr::scounteren                    */
#define MINION_CSR_SCOUNTEREN_OFFSET 0x106u
#define MINION_CSR_SCOUNTEREN_BYTE_OFFSET 0x830u
#define MINION_CSR_SCOUNTEREN_READ_ACCESS 1u
#define MINION_CSR_SCOUNTEREN_WRITE_ACCESS 1u
#define MINION_CSR_SCOUNTEREN_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_SCOUNTEREN_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_SCOUNTEREN_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SCOUNTEREN_WRITE_MASK 0x00000000000001ffull
/* Register member: minion_csr.sscratch                                    */
/* Register type referenced: minion_csr::sscratch                          */
/* Register template referenced: minion_csr::sscratch                      */
#define MINION_CSR_SSCRATCH_OFFSET 0x140u
#define MINION_CSR_SSCRATCH_BYTE_OFFSET 0xa00u
#define MINION_CSR_SSCRATCH_READ_ACCESS 1u
#define MINION_CSR_SSCRATCH_WRITE_ACCESS 1u
#define MINION_CSR_SSCRATCH_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SSCRATCH_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.sepc                                        */
/* Register type referenced: minion_csr::sepc                              */
/* Register template referenced: minion_csr::sepc                          */
#define MINION_CSR_SEPC_OFFSET 0x141u
#define MINION_CSR_SEPC_BYTE_OFFSET 0xa08u
#define MINION_CSR_SEPC_READ_ACCESS 1u
#define MINION_CSR_SEPC_WRITE_ACCESS 1u
#define MINION_CSR_SEPC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SEPC_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.scause                                      */
/* Register type referenced: minion_csr::scause                            */
/* Register template referenced: minion_csr::scause                        */
#define MINION_CSR_SCAUSE_OFFSET 0x142u
#define MINION_CSR_SCAUSE_BYTE_OFFSET 0xa10u
#define MINION_CSR_SCAUSE_READ_ACCESS 1u
#define MINION_CSR_SCAUSE_WRITE_ACCESS 1u
#define MINION_CSR_SCAUSE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SCAUSE_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.stval                                       */
/* Register type referenced: minion_csr::stval                             */
/* Register template referenced: minion_csr::stval                         */
#define MINION_CSR_STVAL_OFFSET 0x143u
#define MINION_CSR_STVAL_BYTE_OFFSET 0xa18u
#define MINION_CSR_STVAL_READ_ACCESS 1u
#define MINION_CSR_STVAL_WRITE_ACCESS 1u
#define MINION_CSR_STVAL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_STVAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.sip                                         */
/* Register type referenced: minion_csr::sip                               */
/* Register template referenced: minion_csr::sip                           */
#define MINION_CSR_SIP_OFFSET 0x144u
#define MINION_CSR_SIP_BYTE_OFFSET 0xa20u
#define MINION_CSR_SIP_READ_ACCESS 1u
#define MINION_CSR_SIP_WRITE_ACCESS 1u
#define MINION_CSR_SIP_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SIP_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.satp                                        */
/* Register type referenced: minion_csr::satp                              */
/* Register template referenced: minion_csr::satp                          */
#define MINION_CSR_SATP_OFFSET 0x180u
#define MINION_CSR_SATP_BYTE_OFFSET 0xc00u
#define MINION_CSR_SATP_READ_ACCESS 1u
#define MINION_CSR_SATP_WRITE_ACCESS 1u
#define MINION_CSR_SATP_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_SATP_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_SATP_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SATP_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mstatus                                     */
/* Register type referenced: minion_csr::mstatus                           */
/* Register template referenced: minion_csr::mstatus                       */
#define MINION_CSR_MSTATUS_OFFSET 0x300u
#define MINION_CSR_MSTATUS_BYTE_OFFSET 0x1800u
#define MINION_CSR_MSTATUS_READ_ACCESS 1u
#define MINION_CSR_MSTATUS_WRITE_ACCESS 1u
#define MINION_CSR_MSTATUS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MSTATUS_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.misa                                        */
/* Register type referenced: minion_csr::misa                              */
/* Register template referenced: minion_csr::misa                          */
#define MINION_CSR_MISA_OFFSET 0x301u
#define MINION_CSR_MISA_BYTE_OFFSET 0x1808u
#define MINION_CSR_MISA_READ_ACCESS 1u
#define MINION_CSR_MISA_WRITE_ACCESS 1u
#define MINION_CSR_MISA_RESET_VALUE 0x8000000000941124ull
#define MINION_CSR_MISA_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MISA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MISA_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.medeleg                                     */
/* Register type referenced: minion_csr::medeleg                           */
/* Register template referenced: minion_csr::medeleg                       */
#define MINION_CSR_MEDELEG_OFFSET 0x302u
#define MINION_CSR_MEDELEG_BYTE_OFFSET 0x1810u
#define MINION_CSR_MEDELEG_READ_ACCESS 1u
#define MINION_CSR_MEDELEG_WRITE_ACCESS 1u
#define MINION_CSR_MEDELEG_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MEDELEG_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mideleg                                     */
/* Register type referenced: minion_csr::mideleg                           */
/* Register template referenced: minion_csr::mideleg                       */
#define MINION_CSR_MIDELEG_OFFSET 0x303u
#define MINION_CSR_MIDELEG_BYTE_OFFSET 0x1818u
#define MINION_CSR_MIDELEG_READ_ACCESS 1u
#define MINION_CSR_MIDELEG_WRITE_ACCESS 1u
#define MINION_CSR_MIDELEG_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MIDELEG_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mie                                         */
/* Register type referenced: minion_csr::mie                               */
/* Register template referenced: minion_csr::mie                           */
#define MINION_CSR_MIE_OFFSET 0x304u
#define MINION_CSR_MIE_BYTE_OFFSET 0x1820u
#define MINION_CSR_MIE_READ_ACCESS 1u
#define MINION_CSR_MIE_WRITE_ACCESS 1u
#define MINION_CSR_MIE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MIE_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mtvec                                       */
/* Register type referenced: minion_csr::mtvec                             */
/* Register template referenced: minion_csr::mtvec                         */
#define MINION_CSR_MTVEC_OFFSET 0x305u
#define MINION_CSR_MTVEC_BYTE_OFFSET 0x1828u
#define MINION_CSR_MTVEC_READ_ACCESS 1u
#define MINION_CSR_MTVEC_WRITE_ACCESS 1u
#define MINION_CSR_MTVEC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MTVEC_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mcounteren                                  */
/* Register type referenced: minion_csr::mcounteren                        */
/* Register template referenced: minion_csr::mcounteren                    */
#define MINION_CSR_MCOUNTEREN_OFFSET 0x306u
#define MINION_CSR_MCOUNTEREN_BYTE_OFFSET 0x1830u
#define MINION_CSR_MCOUNTEREN_READ_ACCESS 1u
#define MINION_CSR_MCOUNTEREN_WRITE_ACCESS 1u
#define MINION_CSR_MCOUNTEREN_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MCOUNTEREN_RESET_MASK 0xfffffffffffffe00ull
#define MINION_CSR_MCOUNTEREN_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MCOUNTEREN_WRITE_MASK 0x00000000000001ffull
/* Register member: minion_csr.mhpmevent3                                  */
/* Register type referenced: minion_csr::mhpmevent3                        */
/* Register template referenced: minion_csr::mhpmevent3                    */
#define MINION_CSR_MHPMEVENT3_OFFSET 0x323u
#define MINION_CSR_MHPMEVENT3_BYTE_OFFSET 0x1918u
#define MINION_CSR_MHPMEVENT3_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT3_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent4                                  */
/* Register type referenced: minion_csr::mhpmevent4                        */
/* Register template referenced: minion_csr::mhpmevent4                    */
#define MINION_CSR_MHPMEVENT4_OFFSET 0x324u
#define MINION_CSR_MHPMEVENT4_BYTE_OFFSET 0x1920u
#define MINION_CSR_MHPMEVENT4_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT4_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT4_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT4_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent5                                  */
/* Register type referenced: minion_csr::mhpmevent5                        */
/* Register template referenced: minion_csr::mhpmevent5                    */
#define MINION_CSR_MHPMEVENT5_OFFSET 0x325u
#define MINION_CSR_MHPMEVENT5_BYTE_OFFSET 0x1928u
#define MINION_CSR_MHPMEVENT5_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT5_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT5_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT5_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent6                                  */
/* Register type referenced: minion_csr::mhpmevent6                        */
/* Register template referenced: minion_csr::mhpmevent6                    */
#define MINION_CSR_MHPMEVENT6_OFFSET 0x326u
#define MINION_CSR_MHPMEVENT6_BYTE_OFFSET 0x1930u
#define MINION_CSR_MHPMEVENT6_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT6_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT6_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT6_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent7                                  */
/* Register type referenced: minion_csr::mhpmevent7                        */
/* Register template referenced: minion_csr::mhpmevent7                    */
#define MINION_CSR_MHPMEVENT7_OFFSET 0x327u
#define MINION_CSR_MHPMEVENT7_BYTE_OFFSET 0x1938u
#define MINION_CSR_MHPMEVENT7_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT7_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT7_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT7_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent8                                  */
/* Register type referenced: minion_csr::mhpmevent8                        */
/* Register template referenced: minion_csr::mhpmevent8                    */
#define MINION_CSR_MHPMEVENT8_OFFSET 0x328u
#define MINION_CSR_MHPMEVENT8_BYTE_OFFSET 0x1940u
#define MINION_CSR_MHPMEVENT8_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT8_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT8_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT8_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent9                                  */
/* Register type referenced: minion_csr::mhpmevent9                        */
/* Register template referenced: minion_csr::mhpmevent9                    */
#define MINION_CSR_MHPMEVENT9_OFFSET 0x329u
#define MINION_CSR_MHPMEVENT9_BYTE_OFFSET 0x1948u
#define MINION_CSR_MHPMEVENT9_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT9_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT9_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT9_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent10                                 */
/* Register type referenced: minion_csr::mhpmevent10                       */
/* Register template referenced: minion_csr::mhpmevent10                   */
#define MINION_CSR_MHPMEVENT10_OFFSET 0x32au
#define MINION_CSR_MHPMEVENT10_BYTE_OFFSET 0x1950u
#define MINION_CSR_MHPMEVENT10_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT10_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT10_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT10_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent11                                 */
/* Register type referenced: minion_csr::mhpmevent11                       */
/* Register template referenced: minion_csr::mhpmevent11                   */
#define MINION_CSR_MHPMEVENT11_OFFSET 0x32bu
#define MINION_CSR_MHPMEVENT11_BYTE_OFFSET 0x1958u
#define MINION_CSR_MHPMEVENT11_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT11_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT11_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT11_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent12                                 */
/* Register type referenced: minion_csr::mhpmevent12                       */
/* Register template referenced: minion_csr::mhpmevent12                   */
#define MINION_CSR_MHPMEVENT12_OFFSET 0x32cu
#define MINION_CSR_MHPMEVENT12_BYTE_OFFSET 0x1960u
#define MINION_CSR_MHPMEVENT12_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT12_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT12_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT12_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent13                                 */
/* Register type referenced: minion_csr::mhpmevent13                       */
/* Register template referenced: minion_csr::mhpmevent13                   */
#define MINION_CSR_MHPMEVENT13_OFFSET 0x32du
#define MINION_CSR_MHPMEVENT13_BYTE_OFFSET 0x1968u
#define MINION_CSR_MHPMEVENT13_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT13_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT13_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT13_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent14                                 */
/* Register type referenced: minion_csr::mhpmevent14                       */
/* Register template referenced: minion_csr::mhpmevent14                   */
#define MINION_CSR_MHPMEVENT14_OFFSET 0x32eu
#define MINION_CSR_MHPMEVENT14_BYTE_OFFSET 0x1970u
#define MINION_CSR_MHPMEVENT14_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT14_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT14_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT14_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent15                                 */
/* Register type referenced: minion_csr::mhpmevent15                       */
/* Register template referenced: minion_csr::mhpmevent15                   */
#define MINION_CSR_MHPMEVENT15_OFFSET 0x32fu
#define MINION_CSR_MHPMEVENT15_BYTE_OFFSET 0x1978u
#define MINION_CSR_MHPMEVENT15_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT15_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT15_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT15_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent16                                 */
/* Register type referenced: minion_csr::mhpmevent16                       */
/* Register template referenced: minion_csr::mhpmevent16                   */
#define MINION_CSR_MHPMEVENT16_OFFSET 0x330u
#define MINION_CSR_MHPMEVENT16_BYTE_OFFSET 0x1980u
#define MINION_CSR_MHPMEVENT16_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT16_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT16_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT16_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent17                                 */
/* Register type referenced: minion_csr::mhpmevent17                       */
/* Register template referenced: minion_csr::mhpmevent17                   */
#define MINION_CSR_MHPMEVENT17_OFFSET 0x331u
#define MINION_CSR_MHPMEVENT17_BYTE_OFFSET 0x1988u
#define MINION_CSR_MHPMEVENT17_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT17_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT17_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT17_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent18                                 */
/* Register type referenced: minion_csr::mhpmevent18                       */
/* Register template referenced: minion_csr::mhpmevent18                   */
#define MINION_CSR_MHPMEVENT18_OFFSET 0x332u
#define MINION_CSR_MHPMEVENT18_BYTE_OFFSET 0x1990u
#define MINION_CSR_MHPMEVENT18_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT18_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT18_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT18_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent19                                 */
/* Register type referenced: minion_csr::mhpmevent19                       */
/* Register template referenced: minion_csr::mhpmevent19                   */
#define MINION_CSR_MHPMEVENT19_OFFSET 0x333u
#define MINION_CSR_MHPMEVENT19_BYTE_OFFSET 0x1998u
#define MINION_CSR_MHPMEVENT19_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT19_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT19_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT19_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent20                                 */
/* Register type referenced: minion_csr::mhpmevent20                       */
/* Register template referenced: minion_csr::mhpmevent20                   */
#define MINION_CSR_MHPMEVENT20_OFFSET 0x334u
#define MINION_CSR_MHPMEVENT20_BYTE_OFFSET 0x19a0u
#define MINION_CSR_MHPMEVENT20_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT20_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT20_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT20_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent21                                 */
/* Register type referenced: minion_csr::mhpmevent21                       */
/* Register template referenced: minion_csr::mhpmevent21                   */
#define MINION_CSR_MHPMEVENT21_OFFSET 0x335u
#define MINION_CSR_MHPMEVENT21_BYTE_OFFSET 0x19a8u
#define MINION_CSR_MHPMEVENT21_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT21_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT21_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT21_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent22                                 */
/* Register type referenced: minion_csr::mhpmevent22                       */
/* Register template referenced: minion_csr::mhpmevent22                   */
#define MINION_CSR_MHPMEVENT22_OFFSET 0x336u
#define MINION_CSR_MHPMEVENT22_BYTE_OFFSET 0x19b0u
#define MINION_CSR_MHPMEVENT22_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT22_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT22_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT22_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent23                                 */
/* Register type referenced: minion_csr::mhpmevent23                       */
/* Register template referenced: minion_csr::mhpmevent23                   */
#define MINION_CSR_MHPMEVENT23_OFFSET 0x337u
#define MINION_CSR_MHPMEVENT23_BYTE_OFFSET 0x19b8u
#define MINION_CSR_MHPMEVENT23_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT23_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT23_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT23_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent24                                 */
/* Register type referenced: minion_csr::mhpmevent24                       */
/* Register template referenced: minion_csr::mhpmevent24                   */
#define MINION_CSR_MHPMEVENT24_OFFSET 0x338u
#define MINION_CSR_MHPMEVENT24_BYTE_OFFSET 0x19c0u
#define MINION_CSR_MHPMEVENT24_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT24_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT24_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT24_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent25                                 */
/* Register type referenced: minion_csr::mhpmevent25                       */
/* Register template referenced: minion_csr::mhpmevent25                   */
#define MINION_CSR_MHPMEVENT25_OFFSET 0x339u
#define MINION_CSR_MHPMEVENT25_BYTE_OFFSET 0x19c8u
#define MINION_CSR_MHPMEVENT25_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT25_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT25_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT25_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent26                                 */
/* Register type referenced: minion_csr::mhpmevent26                       */
/* Register template referenced: minion_csr::mhpmevent26                   */
#define MINION_CSR_MHPMEVENT26_OFFSET 0x33au
#define MINION_CSR_MHPMEVENT26_BYTE_OFFSET 0x19d0u
#define MINION_CSR_MHPMEVENT26_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT26_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT26_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT26_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent27                                 */
/* Register type referenced: minion_csr::mhpmevent27                       */
/* Register template referenced: minion_csr::mhpmevent27                   */
#define MINION_CSR_MHPMEVENT27_OFFSET 0x33bu
#define MINION_CSR_MHPMEVENT27_BYTE_OFFSET 0x19d8u
#define MINION_CSR_MHPMEVENT27_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT27_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT27_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT27_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent28                                 */
/* Register type referenced: minion_csr::mhpmevent28                       */
/* Register template referenced: minion_csr::mhpmevent28                   */
#define MINION_CSR_MHPMEVENT28_OFFSET 0x33cu
#define MINION_CSR_MHPMEVENT28_BYTE_OFFSET 0x19e0u
#define MINION_CSR_MHPMEVENT28_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT28_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT28_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT28_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent29                                 */
/* Register type referenced: minion_csr::mhpmevent29                       */
/* Register template referenced: minion_csr::mhpmevent29                   */
#define MINION_CSR_MHPMEVENT29_OFFSET 0x33du
#define MINION_CSR_MHPMEVENT29_BYTE_OFFSET 0x19e8u
#define MINION_CSR_MHPMEVENT29_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT29_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT29_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT29_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent30                                 */
/* Register type referenced: minion_csr::mhpmevent30                       */
/* Register template referenced: minion_csr::mhpmevent30                   */
#define MINION_CSR_MHPMEVENT30_OFFSET 0x33eu
#define MINION_CSR_MHPMEVENT30_BYTE_OFFSET 0x19f0u
#define MINION_CSR_MHPMEVENT30_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT30_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT30_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT30_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmevent31                                 */
/* Register type referenced: minion_csr::mhpmevent31                       */
/* Register template referenced: minion_csr::mhpmevent31                   */
#define MINION_CSR_MHPMEVENT31_OFFSET 0x33fu
#define MINION_CSR_MHPMEVENT31_BYTE_OFFSET 0x19f8u
#define MINION_CSR_MHPMEVENT31_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT31_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT31_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT31_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mscratch                                    */
/* Register type referenced: minion_csr::mscratch                          */
/* Register template referenced: minion_csr::mscratch                      */
#define MINION_CSR_MSCRATCH_OFFSET 0x340u
#define MINION_CSR_MSCRATCH_BYTE_OFFSET 0x1a00u
#define MINION_CSR_MSCRATCH_READ_ACCESS 1u
#define MINION_CSR_MSCRATCH_WRITE_ACCESS 1u
#define MINION_CSR_MSCRATCH_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MSCRATCH_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mepc                                        */
/* Register type referenced: minion_csr::mepc                              */
/* Register template referenced: minion_csr::mepc                          */
#define MINION_CSR_MEPC_OFFSET 0x341u
#define MINION_CSR_MEPC_BYTE_OFFSET 0x1a08u
#define MINION_CSR_MEPC_READ_ACCESS 1u
#define MINION_CSR_MEPC_WRITE_ACCESS 1u
#define MINION_CSR_MEPC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MEPC_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mcause                                      */
/* Register type referenced: minion_csr::mcause                            */
/* Register template referenced: minion_csr::mcause                        */
#define MINION_CSR_MCAUSE_OFFSET 0x342u
#define MINION_CSR_MCAUSE_BYTE_OFFSET 0x1a10u
#define MINION_CSR_MCAUSE_READ_ACCESS 1u
#define MINION_CSR_MCAUSE_WRITE_ACCESS 1u
#define MINION_CSR_MCAUSE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MCAUSE_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mtval                                       */
/* Register type referenced: minion_csr::mtval                             */
/* Register template referenced: minion_csr::mtval                         */
#define MINION_CSR_MTVAL_OFFSET 0x343u
#define MINION_CSR_MTVAL_BYTE_OFFSET 0x1a18u
#define MINION_CSR_MTVAL_READ_ACCESS 1u
#define MINION_CSR_MTVAL_WRITE_ACCESS 1u
#define MINION_CSR_MTVAL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MTVAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mip                                         */
/* Register type referenced: minion_csr::mip                               */
/* Register template referenced: minion_csr::mip                           */
#define MINION_CSR_MIP_OFFSET 0x344u
#define MINION_CSR_MIP_BYTE_OFFSET 0x1a20u
#define MINION_CSR_MIP_READ_ACCESS 1u
#define MINION_CSR_MIP_WRITE_ACCESS 1u
#define MINION_CSR_MIP_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MIP_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpcfg0                                     */
/* Register type referenced: minion_csr::pmpcfg0                           */
/* Register template referenced: minion_csr::pmpcfg0                       */
#define MINION_CSR_PMPCFG0_OFFSET 0x3a0u
#define MINION_CSR_PMPCFG0_BYTE_OFFSET 0x1d00u
#define MINION_CSR_PMPCFG0_READ_ACCESS 1u
#define MINION_CSR_PMPCFG0_WRITE_ACCESS 1u
#define MINION_CSR_PMPCFG0_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPCFG0_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPCFG0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPCFG0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpcfg2                                     */
/* Register type referenced: minion_csr::pmpcfg2                           */
/* Register template referenced: minion_csr::pmpcfg2                       */
#define MINION_CSR_PMPCFG2_OFFSET 0x3a2u
#define MINION_CSR_PMPCFG2_BYTE_OFFSET 0x1d10u
#define MINION_CSR_PMPCFG2_READ_ACCESS 1u
#define MINION_CSR_PMPCFG2_WRITE_ACCESS 1u
#define MINION_CSR_PMPCFG2_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPCFG2_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPCFG2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPCFG2_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr0                                    */
/* Register type referenced: minion_csr::pmpaddr0                          */
/* Register template referenced: minion_csr::pmpaddr0                      */
#define MINION_CSR_PMPADDR0_OFFSET 0x3b0u
#define MINION_CSR_PMPADDR0_BYTE_OFFSET 0x1d80u
#define MINION_CSR_PMPADDR0_READ_ACCESS 1u
#define MINION_CSR_PMPADDR0_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR0_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR0_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr1                                    */
/* Register type referenced: minion_csr::pmpaddr1                          */
/* Register template referenced: minion_csr::pmpaddr1                      */
#define MINION_CSR_PMPADDR1_OFFSET 0x3b1u
#define MINION_CSR_PMPADDR1_BYTE_OFFSET 0x1d88u
#define MINION_CSR_PMPADDR1_READ_ACCESS 1u
#define MINION_CSR_PMPADDR1_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR1_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR1_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR1_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr2                                    */
/* Register type referenced: minion_csr::pmpaddr2                          */
/* Register template referenced: minion_csr::pmpaddr2                      */
#define MINION_CSR_PMPADDR2_OFFSET 0x3b2u
#define MINION_CSR_PMPADDR2_BYTE_OFFSET 0x1d90u
#define MINION_CSR_PMPADDR2_READ_ACCESS 1u
#define MINION_CSR_PMPADDR2_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR2_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR2_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR2_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr3                                    */
/* Register type referenced: minion_csr::pmpaddr3                          */
/* Register template referenced: minion_csr::pmpaddr3                      */
#define MINION_CSR_PMPADDR3_OFFSET 0x3b3u
#define MINION_CSR_PMPADDR3_BYTE_OFFSET 0x1d98u
#define MINION_CSR_PMPADDR3_READ_ACCESS 1u
#define MINION_CSR_PMPADDR3_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR3_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR3_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr4                                    */
/* Register type referenced: minion_csr::pmpaddr4                          */
/* Register template referenced: minion_csr::pmpaddr4                      */
#define MINION_CSR_PMPADDR4_OFFSET 0x3b4u
#define MINION_CSR_PMPADDR4_BYTE_OFFSET 0x1da0u
#define MINION_CSR_PMPADDR4_READ_ACCESS 1u
#define MINION_CSR_PMPADDR4_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR4_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR4_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR4_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR4_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr5                                    */
/* Register type referenced: minion_csr::pmpaddr5                          */
/* Register template referenced: minion_csr::pmpaddr5                      */
#define MINION_CSR_PMPADDR5_OFFSET 0x3b5u
#define MINION_CSR_PMPADDR5_BYTE_OFFSET 0x1da8u
#define MINION_CSR_PMPADDR5_READ_ACCESS 1u
#define MINION_CSR_PMPADDR5_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR5_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR5_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR5_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR5_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr6                                    */
/* Register type referenced: minion_csr::pmpaddr6                          */
/* Register template referenced: minion_csr::pmpaddr6                      */
#define MINION_CSR_PMPADDR6_OFFSET 0x3b6u
#define MINION_CSR_PMPADDR6_BYTE_OFFSET 0x1db0u
#define MINION_CSR_PMPADDR6_READ_ACCESS 1u
#define MINION_CSR_PMPADDR6_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR6_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR6_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR6_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR6_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr7                                    */
/* Register type referenced: minion_csr::pmpaddr7                          */
/* Register template referenced: minion_csr::pmpaddr7                      */
#define MINION_CSR_PMPADDR7_OFFSET 0x3b7u
#define MINION_CSR_PMPADDR7_BYTE_OFFSET 0x1db8u
#define MINION_CSR_PMPADDR7_READ_ACCESS 1u
#define MINION_CSR_PMPADDR7_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR7_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR7_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR7_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR7_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr8                                    */
/* Register type referenced: minion_csr::pmpaddr8                          */
/* Register template referenced: minion_csr::pmpaddr8                      */
#define MINION_CSR_PMPADDR8_OFFSET 0x3b8u
#define MINION_CSR_PMPADDR8_BYTE_OFFSET 0x1dc0u
#define MINION_CSR_PMPADDR8_READ_ACCESS 1u
#define MINION_CSR_PMPADDR8_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR8_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR8_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR8_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR8_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr9                                    */
/* Register type referenced: minion_csr::pmpaddr9                          */
/* Register template referenced: minion_csr::pmpaddr9                      */
#define MINION_CSR_PMPADDR9_OFFSET 0x3b9u
#define MINION_CSR_PMPADDR9_BYTE_OFFSET 0x1dc8u
#define MINION_CSR_PMPADDR9_READ_ACCESS 1u
#define MINION_CSR_PMPADDR9_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR9_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR9_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR9_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR9_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr10                                   */
/* Register type referenced: minion_csr::pmpaddr10                         */
/* Register template referenced: minion_csr::pmpaddr10                     */
#define MINION_CSR_PMPADDR10_OFFSET 0x3bau
#define MINION_CSR_PMPADDR10_BYTE_OFFSET 0x1dd0u
#define MINION_CSR_PMPADDR10_READ_ACCESS 1u
#define MINION_CSR_PMPADDR10_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR10_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR10_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR10_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR10_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr11                                   */
/* Register type referenced: minion_csr::pmpaddr11                         */
/* Register template referenced: minion_csr::pmpaddr11                     */
#define MINION_CSR_PMPADDR11_OFFSET 0x3bbu
#define MINION_CSR_PMPADDR11_BYTE_OFFSET 0x1dd8u
#define MINION_CSR_PMPADDR11_READ_ACCESS 1u
#define MINION_CSR_PMPADDR11_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR11_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR11_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR11_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR11_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr12                                   */
/* Register type referenced: minion_csr::pmpaddr12                         */
/* Register template referenced: minion_csr::pmpaddr12                     */
#define MINION_CSR_PMPADDR12_OFFSET 0x3bcu
#define MINION_CSR_PMPADDR12_BYTE_OFFSET 0x1de0u
#define MINION_CSR_PMPADDR12_READ_ACCESS 1u
#define MINION_CSR_PMPADDR12_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR12_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR12_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR12_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR12_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr13                                   */
/* Register type referenced: minion_csr::pmpaddr13                         */
/* Register template referenced: minion_csr::pmpaddr13                     */
#define MINION_CSR_PMPADDR13_OFFSET 0x3bdu
#define MINION_CSR_PMPADDR13_BYTE_OFFSET 0x1de8u
#define MINION_CSR_PMPADDR13_READ_ACCESS 1u
#define MINION_CSR_PMPADDR13_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR13_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR13_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR13_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR13_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr14                                   */
/* Register type referenced: minion_csr::pmpaddr14                         */
/* Register template referenced: minion_csr::pmpaddr14                     */
#define MINION_CSR_PMPADDR14_OFFSET 0x3beu
#define MINION_CSR_PMPADDR14_BYTE_OFFSET 0x1df0u
#define MINION_CSR_PMPADDR14_READ_ACCESS 1u
#define MINION_CSR_PMPADDR14_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR14_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR14_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR14_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR14_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.pmpaddr15                                   */
/* Register type referenced: minion_csr::pmpaddr15                         */
/* Register template referenced: minion_csr::pmpaddr15                     */
#define MINION_CSR_PMPADDR15_OFFSET 0x3bfu
#define MINION_CSR_PMPADDR15_BYTE_OFFSET 0x1df8u
#define MINION_CSR_PMPADDR15_READ_ACCESS 1u
#define MINION_CSR_PMPADDR15_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR15_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_PMPADDR15_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR15_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR15_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tselect                                     */
/* Register type referenced: minion_csr::tselect                           */
/* Register template referenced: minion_csr::tselect                       */
#define MINION_CSR_TSELECT_OFFSET 0x7a0u
#define MINION_CSR_TSELECT_BYTE_OFFSET 0x3d00u
#define MINION_CSR_TSELECT_READ_ACCESS 1u
#define MINION_CSR_TSELECT_WRITE_ACCESS 1u
#define MINION_CSR_TSELECT_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TSELECT_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_TSELECT_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TSELECT_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tdata1                                      */
/* Register type referenced: minion_csr::tdata1                            */
/* Register template referenced: minion_csr::tdata1                        */
#define MINION_CSR_TDATA1_OFFSET 0x7a1u
#define MINION_CSR_TDATA1_BYTE_OFFSET 0x3d08u
#define MINION_CSR_TDATA1_READ_ACCESS 1u
#define MINION_CSR_TDATA1_WRITE_ACCESS 1u
#define MINION_CSR_TDATA1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TDATA1_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tdata2                                      */
/* Register type referenced: minion_csr::tdata2                            */
/* Register template referenced: minion_csr::tdata2                        */
#define MINION_CSR_TDATA2_OFFSET 0x7a2u
#define MINION_CSR_TDATA2_BYTE_OFFSET 0x3d10u
#define MINION_CSR_TDATA2_READ_ACCESS 1u
#define MINION_CSR_TDATA2_WRITE_ACCESS 1u
#define MINION_CSR_TDATA2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TDATA2_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tdata3                                      */
/* Register type referenced: minion_csr::tdata3                            */
/* Register template referenced: minion_csr::tdata3                        */
#define MINION_CSR_TDATA3_OFFSET 0x7a3u
#define MINION_CSR_TDATA3_BYTE_OFFSET 0x3d18u
#define MINION_CSR_TDATA3_READ_ACCESS 1u
#define MINION_CSR_TDATA3_WRITE_ACCESS 1u
#define MINION_CSR_TDATA3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TDATA3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tinfo                                       */
/* Register type referenced: minion_csr::tinfo                             */
/* Register template referenced: minion_csr::tinfo                         */
#define MINION_CSR_TINFO_OFFSET 0x7a4u
#define MINION_CSR_TINFO_BYTE_OFFSET 0x3d20u
#define MINION_CSR_TINFO_READ_ACCESS 1u
#define MINION_CSR_TINFO_WRITE_ACCESS 1u
#define MINION_CSR_TINFO_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TINFO_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.dcsr                                        */
/* Register type referenced: minion_csr::dcsr                              */
/* Register template referenced: minion_csr::dcsr                          */
#define MINION_CSR_DCSR_OFFSET 0x7b0u
#define MINION_CSR_DCSR_BYTE_OFFSET 0x3d80u
#define MINION_CSR_DCSR_READ_ACCESS 1u
#define MINION_CSR_DCSR_WRITE_ACCESS 1u
#define MINION_CSR_DCSR_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_DCSR_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.dpc                                         */
/* Register type referenced: minion_csr::dpc                               */
/* Register template referenced: minion_csr::dpc                           */
#define MINION_CSR_DPC_OFFSET 0x7b1u
#define MINION_CSR_DPC_BYTE_OFFSET 0x3d88u
#define MINION_CSR_DPC_READ_ACCESS 1u
#define MINION_CSR_DPC_WRITE_ACCESS 1u
#define MINION_CSR_DPC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_DPC_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.dscratch0                                   */
/* Register type referenced: minion_csr::dscratch0                         */
/* Register template referenced: minion_csr::dscratch0                     */
#define MINION_CSR_DSCRATCH0_OFFSET 0x7b2u
#define MINION_CSR_DSCRATCH0_BYTE_OFFSET 0x3d90u
#define MINION_CSR_DSCRATCH0_READ_ACCESS 1u
#define MINION_CSR_DSCRATCH0_WRITE_ACCESS 1u
#define MINION_CSR_DSCRATCH0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_DSCRATCH0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.ddata0                                      */
/* Register type referenced: minion_csr::ddata0                            */
/* Register template referenced: minion_csr::ddata0                        */
#define MINION_CSR_DDATA0_OFFSET 0x7b8u
#define MINION_CSR_DDATA0_BYTE_OFFSET 0x3dc0u
#define MINION_CSR_DDATA0_READ_ACCESS 1u
#define MINION_CSR_DDATA0_WRITE_ACCESS 1u
#define MINION_CSR_DDATA0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_DDATA0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.matp                                        */
/* Register type referenced: minion_csr::matp                              */
/* Register template referenced: minion_csr::matp                          */
#define MINION_CSR_MATP_OFFSET 0x7c0u
#define MINION_CSR_MATP_BYTE_OFFSET 0x3e00u
#define MINION_CSR_MATP_READ_ACCESS 1u
#define MINION_CSR_MATP_WRITE_ACCESS 1u
#define MINION_CSR_MATP_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MATP_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.minstmask                                   */
/* Register type referenced: minion_csr::minstmask                         */
/* Register template referenced: minion_csr::minstmask                     */
#define MINION_CSR_MINSTMASK_OFFSET 0x7cdu
#define MINION_CSR_MINSTMASK_BYTE_OFFSET 0x3e68u
#define MINION_CSR_MINSTMASK_READ_ACCESS 1u
#define MINION_CSR_MINSTMASK_WRITE_ACCESS 1u
#define MINION_CSR_MINSTMASK_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MINSTMASK_RESET_MASK 0xfffffffe00000000ull
#define MINION_CSR_MINSTMASK_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MINSTMASK_WRITE_MASK 0x00000001ffffffffull
/* Register member: minion_csr.minstmatch                                  */
/* Register type referenced: minion_csr::minstmatch                        */
/* Register template referenced: minion_csr::minstmatch                    */
#define MINION_CSR_MINSTMATCH_OFFSET 0x7ceu
#define MINION_CSR_MINSTMATCH_BYTE_OFFSET 0x3e70u
#define MINION_CSR_MINSTMATCH_READ_ACCESS 1u
#define MINION_CSR_MINSTMATCH_WRITE_ACCESS 1u
#define MINION_CSR_MINSTMATCH_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MINSTMATCH_RESET_MASK 0xffffffff00000000ull
#define MINION_CSR_MINSTMATCH_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MINSTMATCH_WRITE_MASK 0x00000000ffffffffull
/* Register member: minion_csr.amofence_ctrl                               */
/* Register type referenced: minion_csr::amofence_ctrl                     */
/* Register template referenced: minion_csr::amofence_ctrl                 */
#define MINION_CSR_AMOFENCE_CTRL_OFFSET 0x7cfu
#define MINION_CSR_AMOFENCE_CTRL_BYTE_OFFSET 0x3e78u
#define MINION_CSR_AMOFENCE_CTRL_READ_ACCESS 1u
#define MINION_CSR_AMOFENCE_CTRL_WRITE_ACCESS 1u
#define MINION_CSR_AMOFENCE_CTRL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_AMOFENCE_CTRL_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.cacheInvalidate                             */
/* Register type referenced: minion_csr::cacheInvalidate                   */
/* Register template referenced: minion_csr::cacheInvalidate               */
#define MINION_CSR_CACHEINVALIDATE_OFFSET 0x7d0u
#define MINION_CSR_CACHEINVALIDATE_BYTE_OFFSET 0x3e80u
#define MINION_CSR_CACHEINVALIDATE_READ_ACCESS 1u
#define MINION_CSR_CACHEINVALIDATE_WRITE_ACCESS 1u
#define MINION_CSR_CACHEINVALIDATE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CACHEINVALIDATE_RESET_MASK 0xfffffffffffffffcull
#define MINION_CSR_CACHEINVALIDATE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CACHEINVALIDATE_WRITE_MASK 0x0000000000000003ull
/* Register member: minion_csr.msleep_txfma_27                             */
/* Register type referenced: minion_csr::msleep_txfma_27                   */
/* Register template referenced: minion_csr::msleep_txfma_27               */
#define MINION_CSR_MSLEEP_TXFMA_27_OFFSET 0x7d1u
#define MINION_CSR_MSLEEP_TXFMA_27_BYTE_OFFSET 0x3e88u
#define MINION_CSR_MSLEEP_TXFMA_27_READ_ACCESS 1u
#define MINION_CSR_MSLEEP_TXFMA_27_WRITE_ACCESS 1u
#define MINION_CSR_MSLEEP_TXFMA_27_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MSLEEP_TXFMA_27_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.menable_shadows                             */
/* Register type referenced: minion_csr::menable_shadows                   */
/* Register template referenced: minion_csr::menable_shadows               */
#define MINION_CSR_MENABLE_SHADOWS_OFFSET 0x7d2u
#define MINION_CSR_MENABLE_SHADOWS_BYTE_OFFSET 0x3e90u
#define MINION_CSR_MENABLE_SHADOWS_READ_ACCESS 1u
#define MINION_CSR_MENABLE_SHADOWS_WRITE_ACCESS 1u
#define MINION_CSR_MENABLE_SHADOWS_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MENABLE_SHADOWS_RESET_MASK 0xfffffffffffffffeull
#define MINION_CSR_MENABLE_SHADOWS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MENABLE_SHADOWS_WRITE_MASK 0x0000000000000001ull
/* Register member: minion_csr.excl_mode                                   */
/* Register type referenced: minion_csr::excl_mode                         */
/* Register template referenced: minion_csr::excl_mode                     */
#define MINION_CSR_EXCL_MODE_OFFSET 0x7d3u
#define MINION_CSR_EXCL_MODE_BYTE_OFFSET 0x3e98u
#define MINION_CSR_EXCL_MODE_READ_ACCESS 1u
#define MINION_CSR_EXCL_MODE_WRITE_ACCESS 1u
#define MINION_CSR_EXCL_MODE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_EXCL_MODE_RESET_MASK 0xfffffffffffffffeull
#define MINION_CSR_EXCL_MODE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_EXCL_MODE_WRITE_MASK 0x0000000000000001ull
/* Register member: minion_csr.mtxfma_sleep_traps                          */
/* Register type referenced: minion_csr::mtxfma_sleep_traps                */
/* Register template referenced: minion_csr::mtxfma_sleep_traps            */
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_OFFSET 0x7d4u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_BYTE_OFFSET 0x3ea0u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_READ_ACCESS 1u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_WRITE_ACCESS 1u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mbusaddr                                    */
/* Register type referenced: minion_csr::mbusaddr                          */
/* Register template referenced: minion_csr::mbusaddr                      */
#define MINION_CSR_MBUSADDR_OFFSET 0x7d5u
#define MINION_CSR_MBUSADDR_BYTE_OFFSET 0x3ea8u
#define MINION_CSR_MBUSADDR_READ_ACCESS 1u
#define MINION_CSR_MBUSADDR_WRITE_ACCESS 1u
#define MINION_CSR_MBUSADDR_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MBUSADDR_RESET_MASK 0xffffff0000000000ull
#define MINION_CSR_MBUSADDR_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MBUSADDR_WRITE_MASK 0x000000ffffffffffull
/* Register member: minion_csr.mbuspc                                      */
/* Register type referenced: minion_csr::mbuspc                            */
/* Register template referenced: minion_csr::mbuspc                        */
#define MINION_CSR_MBUSPC_OFFSET 0x7d6u
#define MINION_CSR_MBUSPC_BYTE_OFFSET 0x3eb0u
#define MINION_CSR_MBUSPC_READ_ACCESS 1u
#define MINION_CSR_MBUSPC_WRITE_ACCESS 1u
#define MINION_CSR_MBUSPC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MBUSPC_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mcache_control                              */
/* Register type referenced: minion_csr::mcache_control                    */
/* Register template referenced: minion_csr::mcache_control                */
#define MINION_CSR_MCACHE_CONTROL_OFFSET 0x7e0u
#define MINION_CSR_MCACHE_CONTROL_BYTE_OFFSET 0x3f00u
#define MINION_CSR_MCACHE_CONTROL_READ_ACCESS 1u
#define MINION_CSR_MCACHE_CONTROL_WRITE_ACCESS 1u
#define MINION_CSR_MCACHE_CONTROL_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MCACHE_CONTROL_RESET_MASK 0xfffffffffffffffcull
#define MINION_CSR_MCACHE_CONTROL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MCACHE_CONTROL_WRITE_MASK 0x0000000000000003ull
/* Register member: minion_csr.co_evict_sw                                 */
/* Register type referenced: minion_csr::co_evict_sw                       */
/* Register template referenced: minion_csr::co_evict_sw                   */
#define MINION_CSR_CO_EVICT_SW_OFFSET 0x7f9u
#define MINION_CSR_CO_EVICT_SW_BYTE_OFFSET 0x3fc8u
#define MINION_CSR_CO_EVICT_SW_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_EVICT_SW_RESET_MASK 0x73fffffffffc3f30ull
#define MINION_CSR_CO_EVICT_SW_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_EVICT_SW_WRITE_MASK 0x8c0000000003c0cfull
/* Register member: minion_csr.co_flush_sw                                 */
/* Register type referenced: minion_csr::co_flush_sw                       */
/* Register template referenced: minion_csr::co_flush_sw                   */
#define MINION_CSR_CO_FLUSH_SW_OFFSET 0x7fbu
#define MINION_CSR_CO_FLUSH_SW_BYTE_OFFSET 0x3fd8u
#define MINION_CSR_CO_FLUSH_SW_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_FLUSH_SW_RESET_MASK 0x73fffffffffc3f30ull
#define MINION_CSR_CO_FLUSH_SW_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_FLUSH_SW_WRITE_MASK 0x8c0000000003c0cfull
/* Register member: minion_csr.co_lock_sw                                  */
/* Register type referenced: minion_csr::co_lock_sw                        */
/* Register template referenced: minion_csr::co_lock_sw                    */
#define MINION_CSR_CO_LOCK_SW_OFFSET 0x7fdu
#define MINION_CSR_CO_LOCK_SW_BYTE_OFFSET 0x3fe8u
#define MINION_CSR_CO_LOCK_SW_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_SW_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_SW_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_LOCK_SW_RESET_MASK 0xfe7fff000000003full
#define MINION_CSR_CO_LOCK_SW_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_LOCK_SW_WRITE_MASK 0x018000ffffffffc0ull
/* Register member: minion_csr.co_unlock_sw                                */
/* Register type referenced: minion_csr::co_unlock_sw                      */
/* Register template referenced: minion_csr::co_unlock_sw                  */
#define MINION_CSR_CO_UNLOCK_SW_OFFSET 0x7ffu
#define MINION_CSR_CO_UNLOCK_SW_BYTE_OFFSET 0x3ff8u
#define MINION_CSR_CO_UNLOCK_SW_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_SW_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_SW_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_UNLOCK_SW_RESET_MASK 0xfe7ffffffffffc3full
#define MINION_CSR_CO_UNLOCK_SW_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_UNLOCK_SW_WRITE_MASK 0x01800000000003c0ull
/* Register member: minion_csr.tensor_reduce                               */
/* Register type referenced: minion_csr::tensor_reduce                     */
/* Register template referenced: minion_csr::tensor_reduce                 */
#define MINION_CSR_TENSOR_REDUCE_OFFSET 0x800u
#define MINION_CSR_TENSOR_REDUCE_BYTE_OFFSET 0x4000u
#define MINION_CSR_TENSOR_REDUCE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_REDUCE_RESET_MASK 0xc1fffffff0800004ull
#define MINION_CSR_TENSOR_REDUCE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_REDUCE_WRITE_MASK 0x3e0000000f7ffffbull
/* Register member: minion_csr.tensor_fma                                  */
/* Register type referenced: minion_csr::tensor_fma                        */
/* Register template referenced: minion_csr::tensor_fma                    */
#define MINION_CSR_TENSOR_FMA_OFFSET 0x801u
#define MINION_CSR_TENSOR_FMA_BYTE_OFFSET 0x4008u
#define MINION_CSR_TENSOR_FMA_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_FMA_RESET_MASK 0x7e0007ffffec0c00ull
#define MINION_CSR_TENSOR_FMA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_FMA_WRITE_MASK 0x81fff8000013f3ffull
/* Register member: minion_csr.tensor_conv_size                            */
/* Register type referenced: minion_csr::tensor_conv_size                  */
/* Register template referenced: minion_csr::tensor_conv_size              */
#define MINION_CSR_TENSOR_CONV_SIZE_OFFSET 0x802u
#define MINION_CSR_TENSOR_CONV_SIZE_BYTE_OFFSET 0x4010u
#define MINION_CSR_TENSOR_CONV_SIZE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_CONV_SIZE_RESET_MASK 0x00ff000000ff0000ull
#define MINION_CSR_TENSOR_CONV_SIZE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_CONV_SIZE_WRITE_MASK 0xff00ffffff00ffffull
/* Register member: minion_csr.tensor_conv_ctrl                            */
/* Register type referenced: minion_csr::tensor_conv_ctrl                  */
/* Register template referenced: minion_csr::tensor_conv_ctrl              */
#define MINION_CSR_TENSOR_CONV_CTRL_OFFSET 0x803u
#define MINION_CSR_TENSOR_CONV_CTRL_BYTE_OFFSET 0x4018u
#define MINION_CSR_TENSOR_CONV_CTRL_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_CTRL_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_CTRL_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_CONV_CTRL_RESET_MASK 0xffff0000ffff0000ull
#define MINION_CSR_TENSOR_CONV_CTRL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_CONV_CTRL_WRITE_MASK 0x0000ffff0000ffffull
/* Register member: minion_csr.tensor_cooperation                          */
/* Register type referenced: minion_csr::tensor_cooperation                */
/* Register template referenced: minion_csr::tensor_cooperation            */
#define MINION_CSR_TENSOR_COOPERATION_OFFSET 0x804u
#define MINION_CSR_TENSOR_COOPERATION_BYTE_OFFSET 0x4020u
#define MINION_CSR_TENSOR_COOPERATION_READ_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_COOPERATION_RESET_MASK 0xfffffffffffffff8ull
#define MINION_CSR_TENSOR_COOPERATION_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_COOPERATION_WRITE_MASK 0x0000000000000007ull
/* Register member: minion_csr.tensor_mask                                 */
/* Register type referenced: minion_csr::tensor_mask                       */
/* Register template referenced: minion_csr::tensor_mask                   */
#define MINION_CSR_TENSOR_MASK_OFFSET 0x805u
#define MINION_CSR_TENSOR_MASK_BYTE_OFFSET 0x4028u
#define MINION_CSR_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_MASK_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_MASK_RESET_MASK 0xffffffffffff0000ull
#define MINION_CSR_TENSOR_MASK_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_MASK_WRITE_MASK 0x000000000000ffffull
/* Register member: minion_csr.tensor_quant                                */
/* Register type referenced: minion_csr::tensor_quant                      */
/* Register template referenced: minion_csr::tensor_quant                  */
#define MINION_CSR_TENSOR_QUANT_OFFSET 0x806u
#define MINION_CSR_TENSOR_QUANT_BYTE_OFFSET 0x4030u
#define MINION_CSR_TENSOR_QUANT_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_QUANT_RESET_MASK 0xc0001f0000000000ull
#define MINION_CSR_TENSOR_QUANT_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_QUANT_WRITE_MASK 0x3fffe0ffffffffffull
/* Register member: minion_csr.tex_send                                    */
/* Register type referenced: minion_csr::tex_send                          */
/* Register template referenced: minion_csr::tex_send                      */
#define MINION_CSR_TEX_SEND_OFFSET 0x807u
#define MINION_CSR_TEX_SEND_BYTE_OFFSET 0x4038u
#define MINION_CSR_TEX_SEND_READ_ACCESS 1u
#define MINION_CSR_TEX_SEND_WRITE_ACCESS 1u
#define MINION_CSR_TEX_SEND_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TEX_SEND_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tensor_error                                */
/* Register type referenced: minion_csr::tensor_error                      */
/* Register template referenced: minion_csr::tensor_error                  */
#define MINION_CSR_TENSOR_ERROR_OFFSET 0x808u
#define MINION_CSR_TENSOR_ERROR_BYTE_OFFSET 0x4040u
#define MINION_CSR_TENSOR_ERROR_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_ERROR_RESET_MASK 0xfffffffffffffc05ull
#define MINION_CSR_TENSOR_ERROR_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_ERROR_WRITE_MASK 0x00000000000003faull
/* Register member: minion_csr.ucache_control                              */
/* Register type referenced: minion_csr::ucache_control                    */
/* Register template referenced: minion_csr::ucache_control                */
#define MINION_CSR_UCACHE_CONTROL_OFFSET 0x810u
#define MINION_CSR_UCACHE_CONTROL_BYTE_OFFSET 0x4080u
#define MINION_CSR_UCACHE_CONTROL_READ_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_WRITE_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_RESET_VALUE 0x0000000000000200ull
#define MINION_CSR_UCACHE_CONTROL_RESET_MASK 0xffffffffffffffe0ull
#define MINION_CSR_UCACHE_CONTROL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UCACHE_CONTROL_WRITE_MASK 0x00000000000007deull
/* Register member: minion_csr.co_prefetch_va                              */
/* Register type referenced: minion_csr::co_prefetch_va                    */
/* Register template referenced: minion_csr::co_prefetch_va                */
#define MINION_CSR_CO_PREFETCH_VA_OFFSET 0x81fu
#define MINION_CSR_CO_PREFETCH_VA_BYTE_OFFSET 0x40f8u
#define MINION_CSR_CO_PREFETCH_VA_READ_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_PREFETCH_VA_RESET_MASK 0x73ff000000000030ull
#define MINION_CSR_CO_PREFETCH_VA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_PREFETCH_VA_WRITE_MASK 0x8c00ffffffffffcfull
/* Register member: minion_csr.flb                                         */
/* Register type referenced: minion_csr::flb                               */
/* Register template referenced: minion_csr::flb                           */
#define MINION_CSR_FLB_OFFSET 0x820u
#define MINION_CSR_FLB_BYTE_OFFSET 0x4100u
#define MINION_CSR_FLB_READ_ACCESS 1u
#define MINION_CSR_FLB_WRITE_ACCESS 1u
#define MINION_CSR_FLB_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_FLB_RESET_MASK 0xffffffffffffe000ull
#define MINION_CSR_FLB_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_FLB_WRITE_MASK 0x0000000000001fffull
/* Register member: minion_csr.fcc                                         */
/* Register type referenced: minion_csr::fcc                               */
/* Register template referenced: minion_csr::fcc                           */
#define MINION_CSR_FCC_OFFSET 0x821u
#define MINION_CSR_FCC_BYTE_OFFSET 0x4108u
#define MINION_CSR_FCC_READ_ACCESS 1u
#define MINION_CSR_FCC_WRITE_ACCESS 1u
#define MINION_CSR_FCC_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_FCC_RESET_MASK 0xfffffffffffffffeull
#define MINION_CSR_FCC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_FCC_WRITE_MASK 0x0000000000000001ull
/* Register member: minion_csr.stall                                       */
/* Register type referenced: minion_csr::stall                             */
/* Register template referenced: minion_csr::stall                         */
#define MINION_CSR_STALL_OFFSET 0x822u
#define MINION_CSR_STALL_BYTE_OFFSET 0x4110u
#define MINION_CSR_STALL_READ_ACCESS 1u
#define MINION_CSR_STALL_WRITE_ACCESS 1u
#define MINION_CSR_STALL_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_STALL_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tensor_wait                                 */
/* Register type referenced: minion_csr::tensor_wait                       */
/* Register template referenced: minion_csr::tensor_wait                   */
#define MINION_CSR_TENSOR_WAIT_OFFSET 0x830u
#define MINION_CSR_TENSOR_WAIT_BYTE_OFFSET 0x4180u
#define MINION_CSR_TENSOR_WAIT_READ_ACCESS 1u
#define MINION_CSR_TENSOR_WAIT_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_WAIT_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_WAIT_RESET_MASK 0xfffffffffffffff0ull
#define MINION_CSR_TENSOR_WAIT_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_WAIT_WRITE_MASK 0x000000000000000full
/* Register member: minion_csr.tensor_load                                 */
/* Register type referenced: minion_csr::tensor_load                       */
/* Register template referenced: minion_csr::tensor_load                   */
#define MINION_CSR_TENSOR_LOAD_OFFSET 0x83fu
#define MINION_CSR_TENSOR_LOAD_BYTE_OFFSET 0x41f8u
#define MINION_CSR_TENSOR_LOAD_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_LOAD_RESET_MASK 0x000f000000000030ull
#define MINION_CSR_TENSOR_LOAD_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_LOAD_WRITE_MASK 0xfff0ffffffffffcfull
/* Register member: minion_csr.gsc_progress                                */
/* Register type referenced: minion_csr::gsc_progress                      */
/* Register template referenced: minion_csr::gsc_progress                  */
#define MINION_CSR_GSC_PROGRESS_OFFSET 0x840u
#define MINION_CSR_GSC_PROGRESS_BYTE_OFFSET 0x4200u
#define MINION_CSR_GSC_PROGRESS_READ_ACCESS 1u
#define MINION_CSR_GSC_PROGRESS_WRITE_ACCESS 1u
#define MINION_CSR_GSC_PROGRESS_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_GSC_PROGRESS_RESET_MASK 0xfffffffffffffff8ull
#define MINION_CSR_GSC_PROGRESS_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_GSC_PROGRESS_WRITE_MASK 0x0000000000000007ull
/* Register member: minion_csr.tensor_load_l2scp                           */
/* Register type referenced: minion_csr::tensor_load_l2scp                 */
/* Register template referenced: minion_csr::tensor_load_l2scp             */
#define MINION_CSR_TENSOR_LOAD_L2SCP_OFFSET 0x85fu
#define MINION_CSR_TENSOR_LOAD_L2SCP_BYTE_OFFSET 0x42f8u
#define MINION_CSR_TENSOR_LOAD_L2SCP_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_LOAD_L2SCP_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.tensor_store                                */
/* Register type referenced: minion_csr::tensor_store                      */
/* Register template referenced: minion_csr::tensor_store                  */
#define MINION_CSR_TENSOR_STORE_OFFSET 0x87fu
#define MINION_CSR_TENSOR_STORE_BYTE_OFFSET 0x43f8u
#define MINION_CSR_TENSOR_STORE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TENSOR_STORE_RESET_MASK 0x000000000000000full
#define MINION_CSR_TENSOR_STORE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TENSOR_STORE_WRITE_MASK 0xfffffffffffffff0ull
/* Register member: minion_csr.co_evict_va                                 */
/* Register type referenced: minion_csr::co_evict_va                       */
/* Register template referenced: minion_csr::co_evict_va                   */
#define MINION_CSR_CO_EVICT_VA_OFFSET 0x89fu
#define MINION_CSR_CO_EVICT_VA_BYTE_OFFSET 0x44f8u
#define MINION_CSR_CO_EVICT_VA_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_EVICT_VA_RESET_MASK 0x73ff000000000030ull
#define MINION_CSR_CO_EVICT_VA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_EVICT_VA_WRITE_MASK 0x8c00ffffffffffcfull
/* Register member: minion_csr.co_flush_va                                 */
/* Register type referenced: minion_csr::co_flush_va                       */
/* Register template referenced: minion_csr::co_flush_va                   */
#define MINION_CSR_CO_FLUSH_VA_OFFSET 0x8bfu
#define MINION_CSR_CO_FLUSH_VA_BYTE_OFFSET 0x45f8u
#define MINION_CSR_CO_FLUSH_VA_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_FLUSH_VA_RESET_MASK 0x73ff000000000030ull
#define MINION_CSR_CO_FLUSH_VA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_FLUSH_VA_WRITE_MASK 0x8c00ffffffffffcfull
/* Register member: minion_csr.umsg_port0                                  */
/* Register type referenced: minion_csr::umsg_port0                        */
/* Register template referenced: minion_csr::umsg_port0                    */
#define MINION_CSR_UMSG_PORT0_OFFSET 0x8ccu
#define MINION_CSR_UMSG_PORT0_BYTE_OFFSET 0x4660u
#define MINION_CSR_UMSG_PORT0_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT0_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.umsg_port1                                  */
/* Register type referenced: minion_csr::umsg_port1                        */
/* Register template referenced: minion_csr::umsg_port1                    */
#define MINION_CSR_UMSG_PORT1_OFFSET 0x8cdu
#define MINION_CSR_UMSG_PORT1_BYTE_OFFSET 0x4668u
#define MINION_CSR_UMSG_PORT1_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT1_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT1_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.umsg_port2                                  */
/* Register type referenced: minion_csr::umsg_port2                        */
/* Register template referenced: minion_csr::umsg_port2                    */
#define MINION_CSR_UMSG_PORT2_OFFSET 0x8ceu
#define MINION_CSR_UMSG_PORT2_BYTE_OFFSET 0x4670u
#define MINION_CSR_UMSG_PORT2_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT2_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT2_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.umsg_port3                                  */
/* Register type referenced: minion_csr::umsg_port3                        */
/* Register template referenced: minion_csr::umsg_port3                    */
#define MINION_CSR_UMSG_PORT3_OFFSET 0x8cfu
#define MINION_CSR_UMSG_PORT3_BYTE_OFFSET 0x4678u
#define MINION_CSR_UMSG_PORT3_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT3_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.validation0                                 */
/* Register type referenced: minion_csr::validation0                       */
/* Register template referenced: minion_csr::validation0                   */
#define MINION_CSR_VALIDATION0_OFFSET 0x8d0u
#define MINION_CSR_VALIDATION0_BYTE_OFFSET 0x4680u
#define MINION_CSR_VALIDATION0_READ_ACCESS 1u
#define MINION_CSR_VALIDATION0_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.validation1                                 */
/* Register type referenced: minion_csr::validation1                       */
/* Register template referenced: minion_csr::validation1                   */
#define MINION_CSR_VALIDATION1_OFFSET 0x8d1u
#define MINION_CSR_VALIDATION1_BYTE_OFFSET 0x4688u
#define MINION_CSR_VALIDATION1_READ_ACCESS 1u
#define MINION_CSR_VALIDATION1_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION1_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.validation2                                 */
/* Register type referenced: minion_csr::validation2                       */
/* Register template referenced: minion_csr::validation2                   */
#define MINION_CSR_VALIDATION2_OFFSET 0x8d2u
#define MINION_CSR_VALIDATION2_BYTE_OFFSET 0x4690u
#define MINION_CSR_VALIDATION2_READ_ACCESS 1u
#define MINION_CSR_VALIDATION2_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION2_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.validation3                                 */
/* Register type referenced: minion_csr::validation3                       */
/* Register template referenced: minion_csr::validation3                   */
#define MINION_CSR_VALIDATION3_OFFSET 0x8d3u
#define MINION_CSR_VALIDATION3_BYTE_OFFSET 0x4698u
#define MINION_CSR_VALIDATION3_READ_ACCESS 1u
#define MINION_CSR_VALIDATION3_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.sleep_txfma_27                              */
/* Register type referenced: minion_csr::sleep_txfma_27                    */
/* Register template referenced: minion_csr::sleep_txfma_27                */
#define MINION_CSR_SLEEP_TXFMA_27_OFFSET 0x8d5u
#define MINION_CSR_SLEEP_TXFMA_27_BYTE_OFFSET 0x46a8u
#define MINION_CSR_SLEEP_TXFMA_27_READ_ACCESS 1u
#define MINION_CSR_SLEEP_TXFMA_27_WRITE_ACCESS 1u
#define MINION_CSR_SLEEP_TXFMA_27_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SLEEP_TXFMA_27_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.co_lock_va                                  */
/* Register type referenced: minion_csr::co_lock_va                        */
/* Register template referenced: minion_csr::co_lock_va                    */
#define MINION_CSR_CO_LOCK_VA_OFFSET 0x8dfu
#define MINION_CSR_CO_LOCK_VA_BYTE_OFFSET 0x46f8u
#define MINION_CSR_CO_LOCK_VA_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_LOCK_VA_RESET_MASK 0x7fff000000000030ull
#define MINION_CSR_CO_LOCK_VA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_LOCK_VA_WRITE_MASK 0x8000ffffffffffcfull
/* Register member: minion_csr.co_unlock_va                                */
/* Register type referenced: minion_csr::co_unlock_va                      */
/* Register template referenced: minion_csr::co_unlock_va                  */
#define MINION_CSR_CO_UNLOCK_VA_OFFSET 0x8ffu
#define MINION_CSR_CO_UNLOCK_VA_BYTE_OFFSET 0x47f8u
#define MINION_CSR_CO_UNLOCK_VA_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CO_UNLOCK_VA_RESET_MASK 0x7fff000000000030ull
#define MINION_CSR_CO_UNLOCK_VA_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CO_UNLOCK_VA_WRITE_MASK 0x8000ffffffffffcfull
/* Register member: minion_csr.smsg_port0                                  */
/* Register type referenced: minion_csr::smsg_port0                        */
/* Register template referenced: minion_csr::smsg_port0                    */
#define MINION_CSR_SMSG_PORT0_OFFSET 0x9ccu
#define MINION_CSR_SMSG_PORT0_BYTE_OFFSET 0x4e60u
#define MINION_CSR_SMSG_PORT0_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT0_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT0_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.smsg_port1                                  */
/* Register type referenced: minion_csr::smsg_port1                        */
/* Register template referenced: minion_csr::smsg_port1                    */
#define MINION_CSR_SMSG_PORT1_OFFSET 0x9cdu
#define MINION_CSR_SMSG_PORT1_BYTE_OFFSET 0x4e68u
#define MINION_CSR_SMSG_PORT1_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT1_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT1_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.smsg_port2                                  */
/* Register type referenced: minion_csr::smsg_port2                        */
/* Register template referenced: minion_csr::smsg_port2                    */
#define MINION_CSR_SMSG_PORT2_OFFSET 0x9ceu
#define MINION_CSR_SMSG_PORT2_BYTE_OFFSET 0x4e70u
#define MINION_CSR_SMSG_PORT2_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT2_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT2_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.smsg_port3                                  */
/* Register type referenced: minion_csr::smsg_port3                        */
/* Register template referenced: minion_csr::smsg_port3                    */
#define MINION_CSR_SMSG_PORT3_OFFSET 0x9cfu
#define MINION_CSR_SMSG_PORT3_BYTE_OFFSET 0x4e78u
#define MINION_CSR_SMSG_PORT3_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT3_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mcycle                                      */
/* Register type referenced: minion_csr::mcycle                            */
/* Register template referenced: minion_csr::mcycle                        */
#define MINION_CSR_MCYCLE_OFFSET 0xb00u
#define MINION_CSR_MCYCLE_BYTE_OFFSET 0x5800u
#define MINION_CSR_MCYCLE_READ_ACCESS 1u
#define MINION_CSR_MCYCLE_WRITE_ACCESS 1u
#define MINION_CSR_MCYCLE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MCYCLE_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MCYCLE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MCYCLE_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.minstret                                    */
/* Register type referenced: minion_csr::minstret                          */
/* Register template referenced: minion_csr::minstret                      */
#define MINION_CSR_MINSTRET_OFFSET 0xb02u
#define MINION_CSR_MINSTRET_BYTE_OFFSET 0x5810u
#define MINION_CSR_MINSTRET_READ_ACCESS 1u
#define MINION_CSR_MINSTRET_WRITE_ACCESS 1u
#define MINION_CSR_MINSTRET_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MINSTRET_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MINSTRET_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MINSTRET_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter3                                */
/* Register type referenced: minion_csr::mhpmcounter3                      */
/* Register template referenced: minion_csr::mhpmcounter3                  */
#define MINION_CSR_MHPMCOUNTER3_OFFSET 0xb03u
#define MINION_CSR_MHPMCOUNTER3_BYTE_OFFSET 0x5818u
#define MINION_CSR_MHPMCOUNTER3_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER3_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER3_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER3_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER3_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter4                                */
/* Register type referenced: minion_csr::mhpmcounter4                      */
/* Register template referenced: minion_csr::mhpmcounter4                  */
#define MINION_CSR_MHPMCOUNTER4_OFFSET 0xb04u
#define MINION_CSR_MHPMCOUNTER4_BYTE_OFFSET 0x5820u
#define MINION_CSR_MHPMCOUNTER4_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER4_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER4_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER4_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER4_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER4_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter5                                */
/* Register type referenced: minion_csr::mhpmcounter5                      */
/* Register template referenced: minion_csr::mhpmcounter5                  */
#define MINION_CSR_MHPMCOUNTER5_OFFSET 0xb05u
#define MINION_CSR_MHPMCOUNTER5_BYTE_OFFSET 0x5828u
#define MINION_CSR_MHPMCOUNTER5_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER5_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER5_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER5_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER5_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER5_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter6                                */
/* Register type referenced: minion_csr::mhpmcounter6                      */
/* Register template referenced: minion_csr::mhpmcounter6                  */
#define MINION_CSR_MHPMCOUNTER6_OFFSET 0xb06u
#define MINION_CSR_MHPMCOUNTER6_BYTE_OFFSET 0x5830u
#define MINION_CSR_MHPMCOUNTER6_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER6_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER6_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER6_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER6_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER6_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter7                                */
/* Register type referenced: minion_csr::mhpmcounter7                      */
/* Register template referenced: minion_csr::mhpmcounter7                  */
#define MINION_CSR_MHPMCOUNTER7_OFFSET 0xb07u
#define MINION_CSR_MHPMCOUNTER7_BYTE_OFFSET 0x5838u
#define MINION_CSR_MHPMCOUNTER7_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER7_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER7_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER7_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER7_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER7_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter8                                */
/* Register type referenced: minion_csr::mhpmcounter8                      */
/* Register template referenced: minion_csr::mhpmcounter8                  */
#define MINION_CSR_MHPMCOUNTER8_OFFSET 0xb08u
#define MINION_CSR_MHPMCOUNTER8_BYTE_OFFSET 0x5840u
#define MINION_CSR_MHPMCOUNTER8_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER8_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER8_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER8_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER8_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER8_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter9                                */
/* Register type referenced: minion_csr::mhpmcounter9                      */
/* Register template referenced: minion_csr::mhpmcounter9                  */
#define MINION_CSR_MHPMCOUNTER9_OFFSET 0xb09u
#define MINION_CSR_MHPMCOUNTER9_BYTE_OFFSET 0x5848u
#define MINION_CSR_MHPMCOUNTER9_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER9_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER9_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER9_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter10                               */
/* Register type referenced: minion_csr::mhpmcounter10                     */
/* Register template referenced: minion_csr::mhpmcounter10                 */
#define MINION_CSR_MHPMCOUNTER10_OFFSET 0xb0au
#define MINION_CSR_MHPMCOUNTER10_BYTE_OFFSET 0x5850u
#define MINION_CSR_MHPMCOUNTER10_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER10_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER10_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER10_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter11                               */
/* Register type referenced: minion_csr::mhpmcounter11                     */
/* Register template referenced: minion_csr::mhpmcounter11                 */
#define MINION_CSR_MHPMCOUNTER11_OFFSET 0xb0bu
#define MINION_CSR_MHPMCOUNTER11_BYTE_OFFSET 0x5858u
#define MINION_CSR_MHPMCOUNTER11_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER11_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER11_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER11_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter12                               */
/* Register type referenced: minion_csr::mhpmcounter12                     */
/* Register template referenced: minion_csr::mhpmcounter12                 */
#define MINION_CSR_MHPMCOUNTER12_OFFSET 0xb0cu
#define MINION_CSR_MHPMCOUNTER12_BYTE_OFFSET 0x5860u
#define MINION_CSR_MHPMCOUNTER12_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER12_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER12_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER12_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter13                               */
/* Register type referenced: minion_csr::mhpmcounter13                     */
/* Register template referenced: minion_csr::mhpmcounter13                 */
#define MINION_CSR_MHPMCOUNTER13_OFFSET 0xb0du
#define MINION_CSR_MHPMCOUNTER13_BYTE_OFFSET 0x5868u
#define MINION_CSR_MHPMCOUNTER13_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER13_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER13_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER13_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter14                               */
/* Register type referenced: minion_csr::mhpmcounter14                     */
/* Register template referenced: minion_csr::mhpmcounter14                 */
#define MINION_CSR_MHPMCOUNTER14_OFFSET 0xb0eu
#define MINION_CSR_MHPMCOUNTER14_BYTE_OFFSET 0x5870u
#define MINION_CSR_MHPMCOUNTER14_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER14_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER14_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER14_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter15                               */
/* Register type referenced: minion_csr::mhpmcounter15                     */
/* Register template referenced: minion_csr::mhpmcounter15                 */
#define MINION_CSR_MHPMCOUNTER15_OFFSET 0xb0fu
#define MINION_CSR_MHPMCOUNTER15_BYTE_OFFSET 0x5878u
#define MINION_CSR_MHPMCOUNTER15_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER15_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER15_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER15_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter16                               */
/* Register type referenced: minion_csr::mhpmcounter16                     */
/* Register template referenced: minion_csr::mhpmcounter16                 */
#define MINION_CSR_MHPMCOUNTER16_OFFSET 0xb10u
#define MINION_CSR_MHPMCOUNTER16_BYTE_OFFSET 0x5880u
#define MINION_CSR_MHPMCOUNTER16_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER16_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER16_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER16_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter17                               */
/* Register type referenced: minion_csr::mhpmcounter17                     */
/* Register template referenced: minion_csr::mhpmcounter17                 */
#define MINION_CSR_MHPMCOUNTER17_OFFSET 0xb11u
#define MINION_CSR_MHPMCOUNTER17_BYTE_OFFSET 0x5888u
#define MINION_CSR_MHPMCOUNTER17_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER17_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER17_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER17_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter18                               */
/* Register type referenced: minion_csr::mhpmcounter18                     */
/* Register template referenced: minion_csr::mhpmcounter18                 */
#define MINION_CSR_MHPMCOUNTER18_OFFSET 0xb12u
#define MINION_CSR_MHPMCOUNTER18_BYTE_OFFSET 0x5890u
#define MINION_CSR_MHPMCOUNTER18_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER18_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER18_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER18_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter19                               */
/* Register type referenced: minion_csr::mhpmcounter19                     */
/* Register template referenced: minion_csr::mhpmcounter19                 */
#define MINION_CSR_MHPMCOUNTER19_OFFSET 0xb13u
#define MINION_CSR_MHPMCOUNTER19_BYTE_OFFSET 0x5898u
#define MINION_CSR_MHPMCOUNTER19_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER19_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER19_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER19_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter20                               */
/* Register type referenced: minion_csr::mhpmcounter20                     */
/* Register template referenced: minion_csr::mhpmcounter20                 */
#define MINION_CSR_MHPMCOUNTER20_OFFSET 0xb14u
#define MINION_CSR_MHPMCOUNTER20_BYTE_OFFSET 0x58a0u
#define MINION_CSR_MHPMCOUNTER20_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER20_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER20_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER20_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter21                               */
/* Register type referenced: minion_csr::mhpmcounter21                     */
/* Register template referenced: minion_csr::mhpmcounter21                 */
#define MINION_CSR_MHPMCOUNTER21_OFFSET 0xb15u
#define MINION_CSR_MHPMCOUNTER21_BYTE_OFFSET 0x58a8u
#define MINION_CSR_MHPMCOUNTER21_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER21_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER21_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER21_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter22                               */
/* Register type referenced: minion_csr::mhpmcounter22                     */
/* Register template referenced: minion_csr::mhpmcounter22                 */
#define MINION_CSR_MHPMCOUNTER22_OFFSET 0xb16u
#define MINION_CSR_MHPMCOUNTER22_BYTE_OFFSET 0x58b0u
#define MINION_CSR_MHPMCOUNTER22_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER22_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER22_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER22_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter23                               */
/* Register type referenced: minion_csr::mhpmcounter23                     */
/* Register template referenced: minion_csr::mhpmcounter23                 */
#define MINION_CSR_MHPMCOUNTER23_OFFSET 0xb17u
#define MINION_CSR_MHPMCOUNTER23_BYTE_OFFSET 0x58b8u
#define MINION_CSR_MHPMCOUNTER23_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER23_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER23_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER23_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter24                               */
/* Register type referenced: minion_csr::mhpmcounter24                     */
/* Register template referenced: minion_csr::mhpmcounter24                 */
#define MINION_CSR_MHPMCOUNTER24_OFFSET 0xb18u
#define MINION_CSR_MHPMCOUNTER24_BYTE_OFFSET 0x58c0u
#define MINION_CSR_MHPMCOUNTER24_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER24_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER24_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER24_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter25                               */
/* Register type referenced: minion_csr::mhpmcounter25                     */
/* Register template referenced: minion_csr::mhpmcounter25                 */
#define MINION_CSR_MHPMCOUNTER25_OFFSET 0xb19u
#define MINION_CSR_MHPMCOUNTER25_BYTE_OFFSET 0x58c8u
#define MINION_CSR_MHPMCOUNTER25_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER25_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER25_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER25_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter26                               */
/* Register type referenced: minion_csr::mhpmcounter26                     */
/* Register template referenced: minion_csr::mhpmcounter26                 */
#define MINION_CSR_MHPMCOUNTER26_OFFSET 0xb1au
#define MINION_CSR_MHPMCOUNTER26_BYTE_OFFSET 0x58d0u
#define MINION_CSR_MHPMCOUNTER26_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER26_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER26_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER26_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter27                               */
/* Register type referenced: minion_csr::mhpmcounter27                     */
/* Register template referenced: minion_csr::mhpmcounter27                 */
#define MINION_CSR_MHPMCOUNTER27_OFFSET 0xb1bu
#define MINION_CSR_MHPMCOUNTER27_BYTE_OFFSET 0x58d8u
#define MINION_CSR_MHPMCOUNTER27_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER27_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER27_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER27_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter28                               */
/* Register type referenced: minion_csr::mhpmcounter28                     */
/* Register template referenced: minion_csr::mhpmcounter28                 */
#define MINION_CSR_MHPMCOUNTER28_OFFSET 0xb1cu
#define MINION_CSR_MHPMCOUNTER28_BYTE_OFFSET 0x58e0u
#define MINION_CSR_MHPMCOUNTER28_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER28_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER28_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER28_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter29                               */
/* Register type referenced: minion_csr::mhpmcounter29                     */
/* Register template referenced: minion_csr::mhpmcounter29                 */
#define MINION_CSR_MHPMCOUNTER29_OFFSET 0xb1du
#define MINION_CSR_MHPMCOUNTER29_BYTE_OFFSET 0x58e8u
#define MINION_CSR_MHPMCOUNTER29_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER29_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER29_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER29_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter30                               */
/* Register type referenced: minion_csr::mhpmcounter30                     */
/* Register template referenced: minion_csr::mhpmcounter30                 */
#define MINION_CSR_MHPMCOUNTER30_OFFSET 0xb1eu
#define MINION_CSR_MHPMCOUNTER30_BYTE_OFFSET 0x58f0u
#define MINION_CSR_MHPMCOUNTER30_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER30_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER30_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER30_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.mhpmcounter31                               */
/* Register type referenced: minion_csr::mhpmcounter31                     */
/* Register template referenced: minion_csr::mhpmcounter31                 */
#define MINION_CSR_MHPMCOUNTER31_OFFSET 0xb1fu
#define MINION_CSR_MHPMCOUNTER31_BYTE_OFFSET 0x58f8u
#define MINION_CSR_MHPMCOUNTER31_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER31_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER31_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER31_WRITE_MASK 0xffffffffffffffffull
/* Register member: minion_csr.cycle                                       */
/* Register type referenced: minion_csr::cycle                             */
/* Register template referenced: minion_csr::cycle                         */
#define MINION_CSR_CYCLE_OFFSET 0xc00u
#define MINION_CSR_CYCLE_BYTE_OFFSET 0x6000u
#define MINION_CSR_CYCLE_READ_ACCESS 1u
#define MINION_CSR_CYCLE_WRITE_ACCESS 0u
#define MINION_CSR_CYCLE_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_CYCLE_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_CYCLE_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_CYCLE_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.time                                        */
/* Register type referenced: minion_csr::time                              */
/* Register template referenced: minion_csr::time                          */
#define MINION_CSR_TIME_OFFSET 0xc01u
#define MINION_CSR_TIME_BYTE_OFFSET 0x6008u
#define MINION_CSR_TIME_READ_ACCESS 1u
#define MINION_CSR_TIME_WRITE_ACCESS 0u
#define MINION_CSR_TIME_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_TIME_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_TIME_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_TIME_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.instret                                     */
/* Register type referenced: minion_csr::instret                           */
/* Register template referenced: minion_csr::instret                       */
#define MINION_CSR_INSTRET_OFFSET 0xc02u
#define MINION_CSR_INSTRET_BYTE_OFFSET 0x6010u
#define MINION_CSR_INSTRET_READ_ACCESS 1u
#define MINION_CSR_INSTRET_WRITE_ACCESS 0u
#define MINION_CSR_INSTRET_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_INSTRET_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_INSTRET_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_INSTRET_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter3                                 */
/* Register type referenced: minion_csr::hpmcounter3                       */
/* Register template referenced: minion_csr::hpmcounter3                   */
#define MINION_CSR_HPMCOUNTER3_OFFSET 0xc03u
#define MINION_CSR_HPMCOUNTER3_BYTE_OFFSET 0x6018u
#define MINION_CSR_HPMCOUNTER3_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER3_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER3_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER3_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER3_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter4                                 */
/* Register type referenced: minion_csr::hpmcounter4                       */
/* Register template referenced: minion_csr::hpmcounter4                   */
#define MINION_CSR_HPMCOUNTER4_OFFSET 0xc04u
#define MINION_CSR_HPMCOUNTER4_BYTE_OFFSET 0x6020u
#define MINION_CSR_HPMCOUNTER4_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER4_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER4_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER4_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER4_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER4_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter5                                 */
/* Register type referenced: minion_csr::hpmcounter5                       */
/* Register template referenced: minion_csr::hpmcounter5                   */
#define MINION_CSR_HPMCOUNTER5_OFFSET 0xc05u
#define MINION_CSR_HPMCOUNTER5_BYTE_OFFSET 0x6028u
#define MINION_CSR_HPMCOUNTER5_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER5_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER5_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER5_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER5_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER5_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter6                                 */
/* Register type referenced: minion_csr::hpmcounter6                       */
/* Register template referenced: minion_csr::hpmcounter6                   */
#define MINION_CSR_HPMCOUNTER6_OFFSET 0xc06u
#define MINION_CSR_HPMCOUNTER6_BYTE_OFFSET 0x6030u
#define MINION_CSR_HPMCOUNTER6_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER6_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER6_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER6_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER6_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER6_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter7                                 */
/* Register type referenced: minion_csr::hpmcounter7                       */
/* Register template referenced: minion_csr::hpmcounter7                   */
#define MINION_CSR_HPMCOUNTER7_OFFSET 0xc07u
#define MINION_CSR_HPMCOUNTER7_BYTE_OFFSET 0x6038u
#define MINION_CSR_HPMCOUNTER7_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER7_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER7_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER7_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER7_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER7_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter8                                 */
/* Register type referenced: minion_csr::hpmcounter8                       */
/* Register template referenced: minion_csr::hpmcounter8                   */
#define MINION_CSR_HPMCOUNTER8_OFFSET 0xc08u
#define MINION_CSR_HPMCOUNTER8_BYTE_OFFSET 0x6040u
#define MINION_CSR_HPMCOUNTER8_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER8_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER8_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER8_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER8_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER8_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter9                                 */
/* Register type referenced: minion_csr::hpmcounter9                       */
/* Register template referenced: minion_csr::hpmcounter9                   */
#define MINION_CSR_HPMCOUNTER9_OFFSET 0xc09u
#define MINION_CSR_HPMCOUNTER9_BYTE_OFFSET 0x6048u
#define MINION_CSR_HPMCOUNTER9_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER9_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER9_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER9_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER9_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER9_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter10                                */
/* Register type referenced: minion_csr::hpmcounter10                      */
/* Register template referenced: minion_csr::hpmcounter10                  */
#define MINION_CSR_HPMCOUNTER10_OFFSET 0xc0au
#define MINION_CSR_HPMCOUNTER10_BYTE_OFFSET 0x6050u
#define MINION_CSR_HPMCOUNTER10_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER10_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER10_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER10_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER10_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER10_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter11                                */
/* Register type referenced: minion_csr::hpmcounter11                      */
/* Register template referenced: minion_csr::hpmcounter11                  */
#define MINION_CSR_HPMCOUNTER11_OFFSET 0xc0bu
#define MINION_CSR_HPMCOUNTER11_BYTE_OFFSET 0x6058u
#define MINION_CSR_HPMCOUNTER11_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER11_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER11_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER11_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER11_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER11_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter12                                */
/* Register type referenced: minion_csr::hpmcounter12                      */
/* Register template referenced: minion_csr::hpmcounter12                  */
#define MINION_CSR_HPMCOUNTER12_OFFSET 0xc0cu
#define MINION_CSR_HPMCOUNTER12_BYTE_OFFSET 0x6060u
#define MINION_CSR_HPMCOUNTER12_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER12_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER12_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER12_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER12_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER12_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter13                                */
/* Register type referenced: minion_csr::hpmcounter13                      */
/* Register template referenced: minion_csr::hpmcounter13                  */
#define MINION_CSR_HPMCOUNTER13_OFFSET 0xc0du
#define MINION_CSR_HPMCOUNTER13_BYTE_OFFSET 0x6068u
#define MINION_CSR_HPMCOUNTER13_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER13_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER13_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER13_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER13_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER13_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter14                                */
/* Register type referenced: minion_csr::hpmcounter14                      */
/* Register template referenced: minion_csr::hpmcounter14                  */
#define MINION_CSR_HPMCOUNTER14_OFFSET 0xc0eu
#define MINION_CSR_HPMCOUNTER14_BYTE_OFFSET 0x6070u
#define MINION_CSR_HPMCOUNTER14_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER14_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER14_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER14_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER14_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER14_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter15                                */
/* Register type referenced: minion_csr::hpmcounter15                      */
/* Register template referenced: minion_csr::hpmcounter15                  */
#define MINION_CSR_HPMCOUNTER15_OFFSET 0xc0fu
#define MINION_CSR_HPMCOUNTER15_BYTE_OFFSET 0x6078u
#define MINION_CSR_HPMCOUNTER15_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER15_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER15_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER15_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER15_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER15_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter16                                */
/* Register type referenced: minion_csr::hpmcounter16                      */
/* Register template referenced: minion_csr::hpmcounter16                  */
#define MINION_CSR_HPMCOUNTER16_OFFSET 0xc10u
#define MINION_CSR_HPMCOUNTER16_BYTE_OFFSET 0x6080u
#define MINION_CSR_HPMCOUNTER16_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER16_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER16_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER16_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER16_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER16_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter17                                */
/* Register type referenced: minion_csr::hpmcounter17                      */
/* Register template referenced: minion_csr::hpmcounter17                  */
#define MINION_CSR_HPMCOUNTER17_OFFSET 0xc11u
#define MINION_CSR_HPMCOUNTER17_BYTE_OFFSET 0x6088u
#define MINION_CSR_HPMCOUNTER17_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER17_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER17_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER17_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER17_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER17_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter18                                */
/* Register type referenced: minion_csr::hpmcounter18                      */
/* Register template referenced: minion_csr::hpmcounter18                  */
#define MINION_CSR_HPMCOUNTER18_OFFSET 0xc12u
#define MINION_CSR_HPMCOUNTER18_BYTE_OFFSET 0x6090u
#define MINION_CSR_HPMCOUNTER18_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER18_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER18_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER18_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER18_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER18_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter19                                */
/* Register type referenced: minion_csr::hpmcounter19                      */
/* Register template referenced: minion_csr::hpmcounter19                  */
#define MINION_CSR_HPMCOUNTER19_OFFSET 0xc13u
#define MINION_CSR_HPMCOUNTER19_BYTE_OFFSET 0x6098u
#define MINION_CSR_HPMCOUNTER19_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER19_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER19_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER19_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER19_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER19_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter20                                */
/* Register type referenced: minion_csr::hpmcounter20                      */
/* Register template referenced: minion_csr::hpmcounter20                  */
#define MINION_CSR_HPMCOUNTER20_OFFSET 0xc14u
#define MINION_CSR_HPMCOUNTER20_BYTE_OFFSET 0x60a0u
#define MINION_CSR_HPMCOUNTER20_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER20_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER20_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER20_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER20_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER20_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter21                                */
/* Register type referenced: minion_csr::hpmcounter21                      */
/* Register template referenced: minion_csr::hpmcounter21                  */
#define MINION_CSR_HPMCOUNTER21_OFFSET 0xc15u
#define MINION_CSR_HPMCOUNTER21_BYTE_OFFSET 0x60a8u
#define MINION_CSR_HPMCOUNTER21_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER21_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER21_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER21_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER21_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER21_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter22                                */
/* Register type referenced: minion_csr::hpmcounter22                      */
/* Register template referenced: minion_csr::hpmcounter22                  */
#define MINION_CSR_HPMCOUNTER22_OFFSET 0xc16u
#define MINION_CSR_HPMCOUNTER22_BYTE_OFFSET 0x60b0u
#define MINION_CSR_HPMCOUNTER22_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER22_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER22_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER22_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER22_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER22_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter23                                */
/* Register type referenced: minion_csr::hpmcounter23                      */
/* Register template referenced: minion_csr::hpmcounter23                  */
#define MINION_CSR_HPMCOUNTER23_OFFSET 0xc17u
#define MINION_CSR_HPMCOUNTER23_BYTE_OFFSET 0x60b8u
#define MINION_CSR_HPMCOUNTER23_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER23_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER23_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER23_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER23_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER23_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter24                                */
/* Register type referenced: minion_csr::hpmcounter24                      */
/* Register template referenced: minion_csr::hpmcounter24                  */
#define MINION_CSR_HPMCOUNTER24_OFFSET 0xc18u
#define MINION_CSR_HPMCOUNTER24_BYTE_OFFSET 0x60c0u
#define MINION_CSR_HPMCOUNTER24_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER24_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER24_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER24_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER24_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER24_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter25                                */
/* Register type referenced: minion_csr::hpmcounter25                      */
/* Register template referenced: minion_csr::hpmcounter25                  */
#define MINION_CSR_HPMCOUNTER25_OFFSET 0xc19u
#define MINION_CSR_HPMCOUNTER25_BYTE_OFFSET 0x60c8u
#define MINION_CSR_HPMCOUNTER25_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER25_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER25_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER25_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER25_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER25_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter26                                */
/* Register type referenced: minion_csr::hpmcounter26                      */
/* Register template referenced: minion_csr::hpmcounter26                  */
#define MINION_CSR_HPMCOUNTER26_OFFSET 0xc1au
#define MINION_CSR_HPMCOUNTER26_BYTE_OFFSET 0x60d0u
#define MINION_CSR_HPMCOUNTER26_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER26_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER26_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER26_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER26_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER26_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter27                                */
/* Register type referenced: minion_csr::hpmcounter27                      */
/* Register template referenced: minion_csr::hpmcounter27                  */
#define MINION_CSR_HPMCOUNTER27_OFFSET 0xc1bu
#define MINION_CSR_HPMCOUNTER27_BYTE_OFFSET 0x60d8u
#define MINION_CSR_HPMCOUNTER27_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER27_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER27_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER27_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER27_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER27_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter28                                */
/* Register type referenced: minion_csr::hpmcounter28                      */
/* Register template referenced: minion_csr::hpmcounter28                  */
#define MINION_CSR_HPMCOUNTER28_OFFSET 0xc1cu
#define MINION_CSR_HPMCOUNTER28_BYTE_OFFSET 0x60e0u
#define MINION_CSR_HPMCOUNTER28_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER28_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER28_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER28_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER28_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER28_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter29                                */
/* Register type referenced: minion_csr::hpmcounter29                      */
/* Register template referenced: minion_csr::hpmcounter29                  */
#define MINION_CSR_HPMCOUNTER29_OFFSET 0xc1du
#define MINION_CSR_HPMCOUNTER29_BYTE_OFFSET 0x60e8u
#define MINION_CSR_HPMCOUNTER29_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER29_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER29_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER29_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER29_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER29_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter30                                */
/* Register type referenced: minion_csr::hpmcounter30                      */
/* Register template referenced: minion_csr::hpmcounter30                  */
#define MINION_CSR_HPMCOUNTER30_OFFSET 0xc1eu
#define MINION_CSR_HPMCOUNTER30_BYTE_OFFSET 0x60f0u
#define MINION_CSR_HPMCOUNTER30_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER30_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER30_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER30_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER30_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER30_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hpmcounter31                                */
/* Register type referenced: minion_csr::hpmcounter31                      */
/* Register template referenced: minion_csr::hpmcounter31                  */
#define MINION_CSR_HPMCOUNTER31_OFFSET 0xc1fu
#define MINION_CSR_HPMCOUNTER31_BYTE_OFFSET 0x60f8u
#define MINION_CSR_HPMCOUNTER31_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER31_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER31_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER31_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER31_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER31_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.nb_fcc                                      */
/* Register type referenced: minion_csr::nb_fcc                            */
/* Register template referenced: minion_csr::nb_fcc                        */
#define MINION_CSR_NB_FCC_OFFSET 0xcc0u
#define MINION_CSR_NB_FCC_BYTE_OFFSET 0x6600u
#define MINION_CSR_NB_FCC_READ_ACCESS 1u
#define MINION_CSR_NB_FCC_WRITE_ACCESS 0u
#define MINION_CSR_NB_FCC_RESET_VALUE 0x0000000000000000ull
#define MINION_CSR_NB_FCC_RESET_MASK 0xffffffff00000000ull
#define MINION_CSR_NB_FCC_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_NB_FCC_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.porthead0                                   */
/* Register type referenced: minion_csr::porthead0                         */
/* Register template referenced: minion_csr::porthead0                     */
#define MINION_CSR_PORTHEAD0_OFFSET 0xcc8u
#define MINION_CSR_PORTHEAD0_BYTE_OFFSET 0x6640u
#define MINION_CSR_PORTHEAD0_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD0_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD0_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.porthead1                                   */
/* Register type referenced: minion_csr::porthead1                         */
/* Register template referenced: minion_csr::porthead1                     */
#define MINION_CSR_PORTHEAD1_OFFSET 0xcc9u
#define MINION_CSR_PORTHEAD1_BYTE_OFFSET 0x6648u
#define MINION_CSR_PORTHEAD1_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD1_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD1_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.porthead2                                   */
/* Register type referenced: minion_csr::porthead2                         */
/* Register template referenced: minion_csr::porthead2                     */
#define MINION_CSR_PORTHEAD2_OFFSET 0xccau
#define MINION_CSR_PORTHEAD2_BYTE_OFFSET 0x6650u
#define MINION_CSR_PORTHEAD2_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD2_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD2_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.porthead3                                   */
/* Register type referenced: minion_csr::porthead3                         */
/* Register template referenced: minion_csr::porthead3                     */
#define MINION_CSR_PORTHEAD3_OFFSET 0xccbu
#define MINION_CSR_PORTHEAD3_BYTE_OFFSET 0x6658u
#define MINION_CSR_PORTHEAD3_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD3_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD3_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.portheadnb0                                 */
/* Register type referenced: minion_csr::portheadnb0                       */
/* Register template referenced: minion_csr::portheadnb0                   */
#define MINION_CSR_PORTHEADNB0_OFFSET 0xcccu
#define MINION_CSR_PORTHEADNB0_BYTE_OFFSET 0x6660u
#define MINION_CSR_PORTHEADNB0_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB0_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB0_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB0_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.portheadnb1                                 */
/* Register type referenced: minion_csr::portheadnb1                       */
/* Register template referenced: minion_csr::portheadnb1                   */
#define MINION_CSR_PORTHEADNB1_OFFSET 0xccdu
#define MINION_CSR_PORTHEADNB1_BYTE_OFFSET 0x6668u
#define MINION_CSR_PORTHEADNB1_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB1_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB1_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB1_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.portheadnb2                                 */
/* Register type referenced: minion_csr::portheadnb2                       */
/* Register template referenced: minion_csr::portheadnb2                   */
#define MINION_CSR_PORTHEADNB2_OFFSET 0xcceu
#define MINION_CSR_PORTHEADNB2_BYTE_OFFSET 0x6670u
#define MINION_CSR_PORTHEADNB2_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB2_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB2_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB2_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.portheadnb3                                 */
/* Register type referenced: minion_csr::portheadnb3                       */
/* Register template referenced: minion_csr::portheadnb3                   */
#define MINION_CSR_PORTHEADNB3_OFFSET 0xccfu
#define MINION_CSR_PORTHEADNB3_BYTE_OFFSET 0x6678u
#define MINION_CSR_PORTHEADNB3_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB3_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB3_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB3_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.hartid                                      */
/* Register type referenced: minion_csr::hartid                            */
/* Register template referenced: minion_csr::hartid                        */
#define MINION_CSR_HARTID_OFFSET 0xcd0u
#define MINION_CSR_HARTID_BYTE_OFFSET 0x6680u
#define MINION_CSR_HARTID_READ_ACCESS 1u
#define MINION_CSR_HARTID_WRITE_ACCESS 0u
#define MINION_CSR_HARTID_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_HARTID_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.mvendorid                                   */
/* Register type referenced: minion_csr::mvendorid                         */
/* Register template referenced: minion_csr::mvendorid                     */
#define MINION_CSR_MVENDORID_OFFSET 0xf11u
#define MINION_CSR_MVENDORID_BYTE_OFFSET 0x7888u
#define MINION_CSR_MVENDORID_READ_ACCESS 1u
#define MINION_CSR_MVENDORID_WRITE_ACCESS 0u
#define MINION_CSR_MVENDORID_RESET_VALUE 0x00000000000005e5ull
#define MINION_CSR_MVENDORID_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MVENDORID_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MVENDORID_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.marchid                                     */
/* Register type referenced: minion_csr::marchid                           */
/* Register template referenced: minion_csr::marchid                       */
#define MINION_CSR_MARCHID_OFFSET 0xf12u
#define MINION_CSR_MARCHID_BYTE_OFFSET 0x7890u
#define MINION_CSR_MARCHID_READ_ACCESS 1u
#define MINION_CSR_MARCHID_WRITE_ACCESS 0u
#define MINION_CSR_MARCHID_RESET_VALUE 0x8000000000000001ull
#define MINION_CSR_MARCHID_RESET_MASK 0xffffffffffffffffull
#define MINION_CSR_MARCHID_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MARCHID_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.mimpid                                      */
/* Register type referenced: minion_csr::mimpid                            */
/* Register template referenced: minion_csr::mimpid                        */
#define MINION_CSR_MIMPID_OFFSET 0xf13u
#define MINION_CSR_MIMPID_BYTE_OFFSET 0x7898u
#define MINION_CSR_MIMPID_READ_ACCESS 1u
#define MINION_CSR_MIMPID_WRITE_ACCESS 0u
#define MINION_CSR_MIMPID_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MIMPID_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.mhartid                                     */
/* Register type referenced: minion_csr::mhartid                           */
/* Register template referenced: minion_csr::mhartid                       */
#define MINION_CSR_MHARTID_OFFSET 0xf14u
#define MINION_CSR_MHARTID_BYTE_OFFSET 0x78a0u
#define MINION_CSR_MHARTID_READ_ACCESS 1u
#define MINION_CSR_MHARTID_WRITE_ACCESS 0u
#define MINION_CSR_MHARTID_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_MHARTID_WRITE_MASK 0x0000000000000000ull
/* Register member: minion_csr.dcache_debug                                */
/* Register type referenced: minion_csr::dcache_debug                      */
/* Register template referenced: minion_csr::dcache_debug                  */
#define MINION_CSR_DCACHE_DEBUG_OFFSET 0xfc0u
#define MINION_CSR_DCACHE_DEBUG_BYTE_OFFSET 0x7e00u
#define MINION_CSR_DCACHE_DEBUG_READ_ACCESS 1u
#define MINION_CSR_DCACHE_DEBUG_WRITE_ACCESS 0u
#define MINION_CSR_DCACHE_DEBUG_READ_MASK 0xffffffffffffffffull
#define MINION_CSR_DCACHE_DEBUG_WRITE_MASK 0x0000000000000000ull

/* Register type: minion_csr::ustatus                                      */
/* Register template: minion_csr::ustatus                                  */
/* Source filename: minion_csr.csr, line: 10                               */
/* Field member: minion_csr::ustatus.ustatus                               */
/* Source filename: minion_csr.csr, line: 18                               */
#define MINION_CSR_USTATUS_USTATUS_MSB 63u
#define MINION_CSR_USTATUS_USTATUS_LSB 0u
#define MINION_CSR_USTATUS_USTATUS_WIDTH 64u
#define MINION_CSR_USTATUS_USTATUS_READ_ACCESS 1u
#define MINION_CSR_USTATUS_USTATUS_WRITE_ACCESS 0u
#define MINION_CSR_USTATUS_USTATUS_RESET 0x0000000000000000ull
#define MINION_CSR_USTATUS_USTATUS_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_USTATUS_USTATUS_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_USTATUS_USTATUS_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_USTATUS_USTATUS_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::fflags                                       */
/* Register template: minion_csr::fflags                                   */
/* Source filename: minion_csr.csr, line: 30                               */
/* Field member: minion_csr::fflags.eflags                                 */
/* Source filename: minion_csr.csr, line: 61                               */
#define MINION_CSR_FFLAGS_EFLAGS_MSB 31u
#define MINION_CSR_FFLAGS_EFLAGS_LSB 31u
#define MINION_CSR_FFLAGS_EFLAGS_WIDTH 1u
#define MINION_CSR_FFLAGS_EFLAGS_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_EFLAGS_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_EFLAGS_RESET 0x0u
#define MINION_CSR_FFLAGS_EFLAGS_FIELD_MASK 0x0000000080000000ull
#define MINION_CSR_FFLAGS_EFLAGS_GET(x) (((x) & 0x0000000080000000ull) >> 31)
#define MINION_CSR_FFLAGS_EFLAGS_SET(x) \
   (((x) << 31) & 0x0000000080000000ull)
#define MINION_CSR_FFLAGS_EFLAGS_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: minion_csr::fflags.NV                                     */
/* Source filename: minion_csr.csr, line: 56                               */
#define MINION_CSR_FFLAGS_NV_MSB 4u
#define MINION_CSR_FFLAGS_NV_LSB 4u
#define MINION_CSR_FFLAGS_NV_WIDTH 1u
#define MINION_CSR_FFLAGS_NV_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_NV_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_NV_RESET 0x0u
#define MINION_CSR_FFLAGS_NV_FIELD_MASK 0x0000000000000010ull
#define MINION_CSR_FFLAGS_NV_GET(x) (((x) & 0x0000000000000010ull) >> 4)
#define MINION_CSR_FFLAGS_NV_SET(x) (((x) << 4) & 0x0000000000000010ull)
#define MINION_CSR_FFLAGS_NV_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: minion_csr::fflags.DZ                                     */
/* Source filename: minion_csr.csr, line: 51                               */
#define MINION_CSR_FFLAGS_DZ_MSB 3u
#define MINION_CSR_FFLAGS_DZ_LSB 3u
#define MINION_CSR_FFLAGS_DZ_WIDTH 1u
#define MINION_CSR_FFLAGS_DZ_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_DZ_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_DZ_RESET 0x0u
#define MINION_CSR_FFLAGS_DZ_FIELD_MASK 0x0000000000000008ull
#define MINION_CSR_FFLAGS_DZ_GET(x) (((x) & 0x0000000000000008ull) >> 3)
#define MINION_CSR_FFLAGS_DZ_SET(x) (((x) << 3) & 0x0000000000000008ull)
#define MINION_CSR_FFLAGS_DZ_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: minion_csr::fflags.OF                                     */
/* Source filename: minion_csr.csr, line: 46                               */
#define MINION_CSR_FFLAGS_OF_MSB 2u
#define MINION_CSR_FFLAGS_OF_LSB 2u
#define MINION_CSR_FFLAGS_OF_WIDTH 1u
#define MINION_CSR_FFLAGS_OF_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_OF_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_OF_RESET 0x0u
#define MINION_CSR_FFLAGS_OF_FIELD_MASK 0x0000000000000004ull
#define MINION_CSR_FFLAGS_OF_GET(x) (((x) & 0x0000000000000004ull) >> 2)
#define MINION_CSR_FFLAGS_OF_SET(x) (((x) << 2) & 0x0000000000000004ull)
#define MINION_CSR_FFLAGS_OF_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: minion_csr::fflags.UF                                     */
/* Source filename: minion_csr.csr, line: 41                               */
#define MINION_CSR_FFLAGS_UF_MSB 1u
#define MINION_CSR_FFLAGS_UF_LSB 1u
#define MINION_CSR_FFLAGS_UF_WIDTH 1u
#define MINION_CSR_FFLAGS_UF_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_UF_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_UF_RESET 0x0u
#define MINION_CSR_FFLAGS_UF_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_FFLAGS_UF_GET(x) (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_FFLAGS_UF_SET(x) (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_FFLAGS_UF_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: minion_csr::fflags.NX                                     */
/* Source filename: minion_csr.csr, line: 36                               */
#define MINION_CSR_FFLAGS_NX_MSB 0u
#define MINION_CSR_FFLAGS_NX_LSB 0u
#define MINION_CSR_FFLAGS_NX_WIDTH 1u
#define MINION_CSR_FFLAGS_NX_READ_ACCESS 1u
#define MINION_CSR_FFLAGS_NX_WRITE_ACCESS 1u
#define MINION_CSR_FFLAGS_NX_RESET 0x0u
#define MINION_CSR_FFLAGS_NX_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_FFLAGS_NX_GET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_FFLAGS_NX_SET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_FFLAGS_NX_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::frm                                          */
/* Register template: minion_csr::frm                                      */
/* Source filename: minion_csr.csr, line: 76                               */
/* Field member: minion_csr::frm.FRM                                       */
/* Source filename: minion_csr.csr, line: 82                               */
#define MINION_CSR_FRM_FRM_MSB 2u
#define MINION_CSR_FRM_FRM_LSB 0u
#define MINION_CSR_FRM_FRM_WIDTH 3u
#define MINION_CSR_FRM_FRM_READ_ACCESS 1u
#define MINION_CSR_FRM_FRM_WRITE_ACCESS 1u
#define MINION_CSR_FRM_FRM_RESET 0x0u
#define MINION_CSR_FRM_FRM_FIELD_MASK 0x0000000000000007ull
#define MINION_CSR_FRM_FRM_GET(x) ((x) & 0x0000000000000007ull)
#define MINION_CSR_FRM_FRM_SET(x) ((x) & 0x0000000000000007ull)
#define MINION_CSR_FRM_FRM_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: minion_csr::fcsr                                         */
/* Register template: minion_csr::fcsr                                     */
/* Source filename: minion_csr.csr, line: 88                               */
/* Field member: minion_csr::fcsr.eflags                                   */
/* Source filename: minion_csr.csr, line: 124                              */
#define MINION_CSR_FCSR_EFLAGS_MSB 31u
#define MINION_CSR_FCSR_EFLAGS_LSB 31u
#define MINION_CSR_FCSR_EFLAGS_WIDTH 1u
#define MINION_CSR_FCSR_EFLAGS_READ_ACCESS 1u
#define MINION_CSR_FCSR_EFLAGS_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_EFLAGS_RESET 0x0u
#define MINION_CSR_FCSR_EFLAGS_FIELD_MASK 0x0000000080000000ull
#define MINION_CSR_FCSR_EFLAGS_GET(x) (((x) & 0x0000000080000000ull) >> 31)
#define MINION_CSR_FCSR_EFLAGS_SET(x) (((x) << 31) & 0x0000000080000000ull)
#define MINION_CSR_FCSR_EFLAGS_MODIFY(r, x) \
   ((((x) << 31) & 0x0000000080000000ull) | ((r) & 0xffffffff7fffffffull))
/* Field member: minion_csr::fcsr.FRM                                      */
/* Source filename: minion_csr.csr, line: 119                              */
#define MINION_CSR_FCSR_FRM_MSB 7u
#define MINION_CSR_FCSR_FRM_LSB 5u
#define MINION_CSR_FCSR_FRM_WIDTH 3u
#define MINION_CSR_FCSR_FRM_READ_ACCESS 1u
#define MINION_CSR_FCSR_FRM_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_FRM_RESET 0x0u
#define MINION_CSR_FCSR_FRM_FIELD_MASK 0x00000000000000e0ull
#define MINION_CSR_FCSR_FRM_GET(x) (((x) & 0x00000000000000e0ull) >> 5)
#define MINION_CSR_FCSR_FRM_SET(x) (((x) << 5) & 0x00000000000000e0ull)
#define MINION_CSR_FCSR_FRM_MODIFY(r, x) \
   ((((x) << 5) & 0x00000000000000e0ull) | ((r) & 0xffffffffffffff1full))
/* Field member: minion_csr::fcsr.NV                                       */
/* Source filename: minion_csr.csr, line: 114                              */
#define MINION_CSR_FCSR_NV_MSB 4u
#define MINION_CSR_FCSR_NV_LSB 4u
#define MINION_CSR_FCSR_NV_WIDTH 1u
#define MINION_CSR_FCSR_NV_READ_ACCESS 1u
#define MINION_CSR_FCSR_NV_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_NV_RESET 0x0u
#define MINION_CSR_FCSR_NV_FIELD_MASK 0x0000000000000010ull
#define MINION_CSR_FCSR_NV_GET(x) (((x) & 0x0000000000000010ull) >> 4)
#define MINION_CSR_FCSR_NV_SET(x) (((x) << 4) & 0x0000000000000010ull)
#define MINION_CSR_FCSR_NV_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: minion_csr::fcsr.DZ                                       */
/* Source filename: minion_csr.csr, line: 109                              */
#define MINION_CSR_FCSR_DZ_MSB 3u
#define MINION_CSR_FCSR_DZ_LSB 3u
#define MINION_CSR_FCSR_DZ_WIDTH 1u
#define MINION_CSR_FCSR_DZ_READ_ACCESS 1u
#define MINION_CSR_FCSR_DZ_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_DZ_RESET 0x0u
#define MINION_CSR_FCSR_DZ_FIELD_MASK 0x0000000000000008ull
#define MINION_CSR_FCSR_DZ_GET(x) (((x) & 0x0000000000000008ull) >> 3)
#define MINION_CSR_FCSR_DZ_SET(x) (((x) << 3) & 0x0000000000000008ull)
#define MINION_CSR_FCSR_DZ_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: minion_csr::fcsr.OF                                       */
/* Source filename: minion_csr.csr, line: 104                              */
#define MINION_CSR_FCSR_OF_MSB 2u
#define MINION_CSR_FCSR_OF_LSB 2u
#define MINION_CSR_FCSR_OF_WIDTH 1u
#define MINION_CSR_FCSR_OF_READ_ACCESS 1u
#define MINION_CSR_FCSR_OF_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_OF_RESET 0x0u
#define MINION_CSR_FCSR_OF_FIELD_MASK 0x0000000000000004ull
#define MINION_CSR_FCSR_OF_GET(x) (((x) & 0x0000000000000004ull) >> 2)
#define MINION_CSR_FCSR_OF_SET(x) (((x) << 2) & 0x0000000000000004ull)
#define MINION_CSR_FCSR_OF_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: minion_csr::fcsr.UF                                       */
/* Source filename: minion_csr.csr, line: 99                               */
#define MINION_CSR_FCSR_UF_MSB 1u
#define MINION_CSR_FCSR_UF_LSB 1u
#define MINION_CSR_FCSR_UF_WIDTH 1u
#define MINION_CSR_FCSR_UF_READ_ACCESS 1u
#define MINION_CSR_FCSR_UF_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_UF_RESET 0x0u
#define MINION_CSR_FCSR_UF_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_FCSR_UF_GET(x) (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_FCSR_UF_SET(x) (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_FCSR_UF_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: minion_csr::fcsr.NX                                       */
/* Source filename: minion_csr.csr, line: 94                               */
#define MINION_CSR_FCSR_NX_MSB 0u
#define MINION_CSR_FCSR_NX_LSB 0u
#define MINION_CSR_FCSR_NX_WIDTH 1u
#define MINION_CSR_FCSR_NX_READ_ACCESS 1u
#define MINION_CSR_FCSR_NX_WRITE_ACCESS 1u
#define MINION_CSR_FCSR_NX_RESET 0x0u
#define MINION_CSR_FCSR_NX_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_FCSR_NX_GET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_FCSR_NX_SET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_FCSR_NX_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::uie                                          */
/* Register template: minion_csr::uie                                      */
/* Source filename: minion_csr.csr, line: 139                              */
/* Field member: minion_csr::uie.uie                                       */
/* Source filename: minion_csr.csr, line: 147                              */
#define MINION_CSR_UIE_UIE_MSB 63u
#define MINION_CSR_UIE_UIE_LSB 0u
#define MINION_CSR_UIE_UIE_WIDTH 64u
#define MINION_CSR_UIE_UIE_READ_ACCESS 1u
#define MINION_CSR_UIE_UIE_WRITE_ACCESS 0u
#define MINION_CSR_UIE_UIE_RESET 0x0000000000000000ull
#define MINION_CSR_UIE_UIE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UIE_UIE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UIE_UIE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UIE_UIE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::utvec                                        */
/* Register template: minion_csr::utvec                                    */
/* Source filename: minion_csr.csr, line: 159                              */
/* Field member: minion_csr::utvec.utvec                                   */
/* Source filename: minion_csr.csr, line: 167                              */
#define MINION_CSR_UTVEC_UTVEC_MSB 63u
#define MINION_CSR_UTVEC_UTVEC_LSB 0u
#define MINION_CSR_UTVEC_UTVEC_WIDTH 64u
#define MINION_CSR_UTVEC_UTVEC_READ_ACCESS 1u
#define MINION_CSR_UTVEC_UTVEC_WRITE_ACCESS 0u
#define MINION_CSR_UTVEC_UTVEC_RESET 0x0000000000000000ull
#define MINION_CSR_UTVEC_UTVEC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UTVEC_UTVEC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UTVEC_UTVEC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UTVEC_UTVEC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::uscratch                                     */
/* Register template: minion_csr::uscratch                                 */
/* Source filename: minion_csr.csr, line: 179                              */
/* Field member: minion_csr::uscratch.uscratch                             */
/* Source filename: minion_csr.csr, line: 187                              */
#define MINION_CSR_USCRATCH_USCRATCH_MSB 63u
#define MINION_CSR_USCRATCH_USCRATCH_LSB 0u
#define MINION_CSR_USCRATCH_USCRATCH_WIDTH 64u
#define MINION_CSR_USCRATCH_USCRATCH_READ_ACCESS 1u
#define MINION_CSR_USCRATCH_USCRATCH_WRITE_ACCESS 0u
#define MINION_CSR_USCRATCH_USCRATCH_RESET 0x0000000000000000ull
#define MINION_CSR_USCRATCH_USCRATCH_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_USCRATCH_USCRATCH_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_USCRATCH_USCRATCH_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_USCRATCH_USCRATCH_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::uepc                                         */
/* Register template: minion_csr::uepc                                     */
/* Source filename: minion_csr.csr, line: 199                              */
/* Field member: minion_csr::uepc.uepc                                     */
/* Source filename: minion_csr.csr, line: 207                              */
#define MINION_CSR_UEPC_UEPC_MSB 63u
#define MINION_CSR_UEPC_UEPC_LSB 0u
#define MINION_CSR_UEPC_UEPC_WIDTH 64u
#define MINION_CSR_UEPC_UEPC_READ_ACCESS 1u
#define MINION_CSR_UEPC_UEPC_WRITE_ACCESS 0u
#define MINION_CSR_UEPC_UEPC_RESET 0x0000000000000000ull
#define MINION_CSR_UEPC_UEPC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UEPC_UEPC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UEPC_UEPC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UEPC_UEPC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::ucause                                       */
/* Register template: minion_csr::ucause                                   */
/* Source filename: minion_csr.csr, line: 219                              */
/* Field member: minion_csr::ucause.ucause                                 */
/* Source filename: minion_csr.csr, line: 227                              */
#define MINION_CSR_UCAUSE_UCAUSE_MSB 63u
#define MINION_CSR_UCAUSE_UCAUSE_LSB 0u
#define MINION_CSR_UCAUSE_UCAUSE_WIDTH 64u
#define MINION_CSR_UCAUSE_UCAUSE_READ_ACCESS 1u
#define MINION_CSR_UCAUSE_UCAUSE_WRITE_ACCESS 0u
#define MINION_CSR_UCAUSE_UCAUSE_RESET 0x0000000000000000ull
#define MINION_CSR_UCAUSE_UCAUSE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UCAUSE_UCAUSE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UCAUSE_UCAUSE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UCAUSE_UCAUSE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::utval                                        */
/* Register template: minion_csr::utval                                    */
/* Source filename: minion_csr.csr, line: 239                              */
/* Field member: minion_csr::utval.utval                                   */
/* Source filename: minion_csr.csr, line: 247                              */
#define MINION_CSR_UTVAL_UTVAL_MSB 63u
#define MINION_CSR_UTVAL_UTVAL_LSB 0u
#define MINION_CSR_UTVAL_UTVAL_WIDTH 64u
#define MINION_CSR_UTVAL_UTVAL_READ_ACCESS 1u
#define MINION_CSR_UTVAL_UTVAL_WRITE_ACCESS 0u
#define MINION_CSR_UTVAL_UTVAL_RESET 0x0000000000000000ull
#define MINION_CSR_UTVAL_UTVAL_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UTVAL_UTVAL_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UTVAL_UTVAL_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UTVAL_UTVAL_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::uip                                          */
/* Register template: minion_csr::uip                                      */
/* Source filename: minion_csr.csr, line: 259                              */
/* Field member: minion_csr::uip.uip                                       */
/* Source filename: minion_csr.csr, line: 267                              */
#define MINION_CSR_UIP_UIP_MSB 63u
#define MINION_CSR_UIP_UIP_LSB 0u
#define MINION_CSR_UIP_UIP_WIDTH 64u
#define MINION_CSR_UIP_UIP_READ_ACCESS 1u
#define MINION_CSR_UIP_UIP_WRITE_ACCESS 0u
#define MINION_CSR_UIP_UIP_RESET 0x0000000000000000ull
#define MINION_CSR_UIP_UIP_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UIP_UIP_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UIP_UIP_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UIP_UIP_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::status                                       */
/* Register template: minion_csr::status                                   */
/* Source filename: minion_csr.csr, line: 279                              */
/* Field member: minion_csr::status.status                                 */
/* Source filename: minion_csr.csr, line: 284                              */
#define MINION_CSR_STATUS_STATUS_MSB 63u
#define MINION_CSR_STATUS_STATUS_LSB 0u
#define MINION_CSR_STATUS_STATUS_WIDTH 64u
#define MINION_CSR_STATUS_STATUS_READ_ACCESS 1u
#define MINION_CSR_STATUS_STATUS_WRITE_ACCESS 1u
#define MINION_CSR_STATUS_STATUS_RESET 0x0000000000000000ull
#define MINION_CSR_STATUS_STATUS_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_STATUS_STATUS_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STATUS_STATUS_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STATUS_STATUS_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::sedeleg                                      */
/* Register template: minion_csr::sedeleg                                  */
/* Source filename: minion_csr.csr, line: 292                              */
/* Field member: minion_csr::sedeleg.sedeleg                               */
/* Source filename: minion_csr.csr, line: 298                              */
#define MINION_CSR_SEDELEG_SEDELEG_MSB 63u
#define MINION_CSR_SEDELEG_SEDELEG_LSB 0u
#define MINION_CSR_SEDELEG_SEDELEG_WIDTH 64u
#define MINION_CSR_SEDELEG_SEDELEG_READ_ACCESS 1u
#define MINION_CSR_SEDELEG_SEDELEG_WRITE_ACCESS 1u
#define MINION_CSR_SEDELEG_SEDELEG_RESET 0x0000000000000000ull
#define MINION_CSR_SEDELEG_SEDELEG_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SEDELEG_SEDELEG_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SEDELEG_SEDELEG_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SEDELEG_SEDELEG_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::sideleg                                      */
/* Register template: minion_csr::sideleg                                  */
/* Source filename: minion_csr.csr, line: 307                              */
/* Field member: minion_csr::sideleg.sideleg                               */
/* Source filename: minion_csr.csr, line: 313                              */
#define MINION_CSR_SIDELEG_SIDELEG_MSB 63u
#define MINION_CSR_SIDELEG_SIDELEG_LSB 0u
#define MINION_CSR_SIDELEG_SIDELEG_WIDTH 64u
#define MINION_CSR_SIDELEG_SIDELEG_READ_ACCESS 1u
#define MINION_CSR_SIDELEG_SIDELEG_WRITE_ACCESS 1u
#define MINION_CSR_SIDELEG_SIDELEG_RESET 0x0000000000000000ull
#define MINION_CSR_SIDELEG_SIDELEG_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SIDELEG_SIDELEG_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SIDELEG_SIDELEG_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SIDELEG_SIDELEG_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::sie                                          */
/* Register template: minion_csr::sie                                      */
/* Source filename: minion_csr.csr, line: 322                              */
/* Field member: minion_csr::sie.sie                                       */
/* Source filename: minion_csr.csr, line: 327                              */
#define MINION_CSR_SIE_SIE_MSB 63u
#define MINION_CSR_SIE_SIE_LSB 0u
#define MINION_CSR_SIE_SIE_WIDTH 64u
#define MINION_CSR_SIE_SIE_READ_ACCESS 1u
#define MINION_CSR_SIE_SIE_WRITE_ACCESS 1u
#define MINION_CSR_SIE_SIE_RESET 0x0000000000000000ull
#define MINION_CSR_SIE_SIE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SIE_SIE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SIE_SIE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SIE_SIE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::stvec                                        */
/* Register template: minion_csr::stvec                                    */
/* Source filename: minion_csr.csr, line: 335                              */
/* Field member: minion_csr::stvec.stvec                                   */
/* Source filename: minion_csr.csr, line: 340                              */
#define MINION_CSR_STVEC_STVEC_MSB 63u
#define MINION_CSR_STVEC_STVEC_LSB 0u
#define MINION_CSR_STVEC_STVEC_WIDTH 64u
#define MINION_CSR_STVEC_STVEC_READ_ACCESS 1u
#define MINION_CSR_STVEC_STVEC_WRITE_ACCESS 1u
#define MINION_CSR_STVEC_STVEC_RESET 0x0000000000000000ull
#define MINION_CSR_STVEC_STVEC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_STVEC_STVEC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STVEC_STVEC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STVEC_STVEC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::scounteren                                   */
/* Register template: minion_csr::scounteren                               */
/* Source filename: minion_csr.csr, line: 348                              */
/* Field member: minion_csr::scounteren.scounteren                         */
/* Source filename: minion_csr.csr, line: 353                              */
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_MSB 8u
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_LSB 0u
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_WIDTH 9u
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_READ_ACCESS 1u
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_WRITE_ACCESS 1u
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_RESET 0x000u
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_FIELD_MASK 0x00000000000001ffull
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_GET(x) ((x) & 0x00000000000001ffull)
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_SET(x) ((x) & 0x00000000000001ffull)
#define MINION_CSR_SCOUNTEREN_SCOUNTEREN_MODIFY(r, x) \
   (((x) & 0x00000000000001ffull) | ((r) & 0xfffffffffffffe00ull))

/* Register type: minion_csr::sscratch                                     */
/* Register template: minion_csr::sscratch                                 */
/* Source filename: minion_csr.csr, line: 360                              */
/* Field member: minion_csr::sscratch.sscratch                             */
/* Source filename: minion_csr.csr, line: 365                              */
#define MINION_CSR_SSCRATCH_SSCRATCH_MSB 63u
#define MINION_CSR_SSCRATCH_SSCRATCH_LSB 0u
#define MINION_CSR_SSCRATCH_SSCRATCH_WIDTH 64u
#define MINION_CSR_SSCRATCH_SSCRATCH_READ_ACCESS 1u
#define MINION_CSR_SSCRATCH_SSCRATCH_WRITE_ACCESS 1u
#define MINION_CSR_SSCRATCH_SSCRATCH_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SSCRATCH_SSCRATCH_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SSCRATCH_SSCRATCH_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SSCRATCH_SSCRATCH_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::sepc                                         */
/* Register template: minion_csr::sepc                                     */
/* Source filename: minion_csr.csr, line: 372                              */
/* Field member: minion_csr::sepc.sepc                                     */
/* Source filename: minion_csr.csr, line: 377                              */
#define MINION_CSR_SEPC_SEPC_MSB 63u
#define MINION_CSR_SEPC_SEPC_LSB 0u
#define MINION_CSR_SEPC_SEPC_WIDTH 64u
#define MINION_CSR_SEPC_SEPC_READ_ACCESS 1u
#define MINION_CSR_SEPC_SEPC_WRITE_ACCESS 1u
#define MINION_CSR_SEPC_SEPC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SEPC_SEPC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SEPC_SEPC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SEPC_SEPC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::scause                                       */
/* Register template: minion_csr::scause                                   */
/* Source filename: minion_csr.csr, line: 384                              */
/* Field member: minion_csr::scause.scause                                 */
/* Source filename: minion_csr.csr, line: 389                              */
#define MINION_CSR_SCAUSE_SCAUSE_MSB 63u
#define MINION_CSR_SCAUSE_SCAUSE_LSB 0u
#define MINION_CSR_SCAUSE_SCAUSE_WIDTH 64u
#define MINION_CSR_SCAUSE_SCAUSE_READ_ACCESS 1u
#define MINION_CSR_SCAUSE_SCAUSE_WRITE_ACCESS 1u
#define MINION_CSR_SCAUSE_SCAUSE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SCAUSE_SCAUSE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SCAUSE_SCAUSE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SCAUSE_SCAUSE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::stval                                        */
/* Register template: minion_csr::stval                                    */
/* Source filename: minion_csr.csr, line: 396                              */
/* Field member: minion_csr::stval.stval                                   */
/* Source filename: minion_csr.csr, line: 401                              */
#define MINION_CSR_STVAL_STVAL_MSB 63u
#define MINION_CSR_STVAL_STVAL_LSB 0u
#define MINION_CSR_STVAL_STVAL_WIDTH 64u
#define MINION_CSR_STVAL_STVAL_READ_ACCESS 1u
#define MINION_CSR_STVAL_STVAL_WRITE_ACCESS 1u
#define MINION_CSR_STVAL_STVAL_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_STVAL_STVAL_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STVAL_STVAL_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STVAL_STVAL_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::sip                                          */
/* Register template: minion_csr::sip                                      */
/* Source filename: minion_csr.csr, line: 408                              */
/* Field member: minion_csr::sip.sip                                       */
/* Source filename: minion_csr.csr, line: 413                              */
#define MINION_CSR_SIP_SIP_MSB 63u
#define MINION_CSR_SIP_SIP_LSB 0u
#define MINION_CSR_SIP_SIP_WIDTH 64u
#define MINION_CSR_SIP_SIP_READ_ACCESS 1u
#define MINION_CSR_SIP_SIP_WRITE_ACCESS 1u
#define MINION_CSR_SIP_SIP_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SIP_SIP_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SIP_SIP_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SIP_SIP_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::satp                                         */
/* Register template: minion_csr::satp                                     */
/* Source filename: minion_csr.csr, line: 420                              */
/* Field member: minion_csr::satp.satp                                     */
/* Source filename: minion_csr.csr, line: 425                              */
#define MINION_CSR_SATP_SATP_MSB 63u
#define MINION_CSR_SATP_SATP_LSB 0u
#define MINION_CSR_SATP_SATP_WIDTH 64u
#define MINION_CSR_SATP_SATP_READ_ACCESS 1u
#define MINION_CSR_SATP_SATP_WRITE_ACCESS 1u
#define MINION_CSR_SATP_SATP_RESET 0x0000000000000000ull
#define MINION_CSR_SATP_SATP_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SATP_SATP_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SATP_SATP_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SATP_SATP_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mstatus                                      */
/* Register template: minion_csr::mstatus                                  */
/* Source filename: minion_csr.csr, line: 433                              */
/* Field member: minion_csr::mstatus.mstatus                               */
/* Source filename: minion_csr.csr, line: 438                              */
#define MINION_CSR_MSTATUS_MSTATUS_MSB 63u
#define MINION_CSR_MSTATUS_MSTATUS_LSB 0u
#define MINION_CSR_MSTATUS_MSTATUS_WIDTH 64u
#define MINION_CSR_MSTATUS_MSTATUS_READ_ACCESS 1u
#define MINION_CSR_MSTATUS_MSTATUS_WRITE_ACCESS 1u
#define MINION_CSR_MSTATUS_MSTATUS_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MSTATUS_MSTATUS_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MSTATUS_MSTATUS_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MSTATUS_MSTATUS_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::misa                                         */
/* Register template: minion_csr::misa                                     */
/* Source filename: minion_csr.csr, line: 445                              */
/* Field member: minion_csr::misa.misa                                     */
/* Source filename: minion_csr.csr, line: 450                              */
#define MINION_CSR_MISA_MISA_MSB 63u
#define MINION_CSR_MISA_MISA_LSB 0u
#define MINION_CSR_MISA_MISA_WIDTH 64u
#define MINION_CSR_MISA_MISA_READ_ACCESS 1u
#define MINION_CSR_MISA_MISA_WRITE_ACCESS 1u
#define MINION_CSR_MISA_MISA_RESET 0x8000000000941124ull
#define MINION_CSR_MISA_MISA_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MISA_MISA_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MISA_MISA_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MISA_MISA_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::medeleg                                      */
/* Register template: minion_csr::medeleg                                  */
/* Source filename: minion_csr.csr, line: 458                              */
/* Field member: minion_csr::medeleg.medeleg                               */
/* Source filename: minion_csr.csr, line: 463                              */
#define MINION_CSR_MEDELEG_MEDELEG_MSB 63u
#define MINION_CSR_MEDELEG_MEDELEG_LSB 0u
#define MINION_CSR_MEDELEG_MEDELEG_WIDTH 64u
#define MINION_CSR_MEDELEG_MEDELEG_READ_ACCESS 1u
#define MINION_CSR_MEDELEG_MEDELEG_WRITE_ACCESS 1u
#define MINION_CSR_MEDELEG_MEDELEG_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MEDELEG_MEDELEG_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MEDELEG_MEDELEG_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MEDELEG_MEDELEG_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mideleg                                      */
/* Register template: minion_csr::mideleg                                  */
/* Source filename: minion_csr.csr, line: 470                              */
/* Field member: minion_csr::mideleg.mideleg                               */
/* Source filename: minion_csr.csr, line: 475                              */
#define MINION_CSR_MIDELEG_MIDELEG_MSB 63u
#define MINION_CSR_MIDELEG_MIDELEG_LSB 0u
#define MINION_CSR_MIDELEG_MIDELEG_WIDTH 64u
#define MINION_CSR_MIDELEG_MIDELEG_READ_ACCESS 1u
#define MINION_CSR_MIDELEG_MIDELEG_WRITE_ACCESS 1u
#define MINION_CSR_MIDELEG_MIDELEG_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MIDELEG_MIDELEG_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIDELEG_MIDELEG_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIDELEG_MIDELEG_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mie                                          */
/* Register template: minion_csr::mie                                      */
/* Source filename: minion_csr.csr, line: 482                              */
/* Field member: minion_csr::mie.mie                                       */
/* Source filename: minion_csr.csr, line: 487                              */
#define MINION_CSR_MIE_MIE_MSB 63u
#define MINION_CSR_MIE_MIE_LSB 0u
#define MINION_CSR_MIE_MIE_WIDTH 64u
#define MINION_CSR_MIE_MIE_READ_ACCESS 1u
#define MINION_CSR_MIE_MIE_WRITE_ACCESS 1u
#define MINION_CSR_MIE_MIE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MIE_MIE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIE_MIE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIE_MIE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mtvec                                        */
/* Register template: minion_csr::mtvec                                    */
/* Source filename: minion_csr.csr, line: 494                              */
/* Field member: minion_csr::mtvec.mtvec                                   */
/* Source filename: minion_csr.csr, line: 499                              */
#define MINION_CSR_MTVEC_MTVEC_MSB 63u
#define MINION_CSR_MTVEC_MTVEC_LSB 0u
#define MINION_CSR_MTVEC_MTVEC_WIDTH 64u
#define MINION_CSR_MTVEC_MTVEC_READ_ACCESS 1u
#define MINION_CSR_MTVEC_MTVEC_WRITE_ACCESS 1u
#define MINION_CSR_MTVEC_MTVEC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MTVEC_MTVEC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MTVEC_MTVEC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MTVEC_MTVEC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mcounteren                                   */
/* Register template: minion_csr::mcounteren                               */
/* Source filename: minion_csr.csr, line: 506                              */
/* Field member: minion_csr::mcounteren.mcounteren                         */
/* Source filename: minion_csr.csr, line: 511                              */
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_MSB 8u
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_LSB 0u
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_WIDTH 9u
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_READ_ACCESS 1u
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_WRITE_ACCESS 1u
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_FIELD_MASK 0x00000000000001ffull
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_GET(x) ((x) & 0x00000000000001ffull)
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_SET(x) ((x) & 0x00000000000001ffull)
#define MINION_CSR_MCOUNTEREN_MCOUNTEREN_MODIFY(r, x) \
   (((x) & 0x00000000000001ffull) | ((r) & 0xfffffffffffffe00ull))

/* Register type: minion_csr::mhpmevent3                                   */
/* Register template: minion_csr::mhpmevent3                               */
/* Source filename: minion_csr.csr, line: 517                              */
/* Field member: minion_csr::mhpmevent3.mhpmevent3                         */
/* Source filename: minion_csr.csr, line: 522                              */
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_MSB 63u
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_LSB 0u
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_WIDTH 64u
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT3_MHPMEVENT3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent4                                   */
/* Register template: minion_csr::mhpmevent4                               */
/* Source filename: minion_csr.csr, line: 529                              */
/* Field member: minion_csr::mhpmevent4.mhpmevent4                         */
/* Source filename: minion_csr.csr, line: 534                              */
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_MSB 63u
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_LSB 0u
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_WIDTH 64u
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT4_MHPMEVENT4_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent5                                   */
/* Register template: minion_csr::mhpmevent5                               */
/* Source filename: minion_csr.csr, line: 541                              */
/* Field member: minion_csr::mhpmevent5.mhpmevent5                         */
/* Source filename: minion_csr.csr, line: 546                              */
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_MSB 63u
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_LSB 0u
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_WIDTH 64u
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT5_MHPMEVENT5_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent6                                   */
/* Register template: minion_csr::mhpmevent6                               */
/* Source filename: minion_csr.csr, line: 553                              */
/* Field member: minion_csr::mhpmevent6.mhpmevent6                         */
/* Source filename: minion_csr.csr, line: 558                              */
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_MSB 63u
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_LSB 0u
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_WIDTH 64u
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT6_MHPMEVENT6_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent7                                   */
/* Register template: minion_csr::mhpmevent7                               */
/* Source filename: minion_csr.csr, line: 565                              */
/* Field member: minion_csr::mhpmevent7.mhpmevent7                         */
/* Source filename: minion_csr.csr, line: 570                              */
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_MSB 63u
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_LSB 0u
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_WIDTH 64u
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT7_MHPMEVENT7_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent8                                   */
/* Register template: minion_csr::mhpmevent8                               */
/* Source filename: minion_csr.csr, line: 577                              */
/* Field member: minion_csr::mhpmevent8.mhpmevent8                         */
/* Source filename: minion_csr.csr, line: 582                              */
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_MSB 63u
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_LSB 0u
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_WIDTH 64u
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT8_MHPMEVENT8_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent9                                   */
/* Register template: minion_csr::mhpmevent9                               */
/* Source filename: minion_csr.csr, line: 589                              */
/* Field member: minion_csr::mhpmevent9.mhpmevent9                         */
/* Source filename: minion_csr.csr, line: 595                              */
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_MSB 63u
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_LSB 0u
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_WIDTH 64u
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT9_MHPMEVENT9_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent10                                  */
/* Register template: minion_csr::mhpmevent10                              */
/* Source filename: minion_csr.csr, line: 603                              */
/* Field member: minion_csr::mhpmevent10.mhpmevent10                       */
/* Source filename: minion_csr.csr, line: 609                              */
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_MSB 63u
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_LSB 0u
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_WIDTH 64u
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT10_MHPMEVENT10_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent11                                  */
/* Register template: minion_csr::mhpmevent11                              */
/* Source filename: minion_csr.csr, line: 617                              */
/* Field member: minion_csr::mhpmevent11.mhpmevent11                       */
/* Source filename: minion_csr.csr, line: 623                              */
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_MSB 63u
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_LSB 0u
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_WIDTH 64u
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT11_MHPMEVENT11_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent12                                  */
/* Register template: minion_csr::mhpmevent12                              */
/* Source filename: minion_csr.csr, line: 631                              */
/* Field member: minion_csr::mhpmevent12.mhpmevent12                       */
/* Source filename: minion_csr.csr, line: 637                              */
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_MSB 63u
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_LSB 0u
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_WIDTH 64u
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT12_MHPMEVENT12_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent13                                  */
/* Register template: minion_csr::mhpmevent13                              */
/* Source filename: minion_csr.csr, line: 645                              */
/* Field member: minion_csr::mhpmevent13.mhpmevent13                       */
/* Source filename: minion_csr.csr, line: 651                              */
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_MSB 63u
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_LSB 0u
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_WIDTH 64u
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT13_MHPMEVENT13_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent14                                  */
/* Register template: minion_csr::mhpmevent14                              */
/* Source filename: minion_csr.csr, line: 659                              */
/* Field member: minion_csr::mhpmevent14.mhpmevent14                       */
/* Source filename: minion_csr.csr, line: 665                              */
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_MSB 63u
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_LSB 0u
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_WIDTH 64u
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT14_MHPMEVENT14_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent15                                  */
/* Register template: minion_csr::mhpmevent15                              */
/* Source filename: minion_csr.csr, line: 673                              */
/* Field member: minion_csr::mhpmevent15.mhpmevent15                       */
/* Source filename: minion_csr.csr, line: 679                              */
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_MSB 63u
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_LSB 0u
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_WIDTH 64u
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT15_MHPMEVENT15_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent16                                  */
/* Register template: minion_csr::mhpmevent16                              */
/* Source filename: minion_csr.csr, line: 687                              */
/* Field member: minion_csr::mhpmevent16.mhpmevent16                       */
/* Source filename: minion_csr.csr, line: 693                              */
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_MSB 63u
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_LSB 0u
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_WIDTH 64u
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT16_MHPMEVENT16_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent17                                  */
/* Register template: minion_csr::mhpmevent17                              */
/* Source filename: minion_csr.csr, line: 701                              */
/* Field member: minion_csr::mhpmevent17.mhpmevent17                       */
/* Source filename: minion_csr.csr, line: 707                              */
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_MSB 63u
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_LSB 0u
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_WIDTH 64u
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT17_MHPMEVENT17_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent18                                  */
/* Register template: minion_csr::mhpmevent18                              */
/* Source filename: minion_csr.csr, line: 715                              */
/* Field member: minion_csr::mhpmevent18.mhpmevent18                       */
/* Source filename: minion_csr.csr, line: 721                              */
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_MSB 63u
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_LSB 0u
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_WIDTH 64u
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT18_MHPMEVENT18_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent19                                  */
/* Register template: minion_csr::mhpmevent19                              */
/* Source filename: minion_csr.csr, line: 729                              */
/* Field member: minion_csr::mhpmevent19.mhpmevent19                       */
/* Source filename: minion_csr.csr, line: 735                              */
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_MSB 63u
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_LSB 0u
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_WIDTH 64u
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT19_MHPMEVENT19_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent20                                  */
/* Register template: minion_csr::mhpmevent20                              */
/* Source filename: minion_csr.csr, line: 743                              */
/* Field member: minion_csr::mhpmevent20.mhpmevent20                       */
/* Source filename: minion_csr.csr, line: 749                              */
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_MSB 63u
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_LSB 0u
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_WIDTH 64u
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT20_MHPMEVENT20_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent21                                  */
/* Register template: minion_csr::mhpmevent21                              */
/* Source filename: minion_csr.csr, line: 757                              */
/* Field member: minion_csr::mhpmevent21.mhpmevent21                       */
/* Source filename: minion_csr.csr, line: 763                              */
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_MSB 63u
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_LSB 0u
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_WIDTH 64u
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT21_MHPMEVENT21_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent22                                  */
/* Register template: minion_csr::mhpmevent22                              */
/* Source filename: minion_csr.csr, line: 771                              */
/* Field member: minion_csr::mhpmevent22.mhpmevent22                       */
/* Source filename: minion_csr.csr, line: 777                              */
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_MSB 63u
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_LSB 0u
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_WIDTH 64u
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT22_MHPMEVENT22_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent23                                  */
/* Register template: minion_csr::mhpmevent23                              */
/* Source filename: minion_csr.csr, line: 785                              */
/* Field member: minion_csr::mhpmevent23.mhpmevent23                       */
/* Source filename: minion_csr.csr, line: 791                              */
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_MSB 63u
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_LSB 0u
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_WIDTH 64u
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT23_MHPMEVENT23_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent24                                  */
/* Register template: minion_csr::mhpmevent24                              */
/* Source filename: minion_csr.csr, line: 799                              */
/* Field member: minion_csr::mhpmevent24.mhpmevent24                       */
/* Source filename: minion_csr.csr, line: 805                              */
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_MSB 63u
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_LSB 0u
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_WIDTH 64u
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT24_MHPMEVENT24_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent25                                  */
/* Register template: minion_csr::mhpmevent25                              */
/* Source filename: minion_csr.csr, line: 813                              */
/* Field member: minion_csr::mhpmevent25.mhpmevent25                       */
/* Source filename: minion_csr.csr, line: 819                              */
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_MSB 63u
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_LSB 0u
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_WIDTH 64u
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT25_MHPMEVENT25_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent26                                  */
/* Register template: minion_csr::mhpmevent26                              */
/* Source filename: minion_csr.csr, line: 827                              */
/* Field member: minion_csr::mhpmevent26.mhpmevent26                       */
/* Source filename: minion_csr.csr, line: 833                              */
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_MSB 63u
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_LSB 0u
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_WIDTH 64u
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT26_MHPMEVENT26_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent27                                  */
/* Register template: minion_csr::mhpmevent27                              */
/* Source filename: minion_csr.csr, line: 841                              */
/* Field member: minion_csr::mhpmevent27.mhpmevent27                       */
/* Source filename: minion_csr.csr, line: 847                              */
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_MSB 63u
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_LSB 0u
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_WIDTH 64u
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT27_MHPMEVENT27_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent28                                  */
/* Register template: minion_csr::mhpmevent28                              */
/* Source filename: minion_csr.csr, line: 855                              */
/* Field member: minion_csr::mhpmevent28.mhpmevent28                       */
/* Source filename: minion_csr.csr, line: 861                              */
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_MSB 63u
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_LSB 0u
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_WIDTH 64u
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT28_MHPMEVENT28_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent29                                  */
/* Register template: minion_csr::mhpmevent29                              */
/* Source filename: minion_csr.csr, line: 869                              */
/* Field member: minion_csr::mhpmevent29.mhpmevent29                       */
/* Source filename: minion_csr.csr, line: 875                              */
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_MSB 63u
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_LSB 0u
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_WIDTH 64u
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT29_MHPMEVENT29_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent30                                  */
/* Register template: minion_csr::mhpmevent30                              */
/* Source filename: minion_csr.csr, line: 883                              */
/* Field member: minion_csr::mhpmevent30.mhpmevent30                       */
/* Source filename: minion_csr.csr, line: 889                              */
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_MSB 63u
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_LSB 0u
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_WIDTH 64u
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT30_MHPMEVENT30_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmevent31                                  */
/* Register template: minion_csr::mhpmevent31                              */
/* Source filename: minion_csr.csr, line: 897                              */
/* Field member: minion_csr::mhpmevent31.mhpmevent31                       */
/* Source filename: minion_csr.csr, line: 903                              */
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_MSB 63u
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_LSB 0u
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_WIDTH 64u
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_READ_ACCESS 1u
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_WRITE_ACCESS 1u
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMEVENT31_MHPMEVENT31_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mscratch                                     */
/* Register template: minion_csr::mscratch                                 */
/* Source filename: minion_csr.csr, line: 911                              */
/* Field member: minion_csr::mscratch.mscratch                             */
/* Source filename: minion_csr.csr, line: 916                              */
#define MINION_CSR_MSCRATCH_MSCRATCH_MSB 63u
#define MINION_CSR_MSCRATCH_MSCRATCH_LSB 0u
#define MINION_CSR_MSCRATCH_MSCRATCH_WIDTH 64u
#define MINION_CSR_MSCRATCH_MSCRATCH_READ_ACCESS 1u
#define MINION_CSR_MSCRATCH_MSCRATCH_WRITE_ACCESS 1u
#define MINION_CSR_MSCRATCH_MSCRATCH_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MSCRATCH_MSCRATCH_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MSCRATCH_MSCRATCH_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MSCRATCH_MSCRATCH_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mepc                                         */
/* Register template: minion_csr::mepc                                     */
/* Source filename: minion_csr.csr, line: 923                              */
/* Field member: minion_csr::mepc.mepc                                     */
/* Source filename: minion_csr.csr, line: 928                              */
#define MINION_CSR_MEPC_MEPC_MSB 63u
#define MINION_CSR_MEPC_MEPC_LSB 0u
#define MINION_CSR_MEPC_MEPC_WIDTH 64u
#define MINION_CSR_MEPC_MEPC_READ_ACCESS 1u
#define MINION_CSR_MEPC_MEPC_WRITE_ACCESS 1u
#define MINION_CSR_MEPC_MEPC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MEPC_MEPC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MEPC_MEPC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MEPC_MEPC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mcause                                       */
/* Register template: minion_csr::mcause                                   */
/* Source filename: minion_csr.csr, line: 935                              */
/* Field member: minion_csr::mcause.mcause                                 */
/* Source filename: minion_csr.csr, line: 940                              */
#define MINION_CSR_MCAUSE_MCAUSE_MSB 63u
#define MINION_CSR_MCAUSE_MCAUSE_LSB 0u
#define MINION_CSR_MCAUSE_MCAUSE_WIDTH 64u
#define MINION_CSR_MCAUSE_MCAUSE_READ_ACCESS 1u
#define MINION_CSR_MCAUSE_MCAUSE_WRITE_ACCESS 1u
#define MINION_CSR_MCAUSE_MCAUSE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MCAUSE_MCAUSE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MCAUSE_MCAUSE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MCAUSE_MCAUSE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mtval                                        */
/* Register template: minion_csr::mtval                                    */
/* Source filename: minion_csr.csr, line: 947                              */
/* Field member: minion_csr::mtval.mtval                                   */
/* Source filename: minion_csr.csr, line: 952                              */
#define MINION_CSR_MTVAL_MTVAL_MSB 63u
#define MINION_CSR_MTVAL_MTVAL_LSB 0u
#define MINION_CSR_MTVAL_MTVAL_WIDTH 64u
#define MINION_CSR_MTVAL_MTVAL_READ_ACCESS 1u
#define MINION_CSR_MTVAL_MTVAL_WRITE_ACCESS 1u
#define MINION_CSR_MTVAL_MTVAL_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MTVAL_MTVAL_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MTVAL_MTVAL_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MTVAL_MTVAL_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mip                                          */
/* Register template: minion_csr::mip                                      */
/* Source filename: minion_csr.csr, line: 959                              */
/* Field member: minion_csr::mip.mip                                       */
/* Source filename: minion_csr.csr, line: 964                              */
#define MINION_CSR_MIP_MIP_MSB 63u
#define MINION_CSR_MIP_MIP_LSB 0u
#define MINION_CSR_MIP_MIP_WIDTH 64u
#define MINION_CSR_MIP_MIP_READ_ACCESS 1u
#define MINION_CSR_MIP_MIP_WRITE_ACCESS 1u
#define MINION_CSR_MIP_MIP_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MIP_MIP_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIP_MIP_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIP_MIP_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpcfg0                                      */
/* Register template: minion_csr::pmpcfg0                                  */
/* Source filename: minion_csr.csr, line: 971                              */
/* Field member: minion_csr::pmpcfg0.pmpcfg0                               */
/* Source filename: minion_csr.csr, line: 977                              */
#define MINION_CSR_PMPCFG0_PMPCFG0_MSB 63u
#define MINION_CSR_PMPCFG0_PMPCFG0_LSB 0u
#define MINION_CSR_PMPCFG0_PMPCFG0_WIDTH 64u
#define MINION_CSR_PMPCFG0_PMPCFG0_READ_ACCESS 1u
#define MINION_CSR_PMPCFG0_PMPCFG0_WRITE_ACCESS 1u
#define MINION_CSR_PMPCFG0_PMPCFG0_RESET 0x0000000000000000ull
#define MINION_CSR_PMPCFG0_PMPCFG0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPCFG0_PMPCFG0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPCFG0_PMPCFG0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPCFG0_PMPCFG0_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpcfg2                                      */
/* Register template: minion_csr::pmpcfg2                                  */
/* Source filename: minion_csr.csr, line: 986                              */
/* Field member: minion_csr::pmpcfg2.pmpcfg2                               */
/* Source filename: minion_csr.csr, line: 992                              */
#define MINION_CSR_PMPCFG2_PMPCFG2_MSB 63u
#define MINION_CSR_PMPCFG2_PMPCFG2_LSB 0u
#define MINION_CSR_PMPCFG2_PMPCFG2_WIDTH 64u
#define MINION_CSR_PMPCFG2_PMPCFG2_READ_ACCESS 1u
#define MINION_CSR_PMPCFG2_PMPCFG2_WRITE_ACCESS 1u
#define MINION_CSR_PMPCFG2_PMPCFG2_RESET 0x0000000000000000ull
#define MINION_CSR_PMPCFG2_PMPCFG2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPCFG2_PMPCFG2_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPCFG2_PMPCFG2_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPCFG2_PMPCFG2_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr0                                     */
/* Register template: minion_csr::pmpaddr0                                 */
/* Source filename: minion_csr.csr, line: 1001                             */
/* Field member: minion_csr::pmpaddr0.pmpaddr0                             */
/* Source filename: minion_csr.csr, line: 1007                             */
#define MINION_CSR_PMPADDR0_PMPADDR0_MSB 63u
#define MINION_CSR_PMPADDR0_PMPADDR0_LSB 0u
#define MINION_CSR_PMPADDR0_PMPADDR0_WIDTH 64u
#define MINION_CSR_PMPADDR0_PMPADDR0_READ_ACCESS 1u
#define MINION_CSR_PMPADDR0_PMPADDR0_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR0_PMPADDR0_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR0_PMPADDR0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR0_PMPADDR0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR0_PMPADDR0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR0_PMPADDR0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr1                                     */
/* Register template: minion_csr::pmpaddr1                                 */
/* Source filename: minion_csr.csr, line: 1016                             */
/* Field member: minion_csr::pmpaddr1.pmpaddr1                             */
/* Source filename: minion_csr.csr, line: 1022                             */
#define MINION_CSR_PMPADDR1_PMPADDR1_MSB 63u
#define MINION_CSR_PMPADDR1_PMPADDR1_LSB 0u
#define MINION_CSR_PMPADDR1_PMPADDR1_WIDTH 64u
#define MINION_CSR_PMPADDR1_PMPADDR1_READ_ACCESS 1u
#define MINION_CSR_PMPADDR1_PMPADDR1_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR1_PMPADDR1_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR1_PMPADDR1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR1_PMPADDR1_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR1_PMPADDR1_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR1_PMPADDR1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr2                                     */
/* Register template: minion_csr::pmpaddr2                                 */
/* Source filename: minion_csr.csr, line: 1031                             */
/* Field member: minion_csr::pmpaddr2.pmpaddr2                             */
/* Source filename: minion_csr.csr, line: 1037                             */
#define MINION_CSR_PMPADDR2_PMPADDR2_MSB 63u
#define MINION_CSR_PMPADDR2_PMPADDR2_LSB 0u
#define MINION_CSR_PMPADDR2_PMPADDR2_WIDTH 64u
#define MINION_CSR_PMPADDR2_PMPADDR2_READ_ACCESS 1u
#define MINION_CSR_PMPADDR2_PMPADDR2_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR2_PMPADDR2_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR2_PMPADDR2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR2_PMPADDR2_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR2_PMPADDR2_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR2_PMPADDR2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr3                                     */
/* Register template: minion_csr::pmpaddr3                                 */
/* Source filename: minion_csr.csr, line: 1046                             */
/* Field member: minion_csr::pmpaddr3.pmpaddr3                             */
/* Source filename: minion_csr.csr, line: 1052                             */
#define MINION_CSR_PMPADDR3_PMPADDR3_MSB 63u
#define MINION_CSR_PMPADDR3_PMPADDR3_LSB 0u
#define MINION_CSR_PMPADDR3_PMPADDR3_WIDTH 64u
#define MINION_CSR_PMPADDR3_PMPADDR3_READ_ACCESS 1u
#define MINION_CSR_PMPADDR3_PMPADDR3_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR3_PMPADDR3_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR3_PMPADDR3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR3_PMPADDR3_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR3_PMPADDR3_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR3_PMPADDR3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr4                                     */
/* Register template: minion_csr::pmpaddr4                                 */
/* Source filename: minion_csr.csr, line: 1061                             */
/* Field member: minion_csr::pmpaddr4.pmpaddr4                             */
/* Source filename: minion_csr.csr, line: 1067                             */
#define MINION_CSR_PMPADDR4_PMPADDR4_MSB 63u
#define MINION_CSR_PMPADDR4_PMPADDR4_LSB 0u
#define MINION_CSR_PMPADDR4_PMPADDR4_WIDTH 64u
#define MINION_CSR_PMPADDR4_PMPADDR4_READ_ACCESS 1u
#define MINION_CSR_PMPADDR4_PMPADDR4_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR4_PMPADDR4_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR4_PMPADDR4_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR4_PMPADDR4_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR4_PMPADDR4_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR4_PMPADDR4_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr5                                     */
/* Register template: minion_csr::pmpaddr5                                 */
/* Source filename: minion_csr.csr, line: 1076                             */
/* Field member: minion_csr::pmpaddr5.pmpaddr5                             */
/* Source filename: minion_csr.csr, line: 1082                             */
#define MINION_CSR_PMPADDR5_PMPADDR5_MSB 63u
#define MINION_CSR_PMPADDR5_PMPADDR5_LSB 0u
#define MINION_CSR_PMPADDR5_PMPADDR5_WIDTH 64u
#define MINION_CSR_PMPADDR5_PMPADDR5_READ_ACCESS 1u
#define MINION_CSR_PMPADDR5_PMPADDR5_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR5_PMPADDR5_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR5_PMPADDR5_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR5_PMPADDR5_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR5_PMPADDR5_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR5_PMPADDR5_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr6                                     */
/* Register template: minion_csr::pmpaddr6                                 */
/* Source filename: minion_csr.csr, line: 1091                             */
/* Field member: minion_csr::pmpaddr6.pmpaddr6                             */
/* Source filename: minion_csr.csr, line: 1097                             */
#define MINION_CSR_PMPADDR6_PMPADDR6_MSB 63u
#define MINION_CSR_PMPADDR6_PMPADDR6_LSB 0u
#define MINION_CSR_PMPADDR6_PMPADDR6_WIDTH 64u
#define MINION_CSR_PMPADDR6_PMPADDR6_READ_ACCESS 1u
#define MINION_CSR_PMPADDR6_PMPADDR6_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR6_PMPADDR6_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR6_PMPADDR6_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR6_PMPADDR6_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR6_PMPADDR6_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR6_PMPADDR6_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr7                                     */
/* Register template: minion_csr::pmpaddr7                                 */
/* Source filename: minion_csr.csr, line: 1106                             */
/* Field member: minion_csr::pmpaddr7.pmpaddr7                             */
/* Source filename: minion_csr.csr, line: 1112                             */
#define MINION_CSR_PMPADDR7_PMPADDR7_MSB 63u
#define MINION_CSR_PMPADDR7_PMPADDR7_LSB 0u
#define MINION_CSR_PMPADDR7_PMPADDR7_WIDTH 64u
#define MINION_CSR_PMPADDR7_PMPADDR7_READ_ACCESS 1u
#define MINION_CSR_PMPADDR7_PMPADDR7_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR7_PMPADDR7_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR7_PMPADDR7_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR7_PMPADDR7_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR7_PMPADDR7_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR7_PMPADDR7_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr8                                     */
/* Register template: minion_csr::pmpaddr8                                 */
/* Source filename: minion_csr.csr, line: 1121                             */
/* Field member: minion_csr::pmpaddr8.pmpaddr8                             */
/* Source filename: minion_csr.csr, line: 1127                             */
#define MINION_CSR_PMPADDR8_PMPADDR8_MSB 63u
#define MINION_CSR_PMPADDR8_PMPADDR8_LSB 0u
#define MINION_CSR_PMPADDR8_PMPADDR8_WIDTH 64u
#define MINION_CSR_PMPADDR8_PMPADDR8_READ_ACCESS 1u
#define MINION_CSR_PMPADDR8_PMPADDR8_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR8_PMPADDR8_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR8_PMPADDR8_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR8_PMPADDR8_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR8_PMPADDR8_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR8_PMPADDR8_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr9                                     */
/* Register template: minion_csr::pmpaddr9                                 */
/* Source filename: minion_csr.csr, line: 1136                             */
/* Field member: minion_csr::pmpaddr9.pmpaddr9                             */
/* Source filename: minion_csr.csr, line: 1142                             */
#define MINION_CSR_PMPADDR9_PMPADDR9_MSB 63u
#define MINION_CSR_PMPADDR9_PMPADDR9_LSB 0u
#define MINION_CSR_PMPADDR9_PMPADDR9_WIDTH 64u
#define MINION_CSR_PMPADDR9_PMPADDR9_READ_ACCESS 1u
#define MINION_CSR_PMPADDR9_PMPADDR9_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR9_PMPADDR9_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR9_PMPADDR9_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR9_PMPADDR9_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR9_PMPADDR9_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR9_PMPADDR9_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr10                                    */
/* Register template: minion_csr::pmpaddr10                                */
/* Source filename: minion_csr.csr, line: 1151                             */
/* Field member: minion_csr::pmpaddr10.pmpaddr10                           */
/* Source filename: minion_csr.csr, line: 1157                             */
#define MINION_CSR_PMPADDR10_PMPADDR10_MSB 63u
#define MINION_CSR_PMPADDR10_PMPADDR10_LSB 0u
#define MINION_CSR_PMPADDR10_PMPADDR10_WIDTH 64u
#define MINION_CSR_PMPADDR10_PMPADDR10_READ_ACCESS 1u
#define MINION_CSR_PMPADDR10_PMPADDR10_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR10_PMPADDR10_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR10_PMPADDR10_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR10_PMPADDR10_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR10_PMPADDR10_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR10_PMPADDR10_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr11                                    */
/* Register template: minion_csr::pmpaddr11                                */
/* Source filename: minion_csr.csr, line: 1166                             */
/* Field member: minion_csr::pmpaddr11.pmpaddr11                           */
/* Source filename: minion_csr.csr, line: 1172                             */
#define MINION_CSR_PMPADDR11_PMPADDR11_MSB 63u
#define MINION_CSR_PMPADDR11_PMPADDR11_LSB 0u
#define MINION_CSR_PMPADDR11_PMPADDR11_WIDTH 64u
#define MINION_CSR_PMPADDR11_PMPADDR11_READ_ACCESS 1u
#define MINION_CSR_PMPADDR11_PMPADDR11_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR11_PMPADDR11_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR11_PMPADDR11_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR11_PMPADDR11_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR11_PMPADDR11_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR11_PMPADDR11_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr12                                    */
/* Register template: minion_csr::pmpaddr12                                */
/* Source filename: minion_csr.csr, line: 1181                             */
/* Field member: minion_csr::pmpaddr12.pmpaddr12                           */
/* Source filename: minion_csr.csr, line: 1187                             */
#define MINION_CSR_PMPADDR12_PMPADDR12_MSB 63u
#define MINION_CSR_PMPADDR12_PMPADDR12_LSB 0u
#define MINION_CSR_PMPADDR12_PMPADDR12_WIDTH 64u
#define MINION_CSR_PMPADDR12_PMPADDR12_READ_ACCESS 1u
#define MINION_CSR_PMPADDR12_PMPADDR12_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR12_PMPADDR12_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR12_PMPADDR12_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR12_PMPADDR12_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR12_PMPADDR12_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR12_PMPADDR12_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr13                                    */
/* Register template: minion_csr::pmpaddr13                                */
/* Source filename: minion_csr.csr, line: 1196                             */
/* Field member: minion_csr::pmpaddr13.pmpaddr13                           */
/* Source filename: minion_csr.csr, line: 1202                             */
#define MINION_CSR_PMPADDR13_PMPADDR13_MSB 63u
#define MINION_CSR_PMPADDR13_PMPADDR13_LSB 0u
#define MINION_CSR_PMPADDR13_PMPADDR13_WIDTH 64u
#define MINION_CSR_PMPADDR13_PMPADDR13_READ_ACCESS 1u
#define MINION_CSR_PMPADDR13_PMPADDR13_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR13_PMPADDR13_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR13_PMPADDR13_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR13_PMPADDR13_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR13_PMPADDR13_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR13_PMPADDR13_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr14                                    */
/* Register template: minion_csr::pmpaddr14                                */
/* Source filename: minion_csr.csr, line: 1211                             */
/* Field member: minion_csr::pmpaddr14.pmpaddr14                           */
/* Source filename: minion_csr.csr, line: 1217                             */
#define MINION_CSR_PMPADDR14_PMPADDR14_MSB 63u
#define MINION_CSR_PMPADDR14_PMPADDR14_LSB 0u
#define MINION_CSR_PMPADDR14_PMPADDR14_WIDTH 64u
#define MINION_CSR_PMPADDR14_PMPADDR14_READ_ACCESS 1u
#define MINION_CSR_PMPADDR14_PMPADDR14_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR14_PMPADDR14_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR14_PMPADDR14_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR14_PMPADDR14_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR14_PMPADDR14_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR14_PMPADDR14_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::pmpaddr15                                    */
/* Register template: minion_csr::pmpaddr15                                */
/* Source filename: minion_csr.csr, line: 1226                             */
/* Field member: minion_csr::pmpaddr15.pmpaddr15                           */
/* Source filename: minion_csr.csr, line: 1232                             */
#define MINION_CSR_PMPADDR15_PMPADDR15_MSB 63u
#define MINION_CSR_PMPADDR15_PMPADDR15_LSB 0u
#define MINION_CSR_PMPADDR15_PMPADDR15_WIDTH 64u
#define MINION_CSR_PMPADDR15_PMPADDR15_READ_ACCESS 1u
#define MINION_CSR_PMPADDR15_PMPADDR15_WRITE_ACCESS 1u
#define MINION_CSR_PMPADDR15_PMPADDR15_RESET 0x0000000000000000ull
#define MINION_CSR_PMPADDR15_PMPADDR15_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PMPADDR15_PMPADDR15_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR15_PMPADDR15_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PMPADDR15_PMPADDR15_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tselect                                      */
/* Register template: minion_csr::tselect                                  */
/* Source filename: minion_csr.csr, line: 1241                             */
/* Field member: minion_csr::tselect.tselect                               */
/* Source filename: minion_csr.csr, line: 1247                             */
#define MINION_CSR_TSELECT_TSELECT_MSB 63u
#define MINION_CSR_TSELECT_TSELECT_LSB 0u
#define MINION_CSR_TSELECT_TSELECT_WIDTH 64u
#define MINION_CSR_TSELECT_TSELECT_READ_ACCESS 1u
#define MINION_CSR_TSELECT_TSELECT_WRITE_ACCESS 1u
#define MINION_CSR_TSELECT_TSELECT_RESET 0x0000000000000000ull
#define MINION_CSR_TSELECT_TSELECT_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TSELECT_TSELECT_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TSELECT_TSELECT_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TSELECT_TSELECT_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tdata1                                       */
/* Register template: minion_csr::tdata1                                   */
/* Source filename: minion_csr.csr, line: 1256                             */
/* Field member: minion_csr::tdata1.tdata1                                 */
/* Source filename: minion_csr.csr, line: 1262                             */
#define MINION_CSR_TDATA1_TDATA1_MSB 63u
#define MINION_CSR_TDATA1_TDATA1_LSB 0u
#define MINION_CSR_TDATA1_TDATA1_WIDTH 64u
#define MINION_CSR_TDATA1_TDATA1_READ_ACCESS 1u
#define MINION_CSR_TDATA1_TDATA1_WRITE_ACCESS 1u
#define MINION_CSR_TDATA1_TDATA1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TDATA1_TDATA1_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TDATA1_TDATA1_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TDATA1_TDATA1_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tdata2                                       */
/* Register template: minion_csr::tdata2                                   */
/* Source filename: minion_csr.csr, line: 1270                             */
/* Field member: minion_csr::tdata2.tdata2                                 */
/* Source filename: minion_csr.csr, line: 1276                             */
#define MINION_CSR_TDATA2_TDATA2_MSB 63u
#define MINION_CSR_TDATA2_TDATA2_LSB 0u
#define MINION_CSR_TDATA2_TDATA2_WIDTH 64u
#define MINION_CSR_TDATA2_TDATA2_READ_ACCESS 1u
#define MINION_CSR_TDATA2_TDATA2_WRITE_ACCESS 1u
#define MINION_CSR_TDATA2_TDATA2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TDATA2_TDATA2_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TDATA2_TDATA2_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TDATA2_TDATA2_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tdata3                                       */
/* Register template: minion_csr::tdata3                                   */
/* Source filename: minion_csr.csr, line: 1284                             */
/* Field member: minion_csr::tdata3.tdata3                                 */
/* Source filename: minion_csr.csr, line: 1291                             */
#define MINION_CSR_TDATA3_TDATA3_MSB 63u
#define MINION_CSR_TDATA3_TDATA3_LSB 0u
#define MINION_CSR_TDATA3_TDATA3_WIDTH 64u
#define MINION_CSR_TDATA3_TDATA3_READ_ACCESS 1u
#define MINION_CSR_TDATA3_TDATA3_WRITE_ACCESS 1u
#define MINION_CSR_TDATA3_TDATA3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TDATA3_TDATA3_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TDATA3_TDATA3_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TDATA3_TDATA3_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tinfo                                        */
/* Register template: minion_csr::tinfo                                    */
/* Source filename: minion_csr.csr, line: 1300                             */
/* Field member: minion_csr::tinfo.tinfo                                   */
/* Source filename: minion_csr.csr, line: 1307                             */
#define MINION_CSR_TINFO_TINFO_MSB 63u
#define MINION_CSR_TINFO_TINFO_LSB 0u
#define MINION_CSR_TINFO_TINFO_WIDTH 64u
#define MINION_CSR_TINFO_TINFO_READ_ACCESS 1u
#define MINION_CSR_TINFO_TINFO_WRITE_ACCESS 1u
#define MINION_CSR_TINFO_TINFO_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TINFO_TINFO_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TINFO_TINFO_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TINFO_TINFO_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::dcsr                                         */
/* Register template: minion_csr::dcsr                                     */
/* Source filename: minion_csr.csr, line: 1316                             */
/* Field member: minion_csr::dcsr.dcsr                                     */
/* Source filename: minion_csr.csr, line: 1322                             */
#define MINION_CSR_DCSR_DCSR_MSB 63u
#define MINION_CSR_DCSR_DCSR_LSB 0u
#define MINION_CSR_DCSR_DCSR_WIDTH 64u
#define MINION_CSR_DCSR_DCSR_READ_ACCESS 1u
#define MINION_CSR_DCSR_DCSR_WRITE_ACCESS 1u
#define MINION_CSR_DCSR_DCSR_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_DCSR_DCSR_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DCSR_DCSR_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DCSR_DCSR_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::dpc                                          */
/* Register template: minion_csr::dpc                                      */
/* Source filename: minion_csr.csr, line: 1330                             */
/* Field member: minion_csr::dpc.dpc                                       */
/* Source filename: minion_csr.csr, line: 1336                             */
#define MINION_CSR_DPC_DPC_MSB 63u
#define MINION_CSR_DPC_DPC_LSB 0u
#define MINION_CSR_DPC_DPC_WIDTH 64u
#define MINION_CSR_DPC_DPC_READ_ACCESS 1u
#define MINION_CSR_DPC_DPC_WRITE_ACCESS 1u
#define MINION_CSR_DPC_DPC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_DPC_DPC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DPC_DPC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DPC_DPC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::dscratch0                                    */
/* Register template: minion_csr::dscratch0                                */
/* Source filename: minion_csr.csr, line: 1344                             */
/* Field member: minion_csr::dscratch0.dscratch0                           */
/* Source filename: minion_csr.csr, line: 1350                             */
#define MINION_CSR_DSCRATCH0_DSCRATCH0_MSB 63u
#define MINION_CSR_DSCRATCH0_DSCRATCH0_LSB 0u
#define MINION_CSR_DSCRATCH0_DSCRATCH0_WIDTH 64u
#define MINION_CSR_DSCRATCH0_DSCRATCH0_READ_ACCESS 1u
#define MINION_CSR_DSCRATCH0_DSCRATCH0_WRITE_ACCESS 1u
#define MINION_CSR_DSCRATCH0_DSCRATCH0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_DSCRATCH0_DSCRATCH0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DSCRATCH0_DSCRATCH0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DSCRATCH0_DSCRATCH0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::ddata0                                       */
/* Register template: minion_csr::ddata0                                   */
/* Source filename: minion_csr.csr, line: 1358                             */
/* Field member: minion_csr::ddata0.ddata0                                 */
/* Source filename: minion_csr.csr, line: 1364                             */
#define MINION_CSR_DDATA0_DDATA0_MSB 63u
#define MINION_CSR_DDATA0_DDATA0_LSB 0u
#define MINION_CSR_DDATA0_DDATA0_WIDTH 64u
#define MINION_CSR_DDATA0_DDATA0_READ_ACCESS 1u
#define MINION_CSR_DDATA0_DDATA0_WRITE_ACCESS 1u
#define MINION_CSR_DDATA0_DDATA0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_DDATA0_DDATA0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DDATA0_DDATA0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DDATA0_DDATA0_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::matp                                         */
/* Register template: minion_csr::matp                                     */
/* Source filename: minion_csr.csr, line: 1372                             */
/* Field member: minion_csr::matp.matp                                     */
/* Source filename: minion_csr.csr, line: 1378                             */
#define MINION_CSR_MATP_MATP_MSB 63u
#define MINION_CSR_MATP_MATP_LSB 0u
#define MINION_CSR_MATP_MATP_WIDTH 64u
#define MINION_CSR_MATP_MATP_READ_ACCESS 1u
#define MINION_CSR_MATP_MATP_WRITE_ACCESS 1u
#define MINION_CSR_MATP_MATP_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MATP_MATP_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MATP_MATP_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MATP_MATP_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::minstmask                                    */
/* Register template: minion_csr::minstmask                                */
/* Source filename: minion_csr.csr, line: 1386                             */
/* Field member: minion_csr::minstmask.minstmask                           */
/* Source filename: minion_csr.csr, line: 1402                             */
#define MINION_CSR_MINSTMASK_MINSTMASK_MSB 32u
#define MINION_CSR_MINSTMASK_MINSTMASK_LSB 0u
#define MINION_CSR_MINSTMASK_MINSTMASK_WIDTH 33u
#define MINION_CSR_MINSTMASK_MINSTMASK_READ_ACCESS 1u
#define MINION_CSR_MINSTMASK_MINSTMASK_WRITE_ACCESS 1u
#define MINION_CSR_MINSTMASK_MINSTMASK_FIELD_MASK 0x00000001ffffffffull
#define MINION_CSR_MINSTMASK_MINSTMASK_GET(x) ((x) & 0x00000001ffffffffull)
#define MINION_CSR_MINSTMASK_MINSTMASK_SET(x) ((x) & 0x00000001ffffffffull)
#define MINION_CSR_MINSTMASK_MINSTMASK_MODIFY(r, x) \
   (((x) & 0x00000001ffffffffull) | ((r) & 0xfffffffe00000000ull))

/* Register type: minion_csr::minstmatch                                   */
/* Register template: minion_csr::minstmatch                               */
/* Source filename: minion_csr.csr, line: 1407                             */
/* Field member: minion_csr::minstmatch.minstmatch                         */
/* Source filename: minion_csr.csr, line: 1424                             */
#define MINION_CSR_MINSTMATCH_MINSTMATCH_MSB 31u
#define MINION_CSR_MINSTMATCH_MINSTMATCH_LSB 0u
#define MINION_CSR_MINSTMATCH_MINSTMATCH_WIDTH 32u
#define MINION_CSR_MINSTMATCH_MINSTMATCH_READ_ACCESS 1u
#define MINION_CSR_MINSTMATCH_MINSTMATCH_WRITE_ACCESS 1u
#define MINION_CSR_MINSTMATCH_MINSTMATCH_FIELD_MASK 0x00000000ffffffffull
#define MINION_CSR_MINSTMATCH_MINSTMATCH_GET(x) ((x) & 0x00000000ffffffffull)
#define MINION_CSR_MINSTMATCH_MINSTMATCH_SET(x) ((x) & 0x00000000ffffffffull)
#define MINION_CSR_MINSTMATCH_MINSTMATCH_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: minion_csr::amofence_ctrl                                */
/* Register template: minion_csr::amofence_ctrl                            */
/* Source filename: minion_csr.csr, line: 1429                             */
/* Field member: minion_csr::amofence_ctrl.amofence_ctrl                   */
/* Source filename: minion_csr.csr, line: 1434                             */
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_MSB 63u
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_LSB 0u
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_WIDTH 64u
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_READ_ACCESS 1u
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_WRITE_ACCESS 1u
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_AMOFENCE_CTRL_AMOFENCE_CTRL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::cacheInvalidate                              */
/* Register template: minion_csr::cacheInvalidate                          */
/* Source filename: minion_csr.csr, line: 1441                             */
/* Field member: minion_csr::cacheInvalidate.tlb_ptw_invalidate            */
/* Source filename: minion_csr.csr, line: 1458                             */
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_MSB 1u
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_LSB 1u
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_WIDTH 1u
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_READ_ACCESS 1u
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_WRITE_ACCESS 1u
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_CACHEINVALIDATE_TLB_PTW_INVALIDATE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: minion_csr::cacheInvalidate.i_cache_invalidate            */
/* Source filename: minion_csr.csr, line: 1450                             */
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_MSB 0u
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_LSB 0u
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_WIDTH 1u
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_READ_ACCESS 1u
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_WRITE_ACCESS 1u
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_GET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_SET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_CACHEINVALIDATE_I_CACHE_INVALIDATE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::msleep_txfma_27                              */
/* Register template: minion_csr::msleep_txfma_27                          */
/* Source filename: minion_csr.csr, line: 1469                             */
/* Field member: minion_csr::msleep_txfma_27.msleep_txfma_27               */
/* Source filename: minion_csr.csr, line: 1475                             */
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_MSB 63u
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_LSB 0u
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_WIDTH 64u
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_READ_ACCESS 1u
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_WRITE_ACCESS 1u
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MSLEEP_TXFMA_27_MSLEEP_TXFMA_27_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::menable_shadows                              */
/* Register template: minion_csr::menable_shadows                          */
/* Source filename: minion_csr.csr, line: 1483                             */
/* Field member: minion_csr::menable_shadows.menable_shadows               */
/* Source filename: minion_csr.csr, line: 1492                             */
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_MSB 0u
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_LSB 0u
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_WIDTH 1u
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_READ_ACCESS 1u
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_WRITE_ACCESS 1u
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_GET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_SET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_MENABLE_SHADOWS_MENABLE_SHADOWS_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::excl_mode                                    */
/* Register template: minion_csr::excl_mode                                */
/* Source filename: minion_csr.csr, line: 1499                             */
/* Field member: minion_csr::excl_mode.excl_mode                           */
/* Source filename: minion_csr.csr, line: 1512                             */
#define MINION_CSR_EXCL_MODE_EXCL_MODE_MSB 0u
#define MINION_CSR_EXCL_MODE_EXCL_MODE_LSB 0u
#define MINION_CSR_EXCL_MODE_EXCL_MODE_WIDTH 1u
#define MINION_CSR_EXCL_MODE_EXCL_MODE_READ_ACCESS 1u
#define MINION_CSR_EXCL_MODE_EXCL_MODE_WRITE_ACCESS 1u
#define MINION_CSR_EXCL_MODE_EXCL_MODE_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_EXCL_MODE_EXCL_MODE_GET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_EXCL_MODE_EXCL_MODE_SET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_EXCL_MODE_EXCL_MODE_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::mtxfma_sleep_traps                           */
/* Register template: minion_csr::mtxfma_sleep_traps                       */
/* Source filename: minion_csr.csr, line: 1515                             */
/* Field member: minion_csr::mtxfma_sleep_traps.mtxfma_sleep_traps         */
/* Source filename: minion_csr.csr, line: 1522                             */
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_MSB 63u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_LSB 0u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_WIDTH 64u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_READ_ACCESS 1u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_WRITE_ACCESS 1u
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MTXFMA_SLEEP_TRAPS_MTXFMA_SLEEP_TRAPS_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mbusaddr                                     */
/* Register template: minion_csr::mbusaddr                                 */
/* Source filename: minion_csr.csr, line: 1531                             */
/* Field member: minion_csr::mbusaddr.mbusaddr                             */
/* Source filename: minion_csr.csr, line: 1537                             */
#define MINION_CSR_MBUSADDR_MBUSADDR_MSB 39u
#define MINION_CSR_MBUSADDR_MBUSADDR_LSB 0u
#define MINION_CSR_MBUSADDR_MBUSADDR_WIDTH 40u
#define MINION_CSR_MBUSADDR_MBUSADDR_READ_ACCESS 1u
#define MINION_CSR_MBUSADDR_MBUSADDR_WRITE_ACCESS 1u
#define MINION_CSR_MBUSADDR_MBUSADDR_FIELD_MASK 0x000000ffffffffffull
#define MINION_CSR_MBUSADDR_MBUSADDR_GET(x) ((x) & 0x000000ffffffffffull)
#define MINION_CSR_MBUSADDR_MBUSADDR_SET(x) ((x) & 0x000000ffffffffffull)
#define MINION_CSR_MBUSADDR_MBUSADDR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: minion_csr::mbuspc                                       */
/* Register template: minion_csr::mbuspc                                   */
/* Source filename: minion_csr.csr, line: 1542                             */
/* Field member: minion_csr::mbuspc.mbuspc                                 */
/* Source filename: minion_csr.csr, line: 1547                             */
#define MINION_CSR_MBUSPC_MBUSPC_MSB 63u
#define MINION_CSR_MBUSPC_MBUSPC_LSB 0u
#define MINION_CSR_MBUSPC_MBUSPC_WIDTH 64u
#define MINION_CSR_MBUSPC_MBUSPC_READ_ACCESS 1u
#define MINION_CSR_MBUSPC_MBUSPC_WRITE_ACCESS 1u
#define MINION_CSR_MBUSPC_MBUSPC_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MBUSPC_MBUSPC_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MBUSPC_MBUSPC_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MBUSPC_MBUSPC_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mcache_control                               */
/* Register template: minion_csr::mcache_control                           */
/* Source filename: minion_csr.csr, line: 1554                             */
/* Field member: minion_csr::mcache_control.SCPEnable                      */
/* Source filename: minion_csr.csr, line: 1572                             */
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_MSB 1u
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_LSB 1u
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_WIDTH 1u
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_READ_ACCESS 1u
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_WRITE_ACCESS 1u
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_MCACHE_CONTROL_SCPENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: minion_csr::mcache_control.D1Split                        */
/* Source filename: minion_csr.csr, line: 1566                             */
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_MSB 0u
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_LSB 0u
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_WIDTH 1u
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_READ_ACCESS 1u
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_WRITE_ACCESS 1u
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_GET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_SET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_MCACHE_CONTROL_D1SPLIT_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::co_evict_sw                                  */
/* Register template: minion_csr::co_evict_sw                              */
/* Source filename: minion_csr.csr, line: 1589                             */
/* Field member: minion_csr::co_evict_sw.use_tensor_mask                   */
/* Source filename: minion_csr.csr, line: 1632                             */
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_EVICT_SW_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_evict_sw.dest_level                        */
/* Source filename: minion_csr.csr, line: 1622                             */
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_MSB 59u
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_LSB 58u
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_WIDTH 2u
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_FIELD_MASK 0x0c00000000000000ull
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_GET(x) \
   (((x) & 0x0c00000000000000ull) >> 58)
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_SET(x) \
   (((x) << 58) & 0x0c00000000000000ull)
#define MINION_CSR_CO_EVICT_SW_DEST_LEVEL_MODIFY(r, x) \
   ((((x) << 58) & 0x0c00000000000000ull) | ((r) & 0xf3ffffffffffffffull))
/* Field member: minion_csr::co_evict_sw.set                               */
/* Source filename: minion_csr.csr, line: 1618                             */
#define MINION_CSR_CO_EVICT_SW_SET_MSB 17u
#define MINION_CSR_CO_EVICT_SW_SET_LSB 14u
#define MINION_CSR_CO_EVICT_SW_SET_WIDTH 4u
#define MINION_CSR_CO_EVICT_SW_SET_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_SET_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_SET_FIELD_MASK 0x000000000003c000ull
#define MINION_CSR_CO_EVICT_SW_SET_GET(x) \
   (((x) & 0x000000000003c000ull) >> 14)
#define MINION_CSR_CO_EVICT_SW_SET_SET(x) \
   (((x) << 14) & 0x000000000003c000ull)
#define MINION_CSR_CO_EVICT_SW_SET_MODIFY(r, x) \
   ((((x) << 14) & 0x000000000003c000ull) | ((r) & 0xfffffffffffc3fffull))
/* Field member: minion_csr::co_evict_sw.way                               */
/* Source filename: minion_csr.csr, line: 1614                             */
#define MINION_CSR_CO_EVICT_SW_WAY_MSB 7u
#define MINION_CSR_CO_EVICT_SW_WAY_LSB 6u
#define MINION_CSR_CO_EVICT_SW_WAY_WIDTH 2u
#define MINION_CSR_CO_EVICT_SW_WAY_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_WAY_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_WAY_FIELD_MASK 0x00000000000000c0ull
#define MINION_CSR_CO_EVICT_SW_WAY_GET(x) \
   (((x) & 0x00000000000000c0ull) >> 6)
#define MINION_CSR_CO_EVICT_SW_WAY_SET(x) \
   (((x) << 6) & 0x00000000000000c0ull)
#define MINION_CSR_CO_EVICT_SW_WAY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000000000000c0ull) | ((r) & 0xffffffffffffff3full))
/* Field member: minion_csr::co_evict_sw.num_lines                         */
/* Source filename: minion_csr.csr, line: 1610                             */
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_MSB 3u
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_LSB 0u
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_EVICT_SW_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::co_flush_sw                                  */
/* Register template: minion_csr::co_flush_sw                              */
/* Source filename: minion_csr.csr, line: 1637                             */
/* Field member: minion_csr::co_flush_sw.use_tensor_mask                   */
/* Source filename: minion_csr.csr, line: 1680                             */
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_FLUSH_SW_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_flush_sw.dest_level                        */
/* Source filename: minion_csr.csr, line: 1670                             */
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_MSB 59u
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_LSB 58u
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_WIDTH 2u
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_FIELD_MASK 0x0c00000000000000ull
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_GET(x) \
   (((x) & 0x0c00000000000000ull) >> 58)
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_SET(x) \
   (((x) << 58) & 0x0c00000000000000ull)
#define MINION_CSR_CO_FLUSH_SW_DEST_LEVEL_MODIFY(r, x) \
   ((((x) << 58) & 0x0c00000000000000ull) | ((r) & 0xf3ffffffffffffffull))
/* Field member: minion_csr::co_flush_sw.set                               */
/* Source filename: minion_csr.csr, line: 1666                             */
#define MINION_CSR_CO_FLUSH_SW_SET_MSB 17u
#define MINION_CSR_CO_FLUSH_SW_SET_LSB 14u
#define MINION_CSR_CO_FLUSH_SW_SET_WIDTH 4u
#define MINION_CSR_CO_FLUSH_SW_SET_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_SET_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_SET_FIELD_MASK 0x000000000003c000ull
#define MINION_CSR_CO_FLUSH_SW_SET_GET(x) \
   (((x) & 0x000000000003c000ull) >> 14)
#define MINION_CSR_CO_FLUSH_SW_SET_SET(x) \
   (((x) << 14) & 0x000000000003c000ull)
#define MINION_CSR_CO_FLUSH_SW_SET_MODIFY(r, x) \
   ((((x) << 14) & 0x000000000003c000ull) | ((r) & 0xfffffffffffc3fffull))
/* Field member: minion_csr::co_flush_sw.way                               */
/* Source filename: minion_csr.csr, line: 1662                             */
#define MINION_CSR_CO_FLUSH_SW_WAY_MSB 7u
#define MINION_CSR_CO_FLUSH_SW_WAY_LSB 6u
#define MINION_CSR_CO_FLUSH_SW_WAY_WIDTH 2u
#define MINION_CSR_CO_FLUSH_SW_WAY_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_WAY_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_WAY_FIELD_MASK 0x00000000000000c0ull
#define MINION_CSR_CO_FLUSH_SW_WAY_GET(x) \
   (((x) & 0x00000000000000c0ull) >> 6)
#define MINION_CSR_CO_FLUSH_SW_WAY_SET(x) \
   (((x) << 6) & 0x00000000000000c0ull)
#define MINION_CSR_CO_FLUSH_SW_WAY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000000000000c0ull) | ((r) & 0xffffffffffffff3full))
/* Field member: minion_csr::co_flush_sw.num_lines                         */
/* Source filename: minion_csr.csr, line: 1658                             */
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_MSB 3u
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_LSB 0u
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_FLUSH_SW_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::co_lock_sw                                   */
/* Register template: minion_csr::co_lock_sw                               */
/* Source filename: minion_csr.csr, line: 1685                             */
/* Field member: minion_csr::co_lock_sw.way                                */
/* Source filename: minion_csr.csr, line: 1704                             */
#define MINION_CSR_CO_LOCK_SW_WAY_MSB 56u
#define MINION_CSR_CO_LOCK_SW_WAY_LSB 55u
#define MINION_CSR_CO_LOCK_SW_WAY_WIDTH 2u
#define MINION_CSR_CO_LOCK_SW_WAY_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_SW_WAY_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_SW_WAY_FIELD_MASK 0x0180000000000000ull
#define MINION_CSR_CO_LOCK_SW_WAY_GET(x) \
   (((x) & 0x0180000000000000ull) >> 55)
#define MINION_CSR_CO_LOCK_SW_WAY_SET(x) \
   (((x) << 55) & 0x0180000000000000ull)
#define MINION_CSR_CO_LOCK_SW_WAY_MODIFY(r, x) \
   ((((x) << 55) & 0x0180000000000000ull) | ((r) & 0xfe7fffffffffffffull))
/* Field member: minion_csr::co_lock_sw.pa                                 */
/* Source filename: minion_csr.csr, line: 1700                             */
#define MINION_CSR_CO_LOCK_SW_PA_MSB 39u
#define MINION_CSR_CO_LOCK_SW_PA_LSB 6u
#define MINION_CSR_CO_LOCK_SW_PA_WIDTH 34u
#define MINION_CSR_CO_LOCK_SW_PA_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_SW_PA_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_SW_PA_FIELD_MASK 0x000000ffffffffc0ull
#define MINION_CSR_CO_LOCK_SW_PA_GET(x) (((x) & 0x000000ffffffffc0ull) >> 6)
#define MINION_CSR_CO_LOCK_SW_PA_SET(x) (((x) << 6) & 0x000000ffffffffc0ull)
#define MINION_CSR_CO_LOCK_SW_PA_MODIFY(r, x) \
   ((((x) << 6) & 0x000000ffffffffc0ull) | ((r) & 0xffffff000000003full))

/* Register type: minion_csr::co_unlock_sw                                 */
/* Register template: minion_csr::co_unlock_sw                             */
/* Source filename: minion_csr.csr, line: 1709                             */
/* Field member: minion_csr::co_unlock_sw.way                              */
/* Source filename: minion_csr.csr, line: 1731                             */
#define MINION_CSR_CO_UNLOCK_SW_WAY_MSB 56u
#define MINION_CSR_CO_UNLOCK_SW_WAY_LSB 55u
#define MINION_CSR_CO_UNLOCK_SW_WAY_WIDTH 2u
#define MINION_CSR_CO_UNLOCK_SW_WAY_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_SW_WAY_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_SW_WAY_FIELD_MASK 0x0180000000000000ull
#define MINION_CSR_CO_UNLOCK_SW_WAY_GET(x) \
   (((x) & 0x0180000000000000ull) >> 55)
#define MINION_CSR_CO_UNLOCK_SW_WAY_SET(x) \
   (((x) << 55) & 0x0180000000000000ull)
#define MINION_CSR_CO_UNLOCK_SW_WAY_MODIFY(r, x) \
   ((((x) << 55) & 0x0180000000000000ull) | ((r) & 0xfe7fffffffffffffull))
/* Field member: minion_csr::co_unlock_sw.set                              */
/* Source filename: minion_csr.csr, line: 1727                             */
#define MINION_CSR_CO_UNLOCK_SW_SET_MSB 9u
#define MINION_CSR_CO_UNLOCK_SW_SET_LSB 6u
#define MINION_CSR_CO_UNLOCK_SW_SET_WIDTH 4u
#define MINION_CSR_CO_UNLOCK_SW_SET_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_SW_SET_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_SW_SET_FIELD_MASK 0x00000000000003c0ull
#define MINION_CSR_CO_UNLOCK_SW_SET_GET(x) \
   (((x) & 0x00000000000003c0ull) >> 6)
#define MINION_CSR_CO_UNLOCK_SW_SET_SET(x) \
   (((x) << 6) & 0x00000000000003c0ull)
#define MINION_CSR_CO_UNLOCK_SW_SET_MODIFY(r, x) \
   ((((x) << 6) & 0x00000000000003c0ull) | ((r) & 0xfffffffffffffc3full))

/* Register type: minion_csr::tensor_reduce                                */
/* Register template: minion_csr::tensor_reduce                            */
/* Source filename: minion_csr.csr, line: 1736                             */
/* Field member: minion_csr::tensor_reduce.start_reg                       */
/* Source filename: minion_csr.csr, line: 1777                             */
#define MINION_CSR_TENSOR_REDUCE_START_REG_MSB 61u
#define MINION_CSR_TENSOR_REDUCE_START_REG_LSB 57u
#define MINION_CSR_TENSOR_REDUCE_START_REG_WIDTH 5u
#define MINION_CSR_TENSOR_REDUCE_START_REG_READ_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_START_REG_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_START_REG_FIELD_MASK 0x3e00000000000000ull
#define MINION_CSR_TENSOR_REDUCE_START_REG_GET(x) \
   (((x) & 0x3e00000000000000ull) >> 57)
#define MINION_CSR_TENSOR_REDUCE_START_REG_SET(x) \
   (((x) << 57) & 0x3e00000000000000ull)
#define MINION_CSR_TENSOR_REDUCE_START_REG_MODIFY(r, x) \
   ((((x) << 57) & 0x3e00000000000000ull) | ((r) & 0xc1ffffffffffffffull))
/* Field member: minion_csr::tensor_reduce.sub_op                          */
/* Source filename: minion_csr.csr, line: 1769                             */
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_MSB 27u
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_LSB 24u
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_WIDTH 4u
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_READ_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_FIELD_MASK 0x000000000f000000ull
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_GET(x) \
   (((x) & 0x000000000f000000ull) >> 24)
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_SET(x) \
   (((x) << 24) & 0x000000000f000000ull)
#define MINION_CSR_TENSOR_REDUCE_SUB_OP_MODIFY(r, x) \
   ((((x) << 24) & 0x000000000f000000ull) | ((r) & 0xfffffffff0ffffffull))
/* Field member: minion_csr::tensor_reduce.num_regs                        */
/* Source filename: minion_csr.csr, line: 1765                             */
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_MSB 22u
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_LSB 16u
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_WIDTH 7u
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_FIELD_MASK 0x00000000007f0000ull
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_GET(x) \
   (((x) & 0x00000000007f0000ull) >> 16)
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_SET(x) \
   (((x) << 16) & 0x00000000007f0000ull)
#define MINION_CSR_TENSOR_REDUCE_NUM_REGS_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000007f0000ull) | ((r) & 0xffffffffff80ffffull))
/* Field member: minion_csr::tensor_reduce.minion_id                       */
/* Source filename: minion_csr.csr, line: 1761                             */
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_MSB 15u
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_LSB 3u
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_WIDTH 13u
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_READ_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_FIELD_MASK 0x000000000000fff8ull
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_GET(x) \
   (((x) & 0x000000000000fff8ull) >> 3)
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_SET(x) \
   (((x) << 3) & 0x000000000000fff8ull)
#define MINION_CSR_TENSOR_REDUCE_MINION_ID_MODIFY(r, x) \
   ((((x) << 3) & 0x000000000000fff8ull) | ((r) & 0xffffffffffff0007ull))
/* Field member: minion_csr::tensor_reduce.tensor_op_encoding              */
/* Source filename: minion_csr.csr, line: 1751                             */
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_MSB 1u
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_LSB 0u
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_WIDTH 2u
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_READ_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_FIELD_MASK 0x0000000000000003ull
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_GET(x) \
   ((x) & 0x0000000000000003ull)
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_SET(x) \
   ((x) & 0x0000000000000003ull)
#define MINION_CSR_TENSOR_REDUCE_TENSOR_OP_ENCODING_MODIFY(r, x) \
   (((x) & 0x0000000000000003ull) | ((r) & 0xfffffffffffffffcull))

/* Register type: minion_csr::tensor_fma                                   */
/* Register template: minion_csr::tensor_fma                               */
/* Source filename: minion_csr.csr, line: 1782                             */
/* Field member: minion_csr::tensor_fma.use_tensor_mask                    */
/* Source filename: minion_csr.csr, line: 1849                             */
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_TENSOR_FMA_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::tensor_fma.b_num_cols                         */
/* Source filename: minion_csr.csr, line: 1845                             */
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_MSB 56u
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_LSB 55u
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_WIDTH 2u
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_FIELD_MASK 0x0180000000000000ull
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_GET(x) \
   (((x) & 0x0180000000000000ull) >> 55)
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_SET(x) \
   (((x) << 55) & 0x0180000000000000ull)
#define MINION_CSR_TENSOR_FMA_B_NUM_COLS_MODIFY(r, x) \
   ((((x) << 55) & 0x0180000000000000ull) | ((r) & 0xfe7fffffffffffffull))
/* Field member: minion_csr::tensor_fma.a_num_rows                         */
/* Source filename: minion_csr.csr, line: 1841                             */
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_MSB 54u
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_LSB 51u
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_WIDTH 4u
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_FIELD_MASK 0x0078000000000000ull
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_GET(x) \
   (((x) & 0x0078000000000000ull) >> 51)
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_SET(x) \
   (((x) << 51) & 0x0078000000000000ull)
#define MINION_CSR_TENSOR_FMA_A_NUM_ROWS_MODIFY(r, x) \
   ((((x) << 51) & 0x0078000000000000ull) | ((r) & 0xff87ffffffffffffull))
/* Field member: minion_csr::tensor_fma.a_num_cols                         */
/* Source filename: minion_csr.csr, line: 1833                             */
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_MSB 50u
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_LSB 47u
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_WIDTH 4u
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_FIELD_MASK 0x0007800000000000ull
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_GET(x) \
   (((x) & 0x0007800000000000ull) >> 47)
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_SET(x) \
   (((x) << 47) & 0x0007800000000000ull)
#define MINION_CSR_TENSOR_FMA_A_NUM_COLS_MODIFY(r, x) \
   ((((x) << 47) & 0x0007800000000000ull) | ((r) & 0xfff87fffffffffffull))
/* Field member: minion_csr::tensor_fma.a_start_col                        */
/* Source filename: minion_csr.csr, line: 1828                             */
#define MINION_CSR_TENSOR_FMA_A_START_COL_MSB 46u
#define MINION_CSR_TENSOR_FMA_A_START_COL_LSB 43u
#define MINION_CSR_TENSOR_FMA_A_START_COL_WIDTH 4u
#define MINION_CSR_TENSOR_FMA_A_START_COL_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_A_START_COL_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_A_START_COL_FIELD_MASK 0x0000780000000000ull
#define MINION_CSR_TENSOR_FMA_A_START_COL_GET(x) \
   (((x) & 0x0000780000000000ull) >> 43)
#define MINION_CSR_TENSOR_FMA_A_START_COL_SET(x) \
   (((x) << 43) & 0x0000780000000000ull)
#define MINION_CSR_TENSOR_FMA_A_START_COL_MODIFY(r, x) \
   ((((x) << 43) & 0x0000780000000000ull) | ((r) & 0xffff87ffffffffffull))
/* Field member: minion_csr::tensor_fma.loc_b                              */
/* Source filename: minion_csr.csr, line: 1824                             */
#define MINION_CSR_TENSOR_FMA_LOC_B_MSB 20u
#define MINION_CSR_TENSOR_FMA_LOC_B_LSB 20u
#define MINION_CSR_TENSOR_FMA_LOC_B_WIDTH 1u
#define MINION_CSR_TENSOR_FMA_LOC_B_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_LOC_B_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_LOC_B_FIELD_MASK 0x0000000000100000ull
#define MINION_CSR_TENSOR_FMA_LOC_B_GET(x) \
   (((x) & 0x0000000000100000ull) >> 20)
#define MINION_CSR_TENSOR_FMA_LOC_B_SET(x) \
   (((x) << 20) & 0x0000000000100000ull)
#define MINION_CSR_TENSOR_FMA_LOC_B_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: minion_csr::tensor_fma.l1scp_start_line_b                 */
/* Source filename: minion_csr.csr, line: 1819                             */
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_MSB 17u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_LSB 12u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_WIDTH 6u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_FIELD_MASK 0x000000000003f000ull
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_GET(x) \
   (((x) & 0x000000000003f000ull) >> 12)
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_SET(x) \
   (((x) << 12) & 0x000000000003f000ull)
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_B_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000003f000ull) | ((r) & 0xfffffffffffc0fffull))
/* Field member: minion_csr::tensor_fma.l1scp_start_line_a                 */
/* Source filename: minion_csr.csr, line: 1815                             */
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_MSB 9u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_LSB 4u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_WIDTH 6u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_FIELD_MASK 0x00000000000003f0ull
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_GET(x) \
   (((x) & 0x00000000000003f0ull) >> 4)
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_SET(x) \
   (((x) << 4) & 0x00000000000003f0ull)
#define MINION_CSR_TENSOR_FMA_L1SCP_START_LINE_A_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000003f0ull) | ((r) & 0xfffffffffffffc0full))
/* Field member: minion_csr::tensor_fma.tensor_type                        */
/* Source filename: minion_csr.csr, line: 1806                             */
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_MSB 3u
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_LSB 1u
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_WIDTH 3u
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_FIELD_MASK 0x000000000000000eull
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_GET(x) \
   (((x) & 0x000000000000000eull) >> 1)
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_SET(x) \
   (((x) << 1) & 0x000000000000000eull)
#define MINION_CSR_TENSOR_FMA_TENSOR_TYPE_MODIFY(r, x) \
   ((((x) << 1) & 0x000000000000000eull) | ((r) & 0xfffffffffffffff1ull))
/* Field member: minion_csr::tensor_fma.set_clear                          */
/* Source filename: minion_csr.csr, line: 1795                             */
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_MSB 0u
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_LSB 0u
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_WIDTH 1u
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_READ_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_GET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_SET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_TENSOR_FMA_SET_CLEAR_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::tensor_conv_size                             */
/* Register template: minion_csr::tensor_conv_size                         */
/* Source filename: minion_csr.csr, line: 1855                             */
/* Field member: minion_csr::tensor_conv_size.srow                         */
/* Source filename: minion_csr.csr, line: 1879                             */
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_MSB 63u
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_LSB 56u
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_WIDTH 8u
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_FIELD_MASK 0xff00000000000000ull
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_GET(x) \
   (((x) & 0xff00000000000000ull) >> 56)
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_SET(x) \
   (((x) << 56) & 0xff00000000000000ull)
#define MINION_CSR_TENSOR_CONV_SIZE_SROW_MODIFY(r, x) \
   ((((x) << 56) & 0xff00000000000000ull) | ((r) & 0x00ffffffffffffffull))
/* Field member: minion_csr::tensor_conv_size.nrow                         */
/* Source filename: minion_csr.csr, line: 1873                             */
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_MSB 47u
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_LSB 32u
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_WIDTH 16u
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_FIELD_MASK 0x0000ffff00000000ull
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define MINION_CSR_TENSOR_CONV_SIZE_NROW_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: minion_csr::tensor_conv_size.scol                         */
/* Source filename: minion_csr.csr, line: 1867                             */
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_MSB 31u
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_LSB 24u
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_WIDTH 8u
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_FIELD_MASK 0x00000000ff000000ull
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_GET(x) \
   (((x) & 0x00000000ff000000ull) >> 24)
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_SET(x) \
   (((x) << 24) & 0x00000000ff000000ull)
#define MINION_CSR_TENSOR_CONV_SIZE_SCOL_MODIFY(r, x) \
   ((((x) << 24) & 0x00000000ff000000ull) | ((r) & 0xffffffff00ffffffull))
/* Field member: minion_csr::tensor_conv_size.ncol                         */
/* Source filename: minion_csr.csr, line: 1861                             */
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_MSB 15u
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_LSB 0u
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_WIDTH 16u
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_FIELD_MASK 0x000000000000ffffull
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_GET(x) ((x) & 0x000000000000ffffull)
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_SET(x) ((x) & 0x000000000000ffffull)
#define MINION_CSR_TENSOR_CONV_SIZE_NCOL_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: minion_csr::tensor_conv_ctrl                             */
/* Register template: minion_csr::tensor_conv_ctrl                         */
/* Source filename: minion_csr.csr, line: 1886                             */
/* Field member: minion_csr::tensor_conv_ctrl.rowstart                     */
/* Source filename: minion_csr.csr, line: 1910                             */
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_MSB 47u
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_LSB 32u
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_WIDTH 16u
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_FIELD_MASK 0x0000ffff00000000ull
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_GET(x) \
   (((x) & 0x0000ffff00000000ull) >> 32)
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_SET(x) \
   (((x) << 32) & 0x0000ffff00000000ull)
#define MINION_CSR_TENSOR_CONV_CTRL_ROWSTART_MODIFY(r, x) \
   ((((x) << 32) & 0x0000ffff00000000ull) | ((r) & 0xffff0000ffffffffull))
/* Field member: minion_csr::tensor_conv_ctrl.colstart                     */
/* Source filename: minion_csr.csr, line: 1904                             */
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_MSB 15u
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_LSB 0u
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_WIDTH 16u
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_READ_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_FIELD_MASK 0x000000000000ffffull
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_GET(x) \
   ((x) & 0x000000000000ffffull)
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_SET(x) \
   ((x) & 0x000000000000ffffull)
#define MINION_CSR_TENSOR_CONV_CTRL_COLSTART_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: minion_csr::tensor_cooperation                           */
/* Register template: minion_csr::tensor_cooperation                       */
/* Source filename: minion_csr.csr, line: 1917                             */
/* Field member: minion_csr::tensor_cooperation.coopid                     */
/* Source filename: minion_csr.csr, line: 1968                             */
#define MINION_CSR_TENSOR_COOPERATION_COOPID_MSB 2u
#define MINION_CSR_TENSOR_COOPERATION_COOPID_LSB 2u
#define MINION_CSR_TENSOR_COOPERATION_COOPID_WIDTH 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPID_READ_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPID_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPID_FIELD_MASK 0x0000000000000004ull
#define MINION_CSR_TENSOR_COOPERATION_COOPID_GET(x) \
   (((x) & 0x0000000000000004ull) >> 2)
#define MINION_CSR_TENSOR_COOPERATION_COOPID_SET(x) \
   (((x) << 2) & 0x0000000000000004ull)
#define MINION_CSR_TENSOR_COOPERATION_COOPID_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: minion_csr::tensor_cooperation.coopminmask                */
/* Source filename: minion_csr.csr, line: 1961                             */
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_MSB 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_LSB 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_WIDTH 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_TENSOR_COOPERATION_COOPMINMASK_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: minion_csr::tensor_cooperation.coopneighmask              */
/* Source filename: minion_csr.csr, line: 1954                             */
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_MSB 0u
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_LSB 0u
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_WIDTH 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_GET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_SET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_TENSOR_COOPERATION_COOPNEIGHMASK_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::tensor_mask                                  */
/* Register template: minion_csr::tensor_mask                              */
/* Source filename: minion_csr.csr, line: 1977                             */
/* Field member: minion_csr::tensor_mask.tensormask                        */
/* Source filename: minion_csr.csr, line: 1992                             */
#define MINION_CSR_TENSOR_MASK_TENSORMASK_MSB 15u
#define MINION_CSR_TENSOR_MASK_TENSORMASK_LSB 0u
#define MINION_CSR_TENSOR_MASK_TENSORMASK_WIDTH 16u
#define MINION_CSR_TENSOR_MASK_TENSORMASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_MASK_TENSORMASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_MASK_TENSORMASK_FIELD_MASK 0x000000000000ffffull
#define MINION_CSR_TENSOR_MASK_TENSORMASK_GET(x) \
   ((x) & 0x000000000000ffffull)
#define MINION_CSR_TENSOR_MASK_TENSORMASK_SET(x) \
   ((x) & 0x000000000000ffffull)
#define MINION_CSR_TENSOR_MASK_TENSORMASK_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: minion_csr::tensor_quant                                 */
/* Register template: minion_csr::tensor_quant                             */
/* Source filename: minion_csr.csr, line: 1997                             */
/* Field member: minion_csr::tensor_quant.start_reg                        */
/* Source filename: minion_csr.csr, line: 2069                             */
#define MINION_CSR_TENSOR_QUANT_START_REG_MSB 61u
#define MINION_CSR_TENSOR_QUANT_START_REG_LSB 57u
#define MINION_CSR_TENSOR_QUANT_START_REG_WIDTH 5u
#define MINION_CSR_TENSOR_QUANT_START_REG_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_START_REG_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_START_REG_FIELD_MASK 0x3e00000000000000ull
#define MINION_CSR_TENSOR_QUANT_START_REG_GET(x) \
   (((x) & 0x3e00000000000000ull) >> 57)
#define MINION_CSR_TENSOR_QUANT_START_REG_SET(x) \
   (((x) << 57) & 0x3e00000000000000ull)
#define MINION_CSR_TENSOR_QUANT_START_REG_MODIFY(r, x) \
   ((((x) << 57) & 0x3e00000000000000ull) | ((r) & 0xc1ffffffffffffffull))
/* Field member: minion_csr::tensor_quant.a_matrix_num_cols                */
/* Source filename: minion_csr.csr, line: 2065                             */
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_MSB 56u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_LSB 55u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_WIDTH 2u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_FIELD_MASK 0x0180000000000000ull
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_GET(x) \
   (((x) & 0x0180000000000000ull) >> 55)
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_SET(x) \
   (((x) << 55) & 0x0180000000000000ull)
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_COLS_MODIFY(r, x) \
   ((((x) << 55) & 0x0180000000000000ull) | ((r) & 0xfe7fffffffffffffull))
/* Field member: minion_csr::tensor_quant.a_matrix_num_rows                */
/* Source filename: minion_csr.csr, line: 2061                             */
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_MSB 54u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_LSB 51u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_FIELD_MASK 0x0078000000000000ull
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_GET(x) \
   (((x) & 0x0078000000000000ull) >> 51)
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_SET(x) \
   (((x) << 51) & 0x0078000000000000ull)
#define MINION_CSR_TENSOR_QUANT_A_MATRIX_NUM_ROWS_MODIFY(r, x) \
   ((((x) << 51) & 0x0078000000000000ull) | ((r) & 0xff87ffffffffffffull))
/* Field member: minion_csr::tensor_quant.l1scp_start_line                 */
/* Source filename: minion_csr.csr, line: 2057                             */
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_MSB 50u
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_LSB 45u
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_WIDTH 6u
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_FIELD_MASK 0x0007e00000000000ull
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_GET(x) \
   (((x) & 0x0007e00000000000ull) >> 45)
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_SET(x) \
   (((x) << 45) & 0x0007e00000000000ull)
#define MINION_CSR_TENSOR_QUANT_L1SCP_START_LINE_MODIFY(r, x) \
   ((((x) << 45) & 0x0007e00000000000ull) | ((r) & 0xfff81fffffffffffull))
/* Field member: minion_csr::tensor_quant.transform_9                      */
/* Source filename: minion_csr.csr, line: 2053                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_MSB 39u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_LSB 36u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_FIELD_MASK 0x000000f000000000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_GET(x) \
   (((x) & 0x000000f000000000ull) >> 36)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_SET(x) \
   (((x) << 36) & 0x000000f000000000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_9_MODIFY(r, x) \
   ((((x) << 36) & 0x000000f000000000ull) | ((r) & 0xffffff0fffffffffull))
/* Field member: minion_csr::tensor_quant.transform_8                      */
/* Source filename: minion_csr.csr, line: 2049                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_MSB 35u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_LSB 32u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_FIELD_MASK 0x0000000f00000000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_GET(x) \
   (((x) & 0x0000000f00000000ull) >> 32)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_SET(x) \
   (((x) << 32) & 0x0000000f00000000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_8_MODIFY(r, x) \
   ((((x) << 32) & 0x0000000f00000000ull) | ((r) & 0xfffffff0ffffffffull))
/* Field member: minion_csr::tensor_quant.transform_7                      */
/* Source filename: minion_csr.csr, line: 2045                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_MSB 31u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_LSB 28u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_FIELD_MASK 0x00000000f0000000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_GET(x) \
   (((x) & 0x00000000f0000000ull) >> 28)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_SET(x) \
   (((x) << 28) & 0x00000000f0000000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_7_MODIFY(r, x) \
   ((((x) << 28) & 0x00000000f0000000ull) | ((r) & 0xffffffff0fffffffull))
/* Field member: minion_csr::tensor_quant.transform_6                      */
/* Source filename: minion_csr.csr, line: 2041                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_MSB 27u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_LSB 24u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_FIELD_MASK 0x000000000f000000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_GET(x) \
   (((x) & 0x000000000f000000ull) >> 24)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_SET(x) \
   (((x) << 24) & 0x000000000f000000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_6_MODIFY(r, x) \
   ((((x) << 24) & 0x000000000f000000ull) | ((r) & 0xfffffffff0ffffffull))
/* Field member: minion_csr::tensor_quant.transform_5                      */
/* Source filename: minion_csr.csr, line: 2037                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_MSB 23u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_LSB 20u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_FIELD_MASK 0x0000000000f00000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_GET(x) \
   (((x) & 0x0000000000f00000ull) >> 20)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_SET(x) \
   (((x) << 20) & 0x0000000000f00000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_5_MODIFY(r, x) \
   ((((x) << 20) & 0x0000000000f00000ull) | ((r) & 0xffffffffff0fffffull))
/* Field member: minion_csr::tensor_quant.transform_4                      */
/* Source filename: minion_csr.csr, line: 2033                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_MSB 19u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_LSB 16u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_FIELD_MASK 0x00000000000f0000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_GET(x) \
   (((x) & 0x00000000000f0000ull) >> 16)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_SET(x) \
   (((x) << 16) & 0x00000000000f0000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_4_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000000f0000ull) | ((r) & 0xfffffffffff0ffffull))
/* Field member: minion_csr::tensor_quant.transform_3                      */
/* Source filename: minion_csr.csr, line: 2029                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_MSB 15u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_LSB 12u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_FIELD_MASK 0x000000000000f000ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_GET(x) \
   (((x) & 0x000000000000f000ull) >> 12)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_SET(x) \
   (((x) << 12) & 0x000000000000f000ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_3_MODIFY(r, x) \
   ((((x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: minion_csr::tensor_quant.transform_2                      */
/* Source filename: minion_csr.csr, line: 2025                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_MSB 11u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_LSB 8u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_FIELD_MASK 0x0000000000000f00ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_GET(x) \
   (((x) & 0x0000000000000f00ull) >> 8)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_SET(x) \
   (((x) << 8) & 0x0000000000000f00ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_2_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000f00ull) | ((r) & 0xfffffffffffff0ffull))
/* Field member: minion_csr::tensor_quant.transform_1                      */
/* Source filename: minion_csr.csr, line: 2021                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_MSB 7u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_LSB 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_FIELD_MASK 0x00000000000000f0ull
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_GET(x) \
   (((x) & 0x00000000000000f0ull) >> 4)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_SET(x) \
   (((x) << 4) & 0x00000000000000f0ull)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_1_MODIFY(r, x) \
   ((((x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: minion_csr::tensor_quant.transform_0                      */
/* Source filename: minion_csr.csr, line: 2017                             */
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_MSB 3u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_LSB 0u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_WIDTH 4u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_READ_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_FIELD_MASK 0x000000000000000full
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_GET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_SET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_QUANT_TRANSFORM_0_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::tex_send                                     */
/* Register template: minion_csr::tex_send                                 */
/* Source filename: minion_csr.csr, line: 2074                             */
/* Field member: minion_csr::tex_send.tex_send                             */
/* Source filename: minion_csr.csr, line: 2082                             */
#define MINION_CSR_TEX_SEND_TEX_SEND_MSB 63u
#define MINION_CSR_TEX_SEND_TEX_SEND_LSB 0u
#define MINION_CSR_TEX_SEND_TEX_SEND_WIDTH 64u
#define MINION_CSR_TEX_SEND_TEX_SEND_READ_ACCESS 1u
#define MINION_CSR_TEX_SEND_TEX_SEND_WRITE_ACCESS 1u
#define MINION_CSR_TEX_SEND_TEX_SEND_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TEX_SEND_TEX_SEND_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TEX_SEND_TEX_SEND_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TEX_SEND_TEX_SEND_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tensor_error                                 */
/* Register template: minion_csr::tensor_error                             */
/* Source filename: minion_csr.csr, line: 2092                             */
/* Field member: minion_csr::tensor_error.illegal_tensor_send_rcv          */
/* Source filename: minion_csr.csr, line: 2150                             */
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_MSB 9u
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_LSB 9u
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_FIELD_MASK 0x0000000000000200ull
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_GET(x) \
   (((x) & 0x0000000000000200ull) >> 9)
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_SET(x) \
   (((x) << 9) & 0x0000000000000200ull)
#define MINION_CSR_TENSOR_ERROR_ILLEGAL_TENSOR_SEND_RCV_MODIFY(r, x) \
   ((((x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: minion_csr::tensor_error.inv_comb_store_size              */
/* Source filename: minion_csr.csr, line: 2144                             */
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_MSB 8u
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_LSB 8u
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_FIELD_MASK 0x0000000000000100ull
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_GET(x) \
   (((x) & 0x0000000000000100ull) >> 8)
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_SET(x) \
   (((x) << 8) & 0x0000000000000100ull)
#define MINION_CSR_TENSOR_ERROR_INV_COMB_STORE_SIZE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: minion_csr::tensor_error.mem_fault                        */
/* Source filename: minion_csr.csr, line: 2137                             */
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_MSB 7u
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_LSB 7u
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_FIELD_MASK 0x0000000000000080ull
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_GET(x) \
   (((x) & 0x0000000000000080ull) >> 7)
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_SET(x) \
   (((x) << 7) & 0x0000000000000080ull)
#define MINION_CSR_TENSOR_ERROR_MEM_FAULT_MODIFY(r, x) \
   ((((x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: minion_csr::tensor_error.ill_tb_tfma_pair                 */
/* Source filename: minion_csr.csr, line: 2132                             */
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_MSB 6u
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_LSB 6u
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_FIELD_MASK 0x0000000000000040ull
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_GET(x) \
   (((x) & 0x0000000000000040ull) >> 6)
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_SET(x) \
   (((x) << 6) & 0x0000000000000040ull)
#define MINION_CSR_TENSOR_ERROR_ILL_TB_TFMA_PAIR_MODIFY(r, x) \
   ((((x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: minion_csr::tensor_error.lock_sw_failed                   */
/* Source filename: minion_csr.csr, line: 2127                             */
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_MSB 5u
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_LSB 5u
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_FIELD_MASK 0x0000000000000020ull
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_GET(x) \
   (((x) & 0x0000000000000020ull) >> 5)
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_SET(x) \
   (((x) << 5) & 0x0000000000000020ull)
#define MINION_CSR_TENSOR_ERROR_LOCK_SW_FAILED_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: minion_csr::tensor_error.l1_scp_disabled                  */
/* Source filename: minion_csr.csr, line: 2122                             */
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_MSB 4u
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_LSB 4u
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_FIELD_MASK 0x0000000000000010ull
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_GET(x) \
   (((x) & 0x0000000000000010ull) >> 4)
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_SET(x) \
   (((x) << 4) & 0x0000000000000010ull)
#define MINION_CSR_TENSOR_ERROR_L1_SCP_DISABLED_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: minion_csr::tensor_error.fcc_overflow                     */
/* Source filename: minion_csr.csr, line: 2117                             */
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_MSB 3u
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_LSB 3u
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_FIELD_MASK 0x0000000000000008ull
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_GET(x) \
   (((x) & 0x0000000000000008ull) >> 3)
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_SET(x) \
   (((x) << 3) & 0x0000000000000008ull)
#define MINION_CSR_TENSOR_ERROR_FCC_OVERFLOW_MODIFY(r, x) \
   ((((x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: minion_csr::tensor_error.wrong_tload_txform               */
/* Source filename: minion_csr.csr, line: 2112                             */
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_MSB 1u
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_LSB 1u
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_WIDTH 1u
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_READ_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_TENSOR_ERROR_WRONG_TLOAD_TXFORM_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))

/* Register type: minion_csr::ucache_control                               */
/* Register template: minion_csr::ucache_control                           */
/* Source filename: minion_csr.csr, line: 2156                             */
/* Field member: minion_csr::ucache_control.CacheOp_Max                    */
/* Source filename: minion_csr.csr, line: 2193                             */
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_MSB 10u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_LSB 6u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_WIDTH 5u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_READ_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_WRITE_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_RESET 0x08u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_FIELD_MASK 0x00000000000007c0ull
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_GET(x) \
   (((x) & 0x00000000000007c0ull) >> 6)
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_SET(x) \
   (((x) << 6) & 0x00000000000007c0ull)
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_MAX_MODIFY(r, x) \
   ((((x) << 6) & 0x00000000000007c0ull) | ((r) & 0xfffffffffffff83full))
/* Field member: minion_csr::ucache_control.CacheOp_RepRate                */
/* Source filename: minion_csr.csr, line: 2182                             */
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_MSB 4u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_LSB 2u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_WIDTH 3u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_READ_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_WRITE_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_FIELD_MASK 0x000000000000001cull
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_GET(x) \
   (((x) & 0x000000000000001cull) >> 2)
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_SET(x) \
   (((x) << 2) & 0x000000000000001cull)
#define MINION_CSR_UCACHE_CONTROL_CACHEOP_REPRATE_MODIFY(r, x) \
   ((((x) << 2) & 0x000000000000001cull) | ((r) & 0xffffffffffffffe3ull))
/* Field member: minion_csr::ucache_control.SCPEnable                      */
/* Source filename: minion_csr.csr, line: 2177                             */
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_MSB 1u
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_LSB 1u
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_WIDTH 1u
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_READ_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_WRITE_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_FIELD_MASK 0x0000000000000002ull
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_GET(x) \
   (((x) & 0x0000000000000002ull) >> 1)
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_SET(x) \
   (((x) << 1) & 0x0000000000000002ull)
#define MINION_CSR_UCACHE_CONTROL_SCPENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: minion_csr::ucache_control.D1Split                        */
/* Source filename: minion_csr.csr, line: 2170                             */
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_MSB 0u
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_LSB 0u
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_WIDTH 1u
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_READ_ACCESS 1u
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_WRITE_ACCESS 0u
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_GET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_SET(x) \
   ((x) & 0x0000000000000001ull)
#define MINION_CSR_UCACHE_CONTROL_D1SPLIT_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::co_prefetch_va                               */
/* Register template: minion_csr::co_prefetch_va                           */
/* Source filename: minion_csr.csr, line: 2203                             */
/* Field member: minion_csr::co_prefetch_va.use_tensor_mask                */
/* Source filename: minion_csr.csr, line: 2230                             */
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_PREFETCH_VA_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_prefetch_va.dest_level                     */
/* Source filename: minion_csr.csr, line: 2220                             */
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_MSB 59u
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_LSB 58u
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_WIDTH 2u
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_READ_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_WRITE_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_FIELD_MASK 0x0c00000000000000ull
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_GET(x) \
   (((x) & 0x0c00000000000000ull) >> 58)
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_SET(x) \
   (((x) << 58) & 0x0c00000000000000ull)
#define MINION_CSR_CO_PREFETCH_VA_DEST_LEVEL_MODIFY(r, x) \
   ((((x) << 58) & 0x0c00000000000000ull) | ((r) & 0xf3ffffffffffffffull))
/* Field member: minion_csr::co_prefetch_va.va                             */
/* Source filename: minion_csr.csr, line: 2216                             */
#define MINION_CSR_CO_PREFETCH_VA_VA_MSB 47u
#define MINION_CSR_CO_PREFETCH_VA_VA_LSB 6u
#define MINION_CSR_CO_PREFETCH_VA_VA_WIDTH 42u
#define MINION_CSR_CO_PREFETCH_VA_VA_READ_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_CO_PREFETCH_VA_VA_GET(x) \
   (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_CO_PREFETCH_VA_VA_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_CO_PREFETCH_VA_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::co_prefetch_va.num_lines                      */
/* Source filename: minion_csr.csr, line: 2212                             */
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_MSB 3u
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_LSB 0u
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_GET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_SET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_CO_PREFETCH_VA_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::flb                                          */
/* Register template: minion_csr::flb                                      */
/* Source filename: minion_csr.csr, line: 2235                             */
/* Field member: minion_csr::flb.match_value                               */
/* Source filename: minion_csr.csr, line: 2254                             */
#define MINION_CSR_FLB_MATCH_VALUE_MSB 12u
#define MINION_CSR_FLB_MATCH_VALUE_LSB 5u
#define MINION_CSR_FLB_MATCH_VALUE_WIDTH 8u
#define MINION_CSR_FLB_MATCH_VALUE_READ_ACCESS 1u
#define MINION_CSR_FLB_MATCH_VALUE_WRITE_ACCESS 1u
#define MINION_CSR_FLB_MATCH_VALUE_FIELD_MASK 0x0000000000001fe0ull
#define MINION_CSR_FLB_MATCH_VALUE_GET(x) \
   (((x) & 0x0000000000001fe0ull) >> 5)
#define MINION_CSR_FLB_MATCH_VALUE_SET(x) \
   (((x) << 5) & 0x0000000000001fe0ull)
#define MINION_CSR_FLB_MATCH_VALUE_MODIFY(r, x) \
   ((((x) << 5) & 0x0000000000001fe0ull) | ((r) & 0xffffffffffffe01full))
/* Field member: minion_csr::flb.barrier_number                            */
/* Source filename: minion_csr.csr, line: 2250                             */
#define MINION_CSR_FLB_BARRIER_NUMBER_MSB 4u
#define MINION_CSR_FLB_BARRIER_NUMBER_LSB 0u
#define MINION_CSR_FLB_BARRIER_NUMBER_WIDTH 5u
#define MINION_CSR_FLB_BARRIER_NUMBER_READ_ACCESS 1u
#define MINION_CSR_FLB_BARRIER_NUMBER_WRITE_ACCESS 1u
#define MINION_CSR_FLB_BARRIER_NUMBER_FIELD_MASK 0x000000000000001full
#define MINION_CSR_FLB_BARRIER_NUMBER_GET(x) ((x) & 0x000000000000001full)
#define MINION_CSR_FLB_BARRIER_NUMBER_SET(x) ((x) & 0x000000000000001full)
#define MINION_CSR_FLB_BARRIER_NUMBER_MODIFY(r, x) \
   (((x) & 0x000000000000001full) | ((r) & 0xffffffffffffffe0ull))

/* Register type: minion_csr::fcc                                          */
/* Register template: minion_csr::fcc                                      */
/* Source filename: minion_csr.csr, line: 2259                             */
/* Field member: minion_csr::fcc.counter_index                             */
/* Source filename: minion_csr.csr, line: 2271                             */
#define MINION_CSR_FCC_COUNTER_INDEX_MSB 0u
#define MINION_CSR_FCC_COUNTER_INDEX_LSB 0u
#define MINION_CSR_FCC_COUNTER_INDEX_WIDTH 1u
#define MINION_CSR_FCC_COUNTER_INDEX_READ_ACCESS 1u
#define MINION_CSR_FCC_COUNTER_INDEX_WRITE_ACCESS 1u
#define MINION_CSR_FCC_COUNTER_INDEX_FIELD_MASK 0x0000000000000001ull
#define MINION_CSR_FCC_COUNTER_INDEX_GET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_FCC_COUNTER_INDEX_SET(x) ((x) & 0x0000000000000001ull)
#define MINION_CSR_FCC_COUNTER_INDEX_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: minion_csr::stall                                        */
/* Register template: minion_csr::stall                                    */
/* Source filename: minion_csr.csr, line: 2276                             */
/* Field member: minion_csr::stall.stall                                   */
/* Source filename: minion_csr.csr, line: 2291                             */
#define MINION_CSR_STALL_STALL_MSB 63u
#define MINION_CSR_STALL_STALL_LSB 0u
#define MINION_CSR_STALL_STALL_WIDTH 64u
#define MINION_CSR_STALL_STALL_READ_ACCESS 1u
#define MINION_CSR_STALL_STALL_WRITE_ACCESS 1u
#define MINION_CSR_STALL_STALL_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_STALL_STALL_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STALL_STALL_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_STALL_STALL_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::tensor_wait                                  */
/* Register template: minion_csr::tensor_wait                              */
/* Source filename: minion_csr.csr, line: 2309                             */
/* Field member: minion_csr::tensor_wait.event_id                          */
/* Source filename: minion_csr.csr, line: 2327                             */
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_MSB 3u
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_LSB 0u
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_WIDTH 4u
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_READ_ACCESS 1u
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_FIELD_MASK 0x000000000000000full
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_WAIT_EVENT_ID_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::tensor_load                                  */
/* Register template: minion_csr::tensor_load                              */
/* Source filename: minion_csr.csr, line: 2336                             */
/* Field member: minion_csr::tensor_load.use_tensor_mask                   */
/* Source filename: minion_csr.csr, line: 2388                             */
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_TENSOR_LOAD_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::tensor_load.coop_tload                        */
/* Source filename: minion_csr.csr, line: 2384                             */
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_MSB 62u
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_LSB 62u
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_WIDTH 1u
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_FIELD_MASK 0x4000000000000000ull
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_GET(x) \
   (((x) & 0x4000000000000000ull) >> 62)
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_SET(x) \
   (((x) << 62) & 0x4000000000000000ull)
#define MINION_CSR_TENSOR_LOAD_COOP_TLOAD_MODIFY(r, x) \
   ((((x) << 62) & 0x4000000000000000ull) | ((r) & 0xbfffffffffffffffull))
/* Field member: minion_csr::tensor_load.tensor_load_variant               */
/* Source filename: minion_csr.csr, line: 2371                             */
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_MSB 61u
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_LSB 59u
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_WIDTH 3u
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_FIELD_MASK 0x3800000000000000ull
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_GET(x) \
   (((x) & 0x3800000000000000ull) >> 59)
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_SET(x) \
   (((x) << 59) & 0x3800000000000000ull)
#define MINION_CSR_TENSOR_LOAD_TENSOR_LOAD_VARIANT_MODIFY(r, x) \
   ((((x) << 59) & 0x3800000000000000ull) | ((r) & 0xc7ffffffffffffffull))
/* Field member: minion_csr::tensor_load.l1_scp_start_cl                   */
/* Source filename: minion_csr.csr, line: 2367                             */
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_MSB 58u
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_LSB 53u
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_WIDTH 6u
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_FIELD_MASK 0x07e0000000000000ull
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_GET(x) \
   (((x) & 0x07e0000000000000ull) >> 53)
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_SET(x) \
   (((x) << 53) & 0x07e0000000000000ull)
#define MINION_CSR_TENSOR_LOAD_L1_SCP_START_CL_MODIFY(r, x) \
   ((((x) << 53) & 0x07e0000000000000ull) | ((r) & 0xf81fffffffffffffull))
/* Field member: minion_csr::tensor_load.is_tensor_b                       */
/* Source filename: minion_csr.csr, line: 2361                             */
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_MSB 52u
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_LSB 52u
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_WIDTH 1u
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_FIELD_MASK 0x0010000000000000ull
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_GET(x) \
   (((x) & 0x0010000000000000ull) >> 52)
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_SET(x) \
   (((x) << 52) & 0x0010000000000000ull)
#define MINION_CSR_TENSOR_LOAD_IS_TENSOR_B_MODIFY(r, x) \
   ((((x) << 52) & 0x0010000000000000ull) | ((r) & 0xffefffffffffffffull))
/* Field member: minion_csr::tensor_load.va                                */
/* Source filename: minion_csr.csr, line: 2355                             */
#define MINION_CSR_TENSOR_LOAD_VA_MSB 47u
#define MINION_CSR_TENSOR_LOAD_VA_LSB 6u
#define MINION_CSR_TENSOR_LOAD_VA_WIDTH 42u
#define MINION_CSR_TENSOR_LOAD_VA_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_VA_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_TENSOR_LOAD_VA_GET(x) (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_TENSOR_LOAD_VA_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_TENSOR_LOAD_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::tensor_load.num_lines                         */
/* Source filename: minion_csr.csr, line: 2351                             */
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_MSB 3u
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_LSB 0u
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_WIDTH 4u
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_LOAD_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::gsc_progress                                 */
/* Register template: minion_csr::gsc_progress                             */
/* Source filename: minion_csr.csr, line: 2393                             */
/* Field member: minion_csr::gsc_progress.gsc_progress                     */
/* Source filename: minion_csr.csr, line: 2403                             */
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_MSB 2u
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_LSB 0u
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_WIDTH 3u
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_READ_ACCESS 1u
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_WRITE_ACCESS 1u
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_FIELD_MASK 0x0000000000000007ull
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_GET(x) \
   ((x) & 0x0000000000000007ull)
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_SET(x) \
   ((x) & 0x0000000000000007ull)
#define MINION_CSR_GSC_PROGRESS_GSC_PROGRESS_MODIFY(r, x) \
   (((x) & 0x0000000000000007ull) | ((r) & 0xfffffffffffffff8ull))

/* Register type: minion_csr::tensor_load_l2scp                            */
/* Register template: minion_csr::tensor_load_l2scp                        */
/* Source filename: minion_csr.csr, line: 2415                             */
/* Field member: minion_csr::tensor_load_l2scp.use_tensor_mask             */
/* Source filename: minion_csr.csr, line: 2444                             */
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_TENSOR_LOAD_L2SCP_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::tensor_load_l2scp.l2scp_start_line_22_8       */
/* Source filename: minion_csr.csr, line: 2440                             */
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_MSB 62u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_LSB 48u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_WIDTH 15u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_FIELD_MASK 0x7fff000000000000ull
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_GET(x) \
   (((x) & 0x7fff000000000000ull) >> 48)
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_SET(x) \
   (((x) << 48) & 0x7fff000000000000ull)
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_22_8_MODIFY(r, x) \
   ((((x) << 48) & 0x7fff000000000000ull) | ((r) & 0x8000ffffffffffffull))
/* Field member: minion_csr::tensor_load_l2scp.va                          */
/* Source filename: minion_csr.csr, line: 2436                             */
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_MSB 47u
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_LSB 6u
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_WIDTH 42u
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_GET(x) \
   (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_TENSOR_LOAD_L2SCP_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::tensor_load_l2scp.l2scp_start_line_7_6        */
/* Source filename: minion_csr.csr, line: 2432                             */
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_MSB 5u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_LSB 4u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_WIDTH 2u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_FIELD_MASK 0x0000000000000030ull
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_GET(x) \
   (((x) & 0x0000000000000030ull) >> 4)
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_SET(x) \
   (((x) << 4) & 0x0000000000000030ull)
#define MINION_CSR_TENSOR_LOAD_L2SCP_L2SCP_START_LINE_7_6_MODIFY(r, x) \
   ((((x) << 4) & 0x0000000000000030ull) | ((r) & 0xffffffffffffffcfull))
/* Field member: minion_csr::tensor_load_l2scp.num_lines                   */
/* Source filename: minion_csr.csr, line: 2428                             */
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_MSB 3u
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_LSB 0u
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_WIDTH 4u
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_GET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_SET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_TENSOR_LOAD_L2SCP_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::tensor_store                                 */
/* Register template: minion_csr::tensor_store                             */
/* Source filename: minion_csr.csr, line: 2449                             */
/* Field member: minion_csr::tensor_store.stride                           */
/* Source filename: minion_csr.csr, line: 2492                             */
#define MINION_CSR_TENSOR_STORE_STRIDE_MSB 63u
#define MINION_CSR_TENSOR_STORE_STRIDE_LSB 62u
#define MINION_CSR_TENSOR_STORE_STRIDE_WIDTH 2u
#define MINION_CSR_TENSOR_STORE_STRIDE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_STRIDE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_STRIDE_FIELD_MASK 0xc000000000000000ull
#define MINION_CSR_TENSOR_STORE_STRIDE_GET(x) \
   (((x) & 0xc000000000000000ull) >> 62)
#define MINION_CSR_TENSOR_STORE_STRIDE_SET(x) \
   (((x) << 62) & 0xc000000000000000ull)
#define MINION_CSR_TENSOR_STORE_STRIDE_MODIFY(r, x) \
   ((((x) << 62) & 0xc000000000000000ull) | ((r) & 0x3fffffffffffffffull))
/* Field member: minion_csr::tensor_store.start_size                       */
/* Source filename: minion_csr.csr, line: 2480                             */
#define MINION_CSR_TENSOR_STORE_START_SIZE_MSB 61u
#define MINION_CSR_TENSOR_STORE_START_SIZE_LSB 55u
#define MINION_CSR_TENSOR_STORE_START_SIZE_WIDTH 7u
#define MINION_CSR_TENSOR_STORE_START_SIZE_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_START_SIZE_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_START_SIZE_FIELD_MASK 0x3f80000000000000ull
#define MINION_CSR_TENSOR_STORE_START_SIZE_GET(x) \
   (((x) & 0x3f80000000000000ull) >> 55)
#define MINION_CSR_TENSOR_STORE_START_SIZE_SET(x) \
   (((x) << 55) & 0x3f80000000000000ull)
#define MINION_CSR_TENSOR_STORE_START_SIZE_MODIFY(r, x) \
   ((((x) << 55) & 0x3f80000000000000ull) | ((r) & 0xc07fffffffffffffull))
/* Field member: minion_csr::tensor_store.num_rows                         */
/* Source filename: minion_csr.csr, line: 2473                             */
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_MSB 54u
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_LSB 51u
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_WIDTH 4u
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_FIELD_MASK 0x0078000000000000ull
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_GET(x) \
   (((x) & 0x0078000000000000ull) >> 51)
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_SET(x) \
   (((x) << 51) & 0x0078000000000000ull)
#define MINION_CSR_TENSOR_STORE_NUM_ROWS_MODIFY(r, x) \
   ((((x) << 51) & 0x0078000000000000ull) | ((r) & 0xff87ffffffffffffull))
/* Field member: minion_csr::tensor_store.num_coop_minions                 */
/* Source filename: minion_csr.csr, line: 2467                             */
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_MSB 50u
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_LSB 49u
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_WIDTH 2u
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_FIELD_MASK 0x0006000000000000ull
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_GET(x) \
   (((x) & 0x0006000000000000ull) >> 49)
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_SET(x) \
   (((x) << 49) & 0x0006000000000000ull)
#define MINION_CSR_TENSOR_STORE_NUM_COOP_MINIONS_MODIFY(r, x) \
   ((((x) << 49) & 0x0006000000000000ull) | ((r) & 0xfff9ffffffffffffull))
/* Field member: minion_csr::tensor_store.tensor_op_encoding               */
/* Source filename: minion_csr.csr, line: 2461                             */
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_MSB 48u
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_LSB 48u
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_WIDTH 1u
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_FIELD_MASK 0x0001000000000000ull
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_GET(x) \
   (((x) & 0x0001000000000000ull) >> 48)
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_SET(x) \
   (((x) << 48) & 0x0001000000000000ull)
#define MINION_CSR_TENSOR_STORE_TENSOR_OP_ENCODING_MODIFY(r, x) \
   ((((x) << 48) & 0x0001000000000000ull) | ((r) & 0xfffeffffffffffffull))
/* Field member: minion_csr::tensor_store.va                               */
/* Source filename: minion_csr.csr, line: 2453                             */
#define MINION_CSR_TENSOR_STORE_VA_MSB 47u
#define MINION_CSR_TENSOR_STORE_VA_LSB 4u
#define MINION_CSR_TENSOR_STORE_VA_WIDTH 44u
#define MINION_CSR_TENSOR_STORE_VA_READ_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_VA_WRITE_ACCESS 1u
#define MINION_CSR_TENSOR_STORE_VA_FIELD_MASK 0x0000fffffffffff0ull
#define MINION_CSR_TENSOR_STORE_VA_GET(x) \
   (((x) & 0x0000fffffffffff0ull) >> 4)
#define MINION_CSR_TENSOR_STORE_VA_SET(x) \
   (((x) << 4) & 0x0000fffffffffff0ull)
#define MINION_CSR_TENSOR_STORE_VA_MODIFY(r, x) \
   ((((x) << 4) & 0x0000fffffffffff0ull) | ((r) & 0xffff00000000000full))

/* Register type: minion_csr::co_evict_va                                  */
/* Register template: minion_csr::co_evict_va                              */
/* Source filename: minion_csr.csr, line: 2497                             */
/* Field member: minion_csr::co_evict_va.use_tensor_mask                   */
/* Source filename: minion_csr.csr, line: 2539                             */
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_EVICT_VA_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_evict_va.dest_level                        */
/* Source filename: minion_csr.csr, line: 2529                             */
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_MSB 59u
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_LSB 58u
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_WIDTH 2u
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_FIELD_MASK 0x0c00000000000000ull
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_GET(x) \
   (((x) & 0x0c00000000000000ull) >> 58)
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_SET(x) \
   (((x) << 58) & 0x0c00000000000000ull)
#define MINION_CSR_CO_EVICT_VA_DEST_LEVEL_MODIFY(r, x) \
   ((((x) << 58) & 0x0c00000000000000ull) | ((r) & 0xf3ffffffffffffffull))
/* Field member: minion_csr::co_evict_va.va                                */
/* Source filename: minion_csr.csr, line: 2525                             */
#define MINION_CSR_CO_EVICT_VA_VA_MSB 47u
#define MINION_CSR_CO_EVICT_VA_VA_LSB 6u
#define MINION_CSR_CO_EVICT_VA_VA_WIDTH 42u
#define MINION_CSR_CO_EVICT_VA_VA_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_CO_EVICT_VA_VA_GET(x) (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_CO_EVICT_VA_VA_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_CO_EVICT_VA_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::co_evict_va.num_lines                         */
/* Source filename: minion_csr.csr, line: 2521                             */
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_MSB 3u
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_LSB 0u
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_EVICT_VA_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::co_flush_va                                  */
/* Register template: minion_csr::co_flush_va                              */
/* Source filename: minion_csr.csr, line: 2544                             */
/* Field member: minion_csr::co_flush_va.use_tensor_mask                   */
/* Source filename: minion_csr.csr, line: 2585                             */
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_FLUSH_VA_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_flush_va.dest_level                        */
/* Source filename: minion_csr.csr, line: 2575                             */
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_MSB 59u
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_LSB 58u
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_WIDTH 2u
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_FIELD_MASK 0x0c00000000000000ull
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_GET(x) \
   (((x) & 0x0c00000000000000ull) >> 58)
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_SET(x) \
   (((x) << 58) & 0x0c00000000000000ull)
#define MINION_CSR_CO_FLUSH_VA_DEST_LEVEL_MODIFY(r, x) \
   ((((x) << 58) & 0x0c00000000000000ull) | ((r) & 0xf3ffffffffffffffull))
/* Field member: minion_csr::co_flush_va.va                                */
/* Source filename: minion_csr.csr, line: 2571                             */
#define MINION_CSR_CO_FLUSH_VA_VA_MSB 47u
#define MINION_CSR_CO_FLUSH_VA_VA_LSB 6u
#define MINION_CSR_CO_FLUSH_VA_VA_WIDTH 42u
#define MINION_CSR_CO_FLUSH_VA_VA_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_CO_FLUSH_VA_VA_GET(x) (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_CO_FLUSH_VA_VA_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_CO_FLUSH_VA_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::co_flush_va.num_lines                         */
/* Source filename: minion_csr.csr, line: 2567                             */
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_MSB 3u
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_LSB 0u
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_FLUSH_VA_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::umsg_port0                                   */
/* Register template: minion_csr::umsg_port0                               */
/* Source filename: minion_csr.csr, line: 2590                             */
/* Field member: minion_csr::umsg_port0.umsg_port0                         */
/* Source filename: minion_csr.csr, line: 2596                             */
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_MSB 63u
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_LSB 0u
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_WIDTH 64u
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT0_UMSG_PORT0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::umsg_port1                                   */
/* Register template: minion_csr::umsg_port1                               */
/* Source filename: minion_csr.csr, line: 2604                             */
/* Field member: minion_csr::umsg_port1.umsg_port1                         */
/* Source filename: minion_csr.csr, line: 2610                             */
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_MSB 63u
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_LSB 0u
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_WIDTH 64u
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT1_UMSG_PORT1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::umsg_port2                                   */
/* Register template: minion_csr::umsg_port2                               */
/* Source filename: minion_csr.csr, line: 2618                             */
/* Field member: minion_csr::umsg_port2.umsg_port2                         */
/* Source filename: minion_csr.csr, line: 2624                             */
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_MSB 63u
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_LSB 0u
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_WIDTH 64u
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT2_UMSG_PORT2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::umsg_port3                                   */
/* Register template: minion_csr::umsg_port3                               */
/* Source filename: minion_csr.csr, line: 2632                             */
/* Field member: minion_csr::umsg_port3.umsg_port3                         */
/* Source filename: minion_csr.csr, line: 2638                             */
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_MSB 63u
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_LSB 0u
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_WIDTH 64u
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_READ_ACCESS 1u
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_WRITE_ACCESS 1u
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_UMSG_PORT3_UMSG_PORT3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::validation0                                  */
/* Register template: minion_csr::validation0                              */
/* Source filename: minion_csr.csr, line: 2646                             */
/* Field member: minion_csr::validation0.validation0                       */
/* Source filename: minion_csr.csr, line: 2654                             */
#define MINION_CSR_VALIDATION0_VALIDATION0_MSB 63u
#define MINION_CSR_VALIDATION0_VALIDATION0_LSB 0u
#define MINION_CSR_VALIDATION0_VALIDATION0_WIDTH 64u
#define MINION_CSR_VALIDATION0_VALIDATION0_READ_ACCESS 1u
#define MINION_CSR_VALIDATION0_VALIDATION0_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION0_VALIDATION0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION0_VALIDATION0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION0_VALIDATION0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION0_VALIDATION0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::validation1                                  */
/* Register template: minion_csr::validation1                              */
/* Source filename: minion_csr.csr, line: 2664                             */
/* Field member: minion_csr::validation1.validation1                       */
/* Source filename: minion_csr.csr, line: 2672                             */
#define MINION_CSR_VALIDATION1_VALIDATION1_MSB 63u
#define MINION_CSR_VALIDATION1_VALIDATION1_LSB 0u
#define MINION_CSR_VALIDATION1_VALIDATION1_WIDTH 64u
#define MINION_CSR_VALIDATION1_VALIDATION1_READ_ACCESS 1u
#define MINION_CSR_VALIDATION1_VALIDATION1_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION1_VALIDATION1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION1_VALIDATION1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION1_VALIDATION1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION1_VALIDATION1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::validation2                                  */
/* Register template: minion_csr::validation2                              */
/* Source filename: minion_csr.csr, line: 2682                             */
/* Field member: minion_csr::validation2.validation2                       */
/* Source filename: minion_csr.csr, line: 2690                             */
#define MINION_CSR_VALIDATION2_VALIDATION2_MSB 63u
#define MINION_CSR_VALIDATION2_VALIDATION2_LSB 0u
#define MINION_CSR_VALIDATION2_VALIDATION2_WIDTH 64u
#define MINION_CSR_VALIDATION2_VALIDATION2_READ_ACCESS 1u
#define MINION_CSR_VALIDATION2_VALIDATION2_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION2_VALIDATION2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION2_VALIDATION2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION2_VALIDATION2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION2_VALIDATION2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::validation3                                  */
/* Register template: minion_csr::validation3                              */
/* Source filename: minion_csr.csr, line: 2700                             */
/* Field member: minion_csr::validation3.validation3                       */
/* Source filename: minion_csr.csr, line: 2708                             */
#define MINION_CSR_VALIDATION3_VALIDATION3_MSB 63u
#define MINION_CSR_VALIDATION3_VALIDATION3_LSB 0u
#define MINION_CSR_VALIDATION3_VALIDATION3_WIDTH 64u
#define MINION_CSR_VALIDATION3_VALIDATION3_READ_ACCESS 1u
#define MINION_CSR_VALIDATION3_VALIDATION3_WRITE_ACCESS 1u
#define MINION_CSR_VALIDATION3_VALIDATION3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_VALIDATION3_VALIDATION3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION3_VALIDATION3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_VALIDATION3_VALIDATION3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::sleep_txfma_27                               */
/* Register template: minion_csr::sleep_txfma_27                           */
/* Source filename: minion_csr.csr, line: 2718                             */
/* Field member: minion_csr::sleep_txfma_27.sleep_txfma_27                 */
/* Source filename: minion_csr.csr, line: 2724                             */
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_MSB 63u
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_LSB 0u
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_WIDTH 64u
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_READ_ACCESS 1u
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_WRITE_ACCESS 1u
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SLEEP_TXFMA_27_SLEEP_TXFMA_27_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::co_lock_va                                   */
/* Register template: minion_csr::co_lock_va                               */
/* Source filename: minion_csr.csr, line: 2732                             */
/* Field member: minion_csr::co_lock_va.use_tensor_mask                    */
/* Source filename: minion_csr.csr, line: 2749                             */
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_LOCK_VA_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_lock_va.va                                 */
/* Source filename: minion_csr.csr, line: 2745                             */
#define MINION_CSR_CO_LOCK_VA_VA_MSB 47u
#define MINION_CSR_CO_LOCK_VA_VA_LSB 6u
#define MINION_CSR_CO_LOCK_VA_VA_WIDTH 42u
#define MINION_CSR_CO_LOCK_VA_VA_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_CO_LOCK_VA_VA_GET(x) (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_CO_LOCK_VA_VA_SET(x) (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_CO_LOCK_VA_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::co_lock_va.num_lines                          */
/* Source filename: minion_csr.csr, line: 2741                             */
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_MSB 3u
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_LSB 0u
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_GET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_SET(x) ((x) & 0x000000000000000full)
#define MINION_CSR_CO_LOCK_VA_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::co_unlock_va                                 */
/* Register template: minion_csr::co_unlock_va                             */
/* Source filename: minion_csr.csr, line: 2754                             */
/* Field member: minion_csr::co_unlock_va.use_tensor_mask                  */
/* Source filename: minion_csr.csr, line: 2771                             */
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_MSB 63u
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_LSB 63u
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_WIDTH 1u
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_FIELD_MASK 0x8000000000000000ull
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_GET(x) \
   (((x) & 0x8000000000000000ull) >> 63)
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_SET(x) \
   (((x) << 63) & 0x8000000000000000ull)
#define MINION_CSR_CO_UNLOCK_VA_USE_TENSOR_MASK_MODIFY(r, x) \
   ((((x) << 63) & 0x8000000000000000ull) | ((r) & 0x7fffffffffffffffull))
/* Field member: minion_csr::co_unlock_va.va                               */
/* Source filename: minion_csr.csr, line: 2767                             */
#define MINION_CSR_CO_UNLOCK_VA_VA_MSB 47u
#define MINION_CSR_CO_UNLOCK_VA_VA_LSB 6u
#define MINION_CSR_CO_UNLOCK_VA_VA_WIDTH 42u
#define MINION_CSR_CO_UNLOCK_VA_VA_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_VA_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_VA_FIELD_MASK 0x0000ffffffffffc0ull
#define MINION_CSR_CO_UNLOCK_VA_VA_GET(x) \
   (((x) & 0x0000ffffffffffc0ull) >> 6)
#define MINION_CSR_CO_UNLOCK_VA_VA_SET(x) \
   (((x) << 6) & 0x0000ffffffffffc0ull)
#define MINION_CSR_CO_UNLOCK_VA_VA_MODIFY(r, x) \
   ((((x) << 6) & 0x0000ffffffffffc0ull) | ((r) & 0xffff00000000003full))
/* Field member: minion_csr::co_unlock_va.num_lines                        */
/* Source filename: minion_csr.csr, line: 2763                             */
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_MSB 3u
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_LSB 0u
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_WIDTH 4u
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_READ_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_WRITE_ACCESS 1u
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_FIELD_MASK 0x000000000000000full
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_GET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_SET(x) \
   ((x) & 0x000000000000000full)
#define MINION_CSR_CO_UNLOCK_VA_NUM_LINES_MODIFY(r, x) \
   (((x) & 0x000000000000000full) | ((r) & 0xfffffffffffffff0ull))

/* Register type: minion_csr::smsg_port0                                   */
/* Register template: minion_csr::smsg_port0                               */
/* Source filename: minion_csr.csr, line: 2776                             */
/* Field member: minion_csr::smsg_port0.smsg_port0                         */
/* Source filename: minion_csr.csr, line: 2781                             */
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_MSB 63u
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_LSB 0u
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_WIDTH 64u
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT0_SMSG_PORT0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::smsg_port1                                   */
/* Register template: minion_csr::smsg_port1                               */
/* Source filename: minion_csr.csr, line: 2788                             */
/* Field member: minion_csr::smsg_port1.smsg_port1                         */
/* Source filename: minion_csr.csr, line: 2793                             */
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_MSB 63u
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_LSB 0u
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_WIDTH 64u
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT1_SMSG_PORT1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::smsg_port2                                   */
/* Register template: minion_csr::smsg_port2                               */
/* Source filename: minion_csr.csr, line: 2800                             */
/* Field member: minion_csr::smsg_port2.smsg_port2                         */
/* Source filename: minion_csr.csr, line: 2805                             */
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_MSB 63u
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_LSB 0u
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_WIDTH 64u
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT2_SMSG_PORT2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::smsg_port3                                   */
/* Register template: minion_csr::smsg_port3                               */
/* Source filename: minion_csr.csr, line: 2812                             */
/* Field member: minion_csr::smsg_port3.smsg_port3                         */
/* Source filename: minion_csr.csr, line: 2817                             */
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_MSB 63u
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_LSB 0u
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_WIDTH 64u
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_READ_ACCESS 1u
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_WRITE_ACCESS 1u
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_SMSG_PORT3_SMSG_PORT3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mcycle                                       */
/* Register template: minion_csr::mcycle                                   */
/* Source filename: minion_csr.csr, line: 2824                             */
/* Field member: minion_csr::mcycle.mcycle                                 */
/* Source filename: minion_csr.csr, line: 2831                             */
#define MINION_CSR_MCYCLE_MCYCLE_MSB 63u
#define MINION_CSR_MCYCLE_MCYCLE_LSB 0u
#define MINION_CSR_MCYCLE_MCYCLE_WIDTH 64u
#define MINION_CSR_MCYCLE_MCYCLE_READ_ACCESS 1u
#define MINION_CSR_MCYCLE_MCYCLE_WRITE_ACCESS 1u
#define MINION_CSR_MCYCLE_MCYCLE_RESET 0x0000000000000000ull
#define MINION_CSR_MCYCLE_MCYCLE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MCYCLE_MCYCLE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MCYCLE_MCYCLE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MCYCLE_MCYCLE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::minstret                                     */
/* Register template: minion_csr::minstret                                 */
/* Source filename: minion_csr.csr, line: 2841                             */
/* Field member: minion_csr::minstret.minstret                             */
/* Source filename: minion_csr.csr, line: 2848                             */
#define MINION_CSR_MINSTRET_MINSTRET_MSB 63u
#define MINION_CSR_MINSTRET_MINSTRET_LSB 0u
#define MINION_CSR_MINSTRET_MINSTRET_WIDTH 64u
#define MINION_CSR_MINSTRET_MINSTRET_READ_ACCESS 1u
#define MINION_CSR_MINSTRET_MINSTRET_WRITE_ACCESS 1u
#define MINION_CSR_MINSTRET_MINSTRET_RESET 0x0000000000000000ull
#define MINION_CSR_MINSTRET_MINSTRET_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MINSTRET_MINSTRET_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MINSTRET_MINSTRET_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MINSTRET_MINSTRET_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter3                                 */
/* Register template: minion_csr::mhpmcounter3                             */
/* Source filename: minion_csr.csr, line: 2858                             */
/* Field member: minion_csr::mhpmcounter3.mhpmcounter3                     */
/* Source filename: minion_csr.csr, line: 2863                             */
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_MSB 63u
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_LSB 0u
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_RESET 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER3_MHPMCOUNTER3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter4                                 */
/* Register template: minion_csr::mhpmcounter4                             */
/* Source filename: minion_csr.csr, line: 2871                             */
/* Field member: minion_csr::mhpmcounter4.mhpmcounter4                     */
/* Source filename: minion_csr.csr, line: 2876                             */
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_MSB 63u
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_LSB 0u
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_RESET 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER4_MHPMCOUNTER4_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter5                                 */
/* Register template: minion_csr::mhpmcounter5                             */
/* Source filename: minion_csr.csr, line: 2884                             */
/* Field member: minion_csr::mhpmcounter5.mhpmcounter5                     */
/* Source filename: minion_csr.csr, line: 2889                             */
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_MSB 63u
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_LSB 0u
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_RESET 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER5_MHPMCOUNTER5_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter6                                 */
/* Register template: minion_csr::mhpmcounter6                             */
/* Source filename: minion_csr.csr, line: 2897                             */
/* Field member: minion_csr::mhpmcounter6.mhpmcounter6                     */
/* Source filename: minion_csr.csr, line: 2902                             */
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_MSB 63u
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_LSB 0u
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_RESET 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER6_MHPMCOUNTER6_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter7                                 */
/* Register template: minion_csr::mhpmcounter7                             */
/* Source filename: minion_csr.csr, line: 2910                             */
/* Field member: minion_csr::mhpmcounter7.mhpmcounter7                     */
/* Source filename: minion_csr.csr, line: 2915                             */
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_MSB 63u
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_LSB 0u
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_RESET 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER7_MHPMCOUNTER7_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter8                                 */
/* Register template: minion_csr::mhpmcounter8                             */
/* Source filename: minion_csr.csr, line: 2923                             */
/* Field member: minion_csr::mhpmcounter8.mhpmcounter8                     */
/* Source filename: minion_csr.csr, line: 2928                             */
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_MSB 63u
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_LSB 0u
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_RESET 0x0000000000000000ull
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER8_MHPMCOUNTER8_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter9                                 */
/* Register template: minion_csr::mhpmcounter9                             */
/* Source filename: minion_csr.csr, line: 2936                             */
/* Field member: minion_csr::mhpmcounter9.mhpmcounter9                     */
/* Source filename: minion_csr.csr, line: 2942                             */
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_MSB 63u
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_LSB 0u
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER9_MHPMCOUNTER9_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter10                                */
/* Register template: minion_csr::mhpmcounter10                            */
/* Source filename: minion_csr.csr, line: 2950                             */
/* Field member: minion_csr::mhpmcounter10.mhpmcounter10                   */
/* Source filename: minion_csr.csr, line: 2956                             */
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_MSB 63u
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_LSB 0u
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER10_MHPMCOUNTER10_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter11                                */
/* Register template: minion_csr::mhpmcounter11                            */
/* Source filename: minion_csr.csr, line: 2964                             */
/* Field member: minion_csr::mhpmcounter11.mhpmcounter11                   */
/* Source filename: minion_csr.csr, line: 2970                             */
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_MSB 63u
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_LSB 0u
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER11_MHPMCOUNTER11_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter12                                */
/* Register template: minion_csr::mhpmcounter12                            */
/* Source filename: minion_csr.csr, line: 2978                             */
/* Field member: minion_csr::mhpmcounter12.mhpmcounter12                   */
/* Source filename: minion_csr.csr, line: 2984                             */
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_MSB 63u
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_LSB 0u
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER12_MHPMCOUNTER12_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter13                                */
/* Register template: minion_csr::mhpmcounter13                            */
/* Source filename: minion_csr.csr, line: 2992                             */
/* Field member: minion_csr::mhpmcounter13.mhpmcounter13                   */
/* Source filename: minion_csr.csr, line: 2998                             */
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_MSB 63u
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_LSB 0u
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER13_MHPMCOUNTER13_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter14                                */
/* Register template: minion_csr::mhpmcounter14                            */
/* Source filename: minion_csr.csr, line: 3006                             */
/* Field member: minion_csr::mhpmcounter14.mhpmcounter14                   */
/* Source filename: minion_csr.csr, line: 3012                             */
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_MSB 63u
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_LSB 0u
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER14_MHPMCOUNTER14_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter15                                */
/* Register template: minion_csr::mhpmcounter15                            */
/* Source filename: minion_csr.csr, line: 3020                             */
/* Field member: minion_csr::mhpmcounter15.mhpmcounter15                   */
/* Source filename: minion_csr.csr, line: 3026                             */
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_MSB 63u
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_LSB 0u
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER15_MHPMCOUNTER15_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter16                                */
/* Register template: minion_csr::mhpmcounter16                            */
/* Source filename: minion_csr.csr, line: 3034                             */
/* Field member: minion_csr::mhpmcounter16.mhpmcounter16                   */
/* Source filename: minion_csr.csr, line: 3040                             */
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_MSB 63u
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_LSB 0u
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER16_MHPMCOUNTER16_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter17                                */
/* Register template: minion_csr::mhpmcounter17                            */
/* Source filename: minion_csr.csr, line: 3048                             */
/* Field member: minion_csr::mhpmcounter17.mhpmcounter17                   */
/* Source filename: minion_csr.csr, line: 3054                             */
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_MSB 63u
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_LSB 0u
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER17_MHPMCOUNTER17_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter18                                */
/* Register template: minion_csr::mhpmcounter18                            */
/* Source filename: minion_csr.csr, line: 3062                             */
/* Field member: minion_csr::mhpmcounter18.mhpmcounter18                   */
/* Source filename: minion_csr.csr, line: 3068                             */
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_MSB 63u
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_LSB 0u
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER18_MHPMCOUNTER18_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter19                                */
/* Register template: minion_csr::mhpmcounter19                            */
/* Source filename: minion_csr.csr, line: 3076                             */
/* Field member: minion_csr::mhpmcounter19.mhpmcounter19                   */
/* Source filename: minion_csr.csr, line: 3082                             */
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_MSB 63u
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_LSB 0u
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER19_MHPMCOUNTER19_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter20                                */
/* Register template: minion_csr::mhpmcounter20                            */
/* Source filename: minion_csr.csr, line: 3090                             */
/* Field member: minion_csr::mhpmcounter20.mhpmcounter20                   */
/* Source filename: minion_csr.csr, line: 3096                             */
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_MSB 63u
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_LSB 0u
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER20_MHPMCOUNTER20_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter21                                */
/* Register template: minion_csr::mhpmcounter21                            */
/* Source filename: minion_csr.csr, line: 3104                             */
/* Field member: minion_csr::mhpmcounter21.mhpmcounter21                   */
/* Source filename: minion_csr.csr, line: 3110                             */
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_MSB 63u
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_LSB 0u
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER21_MHPMCOUNTER21_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter22                                */
/* Register template: minion_csr::mhpmcounter22                            */
/* Source filename: minion_csr.csr, line: 3118                             */
/* Field member: minion_csr::mhpmcounter22.mhpmcounter22                   */
/* Source filename: minion_csr.csr, line: 3124                             */
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_MSB 63u
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_LSB 0u
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER22_MHPMCOUNTER22_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter23                                */
/* Register template: minion_csr::mhpmcounter23                            */
/* Source filename: minion_csr.csr, line: 3132                             */
/* Field member: minion_csr::mhpmcounter23.mhpmcounter23                   */
/* Source filename: minion_csr.csr, line: 3138                             */
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_MSB 63u
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_LSB 0u
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER23_MHPMCOUNTER23_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter24                                */
/* Register template: minion_csr::mhpmcounter24                            */
/* Source filename: minion_csr.csr, line: 3146                             */
/* Field member: minion_csr::mhpmcounter24.mhpmcounter24                   */
/* Source filename: minion_csr.csr, line: 3152                             */
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_MSB 63u
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_LSB 0u
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER24_MHPMCOUNTER24_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter25                                */
/* Register template: minion_csr::mhpmcounter25                            */
/* Source filename: minion_csr.csr, line: 3160                             */
/* Field member: minion_csr::mhpmcounter25.mhpmcounter25                   */
/* Source filename: minion_csr.csr, line: 3166                             */
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_MSB 63u
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_LSB 0u
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER25_MHPMCOUNTER25_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter26                                */
/* Register template: minion_csr::mhpmcounter26                            */
/* Source filename: minion_csr.csr, line: 3174                             */
/* Field member: minion_csr::mhpmcounter26.mhpmcounter26                   */
/* Source filename: minion_csr.csr, line: 3180                             */
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_MSB 63u
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_LSB 0u
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER26_MHPMCOUNTER26_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter27                                */
/* Register template: minion_csr::mhpmcounter27                            */
/* Source filename: minion_csr.csr, line: 3188                             */
/* Field member: minion_csr::mhpmcounter27.mhpmcounter27                   */
/* Source filename: minion_csr.csr, line: 3194                             */
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_MSB 63u
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_LSB 0u
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER27_MHPMCOUNTER27_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter28                                */
/* Register template: minion_csr::mhpmcounter28                            */
/* Source filename: minion_csr.csr, line: 3202                             */
/* Field member: minion_csr::mhpmcounter28.mhpmcounter28                   */
/* Source filename: minion_csr.csr, line: 3208                             */
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_MSB 63u
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_LSB 0u
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER28_MHPMCOUNTER28_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter29                                */
/* Register template: minion_csr::mhpmcounter29                            */
/* Source filename: minion_csr.csr, line: 3216                             */
/* Field member: minion_csr::mhpmcounter29.mhpmcounter29                   */
/* Source filename: minion_csr.csr, line: 3222                             */
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_MSB 63u
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_LSB 0u
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER29_MHPMCOUNTER29_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter30                                */
/* Register template: minion_csr::mhpmcounter30                            */
/* Source filename: minion_csr.csr, line: 3230                             */
/* Field member: minion_csr::mhpmcounter30.mhpmcounter30                   */
/* Source filename: minion_csr.csr, line: 3236                             */
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_MSB 63u
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_LSB 0u
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER30_MHPMCOUNTER30_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhpmcounter31                                */
/* Register template: minion_csr::mhpmcounter31                            */
/* Source filename: minion_csr.csr, line: 3244                             */
/* Field member: minion_csr::mhpmcounter31.mhpmcounter31                   */
/* Source filename: minion_csr.csr, line: 3250                             */
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_MSB 63u
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_LSB 0u
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_WIDTH 64u
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_READ_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_WRITE_ACCESS 1u
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHPMCOUNTER31_MHPMCOUNTER31_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::cycle                                        */
/* Register template: minion_csr::cycle                                    */
/* Source filename: minion_csr.csr, line: 3258                             */
/* Field member: minion_csr::cycle.cycle                                   */
/* Source filename: minion_csr.csr, line: 3264                             */
#define MINION_CSR_CYCLE_CYCLE_MSB 63u
#define MINION_CSR_CYCLE_CYCLE_LSB 0u
#define MINION_CSR_CYCLE_CYCLE_WIDTH 64u
#define MINION_CSR_CYCLE_CYCLE_READ_ACCESS 1u
#define MINION_CSR_CYCLE_CYCLE_WRITE_ACCESS 0u
#define MINION_CSR_CYCLE_CYCLE_RESET 0x0000000000000000ull
#define MINION_CSR_CYCLE_CYCLE_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_CYCLE_CYCLE_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_CYCLE_CYCLE_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_CYCLE_CYCLE_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::time                                         */
/* Register template: minion_csr::time                                     */
/* Source filename: minion_csr.csr, line: 3274                             */
/* Field member: minion_csr::time.time                                     */
/* Source filename: minion_csr.csr, line: 3280                             */
#define MINION_CSR_TIME_TIME_MSB 63u
#define MINION_CSR_TIME_TIME_LSB 0u
#define MINION_CSR_TIME_TIME_WIDTH 64u
#define MINION_CSR_TIME_TIME_READ_ACCESS 1u
#define MINION_CSR_TIME_TIME_WRITE_ACCESS 0u
#define MINION_CSR_TIME_TIME_RESET 0x0000000000000000ull
#define MINION_CSR_TIME_TIME_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_TIME_TIME_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TIME_TIME_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_TIME_TIME_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::instret                                      */
/* Register template: minion_csr::instret                                  */
/* Source filename: minion_csr.csr, line: 3290                             */
/* Field member: minion_csr::instret.instret                               */
/* Source filename: minion_csr.csr, line: 3296                             */
#define MINION_CSR_INSTRET_INSTRET_MSB 63u
#define MINION_CSR_INSTRET_INSTRET_LSB 0u
#define MINION_CSR_INSTRET_INSTRET_WIDTH 64u
#define MINION_CSR_INSTRET_INSTRET_READ_ACCESS 1u
#define MINION_CSR_INSTRET_INSTRET_WRITE_ACCESS 0u
#define MINION_CSR_INSTRET_INSTRET_RESET 0x0000000000000000ull
#define MINION_CSR_INSTRET_INSTRET_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_INSTRET_INSTRET_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_INSTRET_INSTRET_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_INSTRET_INSTRET_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter3                                  */
/* Register template: minion_csr::hpmcounter3                              */
/* Source filename: minion_csr.csr, line: 3306                             */
/* Field member: minion_csr::hpmcounter3.hpmcounter3                       */
/* Source filename: minion_csr.csr, line: 3312                             */
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_MSB 63u
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_LSB 0u
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_WIDTH 64u
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER3_HPMCOUNTER3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter4                                  */
/* Register template: minion_csr::hpmcounter4                              */
/* Source filename: minion_csr.csr, line: 3322                             */
/* Field member: minion_csr::hpmcounter4.hpmcounter4                       */
/* Source filename: minion_csr.csr, line: 3328                             */
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_MSB 63u
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_LSB 0u
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_WIDTH 64u
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER4_HPMCOUNTER4_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter5                                  */
/* Register template: minion_csr::hpmcounter5                              */
/* Source filename: minion_csr.csr, line: 3338                             */
/* Field member: minion_csr::hpmcounter5.hpmcounter5                       */
/* Source filename: minion_csr.csr, line: 3344                             */
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_MSB 63u
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_LSB 0u
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_WIDTH 64u
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER5_HPMCOUNTER5_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter6                                  */
/* Register template: minion_csr::hpmcounter6                              */
/* Source filename: minion_csr.csr, line: 3354                             */
/* Field member: minion_csr::hpmcounter6.hpmcounter6                       */
/* Source filename: minion_csr.csr, line: 3360                             */
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_MSB 63u
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_LSB 0u
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_WIDTH 64u
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER6_HPMCOUNTER6_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter7                                  */
/* Register template: minion_csr::hpmcounter7                              */
/* Source filename: minion_csr.csr, line: 3370                             */
/* Field member: minion_csr::hpmcounter7.hpmcounter7                       */
/* Source filename: minion_csr.csr, line: 3376                             */
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_MSB 63u
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_LSB 0u
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_WIDTH 64u
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER7_HPMCOUNTER7_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter8                                  */
/* Register template: minion_csr::hpmcounter8                              */
/* Source filename: minion_csr.csr, line: 3386                             */
/* Field member: minion_csr::hpmcounter8.hpmcounter8                       */
/* Source filename: minion_csr.csr, line: 3392                             */
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_MSB 63u
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_LSB 0u
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_WIDTH 64u
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER8_HPMCOUNTER8_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter9                                  */
/* Register template: minion_csr::hpmcounter9                              */
/* Source filename: minion_csr.csr, line: 3402                             */
/* Field member: minion_csr::hpmcounter9.hpmcounter9                       */
/* Source filename: minion_csr.csr, line: 3409                             */
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_MSB 63u
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_LSB 0u
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_WIDTH 64u
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER9_HPMCOUNTER9_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter10                                 */
/* Register template: minion_csr::hpmcounter10                             */
/* Source filename: minion_csr.csr, line: 3420                             */
/* Field member: minion_csr::hpmcounter10.hpmcounter10                     */
/* Source filename: minion_csr.csr, line: 3427                             */
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_MSB 63u
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_LSB 0u
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_WIDTH 64u
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER10_HPMCOUNTER10_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter11                                 */
/* Register template: minion_csr::hpmcounter11                             */
/* Source filename: minion_csr.csr, line: 3438                             */
/* Field member: minion_csr::hpmcounter11.hpmcounter11                     */
/* Source filename: minion_csr.csr, line: 3445                             */
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_MSB 63u
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_LSB 0u
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_WIDTH 64u
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER11_HPMCOUNTER11_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter12                                 */
/* Register template: minion_csr::hpmcounter12                             */
/* Source filename: minion_csr.csr, line: 3456                             */
/* Field member: minion_csr::hpmcounter12.hpmcounter12                     */
/* Source filename: minion_csr.csr, line: 3463                             */
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_MSB 63u
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_LSB 0u
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_WIDTH 64u
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER12_HPMCOUNTER12_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter13                                 */
/* Register template: minion_csr::hpmcounter13                             */
/* Source filename: minion_csr.csr, line: 3474                             */
/* Field member: minion_csr::hpmcounter13.hpmcounter13                     */
/* Source filename: minion_csr.csr, line: 3481                             */
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_MSB 63u
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_LSB 0u
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_WIDTH 64u
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER13_HPMCOUNTER13_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter14                                 */
/* Register template: minion_csr::hpmcounter14                             */
/* Source filename: minion_csr.csr, line: 3492                             */
/* Field member: minion_csr::hpmcounter14.hpmcounter14                     */
/* Source filename: minion_csr.csr, line: 3499                             */
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_MSB 63u
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_LSB 0u
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_WIDTH 64u
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER14_HPMCOUNTER14_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter15                                 */
/* Register template: minion_csr::hpmcounter15                             */
/* Source filename: minion_csr.csr, line: 3510                             */
/* Field member: minion_csr::hpmcounter15.hpmcounter15                     */
/* Source filename: minion_csr.csr, line: 3517                             */
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_MSB 63u
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_LSB 0u
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_WIDTH 64u
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER15_HPMCOUNTER15_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter16                                 */
/* Register template: minion_csr::hpmcounter16                             */
/* Source filename: minion_csr.csr, line: 3528                             */
/* Field member: minion_csr::hpmcounter16.hpmcounter16                     */
/* Source filename: minion_csr.csr, line: 3535                             */
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_MSB 63u
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_LSB 0u
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_WIDTH 64u
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER16_HPMCOUNTER16_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter17                                 */
/* Register template: minion_csr::hpmcounter17                             */
/* Source filename: minion_csr.csr, line: 3546                             */
/* Field member: minion_csr::hpmcounter17.hpmcounter17                     */
/* Source filename: minion_csr.csr, line: 3553                             */
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_MSB 63u
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_LSB 0u
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_WIDTH 64u
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER17_HPMCOUNTER17_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter18                                 */
/* Register template: minion_csr::hpmcounter18                             */
/* Source filename: minion_csr.csr, line: 3564                             */
/* Field member: minion_csr::hpmcounter18.hpmcounter18                     */
/* Source filename: minion_csr.csr, line: 3571                             */
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_MSB 63u
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_LSB 0u
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_WIDTH 64u
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER18_HPMCOUNTER18_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter19                                 */
/* Register template: minion_csr::hpmcounter19                             */
/* Source filename: minion_csr.csr, line: 3582                             */
/* Field member: minion_csr::hpmcounter19.hpmcounter19                     */
/* Source filename: minion_csr.csr, line: 3589                             */
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_MSB 63u
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_LSB 0u
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_WIDTH 64u
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER19_HPMCOUNTER19_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter20                                 */
/* Register template: minion_csr::hpmcounter20                             */
/* Source filename: minion_csr.csr, line: 3600                             */
/* Field member: minion_csr::hpmcounter20.hpmcounter20                     */
/* Source filename: minion_csr.csr, line: 3607                             */
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_MSB 63u
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_LSB 0u
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_WIDTH 64u
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER20_HPMCOUNTER20_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter21                                 */
/* Register template: minion_csr::hpmcounter21                             */
/* Source filename: minion_csr.csr, line: 3618                             */
/* Field member: minion_csr::hpmcounter21.hpmcounter21                     */
/* Source filename: minion_csr.csr, line: 3625                             */
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_MSB 63u
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_LSB 0u
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_WIDTH 64u
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER21_HPMCOUNTER21_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter22                                 */
/* Register template: minion_csr::hpmcounter22                             */
/* Source filename: minion_csr.csr, line: 3636                             */
/* Field member: minion_csr::hpmcounter22.hpmcounter22                     */
/* Source filename: minion_csr.csr, line: 3643                             */
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_MSB 63u
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_LSB 0u
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_WIDTH 64u
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER22_HPMCOUNTER22_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter23                                 */
/* Register template: minion_csr::hpmcounter23                             */
/* Source filename: minion_csr.csr, line: 3654                             */
/* Field member: minion_csr::hpmcounter23.hpmcounter23                     */
/* Source filename: minion_csr.csr, line: 3661                             */
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_MSB 63u
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_LSB 0u
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_WIDTH 64u
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER23_HPMCOUNTER23_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter24                                 */
/* Register template: minion_csr::hpmcounter24                             */
/* Source filename: minion_csr.csr, line: 3672                             */
/* Field member: minion_csr::hpmcounter24.hpmcounter24                     */
/* Source filename: minion_csr.csr, line: 3679                             */
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_MSB 63u
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_LSB 0u
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_WIDTH 64u
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER24_HPMCOUNTER24_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter25                                 */
/* Register template: minion_csr::hpmcounter25                             */
/* Source filename: minion_csr.csr, line: 3690                             */
/* Field member: minion_csr::hpmcounter25.hpmcounter25                     */
/* Source filename: minion_csr.csr, line: 3697                             */
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_MSB 63u
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_LSB 0u
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_WIDTH 64u
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER25_HPMCOUNTER25_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter26                                 */
/* Register template: minion_csr::hpmcounter26                             */
/* Source filename: minion_csr.csr, line: 3708                             */
/* Field member: minion_csr::hpmcounter26.hpmcounter26                     */
/* Source filename: minion_csr.csr, line: 3715                             */
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_MSB 63u
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_LSB 0u
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_WIDTH 64u
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER26_HPMCOUNTER26_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter27                                 */
/* Register template: minion_csr::hpmcounter27                             */
/* Source filename: minion_csr.csr, line: 3726                             */
/* Field member: minion_csr::hpmcounter27.hpmcounter27                     */
/* Source filename: minion_csr.csr, line: 3733                             */
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_MSB 63u
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_LSB 0u
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_WIDTH 64u
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER27_HPMCOUNTER27_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter28                                 */
/* Register template: minion_csr::hpmcounter28                             */
/* Source filename: minion_csr.csr, line: 3744                             */
/* Field member: minion_csr::hpmcounter28.hpmcounter28                     */
/* Source filename: minion_csr.csr, line: 3751                             */
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_MSB 63u
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_LSB 0u
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_WIDTH 64u
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER28_HPMCOUNTER28_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter29                                 */
/* Register template: minion_csr::hpmcounter29                             */
/* Source filename: minion_csr.csr, line: 3762                             */
/* Field member: minion_csr::hpmcounter29.hpmcounter29                     */
/* Source filename: minion_csr.csr, line: 3769                             */
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_MSB 63u
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_LSB 0u
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_WIDTH 64u
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER29_HPMCOUNTER29_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter30                                 */
/* Register template: minion_csr::hpmcounter30                             */
/* Source filename: minion_csr.csr, line: 3780                             */
/* Field member: minion_csr::hpmcounter30.hpmcounter30                     */
/* Source filename: minion_csr.csr, line: 3787                             */
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_MSB 63u
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_LSB 0u
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_WIDTH 64u
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER30_HPMCOUNTER30_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hpmcounter31                                 */
/* Register template: minion_csr::hpmcounter31                             */
/* Source filename: minion_csr.csr, line: 3798                             */
/* Field member: minion_csr::hpmcounter31.hpmcounter31                     */
/* Source filename: minion_csr.csr, line: 3805                             */
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_MSB 63u
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_LSB 0u
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_WIDTH 64u
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_READ_ACCESS 1u
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_WRITE_ACCESS 0u
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_RESET 0x0000000000000000ull
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HPMCOUNTER31_HPMCOUNTER31_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::nb_fcc                                       */
/* Register template: minion_csr::nb_fcc                                   */
/* Source filename: minion_csr.csr, line: 3816                             */
/* Field member: minion_csr::nb_fcc.credit_1                               */
/* Source filename: minion_csr.csr, line: 3836                             */
#define MINION_CSR_NB_FCC_CREDIT_1_MSB 31u
#define MINION_CSR_NB_FCC_CREDIT_1_LSB 16u
#define MINION_CSR_NB_FCC_CREDIT_1_WIDTH 16u
#define MINION_CSR_NB_FCC_CREDIT_1_READ_ACCESS 1u
#define MINION_CSR_NB_FCC_CREDIT_1_WRITE_ACCESS 0u
#define MINION_CSR_NB_FCC_CREDIT_1_FIELD_MASK 0x00000000ffff0000ull
#define MINION_CSR_NB_FCC_CREDIT_1_GET(x) \
   (((x) & 0x00000000ffff0000ull) >> 16)
#define MINION_CSR_NB_FCC_CREDIT_1_SET(x) \
   (((x) << 16) & 0x00000000ffff0000ull)
#define MINION_CSR_NB_FCC_CREDIT_1_MODIFY(r, x) \
   ((((x) << 16) & 0x00000000ffff0000ull) | ((r) & 0xffffffff0000ffffull))
/* Field member: minion_csr::nb_fcc.credit_0                               */
/* Source filename: minion_csr.csr, line: 3827                             */
#define MINION_CSR_NB_FCC_CREDIT_0_MSB 15u
#define MINION_CSR_NB_FCC_CREDIT_0_LSB 0u
#define MINION_CSR_NB_FCC_CREDIT_0_WIDTH 16u
#define MINION_CSR_NB_FCC_CREDIT_0_READ_ACCESS 1u
#define MINION_CSR_NB_FCC_CREDIT_0_WRITE_ACCESS 0u
#define MINION_CSR_NB_FCC_CREDIT_0_FIELD_MASK 0x000000000000ffffull
#define MINION_CSR_NB_FCC_CREDIT_0_GET(x) ((x) & 0x000000000000ffffull)
#define MINION_CSR_NB_FCC_CREDIT_0_SET(x) ((x) & 0x000000000000ffffull)
#define MINION_CSR_NB_FCC_CREDIT_0_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: minion_csr::porthead0                                    */
/* Register template: minion_csr::porthead0                                */
/* Source filename: minion_csr.csr, line: 3846                             */
/* Field member: minion_csr::porthead0.porthead0                           */
/* Source filename: minion_csr.csr, line: 3852                             */
#define MINION_CSR_PORTHEAD0_PORTHEAD0_MSB 63u
#define MINION_CSR_PORTHEAD0_PORTHEAD0_LSB 0u
#define MINION_CSR_PORTHEAD0_PORTHEAD0_WIDTH 64u
#define MINION_CSR_PORTHEAD0_PORTHEAD0_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD0_PORTHEAD0_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD0_PORTHEAD0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD0_PORTHEAD0_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD0_PORTHEAD0_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD0_PORTHEAD0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::porthead1                                    */
/* Register template: minion_csr::porthead1                                */
/* Source filename: minion_csr.csr, line: 3861                             */
/* Field member: minion_csr::porthead1.porthead1                           */
/* Source filename: minion_csr.csr, line: 3867                             */
#define MINION_CSR_PORTHEAD1_PORTHEAD1_MSB 63u
#define MINION_CSR_PORTHEAD1_PORTHEAD1_LSB 0u
#define MINION_CSR_PORTHEAD1_PORTHEAD1_WIDTH 64u
#define MINION_CSR_PORTHEAD1_PORTHEAD1_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD1_PORTHEAD1_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD1_PORTHEAD1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD1_PORTHEAD1_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD1_PORTHEAD1_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD1_PORTHEAD1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::porthead2                                    */
/* Register template: minion_csr::porthead2                                */
/* Source filename: minion_csr.csr, line: 3876                             */
/* Field member: minion_csr::porthead2.porthead2                           */
/* Source filename: minion_csr.csr, line: 3882                             */
#define MINION_CSR_PORTHEAD2_PORTHEAD2_MSB 63u
#define MINION_CSR_PORTHEAD2_PORTHEAD2_LSB 0u
#define MINION_CSR_PORTHEAD2_PORTHEAD2_WIDTH 64u
#define MINION_CSR_PORTHEAD2_PORTHEAD2_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD2_PORTHEAD2_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD2_PORTHEAD2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD2_PORTHEAD2_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD2_PORTHEAD2_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD2_PORTHEAD2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::porthead3                                    */
/* Register template: minion_csr::porthead3                                */
/* Source filename: minion_csr.csr, line: 3891                             */
/* Field member: minion_csr::porthead3.porthead3                           */
/* Source filename: minion_csr.csr, line: 3897                             */
#define MINION_CSR_PORTHEAD3_PORTHEAD3_MSB 63u
#define MINION_CSR_PORTHEAD3_PORTHEAD3_LSB 0u
#define MINION_CSR_PORTHEAD3_PORTHEAD3_WIDTH 64u
#define MINION_CSR_PORTHEAD3_PORTHEAD3_READ_ACCESS 1u
#define MINION_CSR_PORTHEAD3_PORTHEAD3_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEAD3_PORTHEAD3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEAD3_PORTHEAD3_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD3_PORTHEAD3_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEAD3_PORTHEAD3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::portheadnb0                                  */
/* Register template: minion_csr::portheadnb0                              */
/* Source filename: minion_csr.csr, line: 3906                             */
/* Field member: minion_csr::portheadnb0.portheadnb0                       */
/* Source filename: minion_csr.csr, line: 3912                             */
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_MSB 63u
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_LSB 0u
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_WIDTH 64u
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB0_PORTHEADNB0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::portheadnb1                                  */
/* Register template: minion_csr::portheadnb1                              */
/* Source filename: minion_csr.csr, line: 3921                             */
/* Field member: minion_csr::portheadnb1.portheadnb1                       */
/* Source filename: minion_csr.csr, line: 3927                             */
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_MSB 63u
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_LSB 0u
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_WIDTH 64u
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB1_PORTHEADNB1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::portheadnb2                                  */
/* Register template: minion_csr::portheadnb2                              */
/* Source filename: minion_csr.csr, line: 3936                             */
/* Field member: minion_csr::portheadnb2.portheadnb2                       */
/* Source filename: minion_csr.csr, line: 3942                             */
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_MSB 63u
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_LSB 0u
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_WIDTH 64u
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB2_PORTHEADNB2_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::portheadnb3                                  */
/* Register template: minion_csr::portheadnb3                              */
/* Source filename: minion_csr.csr, line: 3951                             */
/* Field member: minion_csr::portheadnb3.portheadnb3                       */
/* Source filename: minion_csr.csr, line: 3957                             */
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_MSB 63u
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_LSB 0u
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_WIDTH 64u
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_READ_ACCESS 1u
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_WRITE_ACCESS 0u
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_PORTHEADNB3_PORTHEADNB3_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::hartid                                       */
/* Register template: minion_csr::hartid                                   */
/* Source filename: minion_csr.csr, line: 3966                             */
/* Field member: minion_csr::hartid.hartid                                 */
/* Source filename: minion_csr.csr, line: 3979                             */
#define MINION_CSR_HARTID_HARTID_MSB 63u
#define MINION_CSR_HARTID_HARTID_LSB 0u
#define MINION_CSR_HARTID_HARTID_WIDTH 64u
#define MINION_CSR_HARTID_HARTID_READ_ACCESS 1u
#define MINION_CSR_HARTID_HARTID_WRITE_ACCESS 0u
#define MINION_CSR_HARTID_HARTID_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_HARTID_HARTID_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HARTID_HARTID_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_HARTID_HARTID_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mvendorid                                    */
/* Register template: minion_csr::mvendorid                                */
/* Source filename: minion_csr.csr, line: 3995                             */
/* Field member: minion_csr::mvendorid.mvendorid                           */
/* Source filename: minion_csr.csr, line: 4001                             */
#define MINION_CSR_MVENDORID_MVENDORID_MSB 63u
#define MINION_CSR_MVENDORID_MVENDORID_LSB 0u
#define MINION_CSR_MVENDORID_MVENDORID_WIDTH 64u
#define MINION_CSR_MVENDORID_MVENDORID_READ_ACCESS 1u
#define MINION_CSR_MVENDORID_MVENDORID_WRITE_ACCESS 0u
#define MINION_CSR_MVENDORID_MVENDORID_RESET 0x00000000000005e5ull
#define MINION_CSR_MVENDORID_MVENDORID_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MVENDORID_MVENDORID_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MVENDORID_MVENDORID_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MVENDORID_MVENDORID_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::marchid                                      */
/* Register template: minion_csr::marchid                                  */
/* Source filename: minion_csr.csr, line: 4011                             */
/* Field member: minion_csr::marchid.marchid                               */
/* Source filename: minion_csr.csr, line: 4017                             */
#define MINION_CSR_MARCHID_MARCHID_MSB 63u
#define MINION_CSR_MARCHID_MARCHID_LSB 0u
#define MINION_CSR_MARCHID_MARCHID_WIDTH 64u
#define MINION_CSR_MARCHID_MARCHID_READ_ACCESS 1u
#define MINION_CSR_MARCHID_MARCHID_WRITE_ACCESS 0u
#define MINION_CSR_MARCHID_MARCHID_RESET 0x8000000000000001ull
#define MINION_CSR_MARCHID_MARCHID_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MARCHID_MARCHID_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MARCHID_MARCHID_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MARCHID_MARCHID_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mimpid                                       */
/* Register template: minion_csr::mimpid                                   */
/* Source filename: minion_csr.csr, line: 4027                             */
/* Field member: minion_csr::mimpid.mimpid                                 */
/* Source filename: minion_csr.csr, line: 4033                             */
#define MINION_CSR_MIMPID_MIMPID_MSB 63u
#define MINION_CSR_MIMPID_MIMPID_LSB 0u
#define MINION_CSR_MIMPID_MIMPID_WIDTH 64u
#define MINION_CSR_MIMPID_MIMPID_READ_ACCESS 1u
#define MINION_CSR_MIMPID_MIMPID_WRITE_ACCESS 0u
#define MINION_CSR_MIMPID_MIMPID_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MIMPID_MIMPID_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIMPID_MIMPID_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MIMPID_MIMPID_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::mhartid                                      */
/* Register template: minion_csr::mhartid                                  */
/* Source filename: minion_csr.csr, line: 4042                             */
/* Field member: minion_csr::mhartid.mhartid                               */
/* Source filename: minion_csr.csr, line: 4051                             */
#define MINION_CSR_MHARTID_MHARTID_MSB 63u
#define MINION_CSR_MHARTID_MHARTID_LSB 0u
#define MINION_CSR_MHARTID_MHARTID_WIDTH 64u
#define MINION_CSR_MHARTID_MHARTID_READ_ACCESS 1u
#define MINION_CSR_MHARTID_MHARTID_WRITE_ACCESS 0u
#define MINION_CSR_MHARTID_MHARTID_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_MHARTID_MHARTID_GET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHARTID_MHARTID_SET(x) ((x) & 0xffffffffffffffffull)
#define MINION_CSR_MHARTID_MHARTID_MODIFY(r, x) ((x) & 0xffffffffffffffffull)

/* Register type: minion_csr::dcache_debug                                 */
/* Register template: minion_csr::dcache_debug                             */
/* Source filename: minion_csr.csr, line: 4063                             */
/* Field member: minion_csr::dcache_debug.dcache_debug                     */
/* Source filename: minion_csr.csr, line: 4069                             */
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_MSB 63u
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_LSB 0u
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_WIDTH 64u
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_READ_ACCESS 1u
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_WRITE_ACCESS 0u
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_FIELD_MASK 0xffffffffffffffffull
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define MINION_CSR_DCACHE_DEBUG_DCACHE_DEBUG_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: minion_csr                                      */
/* Source filename: minion_csr.csr, line: 4078                             */
typedef struct {
   volatile uint64_t ustatus; /**< Offset 0x0 (R) */
   volatile uint64_t fflags; /**< Offset 0x8 (R/W) */
   volatile uint64_t frm; /**< Offset 0x10 (R/W) */
   volatile uint64_t fcsr; /**< Offset 0x18 (R/W) */
   volatile uint64_t uie; /**< Offset 0x20 (R) */
   volatile uint64_t utvec; /**< Offset 0x28 (R) */
   uint8_t _pad0[0x1d0];
   volatile uint64_t uscratch; /**< Offset 0x200 (R) */
   volatile uint64_t uepc; /**< Offset 0x208 (R) */
   volatile uint64_t ucause; /**< Offset 0x210 (R) */
   volatile uint64_t utval; /**< Offset 0x218 (R) */
   volatile uint64_t uip; /**< Offset 0x220 (R) */
   uint8_t _pad1[0x5d8];
   volatile uint64_t status; /**< Offset 0x800 (R/W) */
   uint8_t _pad2[0x8];
   volatile uint64_t sedeleg; /**< Offset 0x810 (R/W) */
   volatile uint64_t sideleg; /**< Offset 0x818 (R/W) */
   volatile uint64_t sie; /**< Offset 0x820 (R/W) */
   volatile uint64_t stvec; /**< Offset 0x828 (R/W) */
   volatile uint64_t scounteren; /**< Offset 0x830 (R/W) */
   uint8_t _pad3[0x1c8];
   volatile uint64_t sscratch; /**< Offset 0xa00 (R/W) */
   volatile uint64_t sepc; /**< Offset 0xa08 (R/W) */
   volatile uint64_t scause; /**< Offset 0xa10 (R/W) */
   volatile uint64_t stval; /**< Offset 0xa18 (R/W) */
   volatile uint64_t sip; /**< Offset 0xa20 (R/W) */
   uint8_t _pad4[0x1d8];
   volatile uint64_t satp; /**< Offset 0xc00 (R/W) */
   uint8_t _pad5[0xbf8];
   volatile uint64_t mstatus; /**< Offset 0x1800 (R/W) */
   volatile uint64_t misa; /**< Offset 0x1808 (R/W) */
   volatile uint64_t medeleg; /**< Offset 0x1810 (R/W) */
   volatile uint64_t mideleg; /**< Offset 0x1818 (R/W) */
   volatile uint64_t mie; /**< Offset 0x1820 (R/W) */
   volatile uint64_t mtvec; /**< Offset 0x1828 (R/W) */
   volatile uint64_t mcounteren; /**< Offset 0x1830 (R/W) */
   uint8_t _pad6[0xe0];
   volatile uint64_t mhpmevent3; /**< Offset 0x1918 (R/W) */
   volatile uint64_t mhpmevent4; /**< Offset 0x1920 (R/W) */
   volatile uint64_t mhpmevent5; /**< Offset 0x1928 (R/W) */
   volatile uint64_t mhpmevent6; /**< Offset 0x1930 (R/W) */
   volatile uint64_t mhpmevent7; /**< Offset 0x1938 (R/W) */
   volatile uint64_t mhpmevent8; /**< Offset 0x1940 (R/W) */
   volatile uint64_t mhpmevent9; /**< Offset 0x1948 (R/W) */
   volatile uint64_t mhpmevent10; /**< Offset 0x1950 (R/W) */
   volatile uint64_t mhpmevent11; /**< Offset 0x1958 (R/W) */
   volatile uint64_t mhpmevent12; /**< Offset 0x1960 (R/W) */
   volatile uint64_t mhpmevent13; /**< Offset 0x1968 (R/W) */
   volatile uint64_t mhpmevent14; /**< Offset 0x1970 (R/W) */
   volatile uint64_t mhpmevent15; /**< Offset 0x1978 (R/W) */
   volatile uint64_t mhpmevent16; /**< Offset 0x1980 (R/W) */
   volatile uint64_t mhpmevent17; /**< Offset 0x1988 (R/W) */
   volatile uint64_t mhpmevent18; /**< Offset 0x1990 (R/W) */
   volatile uint64_t mhpmevent19; /**< Offset 0x1998 (R/W) */
   volatile uint64_t mhpmevent20; /**< Offset 0x19a0 (R/W) */
   volatile uint64_t mhpmevent21; /**< Offset 0x19a8 (R/W) */
   volatile uint64_t mhpmevent22; /**< Offset 0x19b0 (R/W) */
   volatile uint64_t mhpmevent23; /**< Offset 0x19b8 (R/W) */
   volatile uint64_t mhpmevent24; /**< Offset 0x19c0 (R/W) */
   volatile uint64_t mhpmevent25; /**< Offset 0x19c8 (R/W) */
   volatile uint64_t mhpmevent26; /**< Offset 0x19d0 (R/W) */
   volatile uint64_t mhpmevent27; /**< Offset 0x19d8 (R/W) */
   volatile uint64_t mhpmevent28; /**< Offset 0x19e0 (R/W) */
   volatile uint64_t mhpmevent29; /**< Offset 0x19e8 (R/W) */
   volatile uint64_t mhpmevent30; /**< Offset 0x19f0 (R/W) */
   volatile uint64_t mhpmevent31; /**< Offset 0x19f8 (R/W) */
   volatile uint64_t mscratch; /**< Offset 0x1a00 (R/W) */
   volatile uint64_t mepc; /**< Offset 0x1a08 (R/W) */
   volatile uint64_t mcause; /**< Offset 0x1a10 (R/W) */
   volatile uint64_t mtval; /**< Offset 0x1a18 (R/W) */
   volatile uint64_t mip; /**< Offset 0x1a20 (R/W) */
   uint8_t _pad7[0x2d8];
   volatile uint64_t pmpcfg0; /**< Offset 0x1d00 (R/W) */
   uint8_t _pad8[0x8];
   volatile uint64_t pmpcfg2; /**< Offset 0x1d10 (R/W) */
   uint8_t _pad9[0x68];
   volatile uint64_t pmpaddr0; /**< Offset 0x1d80 (R/W) */
   volatile uint64_t pmpaddr1; /**< Offset 0x1d88 (R/W) */
   volatile uint64_t pmpaddr2; /**< Offset 0x1d90 (R/W) */
   volatile uint64_t pmpaddr3; /**< Offset 0x1d98 (R/W) */
   volatile uint64_t pmpaddr4; /**< Offset 0x1da0 (R/W) */
   volatile uint64_t pmpaddr5; /**< Offset 0x1da8 (R/W) */
   volatile uint64_t pmpaddr6; /**< Offset 0x1db0 (R/W) */
   volatile uint64_t pmpaddr7; /**< Offset 0x1db8 (R/W) */
   volatile uint64_t pmpaddr8; /**< Offset 0x1dc0 (R/W) */
   volatile uint64_t pmpaddr9; /**< Offset 0x1dc8 (R/W) */
   volatile uint64_t pmpaddr10; /**< Offset 0x1dd0 (R/W) */
   volatile uint64_t pmpaddr11; /**< Offset 0x1dd8 (R/W) */
   volatile uint64_t pmpaddr12; /**< Offset 0x1de0 (R/W) */
   volatile uint64_t pmpaddr13; /**< Offset 0x1de8 (R/W) */
   volatile uint64_t pmpaddr14; /**< Offset 0x1df0 (R/W) */
   volatile uint64_t pmpaddr15; /**< Offset 0x1df8 (R/W) */
   uint8_t _pad10[0x1f00];
   volatile uint64_t tselect; /**< Offset 0x3d00 (R/W) */
   volatile uint64_t tdata1; /**< Offset 0x3d08 (R/W) */
   volatile uint64_t tdata2; /**< Offset 0x3d10 (R/W) */
   volatile uint64_t tdata3; /**< Offset 0x3d18 (R/W) */
   volatile uint64_t tinfo; /**< Offset 0x3d20 (R/W) */
   uint8_t _pad11[0x58];
   volatile uint64_t dcsr; /**< Offset 0x3d80 (R/W) */
   volatile uint64_t dpc; /**< Offset 0x3d88 (R/W) */
   volatile uint64_t dscratch0; /**< Offset 0x3d90 (R/W) */
   uint8_t _pad12[0x28];
   volatile uint64_t ddata0; /**< Offset 0x3dc0 (R/W) */
   uint8_t _pad13[0x38];
   volatile uint64_t matp; /**< Offset 0x3e00 (R/W) */
   uint8_t _pad14[0x60];
   volatile uint64_t minstmask; /**< Offset 0x3e68 (R/W) */
   volatile uint64_t minstmatch; /**< Offset 0x3e70 (R/W) */
   volatile uint64_t amofence_ctrl; /**< Offset 0x3e78 (R/W) */
   volatile uint64_t cacheInvalidate; /**< Offset 0x3e80 (R/W) */
   volatile uint64_t msleep_txfma_27; /**< Offset 0x3e88 (R/W) */
   volatile uint64_t menable_shadows; /**< Offset 0x3e90 (R/W) */
   volatile uint64_t excl_mode; /**< Offset 0x3e98 (R/W) */
   volatile uint64_t mtxfma_sleep_traps; /**< Offset 0x3ea0 (R/W) */
   volatile uint64_t mbusaddr; /**< Offset 0x3ea8 (R/W) */
   volatile uint64_t mbuspc; /**< Offset 0x3eb0 (R/W) */
   uint8_t _pad15[0x48];
   volatile uint64_t mcache_control; /**< Offset 0x3f00 (R/W) */
   uint8_t _pad16[0xc0];
   volatile uint64_t co_evict_sw; /**< Offset 0x3fc8 (R/W) */
   uint8_t _pad17[0x8];
   volatile uint64_t co_flush_sw; /**< Offset 0x3fd8 (R/W) */
   uint8_t _pad18[0x8];
   volatile uint64_t co_lock_sw; /**< Offset 0x3fe8 (R/W) */
   uint8_t _pad19[0x8];
   volatile uint64_t co_unlock_sw; /**< Offset 0x3ff8 (R/W) */
   volatile uint64_t tensor_reduce; /**< Offset 0x4000 (R/W) */
   volatile uint64_t tensor_fma; /**< Offset 0x4008 (R/W) */
   volatile uint64_t tensor_conv_size; /**< Offset 0x4010 (R/W) */
   volatile uint64_t tensor_conv_ctrl; /**< Offset 0x4018 (R/W) */
   volatile uint64_t tensor_cooperation; /**< Offset 0x4020 (R/W) */
   volatile uint64_t tensor_mask; /**< Offset 0x4028 (R/W) */
   volatile uint64_t tensor_quant; /**< Offset 0x4030 (R/W) */
   volatile uint64_t tex_send; /**< Offset 0x4038 (R/W) */
   volatile uint64_t tensor_error; /**< Offset 0x4040 (R/W) */
   uint8_t _pad20[0x38];
   volatile uint64_t ucache_control; /**< Offset 0x4080 (R/W) */
   uint8_t _pad21[0x70];
   volatile uint64_t co_prefetch_va; /**< Offset 0x40f8 (R/W) */
   volatile uint64_t flb; /**< Offset 0x4100 (R/W) */
   volatile uint64_t fcc; /**< Offset 0x4108 (R/W) */
   volatile uint64_t stall; /**< Offset 0x4110 (R/W) */
   uint8_t _pad22[0x68];
   volatile uint64_t tensor_wait; /**< Offset 0x4180 (R/W) */
   uint8_t _pad23[0x70];
   volatile uint64_t tensor_load; /**< Offset 0x41f8 (R/W) */
   volatile uint64_t gsc_progress; /**< Offset 0x4200 (R/W) */
   uint8_t _pad24[0xf0];
   volatile uint64_t tensor_load_l2scp; /**< Offset 0x42f8 (R/W) */
   uint8_t _pad25[0xf8];
   volatile uint64_t tensor_store; /**< Offset 0x43f8 (R/W) */
   uint8_t _pad26[0xf8];
   volatile uint64_t co_evict_va; /**< Offset 0x44f8 (R/W) */
   uint8_t _pad27[0xf8];
   volatile uint64_t co_flush_va; /**< Offset 0x45f8 (R/W) */
   uint8_t _pad28[0x60];
   volatile uint64_t umsg_port0; /**< Offset 0x4660 (R/W) */
   volatile uint64_t umsg_port1; /**< Offset 0x4668 (R/W) */
   volatile uint64_t umsg_port2; /**< Offset 0x4670 (R/W) */
   volatile uint64_t umsg_port3; /**< Offset 0x4678 (R/W) */
   volatile uint64_t validation0; /**< Offset 0x4680 (R/W) */
   volatile uint64_t validation1; /**< Offset 0x4688 (R/W) */
   volatile uint64_t validation2; /**< Offset 0x4690 (R/W) */
   volatile uint64_t validation3; /**< Offset 0x4698 (R/W) */
   uint8_t _pad29[0x8];
   volatile uint64_t sleep_txfma_27; /**< Offset 0x46a8 (R/W) */
   uint8_t _pad30[0x48];
   volatile uint64_t co_lock_va; /**< Offset 0x46f8 (R/W) */
   uint8_t _pad31[0xf8];
   volatile uint64_t co_unlock_va; /**< Offset 0x47f8 (R/W) */
   uint8_t _pad32[0x660];
   volatile uint64_t smsg_port0; /**< Offset 0x4e60 (R/W) */
   volatile uint64_t smsg_port1; /**< Offset 0x4e68 (R/W) */
   volatile uint64_t smsg_port2; /**< Offset 0x4e70 (R/W) */
   volatile uint64_t smsg_port3; /**< Offset 0x4e78 (R/W) */
   uint8_t _pad33[0x980];
   volatile uint64_t mcycle; /**< Offset 0x5800 (R/W) */
   uint8_t _pad34[0x8];
   volatile uint64_t minstret; /**< Offset 0x5810 (R/W) */
   volatile uint64_t mhpmcounter3; /**< Offset 0x5818 (R/W) */
   volatile uint64_t mhpmcounter4; /**< Offset 0x5820 (R/W) */
   volatile uint64_t mhpmcounter5; /**< Offset 0x5828 (R/W) */
   volatile uint64_t mhpmcounter6; /**< Offset 0x5830 (R/W) */
   volatile uint64_t mhpmcounter7; /**< Offset 0x5838 (R/W) */
   volatile uint64_t mhpmcounter8; /**< Offset 0x5840 (R/W) */
   volatile uint64_t mhpmcounter9; /**< Offset 0x5848 (R/W) */
   volatile uint64_t mhpmcounter10; /**< Offset 0x5850 (R/W) */
   volatile uint64_t mhpmcounter11; /**< Offset 0x5858 (R/W) */
   volatile uint64_t mhpmcounter12; /**< Offset 0x5860 (R/W) */
   volatile uint64_t mhpmcounter13; /**< Offset 0x5868 (R/W) */
   volatile uint64_t mhpmcounter14; /**< Offset 0x5870 (R/W) */
   volatile uint64_t mhpmcounter15; /**< Offset 0x5878 (R/W) */
   volatile uint64_t mhpmcounter16; /**< Offset 0x5880 (R/W) */
   volatile uint64_t mhpmcounter17; /**< Offset 0x5888 (R/W) */
   volatile uint64_t mhpmcounter18; /**< Offset 0x5890 (R/W) */
   volatile uint64_t mhpmcounter19; /**< Offset 0x5898 (R/W) */
   volatile uint64_t mhpmcounter20; /**< Offset 0x58a0 (R/W) */
   volatile uint64_t mhpmcounter21; /**< Offset 0x58a8 (R/W) */
   volatile uint64_t mhpmcounter22; /**< Offset 0x58b0 (R/W) */
   volatile uint64_t mhpmcounter23; /**< Offset 0x58b8 (R/W) */
   volatile uint64_t mhpmcounter24; /**< Offset 0x58c0 (R/W) */
   volatile uint64_t mhpmcounter25; /**< Offset 0x58c8 (R/W) */
   volatile uint64_t mhpmcounter26; /**< Offset 0x58d0 (R/W) */
   volatile uint64_t mhpmcounter27; /**< Offset 0x58d8 (R/W) */
   volatile uint64_t mhpmcounter28; /**< Offset 0x58e0 (R/W) */
   volatile uint64_t mhpmcounter29; /**< Offset 0x58e8 (R/W) */
   volatile uint64_t mhpmcounter30; /**< Offset 0x58f0 (R/W) */
   volatile uint64_t mhpmcounter31; /**< Offset 0x58f8 (R/W) */
   uint8_t _pad35[0x700];
   volatile uint64_t cycle; /**< Offset 0x6000 (R) */
   volatile uint64_t time; /**< Offset 0x6008 (R) */
   volatile uint64_t instret; /**< Offset 0x6010 (R) */
   volatile uint64_t hpmcounter3; /**< Offset 0x6018 (R) */
   volatile uint64_t hpmcounter4; /**< Offset 0x6020 (R) */
   volatile uint64_t hpmcounter5; /**< Offset 0x6028 (R) */
   volatile uint64_t hpmcounter6; /**< Offset 0x6030 (R) */
   volatile uint64_t hpmcounter7; /**< Offset 0x6038 (R) */
   volatile uint64_t hpmcounter8; /**< Offset 0x6040 (R) */
   volatile uint64_t hpmcounter9; /**< Offset 0x6048 (R) */
   volatile uint64_t hpmcounter10; /**< Offset 0x6050 (R) */
   volatile uint64_t hpmcounter11; /**< Offset 0x6058 (R) */
   volatile uint64_t hpmcounter12; /**< Offset 0x6060 (R) */
   volatile uint64_t hpmcounter13; /**< Offset 0x6068 (R) */
   volatile uint64_t hpmcounter14; /**< Offset 0x6070 (R) */
   volatile uint64_t hpmcounter15; /**< Offset 0x6078 (R) */
   volatile uint64_t hpmcounter16; /**< Offset 0x6080 (R) */
   volatile uint64_t hpmcounter17; /**< Offset 0x6088 (R) */
   volatile uint64_t hpmcounter18; /**< Offset 0x6090 (R) */
   volatile uint64_t hpmcounter19; /**< Offset 0x6098 (R) */
   volatile uint64_t hpmcounter20; /**< Offset 0x60a0 (R) */
   volatile uint64_t hpmcounter21; /**< Offset 0x60a8 (R) */
   volatile uint64_t hpmcounter22; /**< Offset 0x60b0 (R) */
   volatile uint64_t hpmcounter23; /**< Offset 0x60b8 (R) */
   volatile uint64_t hpmcounter24; /**< Offset 0x60c0 (R) */
   volatile uint64_t hpmcounter25; /**< Offset 0x60c8 (R) */
   volatile uint64_t hpmcounter26; /**< Offset 0x60d0 (R) */
   volatile uint64_t hpmcounter27; /**< Offset 0x60d8 (R) */
   volatile uint64_t hpmcounter28; /**< Offset 0x60e0 (R) */
   volatile uint64_t hpmcounter29; /**< Offset 0x60e8 (R) */
   volatile uint64_t hpmcounter30; /**< Offset 0x60f0 (R) */
   volatile uint64_t hpmcounter31; /**< Offset 0x60f8 (R) */
   uint8_t _pad36[0x500];
   volatile uint64_t nb_fcc; /**< Offset 0x6600 (R) */
   uint8_t _pad37[0x38];
   volatile uint64_t porthead0; /**< Offset 0x6640 (R) */
   volatile uint64_t porthead1; /**< Offset 0x6648 (R) */
   volatile uint64_t porthead2; /**< Offset 0x6650 (R) */
   volatile uint64_t porthead3; /**< Offset 0x6658 (R) */
   volatile uint64_t portheadnb0; /**< Offset 0x6660 (R) */
   volatile uint64_t portheadnb1; /**< Offset 0x6668 (R) */
   volatile uint64_t portheadnb2; /**< Offset 0x6670 (R) */
   volatile uint64_t portheadnb3; /**< Offset 0x6678 (R) */
   volatile uint64_t hartid; /**< Offset 0x6680 (R) */
   uint8_t _pad38[0x1200];
   volatile uint64_t mvendorid; /**< Offset 0x7888 (R) */
   volatile uint64_t marchid; /**< Offset 0x7890 (R) */
   volatile uint64_t mimpid; /**< Offset 0x7898 (R) */
   volatile uint64_t mhartid; /**< Offset 0x78a0 (R) */
   uint8_t _pad39[0x558];
   volatile uint64_t dcache_debug; /**< Offset 0x7e00 (R) */
   uint8_t _pad40[0x1f8];
} Minion_csr, *PTR_Minion_csr;

#endif
