"PCC-000000": {"port_2_idx": {"GND": 0, "VIN": 1, "VOUT": 2, "capacitor-0-left": 3, "capacitor-0-right": 4, "FET-A-0-left": 5, "FET-A-0-right": 6, "FET-A-1-left": 7, "FET-A-1-right": 8, "inductor-0-left": 9, "inductor-0-right": 10}, "idx_2_port": {"0": "GND", "1": "VIN", "2": "VOUT", "3": "capacitor-0-left", "4": "capacitor-0-right", "5": "FET-A-0-left", "6": "FET-A-0-right", "7": "FET-A-1-left", "8": "FET-A-1-right", "9": "inductor-0-left", "10": "inductor-0-right"}, "port_pool": ["GND", "VIN", "VOUT", "capacitor-0-left", "capacitor-0-right", "FET-A-0-left", "FET-A-0-right", "FET-A-1-left", "FET-A-1-right", "inductor-0-left", "inductor-0-right"], "component_pool": ["GND", "VIN", "VOUT", "capacitor-0", "FET-A-0", "FET-A-1", "inductor-0"], "same_device_mapping": {"3": 4, "4": 3, "5": 6, "6": 5, "7": 8, "8": 7, "9": 10, "10": 9}, "comp2port_mapping": {"0": [0], "1": [1], "2": [2], "3": [3, 4], "4": [5, 6], "5": [7, 8], "6": [9, 10]}, "port2comp_mapping": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 3, "5": 4, "6": 4, "7": 5, "8": 5, "9": 6, "10": 6}, "list_of_node": ["inductor-0", 5, 7, 10, "FET-A-0", "VIN", "GND", "VOUT", "capacitor-0", "FET-A-1"], "list_of_edge": [["VOUT", 5], ["FET-A-1", 7], ["inductor-0", 10], ["capacitor-0", 5], ["FET-A-1", 10], ["VIN", 7], ["inductor-0", 5], ["GND", 10], ["FET-A-0", 5], ["capacitor-0", 7], ["FET-A-0", 7]], "netlist": [["capacitor0", "IN", "OUT"], ["FETA0", "OUT", "IN"], ["FETA1", "IN", "0"], ["inductor0", "OUT", "0"]], "joint_list": [], "parameter_list": {"VIN": [1, 0, 0, 0, 0, 0, 0, 0], "VOUT": [0, 1, 0, 0, 0, 0, 0, 0], "GND": [0, 0, 1, 0, 0, 0, 0, 0], "capacitor-0": [0, 0, 0, 0.1, 0, 0, 0, 0], "FET-A-0": [0, 0, 0, 0, 0, 0.1, 0, 0], "FET-A-1": [0, 0, 0, 0, 0, 0.1, 0, 0], "inductor-0": [0, 0, 0, 0, 0.05, 0, 0, 0]}}
"PCC-000001": {"port_2_idx": {"GND": 0, "VIN": 1, "VOUT": 2, "FET-A-0-left": 3, "FET-A-0-right": 4, "FET-B-0-left": 5, "FET-B-0-right": 6, "inductor-0-left": 7, "inductor-0-right": 8, "inductor-1-left": 9, "inductor-1-right": 10}, "idx_2_port": {"0": "GND", "1": "VIN", "2": "VOUT", "3": "FET-A-0-left", "4": "FET-A-0-right", "5": "FET-B-0-left", "6": "FET-B-0-right", "7": "inductor-0-left", "8": "inductor-0-right", "9": "inductor-1-left", "10": "inductor-1-right"}, "port_pool": ["GND", "VIN", "VOUT", "FET-A-0-left", "FET-A-0-right", "FET-B-0-left", "FET-B-0-right", "inductor-0-left", "inductor-0-right", "inductor-1-left", "inductor-1-right"], "component_pool": ["GND", "VIN", "VOUT", "FET-A-0", "FET-B-0", "inductor-0", "inductor-1"], "same_device_mapping": {"3": 4, "4": 3, "5": 6, "6": 5, "7": 8, "8": 7, "9": 10, "10": 9}, "comp2port_mapping": {"0": [0], "1": [1], "2": [2], "3": [3, 4], "4": [5, 6], "5": [7, 8], "6": [9, 10]}, "port2comp_mapping": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 3, "5": 4, "6": 4, "7": 5, "8": 5, "9": 6, "10": 6}, "list_of_node": ["inductor-0", 5, 6, 7, "FET-A-0", 10, "VIN", "GND", "FET-B-0", "VOUT", "inductor-1"], "list_of_edge": [["GND", 5], ["FET-A-0", 10], ["inductor-1", 10], ["VIN", 7], ["inductor-0", 5], ["FET-A-0", 5], ["FET-B-0", 6], ["VOUT", 6], ["inductor-0", 7], ["inductor-1", 5], ["FET-B-0", 5]], "netlist": [["FETA0", "10", "0"], ["FETB0", "0", "OUT"], ["inductor0", "IN", "0"], ["inductor1", "0", "10"]], "joint_list": ["10"], "parameter_list": {"VIN": [1, 0, 0, 0, 0, 0, 0, 0], "VOUT": [0, 1, 0, 0, 0, 0, 0, 0], "GND": [0, 0, 1, 0, 0, 0, 0, 0], "FET-A-0": [0, 0, 0, 0, 0, 0.1, 0, 0], "FET-B-0": [0, 0, 0, 0, 0, 0, 0.25, 0], "inductor-0": [0, 0, 0, 0, 0.05, 0, 0, 0], "inductor-1": [0, 0, 0, 0, 0.75, 0, 0, 0]}}
"PCC-000002": {"port_2_idx": {"GND": 0, "VIN": 1, "VOUT": 2, "FET-A-0-left": 3, "FET-A-0-right": 4, "FET-A-1-left": 5, "FET-A-1-right": 6, "inductor-0-left": 7, "inductor-0-right": 8, "capacitor-0-left": 9, "capacitor-0-right": 10}, "idx_2_port": {"0": "GND", "1": "VIN", "2": "VOUT", "3": "FET-A-0-left", "4": "FET-A-0-right", "5": "FET-A-1-left", "6": "FET-A-1-right", "7": "inductor-0-left", "8": "inductor-0-right", "9": "capacitor-0-left", "10": "capacitor-0-right"}, "port_pool": ["GND", "VIN", "VOUT", "FET-A-0-left", "FET-A-0-right", "FET-A-1-left", "FET-A-1-right", "inductor-0-left", "inductor-0-right", "capacitor-0-left", "capacitor-0-right"], "component_pool": ["GND", "VIN", "VOUT", "FET-A-0", "FET-A-1", "inductor-0", "capacitor-0"], "same_device_mapping": {"3": 4, "4": 3, "5": 6, "6": 5, "7": 8, "8": 7, "9": 10, "10": 9}, "comp2port_mapping": {"0": [0], "1": [1], "2": [2], "3": [3, 4], "4": [5, 6], "5": [7, 8], "6": [9, 10]}, "port2comp_mapping": {"0": 0, "1": 1, "2": 2, "3": 3, "4": 3, "5": 4, "6": 4, "7": 5, "8": 5, "9": 6, "10": 6}, "list_of_node": [3, "inductor-0", 5, 8, "FET-A-0", 10, "VIN", "GND", "VOUT", "capacitor-0", "FET-A-1"], "list_of_edge": [["VIN", 8], ["GND", 5], ["FET-A-0", 10], ["FET-A-1", 5], ["FET-A-0", 3], ["capacitor-0", 5], ["FET-A-1", 3], ["inductor-0", 8], ["capacitor-0", 10], ["VOUT", 3], ["inductor-0", 10]], "netlist": [["FETA0", "OUT", "10"], ["FETA1", "0", "OUT"], ["inductor0", "10", "IN"], ["capacitor0", "0", "10"]], "joint_list": ["10"], "parameter_list": {"VIN": [1, 0, 0, 0, 0, 0, 0, 0], "VOUT": [0, 1, 0, 0, 0, 0, 0, 0], "GND": [0, 0, 1, 0, 0, 0, 0, 0], "FET-A-0": [0, 0, 0, 0, 0, 0.1, 0, 0], "FET-A-1": [0, 0, 0, 0, 0, 0.1, 0, 0], "inductor-0": [0, 0, 0, 0, 0.75, 0, 0, 0], "capacitor-0": [0, 0, 0, 0.025, 0, 0, 0, 0]}},