
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.536629                       # Number of seconds simulated
sim_ticks                                1536629339000                       # Number of ticks simulated
final_tick                               1536629339000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1151767                       # Simulator instruction rate (inst/s)
host_op_rate                                  2057203                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2462437443                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670612                       # Number of bytes of host memory used
host_seconds                                   624.03                       # Real time elapsed on the host
sim_insts                                   718734702                       # Number of instructions simulated
sim_ops                                    1283751737                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           20928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1090048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1110976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        41152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           41152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           643                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                643                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              13619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             709376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                722995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         13619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            13619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           26781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                26781                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           26781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             13619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            709376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               749776                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   384484668                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    57783008                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936245                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1020150154                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3073258678                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   718734702                       # Number of instructions committed
system.cpu.committedOps                    1283751737                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1283246267                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      6                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1440430                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571767                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1283246267                       # number of integer instructions
system.cpu.num_fp_insts                             6                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2736737399                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1334903235                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    2                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   4                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159020295                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523671531                       # number of times the CC registers were written
system.cpu.num_mem_refs                     442267676                       # number of memory refs
system.cpu.num_load_insts                   384484668                       # Number of load instructions
system.cpu.num_store_insts                   57783008                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3073258678                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          31457067                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505466      0.04%      0.04% # Class of executed instruction
system.cpu.op_class::IntAlu                 703147776     54.77%     54.81% # Class of executed instruction
system.cpu.op_class::IntMult                135270042     10.54%     65.35% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560775      0.20%     65.55% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.55% # Class of executed instruction
system.cpu.op_class::MemRead                384484666     29.95%     95.50% # Class of executed instruction
system.cpu.op_class::MemWrite                57783006      4.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1283751737                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.823915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           442267676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3145222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.615726                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.823915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         887680574                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        887680574                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    381359757                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       381359757                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     57762697                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       57762697                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     439122454                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        439122454                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    439122454                       # number of overall hits
system.cpu.dcache.overall_hits::total       439122454                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3124911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3124911                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20311                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20311                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3145222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3145222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3145222                       # number of overall misses
system.cpu.dcache.overall_misses::total       3145222                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76214060000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76214060000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1080721000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1080721000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77294781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77294781000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77294781000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77294781000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    384484668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    384484668                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     57783008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     57783008                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    442267676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    442267676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    442267676                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    442267676                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008128                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000352                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000352                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007112                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007112                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24389.193804                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24389.193804                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53208.655408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53208.655408                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24575.302157                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24575.302157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24575.302157                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24575.302157                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1451662                       # number of writebacks
system.cpu.dcache.writebacks::total           1451662                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3124911                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3124911                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20311                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20311                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3145222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3145222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3145222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3145222                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73089149000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73089149000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1060410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1060410000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  74149559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74149559000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  74149559000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74149559000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008128                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007112                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23389.193804                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23389.193804                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52208.655408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52208.655408                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23575.302157                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23575.302157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23575.302157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23575.302157                       # average overall mshr miss latency
system.cpu.dcache.replacements                3144710                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           265.916637                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1020150154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               336                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3036161.172619                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   265.916637                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.519368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.519368                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          285                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.556641                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2040300644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2040300644                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1020149818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1020149818                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1020149818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1020149818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1020149818                       # number of overall hits
system.cpu.icache.overall_hits::total      1020149818                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          336                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           336                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          336                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            336                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          336                       # number of overall misses
system.cpu.icache.overall_misses::total           336                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     62287000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62287000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     62287000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62287000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     62287000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62287000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1020150154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1020150154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1020150154                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1020150154                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1020150154                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1020150154                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 185377.976190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 185377.976190                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 185377.976190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 185377.976190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 185377.976190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 185377.976190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu.icache.writebacks::total                51                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          336                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          336                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          336                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          336                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61951000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61951000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61951000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61951000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 184377.976190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 184377.976190                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 184377.976190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 184377.976190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 184377.976190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 184377.976190                       # average overall mshr miss latency
system.cpu.icache.replacements                     51                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.596289                       # Cycle average of tags in use
system.l2.tags.total_refs                     6290318                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.676732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.005362                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.815489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2044.775438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998826                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          984                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          914                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52033389                       # Number of tag accesses
system.l2.tags.data_accesses                 52033389                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1451662                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1451662                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           51                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               51                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3360                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3360                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               9                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  9                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1431367                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1431367                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1434727                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1434736                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    9                       # number of overall hits
system.l2.overall_hits::cpu.data              1434727                       # number of overall hits
system.l2.overall_hits::total                 1434736                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16951                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              327                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693544                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 327                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710495                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710822                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                327                       # number of overall misses
system.l2.overall_misses::cpu.data            1710495                       # number of overall misses
system.l2.overall_misses::total               1710822                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    994663500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     994663500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     61351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61351000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53372427000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53372427000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      61351000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54367090500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54428441500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     61351000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54367090500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54428441500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1451662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1451662                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           51                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           51                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20311                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            336                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3124911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3124911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               336                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3145222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3145558                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              336                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3145222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3145558                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.834572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.834572                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.973214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973214                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.541950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.541950                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.973214                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.543839                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.543885                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.973214                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.543839                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.543885                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 58678.750516                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58678.750516                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 187617.737003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 187617.737003                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31515.229011                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31515.229011                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 187617.737003                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31784.419422                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31814.204809                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 187617.737003                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31784.419422                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31814.204809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708459                       # number of writebacks
system.l2.writebacks::total                   1708459                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16951                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          327                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          327                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693544                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693544                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            327                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710822                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           327                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710822                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    825153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    825153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     58081000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     58081000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36436987000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36436987000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     58081000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37262140500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37320221500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     58081000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37262140500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37320221500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.834572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.834572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.973214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.541950                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.541950                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.973214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.543839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.543885                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.973214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.543839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.543885                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48678.750516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48678.750516                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 177617.737003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 177617.737003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21515.229011                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21515.229011                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 177617.737003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21784.419422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21814.204809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 177617.737003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21784.419422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21814.204809                       # average overall mshr miss latency
system.l2.replacements                        1708797                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14162.528706                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419346                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17360                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    196.966935                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks        0.701416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        187.060572                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      13974.766718                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000043                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.011417                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.852952                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864412                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16290                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694744                       # Number of tag accesses
system.l3.tags.data_accesses                 13694744                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708459                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708459                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693462                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693462                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693463                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693463                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693463                       # number of overall hits
system.l3.overall_hits::total                 1693463                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16950                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16950                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          327                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           82                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             409                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 327                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17032                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17359                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                327                       # number of overall misses
system.l3.overall_misses::cpu.data              17032                       # number of overall misses
system.l3.overall_misses::total                 17359                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    638682000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     638682000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     54484000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     26652000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     81136000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      54484000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     665334000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        719818000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     54484000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    665334000                       # number of overall miss cycles
system.l3.overall_miss_latency::total       719818000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708459                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708459                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16951                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16951                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          327                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693544                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693871                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               327                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710495                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710822                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              327                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710495                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710822                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000048                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000241                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009957                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010147                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009957                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010147                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 37680.353982                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 37680.353982                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 166617.737003                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 325024.390244                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 198376.528117                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 166617.737003                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 39063.762330                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 41466.559134                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 166617.737003                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 39063.762330                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 41466.559134                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  643                       # number of writebacks
system.l3.writebacks::total                       643                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16950                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16950                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          327                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           82                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          409                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            327                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17032                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17359                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           327                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17032                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17359                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    469182000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    469182000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     51214000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     25832000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     77046000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     51214000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    495014000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    546228000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     51214000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    495014000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    546228000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000048                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009957                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010147                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009957                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010147                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 27680.353982                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 27680.353982                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 156617.737003                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 315024.390244                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 188376.528117                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 156617.737003                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 29063.762330                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 31466.559134                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 156617.737003                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 29063.762330                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 31466.559134                       # average overall mshr miss latency
system.l3.replacements                            976                       # number of replacements
system.membus.snoop_filter.tot_requests         18067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          708                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          643                       # Transaction distribution
system.membus.trans_dist::CleanEvict               65                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16950                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           409                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1152128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1152128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1152128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17359                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17359    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17359                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20641500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           86797500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6290319                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3144761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            541                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          541                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3125247                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3160764                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           51                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20311                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20311                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           336                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3124911                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9435154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9435877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    294200576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              294225344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709773                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109382528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4855331                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000112                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4854789     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    542      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4855331                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4596872500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            504000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4717833000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1536629339000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693871                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709102                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             398                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16951                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16951                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693871                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130168                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218833984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                             976                       # Total snoops (count)
system.tol3bus.snoopTraffic                     41152                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3420322                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000285                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.016890                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419346     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    976      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3420322                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418132000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566233000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
