{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1715814080559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1715814080559 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 18:01:20 2024 " "Processing started: Wed May 15 18:01:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1715814080559 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1715814080559 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main2 -c main2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off main2 -c main2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1715814080559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1715814080870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/moore_peaje/moore_peaje.vhd/moore_peaje.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore_peaje-moore_peaje_arch " "Found design unit 1: moore_peaje-moore_peaje_arch" {  } { { "../../moore_peaje/moore_peaje.vhd/moore_peaje.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081101 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore_peaje " "Found entity 1: moore_peaje" {  } { { "../../moore_peaje/moore_peaje.vhd/moore_peaje.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814081101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo2/pwm_carpet/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo2/pwm_carpet/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "../PWM_CARPET/pwm.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/PWM_CARPET/pwm.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081111 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../PWM_CARPET/pwm.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/PWM_CARPET/pwm.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814081111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo2/control_carpet/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo2/control_carpet/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-Behavioral " "Found design unit 1: main-Behavioral" {  } { { "../CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/CONTROL_CARPET/main.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081111 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../CONTROL_CARPET/main.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/CONTROL_CARPET/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814081111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/laura/documents/parcial2-vhdl/servo2/control_carpet/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/laura/documents/parcial2-vhdl/servo2/control_carpet/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-Behavioral " "Found design unit 1: control-Behavioral" {  } { { "../CONTROL_CARPET/control.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/CONTROL_CARPET/control.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081121 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../CONTROL_CARPET/control.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/CONTROL_CARPET/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814081121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main2-Behavioral " "Found design unit 1: main2-Behavioral" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081131 ""} { "Info" "ISGN_ENTITY_NAME" "1 main2 " "Found entity 1: main2" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1715814081131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1715814081131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main2 " "Elaborating entity \"main2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1715814081231 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "angle main2.vhd(49) " "VHDL Signal Declaration warning at main2.vhd(49): used implicit default value for signal \"angle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_i main2.vhd(53) " "Verilog HDL or VHDL warning at main2.vhd(53): object \"s_talan_i\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_talan_f main2.vhd(54) " "Verilog HDL or VHDL warning at main2.vhd(54): object \"s_talan_f\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_i main2.vhd(55) " "Verilog HDL or VHDL warning at main2.vhd(55): object \"s_sema_i\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_sema_f main2.vhd(56) " "Verilog HDL or VHDL warning at main2.vhd(56): object \"s_sema_f\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_rojo main2.vhd(57) " "Verilog HDL or VHDL warning at main2.vhd(57): object \"s_led_rojo\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led_verde main2.vhd(58) " "Verilog HDL or VHDL warning at main2.vhd(58): object \"s_led_verde\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_alarma main2.vhd(59) " "Verilog HDL or VHDL warning at main2.vhd(59): object \"s_alarma\" assigned a value but never read" {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_front_sensor main2.vhd(60) " "VHDL Signal Declaration warning at main2.vhd(60): used implicit default value for signal \"s_front_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_id main2.vhd(61) " "VHDL Signal Declaration warning at main2.vhd(61): used implicit default value for signal \"s_id\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_back_sensor main2.vhd(62) " "VHDL Signal Declaration warning at main2.vhd(62): used implicit default value for signal \"s_back_sensor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s_tx main2.vhd(63) " "VHDL Signal Declaration warning at main2.vhd(63): used implicit default value for signal \"s_tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main2.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1715814081231 "|main2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:u1 " "Elaborating entity \"pwm\" for hierarchy \"pwm:u1\"" {  } { { "main2.vhd" "u1" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814081251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:u2 " "Elaborating entity \"control\" for hierarchy \"control:u2\"" {  } { { "main2.vhd" "u2" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814081251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore_peaje moore_peaje:A0 " "Elaborating entity \"moore_peaje\" for hierarchy \"moore_peaje:A0\"" {  } { { "main2.vhd" "A0" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/MAIN_CARPET/main2.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1715814081251 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_presente moore_peaje.vhd(37) " "VHDL Process Statement warning at moore_peaje.vhd(37): signal \"estado_presente\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../moore_peaje/moore_peaje.vhd/moore_peaje.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/moore_peaje/moore_peaje.vhd/moore_peaje.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1715814081251 "|main2|moore_peaje:A0"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../CONTROL_CARPET/control.vhd" "" { Text "C:/Users/laura/Documents/PARCIAL2-VHDL/Servo2/CONTROL_CARPET/control.vhd" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1715814081804 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1715814081804 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1715814081879 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1715814081955 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1715814082115 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715814082115 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1715814082135 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1715814082135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1715814082135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1715814082135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715814082155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 18:01:22 2024 " "Processing ended: Wed May 15 18:01:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715814082155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715814082155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715814082155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1715814082155 ""}
