# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Full Version
# Date created = 10:05:33  February 27, 2015
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_Pattern_Generator_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC7C7F23C8
set_global_assignment -name TOP_LEVEL_ENTITY Test_Pattern_Generator
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:05:33  FEBRUARY 27, 2015"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name QIP_FILE ../Test_Pattern_Generator.qip
set_global_assignment -name SOURCE_FILE "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Test_Pattern_Generator/DSPBuilder_Test_Pattern_Generator_import/StateMachineEditor1.vhd"
set_global_assignment -name SOURCE_FILE "E:/FPGA/SOC/Quartus/quartus/dsp_builder/design/VIP_LIB/Test_Pattern_Generator/DSPBuilder_Test_Pattern_Generator_import/StateMachineEditor.vhd"
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name FMAX_REQUIREMENT "7.499 ns" -section_id Clock
set_instance_assignment -name CLOCK_SETTINGS Clock -to Clock
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
set_global_assignment -name CYCLONEII_M4K_COMPATIBILITY ON
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_NO_OUTPUT_GND "AS INPUT TRI-STATED"
set_global_assignment -name SOURCE_FILE ../DSPBuilder_Test_Pattern_Generator_import/StateMachineEditor.vhd
set_global_assignment -name SOURCE_FILE ../DSPBuilder_Test_Pattern_Generator_import/StateMachineEditor1.vhd