
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `../model/design.ys' --

1. Executing Verilog-2005 frontend: hyperram.v
Parsing formal SystemVerilog input from `hyperram.v' to AST representation.
Storing AST representation for module `$abstract\hyperram'.
Successfully finished Verilog frontend.

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\hyperram'.
Generating RTLIL representation for module `\hyperram'.

2.2.1. Analyzing design hierarchy..
Top module:  \hyperram

2.2.2. Analyzing design hierarchy..
Top module:  \hyperram
Removing unused module `$abstract\hyperram'.
Removed 1 unused modules.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 10 switch rules as full_case in process $proc$hyperram.v:396$393 in module hyperram.
Marked 3 switch rules as full_case in process $proc$hyperram.v:342$391 in module hyperram.
Marked 2 switch rules as full_case in process $proc$hyperram.v:277$364 in module hyperram.
Marked 10 switch rules as full_case in process $proc$hyperram.v:116$317 in module hyperram.
Marked 3 switch rules as full_case in process $proc$hyperram.v:83$298 in module hyperram.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 299 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\hyperram.$proc$hyperram.v:0$1848'.
  Set init value: $formal$hyperram.v:1098$297_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1846'.
  Set init value: $formal$hyperram.v:1097$296_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1844'.
  Set init value: $formal$hyperram.v:1096$295_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1842'.
  Set init value: $formal$hyperram.v:1095$294_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1840'.
  Set init value: $formal$hyperram.v:1087$293_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1838'.
  Set init value: $formal$hyperram.v:1086$292_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1836'.
  Set init value: $formal$hyperram.v:1085$291_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1834'.
  Set init value: $formal$hyperram.v:1084$290_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1832'.
  Set init value: $formal$hyperram.v:1072$289_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1830'.
  Set init value: $formal$hyperram.v:1069$288_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1828'.
  Set init value: $formal$hyperram.v:1059$287_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1826'.
  Set init value: $formal$hyperram.v:1057$286_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1824'.
  Set init value: $formal$hyperram.v:1053$285_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1822'.
  Set init value: $formal$hyperram.v:1048$284_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1820'.
  Set init value: $formal$hyperram.v:1045$283_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1818'.
  Set init value: $formal$hyperram.v:1042$282_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1816'.
  Set init value: $formal$hyperram.v:1039$281_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1814'.
  Set init value: $formal$hyperram.v:1036$280_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1812'.
  Set init value: $formal$hyperram.v:1030$279_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1810'.
  Set init value: $formal$hyperram.v:1027$278_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1808'.
  Set init value: $formal$hyperram.v:1024$277_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1806'.
  Set init value: $formal$hyperram.v:1020$276_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1804'.
  Set init value: $formal$hyperram.v:1018$275_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1802'.
  Set init value: $formal$hyperram.v:1016$274_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1800'.
  Set init value: $formal$hyperram.v:1012$273_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1798'.
  Set init value: $formal$hyperram.v:1010$272_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1796'.
  Set init value: $formal$hyperram.v:1006$271_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1794'.
  Set init value: $formal$hyperram.v:1003$270_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1792'.
  Set init value: $formal$hyperram.v:1000$269_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1790'.
  Set init value: $formal$hyperram.v:997$268_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1788'.
  Set init value: $formal$hyperram.v:990$267_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1786'.
  Set init value: $formal$hyperram.v:987$266_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1784'.
  Set init value: $formal$hyperram.v:984$265_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1782'.
  Set init value: $formal$hyperram.v:981$264_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1780'.
  Set init value: $formal$hyperram.v:978$263_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1778'.
  Set init value: $formal$hyperram.v:974$262_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1776'.
  Set init value: $formal$hyperram.v:972$261_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1774'.
  Set init value: $formal$hyperram.v:968$260_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1772'.
  Set init value: $formal$hyperram.v:965$259_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1770'.
  Set init value: $formal$hyperram.v:962$258_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1768'.
  Set init value: $formal$hyperram.v:959$257_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1766'.
  Set init value: $formal$hyperram.v:955$256_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1764'.
  Set init value: $formal$hyperram.v:949$255_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1762'.
  Set init value: $formal$hyperram.v:947$254_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1760'.
  Set init value: $formal$hyperram.v:946$253_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1758'.
  Set init value: $formal$hyperram.v:945$252_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1756'.
  Set init value: $formal$hyperram.v:944$251_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1754'.
  Set init value: $formal$hyperram.v:939$250_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1752'.
  Set init value: $formal$hyperram.v:937$249_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1750'.
  Set init value: $formal$hyperram.v:931$248_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1748'.
  Set init value: $formal$hyperram.v:929$247_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1746'.
  Set init value: $formal$hyperram.v:925$246_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1744'.
  Set init value: $formal$hyperram.v:923$245_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1742'.
  Set init value: $formal$hyperram.v:907$244_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1740'.
  Set init value: $formal$hyperram.v:893$243_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1738'.
  Set init value: $formal$hyperram.v:891$242_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1736'.
  Set init value: $formal$hyperram.v:889$241_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1734'.
  Set init value: $formal$hyperram.v:881$240_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1732'.
  Set init value: $formal$hyperram.v:879$239_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1730'.
  Set init value: $formal$hyperram.v:879$238_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1728'.
  Set init value: $formal$hyperram.v:877$237_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1726'.
  Set init value: $formal$hyperram.v:874$236_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1724'.
  Set init value: $formal$hyperram.v:872$235_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1722'.
  Set init value: $formal$hyperram.v:869$234_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1720'.
  Set init value: $formal$hyperram.v:868$233_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1718'.
  Set init value: $formal$hyperram.v:867$232_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1716'.
  Set init value: $formal$hyperram.v:861$231_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1714'.
  Set init value: $formal$hyperram.v:860$230_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1712'.
  Set init value: $formal$hyperram.v:854$229_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1710'.
  Set init value: $formal$hyperram.v:838$228_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1708'.
  Set init value: $formal$hyperram.v:820$227_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1706'.
  Set init value: $formal$hyperram.v:803$226_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1704'.
  Set init value: $formal$hyperram.v:784$225_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1702'.
  Set init value: $formal$hyperram.v:768$224_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1700'.
  Set init value: $formal$hyperram.v:752$223_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1698'.
  Set init value: $formal$hyperram.v:733$222_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1696'.
  Set init value: $formal$hyperram.v:716$221_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1694'.
  Set init value: $formal$hyperram.v:695$220_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1692'.
  Set init value: $formal$hyperram.v:675$219_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1690'.
  Set init value: $formal$hyperram.v:655$218_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1688'.
  Set init value: $formal$hyperram.v:638$217_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1686'.
  Set init value: $formal$hyperram.v:622$216_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1684'.
  Set init value: $formal$hyperram.v:600$215_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1682'.
  Set init value: $formal$hyperram.v:580$214_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1680'.
  Set init value: $formal$hyperram.v:559$213_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1678'.
  Set init value: $formal$hyperram.v:540$212_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1676'.
  Set init value: $formal$hyperram.v:524$211_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1674'.
  Set init value: $formal$hyperram.v:502$210_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1672'.
  Set init value: $formal$hyperram.v:482$209_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1670'.
  Set init value: $formal$hyperram.v:462$208_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1668'.
  Set init value: $formal$hyperram.v:445$207_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1666'.
  Set init value: $formal$hyperram.v:430$206_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1664'.
  Set init value: $formal$hyperram.v:424$205_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1662'.
  Set init value: $formal$hyperram.v:421$204_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1660'.
  Set init value: $formal$hyperram.v:418$203_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1658'.
  Set init value: $formal$hyperram.v:415$202_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1656'.
  Set init value: $formal$hyperram.v:412$201_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1654'.
  Set init value: $formal$hyperram.v:405$200_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:0$1652'.
  Set init value: $formal$hyperram.v:402$199_EN = 1'0
Found init rule in `\hyperram.$proc$hyperram.v:382$1644'.
  Set init value: \f_past_valid = 1'0

2.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1848'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1846'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1844'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1842'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1840'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1838'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1836'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1834'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1832'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1830'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1828'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1826'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1824'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1822'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1820'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1818'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1816'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1814'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1812'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1810'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1808'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1806'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1804'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1802'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1800'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1798'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1796'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1794'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1792'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1790'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1788'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1786'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1784'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1782'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1780'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1778'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1776'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1774'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1772'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1770'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1768'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1766'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1764'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1762'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1760'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1758'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1756'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1754'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1752'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1750'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1748'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1746'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1744'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1742'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1740'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1738'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1736'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1734'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1732'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1730'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1728'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1726'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1724'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1722'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1720'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1718'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1716'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1714'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1712'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1710'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1708'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1706'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1704'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1702'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1700'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1698'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1696'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1694'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1692'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1690'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1688'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1686'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1684'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1682'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1680'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1678'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1676'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1674'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1672'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1670'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1668'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1666'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1664'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1662'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1660'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1658'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1656'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1654'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1652'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1648'.
Creating decoders for process `\hyperram.$proc$hyperram.v:0$1645'.
Creating decoders for process `\hyperram.$proc$hyperram.v:382$1644'.
Creating decoders for process `\hyperram.$proc$hyperram.v:396$393'.
     1/198: $0$formal$hyperram.v:402$199_EN[0:0]$589
     2/198: $0$formal$hyperram.v:402$199_CHECK[0:0]$588
     3/198: $0$formal$hyperram.v:405$200_EN[0:0]$591
     4/198: $0$formal$hyperram.v:405$200_CHECK[0:0]$590
     5/198: $0$formal$hyperram.v:412$201_EN[0:0]$593
     6/198: $0$formal$hyperram.v:412$201_CHECK[0:0]$592
     7/198: $0$formal$hyperram.v:415$202_EN[0:0]$595
     8/198: $0$formal$hyperram.v:415$202_CHECK[0:0]$594
     9/198: $0$formal$hyperram.v:418$203_EN[0:0]$597
    10/198: $0$formal$hyperram.v:418$203_CHECK[0:0]$596
    11/198: $0$formal$hyperram.v:421$204_EN[0:0]$599
    12/198: $0$formal$hyperram.v:421$204_CHECK[0:0]$598
    13/198: $0$formal$hyperram.v:424$205_EN[0:0]$601
    14/198: $0$formal$hyperram.v:424$205_CHECK[0:0]$600
    15/198: $0$formal$hyperram.v:430$206_EN[0:0]$603
    16/198: $0$formal$hyperram.v:430$206_CHECK[0:0]$602
    17/198: $0$formal$hyperram.v:445$207_EN[0:0]$605
    18/198: $0$formal$hyperram.v:445$207_CHECK[0:0]$604
    19/198: $0$formal$hyperram.v:462$208_EN[0:0]$607
    20/198: $0$formal$hyperram.v:462$208_CHECK[0:0]$606
    21/198: $0$formal$hyperram.v:482$209_EN[0:0]$609
    22/198: $0$formal$hyperram.v:482$209_CHECK[0:0]$608
    23/198: $0$formal$hyperram.v:502$210_EN[0:0]$611
    24/198: $0$formal$hyperram.v:502$210_CHECK[0:0]$610
    25/198: $0$formal$hyperram.v:524$211_EN[0:0]$613
    26/198: $0$formal$hyperram.v:524$211_CHECK[0:0]$612
    27/198: $0$formal$hyperram.v:540$212_EN[0:0]$615
    28/198: $0$formal$hyperram.v:540$212_CHECK[0:0]$614
    29/198: $0$formal$hyperram.v:559$213_EN[0:0]$617
    30/198: $0$formal$hyperram.v:559$213_CHECK[0:0]$616
    31/198: $0$formal$hyperram.v:580$214_EN[0:0]$619
    32/198: $0$formal$hyperram.v:580$214_CHECK[0:0]$618
    33/198: $0$formal$hyperram.v:600$215_EN[0:0]$621
    34/198: $0$formal$hyperram.v:600$215_CHECK[0:0]$620
    35/198: $0$formal$hyperram.v:622$216_EN[0:0]$623
    36/198: $0$formal$hyperram.v:622$216_CHECK[0:0]$622
    37/198: $0$formal$hyperram.v:638$217_EN[0:0]$625
    38/198: $0$formal$hyperram.v:638$217_CHECK[0:0]$624
    39/198: $0$formal$hyperram.v:655$218_EN[0:0]$627
    40/198: $0$formal$hyperram.v:655$218_CHECK[0:0]$626
    41/198: $0$formal$hyperram.v:675$219_EN[0:0]$629
    42/198: $0$formal$hyperram.v:675$219_CHECK[0:0]$628
    43/198: $0$formal$hyperram.v:695$220_EN[0:0]$631
    44/198: $0$formal$hyperram.v:695$220_CHECK[0:0]$630
    45/198: $0$formal$hyperram.v:716$221_EN[0:0]$633
    46/198: $0$formal$hyperram.v:716$221_CHECK[0:0]$632
    47/198: $0$formal$hyperram.v:733$222_EN[0:0]$635
    48/198: $0$formal$hyperram.v:733$222_CHECK[0:0]$634
    49/198: $0$formal$hyperram.v:752$223_EN[0:0]$637
    50/198: $0$formal$hyperram.v:752$223_CHECK[0:0]$636
    51/198: $0$formal$hyperram.v:768$224_EN[0:0]$639
    52/198: $0$formal$hyperram.v:768$224_CHECK[0:0]$638
    53/198: $0$formal$hyperram.v:784$225_EN[0:0]$641
    54/198: $0$formal$hyperram.v:784$225_CHECK[0:0]$640
    55/198: $0$formal$hyperram.v:803$226_EN[0:0]$643
    56/198: $0$formal$hyperram.v:803$226_CHECK[0:0]$642
    57/198: $0$formal$hyperram.v:820$227_EN[0:0]$645
    58/198: $0$formal$hyperram.v:820$227_CHECK[0:0]$644
    59/198: $0$formal$hyperram.v:838$228_EN[0:0]$647
    60/198: $0$formal$hyperram.v:838$228_CHECK[0:0]$646
    61/198: $0$formal$hyperram.v:854$229_EN[0:0]$649
    62/198: $0$formal$hyperram.v:854$229_CHECK[0:0]$648
    63/198: $0$formal$hyperram.v:860$230_EN[0:0]$651
    64/198: $0$formal$hyperram.v:860$230_CHECK[0:0]$650
    65/198: $0$formal$hyperram.v:861$231_EN[0:0]$653
    66/198: $0$formal$hyperram.v:861$231_CHECK[0:0]$652
    67/198: $0$formal$hyperram.v:867$232_EN[0:0]$655
    68/198: $0$formal$hyperram.v:867$232_CHECK[0:0]$654
    69/198: $0$formal$hyperram.v:868$233_EN[0:0]$657
    70/198: $0$formal$hyperram.v:868$233_CHECK[0:0]$656
    71/198: $0$formal$hyperram.v:869$234_EN[0:0]$659
    72/198: $0$formal$hyperram.v:869$234_CHECK[0:0]$658
    73/198: $0$formal$hyperram.v:872$235_EN[0:0]$661
    74/198: $0$formal$hyperram.v:872$235_CHECK[0:0]$660
    75/198: $0$formal$hyperram.v:874$236_EN[0:0]$663
    76/198: $0$formal$hyperram.v:874$236_CHECK[0:0]$662
    77/198: $0$formal$hyperram.v:877$237_EN[0:0]$665
    78/198: $0$formal$hyperram.v:877$237_CHECK[0:0]$664
    79/198: $0$formal$hyperram.v:879$238_EN[0:0]$667
    80/198: $0$formal$hyperram.v:879$238_CHECK[0:0]$666
    81/198: $0$formal$hyperram.v:879$239_EN[0:0]$669
    82/198: $0$formal$hyperram.v:879$239_CHECK[0:0]$668
    83/198: $0$formal$hyperram.v:881$240_EN[0:0]$671
    84/198: $0$formal$hyperram.v:881$240_CHECK[0:0]$670
    85/198: $0$formal$hyperram.v:889$241_EN[0:0]$673
    86/198: $0$formal$hyperram.v:889$241_CHECK[0:0]$672
    87/198: $0$formal$hyperram.v:891$242_EN[0:0]$675
    88/198: $0$formal$hyperram.v:891$242_CHECK[0:0]$674
    89/198: $0$formal$hyperram.v:893$243_EN[0:0]$677
    90/198: $0$formal$hyperram.v:893$243_CHECK[0:0]$676
    91/198: $0$formal$hyperram.v:907$244_EN[0:0]$679
    92/198: $0$formal$hyperram.v:907$244_CHECK[0:0]$678
    93/198: $0$formal$hyperram.v:923$245_EN[0:0]$681
    94/198: $0$formal$hyperram.v:923$245_CHECK[0:0]$680
    95/198: $0$formal$hyperram.v:925$246_EN[0:0]$683
    96/198: $0$formal$hyperram.v:925$246_CHECK[0:0]$682
    97/198: $0$formal$hyperram.v:929$247_EN[0:0]$685
    98/198: $0$formal$hyperram.v:929$247_CHECK[0:0]$684
    99/198: $0$formal$hyperram.v:931$248_EN[0:0]$687
   100/198: $0$formal$hyperram.v:931$248_CHECK[0:0]$686
   101/198: $0$formal$hyperram.v:937$249_EN[0:0]$689
   102/198: $0$formal$hyperram.v:937$249_CHECK[0:0]$688
   103/198: $0$formal$hyperram.v:939$250_EN[0:0]$691
   104/198: $0$formal$hyperram.v:939$250_CHECK[0:0]$690
   105/198: $0$formal$hyperram.v:944$251_EN[0:0]$693
   106/198: $0$formal$hyperram.v:944$251_CHECK[0:0]$692
   107/198: $0$formal$hyperram.v:945$252_EN[0:0]$695
   108/198: $0$formal$hyperram.v:945$252_CHECK[0:0]$694
   109/198: $0$formal$hyperram.v:946$253_EN[0:0]$697
   110/198: $0$formal$hyperram.v:946$253_CHECK[0:0]$696
   111/198: $0$formal$hyperram.v:947$254_EN[0:0]$699
   112/198: $0$formal$hyperram.v:947$254_CHECK[0:0]$698
   113/198: $0$formal$hyperram.v:949$255_EN[0:0]$701
   114/198: $0$formal$hyperram.v:949$255_CHECK[0:0]$700
   115/198: $0$formal$hyperram.v:955$256_EN[0:0]$703
   116/198: $0$formal$hyperram.v:955$256_CHECK[0:0]$702
   117/198: $0$formal$hyperram.v:959$257_EN[0:0]$705
   118/198: $0$formal$hyperram.v:959$257_CHECK[0:0]$704
   119/198: $0$formal$hyperram.v:962$258_EN[0:0]$707
   120/198: $0$formal$hyperram.v:962$258_CHECK[0:0]$706
   121/198: $0$formal$hyperram.v:965$259_EN[0:0]$709
   122/198: $0$formal$hyperram.v:965$259_CHECK[0:0]$708
   123/198: $0$formal$hyperram.v:968$260_EN[0:0]$711
   124/198: $0$formal$hyperram.v:968$260_CHECK[0:0]$710
   125/198: $0$formal$hyperram.v:972$261_EN[0:0]$713
   126/198: $0$formal$hyperram.v:972$261_CHECK[0:0]$712
   127/198: $0$formal$hyperram.v:974$262_EN[0:0]$715
   128/198: $0$formal$hyperram.v:974$262_CHECK[0:0]$714
   129/198: $0$formal$hyperram.v:978$263_EN[0:0]$717
   130/198: $0$formal$hyperram.v:978$263_CHECK[0:0]$716
   131/198: $0$formal$hyperram.v:981$264_EN[0:0]$719
   132/198: $0$formal$hyperram.v:981$264_CHECK[0:0]$718
   133/198: $0$formal$hyperram.v:984$265_EN[0:0]$721
   134/198: $0$formal$hyperram.v:984$265_CHECK[0:0]$720
   135/198: $0$formal$hyperram.v:987$266_EN[0:0]$723
   136/198: $0$formal$hyperram.v:987$266_CHECK[0:0]$722
   137/198: $0$formal$hyperram.v:990$267_EN[0:0]$725
   138/198: $0$formal$hyperram.v:990$267_CHECK[0:0]$724
   139/198: $0$formal$hyperram.v:997$268_EN[0:0]$727
   140/198: $0$formal$hyperram.v:997$268_CHECK[0:0]$726
   141/198: $0$formal$hyperram.v:1000$269_EN[0:0]$729
   142/198: $0$formal$hyperram.v:1000$269_CHECK[0:0]$728
   143/198: $0$formal$hyperram.v:1003$270_EN[0:0]$731
   144/198: $0$formal$hyperram.v:1003$270_CHECK[0:0]$730
   145/198: $0$formal$hyperram.v:1006$271_EN[0:0]$733
   146/198: $0$formal$hyperram.v:1006$271_CHECK[0:0]$732
   147/198: $0$formal$hyperram.v:1010$272_EN[0:0]$735
   148/198: $0$formal$hyperram.v:1010$272_CHECK[0:0]$734
   149/198: $0$formal$hyperram.v:1012$273_EN[0:0]$737
   150/198: $0$formal$hyperram.v:1012$273_CHECK[0:0]$736
   151/198: $0$formal$hyperram.v:1016$274_EN[0:0]$739
   152/198: $0$formal$hyperram.v:1016$274_CHECK[0:0]$738
   153/198: $0$formal$hyperram.v:1018$275_EN[0:0]$741
   154/198: $0$formal$hyperram.v:1018$275_CHECK[0:0]$740
   155/198: $0$formal$hyperram.v:1020$276_EN[0:0]$743
   156/198: $0$formal$hyperram.v:1020$276_CHECK[0:0]$742
   157/198: $0$formal$hyperram.v:1024$277_EN[0:0]$745
   158/198: $0$formal$hyperram.v:1024$277_CHECK[0:0]$744
   159/198: $0$formal$hyperram.v:1027$278_EN[0:0]$747
   160/198: $0$formal$hyperram.v:1027$278_CHECK[0:0]$746
   161/198: $0$formal$hyperram.v:1030$279_EN[0:0]$749
   162/198: $0$formal$hyperram.v:1030$279_CHECK[0:0]$748
   163/198: $0$formal$hyperram.v:1036$280_EN[0:0]$751
   164/198: $0$formal$hyperram.v:1036$280_CHECK[0:0]$750
   165/198: $0$formal$hyperram.v:1039$281_EN[0:0]$753
   166/198: $0$formal$hyperram.v:1039$281_CHECK[0:0]$752
   167/198: $0$formal$hyperram.v:1042$282_EN[0:0]$755
   168/198: $0$formal$hyperram.v:1042$282_CHECK[0:0]$754
   169/198: $0$formal$hyperram.v:1045$283_EN[0:0]$757
   170/198: $0$formal$hyperram.v:1045$283_CHECK[0:0]$756
   171/198: $0$formal$hyperram.v:1048$284_EN[0:0]$759
   172/198: $0$formal$hyperram.v:1048$284_CHECK[0:0]$758
   173/198: $0$formal$hyperram.v:1053$285_EN[0:0]$761
   174/198: $0$formal$hyperram.v:1053$285_CHECK[0:0]$760
   175/198: $0$formal$hyperram.v:1057$286_EN[0:0]$763
   176/198: $0$formal$hyperram.v:1057$286_CHECK[0:0]$762
   177/198: $0$formal$hyperram.v:1059$287_EN[0:0]$765
   178/198: $0$formal$hyperram.v:1059$287_CHECK[0:0]$764
   179/198: $0$formal$hyperram.v:1069$288_EN[0:0]$767
   180/198: $0$formal$hyperram.v:1069$288_CHECK[0:0]$766
   181/198: $0$formal$hyperram.v:1072$289_EN[0:0]$769
   182/198: $0$formal$hyperram.v:1072$289_CHECK[0:0]$768
   183/198: $0$formal$hyperram.v:1084$290_EN[0:0]$771
   184/198: $0$formal$hyperram.v:1084$290_CHECK[0:0]$770
   185/198: $0$formal$hyperram.v:1085$291_EN[0:0]$773
   186/198: $0$formal$hyperram.v:1085$291_CHECK[0:0]$772
   187/198: $0$formal$hyperram.v:1086$292_EN[0:0]$775
   188/198: $0$formal$hyperram.v:1086$292_CHECK[0:0]$774
   189/198: $0$formal$hyperram.v:1087$293_EN[0:0]$777
   190/198: $0$formal$hyperram.v:1087$293_CHECK[0:0]$776
   191/198: $0$formal$hyperram.v:1095$294_EN[0:0]$779
   192/198: $0$formal$hyperram.v:1095$294_CHECK[0:0]$778
   193/198: $0$formal$hyperram.v:1096$295_EN[0:0]$781
   194/198: $0$formal$hyperram.v:1096$295_CHECK[0:0]$780
   195/198: $0$formal$hyperram.v:1097$296_EN[0:0]$783
   196/198: $0$formal$hyperram.v:1097$296_CHECK[0:0]$782
   197/198: $0$formal$hyperram.v:1098$297_EN[0:0]$785
   198/198: $0$formal$hyperram.v:1098$297_CHECK[0:0]$784
Creating decoders for process `\hyperram.$proc$hyperram.v:342$391'.
     1/1: $0\hb_data_out[7:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:277$364'.
     1/8: $0\datar_r[31:0] [15:8]
     2/8: $0\datar_r[31:0] [7:0]
     3/8: $0\datar_r[31:0] [23:16]
     4/8: $0\datar_r[31:0] [31:24]
     5/8: $0\bus_clk_r[0:0]
     6/8: $0\read_cnt_r[2:0]
     7/8: $0\rwds_2x_latency_r[0:0]
     8/8: $0\rwds_r[0:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:116$317'.
     1/20: $0\CA_r[47:0] [15:3]
     2/20: $0\CA_r[47:0] [2:0]
     3/20: $0\CA_r[47:0] [44:16]
     4/20: $0\CA_r[47:0] [45]
     5/20: $0\CA_r[47:0] [46]
     6/20: $0\CA_r[47:0] [47]
     7/20: $0\cycle_cnt_r[5:0]
     8/20: $0\bus_state_r[2:0]
     9/20: $0\read_timeout_r[0:0]
    10/20: $0\busy_r[0:0]
    11/20: $0\sel_r[3:0]
    12/20: $0\valid_r[0:0]
    13/20: $0\dataw_r[31:0]
    14/20: $0\double_latency_r[0:0]
    15/20: $0\fixed_latency_r[0:0]
    16/20: $0\trmax_r[4:0]
    17/20: $0\tpost_r[3:0]
    18/20: $0\tacc_r[3:0]
    19/20: $0\tpre_r[3:0]
    20/20: $0\tcsh_r[3:0]
Creating decoders for process `\hyperram.$proc$hyperram.v:83$298'.
     1/1: $0\latency_cycles[5:0]

2.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\hyperram.$formal$hyperram.v:393$197_CHECK' from process `\hyperram.$proc$hyperram.v:0$1648'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:393$197_EN' from process `\hyperram.$proc$hyperram.v:0$1648'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:392$195_CHECK' from process `\hyperram.$proc$hyperram.v:0$1645'.
No latch inferred for signal `\hyperram.$formal$hyperram.v:392$195_EN' from process `\hyperram.$proc$hyperram.v:0$1645'.
No latch inferred for signal `\hyperram.\hb_data_out' from process `\hyperram.$proc$hyperram.v:342$391'.
No latch inferred for signal `\hyperram.\latency_cycles' from process `\hyperram.$proc$hyperram.v:83$298'.

2.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\hyperram.\f_past_valid' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3032' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:402$1$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3033' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:402$2$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3034' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:403$3$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3035' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:406$4$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3036' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:430$5$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3037' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:436$6$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3038' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:445$7$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3039' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:447$8$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3040' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:451$9$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3041' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:452$10$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3042' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:453$11$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3043' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:463$12$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3044' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:465$13$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3045' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:469$14$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3046' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:470$15$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3047' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:471$16$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3048' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:483$17$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3049' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:485$18$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3050' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:489$19$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3051' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:490$20$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3052' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:491$21$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3053' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:503$22$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3054' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:505$23$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3055' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:509$24$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3056' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:510$25$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3057' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:511$26$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3058' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:524$27$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3059' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:526$28$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3060' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:530$29$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3061' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:531$30$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3062' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:532$31$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3063' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:541$32$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3064' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:542$33$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3065' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:546$34$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3066' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:547$35$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3067' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:548$36$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3068' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:560$37$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3069' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:562$38$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3070' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:566$39$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3071' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:567$40$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3072' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:568$41$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3073' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:581$42$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3074' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:583$43$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3075' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:587$44$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3076' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:588$45$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3077' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:589$46$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3078' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:601$47$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3079' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:603$48$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3080' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:607$49$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3081' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:608$50$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3082' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:609$51$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3083' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:622$52$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3084' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:624$53$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3085' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:628$54$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3086' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:629$55$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3087' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:630$56$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3088' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:638$57$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3089' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:640$58$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3090' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:644$59$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3091' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:645$60$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3092' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:646$61$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3093' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:656$62$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3094' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:658$63$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3095' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:662$64$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3096' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:663$65$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3097' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:664$66$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3098' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:676$67$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3099' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:678$68$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3100' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:682$69$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3101' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:683$70$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3102' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:684$71$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3103' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:696$72$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3104' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:698$73$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3105' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:702$74$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3106' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:703$75$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3107' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:704$76$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3108' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:716$77$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3109' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:718$78$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3110' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:722$79$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3111' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:723$80$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3112' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:724$81$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3113' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:733$82$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3114' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:735$83$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3115' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:739$84$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3116' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:740$85$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3117' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:741$86$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3118' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:752$87$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3119' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:753$88$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3120' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:757$89$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3121' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:758$90$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3122' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:759$91$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3123' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:768$92$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3124' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:769$93$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3125' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:773$94$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3126' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:774$95$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3127' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:775$96$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3128' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:785$97$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3129' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:786$98$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3130' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:790$99$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3131' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:791$100$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3132' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:792$101$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3133' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:804$102$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3134' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:805$103$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3135' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:809$104$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3136' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:810$105$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3137' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:811$106$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3138' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:821$107$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3139' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:822$108$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3140' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:826$109$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3141' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:827$110$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3142' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:828$111$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3143' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:839$112$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3144' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:840$113$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3145' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:844$114$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3146' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:845$115$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3147' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:846$116$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3148' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:855$117$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3149' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:866$118$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3150' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:867$119$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3151' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:868$120$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3152' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:869$121$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3153' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:871$122$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3154' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:872$123$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3155' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:876$124$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3156' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:877$125$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3157' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:881$126$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3158' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:882$127$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3159' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:949$128$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3160' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:954$129$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3161' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:958$130$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3162' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:961$131$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3163' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:964$132$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3164' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:967$133$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3165' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:970$134$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3166' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:977$135$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3167' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:980$136$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3168' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:983$137$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3169' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:983$138$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3170' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:983$139$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3171' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:984$140$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3172' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:986$141$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3173' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:986$142$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3174' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:986$143$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3175' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:989$144$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3176' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:989$145$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3177' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:989$146$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3178' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:989$147$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3179' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:996$148$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3180' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:996$149$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3181' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:997$150$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3182' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:999$151$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3183' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:999$152$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3184' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1002$153$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3185' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1002$154$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3186' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1005$155$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3187' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1005$156$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3188' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1008$157$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3189' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1008$158$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3190' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1015$159$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3191' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1015$160$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3192' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1023$161$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3193' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1023$162$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3194' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1026$163$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3195' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1026$164$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3196' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1026$165$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3197' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1029$166$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3198' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1029$167$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3199' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$168$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3200' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$169$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3201' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$170$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3202' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1038$171$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3203' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1041$172$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3204' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1044$173$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3205' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1044$174$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3206' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1044$175$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3207' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1044$176$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3208' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1055$177$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3209' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1056$178$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3210' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1056$179$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3211' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1071$180$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3212' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1078$181$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3213' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1078$182$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3214' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1084$183$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3215' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1085$184$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3216' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1086$185$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3217' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1087$186$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3218' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1093$187$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3219' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1094$188$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3220' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1094$189$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3221' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1094$190$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3222' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1095$191$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3223' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1096$192$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3224' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1097$193$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3225' with global clock.
Creating register for signal `\hyperram.$past$hyperram.v:1098$194$0' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3226' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:402$199_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3227' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:402$199_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3228' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:405$200_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3229' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:405$200_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3230' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:412$201_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3231' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:412$201_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3232' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:415$202_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3233' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:415$202_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3234' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:418$203_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3235' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:418$203_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3236' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:421$204_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3237' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:421$204_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3238' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:424$205_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3239' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:424$205_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3240' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:430$206_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3241' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:430$206_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3242' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:445$207_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3243' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:445$207_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3244' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:462$208_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3245' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:462$208_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3246' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:482$209_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3247' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:482$209_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3248' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:502$210_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3249' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:502$210_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3250' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:524$211_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3251' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:524$211_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3252' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:540$212_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3253' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:540$212_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3254' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:559$213_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3255' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:559$213_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3256' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:580$214_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3257' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:580$214_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3258' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:600$215_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3259' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:600$215_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3260' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:622$216_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3261' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:622$216_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3262' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:638$217_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3263' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:638$217_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3264' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:655$218_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3265' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:655$218_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3266' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:675$219_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3267' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:675$219_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3268' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:695$220_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3269' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:695$220_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3270' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:716$221_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3271' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:716$221_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3272' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:733$222_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3273' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:733$222_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3274' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:752$223_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3275' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:752$223_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3276' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:768$224_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3277' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:768$224_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3278' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:784$225_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3279' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:784$225_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3280' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:803$226_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3281' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:803$226_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3282' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:820$227_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3283' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:820$227_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3284' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:838$228_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3285' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:838$228_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3286' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$229_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3287' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:854$229_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3288' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:860$230_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3289' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:860$230_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3290' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$231_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3291' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:861$231_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3292' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:867$232_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3293' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:867$232_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3294' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$233_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3295' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:868$233_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3296' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:869$234_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3297' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:869$234_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3298' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:872$235_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3299' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:872$235_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3300' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:874$236_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3301' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:874$236_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3302' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:877$237_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3303' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:877$237_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3304' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$238_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3305' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$238_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3306' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$239_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3307' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:879$239_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3308' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:881$240_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3309' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:881$240_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3310' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$241_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3311' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:889$241_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3312' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$242_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3313' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:891$242_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3314' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$243_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3315' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:893$243_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3316' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:907$244_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3317' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:907$244_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3318' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:923$245_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3319' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:923$245_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3320' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:925$246_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3321' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:925$246_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3322' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$247_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3323' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:929$247_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3324' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$248_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3325' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:931$248_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3326' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$249_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3327' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:937$249_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3328' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:939$250_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3329' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:939$250_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3330' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$251_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3331' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:944$251_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3332' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:945$252_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3333' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:945$252_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3334' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:946$253_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3335' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:946$253_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3336' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$254_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3337' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:947$254_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3338' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:949$255_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3339' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:949$255_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3340' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:955$256_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3341' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:955$256_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3342' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$257_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3343' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:959$257_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3344' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$258_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3345' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:962$258_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3346' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$259_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3347' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:965$259_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3348' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$260_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3349' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:968$260_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3350' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:972$261_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3351' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:972$261_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3352' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$262_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3353' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:974$262_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3354' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:978$263_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3355' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:978$263_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3356' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:981$264_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3357' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:981$264_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3358' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:984$265_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3359' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:984$265_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3360' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:987$266_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3361' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:987$266_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3362' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:990$267_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3363' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:990$267_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3364' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:997$268_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3365' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:997$268_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3366' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1000$269_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3367' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1000$269_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3368' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1003$270_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3369' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1003$270_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3370' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1006$271_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3371' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1006$271_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3372' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1010$272_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3373' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1010$272_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3374' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1012$273_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3375' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1012$273_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3376' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1016$274_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3377' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1016$274_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3378' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1018$275_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3379' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1018$275_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3380' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1020$276_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3381' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1020$276_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3382' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1024$277_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3383' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1024$277_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3384' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1027$278_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3385' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1027$278_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3386' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1030$279_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3387' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1030$279_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3388' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1036$280_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3389' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1036$280_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3390' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$281_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3391' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1039$281_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3392' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1042$282_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3393' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1042$282_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3394' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1045$283_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3395' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1045$283_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3396' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1048$284_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3397' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1048$284_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3398' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1053$285_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3399' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1053$285_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3400' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$286_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3401' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1057$286_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3402' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1059$287_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3403' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1059$287_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3404' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1069$288_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3405' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1069$288_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3406' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1072$289_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3407' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1072$289_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3408' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1084$290_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3409' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1084$290_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3410' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1085$291_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3411' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1085$291_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3412' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1086$292_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3413' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1086$292_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3414' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1087$293_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3415' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1087$293_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3416' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1095$294_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3417' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1095$294_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3418' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1096$295_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3419' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1096$295_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3420' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1097$296_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3421' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1097$296_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3422' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1098$297_CHECK' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3423' with global clock.
Creating register for signal `\hyperram.$formal$hyperram.v:1098$297_EN' using process `\hyperram.$proc$hyperram.v:396$393'.
  created $ff cell `$procdff$3424' with global clock.
Creating register for signal `\hyperram.\rwds_r' using process `\hyperram.$proc$hyperram.v:277$364'.
  created $dff cell `$procdff$3425' with negative edge clock.
Creating register for signal `\hyperram.\rwds_2x_latency_r' using process `\hyperram.$proc$hyperram.v:277$364'.
  created $dff cell `$procdff$3426' with negative edge clock.
Creating register for signal `\hyperram.\read_cnt_r' using process `\hyperram.$proc$hyperram.v:277$364'.
  created $dff cell `$procdff$3427' with negative edge clock.
Creating register for signal `\hyperram.\bus_clk_r' using process `\hyperram.$proc$hyperram.v:277$364'.
  created $dff cell `$procdff$3428' with negative edge clock.
Creating register for signal `\hyperram.\datar_r' using process `\hyperram.$proc$hyperram.v:277$364'.
  created $dff cell `$procdff$3429' with negative edge clock.
Creating register for signal `\hyperram.\tcsh_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\hyperram.\tpre_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\hyperram.\tacc_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\hyperram.\tpost_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\hyperram.\trmax_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\hyperram.\fixed_latency_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\hyperram.\double_latency_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\hyperram.\dataw_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\hyperram.\CA_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\hyperram.\sel_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\hyperram.\busy_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\hyperram.\read_timeout_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\hyperram.\bus_state_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\hyperram.\valid_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\hyperram.\cycle_cnt_r' using process `\hyperram.$proc$hyperram.v:116$317'.
  created $dff cell `$procdff$3444' with positive edge clock.

2.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `hyperram.$proc$hyperram.v:0$1848'.
Removing empty process `hyperram.$proc$hyperram.v:0$1846'.
Removing empty process `hyperram.$proc$hyperram.v:0$1844'.
Removing empty process `hyperram.$proc$hyperram.v:0$1842'.
Removing empty process `hyperram.$proc$hyperram.v:0$1840'.
Removing empty process `hyperram.$proc$hyperram.v:0$1838'.
Removing empty process `hyperram.$proc$hyperram.v:0$1836'.
Removing empty process `hyperram.$proc$hyperram.v:0$1834'.
Removing empty process `hyperram.$proc$hyperram.v:0$1832'.
Removing empty process `hyperram.$proc$hyperram.v:0$1830'.
Removing empty process `hyperram.$proc$hyperram.v:0$1828'.
Removing empty process `hyperram.$proc$hyperram.v:0$1826'.
Removing empty process `hyperram.$proc$hyperram.v:0$1824'.
Removing empty process `hyperram.$proc$hyperram.v:0$1822'.
Removing empty process `hyperram.$proc$hyperram.v:0$1820'.
Removing empty process `hyperram.$proc$hyperram.v:0$1818'.
Removing empty process `hyperram.$proc$hyperram.v:0$1816'.
Removing empty process `hyperram.$proc$hyperram.v:0$1814'.
Removing empty process `hyperram.$proc$hyperram.v:0$1812'.
Removing empty process `hyperram.$proc$hyperram.v:0$1810'.
Removing empty process `hyperram.$proc$hyperram.v:0$1808'.
Removing empty process `hyperram.$proc$hyperram.v:0$1806'.
Removing empty process `hyperram.$proc$hyperram.v:0$1804'.
Removing empty process `hyperram.$proc$hyperram.v:0$1802'.
Removing empty process `hyperram.$proc$hyperram.v:0$1800'.
Removing empty process `hyperram.$proc$hyperram.v:0$1798'.
Removing empty process `hyperram.$proc$hyperram.v:0$1796'.
Removing empty process `hyperram.$proc$hyperram.v:0$1794'.
Removing empty process `hyperram.$proc$hyperram.v:0$1792'.
Removing empty process `hyperram.$proc$hyperram.v:0$1790'.
Removing empty process `hyperram.$proc$hyperram.v:0$1788'.
Removing empty process `hyperram.$proc$hyperram.v:0$1786'.
Removing empty process `hyperram.$proc$hyperram.v:0$1784'.
Removing empty process `hyperram.$proc$hyperram.v:0$1782'.
Removing empty process `hyperram.$proc$hyperram.v:0$1780'.
Removing empty process `hyperram.$proc$hyperram.v:0$1778'.
Removing empty process `hyperram.$proc$hyperram.v:0$1776'.
Removing empty process `hyperram.$proc$hyperram.v:0$1774'.
Removing empty process `hyperram.$proc$hyperram.v:0$1772'.
Removing empty process `hyperram.$proc$hyperram.v:0$1770'.
Removing empty process `hyperram.$proc$hyperram.v:0$1768'.
Removing empty process `hyperram.$proc$hyperram.v:0$1766'.
Removing empty process `hyperram.$proc$hyperram.v:0$1764'.
Removing empty process `hyperram.$proc$hyperram.v:0$1762'.
Removing empty process `hyperram.$proc$hyperram.v:0$1760'.
Removing empty process `hyperram.$proc$hyperram.v:0$1758'.
Removing empty process `hyperram.$proc$hyperram.v:0$1756'.
Removing empty process `hyperram.$proc$hyperram.v:0$1754'.
Removing empty process `hyperram.$proc$hyperram.v:0$1752'.
Removing empty process `hyperram.$proc$hyperram.v:0$1750'.
Removing empty process `hyperram.$proc$hyperram.v:0$1748'.
Removing empty process `hyperram.$proc$hyperram.v:0$1746'.
Removing empty process `hyperram.$proc$hyperram.v:0$1744'.
Removing empty process `hyperram.$proc$hyperram.v:0$1742'.
Removing empty process `hyperram.$proc$hyperram.v:0$1740'.
Removing empty process `hyperram.$proc$hyperram.v:0$1738'.
Removing empty process `hyperram.$proc$hyperram.v:0$1736'.
Removing empty process `hyperram.$proc$hyperram.v:0$1734'.
Removing empty process `hyperram.$proc$hyperram.v:0$1732'.
Removing empty process `hyperram.$proc$hyperram.v:0$1730'.
Removing empty process `hyperram.$proc$hyperram.v:0$1728'.
Removing empty process `hyperram.$proc$hyperram.v:0$1726'.
Removing empty process `hyperram.$proc$hyperram.v:0$1724'.
Removing empty process `hyperram.$proc$hyperram.v:0$1722'.
Removing empty process `hyperram.$proc$hyperram.v:0$1720'.
Removing empty process `hyperram.$proc$hyperram.v:0$1718'.
Removing empty process `hyperram.$proc$hyperram.v:0$1716'.
Removing empty process `hyperram.$proc$hyperram.v:0$1714'.
Removing empty process `hyperram.$proc$hyperram.v:0$1712'.
Removing empty process `hyperram.$proc$hyperram.v:0$1710'.
Removing empty process `hyperram.$proc$hyperram.v:0$1708'.
Removing empty process `hyperram.$proc$hyperram.v:0$1706'.
Removing empty process `hyperram.$proc$hyperram.v:0$1704'.
Removing empty process `hyperram.$proc$hyperram.v:0$1702'.
Removing empty process `hyperram.$proc$hyperram.v:0$1700'.
Removing empty process `hyperram.$proc$hyperram.v:0$1698'.
Removing empty process `hyperram.$proc$hyperram.v:0$1696'.
Removing empty process `hyperram.$proc$hyperram.v:0$1694'.
Removing empty process `hyperram.$proc$hyperram.v:0$1692'.
Removing empty process `hyperram.$proc$hyperram.v:0$1690'.
Removing empty process `hyperram.$proc$hyperram.v:0$1688'.
Removing empty process `hyperram.$proc$hyperram.v:0$1686'.
Removing empty process `hyperram.$proc$hyperram.v:0$1684'.
Removing empty process `hyperram.$proc$hyperram.v:0$1682'.
Removing empty process `hyperram.$proc$hyperram.v:0$1680'.
Removing empty process `hyperram.$proc$hyperram.v:0$1678'.
Removing empty process `hyperram.$proc$hyperram.v:0$1676'.
Removing empty process `hyperram.$proc$hyperram.v:0$1674'.
Removing empty process `hyperram.$proc$hyperram.v:0$1672'.
Removing empty process `hyperram.$proc$hyperram.v:0$1670'.
Removing empty process `hyperram.$proc$hyperram.v:0$1668'.
Removing empty process `hyperram.$proc$hyperram.v:0$1666'.
Removing empty process `hyperram.$proc$hyperram.v:0$1664'.
Removing empty process `hyperram.$proc$hyperram.v:0$1662'.
Removing empty process `hyperram.$proc$hyperram.v:0$1660'.
Removing empty process `hyperram.$proc$hyperram.v:0$1658'.
Removing empty process `hyperram.$proc$hyperram.v:0$1656'.
Removing empty process `hyperram.$proc$hyperram.v:0$1654'.
Removing empty process `hyperram.$proc$hyperram.v:0$1652'.
Removing empty process `hyperram.$proc$hyperram.v:0$1648'.
Removing empty process `hyperram.$proc$hyperram.v:0$1645'.
Removing empty process `hyperram.$proc$hyperram.v:382$1644'.
Found and cleaned up 89 empty switches in `\hyperram.$proc$hyperram.v:396$393'.
Removing empty process `hyperram.$proc$hyperram.v:396$393'.
Found and cleaned up 3 empty switches in `\hyperram.$proc$hyperram.v:342$391'.
Removing empty process `hyperram.$proc$hyperram.v:342$391'.
Found and cleaned up 7 empty switches in `\hyperram.$proc$hyperram.v:277$364'.
Removing empty process `hyperram.$proc$hyperram.v:277$364'.
Found and cleaned up 15 empty switches in `\hyperram.$proc$hyperram.v:116$317'.
Removing empty process `hyperram.$proc$hyperram.v:116$317'.
Found and cleaned up 3 empty switches in `\hyperram.$proc$hyperram.v:83$298'.
Removing empty process `hyperram.$proc$hyperram.v:83$298'.
Cleaned up 117 empty switches.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.
<suppressed ~66 debug messages>

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 2 unused cells and 986 unused wires.
<suppressed ~8 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module hyperram...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.
<suppressed ~3 debug messages>

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~2199 debug messages>
Removed a total of 733 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2170: \rst_i -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~229 debug messages>

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hyperram.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~308 debug messages>
Removed a total of 103 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 838 unused wires.
<suppressed ~2 debug messages>

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.

2.7.8. Rerunning OPT passes. (Maybe there is more to do..)

2.7.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hyperram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~188 debug messages>

2.7.10. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hyperram.
Performed a total of 0 changes.

2.7.11. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
Removed a total of 0 cells.

2.7.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..

2.7.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.

2.7.14. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$299 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$299 ($sub).
Removed top 25 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$299 ($sub).
Removed top 27 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:89$300 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:89$300 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:89$300 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:89$301 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$303 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:91$305 ($sub).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:91$306 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:97$309 ($mux).
Removed top 26 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:99$314 ($mux).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:143$319 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:143$319 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:172$329 ($ge).
Removed top 28 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:172$331 ($mux).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:174$332 ($ge).
Removed top 27 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:174$334 ($mux).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:221$341 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:221$341 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:221$341 ($sub).
Removed top 2 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:270$355 ($ne).
Removed top 30 bits (of 32) from port B of cell hyperram.$lt$hyperram.v:270$360 ($lt).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:287$366 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:287$367 ($mux).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:297$368 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:312$374 ($sub).
Removed top 29 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:312$374 ($sub).
Removed top 31 bits (of 32) from port A of cell hyperram.$not$hyperram.v:335$386 ($not).
Removed top 31 bits (of 32) from mux cell hyperram.$ternary$hyperram.v:335$387 ($mux).
Removed top 1 bits (of 3) from port B of cell hyperram.$ne$hyperram.v:338$388 ($ne).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$786 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$786 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$787 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$787 ($and).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:412$801 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:415$804 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:418$807 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:421$810 ($gt).
Removed top 29 bits (of 32) from port B of cell hyperram.$gt$hyperram.v:424$813 ($gt).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:437$826 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:454$840 ($eq).
Removed top 1 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:455$842 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:493$886 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:494$888 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:551$960 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:552$962 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:591$1011 ($eq).
Removed top 3 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:592$1013 ($eq).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:593$1015 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:665$1103 ($eq).
Removed top 2 bits (of 5) from port B of cell hyperram.$eq$hyperram.v:726$1181 ($eq).
Removed top 16 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:762$1224 ($eq).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:860$1339 ($ge).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:861$1340 ($ge).
Removed top 29 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:871$1349 ($ge).
Removed top 30 bits (of 32) from port B of cell hyperram.$ge$hyperram.v:876$1352 ($ge).
Removed top 2 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:879$1354 ($eq).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:894$1364 ($mul).
Removed top 22 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:894$1364 ($mul).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$1365 ($shiftx).
Removed top 21 bits (of 32) from port B of cell hyperram.$shiftx$hyperram.v:0$1369 ($shiftx).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1433 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1433 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$and$hyperram.v:0$1449 ($and).
Removed top 31 bits (of 32) from port Y of cell hyperram.$and$hyperram.v:0$1449 ($and).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:997$1469 ($add).
Removed top 25 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:997$1469 ($add).
Removed top 25 bits (of 32) from port B of cell hyperram.$eq$hyperram.v:997$1470 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1002$1484 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1002$1486 ($eq).
Removed top 3 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1003$1488 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1005$1493 ($eq).
Removed top 5 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1006$1497 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1008$1504 ($eq).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1010$1506 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1010$1506 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1010$1507 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:1010$1507 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1010$1507 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1010$1508 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1010$1508 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:1010$1509 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1010$1509 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:1010$1509 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1010$1511 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$add$hyperram.v:1012$1513 ($add).
Removed top 30 bits (of 32) from port Y of cell hyperram.$add$hyperram.v:1012$1513 ($add).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1012$1514 ($mul).
Removed top 30 bits (of 32) from port B of cell hyperram.$mul$hyperram.v:1012$1514 ($mul).
Removed top 28 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1012$1514 ($mul).
Removed top 28 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1012$1515 ($mul).
Removed top 24 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1012$1515 ($mul).
Removed top 24 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:1012$1516 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1012$1516 ($sub).
Removed top 23 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:1012$1516 ($sub).
Removed top 31 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1012$1518 ($sub).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1015$1524 ($eq).
Removed top 30 bits (of 32) from port A of cell hyperram.$mul$hyperram.v:1016$1528 ($mul).
Removed top 25 bits (of 32) from port Y of cell hyperram.$mul$hyperram.v:1016$1528 ($mul).
Removed top 25 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:1016$1529 ($sub).
Removed top 30 bits (of 32) from port B of cell hyperram.$sub$hyperram.v:1016$1529 ($sub).
Removed top 24 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:1016$1529 ($sub).
Removed top 1 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1018$1531 ($eq).
Removed top 4 bits (of 6) from port B of cell hyperram.$eq$hyperram.v:1024$1541 ($eq).
Removed top 1 bits (of 4) from port B of cell hyperram.$eq$hyperram.v:436$1629 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$eq$hyperram.v:1071$1630 ($eq).
Removed top 1 bits (of 3) from port B of cell hyperram.$procmux$2534_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell hyperram.$procmux$2566_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell hyperram.$procmux$2637_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell hyperram.$procmux$2854 ($mux).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$303 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$303 ($sub).
Removed top 26 bits (of 32) from port Y of cell hyperram.$sub$hyperram.v:91$305 ($sub).
Removed top 26 bits (of 32) from port A of cell hyperram.$sub$hyperram.v:91$305 ($sub).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:287$366 ($not).
Removed top 31 bits (of 32) from port Y of cell hyperram.$not$hyperram.v:335$386 ($not).
Removed top 1 bits (of 7) from port Y of cell hyperram.$sub$hyperram.v:89$299 ($sub).
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:1010$1506_Y.
Removed top 30 bits (of 32) from wire hyperram.$add$hyperram.v:1012$1513_Y.
Removed top 25 bits (of 32) from wire hyperram.$add$hyperram.v:997$1469_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1431_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$1433_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$786_Y.
Removed top 31 bits (of 32) from wire hyperram.$and$hyperram.v:0$787_Y.
Removed top 31 bits (of 32) from wire hyperram.$extend$hyperram.v:335$385_Y.
Removed top 31 bits (of 32) from wire hyperram.$logic_not$hyperram.v:1010$1510_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:1010$1507_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:1010$1508_Y.
Removed top 28 bits (of 32) from wire hyperram.$mul$hyperram.v:1012$1514_Y.
Removed top 24 bits (of 32) from wire hyperram.$mul$hyperram.v:1012$1515_Y.
Removed top 25 bits (of 32) from wire hyperram.$mul$hyperram.v:1016$1528_Y.
Removed top 22 bits (of 32) from wire hyperram.$mul$hyperram.v:894$1364_Y.
Removed top 31 bits (of 32) from wire hyperram.$not$hyperram.v:287$366_Y.
Removed top 2 bits (of 3) from wire hyperram.$procmux$2854_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:143$319_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:221$341_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:89$299_Y.
Removed top 26 bits (of 32) from wire hyperram.$sub$hyperram.v:91$303_Y.
Removed top 27 bits (of 32) from wire hyperram.$ternary$hyperram.v:174$334_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:89$301_Y.
Removed top 26 bits (of 32) from wire hyperram.$ternary$hyperram.v:97$309_Y.

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.
<suppressed ~4 debug messages>

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== hyperram ===

   Number of wires:               1058
   Number of wire bits:           2838
   Number of public wires:          59
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1139
     $add                            3
     $and                            1
     $assert                        68
     $assume                         4
     $cover                         28
     $dff                           20
     $eq                            71
     $ff                           182
     $ge                             6
     $gt                             5
     $initstate                      1
     $logic_and                    231
     $logic_not                     32
     $logic_or                      19
     $lt                             1
     $mul                            6
     $mux                          410
     $ne                             8
     $not                            9
     $pmux                          13
     $reduce_bool                    5
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

2.13. Executing CHECK pass (checking for obvious problems).
Checking module hyperram...
Found and reported 0 problems.

3. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

4. Executing CLK2FFLOGIC pass (convert clocked FFs to generic $ff cells).
Replacing hyperram.$procdff$3425 ($dff): CLK=\clk_i, D=$0\rwds_r[0:0], Q=\rwds_r
Replacing hyperram.$procdff$3426 ($dff): CLK=\clk_i, D=$0\rwds_2x_latency_r[0:0], Q=\rwds_2x_latency_r
Replacing hyperram.$procdff$3427 ($dff): CLK=\clk_i, D=$0\read_cnt_r[2:0], Q=\read_cnt_r
Replacing hyperram.$procdff$3428 ($dff): CLK=\clk_i, D=$0\bus_clk_r[0:0], Q=\bus_clk_r
Replacing hyperram.$procdff$3429 ($dff): CLK=\clk_i, D=$0\datar_r[31:0], Q=\datar_r
Replacing hyperram.$procdff$3430 ($dff): CLK=\clk_i, D=$0\tcsh_r[3:0], Q=\tcsh_r
Replacing hyperram.$procdff$3431 ($dff): CLK=\clk_i, D=$0\tpre_r[3:0], Q=\tpre_r
Replacing hyperram.$procdff$3432 ($dff): CLK=\clk_i, D=$0\tacc_r[3:0], Q=\tacc_r
Replacing hyperram.$procdff$3433 ($dff): CLK=\clk_i, D=$0\tpost_r[3:0], Q=\tpost_r
Replacing hyperram.$procdff$3434 ($dff): CLK=\clk_i, D=$0\trmax_r[4:0], Q=\trmax_r
Replacing hyperram.$procdff$3435 ($dff): CLK=\clk_i, D=$0\fixed_latency_r[0:0], Q=\fixed_latency_r
Replacing hyperram.$procdff$3436 ($dff): CLK=\clk_i, D=$0\double_latency_r[0:0], Q=\double_latency_r
Replacing hyperram.$procdff$3437 ($dff): CLK=\clk_i, D=$0\dataw_r[31:0], Q=\dataw_r
Replacing hyperram.$procdff$3438 ($dff): CLK=\clk_i, D=$0\CA_r[47:0], Q=\CA_r
Replacing hyperram.$procdff$3439 ($dff): CLK=\clk_i, D=$0\sel_r[3:0], Q=\sel_r
Replacing hyperram.$procdff$3440 ($dff): CLK=\clk_i, D=$0\busy_r[0:0], Q=\busy_r
Replacing hyperram.$procdff$3441 ($dff): CLK=\clk_i, D=$0\read_timeout_r[0:0], Q=\read_timeout_r
Replacing hyperram.$procdff$3442 ($dff): CLK=\clk_i, D=$0\bus_state_r[2:0], Q=\bus_state_r
Replacing hyperram.$procdff$3443 ($dff): CLK=\clk_i, D=$0\valid_r[0:0], Q=\valid_r
Replacing hyperram.$procdff$3444 ($dff): CLK=\clk_i, D=$0\cycle_cnt_r[5:0], Q=\cycle_cnt_r

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 265 unused cells and 285 unused wires.
<suppressed ~266 debug messages>

6. Executing SETUNDEF pass (replace undef values with defined constants).

7. Executing OPT pass (performing simple optimizations).

7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module hyperram.

7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hyperram'.
<suppressed ~123 debug messages>
Removed a total of 41 cells.

7.3. Executing OPT_DFF pass (perform DFF optimizations).

7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hyperram..
Removed 7 unused cells and 48 unused wires.
<suppressed ~8 debug messages>

7.5. Finished fast OPT passes.

8. Executing CHECK pass (checking for obvious problems).
Checking module hyperram...
Found and reported 0 problems.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \hyperram

9.2. Analyzing design hierarchy..
Top module:  \hyperram
Removed 0 unused modules.
Module hyperram directly or indirectly contains formal properties -> setting "keep" attribute.

10. Executing RTLIL backend.
Output filename: ../model/design.il

End of script. Logfile hash: 26c6fba880, CPU: user 3.75s system 0.02s, MEM: 21.53 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 19% 7x opt_clean (0 sec), 16% 2x hierarchy (0 sec), ...
