Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : mitchell_multiplier
Version: T-2022.03-SP5
Date   : Wed Jun  5 15:19:26 2024
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          0.45
  Critical Path Slack:          -0.45
  Critical Path Clk Period:      0.00
  Total Negative Slack:         -9.08
  No. of Violating Paths:       21.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                220
  Buf/Inv Cell Count:              37
  Buf Cell Count:                   8
  Inv Cell Count:                  29
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       220
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      216.258000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             21.812000
  Total Buffer Area:             6.38
  Total Inverter Area:          15.43
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               216.258000
  Design Area:             216.258000


  Design Rules
  -----------------------------------
  Total Number of Nets:           237
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: kamino.ceid.upatras.gr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.31
  Logic Optimization:                  5.30
  Mapping Optimization:                3.59
  -----------------------------------------
  Overall Compile Time:               11.25
  Overall Compile Wall Clock Time:    11.75

  --------------------------------------------------------------------

  Design  WNS: 0.45  TNS: 9.08  Number of Violating Paths: 21


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
