   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"procotol.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.NVIC_ClearPendingIRQ,"ax",%progbits
  19              		.align	2
  20              		.thumb
  21              		.thumb_func
  23              	NVIC_ClearPendingIRQ:
  24              	.LFB52:
  25              		.file 1 "C:\\Microsemi\\SoftConsole_v4.0\\CMSIS\\V4.3\\Include/core_cm3.h"
   1:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /**************************************************************************//**
   2:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @file     core_cm3.h
   3:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @version  V4.10
   5:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @date     18. March 2015
   6:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *
   7:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  * @note
   8:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *
   9:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
  10:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
  11:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  12:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    All rights reserved.
  13:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    Redistribution and use in source and binary forms, with or without
  14:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    modification, are permitted provided that the following conditions are met:
  15:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Redistributions of source code must retain the above copyright
  16:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      notice, this list of conditions and the following disclaimer.
  17:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Redistributions in binary form must reproduce the above copyright
  18:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      notice, this list of conditions and the following disclaimer in the
  19:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      documentation and/or other materials provided with the distribution.
  20:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      to endorse or promote products derived from this software without
  22:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      specific prior written permission.
  23:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    *
  24:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    ---------------------------------------------------------------------------*/
  36:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  37:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  38:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined ( __ICCARM__ )
  39:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
  41:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  42:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  43:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORE_CM3_H_GENERIC
  44:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  45:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
  46:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  extern "C" {
  47:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
  48:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  49:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  52:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  54:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  55:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Unions are used for effective representation of core registers.
  57:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  58:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****      Function-like macros are used to allow more efficient code.
  60:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
  61:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  62:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  63:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
  64:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                 CMSIS definitions
  65:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
  66:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup Cortex_M3
  67:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
  68:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
  69:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  70:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*  CMSIS CM3 definitions */
  71:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | \
  74:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  76:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORTEX_M                (0x03)                                   /*!< Cortex-M Core      
  77:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  78:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  79:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if   defined ( __CC_ARM )
  80:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static __inline
  83:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  84:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __GNUC__ )
  85:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  88:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  89:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
  90:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  93:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  94:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TMS470__ )
  95:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
  97:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
  98:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TASKING__ )
  99:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
 102:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 103:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __CSMC__ )
 104:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __packed
 105:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define __STATIC_INLINE  static inline
 108:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 109:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 110:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 111:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
 112:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     This core does not support an FPU at all
 113:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 114:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __FPU_USED       0
 115:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 116:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined ( __CC_ARM )
 117:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __TARGET_FPU_VFP
 118:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 119:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 120:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 121:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __GNUC__ )
 122:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 123:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 124:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 125:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 126:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __ICCARM__ )
 127:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __ARMVFP__
 128:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 129:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 130:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 131:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TMS470__ )
 132:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __TI__VFP_SUPPORT____
 133:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 134:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 135:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 136:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __TASKING__ )
 137:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if defined __FPU_VFP__
 138:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 140:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 141:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 142:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 143:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 145:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 146:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 147:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <stdint.h>                      /* standard types definitions                      */
 148:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 149:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 150:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 151:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 152:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
 153:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 154:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 155:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 156:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 157:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CMSIS_GENERIC
 158:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 159:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 160:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 161:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 162:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 163:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  extern "C" {
 164:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 165:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 166:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* check device defines and use defaults */
 167:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 168:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __CM3_REV
 169:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __CM3_REV               0x0200
 170:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 171:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 172:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 173:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __MPU_PRESENT
 174:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __MPU_PRESENT             0
 175:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 176:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 177:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 178:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 179:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __NVIC_PRIO_BITS          4
 180:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 181:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 182:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 183:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 184:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #define __Vendor_SysTickConfig    0
 185:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 186:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #endif
 187:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 188:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 189:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 190:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /**
 191:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 192:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 193:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 194:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \li to specify the access to peripheral variables.
 195:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 196:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 197:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #ifdef __cplusplus
 198:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 199:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 200:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 201:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 202:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 203:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 204:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 205:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group Cortex_M3 */
 206:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 207:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 208:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 209:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
 210:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                 Register Abstraction
 211:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Core Register contain:
 212:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Register
 213:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core NVIC Register
 214:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SCB Register
 215:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SysTick Register
 216:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Debug Register
 217:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core MPU Register
 218:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
 219:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 220:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 221:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
 222:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 223:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
 224:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 225:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief  Core Register type definitions.
 226:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 227:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 228:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 229:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 230:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 231:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 232:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 233:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 234:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 235:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 236:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 237:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 238:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 239:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 240:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 241:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 242:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 243:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } APSR_Type;
 244:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 245:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* APSR Register Definitions */
 246:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_N_Pos                         31                                             /*!< APSR
 247:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 248:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 249:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Z_Pos                         30                                             /*!< APSR
 250:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 251:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 252:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_C_Pos                         29                                             /*!< APSR
 253:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 254:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 255:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_V_Pos                         28                                             /*!< APSR
 256:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 257:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 258:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Q_Pos                         27                                             /*!< APSR
 259:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 260:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 261:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 262:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 263:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 264:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 265:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 266:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 267:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 268:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 269:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 270:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 271:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 272:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } IPSR_Type;
 273:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 274:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* IPSR Register Definitions */
 275:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define IPSR_ISR_Pos                        0                                             /*!< IPSR
 276:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 277:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 278:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 279:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 280:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 281:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 282:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 283:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 284:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 285:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 286:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 287:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 288:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 289:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } xPSR_Type;
 297:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 298:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* xPSR Register Definitions */
 299:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_N_Pos                         31                                             /*!< xPSR
 300:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 301:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 302:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Z_Pos                         30                                             /*!< xPSR
 303:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 304:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 305:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_C_Pos                         29                                             /*!< xPSR
 306:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 307:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 308:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_V_Pos                         28                                             /*!< xPSR
 309:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 310:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 311:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Q_Pos                         27                                             /*!< xPSR
 312:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 313:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 314:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_IT_Pos                        25                                             /*!< xPSR
 315:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 316:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 317:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_T_Pos                         24                                             /*!< xPSR
 318:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 319:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 320:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_ISR_Pos                        0                                             /*!< xPSR
 321:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 322:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 323:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 324:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 325:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 326:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef union
 327:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 328:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   struct
 329:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 330:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 331:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 332:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved                           */
 333:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } CONTROL_Type;
 336:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 337:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* CONTROL Register Definitions */
 338:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_SPSEL_Pos                   1                                             /*!< CONT
 339:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 340:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 341:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_nPRIV_Pos                   0                                             /*!< CONT
 342:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 343:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 344:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_CORE */
 345:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 346:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 347:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
 348:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 349:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the NVIC Registers
 350:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 351:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 352:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 353:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 354:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 355:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 356:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 357:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 358:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[24];
 359:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 360:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RSERVED1[24];
 361:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 362:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[24];
 363:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 364:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[24];
 365:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 366:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[56];
 367:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 368:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[644];
 369:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 370:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }  NVIC_Type;
 371:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 372:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 373:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 374:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 375:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 376:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_NVIC */
 377:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 378:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 379:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 380:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 381:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Control Block Registers
 382:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 383:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 385:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Control Block (SCB).
 386:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 387:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 388:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 389:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 390:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 391:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 392:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 393:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 394:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 395:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 397:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 398:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 399:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 400:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 401:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 402:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 403:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 404:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 405:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 406:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 407:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 408:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[5];
 409:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 410:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SCB_Type;
 411:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 412:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB CPUID Register Definitions */
 413:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 414:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 415:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 416:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 417:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 418:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 419:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 420:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 421:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 422:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 423:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 424:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 425:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 426:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 427:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 428:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 429:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 430:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 431:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 432:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 433:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 434:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 435:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 436:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 437:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 438:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 439:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 440:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 441:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 442:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 443:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 444:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 445:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 446:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 447:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 448:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 449:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 450:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 451:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 452:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 453:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 454:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 455:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 456:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 457:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 458:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 459:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 460:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__CM3_REV < 0x0201)                   /* core r2p1 */
 461:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29                                             /*!< SCB 
 462:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 463:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 464:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 465:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 466:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 467:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 468:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 469:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 470:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 471:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 475:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 478:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 481:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 484:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 487:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 490:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 492:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 493:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB System Control Register Definitions */
 494:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 497:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 500:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 501:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 503:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Configuration Control Register Definitions */
 504:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 507:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 510:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 511:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 513:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 516:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 519:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 521:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 522:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 523:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 526:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 529:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 532:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 535:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 538:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 541:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 544:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 547:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 549:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 550:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 553:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 556:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 558:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 559:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 561:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 562:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 564:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 565:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 568:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 569:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 572:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 574:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 575:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Hard Fault Status Registers Definitions */
 576:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 579:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 582:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 585:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 586:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 589:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 592:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 595:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 598:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 600:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 601:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SCB */
 602:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 603:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 604:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 605:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 606:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 608:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 609:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 610:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 612:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 613:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 614:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 615:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
 617:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 618:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #else
 619:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 620:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
 621:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SCnSCB_Type;
 622:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 623:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 624:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 625:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 626:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 627:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Auxiliary Control Register Definitions */
 628:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 629:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 630:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 631:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 632:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 633:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 634:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 635:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 636:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 637:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 638:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 639:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 640:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 641:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 642:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 643:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the System Timer Registers.
 644:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 645:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 646:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 647:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the System Timer (SysTick).
 648:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 649:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 650:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 651:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 652:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 653:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 654:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 655:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } SysTick_Type;
 656:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 657:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Control / Status Register Definitions */
 658:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 659:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 660:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 661:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 662:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 663:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 664:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 665:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 666:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 667:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 668:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 669:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 670:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Reload Register Definitions */
 671:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 672:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 673:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 674:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Current Register Definitions */
 675:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 676:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 677:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 678:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* SysTick Calibration Register Definitions */
 679:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 680:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 681:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 682:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 683:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 684:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 685:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 686:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 687:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 688:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_SysTick */
 689:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 690:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 691:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 692:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 693:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 694:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 695:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 696:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 697:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 698:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 699:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 700:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 701:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  union
 702:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   {
 703:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 704:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 705:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 706:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 707:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[864];
 708:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 709:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[15];
 710:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 711:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[15];
 712:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 713:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[29];
 714:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 715:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 716:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 717:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[43];
 718:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 719:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 720:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[6];
 721:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 722:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 723:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 724:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 725:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 726:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 727:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 728:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 729:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 730:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 731:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 732:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 733:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } ITM_Type;
 734:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 735:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 736:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 737:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 738:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 739:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Trace Control Register Definitions */
 740:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 741:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 742:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 743:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 744:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 745:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 746:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 747:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 748:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 749:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 750:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 751:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 752:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 753:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 754:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 755:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 756:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 757:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 758:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 759:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 760:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 761:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 762:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 763:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 764:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 765:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 766:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 767:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Write Register Definitions */
 768:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 769:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 770:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 771:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Read Register Definitions */
 772:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 773:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 774:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 775:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 776:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 777:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 778:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 779:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ITM Lock Status Register Definitions */
 780:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 781:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 782:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 783:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 784:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 785:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 786:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 787:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 788:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 789:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 790:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 791:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 792:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 793:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 794:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 795:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 796:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 797:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 798:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 799:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 800:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 801:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 802:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 803:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 804:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 805:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 806:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 807:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 808:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 809:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 810:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 811:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 812:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 813:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[1];
 814:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 815:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 816:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 817:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[1];
 818:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 819:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 820:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 821:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[1];
 822:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 823:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 824:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 825:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } DWT_Type;
 826:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 827:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Control Register Definitions */
 828:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 829:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 830:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 831:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 832:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 833:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 834:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 835:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 836:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 837:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 838:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 839:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 840:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 841:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 842:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 843:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 844:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 845:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 846:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 847:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 848:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 849:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 850:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 851:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 852:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 853:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 854:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 855:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 856:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 857:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 858:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 859:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 860:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 861:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 862:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 863:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 864:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 865:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 866:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 867:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 868:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 869:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 870:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 871:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 872:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 873:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 874:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 875:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 876:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 877:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 878:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 879:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 880:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 881:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 882:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT CPI Count Register Definitions */
 883:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 884:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 885:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 886:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 887:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 888:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 889:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 890:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Sleep Count Register Definitions */
 891:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 892:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 893:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 894:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT LSU Count Register Definitions */
 895:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 896:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 897:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 898:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 899:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 900:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 901:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 902:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 903:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 904:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 905:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 906:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* DWT Comparator Function Register Definitions */
 907:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 908:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 909:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 910:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 911:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 912:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 913:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 914:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 915:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 916:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 917:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 918:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 919:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 920:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 921:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 922:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 923:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 924:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 925:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 926:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 927:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 928:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 929:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 930:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 931:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 932:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 933:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 934:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 935:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 936:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 937:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
 938:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 939:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 940:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
 941:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 942:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 943:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 944:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
 945:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
 946:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
 947:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 948:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 949:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED0[2];
 950:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 951:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED1[55];
 952:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 953:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED2[131];
 954:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 955:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 956:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 957:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED3[759];
 958:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 959:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 960:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 961:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED4[1];
 962:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 963:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 964:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 965:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED5[39];
 966:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 967:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 968:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****        uint32_t RESERVED7[8];
 969:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 970:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 971:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } TPI_Type;
 972:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 973:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 974:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 975:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
 976:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 977:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
 978:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 979:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
 980:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 981:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
 982:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 983:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 984:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 985:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 986:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 987:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 988:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 989:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 990:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 991:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 992:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
 993:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 994:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
 995:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 996:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 997:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
 998:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
 999:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1000:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1001:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI TRIGGER Register Definitions */
1002:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1003:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1004:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1005:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1006:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1009:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1011:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1012:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1015:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1017:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1018:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1019:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1020:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1021:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1022:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1023:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1024:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1025:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1026:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1027:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1028:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1029:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1030:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1031:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1032:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1033:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1034:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1035:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1036:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1037:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1038:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1039:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1040:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1041:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1042:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1043:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1044:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1045:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1046:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1047:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1048:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1049:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1050:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1051:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1052:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1053:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1054:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1055:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1056:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1057:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1058:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1059:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1060:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1061:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI DEVID Register Definitions */
1062:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1063:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1064:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1065:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1066:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1067:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1068:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1069:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1070:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1071:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1072:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1073:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1074:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1075:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1076:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1077:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1078:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1079:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1080:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1081:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1082:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1083:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1084:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1085:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1086:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1087:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1088:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1089:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1090:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
1091:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
1092:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1093:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1094:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1095:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1096:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1097:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1098:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1099:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
1100:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1101:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1102:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1103:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1104:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1105:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1106:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1107:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1108:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1109:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1110:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1111:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1112:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } MPU_Type;
1113:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1114:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Type Register */
1115:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1116:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1117:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1118:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1119:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1120:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1121:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1122:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1123:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1124:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Control Register */
1125:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1126:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1127:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1128:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1129:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1130:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1131:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1132:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1133:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1134:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Number Register */
1135:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1136:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1137:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1138:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Base Address Register */
1139:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1140:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1141:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1142:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1143:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1144:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1145:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1146:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1147:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1148:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* MPU Region Attribute and Size Register */
1149:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1150:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1151:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1152:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1153:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1154:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1155:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1156:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1157:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1158:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1159:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1160:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1161:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1162:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1163:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1164:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1165:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1166:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1167:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1168:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1169:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1170:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1171:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1172:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1173:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1174:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1175:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1176:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1177:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1178:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1179:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_MPU */
1180:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
1181:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1182:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1183:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_core_register
1184:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1185:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Type definitions for the Core Debug Registers
1186:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1187:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1188:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1189:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1190:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1191:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** typedef struct
1192:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1193:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1194:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1195:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1196:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1197:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** } CoreDebug_Type;
1198:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1199:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Halting Control and Status Register */
1200:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1201:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1202:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1203:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1204:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1205:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1206:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1207:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1208:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1209:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1210:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1211:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1212:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1213:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1214:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1215:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1216:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1217:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1218:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1219:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1220:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1221:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1222:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1223:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1224:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1225:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1226:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1227:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1228:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1229:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1230:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1231:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1232:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1233:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1234:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1235:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1236:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Core Register Selector Register */
1237:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1238:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1239:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1240:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1241:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1242:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1243:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Debug Exception and Monitor Control Register */
1244:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1245:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1246:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1247:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1248:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1249:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1250:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1251:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1252:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1253:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1254:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1255:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1256:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1257:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1258:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1259:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1260:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1261:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1262:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1263:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1264:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1265:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1266:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1267:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1268:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1269:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1270:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1271:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1272:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1273:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1274:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1275:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1276:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1277:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1278:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1279:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1280:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1281:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1282:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1283:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1284:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1285:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1286:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup    CMSIS_core_register
1287:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup   CMSIS_core_base     Core Definitions
1288:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Definitions for base addresses, unions, and structures.
1289:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   @{
1290:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1291:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1292:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* Memory mapping of Cortex-M3 Hardware */
1293:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1294:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1295:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1296:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1297:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1298:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1299:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1300:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1301:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1302:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1303:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1304:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1305:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1306:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1307:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1308:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1309:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1310:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1311:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #if (__MPU_PRESENT == 1)
1312:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1313:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1314:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** #endif
1315:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1316:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*@} */
1317:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1318:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1319:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1320:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /*******************************************************************************
1321:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  *                Hardware Abstraction Layer
1322:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Core Function Interface contains:
1323:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core NVIC Functions
1324:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core SysTick Functions
1325:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Debug Functions
1326:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   - Core Register Access Functions
1327:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  ******************************************************************************/
1328:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1329:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** */
1330:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1331:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1332:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1333:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1334:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1335:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1336:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1337:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     @{
1338:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1339:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1340:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Set Priority Grouping
1341:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1342:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The function sets the priority grouping field using the required unlock sequence.
1343:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1344:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   Only values from 0..7 are used.
1345:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   In case of a conflict between priority grouping and available
1346:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1347:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1348:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      PriorityGroup  Priority grouping field.
1349:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1350:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1351:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1352:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t reg_value;
1353:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1354:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1355:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1356:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear 
1357:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   reg_value  =  (reg_value                                   |
1358:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1359:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****                 (PriorityGroupTmp << 8)                       );              /* Insert write key a
1360:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   SCB->AIRCR =  reg_value;
1361:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1362:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1363:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1364:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Get Priority Grouping
1365:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1366:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1367:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1368:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1369:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1370:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1371:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1372:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1373:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1374:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1375:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1376:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Enable External Interrupt
1377:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1378:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1379:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1380:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1381:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1382:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1383:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1384:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1385:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1386:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1387:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1388:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Disable External Interrupt
1389:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1390:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1391:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1392:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1393:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1394:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1395:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1396:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1397:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1398:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1399:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1400:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Get Pending Interrupt
1401:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1402:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function reads the pending register in the NVIC and returns the pending bit
1403:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     for the specified interrupt.
1404:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1405:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  Interrupt number.
1406:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1407:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return             0  Interrupt status is not pending.
1408:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \return             1  Interrupt status is pending.
1409:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1410:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1411:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1412:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t
1413:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1414:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1415:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1416:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Set Pending Interrupt
1417:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1418:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function sets the pending bit of an external interrupt.
1419:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1420:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1421:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1422:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1423:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
1424:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
1425:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
1426:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1427:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1428:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** /** \brief  Clear Pending Interrupt
1429:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1430:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     The function clears the pending bit of an external interrupt.
1431:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** 
1432:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1433:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****  */
1434:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1435:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** {
  26              		.loc 1 1435 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 1, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 80B4     		push	{r7}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 7, -4
  34 0002 83B0     		sub	sp, sp, #12
  35              		.cfi_def_cfa_offset 16
  36 0004 00AF     		add	r7, sp, #0
  37              		.cfi_def_cfa_register 7
  38 0006 0346     		mov	r3, r0
  39 0008 FB71     		strb	r3, [r7, #7]
1436:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h ****   NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  40              		.loc 1 1436 0
  41 000a 0949     		ldr	r1, .L2
  42 000c 97F90730 		ldrsb	r3, [r7, #7]
  43 0010 5B09     		lsrs	r3, r3, #5
  44 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
  45 0014 02F01F02 		and	r2, r2, #31
  46 0018 0120     		movs	r0, #1
  47 001a 00FA02F2 		lsl	r2, r0, r2
  48 001e 6033     		adds	r3, r3, #96
  49 0020 41F82320 		str	r2, [r1, r3, lsl #2]
1437:C:\Microsemi\SoftConsole_v4.0\CMSIS\V4.3\Include\core_cm3.h **** }
  50              		.loc 1 1437 0
  51 0024 0C37     		adds	r7, r7, #12
  52              		.cfi_def_cfa_offset 4
  53 0026 BD46     		mov	sp, r7
  54              		.cfi_def_cfa_register 13
  55              		@ sp needed
  56 0028 5DF8047B 		ldr	r7, [sp], #4
  57              		.cfi_restore 7
  58              		.cfi_def_cfa_offset 0
  59 002c 7047     		bx	lr
  60              	.L3:
  61 002e 00BF     		.align	2
  62              	.L2:
  63 0030 00E100E0 		.word	-536813312
  64              		.cfi_endproc
  65              	.LFE52:
  67              		.section	.text.uart0_rx_handler,"ax",%progbits
  68              		.align	2
  69              		.global	uart0_rx_handler
  70              		.thumb
  71              		.thumb_func
  73              	uart0_rx_handler:
  74              	.LFB102:
  75              		.file 2 "../src/procotol.c"
   1:../src/procotol.c **** #include <stdio.h>
   2:../src/procotol.c **** #include <stdlib.h>
   3:../src/procotol.c **** #include <string.h>
   4:../src/procotol.c **** #include <stdint.h>
   5:../src/procotol.c **** #include <stdbool.h>
   6:../src/procotol.c **** #include <ctype.h>
   7:../src/procotol.c **** 
   8:../src/procotol.c **** #include "config.h"
   9:../src/procotol.c **** 
  10:../src/procotol.c **** #define	MAX_BUFFER		1024
  11:../src/procotol.c **** 
  12:../src/procotol.c **** #define	MAX_DATA_SIZE	(MAX_BUFFER / 2)
  13:../src/procotol.c **** 
  14:../src/procotol.c **** #define	STX_SIZE		1
  15:../src/procotol.c **** #define	CHECKSUM_SIZE	1
  16:../src/procotol.c **** #define	ETX_SIZE		1
  17:../src/procotol.c **** 
  18:../src/procotol.c **** unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size);
  19:../src/procotol.c **** 
  20:../src/procotol.c **** void uart0_rx_handler(mss_uart_instance_t * this_uart)
  21:../src/procotol.c **** {
  76              		.loc 2 21 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 1040
  79              		@ frame_needed = 1, uses_anonymous_args = 0
  80 0000 80B5     		push	{r7, lr}
  81              		.cfi_def_cfa_offset 8
  82              		.cfi_offset 7, -8
  83              		.cfi_offset 14, -4
  84 0002 ADF5826D 		sub	sp, sp, #1040
  85              		.cfi_def_cfa_offset 1048
  86 0006 00AF     		add	r7, sp, #0
  87              		.cfi_def_cfa_register 7
  88 0008 3B1D     		adds	r3, r7, #4
  89 000a 1860     		str	r0, [r3]
  22:../src/procotol.c ****     uint8_t buffer[MAX_BUFFER] = {0};
  90              		.loc 2 22 0
  91 000c 07F10C03 		add	r3, r7, #12
  92 0010 1A46     		mov	r2, r3
  93 0012 4FF48063 		mov	r3, #1024
  94 0016 1046     		mov	r0, r2
  95 0018 0021     		movs	r1, #0
  96 001a 1A46     		mov	r2, r3
  97 001c FFF7FEFF 		bl	memset
  23:../src/procotol.c ****     uint32_t nSize  = 0;
  98              		.loc 2 23 0
  99 0020 0023     		movs	r3, #0
 100 0022 C7F80C34 		str	r3, [r7, #1036]
  24:../src/procotol.c **** 
  25:../src/procotol.c ****     nSize = MSS_UART_get_rx(this_uart, buffer, sizeof(buffer));
 101              		.loc 2 25 0
 102 0026 3B1D     		adds	r3, r7, #4
 103 0028 07F10C02 		add	r2, r7, #12
 104 002c 1868     		ldr	r0, [r3]
 105 002e 1146     		mov	r1, r2
 106 0030 4FF48062 		mov	r2, #1024
 107 0034 FFF7FEFF 		bl	MSS_UART_get_rx
 108 0038 C7F80C04 		str	r0, [r7, #1036]
  26:../src/procotol.c ****     enqueue(buffer, 0, nSize);
 109              		.loc 2 26 0
 110 003c D7F80C34 		ldr	r3, [r7, #1036]
 111 0040 07F10C02 		add	r2, r7, #12
 112 0044 1046     		mov	r0, r2
 113 0046 0021     		movs	r1, #0
 114 0048 1A46     		mov	r2, r3
 115 004a FFF7FEFF 		bl	enqueue
  27:../src/procotol.c **** 
  28:../src/procotol.c **** 	NVIC_ClearPendingIRQ(UART0_IRQn);
 116              		.loc 2 28 0
 117 004e 0A20     		movs	r0, #10
 118 0050 FFF7FEFF 		bl	NVIC_ClearPendingIRQ
  29:../src/procotol.c **** 
  30:../src/procotol.c **** }
 119              		.loc 2 30 0
 120 0054 07F58267 		add	r7, r7, #1040
 121              		.cfi_def_cfa_offset 8
 122 0058 BD46     		mov	sp, r7
 123              		.cfi_def_cfa_register 13
 124              		@ sp needed
 125 005a 80BD     		pop	{r7, pc}
 126              		.cfi_endproc
 127              	.LFE102:
 129              		.section	.text.GenPacket,"ax",%progbits
 130              		.align	2
 131              		.global	GenPacket
 132              		.thumb
 133              		.thumb_func
 135              	GenPacket:
 136              	.LFB103:
  31:../src/procotol.c **** 
  32:../src/procotol.c **** #if 0
  33:../src/procotol.c **** extern volatile size_t g_tx_size;
  34:../src/procotol.c **** extern volatile const uint8_t * g_tx_buffer;
  35:../src/procotol.c **** 
  36:../src/procotol.c **** __attribute__((__interrupt__)) void uart_tx_handler(
  37:../src/procotol.c **** 		mss_uart_instance_t * this_uart)
  38:../src/procotol.c **** {
  39:../src/procotol.c **** 	size_t size_in_fifo;
  40:../src/procotol.c **** 
  41:../src/procotol.c **** 	if (g_tx_size > 0)
  42:../src/procotol.c **** 	{
  43:../src/procotol.c **** 		size_in_fifo = MSS_UART_fill_tx_fifo(this_uart,
  44:../src/procotol.c **** 				(const uint8_t *) g_tx_buffer, g_tx_size);
  45:../src/procotol.c **** 
  46:../src/procotol.c **** 		if (size_in_fifo == g_tx_size)
  47:../src/procotol.c **** 		{
  48:../src/procotol.c **** 			g_tx_size = 0;
  49:../src/procotol.c **** 			MSS_UART_disable_irq(this_uart, MSS_UART_TBE_IRQ);
  50:../src/procotol.c **** 		}
  51:../src/procotol.c **** 		else
  52:../src/procotol.c **** 		{
  53:../src/procotol.c **** 			g_tx_buffer = &g_tx_buffer[size_in_fifo];
  54:../src/procotol.c **** 			g_tx_size = g_tx_size - size_in_fifo;
  55:../src/procotol.c **** 		}
  56:../src/procotol.c **** 	}
  57:../src/procotol.c **** 	else
  58:../src/procotol.c **** 	{
  59:../src/procotol.c **** 		g_tx_size = 0;
  60:../src/procotol.c **** 		MSS_UART_disable_irq(this_uart, MSS_UART_TBE_IRQ);
  61:../src/procotol.c **** 	}
  62:../src/procotol.c **** }
  63:../src/procotol.c **** #endif
  64:../src/procotol.c **** 
  65:../src/procotol.c **** int GenPacket(uint8_t* pBuffer, uint16_t cmd, uint8_t flag, uint8_t *pData, int size)
  66:../src/procotol.c **** {
 137              		.loc 2 66 0
 138              		.cfi_startproc
 139              		@ args = 4, pretend = 0, frame = 24
 140              		@ frame_needed = 1, uses_anonymous_args = 0
 141 0000 80B5     		push	{r7, lr}
 142              		.cfi_def_cfa_offset 8
 143              		.cfi_offset 7, -8
 144              		.cfi_offset 14, -4
 145 0002 86B0     		sub	sp, sp, #24
 146              		.cfi_def_cfa_offset 32
 147 0004 00AF     		add	r7, sp, #0
 148              		.cfi_def_cfa_register 7
 149 0006 F860     		str	r0, [r7, #12]
 150 0008 7B60     		str	r3, [r7, #4]
 151 000a 0B46     		mov	r3, r1	@ movhi
 152 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 153 000e 1346     		mov	r3, r2
 154 0010 7B72     		strb	r3, [r7, #9]
  67:../src/procotol.c **** 	int nPos =0;
 155              		.loc 2 67 0
 156 0012 0023     		movs	r3, #0
 157 0014 7B61     		str	r3, [r7, #20]
  68:../src/procotol.c **** 	uint16_t chkSum = 0;
 158              		.loc 2 68 0
 159 0016 0023     		movs	r3, #0
 160 0018 7B82     		strh	r3, [r7, #18]	@ movhi
  69:../src/procotol.c **** 
  70:../src/procotol.c **** 	pBuffer[nPos++] = PKT_STX;
 161              		.loc 2 70 0
 162 001a 7B69     		ldr	r3, [r7, #20]
 163 001c 5A1C     		adds	r2, r3, #1
 164 001e 7A61     		str	r2, [r7, #20]
 165 0020 1A46     		mov	r2, r3
 166 0022 FB68     		ldr	r3, [r7, #12]
 167 0024 1344     		add	r3, r3, r2
 168 0026 0222     		movs	r2, #2
 169 0028 1A70     		strb	r2, [r3]
  71:../src/procotol.c **** 	pBuffer[nPos++] = cmd & 0xFF;
 170              		.loc 2 71 0
 171 002a 7B69     		ldr	r3, [r7, #20]
 172 002c 5A1C     		adds	r2, r3, #1
 173 002e 7A61     		str	r2, [r7, #20]
 174 0030 1A46     		mov	r2, r3
 175 0032 FB68     		ldr	r3, [r7, #12]
 176 0034 1344     		add	r3, r3, r2
 177 0036 7A89     		ldrh	r2, [r7, #10]	@ movhi
 178 0038 D2B2     		uxtb	r2, r2
 179 003a 1A70     		strb	r2, [r3]
  72:../src/procotol.c **** 	pBuffer[nPos++] = ( cmd >> 8 ) & 0xFF;
 180              		.loc 2 72 0
 181 003c 7B69     		ldr	r3, [r7, #20]
 182 003e 5A1C     		adds	r2, r3, #1
 183 0040 7A61     		str	r2, [r7, #20]
 184 0042 1A46     		mov	r2, r3
 185 0044 FB68     		ldr	r3, [r7, #12]
 186 0046 1344     		add	r3, r3, r2
 187 0048 7A89     		ldrh	r2, [r7, #10]
 188 004a 120A     		lsrs	r2, r2, #8
 189 004c 92B2     		uxth	r2, r2
 190 004e D2B2     		uxtb	r2, r2
 191 0050 1A70     		strb	r2, [r3]
  73:../src/procotol.c **** 	pBuffer[nPos++] = flag;
 192              		.loc 2 73 0
 193 0052 7B69     		ldr	r3, [r7, #20]
 194 0054 5A1C     		adds	r2, r3, #1
 195 0056 7A61     		str	r2, [r7, #20]
 196 0058 1A46     		mov	r2, r3
 197 005a FB68     		ldr	r3, [r7, #12]
 198 005c 1344     		add	r3, r3, r2
 199 005e 7A7A     		ldrb	r2, [r7, #9]
 200 0060 1A70     		strb	r2, [r3]
  74:../src/procotol.c **** 	pBuffer[nPos++] = size & 0xFF;
 201              		.loc 2 74 0
 202 0062 7B69     		ldr	r3, [r7, #20]
 203 0064 5A1C     		adds	r2, r3, #1
 204 0066 7A61     		str	r2, [r7, #20]
 205 0068 1A46     		mov	r2, r3
 206 006a FB68     		ldr	r3, [r7, #12]
 207 006c 1344     		add	r3, r3, r2
 208 006e 3A6A     		ldr	r2, [r7, #32]
 209 0070 D2B2     		uxtb	r2, r2
 210 0072 1A70     		strb	r2, [r3]
  75:../src/procotol.c **** 	pBuffer[nPos++] = (size >> 8) & 0xFF;
 211              		.loc 2 75 0
 212 0074 7B69     		ldr	r3, [r7, #20]
 213 0076 5A1C     		adds	r2, r3, #1
 214 0078 7A61     		str	r2, [r7, #20]
 215 007a 1A46     		mov	r2, r3
 216 007c FB68     		ldr	r3, [r7, #12]
 217 007e 1344     		add	r3, r3, r2
 218 0080 3A6A     		ldr	r2, [r7, #32]
 219 0082 1212     		asrs	r2, r2, #8
 220 0084 D2B2     		uxtb	r2, r2
 221 0086 1A70     		strb	r2, [r3]
  76:../src/procotol.c **** 
  77:../src/procotol.c **** 	if (NULL != pData && size > 0) {
 222              		.loc 2 77 0
 223 0088 7B68     		ldr	r3, [r7, #4]
 224 008a 002B     		cmp	r3, #0
 225 008c 0FD0     		beq	.L6
 226              		.loc 2 77 0 is_stmt 0 discriminator 1
 227 008e 3B6A     		ldr	r3, [r7, #32]
 228 0090 002B     		cmp	r3, #0
 229 0092 0CDD     		ble	.L6
  78:../src/procotol.c **** 		memcpy(&pBuffer[nPos], pData, size);
 230              		.loc 2 78 0 is_stmt 1
 231 0094 7B69     		ldr	r3, [r7, #20]
 232 0096 FA68     		ldr	r2, [r7, #12]
 233 0098 1A44     		add	r2, r2, r3
 234 009a 3B6A     		ldr	r3, [r7, #32]
 235 009c 1046     		mov	r0, r2
 236 009e 7968     		ldr	r1, [r7, #4]
 237 00a0 1A46     		mov	r2, r3
 238 00a2 FFF7FEFF 		bl	memcpy
  79:../src/procotol.c **** 		nPos += size;
 239              		.loc 2 79 0
 240 00a6 7A69     		ldr	r2, [r7, #20]
 241 00a8 3B6A     		ldr	r3, [r7, #32]
 242 00aa 1344     		add	r3, r3, r2
 243 00ac 7B61     		str	r3, [r7, #20]
 244              	.L6:
  80:../src/procotol.c **** 	}
  81:../src/procotol.c **** 
  82:../src/procotol.c **** 	chkSum = CalcChkSum(pBuffer, 1, nPos - 1);
 245              		.loc 2 82 0
 246 00ae 7B69     		ldr	r3, [r7, #20]
 247 00b0 013B     		subs	r3, r3, #1
 248 00b2 F868     		ldr	r0, [r7, #12]
 249 00b4 0121     		movs	r1, #1
 250 00b6 1A46     		mov	r2, r3
 251 00b8 FFF7FEFF 		bl	CalcChkSum
 252 00bc 0346     		mov	r3, r0
 253 00be 7B82     		strh	r3, [r7, #18]	@ movhi
  83:../src/procotol.c **** 	pBuffer[nPos++] = chkSum & 0xFF;
 254              		.loc 2 83 0
 255 00c0 7B69     		ldr	r3, [r7, #20]
 256 00c2 5A1C     		adds	r2, r3, #1
 257 00c4 7A61     		str	r2, [r7, #20]
 258 00c6 1A46     		mov	r2, r3
 259 00c8 FB68     		ldr	r3, [r7, #12]
 260 00ca 1344     		add	r3, r3, r2
 261 00cc 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 262 00ce D2B2     		uxtb	r2, r2
 263 00d0 1A70     		strb	r2, [r3]
  84:../src/procotol.c **** 	//pBuffer[nPos++] = (chkSum >> 8) & 0xFF;
  85:../src/procotol.c **** 	pBuffer[nPos++] = PKT_ETX;
 264              		.loc 2 85 0
 265 00d2 7B69     		ldr	r3, [r7, #20]
 266 00d4 5A1C     		adds	r2, r3, #1
 267 00d6 7A61     		str	r2, [r7, #20]
 268 00d8 1A46     		mov	r2, r3
 269 00da FB68     		ldr	r3, [r7, #12]
 270 00dc 1344     		add	r3, r3, r2
 271 00de 0322     		movs	r2, #3
 272 00e0 1A70     		strb	r2, [r3]
  86:../src/procotol.c **** 
  87:../src/procotol.c **** 	return nPos;
 273              		.loc 2 87 0
 274 00e2 7B69     		ldr	r3, [r7, #20]
  88:../src/procotol.c **** }
 275              		.loc 2 88 0
 276 00e4 1846     		mov	r0, r3
 277 00e6 1837     		adds	r7, r7, #24
 278              		.cfi_def_cfa_offset 8
 279 00e8 BD46     		mov	sp, r7
 280              		.cfi_def_cfa_register 13
 281              		@ sp needed
 282 00ea 80BD     		pop	{r7, pc}
 283              		.cfi_endproc
 284              	.LFE103:
 286              		.section	.text.GenHeaderPacket,"ax",%progbits
 287              		.align	2
 288              		.global	GenHeaderPacket
 289              		.thumb
 290              		.thumb_func
 292              	GenHeaderPacket:
 293              	.LFB104:
  89:../src/procotol.c **** 
  90:../src/procotol.c **** int GenHeaderPacket(uint8_t* pBuffer, uint16_t cmd, uint8_t flag, uint8_t *pData, int size)
  91:../src/procotol.c **** {
 294              		.loc 2 91 0
 295              		.cfi_startproc
 296              		@ args = 4, pretend = 0, frame = 24
 297              		@ frame_needed = 1, uses_anonymous_args = 0
 298 0000 80B5     		push	{r7, lr}
 299              		.cfi_def_cfa_offset 8
 300              		.cfi_offset 7, -8
 301              		.cfi_offset 14, -4
 302 0002 86B0     		sub	sp, sp, #24
 303              		.cfi_def_cfa_offset 32
 304 0004 00AF     		add	r7, sp, #0
 305              		.cfi_def_cfa_register 7
 306 0006 F860     		str	r0, [r7, #12]
 307 0008 7B60     		str	r3, [r7, #4]
 308 000a 0B46     		mov	r3, r1	@ movhi
 309 000c 7B81     		strh	r3, [r7, #10]	@ movhi
 310 000e 1346     		mov	r3, r2
 311 0010 7B72     		strb	r3, [r7, #9]
  92:../src/procotol.c **** 	int nPos =0;
 312              		.loc 2 92 0
 313 0012 0023     		movs	r3, #0
 314 0014 7B61     		str	r3, [r7, #20]
  93:../src/procotol.c **** 	uint16_t chkSum = 0;
 315              		.loc 2 93 0
 316 0016 0023     		movs	r3, #0
 317 0018 7B82     		strh	r3, [r7, #18]	@ movhi
  94:../src/procotol.c **** 
  95:../src/procotol.c **** 	pBuffer[nPos++] = PKT_STX;
 318              		.loc 2 95 0
 319 001a 7B69     		ldr	r3, [r7, #20]
 320 001c 5A1C     		adds	r2, r3, #1
 321 001e 7A61     		str	r2, [r7, #20]
 322 0020 1A46     		mov	r2, r3
 323 0022 FB68     		ldr	r3, [r7, #12]
 324 0024 1344     		add	r3, r3, r2
 325 0026 0222     		movs	r2, #2
 326 0028 1A70     		strb	r2, [r3]
  96:../src/procotol.c **** 	pBuffer[nPos++] = cmd & 0xFF;
 327              		.loc 2 96 0
 328 002a 7B69     		ldr	r3, [r7, #20]
 329 002c 5A1C     		adds	r2, r3, #1
 330 002e 7A61     		str	r2, [r7, #20]
 331 0030 1A46     		mov	r2, r3
 332 0032 FB68     		ldr	r3, [r7, #12]
 333 0034 1344     		add	r3, r3, r2
 334 0036 7A89     		ldrh	r2, [r7, #10]	@ movhi
 335 0038 D2B2     		uxtb	r2, r2
 336 003a 1A70     		strb	r2, [r3]
  97:../src/procotol.c **** 	pBuffer[nPos++] = ( cmd >> 8 ) & 0xFF;
 337              		.loc 2 97 0
 338 003c 7B69     		ldr	r3, [r7, #20]
 339 003e 5A1C     		adds	r2, r3, #1
 340 0040 7A61     		str	r2, [r7, #20]
 341 0042 1A46     		mov	r2, r3
 342 0044 FB68     		ldr	r3, [r7, #12]
 343 0046 1344     		add	r3, r3, r2
 344 0048 7A89     		ldrh	r2, [r7, #10]
 345 004a 120A     		lsrs	r2, r2, #8
 346 004c 92B2     		uxth	r2, r2
 347 004e D2B2     		uxtb	r2, r2
 348 0050 1A70     		strb	r2, [r3]
  98:../src/procotol.c **** 	pBuffer[nPos++] = flag;
 349              		.loc 2 98 0
 350 0052 7B69     		ldr	r3, [r7, #20]
 351 0054 5A1C     		adds	r2, r3, #1
 352 0056 7A61     		str	r2, [r7, #20]
 353 0058 1A46     		mov	r2, r3
 354 005a FB68     		ldr	r3, [r7, #12]
 355 005c 1344     		add	r3, r3, r2
 356 005e 7A7A     		ldrb	r2, [r7, #9]
 357 0060 1A70     		strb	r2, [r3]
  99:../src/procotol.c **** 
 100:../src/procotol.c **** 	if (NULL != pData && size > 0) {
 358              		.loc 2 100 0
 359 0062 7B68     		ldr	r3, [r7, #4]
 360 0064 002B     		cmp	r3, #0
 361 0066 22D0     		beq	.L9
 362              		.loc 2 100 0 is_stmt 0 discriminator 1
 363 0068 3B6A     		ldr	r3, [r7, #32]
 364 006a 002B     		cmp	r3, #0
 365 006c 1FDD     		ble	.L9
 101:../src/procotol.c **** 		pBuffer[nPos++] = size & 0xFF;
 366              		.loc 2 101 0 is_stmt 1
 367 006e 7B69     		ldr	r3, [r7, #20]
 368 0070 5A1C     		adds	r2, r3, #1
 369 0072 7A61     		str	r2, [r7, #20]
 370 0074 1A46     		mov	r2, r3
 371 0076 FB68     		ldr	r3, [r7, #12]
 372 0078 1344     		add	r3, r3, r2
 373 007a 3A6A     		ldr	r2, [r7, #32]
 374 007c D2B2     		uxtb	r2, r2
 375 007e 1A70     		strb	r2, [r3]
 102:../src/procotol.c **** 		pBuffer[nPos++] = (size >> 8) & 0xFF;
 376              		.loc 2 102 0
 377 0080 7B69     		ldr	r3, [r7, #20]
 378 0082 5A1C     		adds	r2, r3, #1
 379 0084 7A61     		str	r2, [r7, #20]
 380 0086 1A46     		mov	r2, r3
 381 0088 FB68     		ldr	r3, [r7, #12]
 382 008a 1344     		add	r3, r3, r2
 383 008c 3A6A     		ldr	r2, [r7, #32]
 384 008e 1212     		asrs	r2, r2, #8
 385 0090 D2B2     		uxtb	r2, r2
 386 0092 1A70     		strb	r2, [r3]
 103:../src/procotol.c **** 
 104:../src/procotol.c **** 		memcpy(&pBuffer[nPos], pData, size);
 387              		.loc 2 104 0
 388 0094 7B69     		ldr	r3, [r7, #20]
 389 0096 FA68     		ldr	r2, [r7, #12]
 390 0098 1A44     		add	r2, r2, r3
 391 009a 3B6A     		ldr	r3, [r7, #32]
 392 009c 1046     		mov	r0, r2
 393 009e 7968     		ldr	r1, [r7, #4]
 394 00a0 1A46     		mov	r2, r3
 395 00a2 FFF7FEFF 		bl	memcpy
 105:../src/procotol.c **** 		nPos += size;
 396              		.loc 2 105 0
 397 00a6 7A69     		ldr	r2, [r7, #20]
 398 00a8 3B6A     		ldr	r3, [r7, #32]
 399 00aa 1344     		add	r3, r3, r2
 400 00ac 7B61     		str	r3, [r7, #20]
 401              	.L9:
 106:../src/procotol.c **** 	}
 107:../src/procotol.c **** 
 108:../src/procotol.c **** 	return nPos;
 402              		.loc 2 108 0
 403 00ae 7B69     		ldr	r3, [r7, #20]
 109:../src/procotol.c **** }
 404              		.loc 2 109 0
 405 00b0 1846     		mov	r0, r3
 406 00b2 1837     		adds	r7, r7, #24
 407              		.cfi_def_cfa_offset 8
 408 00b4 BD46     		mov	sp, r7
 409              		.cfi_def_cfa_register 13
 410              		@ sp needed
 411 00b6 80BD     		pop	{r7, pc}
 412              		.cfi_endproc
 413              	.LFE104:
 415              		.section	.text.RecvData,"ax",%progbits
 416              		.align	2
 417              		.global	RecvData
 418              		.thumb
 419              		.thumb_func
 421              	RecvData:
 422              	.LFB105:
 110:../src/procotol.c **** 
 111:../src/procotol.c **** int RecvData(uint8_t * pBuffer, int length)
 112:../src/procotol.c **** {
 423              		.loc 2 112 0
 424              		.cfi_startproc
 425              		@ args = 0, pretend = 0, frame = 40
 426              		@ frame_needed = 1, uses_anonymous_args = 0
 427 0000 80B5     		push	{r7, lr}
 428              		.cfi_def_cfa_offset 8
 429              		.cfi_offset 7, -8
 430              		.cfi_offset 14, -4
 431 0002 8AB0     		sub	sp, sp, #40
 432              		.cfi_def_cfa_offset 48
 433 0004 00AF     		add	r7, sp, #0
 434              		.cfi_def_cfa_register 7
 435 0006 7860     		str	r0, [r7, #4]
 436 0008 3960     		str	r1, [r7]
 113:../src/procotol.c **** 	bool bRet = false;
 437              		.loc 2 113 0
 438 000a 0023     		movs	r3, #0
 439 000c 87F82330 		strb	r3, [r7, #35]
 114:../src/procotol.c **** 	int nRet = 0;
 440              		.loc 2 114 0
 441 0010 0023     		movs	r3, #0
 442 0012 7B62     		str	r3, [r7, #36]
 115:../src/procotol.c **** 	unsigned int packetLength = 0;
 443              		.loc 2 115 0
 444 0014 0023     		movs	r3, #0
 445 0016 FB61     		str	r3, [r7, #28]
 116:../src/procotol.c ****     int size = 0, hdrSize = sizeof(HEADER_PKT), dataSize = 0;
 446              		.loc 2 116 0
 447 0018 0023     		movs	r3, #0
 448 001a BB61     		str	r3, [r7, #24]
 449 001c 0623     		movs	r3, #6
 450 001e 7B61     		str	r3, [r7, #20]
 451 0020 0023     		movs	r3, #0
 452 0022 3B61     		str	r3, [r7, #16]
 117:../src/procotol.c **** 
 118:../src/procotol.c **** 	PHEADER_PKT pPkt;
 119:../src/procotol.c **** 
 120:../src/procotol.c **** 	do {
 121:../src/procotol.c **** 
 122:../src/procotol.c **** 		if (get_available() >= hdrSize) {
 453              		.loc 2 122 0
 454 0024 FFF7FEFF 		bl	get_available
 455 0028 0246     		mov	r2, r0
 456 002a 7B69     		ldr	r3, [r7, #20]
 457 002c 9A42     		cmp	r2, r3
 458 002e 29DB     		blt	.L12
 123:../src/procotol.c **** 
 124:../src/procotol.c **** 			nRet = peek((uint8_t *)pBuffer, 0, hdrSize);
 459              		.loc 2 124 0
 460 0030 7868     		ldr	r0, [r7, #4]
 461 0032 0021     		movs	r1, #0
 462 0034 7A69     		ldr	r2, [r7, #20]
 463 0036 FFF7FEFF 		bl	peek
 464 003a 7862     		str	r0, [r7, #36]
 125:../src/procotol.c **** 			pPkt = (PHEADER_PKT)(pBuffer);
 465              		.loc 2 125 0
 466 003c 7B68     		ldr	r3, [r7, #4]
 467 003e FB60     		str	r3, [r7, #12]
 126:../src/procotol.c **** 
 127:../src/procotol.c **** 			dataSize = pPkt->Length;
 468              		.loc 2 127 0
 469 0040 FB68     		ldr	r3, [r7, #12]
 470 0042 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 471 0044 9BB2     		uxth	r3, r3
 472 0046 3B61     		str	r3, [r7, #16]
 128:../src/procotol.c **** 			size = hdrSize + dataSize + CHECKSUM_SIZE + ETX_SIZE;
 473              		.loc 2 128 0
 474 0048 7A69     		ldr	r2, [r7, #20]
 475 004a 3B69     		ldr	r3, [r7, #16]
 476 004c 1344     		add	r3, r3, r2
 477 004e 0233     		adds	r3, r3, #2
 478 0050 BB61     		str	r3, [r7, #24]
 129:../src/procotol.c **** 
 130:../src/procotol.c **** 			if (get_available() >= size ) {		// Packet Data
 479              		.loc 2 130 0
 480 0052 FFF7FEFF 		bl	get_available
 481 0056 0246     		mov	r2, r0
 482 0058 BB69     		ldr	r3, [r7, #24]
 483 005a 9A42     		cmp	r2, r3
 484 005c 0FDB     		blt	.L13
 131:../src/procotol.c **** 
 132:../src/procotol.c **** 				nRet = dequeue((uint8_t *)pBuffer, 0, size);
 485              		.loc 2 132 0
 486 005e 7868     		ldr	r0, [r7, #4]
 487 0060 0021     		movs	r1, #0
 488 0062 BA69     		ldr	r2, [r7, #24]
 489 0064 FFF7FEFF 		bl	dequeue
 490 0068 7862     		str	r0, [r7, #36]
 133:../src/procotol.c **** 				if(nRet != size) {
 491              		.loc 2 133 0
 492 006a 7A6A     		ldr	r2, [r7, #36]
 493 006c BB69     		ldr	r3, [r7, #24]
 494 006e 9A42     		cmp	r2, r3
 495 0070 02D0     		beq	.L14
 134:../src/procotol.c **** 					nRet = 0;
 496              		.loc 2 134 0
 497 0072 0023     		movs	r3, #0
 498 0074 7B62     		str	r3, [r7, #36]
 135:../src/procotol.c **** 					break;
 499              		.loc 2 135 0
 500 0076 08E0     		b	.L15
 501              	.L14:
 136:../src/procotol.c **** 				}
 137:../src/procotol.c **** 				nRet = size;
 502              		.loc 2 137 0
 503 0078 BB69     		ldr	r3, [r7, #24]
 504 007a 7B62     		str	r3, [r7, #36]
 138:../src/procotol.c **** //				nRet = CheckPacket((uint8_t *)pBuffer, size);
 139:../src/procotol.c **** //				if(nRet >= 0) {
 140:../src/procotol.c **** //					nRet = size;
 141:../src/procotol.c **** //				} else {
 142:../src/procotol.c **** //					//nRet = 0;
 143:../src/procotol.c **** //				}
 144:../src/procotol.c **** 				break;
 505              		.loc 2 144 0
 506 007c 05E0     		b	.L15
 507              	.L13:
 145:../src/procotol.c **** 
 146:../src/procotol.c **** 			}
 147:../src/procotol.c **** 			else {
 148:../src/procotol.c **** 				nRet = 0;
 508              		.loc 2 148 0
 509 007e 0023     		movs	r3, #0
 510 0080 7B62     		str	r3, [r7, #36]
 149:../src/procotol.c **** 				break;
 511              		.loc 2 149 0
 512 0082 02E0     		b	.L15
 513              	.L12:
 150:../src/procotol.c **** 			}
 151:../src/procotol.c **** 		}
 152:../src/procotol.c **** 		else {
 153:../src/procotol.c **** 			nRet = 0;
 514              		.loc 2 153 0
 515 0084 0023     		movs	r3, #0
 516 0086 7B62     		str	r3, [r7, #36]
 154:../src/procotol.c **** 			break;
 517              		.loc 2 154 0
 518 0088 00BF     		nop
 519              	.L15:
 155:../src/procotol.c **** 		}
 156:../src/procotol.c **** 	}while(get_available() >= hdrSize);
 157:../src/procotol.c **** 
 158:../src/procotol.c **** 	return nRet;
 520              		.loc 2 158 0
 521 008a 7B6A     		ldr	r3, [r7, #36]
 159:../src/procotol.c **** }
 522              		.loc 2 159 0
 523 008c 1846     		mov	r0, r3
 524 008e 2837     		adds	r7, r7, #40
 525              		.cfi_def_cfa_offset 8
 526 0090 BD46     		mov	sp, r7
 527              		.cfi_def_cfa_register 13
 528              		@ sp needed
 529 0092 80BD     		pop	{r7, pc}
 530              		.cfi_endproc
 531              	.LFE105:
 533              		.section	.text.CalcChkSum,"ax",%progbits
 534              		.align	2
 535              		.global	CalcChkSum
 536              		.thumb
 537              		.thumb_func
 539              	CalcChkSum:
 540              	.LFB106:
 160:../src/procotol.c **** 
 161:../src/procotol.c **** #if 0
 162:../src/procotol.c **** unsigned short CalcChkSum(char* pBuffer, int offset, int size)
 163:../src/procotol.c **** {
 164:../src/procotol.c **** 	short word16 ,  i;
 165:../src/procotol.c **** 	unsigned int sum = 0;
 166:../src/procotol.c **** 	for( i = 0; i < size; i = i+2 )
 167:../src/procotol.c **** 	{
 168:../src/procotol.c **** 		word16 = ( ( pBuffer[offset + i]<<8) & 0xFF00 )+( pBuffer[offset + i+1] & 0xFF );
 169:../src/procotol.c **** 		sum = sum + (unsigned int) word16;
 170:../src/procotol.c **** 	}
 171:../src/procotol.c **** 
 172:../src/procotol.c **** 	while( sum >> 16 )
 173:../src/procotol.c **** 			sum = ( sum & 0xFFFF ) + ( sum >> 16 );
 174:../src/procotol.c **** 
 175:../src/procotol.c **** 	sum = ~sum;
 176:../src/procotol.c **** 	return ((u_short) sum);
 177:../src/procotol.c **** 
 178:../src/procotol.c **** }
 179:../src/procotol.c **** #else
 180:../src/procotol.c **** unsigned char CalcChkSum(uint8_t* pBuffer, int offset, int size)
 181:../src/procotol.c **** {
 541              		.loc 2 181 0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 32
 544              		@ frame_needed = 1, uses_anonymous_args = 0
 545              		@ link register save eliminated.
 546 0000 80B4     		push	{r7}
 547              		.cfi_def_cfa_offset 4
 548              		.cfi_offset 7, -4
 549 0002 89B0     		sub	sp, sp, #36
 550              		.cfi_def_cfa_offset 40
 551 0004 00AF     		add	r7, sp, #0
 552              		.cfi_def_cfa_register 7
 553 0006 F860     		str	r0, [r7, #12]
 554 0008 B960     		str	r1, [r7, #8]
 555 000a 7A60     		str	r2, [r7, #4]
 182:../src/procotol.c **** 	int sum = 0, temp = 0, result = 0;
 556              		.loc 2 182 0
 557 000c 0023     		movs	r3, #0
 558 000e FB61     		str	r3, [r7, #28]
 559 0010 0023     		movs	r3, #0
 560 0012 7B61     		str	r3, [r7, #20]
 561 0014 0023     		movs	r3, #0
 562 0016 3B61     		str	r3, [r7, #16]
 183:../src/procotol.c **** 
 184:../src/procotol.c **** 	int i = 0;
 563              		.loc 2 184 0
 564 0018 0023     		movs	r3, #0
 565 001a BB61     		str	r3, [r7, #24]
 185:../src/procotol.c **** 	for (i = 0; i < size; i++) {
 566              		.loc 2 185 0
 567 001c 0023     		movs	r3, #0
 568 001e BB61     		str	r3, [r7, #24]
 569 0020 0EE0     		b	.L18
 570              	.L19:
 186:../src/procotol.c **** 		temp = pBuffer[offset + i] & 0xFF;
 571              		.loc 2 186 0 discriminator 3
 572 0022 BA68     		ldr	r2, [r7, #8]
 573 0024 BB69     		ldr	r3, [r7, #24]
 574 0026 1344     		add	r3, r3, r2
 575 0028 1A46     		mov	r2, r3
 576 002a FB68     		ldr	r3, [r7, #12]
 577 002c 1344     		add	r3, r3, r2
 578 002e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 579 0030 7B61     		str	r3, [r7, #20]
 187:../src/procotol.c **** 		sum += temp;
 580              		.loc 2 187 0 discriminator 3
 581 0032 FA69     		ldr	r2, [r7, #28]
 582 0034 7B69     		ldr	r3, [r7, #20]
 583 0036 1344     		add	r3, r3, r2
 584 0038 FB61     		str	r3, [r7, #28]
 185:../src/procotol.c **** 	for (i = 0; i < size; i++) {
 585              		.loc 2 185 0 discriminator 3
 586 003a BB69     		ldr	r3, [r7, #24]
 587 003c 0133     		adds	r3, r3, #1
 588 003e BB61     		str	r3, [r7, #24]
 589              	.L18:
 185:../src/procotol.c **** 	for (i = 0; i < size; i++) {
 590              		.loc 2 185 0 is_stmt 0 discriminator 1
 591 0040 BA69     		ldr	r2, [r7, #24]
 592 0042 7B68     		ldr	r3, [r7, #4]
 593 0044 9A42     		cmp	r2, r3
 594 0046 ECDB     		blt	.L19
 188:../src/procotol.c **** 	}
 189:../src/procotol.c **** 	result = (~(sum & 0xFF) + 1)& 0xFF;
 595              		.loc 2 189 0 is_stmt 1
 596 0048 FB69     		ldr	r3, [r7, #28]
 597 004a 5B42     		negs	r3, r3
 598 004c DBB2     		uxtb	r3, r3
 599 004e 3B61     		str	r3, [r7, #16]
 190:../src/procotol.c **** 
 191:../src/procotol.c **** 	return (unsigned char)result ;
 600              		.loc 2 191 0
 601 0050 3B69     		ldr	r3, [r7, #16]
 602 0052 DBB2     		uxtb	r3, r3
 192:../src/procotol.c **** 
 193:../src/procotol.c **** }
 603              		.loc 2 193 0
 604 0054 1846     		mov	r0, r3
 605 0056 2437     		adds	r7, r7, #36
 606              		.cfi_def_cfa_offset 4
 607 0058 BD46     		mov	sp, r7
 608              		.cfi_def_cfa_register 13
 609              		@ sp needed
 610 005a 5DF8047B 		ldr	r7, [sp], #4
 611              		.cfi_restore 7
 612              		.cfi_def_cfa_offset 0
 613 005e 7047     		bx	lr
 614              		.cfi_endproc
 615              	.LFE106:
 617              		.section	.text.CheckPacket,"ax",%progbits
 618              		.align	2
 619              		.global	CheckPacket
 620              		.thumb
 621              		.thumb_func
 623              	CheckPacket:
 624              	.LFB107:
 194:../src/procotol.c **** #endif
 195:../src/procotol.c **** 
 196:../src/procotol.c **** int CheckPacket(uint8_t* pBuffer, int size)
 197:../src/procotol.c **** {
 625              		.loc 2 197 0
 626              		.cfi_startproc
 627              		@ args = 0, pretend = 0, frame = 24
 628              		@ frame_needed = 1, uses_anonymous_args = 0
 629 0000 80B5     		push	{r7, lr}
 630              		.cfi_def_cfa_offset 8
 631              		.cfi_offset 7, -8
 632              		.cfi_offset 14, -4
 633 0002 86B0     		sub	sp, sp, #24
 634              		.cfi_def_cfa_offset 32
 635 0004 00AF     		add	r7, sp, #0
 636              		.cfi_def_cfa_register 7
 637 0006 7860     		str	r0, [r7, #4]
 638 0008 3960     		str	r1, [r7]
 198:../src/procotol.c **** 	int nRet = ERROR_NO_ERROR;
 639              		.loc 2 198 0
 640 000a 0023     		movs	r3, #0
 641 000c 7B61     		str	r3, [r7, #20]
 199:../src/procotol.c **** 	unsigned char chkSum = 0, calcChkSum = 0;
 642              		.loc 2 199 0
 643 000e 0023     		movs	r3, #0
 644 0010 FB74     		strb	r3, [r7, #19]
 645 0012 0023     		movs	r3, #0
 646 0014 BB74     		strb	r3, [r7, #18]
 200:../src/procotol.c **** 	PHEADER_PKT pPktHeader = (PHEADER_PKT) pBuffer;
 647              		.loc 2 200 0
 648 0016 7B68     		ldr	r3, [r7, #4]
 649 0018 FB60     		str	r3, [r7, #12]
 201:../src/procotol.c **** 
 202:../src/procotol.c **** 	if(pPktHeader->Stx == PKT_STX) {
 650              		.loc 2 202 0
 651 001a FB68     		ldr	r3, [r7, #12]
 652 001c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 653 001e 022B     		cmp	r3, #2
 654 0020 15D1     		bne	.L22
 203:../src/procotol.c **** 		calcChkSum = CalcChkSum(pBuffer, 1, size - (STX_SIZE + CHECKSUM_SIZE + ETX_SIZE)) ;
 655              		.loc 2 203 0
 656 0022 3B68     		ldr	r3, [r7]
 657 0024 033B     		subs	r3, r3, #3
 658 0026 7868     		ldr	r0, [r7, #4]
 659 0028 0121     		movs	r1, #1
 660 002a 1A46     		mov	r2, r3
 661 002c FFF7FEFF 		bl	CalcChkSum
 662 0030 0346     		mov	r3, r0
 663 0032 BB74     		strb	r3, [r7, #18]
 204:../src/procotol.c **** 		chkSum = (pBuffer[size - 2]  & 0xFF) ;
 664              		.loc 2 204 0
 665 0034 3B68     		ldr	r3, [r7]
 666 0036 023B     		subs	r3, r3, #2
 667 0038 7A68     		ldr	r2, [r7, #4]
 668 003a 1344     		add	r3, r3, r2
 669 003c 1B78     		ldrb	r3, [r3]
 670 003e FB74     		strb	r3, [r7, #19]
 205:../src/procotol.c **** 
 206:../src/procotol.c **** 		if (chkSum != calcChkSum) {
 671              		.loc 2 206 0
 672 0040 FA7C     		ldrb	r2, [r7, #19]	@ zero_extendqisi2
 673 0042 BB7C     		ldrb	r3, [r7, #18]	@ zero_extendqisi2
 674 0044 9A42     		cmp	r2, r3
 675 0046 04D0     		beq	.L24
 207:../src/procotol.c **** #ifdef __DEBUG_CONSOLE__
 208:../src/procotol.c **** 			//printf("Invalid CheckSum [%X, %X]\n", chkSum, calcChkSum);
 209:../src/procotol.c **** #endif
 210:../src/procotol.c **** 
 211:../src/procotol.c **** 			nRet = ERROR_INVALID_CHKSUM;
 676              		.loc 2 211 0
 677 0048 2123     		movs	r3, #33
 678 004a 7B61     		str	r3, [r7, #20]
 679 004c 01E0     		b	.L24
 680              	.L22:
 212:../src/procotol.c **** 		}
 213:../src/procotol.c **** 
 214:../src/procotol.c **** 	} else {
 215:../src/procotol.c **** 		nRet = ERROR_INVALID_STX;
 681              		.loc 2 215 0
 682 004e 2023     		movs	r3, #32
 683 0050 7B61     		str	r3, [r7, #20]
 684              	.L24:
 216:../src/procotol.c **** 	}
 217:../src/procotol.c **** 
 218:../src/procotol.c **** 	return nRet;
 685              		.loc 2 218 0
 686 0052 7B69     		ldr	r3, [r7, #20]
 219:../src/procotol.c **** }
 687              		.loc 2 219 0
 688 0054 1846     		mov	r0, r3
 689 0056 1837     		adds	r7, r7, #24
 690              		.cfi_def_cfa_offset 8
 691 0058 BD46     		mov	sp, r7
 692              		.cfi_def_cfa_register 13
 693              		@ sp needed
 694 005a 80BD     		pop	{r7, pc}
 695              		.cfi_endproc
 696              	.LFE107:
 698              		.section	.text.ParseUpdateData,"ax",%progbits
 699              		.align	2
 700              		.global	ParseUpdateData
 701              		.thumb
 702              		.thumb_func
 704              	ParseUpdateData:
 705              	.LFB108:
 220:../src/procotol.c **** 
 221:../src/procotol.c **** int ParseUpdateData(uint8_t *pBuffer, int size)
 222:../src/procotol.c **** {
 706              		.loc 2 222 0
 707              		.cfi_startproc
 708              		@ args = 0, pretend = 0, frame = 1624
 709              		@ frame_needed = 1, uses_anonymous_args = 0
 710 0000 90B5     		push	{r4, r7, lr}
 711              		.cfi_def_cfa_offset 12
 712              		.cfi_offset 4, -12
 713              		.cfi_offset 7, -8
 714              		.cfi_offset 14, -4
 715 0002 ADF2646D 		subw	sp, sp, #1636
 716              		.cfi_def_cfa_offset 1648
 717 0006 02AF     		add	r7, sp, #8
 718              		.cfi_def_cfa 7, 1640
 719 0008 3B1D     		adds	r3, r7, #4
 720 000a 1860     		str	r0, [r3]
 721 000c 3B46     		mov	r3, r7
 722 000e 1960     		str	r1, [r3]
 223:../src/procotol.c **** #define	BYTE_PER_PAGE		128
 224:../src/procotol.c **** #define	PAGE_PER_BLOCK		32
 225:../src/procotol.c **** #define	MAX_RETRY			3
 226:../src/procotol.c **** 
 227:../src/procotol.c **** 	bool bResponse = false;
 723              		.loc 2 227 0
 724 0010 0023     		movs	r3, #0
 725 0012 87F85736 		strb	r3, [r7, #1623]
 228:../src/procotol.c **** 	uint8_t flag = FLAG_ACK;
 726              		.loc 2 228 0
 727 0016 0623     		movs	r3, #6
 728 0018 87F85636 		strb	r3, [r7, #1622]
 229:../src/procotol.c **** 	int nRet = 0, nPos = 0, nLen = 0 , nRetry = 0;
 729              		.loc 2 229 0
 730 001c 0023     		movs	r3, #0
 731 001e C7F85036 		str	r3, [r7, #1616]
 732 0022 0023     		movs	r3, #0
 733 0024 C7F84436 		str	r3, [r7, #1604]
 734 0028 0023     		movs	r3, #0
 735 002a C7F84036 		str	r3, [r7, #1600]
 736 002e 0023     		movs	r3, #0
 737 0030 C7F84C36 		str	r3, [r7, #1612]
 230:../src/procotol.c **** 	nvm_status_t status = NVM_SUCCESS;
 738              		.loc 2 230 0
 739 0034 0023     		movs	r3, #0
 740 0036 87F83F36 		strb	r3, [r7, #1599]
 231:../src/procotol.c **** 	static volatile uint32_t address = 0x00000000 , baseAddress = ENVM_BOOTLOADER_UPDATE_BASE_ADDR, of
 232:../src/procotol.c **** 
 233:../src/procotol.c **** 	uint8_t pktBuffer[MAX_BUFFER]={0};
 741              		.loc 2 233 0
 742 003a 07F50673 		add	r3, r7, #536
 743 003e 1A46     		mov	r2, r3
 744 0040 4FF48063 		mov	r3, #1024
 745 0044 1046     		mov	r0, r2
 746 0046 0021     		movs	r1, #0
 747 0048 1A46     		mov	r2, r3
 748 004a FFF7FEFF 		bl	memset
 234:../src/procotol.c **** 
 235:../src/procotol.c **** 	uint8_t dataBuffer[MAX_DATA_SIZE]={0};
 749              		.loc 2 235 0
 750 004e 07F11803 		add	r3, r7, #24
 751 0052 1A46     		mov	r2, r3
 752 0054 4FF40073 		mov	r3, #512
 753 0058 1046     		mov	r0, r2
 754 005a 0021     		movs	r1, #0
 755 005c 1A46     		mov	r2, r3
 756 005e FFF7FEFF 		bl	memset
 236:../src/procotol.c **** 	int dataSize = sizeof(int);
 757              		.loc 2 236 0
 758 0062 0423     		movs	r3, #4
 759 0064 C7F84836 		str	r3, [r7, #1608]
 237:../src/procotol.c **** 
 238:../src/procotol.c **** 	PSTORAGE_INFO_T pStorageInfo = GetStorageInfo();
 760              		.loc 2 238 0
 761 0068 FFF7FEFF 		bl	GetStorageInfo
 762 006c C7F83806 		str	r0, [r7, #1592]
 239:../src/procotol.c **** 	PHEADER_PKT pPktHeader = (PHEADER_PKT) pBuffer;
 763              		.loc 2 239 0
 764 0070 3B1D     		adds	r3, r7, #4
 765 0072 1B68     		ldr	r3, [r3]
 766 0074 C7F83436 		str	r3, [r7, #1588]
 240:../src/procotol.c **** 	PUPDATE_RESP_PKT pPktResp;
 241:../src/procotol.c **** 
 242:../src/procotol.c **** 	nRet = CheckPacket(pBuffer, size);
 767              		.loc 2 242 0
 768 0078 3A1D     		adds	r2, r7, #4
 769 007a 3B46     		mov	r3, r7
 770 007c 1068     		ldr	r0, [r2]
 771 007e 1968     		ldr	r1, [r3]
 772 0080 FFF7FEFF 		bl	CheckPacket
 773 0084 C7F85006 		str	r0, [r7, #1616]
 243:../src/procotol.c **** 	if(nRet == ERROR_NO_ERROR) {
 774              		.loc 2 243 0
 775 0088 D7F85036 		ldr	r3, [r7, #1616]
 776 008c 002B     		cmp	r3, #0
 777 008e 40F0FD81 		bne	.L27
 244:../src/procotol.c **** 
 245:../src/procotol.c **** 		switch(pPktHeader->Cmd) {
 778              		.loc 2 245 0
 779 0092 D7F83436 		ldr	r3, [r7, #1588]
 780 0096 B3F80130 		ldrh	r3, [r3, #1]	@ unaligned
 781 009a 9BB2     		uxth	r3, r3
 782 009c 48F20302 		movw	r2, #32771
 783 00a0 9342     		cmp	r3, r2
 784 00a2 00F02581 		beq	.L29
 785 00a6 48F20302 		movw	r2, #32771
 786 00aa 9342     		cmp	r3, r2
 787 00ac 1BDC     		bgt	.L30
 788 00ae B3F5004F 		cmp	r3, #32768
 789 00b2 00F0F380 		beq	.L31
 790 00b6 B3F5004F 		cmp	r3, #32768
 791 00ba 09DC     		bgt	.L32
 792 00bc B3F5E24F 		cmp	r3, #28928
 793 00c0 00F07081 		beq	.L33
 794 00c4 47F20112 		movw	r2, #28929
 795 00c8 9342     		cmp	r3, r2
 796 00ca 00F04181 		beq	.L34
 797 00ce B4E1     		b	.L28
 798              	.L32:
 799 00d0 48F20102 		movw	r2, #32769
 800 00d4 9342     		cmp	r3, r2
 801 00d6 00F0EF80 		beq	.L35
 802 00da 48F20202 		movw	r2, #32770
 803 00de 9342     		cmp	r3, r2
 804 00e0 00F0F880 		beq	.L36
 805 00e4 A9E1     		b	.L28
 806              	.L30:
 807 00e6 48F20602 		movw	r2, #32774
 808 00ea 9342     		cmp	r3, r2
 809 00ec 00F09A80 		beq	.L37
 810 00f0 48F20602 		movw	r2, #32774
 811 00f4 9342     		cmp	r3, r2
 812 00f6 09DC     		bgt	.L38
 813 00f8 48F20402 		movw	r2, #32772
 814 00fc 9342     		cmp	r3, r2
 815 00fe 00F00E81 		beq	.L39
 816 0102 48F20502 		movw	r2, #32773
 817 0106 9342     		cmp	r3, r2
 818 0108 0FD0     		beq	.L40
 819 010a 96E1     		b	.L28
 820              	.L38:
 821 010c B3F5104F 		cmp	r3, #36864
 822 0110 00F03481 		beq	.L41
 823 0114 49F20102 		movw	r2, #36865
 824 0118 9342     		cmp	r3, r2
 825 011a 00F05D81 		beq	.L42
 826 011e 48F20702 		movw	r2, #32775
 827 0122 9342     		cmp	r3, r2
 828 0124 00F0B380 		beq	.L43
 829 0128 87E1     		b	.L28
 830              	.L40:
 246:../src/procotol.c **** 			case PKT_CMD_UPDATE_DATA :						// data record.
 247:../src/procotol.c **** 			{
 248:../src/procotol.c **** 				bResponse = true;
 831              		.loc 2 248 0
 832 012a 0123     		movs	r3, #1
 833 012c 87F85736 		strb	r3, [r7, #1623]
 249:../src/procotol.c **** 				nPos = sizeof(HEADER_PKT);
 834              		.loc 2 249 0
 835 0130 0623     		movs	r3, #6
 836 0132 C7F84436 		str	r3, [r7, #1604]
 250:../src/procotol.c **** 				address = baseAddress + offset;
 837              		.loc 2 250 0
 838 0136 A44B     		ldr	r3, .L62
 839 0138 1A68     		ldr	r2, [r3]
 840 013a A44B     		ldr	r3, .L62+4
 841 013c 1B68     		ldr	r3, [r3]
 842 013e 1344     		add	r3, r3, r2
 843 0140 A34A     		ldr	r2, .L62+8
 844 0142 1360     		str	r3, [r2]
 251:../src/procotol.c **** 				for(nRetry = 0 ; nRetry < MAX_RETRY ; nRetry++) {
 845              		.loc 2 251 0
 846 0144 0023     		movs	r3, #0
 847 0146 C7F84C36 		str	r3, [r7, #1612]
 848 014a 66E0     		b	.L44
 849              	.L53:
 252:../src/procotol.c **** //					status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
 253:../src/procotol.c **** //					if(status != NVM_SUCCESS) {
 254:../src/procotol.c **** 
 255:../src/procotol.c **** 						status = NVM_write( address, &pBuffer[nPos], pPktHeader->Length, NVM_DO_NOT_LOCK_PAGE);
 850              		.loc 2 255 0
 851 014c A04B     		ldr	r3, .L62+8
 852 014e 1968     		ldr	r1, [r3]
 853 0150 D7F84436 		ldr	r3, [r7, #1604]
 854 0154 3A1D     		adds	r2, r7, #4
 855 0156 1268     		ldr	r2, [r2]
 856 0158 1A44     		add	r2, r2, r3
 857 015a D7F83436 		ldr	r3, [r7, #1588]
 858 015e 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 859 0160 9BB2     		uxth	r3, r3
 860 0162 0846     		mov	r0, r1
 861 0164 1146     		mov	r1, r2
 862 0166 1A46     		mov	r2, r3
 863 0168 0023     		movs	r3, #0
 864 016a FFF7FEFF 		bl	NVM_write
 865 016e 0346     		mov	r3, r0
 866 0170 87F83F36 		strb	r3, [r7, #1599]
 256:../src/procotol.c **** 						if(NVM_SUCCESS == status || NVM_WRITE_THRESHOLD_WARNING == status)
 867              		.loc 2 256 0
 868 0174 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 869 0178 002B     		cmp	r3, #0
 870 017a 03D0     		beq	.L45
 871              		.loc 2 256 0 is_stmt 0 discriminator 1
 872 017c 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 873 0180 052B     		cmp	r3, #5
 874 0182 26D1     		bne	.L46
 875              	.L45:
 257:../src/procotol.c **** 						{
 258:../src/procotol.c **** 							status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
 876              		.loc 2 258 0 is_stmt 1
 877 0184 924B     		ldr	r3, .L62+8
 878 0186 1968     		ldr	r1, [r3]
 879 0188 D7F84436 		ldr	r3, [r7, #1604]
 880 018c 3A1D     		adds	r2, r7, #4
 881 018e 1268     		ldr	r2, [r2]
 882 0190 1A44     		add	r2, r2, r3
 883 0192 D7F83436 		ldr	r3, [r7, #1588]
 884 0196 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 885 0198 9BB2     		uxth	r3, r3
 886 019a 0846     		mov	r0, r1
 887 019c 1146     		mov	r1, r2
 888 019e 1A46     		mov	r2, r3
 889 01a0 FFF7FEFF 		bl	NVM_verify
 890 01a4 0346     		mov	r3, r0
 891 01a6 87F83F36 		strb	r3, [r7, #1599]
 259:../src/procotol.c **** 							if(status != NVM_SUCCESS) {
 892              		.loc 2 259 0
 893 01aa 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 894 01ae 002B     		cmp	r3, #0
 895 01b0 04D0     		beq	.L47
 260:../src/procotol.c **** 								nRet = status;
 896              		.loc 2 260 0
 897 01b2 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 898 01b6 C7F85036 		str	r3, [r7, #1616]
 261:../src/procotol.c **** 							} else {
 262:../src/procotol.c **** 								offset += pPktHeader->Length;
 263:../src/procotol.c **** 							}
 264:../src/procotol.c **** 							break;
 899              		.loc 2 264 0
 900 01ba 32E0     		b	.L49
 901              	.L47:
 262:../src/procotol.c **** 							}
 902              		.loc 2 262 0
 903 01bc D7F83436 		ldr	r3, [r7, #1588]
 904 01c0 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 905 01c2 9BB2     		uxth	r3, r3
 906 01c4 1A46     		mov	r2, r3
 907 01c6 814B     		ldr	r3, .L62+4
 908 01c8 1B68     		ldr	r3, [r3]
 909 01ca 1344     		add	r3, r3, r2
 910 01cc 7F4A     		ldr	r2, .L62+4
 911 01ce 1360     		str	r3, [r2]
 912              		.loc 2 264 0
 913 01d0 27E0     		b	.L49
 914              	.L46:
 265:../src/procotol.c **** 						}
 266:../src/procotol.c **** 						else if(NVM_PAGE_LOCK_ERROR == status) {
 915              		.loc 2 266 0
 916 01d2 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 917 01d6 032B     		cmp	r3, #3
 918 01d8 15D1     		bne	.L50
 267:../src/procotol.c **** 							//  Unlock   writing   or send NAK
 268:../src/procotol.c **** 							status = NVM_unlock(address, pPktHeader->Length);
 919              		.loc 2 268 0
 920 01da 7D4B     		ldr	r3, .L62+8
 921 01dc 1A68     		ldr	r2, [r3]
 922 01de D7F83436 		ldr	r3, [r7, #1588]
 923 01e2 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 924 01e4 9BB2     		uxth	r3, r3
 925 01e6 1046     		mov	r0, r2
 926 01e8 1946     		mov	r1, r3
 927 01ea FFF7FEFF 		bl	NVM_unlock
 928 01ee 0346     		mov	r3, r0
 929 01f0 87F83F36 		strb	r3, [r7, #1599]
 269:../src/procotol.c **** 							if( status != NVM_SUCCESS ) {
 930              		.loc 2 269 0
 931 01f4 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 932 01f8 002B     		cmp	r3, #0
 933 01fa 09D0     		beq	.L52
 270:../src/procotol.c **** 								nRet = status;
 934              		.loc 2 270 0
 935 01fc 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 936 0200 C7F85036 		str	r3, [r7, #1616]
 937 0204 04E0     		b	.L52
 938              	.L50:
 271:../src/procotol.c **** 							}
 272:../src/procotol.c **** 						}
 273:../src/procotol.c **** 						else {
 274:../src/procotol.c **** 							nRet = status;
 939              		.loc 2 274 0
 940 0206 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 941 020a C7F85036 		str	r3, [r7, #1616]
 275:../src/procotol.c **** 							break;
 942              		.loc 2 275 0
 943 020e 08E0     		b	.L49
 944              	.L52:
 251:../src/procotol.c **** //					status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
 945              		.loc 2 251 0 discriminator 2
 946 0210 D7F84C36 		ldr	r3, [r7, #1612]
 947 0214 0133     		adds	r3, r3, #1
 948 0216 C7F84C36 		str	r3, [r7, #1612]
 949              	.L44:
 251:../src/procotol.c **** //					status = NVM_verify( address, &pBuffer[nPos], pPktHeader->Length );
 950              		.loc 2 251 0 is_stmt 0 discriminator 1
 951 021a D7F84C36 		ldr	r3, [r7, #1612]
 952 021e 022B     		cmp	r3, #2
 953 0220 94DD     		ble	.L53
 954              	.L49:
 276:../src/procotol.c **** 						}
 277:../src/procotol.c **** //					}
 278:../src/procotol.c **** //					else {		// Unchanged Data
 279:../src/procotol.c **** //						offset += pPktHeader->Length;
 280:../src/procotol.c **** //						break;
 281:../src/procotol.c **** //					}
 282:../src/procotol.c **** 
 283:../src/procotol.c **** 				}
 284:../src/procotol.c **** 			}
 285:../src/procotol.c **** 				break;
 955              		.loc 2 285 0 is_stmt 1 discriminator 1
 956 0222 0AE1     		b	.L28
 957              	.L37:
 958              	.LBB2:
 286:../src/procotol.c **** 			case PKT_CMD_READ_DATA :						// end of file record.
 287:../src/procotol.c **** 			{
 288:../src/procotol.c **** 				bResponse = true;
 959              		.loc 2 288 0
 960 0224 0123     		movs	r3, #1
 961 0226 87F85736 		strb	r3, [r7, #1623]
 289:../src/procotol.c **** 
 290:../src/procotol.c **** 				PREAD_DATA_PKT pktData = (PREAD_DATA_PKT) pBuffer;
 962              		.loc 2 290 0
 963 022a 3B1D     		adds	r3, r7, #4
 964 022c 1B68     		ldr	r3, [r3]
 965 022e C7F83036 		str	r3, [r7, #1584]
 291:../src/procotol.c **** 				dataSize = pktData->DataLen;
 966              		.loc 2 291 0
 967 0232 D7F83036 		ldr	r3, [r7, #1584]
 968 0236 D3F80A30 		ldr	r3, [r3, #10]	@ unaligned
 969 023a C7F84836 		str	r3, [r7, #1608]
 292:../src/procotol.c **** 				if( dataSize > MAX_DATA_SIZE) {
 970              		.loc 2 292 0
 971 023e D7F84836 		ldr	r3, [r7, #1608]
 972 0242 B3F5007F 		cmp	r3, #512
 973 0246 03DD     		ble	.L54
 293:../src/procotol.c **** 					nRet = ERROR_READ_DATA_SIZE;
 974              		.loc 2 293 0
 975 0248 2423     		movs	r3, #36
 976 024a C7F85036 		str	r3, [r7, #1616]
 977 024e 1DE0     		b	.L55
 978              	.L54:
 979              	.LBB3:
 294:../src/procotol.c **** 				} else {
 295:../src/procotol.c **** 					int readAddr = pktData->Address - ENVM_BOOTLOADER_UPDATE_BASE_ADDR;
 980              		.loc 2 295 0
 981 0250 D7F83036 		ldr	r3, [r7, #1584]
 982 0254 D3F80630 		ldr	r3, [r3, #6]	@ unaligned
 983 0258 03F12043 		add	r3, r3, #-1610612736
 984 025c C7F82C36 		str	r3, [r7, #1580]
 296:../src/procotol.c **** 					status = MSS_NVM_read( (uint8_t *)readAddr, (uint8_t *)dataBuffer, dataSize);
 985              		.loc 2 296 0
 986 0260 D7F82C16 		ldr	r1, [r7, #1580]
 987 0264 D7F84836 		ldr	r3, [r7, #1608]
 988 0268 07F11802 		add	r2, r7, #24
 989 026c 0846     		mov	r0, r1
 990 026e 1146     		mov	r1, r2
 991 0270 1A46     		mov	r2, r3
 992 0272 FFF7FEFF 		bl	MSS_NVM_read
 993 0276 0346     		mov	r3, r0
 994 0278 87F83F36 		strb	r3, [r7, #1599]
 297:../src/procotol.c **** 					if(status != NVM_SUCCESS) {
 995              		.loc 2 297 0
 996 027c 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 997 0280 002B     		cmp	r3, #0
 998 0282 03D0     		beq	.L55
 298:../src/procotol.c **** 						nRet = ERROR_READ_DATA;
 999              		.loc 2 298 0
 1000 0284 2523     		movs	r3, #37
 1001 0286 C7F85036 		str	r3, [r7, #1616]
 1002              	.LBE3:
 1003              	.LBE2:
 299:../src/procotol.c **** 					}
 300:../src/procotol.c **** 				}
 301:../src/procotol.c **** 			}
 302:../src/procotol.c **** 				break;
 1004              		.loc 2 302 0
 1005 028a D6E0     		b	.L28
 1006              	.L55:
 1007 028c D5E0     		b	.L28
 1008              	.L43:
 303:../src/procotol.c **** 
 304:../src/procotol.c **** 			case PKT_CMD_UPDATE_END :						// end of file record.
 305:../src/procotol.c **** 			{
 306:../src/procotol.c **** 				LED_OnOff(LED_OFF);
 1009              		.loc 2 306 0
 1010 028e 514B     		ldr	r3, .L62+12
 1011 0290 0122     		movs	r2, #1
 1012 0292 1A60     		str	r2, [r3]
 307:../src/procotol.c **** 				bResponse = true;
 1013              		.loc 2 307 0
 1014 0294 0123     		movs	r3, #1
 1015 0296 87F85736 		strb	r3, [r7, #1623]
 308:../src/procotol.c **** 			}
 309:../src/procotol.c **** 				break;
 1016              		.loc 2 309 0
 1017 029a CEE0     		b	.L28
 1018              	.L31:
 310:../src/procotol.c **** 
 311:../src/procotol.c **** 			case PKT_CMD_UPDATE_BEGIN :				// start
 312:../src/procotol.c **** 			{
 313:../src/procotol.c **** 				baseAddress = ENVM_BOOTLOADER_UPDATE_BASE_ADDR;
 1019              		.loc 2 313 0
 1020 029c 4A4B     		ldr	r3, .L62
 1021 029e 4FF0C042 		mov	r2, #1610612736
 1022 02a2 1A60     		str	r2, [r3]
 314:../src/procotol.c **** 				offset = 0;
 1023              		.loc 2 314 0
 1024 02a4 494B     		ldr	r3, .L62+4
 1025 02a6 0022     		movs	r2, #0
 1026 02a8 1A60     		str	r2, [r3]
 315:../src/procotol.c **** 				LED_OnOff(LED_ON);
 1027              		.loc 2 315 0
 1028 02aa 4A4B     		ldr	r3, .L62+12
 1029 02ac 0022     		movs	r2, #0
 1030 02ae 1A60     		str	r2, [r3]
 316:../src/procotol.c **** 
 317:../src/procotol.c **** 				bResponse = true;
 1031              		.loc 2 317 0
 1032 02b0 0123     		movs	r3, #1
 1033 02b2 87F85736 		strb	r3, [r7, #1623]
 318:../src/procotol.c **** 			}
 319:../src/procotol.c **** 				break;
 1034              		.loc 2 319 0
 1035 02b6 C0E0     		b	.L28
 1036              	.L35:
 1037              	.LBB4:
 320:../src/procotol.c **** 			case PKT_CMD_UPDATE_BASE_ADDR :			// extended linear address record. (  Upper 4byte 0xFFFF0000 )
 321:../src/procotol.c **** 			{
 322:../src/procotol.c **** 				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
 1038              		.loc 2 322 0
 1039 02b8 3B1D     		adds	r3, r7, #4
 1040 02ba 1B68     		ldr	r3, [r3]
 1041 02bc C7F82836 		str	r3, [r7, #1576]
 323:../src/procotol.c **** 				baseAddress = pktData->Data;
 1042              		.loc 2 323 0
 1043 02c0 D7F82836 		ldr	r3, [r7, #1576]
 1044 02c4 D3F80630 		ldr	r3, [r3, #6]	@ unaligned
 1045 02c8 3F4A     		ldr	r2, .L62
 1046 02ca 1360     		str	r3, [r2]
 324:../src/procotol.c **** 
 325:../src/procotol.c **** 				bResponse = true;
 1047              		.loc 2 325 0
 1048 02cc 0123     		movs	r3, #1
 1049 02ce 87F85736 		strb	r3, [r7, #1623]
 1050              	.LBE4:
 326:../src/procotol.c **** 			}
 327:../src/procotol.c **** 				break;
 1051              		.loc 2 327 0
 1052 02d2 B2E0     		b	.L28
 1053              	.L36:
 1054              	.LBB5:
 328:../src/procotol.c **** 			case PKT_CMD_UPDATE_BASE_OFFSET_ADDR :			// extended segment address record. ( Addr x 16 )
 329:../src/procotol.c **** 			{
 330:../src/procotol.c **** 				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
 1055              		.loc 2 330 0
 1056 02d4 3B1D     		adds	r3, r7, #4
 1057 02d6 1B68     		ldr	r3, [r3]
 1058 02d8 C7F82436 		str	r3, [r7, #1572]
 331:../src/procotol.c **** 				offset = pktData->Data;
 1059              		.loc 2 331 0
 1060 02dc D7F82436 		ldr	r3, [r7, #1572]
 1061 02e0 D3F80630 		ldr	r3, [r3, #6]	@ unaligned
 1062 02e4 394A     		ldr	r2, .L62+4
 1063 02e6 1360     		str	r3, [r2]
 332:../src/procotol.c **** 
 333:../src/procotol.c **** 				bResponse = true;
 1064              		.loc 2 333 0
 1065 02e8 0123     		movs	r3, #1
 1066 02ea 87F85736 		strb	r3, [r7, #1623]
 1067              	.LBE5:
 334:../src/procotol.c **** 
 335:../src/procotol.c **** 			}
 336:../src/procotol.c **** 				break;
 1068              		.loc 2 336 0
 1069 02ee A4E0     		b	.L28
 1070              	.L29:
 1071              	.LBB6:
 337:../src/procotol.c **** 			case PKT_CMD_UPDATE_OFFSET_ADDR :			// extended segment address record. ( Addr x 16 )
 338:../src/procotol.c **** 			{
 339:../src/procotol.c **** 				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
 1072              		.loc 2 339 0
 1073 02f0 3B1D     		adds	r3, r7, #4
 1074 02f2 1B68     		ldr	r3, [r3]
 1075 02f4 C7F82036 		str	r3, [r7, #1568]
 340:../src/procotol.c **** 				offset &= 0xFFFF0000;
 1076              		.loc 2 340 0
 1077 02f8 344B     		ldr	r3, .L62+4
 1078 02fa 1B68     		ldr	r3, [r3]
 1079 02fc 1B0C     		lsrs	r3, r3, #16
 1080 02fe 1B04     		lsls	r3, r3, #16
 1081 0300 324A     		ldr	r2, .L62+4
 1082 0302 1360     		str	r3, [r2]
 341:../src/procotol.c **** 				offset |= pktData->Data;
 1083              		.loc 2 341 0
 1084 0304 D7F82036 		ldr	r3, [r7, #1568]
 1085 0308 D3F80620 		ldr	r2, [r3, #6]	@ unaligned
 1086 030c 2F4B     		ldr	r3, .L62+4
 1087 030e 1B68     		ldr	r3, [r3]
 1088 0310 1343     		orrs	r3, r3, r2
 1089 0312 2E4A     		ldr	r2, .L62+4
 1090 0314 1360     		str	r3, [r2]
 342:../src/procotol.c **** 
 343:../src/procotol.c **** 				bResponse = true;
 1091              		.loc 2 343 0
 1092 0316 0123     		movs	r3, #1
 1093 0318 87F85736 		strb	r3, [r7, #1623]
 1094              	.LBE6:
 344:../src/procotol.c **** 			}
 345:../src/procotol.c **** 				break;
 1095              		.loc 2 345 0
 1096 031c 8DE0     		b	.L28
 1097              	.L39:
 1098              	.LBB7:
 346:../src/procotol.c **** 
 347:../src/procotol.c **** 			case PKT_CMD_UPDATE_OFFSET_ADDR_2 :			// extended segment address record. ( Addr x 16 )
 348:../src/procotol.c **** 			{
 349:../src/procotol.c **** 				PUPDATE_ADDR_PKT pktData = (PUPDATE_ADDR_PKT) pBuffer;
 1099              		.loc 2 349 0
 1100 031e 3B1D     		adds	r3, r7, #4
 1101 0320 1B68     		ldr	r3, [r3]
 1102 0322 C7F81C36 		str	r3, [r7, #1564]
 350:../src/procotol.c **** 				offset &= 0xFFFFF000;
 1103              		.loc 2 350 0
 1104 0326 294B     		ldr	r3, .L62+4
 1105 0328 1B68     		ldr	r3, [r3]
 1106 032a 23F47F63 		bic	r3, r3, #4080
 1107 032e 23F00F03 		bic	r3, r3, #15
 1108 0332 264A     		ldr	r2, .L62+4
 1109 0334 1360     		str	r3, [r2]
 351:../src/procotol.c **** 				offset |= pktData->Data;
 1110              		.loc 2 351 0
 1111 0336 D7F81C36 		ldr	r3, [r7, #1564]
 1112 033a D3F80620 		ldr	r2, [r3, #6]	@ unaligned
 1113 033e 234B     		ldr	r3, .L62+4
 1114 0340 1B68     		ldr	r3, [r3]
 1115 0342 1343     		orrs	r3, r3, r2
 1116 0344 214A     		ldr	r2, .L62+4
 1117 0346 1360     		str	r3, [r2]
 352:../src/procotol.c **** 
 353:../src/procotol.c **** 				bResponse = true;
 1118              		.loc 2 353 0
 1119 0348 0123     		movs	r3, #1
 1120 034a 87F85736 		strb	r3, [r7, #1623]
 1121              	.LBE7:
 354:../src/procotol.c **** 			}
 355:../src/procotol.c **** 				break;
 1122              		.loc 2 355 0
 1123 034e 74E0     		b	.L28
 1124              	.L34:
 1125              	.LBB8:
 356:../src/procotol.c **** 
 357:../src/procotol.c **** 			case PKT_CMD_SEND_SERIAL_NO :			//
 358:../src/procotol.c **** 			{
 359:../src/procotol.c **** 				PRUN_SERIAL_NO_PKT pktData = (PRUN_SERIAL_NO_PKT) pBuffer;
 1126              		.loc 2 359 0
 1127 0350 3B1D     		adds	r3, r7, #4
 1128 0352 1B68     		ldr	r3, [r3]
 1129 0354 C7F81836 		str	r3, [r7, #1560]
 360:../src/procotol.c **** 
 361:../src/procotol.c **** 				SetSerialNo(pktData->SerialNo, pktData->Length);
 1130              		.loc 2 361 0
 1131 0358 D7F81836 		ldr	r3, [r7, #1560]
 1132 035c 9A1D     		adds	r2, r3, #6
 1133 035e D7F81836 		ldr	r3, [r7, #1560]
 1134 0362 9B88     		ldrh	r3, [r3, #4]	@ unaligned
 1135 0364 9BB2     		uxth	r3, r3
 1136 0366 1046     		mov	r0, r2
 1137 0368 1946     		mov	r1, r3
 1138 036a FFF7FEFF 		bl	SetSerialNo
 362:../src/procotol.c **** 				SaveStorageInfo(DS_TYPE_SYSTEM);
 1139              		.loc 2 362 0
 1140 036e 0120     		movs	r0, #1
 1141 0370 FFF7FEFF 		bl	SaveStorageInfo
 363:../src/procotol.c **** 				bResponse = true;
 1142              		.loc 2 363 0
 1143 0374 0123     		movs	r3, #1
 1144 0376 87F85736 		strb	r3, [r7, #1623]
 1145              	.LBE8:
 364:../src/procotol.c **** 			}
 365:../src/procotol.c **** 				break;
 1146              		.loc 2 365 0
 1147 037a 5EE0     		b	.L28
 1148              	.L41:
 366:../src/procotol.c **** 
 367:../src/procotol.c **** 			case PKT_CMD_REQ_SERIAL_NO :			//
 368:../src/procotol.c **** 			{
 369:../src/procotol.c **** 				dataSize = sizeof(pStorageInfo->SystemInfo.SerialNo);
 1149              		.loc 2 369 0
 1150 037c 2023     		movs	r3, #32
 1151 037e C7F84836 		str	r3, [r7, #1608]
 370:../src/procotol.c **** 				memcpy(dataBuffer, (uint8_t*)pStorageInfo->SystemInfo.SerialNo, dataSize);
 1152              		.loc 2 370 0
 1153 0382 D7F83836 		ldr	r3, [r7, #1592]
 1154 0386 03F11002 		add	r2, r3, #16
 1155 038a D7F84836 		ldr	r3, [r7, #1608]
 1156 038e 07F11801 		add	r1, r7, #24
 1157 0392 0846     		mov	r0, r1
 1158 0394 1146     		mov	r1, r2
 1159 0396 1A46     		mov	r2, r3
 1160 0398 FFF7FEFF 		bl	memcpy
 371:../src/procotol.c **** 
 372:../src/procotol.c **** 				bResponse = true;
 1161              		.loc 2 372 0
 1162 039c 0123     		movs	r3, #1
 1163 039e 87F85736 		strb	r3, [r7, #1623]
 373:../src/procotol.c **** 			}
 374:../src/procotol.c **** 				break;
 1164              		.loc 2 374 0
 1165 03a2 4AE0     		b	.L28
 1166              	.L33:
 375:../src/procotol.c **** 
 376:../src/procotol.c **** 			case PKT_CMD_SAVE_STORAGE_INFO :			//
 377:../src/procotol.c **** 			{
 378:../src/procotol.c **** 				status = SaveStorageInfoALL();
 1167              		.loc 2 378 0
 1168 03a4 FFF7FEFF 		bl	SaveStorageInfoALL
 1169 03a8 0346     		mov	r3, r0
 1170 03aa 87F83F36 		strb	r3, [r7, #1599]
 379:../src/procotol.c **** 				if (NVM_SUCCESS != status) {
 1171              		.loc 2 379 0
 1172 03ae 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 1173 03b2 002B     		cmp	r3, #0
 1174 03b4 03D0     		beq	.L56
 380:../src/procotol.c **** 					nRet = status;
 1175              		.loc 2 380 0
 1176 03b6 97F83F36 		ldrb	r3, [r7, #1599]	@ zero_extendqisi2
 1177 03ba C7F85036 		str	r3, [r7, #1616]
 1178              	.L56:
 381:../src/procotol.c **** 				}
 382:../src/procotol.c **** 
 383:../src/procotol.c **** 				bResponse = true;
 1179              		.loc 2 383 0
 1180 03be 0123     		movs	r3, #1
 1181 03c0 87F85736 		strb	r3, [r7, #1623]
 384:../src/procotol.c **** 			}
 385:../src/procotol.c **** 				break;
 1182              		.loc 2 385 0
 1183 03c4 39E0     		b	.L28
 1184              	.L63:
 1185 03c6 00BF     		.align	2
 1186              	.L62:
 1187 03c8 00000000 		.word	baseAddress.8434
 1188 03cc 00000000 		.word	offset.8435
 1189 03d0 00000000 		.word	address.8433
 1190 03d4 34000150 		.word	1342242868
 1191              	.L42:
 1192              	.LBB9:
 386:../src/procotol.c **** 
 387:../src/procotol.c **** 			case PKT_CMD_REQ_VERSION :			// extended segment address record. ( Addr x 16 )
 388:../src/procotol.c **** 			{
 389:../src/procotol.c **** 				VERSION_T tVersion;
 390:../src/procotol.c **** 				tVersion.BL = GetBLVer();
 1193              		.loc 2 390 0
 1194 03d8 FFF7FEFF 		bl	GetBLVer
 1195 03dc 0346     		mov	r3, r0
 1196 03de 1A46     		mov	r2, r3
 1197 03e0 07F10803 		add	r3, r7, #8
 1198 03e4 1A60     		str	r2, [r3]
 391:../src/procotol.c **** 				tVersion.IAP = GetIAPVer();
 1199              		.loc 2 391 0
 1200 03e6 FFF7FEFF 		bl	GetIAPVer
 1201 03ea 0346     		mov	r3, r0
 1202 03ec 1A46     		mov	r2, r3
 1203 03ee 07F10803 		add	r3, r7, #8
 1204 03f2 5A60     		str	r2, [r3, #4]
 392:../src/procotol.c **** 				tVersion.APP = GetAPPVer();
 1205              		.loc 2 392 0
 1206 03f4 FFF7FEFF 		bl	GetAPPVer
 1207 03f8 0346     		mov	r3, r0
 1208 03fa 1A46     		mov	r2, r3
 1209 03fc 07F10803 		add	r3, r7, #8
 1210 0400 9A60     		str	r2, [r3, #8]
 393:../src/procotol.c **** 				tVersion.FPGA = GetFPGAVer();
 1211              		.loc 2 393 0
 1212 0402 FFF7FEFF 		bl	GetFPGAVer
 1213 0406 0346     		mov	r3, r0
 1214 0408 1A46     		mov	r2, r3
 1215 040a 07F10803 		add	r3, r7, #8
 1216 040e DA60     		str	r2, [r3, #12]
 394:../src/procotol.c **** 
 395:../src/procotol.c **** 				dataSize = sizeof(tVersion);
 1217              		.loc 2 395 0
 1218 0410 1023     		movs	r3, #16
 1219 0412 C7F84836 		str	r3, [r7, #1608]
 396:../src/procotol.c **** 				memcpy(&dataBuffer[nPos], (uint8_t*)&tVersion, dataSize);
 1220              		.loc 2 396 0
 1221 0416 07F11802 		add	r2, r7, #24
 1222 041a D7F84436 		ldr	r3, [r7, #1604]
 1223 041e D118     		adds	r1, r2, r3
 1224 0420 D7F84836 		ldr	r3, [r7, #1608]
 1225 0424 07F10802 		add	r2, r7, #8
 1226 0428 0846     		mov	r0, r1
 1227 042a 1146     		mov	r1, r2
 1228 042c 1A46     		mov	r2, r3
 1229 042e FFF7FEFF 		bl	memcpy
 397:../src/procotol.c **** 
 398:../src/procotol.c **** 				bResponse = true;
 1230              		.loc 2 398 0
 1231 0432 0123     		movs	r3, #1
 1232 0434 87F85736 		strb	r3, [r7, #1623]
 1233              	.LBE9:
 399:../src/procotol.c **** 			}
 400:../src/procotol.c **** 				break;
 1234              		.loc 2 400 0
 1235 0438 00BF     		nop
 1236              	.L28:
 401:../src/procotol.c **** 		}
 402:../src/procotol.c **** 
 403:../src/procotol.c **** 		if(nRet !=  ERROR_NO_ERROR) {
 1237              		.loc 2 403 0
 1238 043a D7F85036 		ldr	r3, [r7, #1616]
 1239 043e 002B     		cmp	r3, #0
 1240 0440 48D0     		beq	.L58
 404:../src/procotol.c **** 			flag = FLAG_NAK;
 1241              		.loc 2 404 0
 1242 0442 1523     		movs	r3, #21
 1243 0444 87F85636 		strb	r3, [r7, #1622]
 405:../src/procotol.c **** 			dataBuffer[0] = nRet & 0xFF;
 1244              		.loc 2 405 0
 1245 0448 D7F85036 		ldr	r3, [r7, #1616]
 1246 044c DAB2     		uxtb	r2, r3
 1247 044e 07F11803 		add	r3, r7, #24
 1248 0452 1A70     		strb	r2, [r3]
 406:../src/procotol.c **** 			dataBuffer[1] = (nRet >> 8) & 0xFF;
 1249              		.loc 2 406 0
 1250 0454 D7F85036 		ldr	r3, [r7, #1616]
 1251 0458 1B12     		asrs	r3, r3, #8
 1252 045a DAB2     		uxtb	r2, r3
 1253 045c 07F11803 		add	r3, r7, #24
 1254 0460 5A70     		strb	r2, [r3, #1]
 407:../src/procotol.c **** 			dataBuffer[2] = (nRet >> 16) & 0xFF;
 1255              		.loc 2 407 0
 1256 0462 D7F85036 		ldr	r3, [r7, #1616]
 1257 0466 1B14     		asrs	r3, r3, #16
 1258 0468 DAB2     		uxtb	r2, r3
 1259 046a 07F11803 		add	r3, r7, #24
 1260 046e 9A70     		strb	r2, [r3, #2]
 408:../src/procotol.c **** 			dataBuffer[3] = (nRet >> 24) & 0xFF;
 1261              		.loc 2 408 0
 1262 0470 D7F85036 		ldr	r3, [r7, #1616]
 1263 0474 1B0E     		lsrs	r3, r3, #24
 1264 0476 DAB2     		uxtb	r2, r3
 1265 0478 07F11803 		add	r3, r7, #24
 1266 047c DA70     		strb	r2, [r3, #3]
 409:../src/procotol.c **** 			dataSize = sizeof(int);
 1267              		.loc 2 409 0
 1268 047e 0423     		movs	r3, #4
 1269 0480 C7F84836 		str	r3, [r7, #1608]
 410:../src/procotol.c **** 			bResponse = true;
 1270              		.loc 2 410 0
 1271 0484 0123     		movs	r3, #1
 1272 0486 87F85736 		strb	r3, [r7, #1623]
 1273 048a 23E0     		b	.L58
 1274              	.L27:
 411:../src/procotol.c **** 		}
 412:../src/procotol.c **** 
 413:../src/procotol.c **** 	} else {
 414:../src/procotol.c **** 		flag = FLAG_NAK;
 1275              		.loc 2 414 0
 1276 048c 1523     		movs	r3, #21
 1277 048e 87F85636 		strb	r3, [r7, #1622]
 415:../src/procotol.c **** 		dataBuffer[0] = nRet & 0xFF;
 1278              		.loc 2 415 0
 1279 0492 D7F85036 		ldr	r3, [r7, #1616]
 1280 0496 DAB2     		uxtb	r2, r3
 1281 0498 07F11803 		add	r3, r7, #24
 1282 049c 1A70     		strb	r2, [r3]
 416:../src/procotol.c **** 		dataBuffer[1] = (nRet >> 8) & 0xFF;
 1283              		.loc 2 416 0
 1284 049e D7F85036 		ldr	r3, [r7, #1616]
 1285 04a2 1B12     		asrs	r3, r3, #8
 1286 04a4 DAB2     		uxtb	r2, r3
 1287 04a6 07F11803 		add	r3, r7, #24
 1288 04aa 5A70     		strb	r2, [r3, #1]
 417:../src/procotol.c **** 		dataBuffer[2] = (nRet >> 16) & 0xFF;
 1289              		.loc 2 417 0
 1290 04ac D7F85036 		ldr	r3, [r7, #1616]
 1291 04b0 1B14     		asrs	r3, r3, #16
 1292 04b2 DAB2     		uxtb	r2, r3
 1293 04b4 07F11803 		add	r3, r7, #24
 1294 04b8 9A70     		strb	r2, [r3, #2]
 418:../src/procotol.c **** 		dataBuffer[3] = (nRet >> 24) & 0xFF;
 1295              		.loc 2 418 0
 1296 04ba D7F85036 		ldr	r3, [r7, #1616]
 1297 04be 1B0E     		lsrs	r3, r3, #24
 1298 04c0 DAB2     		uxtb	r2, r3
 1299 04c2 07F11803 		add	r3, r7, #24
 1300 04c6 DA70     		strb	r2, [r3, #3]
 419:../src/procotol.c **** 		dataSize = sizeof(int);
 1301              		.loc 2 419 0
 1302 04c8 0423     		movs	r3, #4
 1303 04ca C7F84836 		str	r3, [r7, #1608]
 420:../src/procotol.c **** 		bResponse = true;
 1304              		.loc 2 420 0
 1305 04ce 0123     		movs	r3, #1
 1306 04d0 87F85736 		strb	r3, [r7, #1623]
 1307              	.L58:
 421:../src/procotol.c **** 	}
 422:../src/procotol.c **** 
 423:../src/procotol.c **** 	if(bResponse) {
 1308              		.loc 2 423 0
 1309 04d4 97F85736 		ldrb	r3, [r7, #1623]	@ zero_extendqisi2
 1310 04d8 002B     		cmp	r3, #0
 1311 04da 1ED0     		beq	.L59
 424:../src/procotol.c **** 		nLen = GenPacket((uint8_t*)pktBuffer, pPktHeader->Cmd, flag, (uint8_t*)dataBuffer, dataSize);
 1312              		.loc 2 424 0
 1313 04dc D7F83436 		ldr	r3, [r7, #1588]
 1314 04e0 B3F80130 		ldrh	r3, [r3, #1]	@ unaligned
 1315 04e4 99B2     		uxth	r1, r3
 1316 04e6 07F50670 		add	r0, r7, #536
 1317 04ea 97F85626 		ldrb	r2, [r7, #1622]	@ zero_extendqisi2
 1318 04ee 07F11804 		add	r4, r7, #24
 1319 04f2 D7F84836 		ldr	r3, [r7, #1608]
 1320 04f6 0093     		str	r3, [sp]
 1321 04f8 2346     		mov	r3, r4
 1322 04fa FFF7FEFF 		bl	GenPacket
 1323 04fe C7F84006 		str	r0, [r7, #1600]
 425:../src/procotol.c **** 		MSS_UART_polled_tx( get_uart(), (uint8_t*)pktBuffer, nLen );
 1324              		.loc 2 425 0
 1325 0502 FFF7FEFF 		bl	get_uart
 1326 0506 0146     		mov	r1, r0
 1327 0508 D7F84036 		ldr	r3, [r7, #1600]
 1328 050c 07F50672 		add	r2, r7, #536
 1329 0510 0846     		mov	r0, r1
 1330 0512 1146     		mov	r1, r2
 1331 0514 1A46     		mov	r2, r3
 1332 0516 FFF7FEFF 		bl	MSS_UART_polled_tx
 1333              	.L59:
 426:../src/procotol.c **** 	}
 427:../src/procotol.c **** 
 428:../src/procotol.c **** 	// Reboot system
 429:../src/procotol.c **** 	if (PKT_CMD_RESET_SYSTEM == pPktHeader->Cmd) {
 1334              		.loc 2 429 0
 1335 051a D7F83436 		ldr	r3, [r7, #1588]
 1336 051e B3F80130 		ldrh	r3, [r3, #1]	@ unaligned
 1337 0522 9BB2     		uxth	r3, r3
 1338 0524 B3F5E04F 		cmp	r3, #28672
 1339 0528 05D1     		bne	.L60
 430:../src/procotol.c **** 		delay_ms(1000);
 1340              		.loc 2 430 0
 1341 052a 4FF47A70 		mov	r0, #1000
 1342 052e FFF7FEFF 		bl	delay_ms
 431:../src/procotol.c **** 		reset_system();
 1343              		.loc 2 431 0
 1344 0532 FFF7FEFF 		bl	reset_system
 1345              	.L60:
 432:../src/procotol.c **** 	}
 433:../src/procotol.c **** 
 434:../src/procotol.c **** 	return nRet;
 1346              		.loc 2 434 0
 1347 0536 D7F85036 		ldr	r3, [r7, #1616]
 435:../src/procotol.c **** }
 1348              		.loc 2 435 0
 1349 053a 1846     		mov	r0, r3
 1350 053c 07F25C67 		addw	r7, r7, #1628
 1351              		.cfi_def_cfa_offset 12
 1352 0540 BD46     		mov	sp, r7
 1353              		.cfi_def_cfa_register 13
 1354              		@ sp needed
 1355 0542 90BD     		pop	{r4, r7, pc}
 1356              		.cfi_endproc
 1357              	.LFE108:
 1359              		.section	.text.processFwUpdate,"ax",%progbits
 1360              		.align	2
 1361              		.global	processFwUpdate
 1362              		.thumb
 1363              		.thumb_func
 1365              	processFwUpdate:
 1366              	.LFB109:
 436:../src/procotol.c **** 
 437:../src/procotol.c **** 
 438:../src/procotol.c **** int processFwUpdate()
 439:../src/procotol.c **** {
 1367              		.loc 2 439 0
 1368              		.cfi_startproc
 1369              		@ args = 0, pretend = 0, frame = 1048
 1370              		@ frame_needed = 1, uses_anonymous_args = 0
 1371 0000 80B5     		push	{r7, lr}
 1372              		.cfi_def_cfa_offset 8
 1373              		.cfi_offset 7, -8
 1374              		.cfi_offset 14, -4
 1375 0002 ADF5836D 		sub	sp, sp, #1048
 1376              		.cfi_def_cfa_offset 1056
 1377 0006 00AF     		add	r7, sp, #0
 1378              		.cfi_def_cfa_register 7
 440:../src/procotol.c **** #define		MAX_LED_FLASH_INTERVAL		3
 441:../src/procotol.c **** #define		LED_FLASH_INTERVAL 		200	//ms
 442:../src/procotol.c **** 
 443:../src/procotol.c **** 	uint8_t buffer[MAX_BUFFER] = {0};
 1379              		.loc 2 443 0
 1380 0008 3B1D     		adds	r3, r7, #4
 1381 000a 1A46     		mov	r2, r3
 1382 000c 4FF48063 		mov	r3, #1024
 1383 0010 1046     		mov	r0, r2
 1384 0012 0021     		movs	r1, #0
 1385 0014 1A46     		mov	r2, r3
 1386 0016 FFF7FEFF 		bl	memset
 444:../src/procotol.c **** 	int nRet = 0, nSize = 0;
 1387              		.loc 2 444 0
 1388 001a 0023     		movs	r3, #0
 1389 001c C7F80C34 		str	r3, [r7, #1036]
 1390 0020 0023     		movs	r3, #0
 1391 0022 C7F80834 		str	r3, [r7, #1032]
 445:../src/procotol.c **** 	uint8_t ledOn = LED_ON , ledFlashInterval = 1;
 1392              		.loc 2 445 0
 1393 0026 0023     		movs	r3, #0
 1394 0028 87F81734 		strb	r3, [r7, #1047]
 1395 002c 0123     		movs	r3, #1
 1396 002e 87F80734 		strb	r3, [r7, #1031]
 446:../src/procotol.c **** 
 447:../src/procotol.c **** 	uint32_t time = 0;
 1397              		.loc 2 447 0
 1398 0032 0023     		movs	r3, #0
 1399 0034 C7F81034 		str	r3, [r7, #1040]
 448:../src/procotol.c **** 	time = get_mili_time();
 1400              		.loc 2 448 0
 1401 0038 FFF7FEFF 		bl	get_mili_time
 1402 003c C7F81004 		str	r0, [r7, #1040]
 1403              	.L67:
 449:../src/procotol.c **** 	while(1)
 450:../src/procotol.c **** 	{
 451:../src/procotol.c **** 		nSize = RecvData ( buffer, MAX_BUFFER );
 1404              		.loc 2 451 0
 1405 0040 3B1D     		adds	r3, r7, #4
 1406 0042 1846     		mov	r0, r3
 1407 0044 4FF48061 		mov	r1, #1024
 1408 0048 FFF7FEFF 		bl	RecvData
 1409 004c C7F80804 		str	r0, [r7, #1032]
 452:../src/procotol.c **** 		if(nSize > 0) {
 1410              		.loc 2 452 0
 1411 0050 D7F80834 		ldr	r3, [r7, #1032]
 1412 0054 002B     		cmp	r3, #0
 1413 0056 23DD     		ble	.L65
 453:../src/procotol.c **** 			if((diff_mili_time(time) >= LED_FLASH_INTERVAL)) {
 1414              		.loc 2 453 0
 1415 0058 D7F81004 		ldr	r0, [r7, #1040]
 1416 005c FFF7FEFF 		bl	diff_mili_time
 1417 0060 0346     		mov	r3, r0
 1418 0062 C72B     		cmp	r3, #199
 1419 0064 0DD9     		bls	.L66
 454:../src/procotol.c **** 				time = get_mili_time();
 1420              		.loc 2 454 0
 1421 0066 FFF7FEFF 		bl	get_mili_time
 1422 006a C7F81004 		str	r0, [r7, #1040]
 455:../src/procotol.c **** 				LED_OnOff(ledOn);
 1423              		.loc 2 455 0
 1424 006e 0D4A     		ldr	r2, .L68
 1425 0070 97F81734 		ldrb	r3, [r7, #1047]	@ zero_extendqisi2
 1426 0074 1360     		str	r3, [r2]
 456:../src/procotol.c **** 				ledOn ^=1;
 1427              		.loc 2 456 0
 1428 0076 97F81734 		ldrb	r3, [r7, #1047]
 1429 007a 83F00103 		eor	r3, r3, #1
 1430 007e 87F81734 		strb	r3, [r7, #1047]
 1431              	.L66:
 457:../src/procotol.c **** 			}
 458:../src/procotol.c **** 
 459:../src/procotol.c **** 			nRet = ParseUpdateData(buffer, nSize);
 1432              		.loc 2 459 0
 1433 0082 3B1D     		adds	r3, r7, #4
 1434 0084 1846     		mov	r0, r3
 1435 0086 D7F80814 		ldr	r1, [r7, #1032]
 1436 008a FFF7FEFF 		bl	ParseUpdateData
 1437 008e C7F80C04 		str	r0, [r7, #1036]
 460:../src/procotol.c **** 			memset(buffer, 0, MAX_BUFFER);
 1438              		.loc 2 460 0
 1439 0092 3B1D     		adds	r3, r7, #4
 1440 0094 1846     		mov	r0, r3
 1441 0096 0021     		movs	r1, #0
 1442 0098 4FF48062 		mov	r2, #1024
 1443 009c FFF7FEFF 		bl	memset
 1444              	.L65:
 461:../src/procotol.c **** 		}
 462:../src/procotol.c **** 	}
 1445              		.loc 2 462 0
 1446 00a0 CEE7     		b	.L67
 1447              	.L69:
 1448 00a2 00BF     		.align	2
 1449              	.L68:
 1450 00a4 34000150 		.word	1342242868
 1451              		.cfi_endproc
 1452              	.LFE109:
 1454              		.section	.text.post_update_ready,"ax",%progbits
 1455              		.align	2
 1456              		.global	post_update_ready
 1457              		.thumb
 1458              		.thumb_func
 1460              	post_update_ready:
 1461              	.LFB110:
 463:../src/procotol.c **** 
 464:../src/procotol.c **** 	return nRet;
 465:../src/procotol.c **** }
 466:../src/procotol.c **** 
 467:../src/procotol.c **** int post_update_ready()
 468:../src/procotol.c **** {
 1462              		.loc 2 468 0
 1463              		.cfi_startproc
 1464              		@ args = 0, pretend = 0, frame = 16
 1465              		@ frame_needed = 1, uses_anonymous_args = 0
 1466 0000 80B5     		push	{r7, lr}
 1467              		.cfi_def_cfa_offset 8
 1468              		.cfi_offset 7, -8
 1469              		.cfi_offset 14, -4
 1470 0002 86B0     		sub	sp, sp, #24
 1471              		.cfi_def_cfa_offset 32
 1472 0004 02AF     		add	r7, sp, #8
 1473              		.cfi_def_cfa 7, 24
 469:../src/procotol.c **** 	int nRet = 0;
 1474              		.loc 2 469 0
 1475 0006 0023     		movs	r3, #0
 1476 0008 FB60     		str	r3, [r7, #12]
 470:../src/procotol.c **** 	UPDATE_COMMON_PKT pkt;
 471:../src/procotol.c **** 
 472:../src/procotol.c **** 	nRet = GenPacket((uint8_t*)&pkt, PKT_CMD_UPDATE_READY, FLAG_SEND, NULL, 0 );
 1477              		.loc 2 472 0
 1478 000a 3A1D     		adds	r2, r7, #4
 1479 000c 0023     		movs	r3, #0
 1480 000e 0093     		str	r3, [sp]
 1481 0010 1046     		mov	r0, r2
 1482 0012 48F20211 		movw	r1, #33026
 1483 0016 0022     		movs	r2, #0
 1484 0018 0023     		movs	r3, #0
 1485 001a FFF7FEFF 		bl	GenPacket
 1486 001e F860     		str	r0, [r7, #12]
 473:../src/procotol.c **** 	MSS_UART_polled_tx( get_uart(), (uint8_t*)&pkt, nRet );
 1487              		.loc 2 473 0
 1488 0020 FFF7FEFF 		bl	get_uart
 1489 0024 0146     		mov	r1, r0
 1490 0026 FB68     		ldr	r3, [r7, #12]
 1491 0028 3A1D     		adds	r2, r7, #4
 1492 002a 0846     		mov	r0, r1
 1493 002c 1146     		mov	r1, r2
 1494 002e 1A46     		mov	r2, r3
 1495 0030 FFF7FEFF 		bl	MSS_UART_polled_tx
 474:../src/procotol.c **** 
 475:../src/procotol.c **** 	return nRet;
 1496              		.loc 2 475 0
 1497 0034 FB68     		ldr	r3, [r7, #12]
 476:../src/procotol.c **** }
 1498              		.loc 2 476 0
 1499 0036 1846     		mov	r0, r3
 1500 0038 1037     		adds	r7, r7, #16
 1501              		.cfi_def_cfa_offset 8
 1502 003a BD46     		mov	sp, r7
 1503              		.cfi_def_cfa_register 13
 1504              		@ sp needed
 1505 003c 80BD     		pop	{r7, pc}
 1506              		.cfi_endproc
 1507              	.LFE110:
 1509 003e 00BF     		.section	.rodata
 1510              		.align	2
 1511              	.LC0:
 1512 0000 312E3030 		.ascii	"1.00\000"
 1512      00
 1513              		.section	.text.post_prog_run,"ax",%progbits
 1514              		.align	2
 1515              		.global	post_prog_run
 1516              		.thumb
 1517              		.thumb_func
 1519              	post_prog_run:
 1520              	.LFB111:
 477:../src/procotol.c **** 
 478:../src/procotol.c **** int post_prog_run()
 479:../src/procotol.c **** {
 1521              		.loc 2 479 0
 1522              		.cfi_startproc
 1523              		@ args = 0, pretend = 0, frame = 88
 1524              		@ frame_needed = 1, uses_anonymous_args = 0
 1525 0000 90B5     		push	{r4, r7, lr}
 1526              		.cfi_def_cfa_offset 12
 1527              		.cfi_offset 4, -12
 1528              		.cfi_offset 7, -8
 1529              		.cfi_offset 14, -4
 1530 0002 99B0     		sub	sp, sp, #100
 1531              		.cfi_def_cfa_offset 112
 1532 0004 02AF     		add	r7, sp, #8
 1533              		.cfi_def_cfa 7, 104
 480:../src/procotol.c **** 	int nRet = 0;
 1534              		.loc 2 480 0
 1535 0006 0023     		movs	r3, #0
 1536 0008 7B65     		str	r3, [r7, #84]
 481:../src/procotol.c **** 	RUN_PROGRAM_T tProgram;
 482:../src/procotol.c **** 	RUN_PROGRAM_PKT pkt;
 483:../src/procotol.c **** 
 484:../src/procotol.c **** 	tProgram.Kind = PROGRAM_IAP;
 1537              		.loc 2 484 0
 1538 000a 0123     		movs	r3, #1
 1539 000c 3B63     		str	r3, [r7, #48]
 485:../src/procotol.c **** 	memcpy(tProgram.Version , IAP_FIRMWARE_VERSION_STRING, sizeof(IAP_FIRMWARE_VERSION_STRING));
 1540              		.loc 2 485 0
 1541 000e 07F13003 		add	r3, r7, #48
 1542 0012 0433     		adds	r3, r3, #4
 1543 0014 1846     		mov	r0, r3
 1544 0016 1049     		ldr	r1, .L74
 1545 0018 0522     		movs	r2, #5
 1546 001a FFF7FEFF 		bl	memcpy
 486:../src/procotol.c **** 
 487:../src/procotol.c **** 	nRet = GenPacket((uint8_t*)&pkt, PKT_CMD_RUN_PROGRAM, FLAG_SEND, (uint8_t*)&tProgram, sizeof(tProg
 1547              		.loc 2 487 0
 1548 001e 3A1D     		adds	r2, r7, #4
 1549 0020 07F13004 		add	r4, r7, #48
 1550 0024 2423     		movs	r3, #36
 1551 0026 0093     		str	r3, [sp]
 1552 0028 1046     		mov	r0, r2
 1553 002a 4FF40141 		mov	r1, #33024
 1554 002e 0022     		movs	r2, #0
 1555 0030 2346     		mov	r3, r4
 1556 0032 FFF7FEFF 		bl	GenPacket
 1557 0036 7865     		str	r0, [r7, #84]
 488:../src/procotol.c **** 	MSS_UART_polled_tx( get_uart(), (uint8_t*)&pkt, nRet );
 1558              		.loc 2 488 0
 1559 0038 FFF7FEFF 		bl	get_uart
 1560 003c 0146     		mov	r1, r0
 1561 003e 7B6D     		ldr	r3, [r7, #84]
 1562 0040 3A1D     		adds	r2, r7, #4
 1563 0042 0846     		mov	r0, r1
 1564 0044 1146     		mov	r1, r2
 1565 0046 1A46     		mov	r2, r3
 1566 0048 FFF7FEFF 		bl	MSS_UART_polled_tx
 489:../src/procotol.c **** 
 490:../src/procotol.c **** 	return nRet;
 1567              		.loc 2 490 0
 1568 004c 7B6D     		ldr	r3, [r7, #84]
 491:../src/procotol.c **** }
 1569              		.loc 2 491 0
 1570 004e 1846     		mov	r0, r3
 1571 0050 5C37     		adds	r7, r7, #92
 1572              		.cfi_def_cfa_offset 12
 1573 0052 BD46     		mov	sp, r7
 1574              		.cfi_def_cfa_register 13
 1575              		@ sp needed
 1576 0054 90BD     		pop	{r4, r7, pc}
 1577              	.L75:
 1578 0056 00BF     		.align	2
 1579              	.L74:
 1580 0058 00000000 		.word	.LC0
 1581              		.cfi_endproc
 1582              	.LFE111:
 1584              		.section	.data.baseAddress.8434,"aw",%progbits
 1585              		.align	2
 1588              	baseAddress.8434:
 1589 0000 00000060 		.word	1610612736
 1590              		.section	.bss.offset.8435,"aw",%nobits
 1591              		.align	2
 1594              	offset.8435:
 1595 0000 00000000 		.space	4
 1596              		.section	.bss.address.8433,"aw",%nobits
 1597              		.align	2
 1600              	address.8433:
 1601 0000 00000000 		.space	4
 1602              		.text
 1603              	.Letext0:
 1604              		.file 3 "c:\\microsemi\\softconsole_v4.0\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_def
 1605              		.file 4 "c:\\microsemi\\softconsole_v4.0\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.
 1606              		.file 5 "D:\\Home2021\\ChroZen-LC\\LC_AS\\SoC\\Ch_AS_SF2_FW-git\\SoftConsole4-SF2\\SF2_hw_platform
 1607              		.file 6 "D:\\Home2021\\ChroZen-LC\\LC_AS\\SoC\\Ch_AS_SF2_FW-git\\SoftConsole4-SF2\\SF2_hw_platform
 1608              		.file 7 "D:\\Home2021\\ChroZen-LC\\LC_AS\\SoC\\Ch_AS_SF2_FW-git\\SoftConsole4-SF2\\SF2_hw_platform
 1609              		.file 8 "../src/protocol.h"
 1610              		.file 9 "../src/storage.h"
DEFINED SYMBOLS
                            *ABS*:00000000 procotol.c
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:19     .text.NVIC_ClearPendingIRQ:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:23     .text.NVIC_ClearPendingIRQ:00000000 NVIC_ClearPendingIRQ
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:63     .text.NVIC_ClearPendingIRQ:00000030 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:68     .text.uart0_rx_handler:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:73     .text.uart0_rx_handler:00000000 uart0_rx_handler
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:130    .text.GenPacket:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:135    .text.GenPacket:00000000 GenPacket
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:539    .text.CalcChkSum:00000000 CalcChkSum
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:287    .text.GenHeaderPacket:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:292    .text.GenHeaderPacket:00000000 GenHeaderPacket
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:416    .text.RecvData:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:421    .text.RecvData:00000000 RecvData
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:534    .text.CalcChkSum:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:618    .text.CheckPacket:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:623    .text.CheckPacket:00000000 CheckPacket
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:699    .text.ParseUpdateData:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:704    .text.ParseUpdateData:00000000 ParseUpdateData
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1187   .text.ParseUpdateData:000003c8 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1588   .data.baseAddress.8434:00000000 baseAddress.8434
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1594   .bss.offset.8435:00000000 offset.8435
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1600   .bss.address.8433:00000000 address.8433
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1194   .text.ParseUpdateData:000003d8 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1360   .text.processFwUpdate:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1365   .text.processFwUpdate:00000000 processFwUpdate
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1450   .text.processFwUpdate:000000a4 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1455   .text.post_update_ready:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1460   .text.post_update_ready:00000000 post_update_ready
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1510   .rodata:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1514   .text.post_prog_run:00000000 $t
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1519   .text.post_prog_run:00000000 post_prog_run
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1580   .text.post_prog_run:00000058 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1585   .data.baseAddress.8434:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1591   .bss.offset.8435:00000000 $d
C:\Users\jiryu\AppData\Local\Temp\ccQDPmgt.s:1597   .bss.address.8433:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.68149608ea1c0d23dbbfc534e19a39c3
                           .group:00000000 wm4.newlib.h.8.2702bca278809460f0af6fba1d84eb68
                           .group:00000000 wm4.features.h.22.2e382148a0560adabf236cddd4e880f4
                           .group:00000000 wm4.config.h.220.a09b0b0de3c25be3f39d71990e617bff
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.stdio.h.31.7c0e28c411445f3f9c5b11accf882760
                           .group:00000000 wm4._default_types.h.6.35ee9e747940367bf2a634907d1c2382
                           .group:00000000 wm4.stddef.h.184.159df79b4ca79c76561572a55985524c
                           .group:00000000 wm4.cdefs.h.47.a14b68a47d722a767cc4688ffe478d81
                           .group:00000000 wm4.stddef.h.39.fb88e218f22ad7a0ab38f3d93c6eb3e4
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.54.d3d34a3b7f3cc230cd159baf022b4b08
                           .group:00000000 wm4.stddef.h.158.61317cdbfb4026324507d123a50b0fd6
                           .group:00000000 wm4.reent.h.17.8bd9e4098e0428508c282cad794fae43
                           .group:00000000 wm4.types.h.23.0d949686bbcadd1621462d4fa1f884f9
                           .group:00000000 wm4._stdint.h.10.f76354baea1c7088202064e6f3d4f5e3
                           .group:00000000 wm4.types.h.2.e9cec8c90ab35f77d9f499e06ae02400
                           .group:00000000 wm4.types.h.81.ded4e8fbe2d299b79c956dc834e43661
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.68.a99a2db1e55915cfd1b035cc1e9fcff1
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.158.a7efb00f6cbc6f43213b50e183c9830c
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.54.cd3744e0b066087ec8fbb1bdc22d1043
                           .group:00000000 wm4.string.h.8.c4b8571ce60dff2817f43fec8b86aecd
                           .group:00000000 wm4._intsup.h.10.b2832a532eae49c14d45880be6d4ca65
                           .group:00000000 wm4.stdint.h.23.373a9d32a9e4c2e88fd347156532d281
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.ctype.h.2.807cf8b53e92f83ce947ab40213cf812
                           .group:00000000 wm4.stdarg.h.31.48e922dd0aaedfb616aafd8a7b7a4949
                           .group:00000000 wm4.limits.h.2.9dea55bedb68394d9750fdf18fad85e9
                           .group:00000000 wm4.limits.h.60.b4bc9eda7e37043243f7148a2c6d0306
                           .group:00000000 wm4.m2sxxx.h.14.987ea2aeaafde240411e8c56d47721f7
                           .group:00000000 wm4.core_cm3.h.43.614605f47657df9251f3b3f57590a49a
                           .group:00000000 wm4.core_cmInstr.h.39.addda81f1f3453ba31dd54fc5b6fcee8
                           .group:00000000 wm4.core_cm3.h.160.4f087d7d2b17fc46469486aedc40cf5c
                           .group:00000000 wm4.m2sxxx.h.2709.9eef8620912489dbc5c26e98701cdac3
                           .group:00000000 wm4.sys_config_mss_clocks.h.10.c7f4d81ec72bcea6cafb9cc9c2acf4ab
                           .group:00000000 wm4.sys_config.h.25.1448a2ceceaa3c2e8913533fa4e42cee
                           .group:00000000 wm4.mss_uart.h.258.ed2d082f8e6703bd440653ce1fa4b528
                           .group:00000000 wm4.assert.h.11.db24e541f16414db224bf986d21017e2
                           .group:00000000 wm4.mss_watchdog.h.135.cd7fdb2556dfc88c684a3bccbcbeffd0
                           .group:00000000 wm4.mss_nvm.h.54.53fe48cb67630dbcda63b96130444f53
                           .group:00000000 wm4.mss_sys_services.h.495.b87512b711a1bf96f4edb360126a223b
                           .group:00000000 wm4.protocol.h.2.6a5796ea80238bc4f9a16400f98bef7e
                           .group:00000000 wm4.storage.h.2.37efc95cfbe2d56f733e692b6f73ffca
                           .group:00000000 wm4.system.h.2.20e7c232f891b8ec2c2a3cc764cb981e
                           .group:00000000 wm4.version.h.2.bf62ea74301f6d323824787edbb86b92

UNDEFINED SYMBOLS
memset
MSS_UART_get_rx
enqueue
memcpy
get_available
peek
dequeue
GetStorageInfo
NVM_write
NVM_verify
NVM_unlock
MSS_NVM_read
SetSerialNo
SaveStorageInfo
SaveStorageInfoALL
GetBLVer
GetIAPVer
GetAPPVer
GetFPGAVer
get_uart
MSS_UART_polled_tx
delay_ms
reset_system
get_mili_time
diff_mili_time
