{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489798101435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489798101436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:48:21 2017 " "Processing started: Fri Mar 17 21:48:21 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489798101436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489798101436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off memoryHierarchy -c memoryHierarchy " "Command: quartus_map --read_settings_files=on --write_settings_files=off memoryHierarchy -c memoryHierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489798101436 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489798101898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryhierarchy.v 4 4 " "Found 4 design units, including 4 entities, in source file memoryhierarchy.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489798101951 ""} { "Info" "ISGN_ENTITY_NAME" "2 memoriaCache " "Found entity 2: memoriaCache" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489798101951 ""} { "Info" "ISGN_ENTITY_NAME" "3 memoriaRAM " "Found entity 3: memoriaRAM" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489798101951 ""} { "Info" "ISGN_ENTITY_NAME" "4 memoryHierarchy " "Found entity 4: memoryHierarchy" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1489798101951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1489798101951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryHierarchy " "Elaborating entity \"memoryHierarchy\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1489798101986 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 memoryHierarchy.v(231) " "Verilog HDL assignment warning at memoryHierarchy.v(231): truncated value with size 9 to match size of target (8)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1489798101986 "|memoryHierarchy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaCache memoriaCache:MCache1 " "Elaborating entity \"memoriaCache\" for hierarchy \"memoriaCache:MCache1\"" {  } { { "memoryHierarchy.v" "MCache1" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489798101999 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write memoryHierarchy.v(74) " "Verilog HDL Always Construct warning at memoryHierarchy.v(74): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798101999 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(78) " "Verilog HDL Always Construct warning at memoryHierarchy.v(78): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102000 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn memoryHierarchy.v(80) " "Verilog HDL Always Construct warning at memoryHierarchy.v(80): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102000 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(99) " "Verilog HDL Always Construct warning at memoryHierarchy.v(99): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102001 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn memoryHierarchy.v(100) " "Verilog HDL Always Construct warning at memoryHierarchy.v(100): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102001 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write memoryHierarchy.v(113) " "Verilog HDL Always Construct warning at memoryHierarchy.v(113): variable \"write\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102003 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(117) " "Verilog HDL Always Construct warning at memoryHierarchy.v(117): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102003 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(122) " "Verilog HDL Always Construct warning at memoryHierarchy.v(122): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102003 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(138) " "Verilog HDL Always Construct warning at memoryHierarchy.v(138): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102004 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataInRam memoryHierarchy.v(139) " "Verilog HDL Always Construct warning at memoryHierarchy.v(139): variable \"dataInRam\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102004 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hit memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"hit\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102006 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"flag\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102006 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102006 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dirty memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"dirty\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102006 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102007 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102007 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addressRAM memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"addressRAM\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102007 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataAux memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"dataAux\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102007 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102007 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102007 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102008 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102008 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "l memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"l\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102008 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102008 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n memoryHierarchy.v(73) " "Verilog HDL Always Construct warning at memoryHierarchy.v(73): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 73 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102008 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[0\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[0\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102016 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[1\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[1\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102017 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[2\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[2\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102017 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[3\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[3\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102017 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[4\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[4\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102017 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[5\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[5\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102017 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[6\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[6\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102018 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataAux\[7\] memoryHierarchy.v(113) " "Inferred latch for \"dataAux\[7\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102018 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[0\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[0\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102018 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[1\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[1\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102018 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[2\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[2\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102018 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[3\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[3\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102019 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[4\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[4\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102019 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[5\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[5\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102019 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[6\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[6\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102019 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addressRAM\[7\] memoryHierarchy.v(113) " "Inferred latch for \"addressRAM\[7\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102019 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dirty memoryHierarchy.v(113) " "Inferred latch for \"dirty\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102020 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[0\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[0\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102020 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[1\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[1\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102020 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[2\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[2\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102020 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[3\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[3\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102020 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[4\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[4\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102020 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[5\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[5\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[6\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[6\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[7\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[7\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[8\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[8\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[9\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[9\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[10\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[10\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[11\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[11\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102021 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[12\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[12\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[13\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[13\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[14\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[14\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[15\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[15\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[16\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[16\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[17\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[17\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[0\]\[18\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[0\]\[18\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102022 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[0\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[0\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[1\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[1\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[2\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[2\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[3\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[3\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[4\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[4\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[5\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[5\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[6\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[6\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[7\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[7\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102023 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[8\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[8\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[9\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[9\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[10\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[10\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[11\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[11\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[12\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[12\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[13\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[13\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[14\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[14\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[15\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[15\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102024 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[16\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[16\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[17\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[17\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCache\[1\]\[18\] memoryHierarchy.v(113) " "Inferred latch for \"MCache\[1\]\[18\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[0\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[1\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[2\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[3\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102025 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[4\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102026 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[5\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102026 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[6\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102026 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoryHierarchy.v(113) " "Inferred latch for \"dataOut\[7\]\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102026 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit memoryHierarchy.v(113) " "Inferred latch for \"hit\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102026 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead memoryHierarchy.v(113) " "Inferred latch for \"memRead\" at memoryHierarchy.v(113)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102026 "|memoryHierarchy|memoriaCache:MCache1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:MRAM1 " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:MRAM1\"" {  } { { "memoryHierarchy.v" "MRAM1" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489798102047 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeEnable memoryHierarchy.v(194) " "Verilog HDL Always Construct warning at memoryHierarchy.v(194): variable \"writeEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102048 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(197) " "Verilog HDL Always Construct warning at memoryHierarchy.v(197): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102048 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dataIn memoryHierarchy.v(198) " "Verilog HDL Always Construct warning at memoryHierarchy.v(198): variable \"dataIn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 198 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102048 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "readEnable memoryHierarchy.v(203) " "Verilog HDL Always Construct warning at memoryHierarchy.v(203): variable \"readEnable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102049 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address memoryHierarchy.v(206) " "Verilog HDL Always Construct warning at memoryHierarchy.v(206): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1489798102049 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hit memoryHierarchy.v(193) " "Verilog HDL Always Construct warning at memoryHierarchy.v(193): inferring latch(es) for variable \"hit\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102050 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i memoryHierarchy.v(193) " "Verilog HDL Always Construct warning at memoryHierarchy.v(193): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102050 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j memoryHierarchy.v(193) " "Verilog HDL Always Construct warning at memoryHierarchy.v(193): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102050 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dataOut memoryHierarchy.v(193) " "Verilog HDL Always Construct warning at memoryHierarchy.v(193): inferring latch(es) for variable \"dataOut\", which holds its previous value in one or more paths through the always construct" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1489798102050 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[0\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[0\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102052 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[1\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[1\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102052 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[2\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[2\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102052 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[3\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[3\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102052 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[4\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[4\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102052 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[5\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[5\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102052 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[6\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[6\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut\[7\] memoryHierarchy.v(203) " "Inferred latch for \"dataOut\[7\]\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hit memoryHierarchy.v(203) " "Inferred latch for \"hit\" at memoryHierarchy.v(203)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[0\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[0\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[1\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[1\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[2\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[2\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[3\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[3\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[4\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[4\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[5\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[5\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[6\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[6\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102053 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[0\]\[7\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[0\]\[7\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[0\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[0\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[1\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[1\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[2\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[2\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[3\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[3\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[4\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[4\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[5\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[5\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[6\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[6\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[1\]\[7\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[1\]\[7\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102054 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[0\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[0\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[1\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[1\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[2\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[2\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[3\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[3\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[4\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[4\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[5\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[5\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[6\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[6\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[2\]\[7\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[2\]\[7\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[0\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[0\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102055 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[1\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[1\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[2\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[2\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[3\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[3\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[4\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[4\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[5\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[5\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[6\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[6\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MRAM\[3\]\[7\] memoryHierarchy.v(194) " "Inferred latch for \"MRAM\[3\]\[7\]\" at memoryHierarchy.v(194)" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1489798102056 "|memoryHierarchy|memoriaRAM:MRAM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:dispAddress1 " "Elaborating entity \"display\" for hierarchy \"display:dispAddress1\"" {  } { { "memoryHierarchy.v" "dispAddress1" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1489798102066 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "memoriaRAM:MRAM1\|hit " "LATCH primitive \"memoriaRAM:MRAM1\|hit\" is permanently enabled" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 162 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1489798102195 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[0\] " "Latch memoriaCache:MCache1\|dataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[1\] " "Latch memoriaCache:MCache1\|dataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[2\] " "Latch memoriaCache:MCache1\|dataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[3\] " "Latch memoriaCache:MCache1\|dataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[4\] " "Latch memoriaCache:MCache1\|dataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[5\] " "Latch memoriaCache:MCache1\|dataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[6\] " "Latch memoriaCache:MCache1\|dataOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataOut\[7\] " "Latch memoriaCache:MCache1\|dataOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[8\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[8\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[9\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[10\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[11\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[10\] " "Ports D and ENA on the latch are fed by the same signal SW\[10\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[12\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[11\] " "Ports D and ENA on the latch are fed by the same signal SW\[11\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[13\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[12\] " "Ports D and ENA on the latch are fed by the same signal SW\[12\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[14\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[15\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[9\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[8\] " "Ports D and ENA on the latch are fed by the same signal SW\[8\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[10\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[9\] " "Ports D and ENA on the latch are fed by the same signal SW\[9\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[11\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[10\] " "Ports D and ENA on the latch are fed by the same signal SW\[10\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[12\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[11\] " "Ports D and ENA on the latch are fed by the same signal SW\[11\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[13\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[12\] " "Ports D and ENA on the latch are fed by the same signal SW\[12\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[14\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[13\] " "Ports D and ENA on the latch are fed by the same signal SW\[13\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[15\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[14\] " "Ports D and ENA on the latch are fed by the same signal SW\[14\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[16\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[16\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[7\] " "Latch memoriaCache:MCache1\|addressRAM\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[0\]\[15\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[0\]\[15\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[6\] " "Latch memoriaCache:MCache1\|addressRAM\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[0\]\[14\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[0\]\[14\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[5\] " "Latch memoriaCache:MCache1\|addressRAM\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[0\]\[13\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[0\]\[13\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[4\] " "Latch memoriaCache:MCache1\|addressRAM\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[1\]\[12\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[1\]\[12\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[3\] " "Latch memoriaCache:MCache1\|addressRAM\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[0\]\[11\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[0\]\[11\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[2\] " "Latch memoriaCache:MCache1\|addressRAM\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[1\]\[10\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[1\]\[10\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[1\] " "Latch memoriaCache:MCache1\|addressRAM\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[0\]\[9\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[0\]\[9\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|addressRAM\[0\] " "Latch memoriaCache:MCache1\|addressRAM\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|MCache\[1\]\[8\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|MCache\[1\]\[8\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[0\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[0\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[1\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[1\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[2\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[2\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[3\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[3\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[4\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[4\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[5\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[5\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[6\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[6\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[0\]\[7\] " "Latch memoriaCache:MCache1\|MCache\[0\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|MCache\[1\]\[7\] " "Latch memoriaCache:MCache1\|MCache\[1\]\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[0\] " "Latch memoriaRAM:MRAM1\|dataOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[1\] " "Latch memoriaRAM:MRAM1\|dataOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[2\] " "Latch memoriaRAM:MRAM1\|dataOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[3\] " "Latch memoriaRAM:MRAM1\|dataOut\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[4\] " "Latch memoriaRAM:MRAM1\|dataOut\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[5\] " "Latch memoriaRAM:MRAM1\|dataOut\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[6\] " "Latch memoriaRAM:MRAM1\|dataOut\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaRAM:MRAM1\|dataOut\[7\] " "Latch memoriaRAM:MRAM1\|dataOut\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA memoriaCache:MCache1\|addressRAM\[7\] " "Ports D and ENA on the latch are fed by the same signal memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 203 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[0\] " "Latch memoriaCache:MCache1\|dataAux\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dirty " "Latch memoriaCache:MCache1\|dirty has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[1\] " "Latch memoriaCache:MCache1\|dataAux\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[2\] " "Latch memoriaCache:MCache1\|dataAux\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[3\] " "Latch memoriaCache:MCache1\|dataAux\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[4\] " "Latch memoriaCache:MCache1\|dataAux\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[5\] " "Latch memoriaCache:MCache1\|dataAux\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[6\] " "Latch memoriaCache:MCache1\|dataAux\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "memoriaCache:MCache1\|dataAux\[7\] " "Latch memoriaCache:MCache1\|dataAux\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1489798102621 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1489798102621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1489798103219 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489798103219 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489798103266 "|memoryHierarchy|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1489798103266 "|memoryHierarchy|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1489798103266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "382 " "Implemented 382 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1489798103266 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1489798103266 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1489798103266 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1489798103266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489798103297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:48:23 2017 " "Processing ended: Fri Mar 17 21:48:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489798103297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489798103297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489798103297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489798103297 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489798104422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489798104422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:48:23 2017 " "Processing started: Fri Mar 17 21:48:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489798104422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1489798104422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off memoryHierarchy -c memoryHierarchy " "Command: quartus_fit --read_settings_files=off --write_settings_files=off memoryHierarchy -c memoryHierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1489798104422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1489798104578 ""}
{ "Info" "0" "" "Project  = memoryHierarchy" {  } {  } 0 0 "Project  = memoryHierarchy" 0 0 "Fitter" 0 0 1489798104578 ""}
{ "Info" "0" "" "Revision = memoryHierarchy" {  } {  } 0 0 "Revision = memoryHierarchy" 0 0 "Fitter" 0 0 1489798104578 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1489798104641 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "memoryHierarchy EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"memoryHierarchy\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1489798104656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489798104688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1489798104688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1489798104734 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1489798104750 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489798105281 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1489798105281 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1489798105281 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 475 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489798105281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 476 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489798105281 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 477 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1489798105281 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1489798105281 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[15\] " "Pin SW\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[17\] " "Pin SW\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[6\] " "Pin HEX0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[5\] " "Pin HEX0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[4\] " "Pin HEX0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[3\] " "Pin HEX0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[2\] " "Pin HEX0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[1\] " "Pin HEX0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX0\[0\] " "Pin HEX0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 221 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[6\] " "Pin HEX1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[5\] " "Pin HEX1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[4\] " "Pin HEX1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[3\] " "Pin HEX1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[2\] " "Pin HEX1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[1\] " "Pin HEX1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX1\[0\] " "Pin HEX1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 222 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[6\] " "Pin HEX2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[5\] " "Pin HEX2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[4\] " "Pin HEX2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[3\] " "Pin HEX2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[2\] " "Pin HEX2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[1\] " "Pin HEX2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX2\[0\] " "Pin HEX2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 223 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[6\] " "Pin HEX3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[5\] " "Pin HEX3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[4\] " "Pin HEX3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[3\] " "Pin HEX3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[2\] " "Pin HEX3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[1\] " "Pin HEX3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX3\[0\] " "Pin HEX3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX3[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 224 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[6\] " "Pin HEX4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[5\] " "Pin HEX4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[4\] " "Pin HEX4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[3\] " "Pin HEX4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[2\] " "Pin HEX4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[1\] " "Pin HEX4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX4\[0\] " "Pin HEX4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX4[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 225 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[6\] " "Pin HEX5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[5\] " "Pin HEX5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[4\] " "Pin HEX5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[3\] " "Pin HEX5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[2\] " "Pin HEX5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[1\] " "Pin HEX5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HEX5\[0\] " "Pin HEX5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 226 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { HEX5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[0\] " "Pin LEDG\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 227 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDG\[1\] " "Pin LEDG\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 227 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[4\] " "Pin SW\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[5\] " "Pin SW\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[6\] " "Pin SW\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Pin SW\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[8\] " "Pin SW\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[9\] " "Pin SW\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[10\] " "Pin SW\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[11\] " "Pin SW\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[12\] " "Pin SW\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[13\] " "Pin SW\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[14\] " "Pin SW\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[16\] " "Pin SW\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 220 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1489798105391 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1489798105391 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "TimeQuest Timing Analyzer is analyzing 99 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1489798105500 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memoryHierarchy.sdc " "Synopsys Design Constraints File file not found: 'memoryHierarchy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1489798105500 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1489798105500 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal0~1  from: datab  to: combout " "Cell: MCache1\|Equal0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal1~1  from: datab  to: combout " "Cell: MCache1\|Equal1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~0  from: datac  to: combout " "Cell: MCache1\|Equal2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~0  from: datad  to: combout " "Cell: MCache1\|Equal2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datab  to: combout " "Cell: MCache1\|Equal2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datac  to: combout " "Cell: MCache1\|Equal2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datad  to: combout " "Cell: MCache1\|Equal2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~2  from: datac  to: combout " "Cell: MCache1\|Equal2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~2  from: datad  to: combout " "Cell: MCache1\|Equal2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~3  from: datac  to: combout " "Cell: MCache1\|Equal2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~3  from: datad  to: combout " "Cell: MCache1\|Equal2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~0  from: datac  to: combout " "Cell: MCache1\|Equal3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~0  from: datad  to: combout " "Cell: MCache1\|Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datab  to: combout " "Cell: MCache1\|Equal3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datac  to: combout " "Cell: MCache1\|Equal3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datad  to: combout " "Cell: MCache1\|Equal3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~2  from: datac  to: combout " "Cell: MCache1\|Equal3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~2  from: datad  to: combout " "Cell: MCache1\|Equal3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~3  from: datac  to: combout " "Cell: MCache1\|Equal3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~3  from: datad  to: combout " "Cell: MCache1\|Equal3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~10  from: datad  to: combout " "Cell: MCache1\|MCache~10  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~11  from: datad  to: combout " "Cell: MCache1\|MCache~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~12  from: datad  to: combout " "Cell: MCache1\|MCache~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~14  from: datab  to: combout " "Cell: MCache1\|MCache~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~14  from: datac  to: combout " "Cell: MCache1\|MCache~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~16  from: datab  to: combout " "Cell: MCache1\|MCache~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~16  from: datac  to: combout " "Cell: MCache1\|MCache~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~18  from: datab  to: combout " "Cell: MCache1\|MCache~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~18  from: datac  to: combout " "Cell: MCache1\|MCache~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~20  from: datab  to: combout " "Cell: MCache1\|MCache~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~20  from: datac  to: combout " "Cell: MCache1\|MCache~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~22  from: datab  to: combout " "Cell: MCache1\|MCache~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~22  from: datac  to: combout " "Cell: MCache1\|MCache~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~24  from: datab  to: combout " "Cell: MCache1\|MCache~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~24  from: datac  to: combout " "Cell: MCache1\|MCache~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~26  from: datab  to: combout " "Cell: MCache1\|MCache~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~26  from: datac  to: combout " "Cell: MCache1\|MCache~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~28  from: datab  to: combout " "Cell: MCache1\|MCache~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~28  from: datac  to: combout " "Cell: MCache1\|MCache~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~39  from: dataa  to: combout " "Cell: MCache1\|MCache~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~39  from: datab  to: combout " "Cell: MCache1\|MCache~39  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~5  from: datad  to: combout " "Cell: MCache1\|MCache~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~6  from: datad  to: combout " "Cell: MCache1\|MCache~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~7  from: datad  to: combout " "Cell: MCache1\|MCache~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~8  from: datad  to: combout " "Cell: MCache1\|MCache~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~9  from: datad  to: combout " "Cell: MCache1\|MCache~9  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798105500 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1489798105500 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1489798105516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaCache:MCache1\|dataAux\[7\]~1  " "Automatically promoted node memoriaCache:MCache1\|dataAux\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[7\] " "Destination node memoriaCache:MCache1\|addressRAM\[7\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[6\] " "Destination node memoriaCache:MCache1\|addressRAM\[6\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[5\] " "Destination node memoriaCache:MCache1\|addressRAM\[5\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[4\] " "Destination node memoriaCache:MCache1\|addressRAM\[4\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[3\] " "Destination node memoriaCache:MCache1\|addressRAM\[3\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[0\] " "Destination node memoriaCache:MCache1\|addressRAM\[0\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|addressRAM\[1\] " "Destination node memoriaCache:MCache1\|addressRAM\[1\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|addressRAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|dataAux[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaCache:MCache1\|dataOut\[7\]~3  " "Automatically promoted node memoriaCache:MCache1\|dataOut\[7\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|dataOut[7]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 339 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaCache:MCache1\|MCache\[0\]\[18\]~56  " "Automatically promoted node memoriaCache:MCache1\|MCache\[0\]\[18\]~56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|MCache[0][18]~56 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaCache:MCache1\|MCache\[1\]\[18\]~52  " "Automatically promoted node memoriaCache:MCache1\|MCache\[1\]\[18\]~52 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|MCache[1][18]~52 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 392 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaRAM:MRAM1\|hit~2  " "Automatically promoted node memoriaRAM:MRAM1\|hit~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LEDG\[1\] " "Destination node LEDG\[1\]" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { LEDG[1] } } } { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 227 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDG[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 162 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaRAM:MRAM1|hit~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 459 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaRAM:MRAM1\|MRAM\[0\]\[7\]~3  " "Automatically promoted node memoriaRAM:MRAM1\|MRAM\[0\]\[7\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaRAM:MRAM1|MRAM[0][7]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 434 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaRAM:MRAM1\|MRAM\[1\]\[7\]~1  " "Automatically promoted node memoriaRAM:MRAM1\|MRAM\[1\]\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaRAM:MRAM1|MRAM[1][7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 430 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaRAM:MRAM1\|MRAM\[2\]\[5\]~0  " "Automatically promoted node memoriaRAM:MRAM1\|MRAM\[2\]\[5\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaRAM:MRAM1|MRAM[2][5]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaRAM:MRAM1\|MRAM\[3\]\[0\]~2  " "Automatically promoted node memoriaRAM:MRAM1\|MRAM\[3\]\[0\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 194 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaRAM:MRAM1|MRAM[3][0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 433 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoriaCache:MCache1\|MCache\[1\]\[15\]~40  " "Automatically promoted node memoriaCache:MCache1\|MCache\[1\]\[15\]~40 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "memoriaCache:MCache1\|MCache\[1\]\[14\] " "Destination node memoriaCache:MCache1\|MCache\[1\]\[14\]" {  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|MCache[1][14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1489798105531 ""}  } { { "memoryHierarchy.v" "" { Text "C:/Users/vinic/Desktop/memoryHierarchy/memoryHierarchy.v" 113 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { memoriaCache:MCache1|MCache[1][15]~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1489798105531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1489798105625 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1489798105625 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1489798105625 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "62 unused 3.3V 18 44 0 " "Number of I/O pins in group: 62 (unused VREF, 3.3V VCCIO, 18 input, 44 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1489798105625 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1489798105625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1489798105625 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1489798105625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1489798105625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1489798105625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489798105656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1489798107000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489798107172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1489798107172 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1489798108375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489798108375 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1489798108453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/vinic/Desktop/memoryHierarchy/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1489798110500 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1489798110500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489798112072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1489798112072 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1489798112072 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.47 " "Total time spent on timing analysis during the Fitter is 1.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1489798112072 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489798112088 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "44 " "Found 44 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[6\] 0 " "Pin \"HEX4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[5\] 0 " "Pin \"HEX4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[4\] 0 " "Pin \"HEX4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[3\] 0 " "Pin \"HEX4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[2\] 0 " "Pin \"HEX4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[1\] 0 " "Pin \"HEX4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4\[0\] 0 " "Pin \"HEX4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[6\] 0 " "Pin \"HEX5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[5\] 0 " "Pin \"HEX5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[4\] 0 " "Pin \"HEX5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[3\] 0 " "Pin \"HEX5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[2\] 0 " "Pin \"HEX5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[1\] 0 " "Pin \"HEX5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5\[0\] 0 " "Pin \"HEX5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1489798112088 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1489798112088 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489798112260 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1489798112291 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1489798112479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1489798112760 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1489798112854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/vinic/Desktop/memoryHierarchy/output_files/memoryHierarchy.fit.smsg " "Generated suppressed messages file C:/Users/vinic/Desktop/memoryHierarchy/output_files/memoryHierarchy.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1489798112948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489798113104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:48:33 2017 " "Processing ended: Fri Mar 17 21:48:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489798113104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489798113104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489798113104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1489798113104 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1489798114088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489798114088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:48:33 2017 " "Processing started: Fri Mar 17 21:48:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489798114088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1489798114088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off memoryHierarchy -c memoryHierarchy " "Command: quartus_asm --read_settings_files=off --write_settings_files=off memoryHierarchy -c memoryHierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1489798114088 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1489798115276 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1489798115323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489798115807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:48:35 2017 " "Processing ended: Fri Mar 17 21:48:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489798115807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489798115807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489798115807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1489798115807 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1489798116401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1489798116979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489798116979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:48:36 2017 " "Processing started: Fri Mar 17 21:48:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489798116979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489798116979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta memoryHierarchy -c memoryHierarchy " "Command: quartus_sta memoryHierarchy -c memoryHierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489798116979 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1489798117135 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1489798117292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489798117323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1489798117323 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "99 " "TimeQuest Timing Analyzer is analyzing 99 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1489798117401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "memoryHierarchy.sdc " "Synopsys Design Constraints File file not found: 'memoryHierarchy.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1489798117401 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1489798117401 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[10\] SW\[10\] " "create_clock -period 1.000 -name SW\[10\] SW\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117401 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name memoriaCache:MCache1\|addressRAM\[2\] memoriaCache:MCache1\|addressRAM\[2\] " "create_clock -period 1.000 -name memoriaCache:MCache1\|addressRAM\[2\] memoriaCache:MCache1\|addressRAM\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117401 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117401 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal0~1  from: datad  to: combout " "Cell: MCache1\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal1~1  from: datab  to: combout " "Cell: MCache1\|Equal1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~0  from: datac  to: combout " "Cell: MCache1\|Equal2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~0  from: datad  to: combout " "Cell: MCache1\|Equal2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: dataa  to: combout " "Cell: MCache1\|Equal2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datac  to: combout " "Cell: MCache1\|Equal2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datad  to: combout " "Cell: MCache1\|Equal2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~2  from: datac  to: combout " "Cell: MCache1\|Equal2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~2  from: datad  to: combout " "Cell: MCache1\|Equal2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~3  from: datac  to: combout " "Cell: MCache1\|Equal2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~3  from: datad  to: combout " "Cell: MCache1\|Equal2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~0  from: datac  to: combout " "Cell: MCache1\|Equal3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~0  from: datad  to: combout " "Cell: MCache1\|Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datab  to: combout " "Cell: MCache1\|Equal3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datac  to: combout " "Cell: MCache1\|Equal3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datad  to: combout " "Cell: MCache1\|Equal3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~2  from: datab  to: combout " "Cell: MCache1\|Equal3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~2  from: datad  to: combout " "Cell: MCache1\|Equal3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~3  from: datac  to: combout " "Cell: MCache1\|Equal3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~3  from: datad  to: combout " "Cell: MCache1\|Equal3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~10  from: datac  to: combout " "Cell: MCache1\|MCache~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~11  from: datad  to: combout " "Cell: MCache1\|MCache~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~12  from: datad  to: combout " "Cell: MCache1\|MCache~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~14  from: datab  to: combout " "Cell: MCache1\|MCache~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~14  from: datad  to: combout " "Cell: MCache1\|MCache~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~16  from: datac  to: combout " "Cell: MCache1\|MCache~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~16  from: datad  to: combout " "Cell: MCache1\|MCache~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~18  from: datac  to: combout " "Cell: MCache1\|MCache~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~18  from: datad  to: combout " "Cell: MCache1\|MCache~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~20  from: datac  to: combout " "Cell: MCache1\|MCache~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~20  from: datad  to: combout " "Cell: MCache1\|MCache~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~22  from: datac  to: combout " "Cell: MCache1\|MCache~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~22  from: datad  to: combout " "Cell: MCache1\|MCache~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~24  from: datac  to: combout " "Cell: MCache1\|MCache~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~24  from: datad  to: combout " "Cell: MCache1\|MCache~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~26  from: dataa  to: combout " "Cell: MCache1\|MCache~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~26  from: datac  to: combout " "Cell: MCache1\|MCache~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~28  from: datac  to: combout " "Cell: MCache1\|MCache~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~28  from: datad  to: combout " "Cell: MCache1\|MCache~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~39  from: dataa  to: combout " "Cell: MCache1\|MCache~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~39  from: datad  to: combout " "Cell: MCache1\|MCache~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~5  from: datac  to: combout " "Cell: MCache1\|MCache~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~6  from: datac  to: combout " "Cell: MCache1\|MCache~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~7  from: datad  to: combout " "Cell: MCache1\|MCache~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~8  from: datad  to: combout " "Cell: MCache1\|MCache~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~9  from: datac  to: combout " "Cell: MCache1\|MCache~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489798117417 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1489798117417 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1489798117417 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489798117432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.759 " "Worst-case setup slack is -12.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.759      -520.006 SW\[10\]  " "  -12.759      -520.006 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.981      -332.745 memoriaCache:MCache1\|addressRAM\[2\]  " "   -8.981      -332.745 memoriaCache:MCache1\|addressRAM\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489798117432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.187 " "Worst-case hold slack is -5.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.187      -148.997 SW\[10\]  " "   -5.187      -148.997 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.824       -13.047 memoriaCache:MCache1\|addressRAM\[2\]  " "   -1.824       -13.047 memoriaCache:MCache1\|addressRAM\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489798117448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489798117448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.323 " "Worst-case minimum pulse width slack is -3.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323     -1246.420 SW\[10\]  " "   -3.323     -1246.420 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 memoriaCache:MCache1\|addressRAM\[2\]  " "    0.500         0.000 memoriaCache:MCache1\|addressRAM\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489798117448 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1489798117542 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1489798117557 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal0~1  from: datad  to: combout " "Cell: MCache1\|Equal0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal1~1  from: datab  to: combout " "Cell: MCache1\|Equal1~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~0  from: datac  to: combout " "Cell: MCache1\|Equal2~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~0  from: datad  to: combout " "Cell: MCache1\|Equal2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: dataa  to: combout " "Cell: MCache1\|Equal2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datac  to: combout " "Cell: MCache1\|Equal2~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~1  from: datad  to: combout " "Cell: MCache1\|Equal2~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~2  from: datac  to: combout " "Cell: MCache1\|Equal2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~2  from: datad  to: combout " "Cell: MCache1\|Equal2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~3  from: datac  to: combout " "Cell: MCache1\|Equal2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal2~3  from: datad  to: combout " "Cell: MCache1\|Equal2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~0  from: datac  to: combout " "Cell: MCache1\|Equal3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~0  from: datad  to: combout " "Cell: MCache1\|Equal3~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datab  to: combout " "Cell: MCache1\|Equal3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datac  to: combout " "Cell: MCache1\|Equal3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~1  from: datad  to: combout " "Cell: MCache1\|Equal3~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~2  from: datab  to: combout " "Cell: MCache1\|Equal3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~2  from: datad  to: combout " "Cell: MCache1\|Equal3~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~3  from: datac  to: combout " "Cell: MCache1\|Equal3~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|Equal3~3  from: datad  to: combout " "Cell: MCache1\|Equal3~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~10  from: datac  to: combout " "Cell: MCache1\|MCache~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~11  from: datad  to: combout " "Cell: MCache1\|MCache~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~12  from: datad  to: combout " "Cell: MCache1\|MCache~12  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~14  from: datab  to: combout " "Cell: MCache1\|MCache~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~14  from: datad  to: combout " "Cell: MCache1\|MCache~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~16  from: datac  to: combout " "Cell: MCache1\|MCache~16  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~16  from: datad  to: combout " "Cell: MCache1\|MCache~16  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~18  from: datac  to: combout " "Cell: MCache1\|MCache~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~18  from: datad  to: combout " "Cell: MCache1\|MCache~18  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~20  from: datac  to: combout " "Cell: MCache1\|MCache~20  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~20  from: datad  to: combout " "Cell: MCache1\|MCache~20  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~22  from: datac  to: combout " "Cell: MCache1\|MCache~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~22  from: datad  to: combout " "Cell: MCache1\|MCache~22  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~24  from: datac  to: combout " "Cell: MCache1\|MCache~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~24  from: datad  to: combout " "Cell: MCache1\|MCache~24  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~26  from: dataa  to: combout " "Cell: MCache1\|MCache~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~26  from: datac  to: combout " "Cell: MCache1\|MCache~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~28  from: datac  to: combout " "Cell: MCache1\|MCache~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~28  from: datad  to: combout " "Cell: MCache1\|MCache~28  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~39  from: dataa  to: combout " "Cell: MCache1\|MCache~39  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~39  from: datad  to: combout " "Cell: MCache1\|MCache~39  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~5  from: datac  to: combout " "Cell: MCache1\|MCache~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~6  from: datac  to: combout " "Cell: MCache1\|MCache~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~7  from: datad  to: combout " "Cell: MCache1\|MCache~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~8  from: datad  to: combout " "Cell: MCache1\|MCache~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: MCache1\|MCache~9  from: datac  to: combout " "Cell: MCache1\|MCache~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1489798117573 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1489798117573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.652 " "Worst-case setup slack is -5.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.652      -219.563 SW\[10\]  " "   -5.652      -219.563 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.861      -140.654 memoriaCache:MCache1\|addressRAM\[2\]  " "   -3.861      -140.654 memoriaCache:MCache1\|addressRAM\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.509 " "Worst-case hold slack is -2.509" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.509       -73.513 SW\[10\]  " "   -2.509       -73.513 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.157        -8.694 memoriaCache:MCache1\|addressRAM\[2\]  " "   -1.157        -8.694 memoriaCache:MCache1\|addressRAM\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489798117573 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489798117589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1489798117589 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222      -357.390 SW\[10\]  " "   -1.222      -357.390 SW\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 memoriaCache:MCache1\|addressRAM\[2\]  " "    0.500         0.000 memoriaCache:MCache1\|addressRAM\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1489798117589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1489798117589 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1489798117698 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489798117839 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1489798117839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489798117917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:48:37 2017 " "Processing ended: Fri Mar 17 21:48:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489798117917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489798117917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489798117917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489798117917 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1489798118870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1489798118870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 17 21:48:38 2017 " "Processing started: Fri Mar 17 21:48:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1489798118870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1489798118870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off memoryHierarchy -c memoryHierarchy " "Command: quartus_eda --read_settings_files=off --write_settings_files=off memoryHierarchy -c memoryHierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1489798118870 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "memoryHierarchy.vo\", \"memoryHierarchy_fast.vo memoryHierarchy_v.sdo memoryHierarchy_v_fast.sdo C:/Users/vinic/Desktop/memoryHierarchy/simulation/modelsim/ simulation " "Generated files \"memoryHierarchy.vo\", \"memoryHierarchy_fast.vo\", \"memoryHierarchy_v.sdo\" and \"memoryHierarchy_v_fast.sdo\" in directory \"C:/Users/vinic/Desktop/memoryHierarchy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1489798119339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1489798119370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 17 21:48:39 2017 " "Processing ended: Fri Mar 17 21:48:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1489798119370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1489798119370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1489798119370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489798119370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 186 s " "Quartus II Full Compilation was successful. 0 errors, 186 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1489798119948 ""}
