

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 12:34:54 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       solution10
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.762 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18| 0.144 us | 0.144 us |   18|   18|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       16|       16|         3|          2|          2|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     24|       0|     430|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      54|    -|
|Register         |        -|      -|     339|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     24|     339|     484|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_1_fu_278_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_2_fu_308_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_3_fu_312_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_4_fu_316_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_5_fu_320_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_6_fu_284_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_7_fu_290_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_fu_272_p2    |     *    |      3|  0|  20|          32|          32|
    |V_Out_d0              |     +    |      0|  0|  32|          32|          32|
    |add_ln11_1_fu_324_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln11_2_fu_330_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_3_fu_335_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_4_fu_302_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln11_5_fu_341_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_fu_296_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_254_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln7_fu_248_p2    |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     24|  0| 430|         489|         488|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_241_p4  |   9|          2|    4|          8|
    |i_0_reg_237                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  54|         11|   10|         23|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |M_2_load_reg_412         |  32|   0|   32|          0|
    |M_3_load_reg_422         |  32|   0|   32|          0|
    |M_4_load_reg_432         |  32|   0|   32|          0|
    |M_5_load_reg_442         |  32|   0|   32|          0|
    |V_In_2_read_reg_407      |  32|   0|   32|          0|
    |V_In_3_read_reg_417      |  32|   0|   32|          0|
    |V_In_4_read_reg_427      |  32|   0|   32|          0|
    |V_In_5_read_reg_437      |  32|   0|   32|          0|
    |add_ln11_4_reg_452       |  32|   0|   32|          0|
    |add_ln11_reg_447         |  32|   0|   32|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_237              |   4|   0|    4|          0|
    |i_reg_357                |   4|   0|    4|          0|
    |icmp_ln7_reg_353         |   1|   0|    1|          0|
    |zext_ln11_reg_362        |   4|   0|   64|         60|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 339|   0|  399|         60|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_0_address0    | out |    3|  ap_memory |      M_0      |     array    |
|M_0_ce0         | out |    1|  ap_memory |      M_0      |     array    |
|M_0_q0          |  in |   32|  ap_memory |      M_0      |     array    |
|M_1_address0    | out |    3|  ap_memory |      M_1      |     array    |
|M_1_ce0         | out |    1|  ap_memory |      M_1      |     array    |
|M_1_q0          |  in |   32|  ap_memory |      M_1      |     array    |
|M_2_address0    | out |    3|  ap_memory |      M_2      |     array    |
|M_2_ce0         | out |    1|  ap_memory |      M_2      |     array    |
|M_2_q0          |  in |   32|  ap_memory |      M_2      |     array    |
|M_3_address0    | out |    3|  ap_memory |      M_3      |     array    |
|M_3_ce0         | out |    1|  ap_memory |      M_3      |     array    |
|M_3_q0          |  in |   32|  ap_memory |      M_3      |     array    |
|M_4_address0    | out |    3|  ap_memory |      M_4      |     array    |
|M_4_ce0         | out |    1|  ap_memory |      M_4      |     array    |
|M_4_q0          |  in |   32|  ap_memory |      M_4      |     array    |
|M_5_address0    | out |    3|  ap_memory |      M_5      |     array    |
|M_5_ce0         | out |    1|  ap_memory |      M_5      |     array    |
|M_5_q0          |  in |   32|  ap_memory |      M_5      |     array    |
|M_6_address0    | out |    3|  ap_memory |      M_6      |     array    |
|M_6_ce0         | out |    1|  ap_memory |      M_6      |     array    |
|M_6_q0          |  in |   32|  ap_memory |      M_6      |     array    |
|M_7_address0    | out |    3|  ap_memory |      M_7      |     array    |
|M_7_ce0         | out |    1|  ap_memory |      M_7      |     array    |
|M_7_q0          |  in |   32|  ap_memory |      M_7      |     array    |
|V_In_0          |  in |   32|   ap_none  |     V_In_0    |    pointer   |
|V_In_1          |  in |   32|   ap_none  |     V_In_1    |    pointer   |
|V_In_2          |  in |   32|   ap_none  |     V_In_2    |    pointer   |
|V_In_3          |  in |   32|   ap_none  |     V_In_3    |    pointer   |
|V_In_4          |  in |   32|   ap_none  |     V_In_4    |    pointer   |
|V_In_5          |  in |   32|   ap_none  |     V_In_5    |    pointer   |
|V_In_6          |  in |   32|   ap_none  |     V_In_6    |    pointer   |
|V_In_7          |  in |   32|   ap_none  |     V_In_7    |    pointer   |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_7), !map !7"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_6), !map !13"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_5), !map !19"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_4), !map !25"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_3), !map !31"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_2), !map !37"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_1), !map !43"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %V_In_0), !map !49"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_7), !map !55"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_6), !map !61"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_5), !map !66"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_4), !map !71"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_3), !map !76"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_2), !map !81"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_1), !map !86"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %M_0), !map !91"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %V_Out) nounwind, !map !96"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @matrix_vector_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %data_loop ]"   --->   Operation 25 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.88ns)   --->   "%icmp_ln7 = icmp eq i4 %i_0, -8" [matrix_vector_base.c:7]   --->   Operation 26 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [matrix_vector_base.c:7]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %2, label %data_loop" [matrix_vector_base.c:7]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i4 %i_0 to i64" [matrix_vector_base.c:11]   --->   Operation 30 'zext' 'zext_ln11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%M_0_addr = getelementptr [8 x i32]* %M_0, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 31 'getelementptr' 'M_0_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.79ns)   --->   "%M_0_load = load i32* %M_0_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 32 'load' 'M_0_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%M_1_addr = getelementptr [8 x i32]* %M_1, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 33 'getelementptr' 'M_1_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (0.79ns)   --->   "%M_1_load = load i32* %M_1_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 34 'load' 'M_1_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%M_2_addr = getelementptr [8 x i32]* %M_2, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 35 'getelementptr' 'M_2_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (0.79ns)   --->   "%M_2_load = load i32* %M_2_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 36 'load' 'M_2_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%M_3_addr = getelementptr [8 x i32]* %M_3, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 37 'getelementptr' 'M_3_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (0.79ns)   --->   "%M_3_load = load i32* %M_3_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 38 'load' 'M_3_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%M_4_addr = getelementptr [8 x i32]* %M_4, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 39 'getelementptr' 'M_4_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.79ns)   --->   "%M_4_load = load i32* %M_4_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 40 'load' 'M_4_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%M_5_addr = getelementptr [8 x i32]* %M_5, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 41 'getelementptr' 'M_5_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.79ns)   --->   "%M_5_load = load i32* %M_5_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 42 'load' 'M_5_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%M_6_addr = getelementptr [8 x i32]* %M_6, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 43 'getelementptr' 'M_6_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.79ns)   --->   "%M_6_load = load i32* %M_6_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 44 'load' 'M_6_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%M_7_addr = getelementptr [8 x i32]* %M_7, i64 0, i64 %zext_ln11" [matrix_vector_base.c:11]   --->   Operation 45 'getelementptr' 'M_7_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.79ns)   --->   "%M_7_load = load i32* %M_7_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 46 'load' 'M_7_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.87>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%V_In_0_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_0)" [matrix_vector_base.c:11]   --->   Operation 47 'read' 'V_In_0_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.79ns)   --->   "%M_0_load = load i32* %M_0_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 48 'load' 'M_0_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 49 [1/1] (3.88ns)   --->   "%mul_ln11 = mul nsw i32 %V_In_0_read, %M_0_load" [matrix_vector_base.c:11]   --->   Operation 49 'mul' 'mul_ln11' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%V_In_1_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_1)" [matrix_vector_base.c:11]   --->   Operation 50 'read' 'V_In_1_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (0.79ns)   --->   "%M_1_load = load i32* %M_1_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 51 'load' 'M_1_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 52 [1/1] (3.88ns)   --->   "%mul_ln11_1 = mul nsw i32 %V_In_1_read, %M_1_load" [matrix_vector_base.c:11]   --->   Operation 52 'mul' 'mul_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%V_In_2_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_2)" [matrix_vector_base.c:11]   --->   Operation 53 'read' 'V_In_2_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (0.79ns)   --->   "%M_2_load = load i32* %M_2_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 54 'load' 'M_2_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%V_In_3_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_3)" [matrix_vector_base.c:11]   --->   Operation 55 'read' 'V_In_3_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (0.79ns)   --->   "%M_3_load = load i32* %M_3_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 56 'load' 'M_3_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%V_In_4_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_4)" [matrix_vector_base.c:11]   --->   Operation 57 'read' 'V_In_4_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (0.79ns)   --->   "%M_4_load = load i32* %M_4_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 58 'load' 'M_4_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%V_In_5_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_5)" [matrix_vector_base.c:11]   --->   Operation 59 'read' 'V_In_5_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.79ns)   --->   "%M_5_load = load i32* %M_5_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 60 'load' 'M_5_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%V_In_6_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_6)" [matrix_vector_base.c:11]   --->   Operation 61 'read' 'V_In_6_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 62 [1/2] (0.79ns)   --->   "%M_6_load = load i32* %M_6_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 62 'load' 'M_6_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 63 [1/1] (3.88ns)   --->   "%mul_ln11_6 = mul nsw i32 %V_In_6_read, %M_6_load" [matrix_vector_base.c:11]   --->   Operation 63 'mul' 'mul_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%V_In_7_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %V_In_7)" [matrix_vector_base.c:11]   --->   Operation 64 'read' 'V_In_7_read' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (0.79ns)   --->   "%M_7_load = load i32* %M_7_addr, align 4" [matrix_vector_base.c:11]   --->   Operation 65 'load' 'M_7_load' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 66 [1/1] (3.88ns)   --->   "%mul_ln11_7 = mul nsw i32 %V_In_7_read, %M_7_load" [matrix_vector_base.c:11]   --->   Operation 66 'mul' 'mul_ln11_7' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.20ns)   --->   "%add_ln11 = add i32 %mul_ln11, %mul_ln11_1" [matrix_vector_base.c:11]   --->   Operation 67 'add' 'add_ln11' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.20ns)   --->   "%add_ln11_4 = add i32 %mul_ln11_6, %mul_ln11_7" [matrix_vector_base.c:11]   --->   Operation 68 'add' 'add_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.76>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2) nounwind" [matrix_vector_base.c:7]   --->   Operation 69 'specloopname' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str2) nounwind" [matrix_vector_base.c:7]   --->   Operation 70 'specregionbegin' 'tmp' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrix_vector_base.c:8]   --->   Operation 71 'specpipeline' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (3.88ns)   --->   "%mul_ln11_2 = mul nsw i32 %V_In_2_read, %M_2_load" [matrix_vector_base.c:11]   --->   Operation 72 'mul' 'mul_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (3.88ns)   --->   "%mul_ln11_3 = mul nsw i32 %V_In_3_read, %M_3_load" [matrix_vector_base.c:11]   --->   Operation 73 'mul' 'mul_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (3.88ns)   --->   "%mul_ln11_4 = mul nsw i32 %V_In_4_read, %M_4_load" [matrix_vector_base.c:11]   --->   Operation 74 'mul' 'mul_ln11_4' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (3.88ns)   --->   "%mul_ln11_5 = mul nsw i32 %V_In_5_read, %M_5_load" [matrix_vector_base.c:11]   --->   Operation 75 'mul' 'mul_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.20ns)   --->   "%add_ln11_1 = add i32 %mul_ln11_2, %mul_ln11_3" [matrix_vector_base.c:11]   --->   Operation 76 'add' 'add_ln11_1' <Predicate = (!icmp_ln7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_2 = add i32 %add_ln11_1, %add_ln11" [matrix_vector_base.c:11]   --->   Operation 77 'add' 'add_ln11_2' <Predicate = (!icmp_ln7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln11_3 = add i32 %mul_ln11_4, %mul_ln11_5" [matrix_vector_base.c:11]   --->   Operation 78 'add' 'add_ln11_3' <Predicate = (!icmp_ln7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln11_5 = add i32 %add_ln11_4, %add_ln11_3" [matrix_vector_base.c:11]   --->   Operation 79 'add' 'add_ln11_5' <Predicate = (!icmp_ln7)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln11_6 = add nsw i32 %add_ln11_5, %add_ln11_2" [matrix_vector_base.c:11]   --->   Operation 80 'add' 'add_ln11_6' <Predicate = (!icmp_ln7)> <Delay = 0.88> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%V_Out_addr = getelementptr [8 x i32]* %V_Out, i64 0, i64 %zext_ln11" [matrix_vector_base.c:13]   --->   Operation 81 'getelementptr' 'V_Out_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.79ns)   --->   "store i32 %add_ln11_6, i32* %V_Out_addr, align 4" [matrix_vector_base.c:13]   --->   Operation 82 'store' <Predicate = (!icmp_ln7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str2, i32 %tmp) nounwind" [matrix_vector_base.c:14]   --->   Operation 83 'specregionend' 'empty_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [matrix_vector_base.c:7]   --->   Operation 84 'br' <Predicate = (!icmp_ln7)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "ret void" [matrix_vector_base.c:15]   --->   Operation 85 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ M_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ V_In_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_In_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_Out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000]
br_ln7            (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln7          (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln7            (br               ) [ 000000]
zext_ln11         (zext             ) [ 001110]
M_0_addr          (getelementptr    ) [ 000100]
M_1_addr          (getelementptr    ) [ 000100]
M_2_addr          (getelementptr    ) [ 000100]
M_3_addr          (getelementptr    ) [ 000100]
M_4_addr          (getelementptr    ) [ 000100]
M_5_addr          (getelementptr    ) [ 000100]
M_6_addr          (getelementptr    ) [ 000100]
M_7_addr          (getelementptr    ) [ 000100]
V_In_0_read       (read             ) [ 000000]
M_0_load          (load             ) [ 000000]
mul_ln11          (mul              ) [ 000000]
V_In_1_read       (read             ) [ 000000]
M_1_load          (load             ) [ 000000]
mul_ln11_1        (mul              ) [ 000000]
V_In_2_read       (read             ) [ 001010]
M_2_load          (load             ) [ 001010]
V_In_3_read       (read             ) [ 001010]
M_3_load          (load             ) [ 001010]
V_In_4_read       (read             ) [ 001010]
M_4_load          (load             ) [ 001010]
V_In_5_read       (read             ) [ 001010]
M_5_load          (load             ) [ 001010]
V_In_6_read       (read             ) [ 000000]
M_6_load          (load             ) [ 000000]
mul_ln11_6        (mul              ) [ 000000]
V_In_7_read       (read             ) [ 000000]
M_7_load          (load             ) [ 000000]
mul_ln11_7        (mul              ) [ 000000]
add_ln11          (add              ) [ 001010]
add_ln11_4        (add              ) [ 001010]
specloopname_ln7  (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln8  (specpipeline     ) [ 000000]
mul_ln11_2        (mul              ) [ 000000]
mul_ln11_3        (mul              ) [ 000000]
mul_ln11_4        (mul              ) [ 000000]
mul_ln11_5        (mul              ) [ 000000]
add_ln11_1        (add              ) [ 000000]
add_ln11_2        (add              ) [ 000000]
add_ln11_3        (add              ) [ 000000]
add_ln11_5        (add              ) [ 000000]
add_ln11_6        (add              ) [ 000000]
V_Out_addr        (getelementptr    ) [ 000000]
store_ln13        (store            ) [ 000000]
empty_2           (specregionend    ) [ 000000]
br_ln7            (br               ) [ 011110]
ret_ln15          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="M_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_In_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_In_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="V_In_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="V_In_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="V_In_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="V_In_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="V_In_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="V_In_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_In_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="V_Out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_Out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_vector_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="V_In_0_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_0_read/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="V_In_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_1_read/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="V_In_2_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_2_read/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="V_In_3_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_3_read/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="V_In_4_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_4_read/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="V_In_5_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_5_read/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="V_In_6_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_6_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="V_In_7_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V_In_7_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="M_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_0_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_0_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="M_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_1_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_1_load/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="M_2_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_2_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_2_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="M_3_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="4" slack="0"/>
<pin id="163" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_3_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_3_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="M_4_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_4_addr/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="3" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_4_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="M_5_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_5_addr/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="3" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_5_load/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="M_6_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="4" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_6_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_6_load/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="M_7_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="0"/>
<pin id="215" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_7_addr/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_7_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="V_Out_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="4" slack="2"/>
<pin id="228" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_Out_addr/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln13_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="i_0_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_0_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln7_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="i_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln11_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mul_ln11_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="mul_ln11_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln11_6_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_6/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mul_ln11_7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_7/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln11_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_4/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln11_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_2/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mul_ln11_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_3/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mul_ln11_4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_4/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln11_5_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln11_5/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln11_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln11_2_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="1"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln11_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_3/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln11_5_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_5/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln11_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_6/4 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln7_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="i_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="362" class="1005" name="zext_ln11_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="2"/>
<pin id="364" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln11 "/>
</bind>
</comp>

<comp id="367" class="1005" name="M_0_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="1"/>
<pin id="369" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_0_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="M_1_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="1"/>
<pin id="374" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_1_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="M_2_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="3" slack="1"/>
<pin id="379" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_2_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="M_3_addr_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="1"/>
<pin id="384" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_3_addr "/>
</bind>
</comp>

<comp id="387" class="1005" name="M_4_addr_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="3" slack="1"/>
<pin id="389" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_4_addr "/>
</bind>
</comp>

<comp id="392" class="1005" name="M_5_addr_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="1"/>
<pin id="394" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_5_addr "/>
</bind>
</comp>

<comp id="397" class="1005" name="M_6_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_6_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="M_7_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="1"/>
<pin id="404" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="M_7_addr "/>
</bind>
</comp>

<comp id="407" class="1005" name="V_In_2_read_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_In_2_read "/>
</bind>
</comp>

<comp id="412" class="1005" name="M_2_load_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_2_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="V_In_3_read_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_In_3_read "/>
</bind>
</comp>

<comp id="422" class="1005" name="M_3_load_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_3_load "/>
</bind>
</comp>

<comp id="427" class="1005" name="V_In_4_read_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_In_4_read "/>
</bind>
</comp>

<comp id="432" class="1005" name="M_4_load_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_4_load "/>
</bind>
</comp>

<comp id="437" class="1005" name="V_In_5_read_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_In_5_read "/>
</bind>
</comp>

<comp id="442" class="1005" name="M_5_load_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="M_5_load "/>
</bind>
</comp>

<comp id="447" class="1005" name="add_ln11_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln11_4_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="52" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="52" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="30" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="2" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="50" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="50" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="50" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="50" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="40" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="241" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="241" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="48" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="241" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="271"><net_src comp="260" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="276"><net_src comp="72" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="127" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="78" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="140" pin="3"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="108" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="205" pin="3"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="114" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="218" pin="3"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="272" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="278" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="284" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="290" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="328"><net_src comp="308" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="312" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="316" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="320" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="330" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="346" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="356"><net_src comp="248" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="254" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="365"><net_src comp="260" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="370"><net_src comp="120" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="375"><net_src comp="133" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="380"><net_src comp="146" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="385"><net_src comp="159" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="390"><net_src comp="172" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="395"><net_src comp="185" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="400"><net_src comp="198" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="405"><net_src comp="211" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="410"><net_src comp="84" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="415"><net_src comp="153" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="420"><net_src comp="90" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="425"><net_src comp="166" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="430"><net_src comp="96" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="435"><net_src comp="179" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="440"><net_src comp="102" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="445"><net_src comp="192" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="450"><net_src comp="296" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="455"><net_src comp="302" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V_Out | {4 }
 - Input state : 
	Port: matrix_vector : M_0 | {2 3 }
	Port: matrix_vector : M_1 | {2 3 }
	Port: matrix_vector : M_2 | {2 3 }
	Port: matrix_vector : M_3 | {2 3 }
	Port: matrix_vector : M_4 | {2 3 }
	Port: matrix_vector : M_5 | {2 3 }
	Port: matrix_vector : M_6 | {2 3 }
	Port: matrix_vector : M_7 | {2 3 }
	Port: matrix_vector : V_In_0 | {3 }
	Port: matrix_vector : V_In_1 | {3 }
	Port: matrix_vector : V_In_2 | {3 }
	Port: matrix_vector : V_In_3 | {3 }
	Port: matrix_vector : V_In_4 | {3 }
	Port: matrix_vector : V_In_5 | {3 }
	Port: matrix_vector : V_In_6 | {3 }
	Port: matrix_vector : V_In_7 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln7 : 1
		i : 1
		br_ln7 : 2
		zext_ln11 : 1
		M_0_addr : 2
		M_0_load : 3
		M_1_addr : 2
		M_1_load : 3
		M_2_addr : 2
		M_2_load : 3
		M_3_addr : 2
		M_3_load : 3
		M_4_addr : 2
		M_4_load : 3
		M_5_addr : 2
		M_5_load : 3
		M_6_addr : 2
		M_6_load : 3
		M_7_addr : 2
		M_7_load : 3
	State 3
		mul_ln11 : 1
		mul_ln11_1 : 1
		mul_ln11_6 : 1
		mul_ln11_7 : 1
		add_ln11 : 2
		add_ln11_4 : 2
	State 4
		add_ln11_1 : 1
		add_ln11_2 : 2
		add_ln11_3 : 1
		add_ln11_5 : 2
		add_ln11_6 : 3
		store_ln13 : 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_254        |    0    |    0    |    12   |
|          |     add_ln11_fu_296     |    0    |    0    |    39   |
|          |    add_ln11_4_fu_302    |    0    |    0    |    39   |
|    add   |    add_ln11_1_fu_324    |    0    |    0    |    39   |
|          |    add_ln11_2_fu_330    |    0    |    0    |    32   |
|          |    add_ln11_3_fu_335    |    0    |    0    |    32   |
|          |    add_ln11_5_fu_341    |    0    |    0    |    32   |
|          |    add_ln11_6_fu_346    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln11_fu_272     |    3    |    0    |    20   |
|          |    mul_ln11_1_fu_278    |    3    |    0    |    20   |
|          |    mul_ln11_6_fu_284    |    3    |    0    |    20   |
|    mul   |    mul_ln11_7_fu_290    |    3    |    0    |    20   |
|          |    mul_ln11_2_fu_308    |    3    |    0    |    20   |
|          |    mul_ln11_3_fu_312    |    3    |    0    |    20   |
|          |    mul_ln11_4_fu_316    |    3    |    0    |    20   |
|          |    mul_ln11_5_fu_320    |    3    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln7_fu_248     |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|
|          |  V_In_0_read_read_fu_72 |    0    |    0    |    0    |
|          |  V_In_1_read_read_fu_78 |    0    |    0    |    0    |
|          |  V_In_2_read_read_fu_84 |    0    |    0    |    0    |
|   read   |  V_In_3_read_read_fu_90 |    0    |    0    |    0    |
|          |  V_In_4_read_read_fu_96 |    0    |    0    |    0    |
|          | V_In_5_read_read_fu_102 |    0    |    0    |    0    |
|          | V_In_6_read_read_fu_108 |    0    |    0    |    0    |
|          | V_In_7_read_read_fu_114 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln11_fu_260    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    24   |    0    |   426   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  M_0_addr_reg_367 |    3   |
|  M_1_addr_reg_372 |    3   |
|  M_2_addr_reg_377 |    3   |
|  M_2_load_reg_412 |   32   |
|  M_3_addr_reg_382 |    3   |
|  M_3_load_reg_422 |   32   |
|  M_4_addr_reg_387 |    3   |
|  M_4_load_reg_432 |   32   |
|  M_5_addr_reg_392 |    3   |
|  M_5_load_reg_442 |   32   |
|  M_6_addr_reg_397 |    3   |
|  M_7_addr_reg_402 |    3   |
|V_In_2_read_reg_407|   32   |
|V_In_3_read_reg_417|   32   |
|V_In_4_read_reg_427|   32   |
|V_In_5_read_reg_437|   32   |
| add_ln11_4_reg_452|   32   |
|  add_ln11_reg_447 |   32   |
|    i_0_reg_237    |    4   |
|     i_reg_357     |    4   |
|  icmp_ln7_reg_353 |    1   |
| zext_ln11_reg_362 |   64   |
+-------------------+--------+
|       Total       |   417  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_127 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_153 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_166 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_179 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_192 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   48   ||   6.04  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |    0   |   426  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   72   |
|  Register |    -   |    -   |   417  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    6   |   417  |   498  |
+-----------+--------+--------+--------+--------+
