INFO: [VRFC 10-163] Analyzing VHDL file "H:/project_1/project_1.srcs/sim_1/new/Affichage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Affichage'
