// Seed: 1147926376
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3[1] = id_1;
  module_0(
      id_4, id_1
  );
  assign id_2 = id_1 == 1'd0;
endmodule
module module_2 (
    output logic id_0,
    input  wand  id_1
    , id_3
);
  always @(posedge 1) begin
    id_0 <= 1;
  end
  module_0(
      id_3, id_3
  );
endmodule
