$date
	Mon Nov 18 17:22:08 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 8 ! out [7:0] $end
$var reg 1 " ctr $end
$var reg 8 # in [7:0] $end
$scope module sw $end
$var wire 1 " ctrl $end
$var wire 8 $ d_in [7:0] $end
$var wire 8 % y_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b100100 $
b100100 #
0"
b0 !
$end
#50
b10000001 #
b10000001 $
#70
b10000001 !
b10000001 %
1"
#100
b1001 !
b1001 %
b1001 #
b1001 $
#140
b0 !
b0 %
0"
#150
b1100011 #
b1100011 $
#200
b1101 #
b1101 $
#210
b1101 !
b1101 %
1"
#250
b10001101 !
b10001101 %
b10001101 #
b10001101 $
#280
b0 !
b0 %
0"
#300
b1100101 #
b1100101 $
#350
b10010 !
b10010 %
b10010 #
b10010 $
1"
#400
b1 !
b1 %
b1 #
b1 $
#420
b0 !
b0 %
0"
#450
b1101 #
b1101 $
#490
b1101 !
b1101 %
1"
#500
