vendor_name = ModelSim
source_file = 1, W:/CSC258/project/vga_pll.v
source_file = 1, W:/CSC258/project/vga_controller.v
source_file = 1, W:/CSC258/project/vga_address_translator.v
source_file = 1, W:/CSC258/project/vga_adapter.v
source_file = 1, W:/CSC258/project/part1.v
source_file = 1, W:/CSC258/project/part2(3).v
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, W:/CSC258/project/db/altsyncram_m6m1.tdf
source_file = 1, black.mif
source_file = 1, W:/CSC258/project/db/decode_7la.tdf
source_file = 1, W:/CSC258/project/db/decode_01a.tdf
source_file = 1, W:/CSC258/project/db/mux_ifb.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, W:/CSC258/project/db/altpll_80u.tdf
source_file = 1, W:/CSC258/project/db/altpll_1uu1.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera/15.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, W:/CSC258/project/db/scfifo_8ba1.tdf
source_file = 1, W:/CSC258/project/db/a_dpfifo_r2a1.tdf
source_file = 1, W:/CSC258/project/db/altsyncram_vne1.tdf
source_file = 1, W:/CSC258/project/db/cmpr_6l8.tdf
source_file = 1, W:/CSC258/project/db/cntr_h2b.tdf
source_file = 1, W:/CSC258/project/db/cntr_u27.tdf
source_file = 1, W:/CSC258/project/db/cntr_i2b.tdf
design_name = dummy_tennis
instance = comp, \VGA_CLK~output\, VGA_CLK~output, dummy_tennis, 1
instance = comp, \VGA_HS~output\, VGA_HS~output, dummy_tennis, 1
instance = comp, \VGA_VS~output\, VGA_VS~output, dummy_tennis, 1
instance = comp, \VGA_BLANK~output\, VGA_BLANK~output, dummy_tennis, 1
instance = comp, \VGA_SYNC~output\, VGA_SYNC~output, dummy_tennis, 1
instance = comp, \VGA_R[0]~output\, VGA_R[0]~output, dummy_tennis, 1
instance = comp, \VGA_R[1]~output\, VGA_R[1]~output, dummy_tennis, 1
instance = comp, \VGA_R[2]~output\, VGA_R[2]~output, dummy_tennis, 1
instance = comp, \VGA_R[3]~output\, VGA_R[3]~output, dummy_tennis, 1
instance = comp, \VGA_R[4]~output\, VGA_R[4]~output, dummy_tennis, 1
instance = comp, \VGA_R[5]~output\, VGA_R[5]~output, dummy_tennis, 1
instance = comp, \VGA_R[6]~output\, VGA_R[6]~output, dummy_tennis, 1
instance = comp, \VGA_R[7]~output\, VGA_R[7]~output, dummy_tennis, 1
instance = comp, \VGA_R[8]~output\, VGA_R[8]~output, dummy_tennis, 1
instance = comp, \VGA_R[9]~output\, VGA_R[9]~output, dummy_tennis, 1
instance = comp, \VGA_G[0]~output\, VGA_G[0]~output, dummy_tennis, 1
instance = comp, \VGA_G[1]~output\, VGA_G[1]~output, dummy_tennis, 1
instance = comp, \VGA_G[2]~output\, VGA_G[2]~output, dummy_tennis, 1
instance = comp, \VGA_G[3]~output\, VGA_G[3]~output, dummy_tennis, 1
instance = comp, \VGA_G[4]~output\, VGA_G[4]~output, dummy_tennis, 1
instance = comp, \VGA_G[5]~output\, VGA_G[5]~output, dummy_tennis, 1
instance = comp, \VGA_G[6]~output\, VGA_G[6]~output, dummy_tennis, 1
instance = comp, \VGA_G[7]~output\, VGA_G[7]~output, dummy_tennis, 1
instance = comp, \VGA_G[8]~output\, VGA_G[8]~output, dummy_tennis, 1
instance = comp, \VGA_G[9]~output\, VGA_G[9]~output, dummy_tennis, 1
instance = comp, \VGA_B[0]~output\, VGA_B[0]~output, dummy_tennis, 1
instance = comp, \VGA_B[1]~output\, VGA_B[1]~output, dummy_tennis, 1
instance = comp, \VGA_B[2]~output\, VGA_B[2]~output, dummy_tennis, 1
instance = comp, \VGA_B[3]~output\, VGA_B[3]~output, dummy_tennis, 1
instance = comp, \VGA_B[4]~output\, VGA_B[4]~output, dummy_tennis, 1
instance = comp, \VGA_B[5]~output\, VGA_B[5]~output, dummy_tennis, 1
instance = comp, \VGA_B[6]~output\, VGA_B[6]~output, dummy_tennis, 1
instance = comp, \VGA_B[7]~output\, VGA_B[7]~output, dummy_tennis, 1
instance = comp, \VGA_B[8]~output\, VGA_B[8]~output, dummy_tennis, 1
instance = comp, \VGA_B[9]~output\, VGA_B[9]~output, dummy_tennis, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, dummy_tennis, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, dummy_tennis, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, dummy_tennis, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, dummy_tennis, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, dummy_tennis, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, dummy_tennis, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, dummy_tennis, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, dummy_tennis, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, dummy_tennis, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, dummy_tennis, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, dummy_tennis, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, dummy_tennis, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, dummy_tennis, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, dummy_tennis, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, dummy_tennis, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, dummy_tennis, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, dummy_tennis, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, dummy_tennis, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, dummy_tennis, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, dummy_tennis, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, dummy_tennis, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, dummy_tennis, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, dummy_tennis, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, dummy_tennis, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, dummy_tennis, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, dummy_tennis, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, dummy_tennis, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, dummy_tennis, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, dummy_tennis, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, dummy_tennis, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, dummy_tennis, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, dummy_tennis, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, dummy_tennis, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, dummy_tennis, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, dummy_tennis, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, dummy_tennis, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, dummy_tennis, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, dummy_tennis, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, dummy_tennis, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, dummy_tennis, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, dummy_tennis, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, dummy_tennis, 1
instance = comp, \FPGA_I2C_SCLK~output\, FPGA_I2C_SCLK~output, dummy_tennis, 1
instance = comp, \AUD_XCK~output\, AUD_XCK~output, dummy_tennis, 1
instance = comp, \AUD_DACDAT~output\, AUD_DACDAT~output, dummy_tennis, 1
instance = comp, \FPGA_I2C_SDAT~output\, FPGA_I2C_SDAT~output, dummy_tennis, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, dummy_tennis, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~37\, sm|cfg|Clock_Generator_400KHz|Add0~37, dummy_tennis, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0\, sm|cfg|Clock_Generator_400KHz|middle_of_high_level~0, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1\, sm|cfg|Clock_Generator_400KHz|middle_of_high_level~1, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0\, sm|cfg|Clock_Generator_400KHz|middle_of_low_level~0, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|middle_of_low_level\, sm|cfg|Clock_Generator_400KHz|middle_of_low_level, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter~1\, sm|cfg|Auto_Initialize|rom_address_counter~1, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter~0\, sm|cfg|Auto_Initialize|rom_address_counter~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter[1]\, sm|cfg|Auto_Initialize|rom_address_counter[1], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Add0~3\, sm|cfg|Auto_Initialize|Add0~3, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter[3]\, sm|cfg|Auto_Initialize|rom_address_counter[3], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Add0~1\, sm|cfg|Auto_Initialize|Add0~1, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter[4]\, sm|cfg|Auto_Initialize|rom_address_counter[4], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~0\, sm|cfg|Auto_Initialize|Ram0~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Add0~0\, sm|cfg|Auto_Initialize|Add0~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter[5]\, sm|cfg|Auto_Initialize|rom_address_counter[5], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector1~0\, sm|cfg|Auto_Initialize|Selector1~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector2~1\, sm|cfg|Auto_Initialize|Selector2~1, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector2~2\, sm|cfg|Auto_Initialize|Selector2~2, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector3~0\, sm|cfg|Auto_Initialize|Selector3~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init~13\, sm|cfg|Auto_Initialize|s_i2c_auto_init~13, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init~15\, sm|cfg|Auto_Initialize|s_i2c_auto_init~15, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init~14\, sm|cfg|Auto_Initialize|s_i2c_auto_init~14, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter[0]\, sm|cfg|Auto_Initialize|rom_address_counter[0], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Add0~2\, sm|cfg|Auto_Initialize|Add0~2, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|rom_address_counter[2]\, sm|cfg|Auto_Initialize|rom_address_counter[2], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Equal0~0\, sm|cfg|Auto_Initialize|Equal0~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector2~0\, sm|cfg|Auto_Initialize|Selector2~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector0~0\, sm|cfg|Auto_Initialize|Selector0~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|transfer_data~0\, sm|cfg|Auto_Initialize|transfer_data~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|transfer_data\, sm|cfg|Auto_Initialize|transfer_data, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|send_start_bit~0\, sm|cfg|Auto_Initialize|send_start_bit~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|send_start_bit\, sm|cfg|Auto_Initialize|send_start_bit, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|send_stop_bit~0\, sm|cfg|Auto_Initialize|send_stop_bit~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|send_stop_bit\, sm|cfg|Auto_Initialize|send_stop_bit, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver~12\, sm|cfg|I2C_Controller|s_i2c_transceiver~12, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver~13\, sm|cfg|I2C_Controller|s_i2c_transceiver~13, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_0_IDLE, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|new_clk\, sm|cfg|Clock_Generator_400KHz|new_clk, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector1~0\, sm|cfg|I2C_Controller|Selector1~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector2~0\, sm|cfg|I2C_Controller|Selector2~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector2~1\, sm|cfg|I2C_Controller|Selector2~1, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_2_START_BIT, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Selector6~0\, sm|cfg|Auto_Initialize|Selector6~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE\, sm|cfg|Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE, dummy_tennis, 1
instance = comp, \sm|cfg|num_bits_to_transfer~0\, sm|cfg|num_bits_to_transfer~0, dummy_tennis, 1
instance = comp, \sm|cfg|num_bits_to_transfer[0]\, sm|cfg|num_bits_to_transfer[0], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit~3\, sm|cfg|I2C_Controller|current_bit~3, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit[1]~1\, sm|cfg|I2C_Controller|current_bit[1]~1, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit[0]\, sm|cfg|I2C_Controller|current_bit[0], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit~0\, sm|cfg|I2C_Controller|current_bit~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit[2]\, sm|cfg|I2C_Controller|current_bit[2], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector3~0\, sm|cfg|I2C_Controller|Selector3~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector3~1\, sm|cfg|I2C_Controller|Selector3~1, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit~2\, sm|cfg|I2C_Controller|current_bit~2, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_bit[1]\, sm|cfg|I2C_Controller|current_bit[1], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector4~0\, sm|cfg|I2C_Controller|Selector4~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector6~0\, sm|cfg|I2C_Controller|Selector6~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_6_COMPLETE, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0\, sm|cfg|Clock_Generator_400KHz|clk_counter[6]~0, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[1]\, sm|cfg|Clock_Generator_400KHz|clk_counter[1], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~33\, sm|cfg|Clock_Generator_400KHz|Add0~33, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[2]\, sm|cfg|Clock_Generator_400KHz|clk_counter[2], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~29\, sm|cfg|Clock_Generator_400KHz|Add0~29, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[3]\, sm|cfg|Clock_Generator_400KHz|clk_counter[3], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~25\, sm|cfg|Clock_Generator_400KHz|Add0~25, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[4]\, sm|cfg|Clock_Generator_400KHz|clk_counter[4], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~17\, sm|cfg|Clock_Generator_400KHz|Add0~17, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[5]\, sm|cfg|Clock_Generator_400KHz|clk_counter[5], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~21\, sm|cfg|Clock_Generator_400KHz|Add0~21, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[6]\, sm|cfg|Clock_Generator_400KHz|clk_counter[6], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~13\, sm|cfg|Clock_Generator_400KHz|Add0~13, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[7]\, sm|cfg|Clock_Generator_400KHz|clk_counter[7], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~9\, sm|cfg|Clock_Generator_400KHz|Add0~9, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[8]\, sm|cfg|Clock_Generator_400KHz|clk_counter[8], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~5\, sm|cfg|Clock_Generator_400KHz|Add0~5, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[9]\, sm|cfg|Clock_Generator_400KHz|clk_counter[9], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|Add0~1\, sm|cfg|Clock_Generator_400KHz|Add0~1, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|clk_counter[10]\, sm|cfg|Clock_Generator_400KHz|clk_counter[10], dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2\, sm|cfg|Clock_Generator_400KHz|middle_of_high_level~2, dummy_tennis, 1
instance = comp, \sm|cfg|Clock_Generator_400KHz|middle_of_high_level\, sm|cfg|Clock_Generator_400KHz|middle_of_high_level, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Selector5~0\, sm|cfg|I2C_Controller|Selector5~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT\, sm|cfg|I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[7]~0\, sm|cfg|Auto_Initialize|data_out[7]~0, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~13\, sm|cfg|Auto_Initialize|Ram0~13, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~14\, sm|cfg|Auto_Initialize|Ram0~14, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~11\, sm|cfg|Auto_Initialize|Ram0~11, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~12\, sm|cfg|Auto_Initialize|Ram0~12, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~15\, sm|cfg|Auto_Initialize|Ram0~15, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~11\, sm|cfg|Auto_Initialize|data_out~11, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[7]~5\, sm|cfg|Auto_Initialize|data_out[7]~5, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[3]\, sm|cfg|Auto_Initialize|data_out[3], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[7]~0\, sm|cfg|data_to_transfer[7]~0, dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[3]\, sm|cfg|data_to_transfer[3], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[6]~0\, sm|cfg|I2C_Controller|current_byte[6]~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[3]\, sm|cfg|I2C_Controller|current_byte[3], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[6]~1\, sm|cfg|Auto_Initialize|data_out[6]~1, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[6]~2\, sm|cfg|Auto_Initialize|data_out[6]~2, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~21\, sm|cfg|Auto_Initialize|Ram0~21, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~22\, sm|cfg|Auto_Initialize|Ram0~22, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~3\, sm|cfg|Auto_Initialize|data_out~3, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~13\, sm|cfg|Auto_Initialize|data_out~13, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[2]\, sm|cfg|Auto_Initialize|data_out[2], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[2]\, sm|cfg|data_to_transfer[2], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[2]\, sm|cfg|I2C_Controller|current_byte[2], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~6\, sm|cfg|Auto_Initialize|Ram0~6, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~7\, sm|cfg|Auto_Initialize|Ram0~7, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~9\, sm|cfg|Auto_Initialize|Ram0~9, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~8\, sm|cfg|Auto_Initialize|Ram0~8, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~10\, sm|cfg|Auto_Initialize|Ram0~10, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~10\, sm|cfg|Auto_Initialize|data_out~10, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[1]\, sm|cfg|Auto_Initialize|data_out[1], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[1]\, sm|cfg|data_to_transfer[1], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[1]\, sm|cfg|I2C_Controller|current_byte[1], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~16\, sm|cfg|Auto_Initialize|Ram0~16, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~19\, sm|cfg|Auto_Initialize|Ram0~19, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~17\, sm|cfg|Auto_Initialize|Ram0~17, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~18\, sm|cfg|Auto_Initialize|Ram0~18, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~20\, sm|cfg|Auto_Initialize|Ram0~20, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~12\, sm|cfg|Auto_Initialize|data_out~12, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[0]\, sm|cfg|Auto_Initialize|data_out[0], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[0]\, sm|cfg|data_to_transfer[0], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[0]\, sm|cfg|I2C_Controller|current_byte[0], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Mux0~4\, sm|cfg|I2C_Controller|Mux0~4, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~24\, sm|cfg|Auto_Initialize|Ram0~24, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~23\, sm|cfg|Auto_Initialize|Ram0~23, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~25\, sm|cfg|Auto_Initialize|Ram0~25, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~6\, sm|cfg|Auto_Initialize|data_out~6, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[7]\, sm|cfg|Auto_Initialize|data_out[7], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[7]\, sm|cfg|data_to_transfer[7], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[7]\, sm|cfg|I2C_Controller|current_byte[7], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~14\, sm|cfg|Auto_Initialize|data_out~14, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~5\, sm|cfg|Auto_Initialize|Ram0~5, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~8\, sm|cfg|Auto_Initialize|data_out~8, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~9\, sm|cfg|Auto_Initialize|data_out~9, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[6]\, sm|cfg|Auto_Initialize|data_out[6], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[6]\, sm|cfg|data_to_transfer[6], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[6]\, sm|cfg|I2C_Controller|current_byte[6], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~2\, sm|cfg|Auto_Initialize|Ram0~2, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~1\, sm|cfg|Auto_Initialize|Ram0~1, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~4\, sm|cfg|Auto_Initialize|data_out~4, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[5]\, sm|cfg|Auto_Initialize|data_out[5], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[5]\, sm|cfg|data_to_transfer[5], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[5]\, sm|cfg|I2C_Controller|current_byte[5], dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~4\, sm|cfg|Auto_Initialize|Ram0~4, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|Ram0~3\, sm|cfg|Auto_Initialize|Ram0~3, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out~7\, sm|cfg|Auto_Initialize|data_out~7, dummy_tennis, 1
instance = comp, \sm|cfg|Auto_Initialize|data_out[4]\, sm|cfg|Auto_Initialize|data_out[4], dummy_tennis, 1
instance = comp, \sm|cfg|data_to_transfer[4]\, sm|cfg|data_to_transfer[4], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|current_byte[4]\, sm|cfg|I2C_Controller|current_byte[4], dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|Mux0~0\, sm|cfg|I2C_Controller|Mux0~0, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|i2c_sdata~1\, sm|cfg|I2C_Controller|i2c_sdata~1, dummy_tennis, 1
instance = comp, \sm|cfg|I2C_Controller|i2c_sdata~2\, sm|cfg|I2C_Controller|i2c_sdata~2, dummy_tennis, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\, VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT, dummy_tennis, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\, VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL, dummy_tennis, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\, VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG, dummy_tennis, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\, VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER, dummy_tennis, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\, VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0, dummy_tennis, 1
instance = comp, \VGA|controller|Add0~33\, VGA|controller|Add0~33, dummy_tennis, 1
instance = comp, \VGA|controller|Equal0~1\, VGA|controller|Equal0~1, dummy_tennis, 1
instance = comp, \VGA|controller|Add0~17\, VGA|controller|Add0~17, dummy_tennis, 1
instance = comp, \VGA|controller|Add0~29\, VGA|controller|Add0~29, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[7]\, VGA|controller|xCounter[7], dummy_tennis, 1
instance = comp, \VGA|controller|Add0~25\, VGA|controller|Add0~25, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[8]\, VGA|controller|xCounter[8], dummy_tennis, 1
instance = comp, \VGA|controller|Equal0~0\, VGA|controller|Equal0~0, dummy_tennis, 1
instance = comp, \VGA|controller|Add0~21\, VGA|controller|Add0~21, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[9]\, VGA|controller|xCounter[9], dummy_tennis, 1
instance = comp, \VGA|controller|Equal0~2\, VGA|controller|Equal0~2, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[0]\, VGA|controller|xCounter[0], dummy_tennis, 1
instance = comp, \VGA|controller|Add0~37\, VGA|controller|Add0~37, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[1]\, VGA|controller|xCounter[1], dummy_tennis, 1
instance = comp, \VGA|controller|Add0~1\, VGA|controller|Add0~1, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[2]\, VGA|controller|xCounter[2], dummy_tennis, 1
instance = comp, \VGA|controller|Add0~5\, VGA|controller|Add0~5, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[3]\, VGA|controller|xCounter[3], dummy_tennis, 1
instance = comp, \VGA|controller|Add0~9\, VGA|controller|Add0~9, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[4]\, VGA|controller|xCounter[4], dummy_tennis, 1
instance = comp, \VGA|controller|Add0~13\, VGA|controller|Add0~13, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[5]\, VGA|controller|xCounter[5], dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[6]\, VGA|controller|xCounter[6], dummy_tennis, 1
instance = comp, \VGA|controller|VGA_HS1~0\, VGA|controller|VGA_HS1~0, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_HS1~1\, VGA|controller|VGA_HS1~1, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_HS1\, VGA|controller|VGA_HS1, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_HS~feeder\, VGA|controller|VGA_HS~feeder, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_HS\, VGA|controller|VGA_HS, dummy_tennis, 1
instance = comp, \VGA|controller|Add1~5\, VGA|controller|Add1~5, dummy_tennis, 1
instance = comp, \VGA|controller|always1~2\, VGA|controller|always1~2, dummy_tennis, 1
instance = comp, \VGA|controller|xCounter[9]~DUPLICATE\, VGA|controller|xCounter[9]~DUPLICATE, dummy_tennis, 1
instance = comp, \VGA|controller|always1~1\, VGA|controller|always1~1, dummy_tennis, 1
instance = comp, \VGA|controller|always1~3\, VGA|controller|always1~3, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[0]\, VGA|controller|yCounter[0], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~9\, VGA|controller|Add1~9, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[1]\, VGA|controller|yCounter[1], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~37\, VGA|controller|Add1~37, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[2]\, VGA|controller|yCounter[2], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~33\, VGA|controller|Add1~33, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[3]\, VGA|controller|yCounter[3], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~29\, VGA|controller|Add1~29, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[4]\, VGA|controller|yCounter[4], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~25\, VGA|controller|Add1~25, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[5]\, VGA|controller|yCounter[5], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~21\, VGA|controller|Add1~21, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[6]\, VGA|controller|yCounter[6], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~17\, VGA|controller|Add1~17, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[7]\, VGA|controller|yCounter[7], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~13\, VGA|controller|Add1~13, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[8]\, VGA|controller|yCounter[8], dummy_tennis, 1
instance = comp, \VGA|controller|Add1~1\, VGA|controller|Add1~1, dummy_tennis, 1
instance = comp, \VGA|controller|yCounter[9]\, VGA|controller|yCounter[9], dummy_tennis, 1
instance = comp, \VGA|controller|VGA_VS1~0\, VGA|controller|VGA_VS1~0, dummy_tennis, 1
instance = comp, \VGA|controller|always1~0\, VGA|controller|always1~0, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_VS1~1\, VGA|controller|VGA_VS1~1, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_VS1\, VGA|controller|VGA_VS1, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_VS~feeder\, VGA|controller|VGA_VS~feeder, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_VS\, VGA|controller|VGA_VS, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_BLANK1~0\, VGA|controller|VGA_BLANK1~0, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_BLANK1\, VGA|controller|VGA_BLANK1, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_BLANK~feeder\, VGA|controller|VGA_BLANK~feeder, dummy_tennis, 1
instance = comp, \VGA|controller|VGA_BLANK\, VGA|controller|VGA_BLANK, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~9\, VGA|controller|controller_translator|Add1~9, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~13\, VGA|controller|controller_translator|Add1~13, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~17\, VGA|controller|controller_translator|Add1~17, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~21\, VGA|controller|controller_translator|Add1~21, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~25\, VGA|controller|controller_translator|Add1~25, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~29\, VGA|controller|controller_translator|Add1~29, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~33\, VGA|controller|controller_translator|Add1~33, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~37\, VGA|controller|controller_translator|Add1~37, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~1\, VGA|controller|controller_translator|Add1~1, dummy_tennis, 1
instance = comp, \VGA|controller|controller_translator|Add1~5\, VGA|controller|controller_translator|Add1~5, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[1]\, VGA|VideoMemory|auto_generated|address_reg_b[1], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[1]\, VGA|VideoMemory|auto_generated|out_address_reg_b[1], dummy_tennis, 1
instance = comp, \dm|Add4~25\, dm|Add4~25, dummy_tennis, 1
instance = comp, \SW[0]~input\, SW[0]~input, dummy_tennis, 1
instance = comp, \SW[5]~input\, SW[5]~input, dummy_tennis, 1
instance = comp, \fr|Add0~29\, fr|Add0~29, dummy_tennis, 1
instance = comp, \fr|rate_counter[6]~1\, fr|rate_counter[6]~1, dummy_tennis, 1
instance = comp, \fr|rate_counter[0]\, fr|rate_counter[0], dummy_tennis, 1
instance = comp, \fr|Add0~37\, fr|Add0~37, dummy_tennis, 1
instance = comp, \fr|rate_counter[1]\, fr|rate_counter[1], dummy_tennis, 1
instance = comp, \fr|Add0~77\, fr|Add0~77, dummy_tennis, 1
instance = comp, \fr|rate_counter[2]\, fr|rate_counter[2], dummy_tennis, 1
instance = comp, \fr|Add0~9\, fr|Add0~9, dummy_tennis, 1
instance = comp, \fr|rate_counter[3]\, fr|rate_counter[3], dummy_tennis, 1
instance = comp, \fr|Add0~5\, fr|Add0~5, dummy_tennis, 1
instance = comp, \fr|rate_counter[4]\, fr|rate_counter[4], dummy_tennis, 1
instance = comp, \fr|Add0~1\, fr|Add0~1, dummy_tennis, 1
instance = comp, \fr|rate_counter[5]\, fr|rate_counter[5], dummy_tennis, 1
instance = comp, \fr|Add0~45\, fr|Add0~45, dummy_tennis, 1
instance = comp, \fr|rate_counter[6]~3\, fr|rate_counter[6]~3, dummy_tennis, 1
instance = comp, \fr|rate_counter[6]\, fr|rate_counter[6], dummy_tennis, 1
instance = comp, \fr|Add0~25\, fr|Add0~25, dummy_tennis, 1
instance = comp, \fr|rate_counter[7]\, fr|rate_counter[7], dummy_tennis, 1
instance = comp, \fr|Add0~49\, fr|Add0~49, dummy_tennis, 1
instance = comp, \fr|rate_counter[8]~4\, fr|rate_counter[8]~4, dummy_tennis, 1
instance = comp, \fr|rate_counter[8]\, fr|rate_counter[8], dummy_tennis, 1
instance = comp, \fr|Add0~53\, fr|Add0~53, dummy_tennis, 1
instance = comp, \fr|rate_counter[9]~5\, fr|rate_counter[9]~5, dummy_tennis, 1
instance = comp, \fr|rate_counter[9]\, fr|rate_counter[9], dummy_tennis, 1
instance = comp, \fr|Add0~57\, fr|Add0~57, dummy_tennis, 1
instance = comp, \fr|rate_counter[10]~6\, fr|rate_counter[10]~6, dummy_tennis, 1
instance = comp, \fr|rate_counter[10]\, fr|rate_counter[10], dummy_tennis, 1
instance = comp, \fr|Add0~41\, fr|Add0~41, dummy_tennis, 1
instance = comp, \fr|rate_counter[11]\, fr|rate_counter[11], dummy_tennis, 1
instance = comp, \fr|Add0~61\, fr|Add0~61, dummy_tennis, 1
instance = comp, \fr|rate_counter[12]~7\, fr|rate_counter[12]~7, dummy_tennis, 1
instance = comp, \fr|rate_counter[12]\, fr|rate_counter[12], dummy_tennis, 1
instance = comp, \fr|Equal0~1\, fr|Equal0~1, dummy_tennis, 1
instance = comp, \fr|Add0~33\, fr|Add0~33, dummy_tennis, 1
instance = comp, \fr|rate_counter[13]~2\, fr|rate_counter[13]~2, dummy_tennis, 1
instance = comp, \fr|rate_counter[13]\, fr|rate_counter[13], dummy_tennis, 1
instance = comp, \fr|Add0~21\, fr|Add0~21, dummy_tennis, 1
instance = comp, \fr|rate_counter[14]\, fr|rate_counter[14], dummy_tennis, 1
instance = comp, \fr|Add0~65\, fr|Add0~65, dummy_tennis, 1
instance = comp, \fr|rate_counter[15]~8\, fr|rate_counter[15]~8, dummy_tennis, 1
instance = comp, \fr|rate_counter[15]\, fr|rate_counter[15], dummy_tennis, 1
instance = comp, \fr|Add0~17\, fr|Add0~17, dummy_tennis, 1
instance = comp, \fr|rate_counter[16]\, fr|rate_counter[16], dummy_tennis, 1
instance = comp, \fr|Add0~13\, fr|Add0~13, dummy_tennis, 1
instance = comp, \fr|rate_counter[17]\, fr|rate_counter[17], dummy_tennis, 1
instance = comp, \fr|Add0~69\, fr|Add0~69, dummy_tennis, 1
instance = comp, \fr|rate_counter[18]~9\, fr|rate_counter[18]~9, dummy_tennis, 1
instance = comp, \fr|rate_counter[18]\, fr|rate_counter[18], dummy_tennis, 1
instance = comp, \fr|Add0~73\, fr|Add0~73, dummy_tennis, 1
instance = comp, \fr|rate_counter[19]~10\, fr|rate_counter[19]~10, dummy_tennis, 1
instance = comp, \fr|rate_counter[19]\, fr|rate_counter[19], dummy_tennis, 1
instance = comp, \fr|Equal0~2\, fr|Equal0~2, dummy_tennis, 1
instance = comp, \fr|Equal0~3\, fr|Equal0~3, dummy_tennis, 1
instance = comp, \fr|Equal0~0\, fr|Equal0~0, dummy_tennis, 1
instance = comp, \fr|Equal0~4\, fr|Equal0~4, dummy_tennis, 1
instance = comp, \fr|rate_counter[2]~0\, fr|rate_counter[2]~0, dummy_tennis, 1
instance = comp, \p2r|pos_out[0]\, p2r|pos_out[0], dummy_tennis, 1
instance = comp, \p2|Add1~25\, p2|Add1~25, dummy_tennis, 1
instance = comp, \p2|Add1~5\, p2|Add1~5, dummy_tennis, 1
instance = comp, \p2|Add0~25\, p2|Add0~25, dummy_tennis, 1
instance = comp, \p2|Add0~5\, p2|Add0~5, dummy_tennis, 1
instance = comp, \p2|p_out[1]~3\, p2|p_out[1]~3, dummy_tennis, 1
instance = comp, \p2r|pos_out[1]\, p2r|pos_out[1], dummy_tennis, 1
instance = comp, \p2|Add1~1\, p2|Add1~1, dummy_tennis, 1
instance = comp, \p2|Add0~1\, p2|Add0~1, dummy_tennis, 1
instance = comp, \p2|p_out[2]~2\, p2|p_out[2]~2, dummy_tennis, 1
instance = comp, \p2r|pos_out~0\, p2r|pos_out~0, dummy_tennis, 1
instance = comp, \p2r|pos_out[2]\, p2r|pos_out[2], dummy_tennis, 1
instance = comp, \p2|Add1~9\, p2|Add1~9, dummy_tennis, 1
instance = comp, \p2|Add1~13\, p2|Add1~13, dummy_tennis, 1
instance = comp, \p2|Add1~17\, p2|Add1~17, dummy_tennis, 1
instance = comp, \p2|Add0~9\, p2|Add0~9, dummy_tennis, 1
instance = comp, \p2|Add0~13\, p2|Add0~13, dummy_tennis, 1
instance = comp, \p2|Add0~17\, p2|Add0~17, dummy_tennis, 1
instance = comp, \p2|p_out[5]~6\, p2|p_out[5]~6, dummy_tennis, 1
instance = comp, \p2r|pos_out~1\, p2r|pos_out~1, dummy_tennis, 1
instance = comp, \p2r|pos_out[5]\, p2r|pos_out[5], dummy_tennis, 1
instance = comp, \p2|Add0~21\, p2|Add0~21, dummy_tennis, 1
instance = comp, \p2|Add1~21\, p2|Add1~21, dummy_tennis, 1
instance = comp, \p2|p_out[6]~7\, p2|p_out[6]~7, dummy_tennis, 1
instance = comp, \p2r|pos_out[6]\, p2r|pos_out[6], dummy_tennis, 1
instance = comp, \p2|p_out[1]~0\, p2|p_out[1]~0, dummy_tennis, 1
instance = comp, \p2|p_out[3]~4\, p2|p_out[3]~4, dummy_tennis, 1
instance = comp, \p2r|pos_out~2\, p2r|pos_out~2, dummy_tennis, 1
instance = comp, \p2r|pos_out[3]\, p2r|pos_out[3], dummy_tennis, 1
instance = comp, \p2|p_out[1]~1\, p2|p_out[1]~1, dummy_tennis, 1
instance = comp, \p2|p_out[4]~5\, p2|p_out[4]~5, dummy_tennis, 1
instance = comp, \p2r|pos_out~3\, p2r|pos_out~3, dummy_tennis, 1
instance = comp, \p2r|pos_out[4]\, p2r|pos_out[4], dummy_tennis, 1
instance = comp, \p2|p_out[0]~9\, p2|p_out[0]~9, dummy_tennis, 1
instance = comp, \dc|Selector7~0\, dc|Selector7~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_DRAW_BOTTOM_BAR\, dc|current_state.S_DRAW_BOTTOM_BAR, dummy_tennis, 1
instance = comp, \dc|next_state.S_PREPARE_DRAW_BALL~0\, dc|next_state.S_PREPARE_DRAW_BALL~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_PREPARE_DRAW_BALL\, dc|current_state.S_PREPARE_DRAW_BALL, dummy_tennis, 1
instance = comp, \dc|Selector5~0\, dc|Selector5~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_DRAW_BALL\, dc|current_state.S_DRAW_BALL, dummy_tennis, 1
instance = comp, \dc|next_state.S_PREPARE_CLEAN~0\, dc|next_state.S_PREPARE_CLEAN~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_PREPARE_CLEAN\, dc|current_state.S_PREPARE_CLEAN, dummy_tennis, 1
instance = comp, \dc|Selector0~0\, dc|Selector0~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_CLEAN\, dc|current_state.S_CLEAN, dummy_tennis, 1
instance = comp, \dc|next_state.S_PREPARE_DRAW_P1_BAR~0\, dc|next_state.S_PREPARE_DRAW_P1_BAR~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_PREPARE_DRAW_P1_BAR\, dc|current_state.S_PREPARE_DRAW_P1_BAR, dummy_tennis, 1
instance = comp, \dc|Selector2~0\, dc|Selector2~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_DRAW_P1_BAR\, dc|current_state.S_DRAW_P1_BAR, dummy_tennis, 1
instance = comp, \dc|next_state.S_PREPARE_DRAW_P2_BAR~0\, dc|next_state.S_PREPARE_DRAW_P2_BAR~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_PREPARE_DRAW_P2_BAR\, dc|current_state.S_PREPARE_DRAW_P2_BAR, dummy_tennis, 1
instance = comp, \dc|Selector3~0\, dc|Selector3~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_DRAW_P2_BAR\, dc|current_state.S_DRAW_P2_BAR, dummy_tennis, 1
instance = comp, \dc|select_op~1\, dc|select_op~1, dummy_tennis, 1
instance = comp, \dc|select_op[1]\, dc|select_op[1], dummy_tennis, 1
instance = comp, \dc|colour~0\, dc|colour~0, dummy_tennis, 1
instance = comp, \dc|WideOr9~0\, dc|WideOr9~0, dummy_tennis, 1
instance = comp, \dc|select_op[0]\, dc|select_op[0], dummy_tennis, 1
instance = comp, \dc|select_op~0\, dc|select_op~0, dummy_tennis, 1
instance = comp, \dc|select_op[2]\, dc|select_op[2], dummy_tennis, 1
instance = comp, \dm|counter~1\, dm|counter~1, dummy_tennis, 1
instance = comp, \~GND\, ~GND, dummy_tennis, 1
instance = comp, \dm|counter[0]\, dm|counter[0], dummy_tennis, 1
instance = comp, \dm|counter~0\, dm|counter~0, dummy_tennis, 1
instance = comp, \dm|counter[1]\, dm|counter[1], dummy_tennis, 1
instance = comp, \dm|Add3~1\, dm|Add3~1, dummy_tennis, 1
instance = comp, \dm|LessThan3~8\, dm|LessThan3~8, dummy_tennis, 1
instance = comp, \p2|p_out[1]~8\, p2|p_out[1]~8, dummy_tennis, 1
instance = comp, \dm|yout[4]~2\, dm|yout[4]~2, dummy_tennis, 1
instance = comp, \dm|yout[4]~1\, dm|yout[4]~1, dummy_tennis, 1
instance = comp, \SW[9]~input\, SW[9]~input, dummy_tennis, 1
instance = comp, \p1|Add0~25\, p1|Add0~25, dummy_tennis, 1
instance = comp, \p1|Add1~25\, p1|Add1~25, dummy_tennis, 1
instance = comp, \p1|p_out[0]~9\, p1|p_out[0]~9, dummy_tennis, 1
instance = comp, \p1r|pos_out[0]\, p1r|pos_out[0], dummy_tennis, 1
instance = comp, \p1|Add0~1\, p1|Add0~1, dummy_tennis, 1
instance = comp, \p1|Add1~1\, p1|Add1~1, dummy_tennis, 1
instance = comp, \p1|p_out[1]~3\, p1|p_out[1]~3, dummy_tennis, 1
instance = comp, \p1r|pos_out[1]\, p1r|pos_out[1], dummy_tennis, 1
instance = comp, \p1|Add0~5\, p1|Add0~5, dummy_tennis, 1
instance = comp, \p1|Add1~5\, p1|Add1~5, dummy_tennis, 1
instance = comp, \p1|p_out[2]~4\, p1|p_out[2]~4, dummy_tennis, 1
instance = comp, \p1r|pos_out~2\, p1r|pos_out~2, dummy_tennis, 1
instance = comp, \p1r|pos_out[2]\, p1r|pos_out[2], dummy_tennis, 1
instance = comp, \p1|p_out[1]~1\, p1|p_out[1]~1, dummy_tennis, 1
instance = comp, \p1|Add0~9\, p1|Add0~9, dummy_tennis, 1
instance = comp, \p1|Add1~9\, p1|Add1~9, dummy_tennis, 1
instance = comp, \p1|p_out[3]~5\, p1|p_out[3]~5, dummy_tennis, 1
instance = comp, \p1r|pos_out~0\, p1r|pos_out~0, dummy_tennis, 1
instance = comp, \p1r|pos_out[3]\, p1r|pos_out[3], dummy_tennis, 1
instance = comp, \p1|Add0~13\, p1|Add0~13, dummy_tennis, 1
instance = comp, \p1|Add1~13\, p1|Add1~13, dummy_tennis, 1
instance = comp, \p1|p_out[4]~6\, p1|p_out[4]~6, dummy_tennis, 1
instance = comp, \p1r|pos_out~1\, p1r|pos_out~1, dummy_tennis, 1
instance = comp, \p1r|pos_out[4]\, p1r|pos_out[4], dummy_tennis, 1
instance = comp, \p1|p_out[1]~0\, p1|p_out[1]~0, dummy_tennis, 1
instance = comp, \p1|Add0~17\, p1|Add0~17, dummy_tennis, 1
instance = comp, \p1|Add1~17\, p1|Add1~17, dummy_tennis, 1
instance = comp, \p1|p_out[5]~7\, p1|p_out[5]~7, dummy_tennis, 1
instance = comp, \p1r|pos_out~3\, p1r|pos_out~3, dummy_tennis, 1
instance = comp, \p1r|pos_out[5]\, p1r|pos_out[5], dummy_tennis, 1
instance = comp, \p1|p_out[1]~2\, p1|p_out[1]~2, dummy_tennis, 1
instance = comp, \p1|Add0~21\, p1|Add0~21, dummy_tennis, 1
instance = comp, \p1|Add1~21\, p1|Add1~21, dummy_tennis, 1
instance = comp, \p1|p_out[6]~8\, p1|p_out[6]~8, dummy_tennis, 1
instance = comp, \p1r|pos_out[6]\, p1r|pos_out[6], dummy_tennis, 1
instance = comp, \p1|p_out[1]~10\, p1|p_out[1]~10, dummy_tennis, 1
instance = comp, \bl|Add5~29\, bl|Add5~29, dummy_tennis, 1
instance = comp, \bl|Add5~25\, bl|Add5~25, dummy_tennis, 1
instance = comp, \bl|Add5~21\, bl|Add5~21, dummy_tennis, 1
instance = comp, \bl|Add5~17\, bl|Add5~17, dummy_tennis, 1
instance = comp, \br|ball_out~2\, br|ball_out~2, dummy_tennis, 1
instance = comp, \br|ball_out[3]\, br|ball_out[3], dummy_tennis, 1
instance = comp, \bl|Add3~25\, bl|Add3~25, dummy_tennis, 1
instance = comp, \bl|Add1~25\, bl|Add1~25, dummy_tennis, 1
instance = comp, \bl|ball_out[0]~16\, bl|ball_out[0]~16, dummy_tennis, 1
instance = comp, \br|ball_out[0]\, br|ball_out[0], dummy_tennis, 1
instance = comp, \bl|Add1~17\, bl|Add1~17, dummy_tennis, 1
instance = comp, \bl|Add3~21\, bl|Add3~21, dummy_tennis, 1
instance = comp, \bl|ball_out[1]~15\, bl|ball_out[1]~15, dummy_tennis, 1
instance = comp, \br|ball_out[1]\, br|ball_out[1], dummy_tennis, 1
instance = comp, \bl|Add1~21\, bl|Add1~21, dummy_tennis, 1
instance = comp, \bl|Add3~17\, bl|Add3~17, dummy_tennis, 1
instance = comp, \bl|ball_out[2]~14\, bl|ball_out[2]~14, dummy_tennis, 1
instance = comp, \br|ball_out~5\, br|ball_out~5, dummy_tennis, 1
instance = comp, \br|ball_out[2]\, br|ball_out[2], dummy_tennis, 1
instance = comp, \bl|Add0~22\, bl|Add0~22, dummy_tennis, 1
instance = comp, \bl|Add0~17\, bl|Add0~17, dummy_tennis, 1
instance = comp, \bl|Add0~13\, bl|Add0~13, dummy_tennis, 1
instance = comp, \bl|Add0~9\, bl|Add0~9, dummy_tennis, 1
instance = comp, \bl|Add0~5\, bl|Add0~5, dummy_tennis, 1
instance = comp, \bl|Add5~1\, bl|Add5~1, dummy_tennis, 1
instance = comp, \bl|Add0~1\, bl|Add0~1, dummy_tennis, 1
instance = comp, \bl|LessThan5~0\, bl|LessThan5~0, dummy_tennis, 1
instance = comp, \br|speed_out~26\, br|speed_out~26, dummy_tennis, 1
instance = comp, \bl|LessThan2~1\, bl|LessThan2~1, dummy_tennis, 1
instance = comp, \bl|always0~14\, bl|always0~14, dummy_tennis, 1
instance = comp, \bl|always0~15\, bl|always0~15, dummy_tennis, 1
instance = comp, \bl|Add1~9\, bl|Add1~9, dummy_tennis, 1
instance = comp, \bl|Add1~13\, bl|Add1~13, dummy_tennis, 1
instance = comp, \bl|Add3~1\, bl|Add3~1, dummy_tennis, 1
instance = comp, \bl|Add3~5\, bl|Add3~5, dummy_tennis, 1
instance = comp, \bl|Add3~9\, bl|Add3~9, dummy_tennis, 1
instance = comp, \bl|Add3~13\, bl|Add3~13, dummy_tennis, 1
instance = comp, \bl|ball_out[6]~13\, bl|ball_out[6]~13, dummy_tennis, 1
instance = comp, \br|ball_out[6]\, br|ball_out[6], dummy_tennis, 1
instance = comp, \bl|LessThan2~0\, bl|LessThan2~0, dummy_tennis, 1
instance = comp, \bl|always0~17\, bl|always0~17, dummy_tennis, 1
instance = comp, \bl|always0~16\, bl|always0~16, dummy_tennis, 1
instance = comp, \bl|always0~18\, bl|always0~18, dummy_tennis, 1
instance = comp, \bl|always0~20\, bl|always0~20, dummy_tennis, 1
instance = comp, \bl|always0~21\, bl|always0~21, dummy_tennis, 1
instance = comp, \bl|Add5~13\, bl|Add5~13, dummy_tennis, 1
instance = comp, \bl|Add5~5\, bl|Add5~5, dummy_tennis, 1
instance = comp, \bl|Add5~9\, bl|Add5~9, dummy_tennis, 1
instance = comp, \bl|LessThan3~0\, bl|LessThan3~0, dummy_tennis, 1
instance = comp, \bl|always0~19\, bl|always0~19, dummy_tennis, 1
instance = comp, \bl|always0~22\, bl|always0~22, dummy_tennis, 1
instance = comp, \bl|speed_out[3]~0\, bl|speed_out[3]~0, dummy_tennis, 1
instance = comp, \br|direction_out~0\, br|direction_out~0, dummy_tennis, 1
instance = comp, \bl|LessThan5~2\, bl|LessThan5~2, dummy_tennis, 1
instance = comp, \br|direction_out~1\, br|direction_out~1, dummy_tennis, 1
instance = comp, \br|direction_out[0]\, br|direction_out[0], dummy_tennis, 1
instance = comp, \bl|Add1~1\, bl|Add1~1, dummy_tennis, 1
instance = comp, \bl|Add1~5\, bl|Add1~5, dummy_tennis, 1
instance = comp, \bl|LessThan0~0\, bl|LessThan0~0, dummy_tennis, 1
instance = comp, \br|speed_out[1]~10\, br|speed_out[1]~10, dummy_tennis, 1
instance = comp, \br|speed_out[1]~11\, br|speed_out[1]~11, dummy_tennis, 1
instance = comp, \bl|Add6~5\, bl|Add6~5, dummy_tennis, 1
instance = comp, \bl|Add6~9\, bl|Add6~9, dummy_tennis, 1
instance = comp, \bl|Add8~13\, bl|Add8~13, dummy_tennis, 1
instance = comp, \bl|Add8~17\, bl|Add8~17, dummy_tennis, 1
instance = comp, \bl|Add7~13\, bl|Add7~13, dummy_tennis, 1
instance = comp, \bl|Add7~17\, bl|Add7~17, dummy_tennis, 1
instance = comp, \br|speed_out~29\, br|speed_out~29, dummy_tennis, 1
instance = comp, \bl|LessThan3~3\, bl|LessThan3~3, dummy_tennis, 1
instance = comp, \bl|always0~24\, bl|always0~24, dummy_tennis, 1
instance = comp, \bl|always0~27\, bl|always0~27, dummy_tennis, 1
instance = comp, \bl|always0~28\, bl|always0~28, dummy_tennis, 1
instance = comp, \br|speed_out[1]~1\, br|speed_out[1]~1, dummy_tennis, 1
instance = comp, \br|speed_out[1]~42\, br|speed_out[1]~42, dummy_tennis, 1
instance = comp, \bl|Add4~2\, bl|Add4~2, dummy_tennis, 1
instance = comp, \br|speed_out[1]~2\, br|speed_out[1]~2, dummy_tennis, 1
instance = comp, \br|speed_out~28\, br|speed_out~28, dummy_tennis, 1
instance = comp, \br|speed_out[1]~8\, br|speed_out[1]~8, dummy_tennis, 1
instance = comp, \bl|Add6~13\, bl|Add6~13, dummy_tennis, 1
instance = comp, \bl|Add6~17\, bl|Add6~17, dummy_tennis, 1
instance = comp, \bl|Add6~1\, bl|Add6~1, dummy_tennis, 1
instance = comp, \br|speed_out[1]~9\, br|speed_out[1]~9, dummy_tennis, 1
instance = comp, \bl|LessThan3~1\, bl|LessThan3~1, dummy_tennis, 1
instance = comp, \bl|always0~23\, bl|always0~23, dummy_tennis, 1
instance = comp, \bl|always0~25\, bl|always0~25, dummy_tennis, 1
instance = comp, \bl|LessThan3~2\, bl|LessThan3~2, dummy_tennis, 1
instance = comp, \bl|always0~26\, bl|always0~26, dummy_tennis, 1
instance = comp, \br|speed_out[1]~0\, br|speed_out[1]~0, dummy_tennis, 1
instance = comp, \br|speed_out~27\, br|speed_out~27, dummy_tennis, 1
instance = comp, \br|speed_out~30\, br|speed_out~30, dummy_tennis, 1
instance = comp, \br|speed_out[1]~14\, br|speed_out[1]~14, dummy_tennis, 1
instance = comp, \br|speed_out[1]~15\, br|speed_out[1]~15, dummy_tennis, 1
instance = comp, \br|speed_out[1]\, br|speed_out[1], dummy_tennis, 1
instance = comp, \bl|Add7~9\, bl|Add7~9, dummy_tennis, 1
instance = comp, \bl|Add7~5\, bl|Add7~5, dummy_tennis, 1
instance = comp, \bl|Add8~9\, bl|Add8~9, dummy_tennis, 1
instance = comp, \bl|Add8~5\, bl|Add8~5, dummy_tennis, 1
instance = comp, \br|speed_out~21\, br|speed_out~21, dummy_tennis, 1
instance = comp, \br|speed_out~20\, br|speed_out~20, dummy_tennis, 1
instance = comp, \bl|Equal0~1\, bl|Equal0~1, dummy_tennis, 1
instance = comp, \bl|speed_out~2\, bl|speed_out~2, dummy_tennis, 1
instance = comp, \br|speed_out~19\, br|speed_out~19, dummy_tennis, 1
instance = comp, \br|speed_out~16\, br|speed_out~16, dummy_tennis, 1
instance = comp, \br|speed_out[3]\, br|speed_out[3], dummy_tennis, 1
instance = comp, \bl|Equal0~0\, bl|Equal0~0, dummy_tennis, 1
instance = comp, \bl|ball_out[6]~8\, bl|ball_out[6]~8, dummy_tennis, 1
instance = comp, \bl|ball_out[4]~11\, bl|ball_out[4]~11, dummy_tennis, 1
instance = comp, \br|ball_out~3\, br|ball_out~3, dummy_tennis, 1
instance = comp, \br|ball_out[4]\, br|ball_out[4], dummy_tennis, 1
instance = comp, \bl|ball_out[5]~12\, bl|ball_out[5]~12, dummy_tennis, 1
instance = comp, \br|ball_out~4\, br|ball_out~4, dummy_tennis, 1
instance = comp, \br|ball_out[5]\, br|ball_out[5], dummy_tennis, 1
instance = comp, \bl|always0~10\, bl|always0~10, dummy_tennis, 1
instance = comp, \bl|always0~11\, bl|always0~11, dummy_tennis, 1
instance = comp, \bl|LessThan6~1\, bl|LessThan6~1, dummy_tennis, 1
instance = comp, \bl|LessThan6~0\, bl|LessThan6~0, dummy_tennis, 1
instance = comp, \bl|LessThan6~3\, bl|LessThan6~3, dummy_tennis, 1
instance = comp, \bl|always0~9\, bl|always0~9, dummy_tennis, 1
instance = comp, \bl|always0~7\, bl|always0~7, dummy_tennis, 1
instance = comp, \bl|always0~8\, bl|always0~8, dummy_tennis, 1
instance = comp, \bl|always0~5\, bl|always0~5, dummy_tennis, 1
instance = comp, \bl|LessThan6~2\, bl|LessThan6~2, dummy_tennis, 1
instance = comp, \bl|always0~6\, bl|always0~6, dummy_tennis, 1
instance = comp, \bl|always0~12\, bl|always0~12, dummy_tennis, 1
instance = comp, \bl|Add9~29\, bl|Add9~29, dummy_tennis, 1
instance = comp, \bl|Add9~25\, bl|Add9~25, dummy_tennis, 1
instance = comp, \bl|Add9~21\, bl|Add9~21, dummy_tennis, 1
instance = comp, \bl|Add9~17\, bl|Add9~17, dummy_tennis, 1
instance = comp, \bl|Add9~1\, bl|Add9~1, dummy_tennis, 1
instance = comp, \bl|always0~3\, bl|always0~3, dummy_tennis, 1
instance = comp, \bl|always0~4\, bl|always0~4, dummy_tennis, 1
instance = comp, \bl|Add9~13\, bl|Add9~13, dummy_tennis, 1
instance = comp, \bl|Add9~5\, bl|Add9~5, dummy_tennis, 1
instance = comp, \bl|Add9~9\, bl|Add9~9, dummy_tennis, 1
instance = comp, \bl|always0~2\, bl|always0~2, dummy_tennis, 1
instance = comp, \bl|LessThan7~0\, bl|LessThan7~0, dummy_tennis, 1
instance = comp, \bl|always0~13\, bl|always0~13, dummy_tennis, 1
instance = comp, \bl|Add10~1\, bl|Add10~1, dummy_tennis, 1
instance = comp, \bl|Add10~13\, bl|Add10~13, dummy_tennis, 1
instance = comp, \bl|Add10~9\, bl|Add10~9, dummy_tennis, 1
instance = comp, \bl|ball_out[9]~2\, bl|ball_out[9]~2, dummy_tennis, 1
instance = comp, \br|ball_out[9]\, br|ball_out[9], dummy_tennis, 1
instance = comp, \bl|Add10~5\, bl|Add10~5, dummy_tennis, 1
instance = comp, \bl|Add10~17\, bl|Add10~17, dummy_tennis, 1
instance = comp, \bl|Add10~29\, bl|Add10~29, dummy_tennis, 1
instance = comp, \bl|ball_out[12]~7\, bl|ball_out[12]~7, dummy_tennis, 1
instance = comp, \br|ball_out[12]\, br|ball_out[12], dummy_tennis, 1
instance = comp, \bl|Add10~21\, bl|Add10~21, dummy_tennis, 1
instance = comp, \bl|ball_out[13]~5\, bl|ball_out[13]~5, dummy_tennis, 1
instance = comp, \br|ball_out~1\, br|ball_out~1, dummy_tennis, 1
instance = comp, \br|ball_out[13]\, br|ball_out[13], dummy_tennis, 1
instance = comp, \bl|always0~0\, bl|always0~0, dummy_tennis, 1
instance = comp, \bl|always0~1\, bl|always0~1, dummy_tennis, 1
instance = comp, \bl|ball_out~0\, bl|ball_out~0, dummy_tennis, 1
instance = comp, \br|ball_out[7]\, br|ball_out[7], dummy_tennis, 1
instance = comp, \bl|Equal4~1\, bl|Equal4~1, dummy_tennis, 1
instance = comp, \bl|win~0\, bl|win~0, dummy_tennis, 1
instance = comp, \bl|Add10~25\, bl|Add10~25, dummy_tennis, 1
instance = comp, \bl|ball_out[14]~6\, bl|ball_out[14]~6, dummy_tennis, 1
instance = comp, \br|ball_out[14]\, br|ball_out[14], dummy_tennis, 1
instance = comp, \bl|Equal2~0\, bl|Equal2~0, dummy_tennis, 1
instance = comp, \bl|Equal3~0\, bl|Equal3~0, dummy_tennis, 1
instance = comp, \bl|direction_out~0\, bl|direction_out~0, dummy_tennis, 1
instance = comp, \bl|direction_out~1\, bl|direction_out~1, dummy_tennis, 1
instance = comp, \br|direction_out~2\, br|direction_out~2, dummy_tennis, 1
instance = comp, \br|direction_out[1]\, br|direction_out[1], dummy_tennis, 1
instance = comp, \bl|ball_out[8]~3\, bl|ball_out[8]~3, dummy_tennis, 1
instance = comp, \br|ball_out[8]\, br|ball_out[8], dummy_tennis, 1
instance = comp, \bl|Equal2~1\, bl|Equal2~1, dummy_tennis, 1
instance = comp, \bl|ball_out[10]~1\, bl|ball_out[10]~1, dummy_tennis, 1
instance = comp, \br|ball_out[10]\, br|ball_out[10], dummy_tennis, 1
instance = comp, \bl|Equal4~0\, bl|Equal4~0, dummy_tennis, 1
instance = comp, \bl|win~1\, bl|win~1, dummy_tennis, 1
instance = comp, \bl|win~2\, bl|win~2, dummy_tennis, 1
instance = comp, \bl|ball_out[11]~4\, bl|ball_out[11]~4, dummy_tennis, 1
instance = comp, \br|ball_out~0\, br|ball_out~0, dummy_tennis, 1
instance = comp, \br|ball_out[11]\, br|ball_out[11], dummy_tennis, 1
instance = comp, \bl|Equal1~0\, bl|Equal1~0, dummy_tennis, 1
instance = comp, \bl|Equal1~1\, bl|Equal1~1, dummy_tennis, 1
instance = comp, \br|speed_out[1]~5\, br|speed_out[1]~5, dummy_tennis, 1
instance = comp, \br|speed_out[1]~4\, br|speed_out[1]~4, dummy_tennis, 1
instance = comp, \br|speed_out[1]~3\, br|speed_out[1]~3, dummy_tennis, 1
instance = comp, \br|speed_out[1]~6\, br|speed_out[1]~6, dummy_tennis, 1
instance = comp, \br|speed_out~22\, br|speed_out~22, dummy_tennis, 1
instance = comp, \br|speed_out~23\, br|speed_out~23, dummy_tennis, 1
instance = comp, \bl|Add4~1\, bl|Add4~1, dummy_tennis, 1
instance = comp, \br|speed_out~17\, br|speed_out~17, dummy_tennis, 1
instance = comp, \br|speed_out~18\, br|speed_out~18, dummy_tennis, 1
instance = comp, \br|speed_out[2]\, br|speed_out[2], dummy_tennis, 1
instance = comp, \bl|LessThan5~1\, bl|LessThan5~1, dummy_tennis, 1
instance = comp, \br|speed_out[1]~7\, br|speed_out[1]~7, dummy_tennis, 1
instance = comp, \br|speed_out~25\, br|speed_out~25, dummy_tennis, 1
instance = comp, \br|speed_out~24\, br|speed_out~24, dummy_tennis, 1
instance = comp, \br|speed_out~34\, br|speed_out~34, dummy_tennis, 1
instance = comp, \br|speed_out[0]\, br|speed_out[0], dummy_tennis, 1
instance = comp, \bl|LessThan1~0\, bl|LessThan1~0, dummy_tennis, 1
instance = comp, \bl|LessThan1~1\, bl|LessThan1~1, dummy_tennis, 1
instance = comp, \bl|Add4~0\, bl|Add4~0, dummy_tennis, 1
instance = comp, \br|speed_out~13\, br|speed_out~13, dummy_tennis, 1
instance = comp, \bl|Add8~1\, bl|Add8~1, dummy_tennis, 1
instance = comp, \bl|Add7~1\, bl|Add7~1, dummy_tennis, 1
instance = comp, \br|speed_out~12\, br|speed_out~12, dummy_tennis, 1
instance = comp, \br|speed_out~38\, br|speed_out~38, dummy_tennis, 1
instance = comp, \br|speed_out[4]\, br|speed_out[4], dummy_tennis, 1
instance = comp, \bl|speed_out~1\, bl|speed_out~1, dummy_tennis, 1
instance = comp, \bl|ball_out[6]~9\, bl|ball_out[6]~9, dummy_tennis, 1
instance = comp, \bl|ball_out[3]~10\, bl|ball_out[3]~10, dummy_tennis, 1
instance = comp, \dm|local_ball_p[3]\, dm|local_ball_p[3], dummy_tennis, 1
instance = comp, \dm|Add6~25\, dm|Add6~25, dummy_tennis, 1
instance = comp, \dm|Add6~13\, dm|Add6~13, dummy_tennis, 1
instance = comp, \dm|Add6~9\, dm|Add6~9, dummy_tennis, 1
instance = comp, \dm|local_m_y[4]\, dm|local_m_y[4], dummy_tennis, 1
instance = comp, \dm|local_ball_p[2]\, dm|local_ball_p[2], dummy_tennis, 1
instance = comp, \dm|Add2~25\, dm|Add2~25, dummy_tennis, 1
instance = comp, \dm|local_p1_y[0]~0\, dm|local_p1_y[0]~0, dummy_tennis, 1
instance = comp, \dm|Add1~2\, dm|Add1~2, dummy_tennis, 1
instance = comp, \dm|local_ball_p[5]\, dm|local_ball_p[5], dummy_tennis, 1
instance = comp, \dm|Add0~9\, dm|Add0~9, dummy_tennis, 1
instance = comp, \dm|Add0~5\, dm|Add0~5, dummy_tennis, 1
instance = comp, \dm|Add2~17\, dm|Add2~17, dummy_tennis, 1
instance = comp, \dm|Add2~13\, dm|Add2~13, dummy_tennis, 1
instance = comp, \dm|local_p1_y[3]\, dm|local_p1_y[3], dummy_tennis, 1
instance = comp, \dm|Add2~9\, dm|Add2~9, dummy_tennis, 1
instance = comp, \dm|local_p1_y[4]\, dm|local_p1_y[4], dummy_tennis, 1
instance = comp, \dm|Add2~5\, dm|Add2~5, dummy_tennis, 1
instance = comp, \dm|local_p1_y[5]\, dm|local_p1_y[5], dummy_tennis, 1
instance = comp, \dm|Add6~5\, dm|Add6~5, dummy_tennis, 1
instance = comp, \dm|local_m_y[5]\, dm|local_m_y[5], dummy_tennis, 1
instance = comp, \dm|yout~7\, dm|yout~7, dummy_tennis, 1
instance = comp, \dm|yout~8\, dm|yout~8, dummy_tennis, 1
instance = comp, \dm|Add3~0\, dm|Add3~0, dummy_tennis, 1
instance = comp, \dm|LessThan3~4\, dm|LessThan3~4, dummy_tennis, 1
instance = comp, \dm|LessThan3~0\, dm|LessThan3~0, dummy_tennis, 1
instance = comp, \dm|local_ball_p[1]\, dm|local_ball_p[1], dummy_tennis, 1
instance = comp, \dm|local_ball_p[0]\, dm|local_ball_p[0], dummy_tennis, 1
instance = comp, \dm|Add0~25\, dm|Add0~25, dummy_tennis, 1
instance = comp, \dm|yout~17\, dm|yout~17, dummy_tennis, 1
instance = comp, \dm|yout~18\, dm|yout~18, dummy_tennis, 1
instance = comp, \dm|yout[0]\, dm|yout[0], dummy_tennis, 1
instance = comp, \dm|Add0~21\, dm|Add0~21, dummy_tennis, 1
instance = comp, \dm|yout~15\, dm|yout~15, dummy_tennis, 1
instance = comp, \dm|yout~16\, dm|yout~16, dummy_tennis, 1
instance = comp, \dm|yout[1]\, dm|yout[1], dummy_tennis, 1
instance = comp, \dm|LessThan3~2\, dm|LessThan3~2, dummy_tennis, 1
instance = comp, \dm|LessThan3~1\, dm|LessThan3~1, dummy_tennis, 1
instance = comp, \dm|LessThan3~3\, dm|LessThan3~3, dummy_tennis, 1
instance = comp, \dm|yout[4]~23\, dm|yout[4]~23, dummy_tennis, 1
instance = comp, \dm|LessThan2~2\, dm|LessThan2~2, dummy_tennis, 1
instance = comp, \dm|Add1~1\, dm|Add1~1, dummy_tennis, 1
instance = comp, \dm|LessThan2~0\, dm|LessThan2~0, dummy_tennis, 1
instance = comp, \dm|LessThan2~1\, dm|LessThan2~1, dummy_tennis, 1
instance = comp, \dm|LessThan2~3\, dm|LessThan2~3, dummy_tennis, 1
instance = comp, \dm|LessThan2~4\, dm|LessThan2~4, dummy_tennis, 1
instance = comp, \VGA|LessThan3~0\, VGA|LessThan3~0, dummy_tennis, 1
instance = comp, \dm|local_ball_p[7]\, dm|local_ball_p[7], dummy_tennis, 1
instance = comp, \dm|Add7~13\, dm|Add7~13, dummy_tennis, 1
instance = comp, \dm|yout[4]~0\, dm|yout[4]~0, dummy_tennis, 1
instance = comp, \dm|xout~4\, dm|xout~4, dummy_tennis, 1
instance = comp, \dm|xout[5]~1\, dm|xout[5]~1, dummy_tennis, 1
instance = comp, \dm|xout[0]\, dm|xout[0], dummy_tennis, 1
instance = comp, \dm|Add7~17\, dm|Add7~17, dummy_tennis, 1
instance = comp, \dm|local_ball_p[8]\, dm|local_ball_p[8], dummy_tennis, 1
instance = comp, \dm|xout~5\, dm|xout~5, dummy_tennis, 1
instance = comp, \dm|xout[1]\, dm|xout[1], dummy_tennis, 1
instance = comp, \dm|local_ball_p[12]\, dm|local_ball_p[12], dummy_tennis, 1
instance = comp, \dm|local_ball_p[10]\, dm|local_ball_p[10], dummy_tennis, 1
instance = comp, \dm|local_ball_p[9]\, dm|local_ball_p[9], dummy_tennis, 1
instance = comp, \dm|Add7~21\, dm|Add7~21, dummy_tennis, 1
instance = comp, \dm|xout~6\, dm|xout~6, dummy_tennis, 1
instance = comp, \dm|xout[2]\, dm|xout[2], dummy_tennis, 1
instance = comp, \dm|Add7~25\, dm|Add7~25, dummy_tennis, 1
instance = comp, \dm|xout~7\, dm|xout~7, dummy_tennis, 1
instance = comp, \dm|xout[3]\, dm|xout[3], dummy_tennis, 1
instance = comp, \dm|Add7~29\, dm|Add7~29, dummy_tennis, 1
instance = comp, \dm|local_ball_p[11]\, dm|local_ball_p[11], dummy_tennis, 1
instance = comp, \dm|xout~8\, dm|xout~8, dummy_tennis, 1
instance = comp, \dm|xout[4]\, dm|xout[4], dummy_tennis, 1
instance = comp, \dm|Add7~9\, dm|Add7~9, dummy_tennis, 1
instance = comp, \dm|xout~3\, dm|xout~3, dummy_tennis, 1
instance = comp, \dm|xout[5]\, dm|xout[5], dummy_tennis, 1
instance = comp, \dm|LessThan6~0\, dm|LessThan6~0, dummy_tennis, 1
instance = comp, \dm|Add7~5\, dm|Add7~5, dummy_tennis, 1
instance = comp, \dm|Add7~1\, dm|Add7~1, dummy_tennis, 1
instance = comp, \dm|local_ball_p[14]\, dm|local_ball_p[14], dummy_tennis, 1
instance = comp, \dm|xout~0\, dm|xout~0, dummy_tennis, 1
instance = comp, \dm|xout[7]\, dm|xout[7], dummy_tennis, 1
instance = comp, \dm|xout[5]~9\, dm|xout[5]~9, dummy_tennis, 1
instance = comp, \dm|local_ball_p[13]\, dm|local_ball_p[13], dummy_tennis, 1
instance = comp, \dm|xout~2\, dm|xout~2, dummy_tennis, 1
instance = comp, \dm|xout[6]\, dm|xout[6], dummy_tennis, 1
instance = comp, \dm|yout[4]~5\, dm|yout[4]~5, dummy_tennis, 1
instance = comp, \dm|Add1~0\, dm|Add1~0, dummy_tennis, 1
instance = comp, \dm|yout[4]~6\, dm|yout[4]~6, dummy_tennis, 1
instance = comp, \dm|yout[4]~19\, dm|yout[4]~19, dummy_tennis, 1
instance = comp, \dm|yout[5]\, dm|yout[5], dummy_tennis, 1
instance = comp, \dm|LessThan2~5\, dm|LessThan2~5, dummy_tennis, 1
instance = comp, \dm|local_p1_y[0]~1\, dm|local_p1_y[0]~1, dummy_tennis, 1
instance = comp, \dm|local_p1_y[0]\, dm|local_p1_y[0], dummy_tennis, 1
instance = comp, \dm|Add2~21\, dm|Add2~21, dummy_tennis, 1
instance = comp, \dm|local_p1_y[1]\, dm|local_p1_y[1], dummy_tennis, 1
instance = comp, \dm|local_p1_y[2]\, dm|local_p1_y[2], dummy_tennis, 1
instance = comp, \dm|Add0~17\, dm|Add0~17, dummy_tennis, 1
instance = comp, \dm|yout~13\, dm|yout~13, dummy_tennis, 1
instance = comp, \dm|yout~14\, dm|yout~14, dummy_tennis, 1
instance = comp, \dm|yout[2]\, dm|yout[2], dummy_tennis, 1
instance = comp, \dm|Add0~13\, dm|Add0~13, dummy_tennis, 1
instance = comp, \dm|yout~9\, dm|yout~9, dummy_tennis, 1
instance = comp, \dm|local_ball_p[4]\, dm|local_ball_p[4], dummy_tennis, 1
instance = comp, \dm|yout~10\, dm|yout~10, dummy_tennis, 1
instance = comp, \dm|yout[4]\, dm|yout[4], dummy_tennis, 1
instance = comp, \dm|LessThan5~0\, dm|LessThan5~0, dummy_tennis, 1
instance = comp, \dm|LessThan5~1\, dm|LessThan5~1, dummy_tennis, 1
instance = comp, \dm|local_m_y[5]~0\, dm|local_m_y[5]~0, dummy_tennis, 1
instance = comp, \dm|local_m_y[0]\, dm|local_m_y[0], dummy_tennis, 1
instance = comp, \dm|Add6~21\, dm|Add6~21, dummy_tennis, 1
instance = comp, \dm|local_m_y[1]\, dm|local_m_y[1], dummy_tennis, 1
instance = comp, \dm|Add6~17\, dm|Add6~17, dummy_tennis, 1
instance = comp, \dm|local_m_y[2]\, dm|local_m_y[2], dummy_tennis, 1
instance = comp, \dm|local_m_y[3]~feeder\, dm|local_m_y[3]~feeder, dummy_tennis, 1
instance = comp, \dm|local_m_y[3]\, dm|local_m_y[3], dummy_tennis, 1
instance = comp, \dm|yout~11\, dm|yout~11, dummy_tennis, 1
instance = comp, \dm|yout~12\, dm|yout~12, dummy_tennis, 1
instance = comp, \dm|yout[3]\, dm|yout[3], dummy_tennis, 1
instance = comp, \dm|LessThan3~6\, dm|LessThan3~6, dummy_tennis, 1
instance = comp, \dm|LessThan3~5\, dm|LessThan3~5, dummy_tennis, 1
instance = comp, \dm|LessThan3~7\, dm|LessThan3~7, dummy_tennis, 1
instance = comp, \dm|LessThan3~9\, dm|LessThan3~9, dummy_tennis, 1
instance = comp, \dm|done~2\, dm|done~2, dummy_tennis, 1
instance = comp, \dm|LessThan2~7\, dm|LessThan2~7, dummy_tennis, 1
instance = comp, \dm|LessThan2~6\, dm|LessThan2~6, dummy_tennis, 1
instance = comp, \dm|done~0\, dm|done~0, dummy_tennis, 1
instance = comp, \dm|done~1\, dm|done~1, dummy_tennis, 1
instance = comp, \dm|done~4\, dm|done~4, dummy_tennis, 1
instance = comp, \dm|done~3\, dm|done~3, dummy_tennis, 1
instance = comp, \dm|done\, dm|done, dummy_tennis, 1
instance = comp, \dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0\, dc|next_state.S_PREPARE_DRAW_MIDDLE_BAR~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR\, dc|current_state.S_PREPARE_DRAW_MIDDLE_BAR, dummy_tennis, 1
instance = comp, \dc|current_state.S_DRAW_MIDDLE_BAR\, dc|current_state.S_DRAW_MIDDLE_BAR, dummy_tennis, 1
instance = comp, \dc|Selector6~0\, dc|Selector6~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE\, dc|current_state.S_DRAW_MIDDLE_BAR~DUPLICATE, dummy_tennis, 1
instance = comp, \dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0\, dc|next_state.S_PREPARE_DRAW_BOTTOM_BAR~0, dummy_tennis, 1
instance = comp, \dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR\, dc|current_state.S_PREPARE_DRAW_BOTTOM_BAR, dummy_tennis, 1
instance = comp, \dc|WideOr10\, dc|WideOr10, dummy_tennis, 1
instance = comp, \dm|local_p2_y[0]~0\, dm|local_p2_y[0]~0, dummy_tennis, 1
instance = comp, \dm|local_p2_y[0]~1\, dm|local_p2_y[0]~1, dummy_tennis, 1
instance = comp, \dm|local_p2_y[0]\, dm|local_p2_y[0], dummy_tennis, 1
instance = comp, \dm|Add4~21\, dm|Add4~21, dummy_tennis, 1
instance = comp, \dm|local_p2_y[1]\, dm|local_p2_y[1], dummy_tennis, 1
instance = comp, \dm|Add4~17\, dm|Add4~17, dummy_tennis, 1
instance = comp, \dm|local_p2_y[2]\, dm|local_p2_y[2], dummy_tennis, 1
instance = comp, \dm|Add4~13\, dm|Add4~13, dummy_tennis, 1
instance = comp, \dm|local_p2_y[3]\, dm|local_p2_y[3], dummy_tennis, 1
instance = comp, \dm|Add4~9\, dm|Add4~9, dummy_tennis, 1
instance = comp, \dm|local_p2_y[4]\, dm|local_p2_y[4], dummy_tennis, 1
instance = comp, \dm|Add4~5\, dm|Add4~5, dummy_tennis, 1
instance = comp, \dm|local_p2_y[5]\, dm|local_p2_y[5], dummy_tennis, 1
instance = comp, \dm|Add4~1\, dm|Add4~1, dummy_tennis, 1
instance = comp, \dm|local_p2_y[6]\, dm|local_p2_y[6], dummy_tennis, 1
instance = comp, \dm|local_ball_p[6]\, dm|local_ball_p[6], dummy_tennis, 1
instance = comp, \dm|Add0~1\, dm|Add0~1, dummy_tennis, 1
instance = comp, \dm|Add2~1\, dm|Add2~1, dummy_tennis, 1
instance = comp, \dm|local_p1_y[6]\, dm|local_p1_y[6], dummy_tennis, 1
instance = comp, \dm|Add6~1\, dm|Add6~1, dummy_tennis, 1
instance = comp, \dm|local_m_y[6]\, dm|local_m_y[6], dummy_tennis, 1
instance = comp, \dm|yout~3\, dm|yout~3, dummy_tennis, 1
instance = comp, \dm|yout~4\, dm|yout~4, dummy_tennis, 1
instance = comp, \dm|yout[6]\, dm|yout[6], dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~9\, VGA|user_input_translator|Add1~9, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~13\, VGA|user_input_translator|Add1~13, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~17\, VGA|user_input_translator|Add1~17, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~21\, VGA|user_input_translator|Add1~21, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~25\, VGA|user_input_translator|Add1~25, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~29\, VGA|user_input_translator|Add1~29, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~33\, VGA|user_input_translator|Add1~33, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~37\, VGA|user_input_translator|Add1~37, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~5\, VGA|user_input_translator|Add1~5, dummy_tennis, 1
instance = comp, \VGA|user_input_translator|Add1~1\, VGA|user_input_translator|Add1~1, dummy_tennis, 1
instance = comp, \VGA|valid_160x120~0\, VGA|valid_160x120~0, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\, VGA|VideoMemory|auto_generated|decode2|w_anode118w[2], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\, VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2], dummy_tennis, 1
instance = comp, \dc|WideOr11\, dc|WideOr11, dummy_tennis, 1
instance = comp, \dc|colour[2]\, dc|colour[2], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a5\, VGA|VideoMemory|auto_generated|ram_block1a5, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\, VGA|VideoMemory|auto_generated|decode2|w_anode126w[2], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\, VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2], dummy_tennis, 1
instance = comp, \dc|colour[1]\, dc|colour[1], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a7\, VGA|VideoMemory|auto_generated|ram_block1a7, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\, VGA|VideoMemory|auto_generated|decode2|w_anode105w[2], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\, VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a2\, VGA|VideoMemory|auto_generated|ram_block1a2, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[0]\, VGA|VideoMemory|auto_generated|address_reg_b[0], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder\, VGA|VideoMemory|auto_generated|out_address_reg_b[0]~feeder, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE\, VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\, VGA|VideoMemory|auto_generated|mux3|result_node[2]~0, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0]\, VGA|VideoMemory|auto_generated|out_address_reg_b[0], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a4\, VGA|VideoMemory|auto_generated|ram_block1a4, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a1\, VGA|VideoMemory|auto_generated|ram_block1a1, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\, VGA|VideoMemory|auto_generated|mux3|result_node[1]~1, dummy_tennis, 1
instance = comp, \dc|WideOr14\, dc|WideOr14, dummy_tennis, 1
instance = comp, \dc|colour[0]\, dc|colour[0], dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a3\, VGA|VideoMemory|auto_generated|ram_block1a3, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a0\, VGA|VideoMemory|auto_generated|ram_block1a0, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a6\, VGA|VideoMemory|auto_generated|ram_block1a6, dummy_tennis, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\, VGA|VideoMemory|auto_generated|mux3|result_node[0]~2, dummy_tennis, 1
instance = comp, \sd|sc|p2_score~5\, sd|sc|p2_score~5, dummy_tennis, 1
instance = comp, \sd|sc|p2_score[2]~2\, sd|sc|p2_score[2]~2, dummy_tennis, 1
instance = comp, \sd|sc|p2_score[0]\, sd|sc|p2_score[0], dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]~1\, sd|sc|p1_score[0]~1, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]~6\, sd|sc|p1_score[0]~6, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]~0\, sd|sc|p1_score[0]~0, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[1]~3\, sd|sc|p1_score[1]~3, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[1]\, sd|sc|p1_score[1], dummy_tennis, 1
instance = comp, \sd|sc|p1_score[2]~4\, sd|sc|p1_score[2]~4, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[2]\, sd|sc|p1_score[2], dummy_tennis, 1
instance = comp, \sd|sc|p1_score[3]~2\, sd|sc|p1_score[3]~2, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[3]\, sd|sc|p1_score[3], dummy_tennis, 1
instance = comp, \sd|h3|ss_out[0]~0\, sd|h3|ss_out[0]~0, dummy_tennis, 1
instance = comp, \sd|sc|p2_score~3\, sd|sc|p2_score~3, dummy_tennis, 1
instance = comp, \sd|sc|p2_score[1]\, sd|sc|p2_score[1], dummy_tennis, 1
instance = comp, \sd|sc|p2_score~0\, sd|sc|p2_score~0, dummy_tennis, 1
instance = comp, \sd|sc|p2_score~4\, sd|sc|p2_score~4, dummy_tennis, 1
instance = comp, \sd|sc|p2_score[2]\, sd|sc|p2_score[2], dummy_tennis, 1
instance = comp, \sd|sc|p2_score~1\, sd|sc|p2_score~1, dummy_tennis, 1
instance = comp, \sd|sc|p2_score[3]\, sd|sc|p2_score[3], dummy_tennis, 1
instance = comp, \sd|h1|ss_out[0]~0\, sd|h1|ss_out[0]~0, dummy_tennis, 1
instance = comp, \sd|sc|winner[0]~1\, sd|sc|winner[0]~1, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]~8\, sd|sc|p1_score[0]~8, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]~7\, sd|sc|p1_score[0]~7, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]~5\, sd|sc|p1_score[0]~5, dummy_tennis, 1
instance = comp, \sd|sc|p1_score[0]\, sd|sc|p1_score[0], dummy_tennis, 1
instance = comp, \sd|sc|winner~0\, sd|sc|winner~0, dummy_tennis, 1
instance = comp, \sd|sc|winner[0]~2\, sd|sc|winner[0]~2, dummy_tennis, 1
instance = comp, \sd|sc|winner[0]\, sd|sc|winner[0], dummy_tennis, 1
instance = comp, \sd|sc|winner~3\, sd|sc|winner~3, dummy_tennis, 1
instance = comp, \sd|sc|winner[1]\, sd|sc|winner[1], dummy_tennis, 1
instance = comp, \sd|h5|Decoder0~0\, sd|h5|Decoder0~0, dummy_tennis, 1
instance = comp, \sd|h5|Decoder0~1\, sd|h5|Decoder0~1, dummy_tennis, 1
instance = comp, \sd|h5|Decoder0~2\, sd|h5|Decoder0~2, dummy_tennis, 1
instance = comp, \sd|h2|WideOr4~0\, sd|h2|WideOr4~0, dummy_tennis, 1
instance = comp, \sd|h2|ss_out[1]~0\, sd|h2|ss_out[1]~0, dummy_tennis, 1
instance = comp, \sd|h3|Decoder0~0\, sd|h3|Decoder0~0, dummy_tennis, 1
instance = comp, \sd|h2|WideOr3~0\, sd|h2|WideOr3~0, dummy_tennis, 1
instance = comp, \sd|h2|WideOr2~0\, sd|h2|WideOr2~0, dummy_tennis, 1
instance = comp, \sd|h2|WideOr1~0\, sd|h2|WideOr1~0, dummy_tennis, 1
instance = comp, \sd|h2|WideOr0~0\, sd|h2|WideOr0~0, dummy_tennis, 1
instance = comp, \sd|h0|WideOr4~0\, sd|h0|WideOr4~0, dummy_tennis, 1
instance = comp, \sd|h0|ss_out[1]~0\, sd|h0|ss_out[1]~0, dummy_tennis, 1
instance = comp, \sd|h1|Decoder0~0\, sd|h1|Decoder0~0, dummy_tennis, 1
instance = comp, \sd|h0|WideOr3~0\, sd|h0|WideOr3~0, dummy_tennis, 1
instance = comp, \sd|h0|WideOr2~0\, sd|h0|WideOr2~0, dummy_tennis, 1
instance = comp, \sd|h0|WideOr1~0\, sd|h0|WideOr1~0, dummy_tennis, 1
instance = comp, \sd|h0|WideOr0~0\, sd|h0|WideOr0~0, dummy_tennis, 1
instance = comp, \CLOCK2_50~input\, CLOCK2_50~input, dummy_tennis, 1
instance = comp, \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT\, sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_REFCLK_SELECT, dummy_tennis, 1
instance = comp, \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL\, sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~FRACTIONAL_PLL, dummy_tennis, 1
instance = comp, \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG\, sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_RECONFIG, dummy_tennis, 1
instance = comp, \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\, sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER, dummy_tennis, 1
instance = comp, \sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0\, sm|my_clock_gen|DE_Clock_Generator_Audio|auto_generated|clk[0]~CLKENA0, dummy_tennis, 1
instance = comp, \AUD_DACLRCK~input\, AUD_DACLRCK~input, dummy_tennis, 1
instance = comp, \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder\, sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk~feeder, dummy_tennis, 1
instance = comp, \sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk\, sm|codec|DAC_Left_Right_Clock_Edges|cur_test_clk, dummy_tennis, 1
instance = comp, \sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk\, sm|codec|DAC_Left_Right_Clock_Edges|last_test_clk, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_was_read~0\, sm|codec|Audio_Out_Serializer|left_channel_was_read~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_was_read\, sm|codec|Audio_Out_Serializer|left_channel_was_read, dummy_tennis, 1
instance = comp, \sm|codec|done_dac_channel_sync~0\, sm|codec|done_dac_channel_sync~0, dummy_tennis, 1
instance = comp, \sm|codec|done_dac_channel_sync\, sm|codec|done_dac_channel_sync, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|read_right_channel~0\, sm|codec|Audio_Out_Serializer|read_right_channel~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~9\, sm|codec|Audio_Out_Serializer|Add1~9, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[0]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~5\, sm|codec|Audio_Out_Serializer|Add1~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~1\, sm|codec|Audio_Out_Serializer|Add1~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~29\, sm|codec|Audio_Out_Serializer|Add1~29, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~25\, sm|codec|Audio_Out_Serializer|Add1~25, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~21\, sm|codec|Audio_Out_Serializer|Add1~21, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~17\, sm|codec|Audio_Out_Serializer|Add1~17, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add1~13\, sm|codec|Audio_Out_Serializer|Add1~13, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[7]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[7], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[6]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[4]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[5]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[3]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[3], dummy_tennis, 1
instance = comp, \sm|codec|Equal3~0\, sm|codec|Equal3~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[2]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[1]\, sm|codec|Audio_Out_Serializer|right_channel_fifo_write_space[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|full_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|comb~1\, sm|codec|Audio_Out_Serializer|comb~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~13\, sm|codec|Audio_Out_Serializer|Add0~13, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[0]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~9\, sm|codec|Audio_Out_Serializer|Add0~9, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~5\, sm|codec|Audio_Out_Serializer|Add0~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[2]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~1\, sm|codec|Audio_Out_Serializer|Add0~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[3]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[1]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~29\, sm|codec|Audio_Out_Serializer|Add0~29, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~25\, sm|codec|Audio_Out_Serializer|Add0~25, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[5]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~21\, sm|codec|Audio_Out_Serializer|Add0~21, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[6]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Add0~17\, sm|codec|Audio_Out_Serializer|Add0~17, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[7]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[7], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[4]\, sm|codec|Audio_Out_Serializer|left_channel_fifo_write_space[4], dummy_tennis, 1
instance = comp, \sm|codec|Equal2~0\, sm|codec|Equal2~0, dummy_tennis, 1
instance = comp, \sm|codec|Equal2~1\, sm|codec|Equal2~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|comb~0\, sm|codec|Audio_Out_Serializer|comb~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|comb~2\, sm|codec|Audio_Out_Serializer|comb~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_0_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|_~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_2~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_2_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_will_be_1~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|usedw_is_1_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|empty_dff, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|read_left_channel\, sm|codec|Audio_Out_Serializer|read_left_channel, dummy_tennis, 1
instance = comp, \bl|noise~0\, bl|noise~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, dummy_tennis, 1
instance = comp, \sm|sc|Add0~25\, sm|sc|Add0~25, dummy_tennis, 1
instance = comp, \sm|sc|counter[7]~0\, sm|sc|counter[7]~0, dummy_tennis, 1
instance = comp, \sm|sc|counter[7]~1\, sm|sc|counter[7]~1, dummy_tennis, 1
instance = comp, \sm|sc|counter[7]~2\, sm|sc|counter[7]~2, dummy_tennis, 1
instance = comp, \sm|sc|counter[0]\, sm|sc|counter[0], dummy_tennis, 1
instance = comp, \sm|sc|Add0~29\, sm|sc|Add0~29, dummy_tennis, 1
instance = comp, \sm|sc|counter[1]\, sm|sc|counter[1], dummy_tennis, 1
instance = comp, \sm|sc|Add0~33\, sm|sc|Add0~33, dummy_tennis, 1
instance = comp, \sm|sc|counter[2]\, sm|sc|counter[2], dummy_tennis, 1
instance = comp, \sm|sc|Add0~1\, sm|sc|Add0~1, dummy_tennis, 1
instance = comp, \sm|sc|counter[3]\, sm|sc|counter[3], dummy_tennis, 1
instance = comp, \sm|sc|Add0~5\, sm|sc|Add0~5, dummy_tennis, 1
instance = comp, \sm|sc|counter[4]\, sm|sc|counter[4], dummy_tennis, 1
instance = comp, \sm|sc|Add0~9\, sm|sc|Add0~9, dummy_tennis, 1
instance = comp, \sm|sc|counter[5]\, sm|sc|counter[5], dummy_tennis, 1
instance = comp, \sm|sc|Add0~13\, sm|sc|Add0~13, dummy_tennis, 1
instance = comp, \sm|sc|counter[6]\, sm|sc|counter[6], dummy_tennis, 1
instance = comp, \sm|sc|Add0~17\, sm|sc|Add0~17, dummy_tennis, 1
instance = comp, \sm|sc|counter[7]\, sm|sc|counter[7], dummy_tennis, 1
instance = comp, \sm|sc|Add0~21\, sm|sc|Add0~21, dummy_tennis, 1
instance = comp, \sm|sc|counter[8]\, sm|sc|counter[8], dummy_tennis, 1
instance = comp, \sm|sc|Equal0~0\, sm|sc|Equal0~0, dummy_tennis, 1
instance = comp, \sm|sc|Equal0~1\, sm|sc|Equal0~1, dummy_tennis, 1
instance = comp, \sm|sc|next_state~0\, sm|sc|next_state~0, dummy_tennis, 1
instance = comp, \sm|sc|current_state\, sm|sc|current_state, dummy_tennis, 1
instance = comp, \sm|sc|writedata_right[16]~1\, sm|sc|writedata_right[16]~1, dummy_tennis, 1
instance = comp, \sm|sc|writedata_right[23]~0\, sm|sc|writedata_right[23]~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\, sm|codec|Audio_Out_Serializer|Audio_Out_Right_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_comb_bita6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_lsb, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[0]~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|_~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[0], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[1]~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[2]~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[3]~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[4]~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[5]~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_comb_bita5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|rd_ptr_msb|counter_reg_bit[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]~6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6]\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|low_addressa[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|ram_read_address[6]~6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0\, sm|codec|Audio_Out_Serializer|Audio_Out_Left_Channel_FIFO|Sync_FIFO|auto_generated|dpfifo|FIFOram|ram_block1a0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|always4~0\, sm|codec|Audio_Out_Serializer|always4~0, dummy_tennis, 1
instance = comp, \AUD_BCLK~input\, AUD_BCLK~input, dummy_tennis, 1
instance = comp, \sm|codec|Bit_Clock_Edges|cur_test_clk~feeder\, sm|codec|Bit_Clock_Edges|cur_test_clk~feeder, dummy_tennis, 1
instance = comp, \sm|codec|Bit_Clock_Edges|cur_test_clk\, sm|codec|Bit_Clock_Edges|cur_test_clk, dummy_tennis, 1
instance = comp, \sm|codec|Bit_Clock_Edges|last_test_clk\, sm|codec|Bit_Clock_Edges|last_test_clk, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~2, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~26\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~26, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~27\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~27, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[1]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[1], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~25\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~25, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~1, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]~3, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[2]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[2], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~24\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~24, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[3]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[3], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~23\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~23, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[4]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[4], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~22\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~22, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[5]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[5], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~21\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~21, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[6]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[6], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~20\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~20, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[7]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[7], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~19\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~19, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[8]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[8], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~18\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~18, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[9]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[9], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~17\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~17, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[10]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[10], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~16\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~16, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[11]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[11], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~15\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~15, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[12]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[12], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~14\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~14, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[13]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[13], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~13\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~13, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[14]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[14], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~12\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~12, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[15]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[15], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~11\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~11, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[16]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[16], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~10\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~10, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[17]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[17], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~9\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~9, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[18]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[18], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~8\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~8, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[19]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[19], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~7\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~7, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[20]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[20], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~6\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~6, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[21]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[21], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~5\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~5, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[22]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[22], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~4\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~4, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[23]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[23], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg~0\, sm|codec|Audio_Out_Serializer|data_out_shift_reg~0, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|data_out_shift_reg[24]\, sm|codec|Audio_Out_Serializer|data_out_shift_reg[24], dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder\, sm|codec|Audio_Out_Serializer|serial_audio_out_data~feeder, dummy_tennis, 1
instance = comp, \sm|codec|Audio_Out_Serializer|serial_audio_out_data\, sm|codec|Audio_Out_Serializer|serial_audio_out_data, dummy_tennis, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, dummy_tennis, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, dummy_tennis, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, dummy_tennis, 1
instance = comp, \SW[1]~input\, SW[1]~input, dummy_tennis, 1
instance = comp, \SW[2]~input\, SW[2]~input, dummy_tennis, 1
instance = comp, \SW[3]~input\, SW[3]~input, dummy_tennis, 1
instance = comp, \SW[4]~input\, SW[4]~input, dummy_tennis, 1
instance = comp, \SW[6]~input\, SW[6]~input, dummy_tennis, 1
instance = comp, \SW[7]~input\, SW[7]~input, dummy_tennis, 1
instance = comp, \SW[8]~input\, SW[8]~input, dummy_tennis, 1
instance = comp, \AUD_ADCLRCK~input\, AUD_ADCLRCK~input, dummy_tennis, 1
instance = comp, \AUD_ADCDAT~input\, AUD_ADCDAT~input, dummy_tennis, 1
instance = comp, \FPGA_I2C_SDAT~input\, FPGA_I2C_SDAT~input, dummy_tennis, 1
