Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2_isim_beh.exe -prj F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2_beh.prj work.Dlock2 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity dlock2
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable F:/SCHOOL WORK/2015-2016/Digital Design Lab/BicycleLock/Dlock2_isim_beh.exe
Fuse Memory Usage: 28208 KB
Fuse CPU Usage: 390 ms
