Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: Too many words specified in data file D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/RegData.txt
WARNING: Too many words specified in data file D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/MemData.txt
$stop called at time : 583 ns : File "D:/CODE/Verilog/LittleCPU/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/testbench.v" Line 34
