# Reading D:/MentorGraphics/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.1b Apr 26 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {mem_testbench.fdo} 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module ram
# 
# Top level modules:
# 	ram
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mem_test
# 
# Top level modules:
# 	mem_test
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mem_testbench
# 
# Top level modules:
# 	mem_testbench
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.mem_testbench glbl 
# Loading work.mem_testbench(fast)
# Loading work.mem_test(fast)
# Loading work.cache(fast)
# Loading work.ram(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) mem_test.v(124): [PCDPC] - Port size (9 or 9) does not match connection size (8) for port 'c_addrIN_out'. The port definition is at: cache.v(36).
# 
#         Region: /mem_testbench/uut/memory
# ** Warning: (vsim-3015) mem_test.v(124): [PCDPC] - Port size (9 or 9) does not match connection size (8) for port 'c_dataIN_out'. The port definition is at: cache.v(36).
# 
#         Region: /mem_testbench/uut/memory
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Hendren  Hostname: HENDRENDESKTOP  ProcessID: 3648
# 
#           Attempting to use alternate WLF file "./wlfty7iy0g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlfty7iy0g
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run
run
