# Systolic-Array-for-Applying-Matrix-Multiplication
SystemVerilog N_SIZE x N_SIZE, N Data Width systolic array for matrix multiplication. Includes RTL code, testbench, and report with architecture diagrams, simulation waveforms, and logs. Scalable, clock/reset synchronized.
