$date
  Tue Nov 18 00:49:22 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module timer $end
$var reg 8 ! reload[7:0] $end
$var reg 1 " enable $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % t $end
$var reg 1 & z $end
$var reg 8 ' cuenta[7:0] $end
$var reg 8 ( cuenta_sig[7:0] $end
$upscope $end
$enddefinitions $end
#0
bUUUUUUUU !
U"
U#
U$
0%
0&
bUUUUUUUU '
bXXXXXXXX (
