0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Decoder_2to4.v,1733463148,verilog,,,,Decoder_2to4,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Decoder_2to4E.v,1733473361,verilog,,C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Decoder_3to8.v,,Decoder_2to4E,,,,,,,,
C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/COMBI_CIRCUITS/COMBI_CIRCUITS.srcs/sources_1/new/Decoder_3to8.v,1733474014,verilog,,,,Decoder_3to8,,,,,,,,
