<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="equalizer" solutionName="solution11" date="2024-04-24T15:14:06.523-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'Running_Loop' (equalizer.cpp:18:10) in function 'equalizer' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="equalizer" solutionName="solution11" date="2024-04-24T15:14:04.381-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'Coef_Read_Loop' (equalizer.cpp:15:9) in function 'equalizer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="equalizer" solutionName="solution11" date="2024-04-24T15:14:04.363-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="equalizer" solutionName="solution10" date="2024-04-24T14:59:17.086-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'Running_Loop' (equalizer.cpp:19:10) in function 'equalizer' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="equalizer" solutionName="solution10" date="2024-04-24T14:59:14.932-0400" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'Coef_Read_Loop' (equalizer.cpp:16:9) in function 'equalizer' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html" projectName="equalizer" solutionName="solution10" date="2024-04-24T14:59:14.911-0400" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="WARNING: Hls::stream 'hls::stream&lt;hls::axis&lt;ap_int&lt;32>, 1ull, 1ull, 1ull>, 0>1' contains leftover data, which may result in RTL simulation hanging." projectName="equalizer" solutionName="solution11" date="2024-04-24T15:16:06.937-0400" type="Warning"/>
      </csimLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
