#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 16 22:39:53 2020
# Process ID: 3236
# Current directory: C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.runs/synth_1
# Command line: vivado.exe -log nagusia.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nagusia.tcl
# Log file: C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.runs/synth_1/nagusia.vds
# Journal file: C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nagusia.tcl -notrace
Command: synth_design -top nagusia -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 347.484 ; gain = 78.145
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nagusia' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:43]
INFO: [Synth 8-3491] module 'FSTM' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/FSTM.vhd:34' bound to instance 'component1' of component 'fstm' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:116]
INFO: [Synth 8-638] synthesizing module 'FSTM' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/FSTM.vhd:43]
WARNING: [Synth 8-614] signal 'oraingoa' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/FSTM.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FSTM' (1#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/FSTM.vhd:43]
INFO: [Synth 8-3491] module 'f_zat' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/f_zat.vhd:36' bound to instance 'component2' of component 'f_zat' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:125]
INFO: [Synth 8-638] synthesizing module 'f_zat' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/f_zat.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'f_zat' (2#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/f_zat.vhd:42]
INFO: [Synth 8-3491] module 'temp' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/temp.vhd:35' bound to instance 'component3' of component 'temp' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:129]
INFO: [Synth 8-638] synthesizing module 'temp' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/temp.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'temp' (3#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/temp.vhd:41]
INFO: [Synth 8-3491] module 'adder_resta' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:36' bound to instance 'component4' of component 'adder_resta' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:137]
INFO: [Synth 8-638] synthesizing module 'adder_resta' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:46]
WARNING: [Synth 8-614] signal 'elementu_d' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:52]
WARNING: [Synth 8-614] signal 'elementu_i' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'adder_resta' (4#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:46]
INFO: [Synth 8-3491] module 'blink' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/blink.vhd:34' bound to instance 'component5' of component 'blink' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:145]
INFO: [Synth 8-638] synthesizing module 'blink' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/blink.vhd:42]
WARNING: [Synth 8-614] signal 'izquierda' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/blink.vhd:49]
WARNING: [Synth 8-614] signal 'derecha' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/blink.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'blink' (5#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/blink.vhd:42]
INFO: [Synth 8-3491] module 'deco_bin' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/deco_bin.vhd:34' bound to instance 'component6' of component 'deco_bin' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:152]
INFO: [Synth 8-638] synthesizing module 'deco_bin' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/deco_bin.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'deco_bin' (6#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/deco_bin.vhd:40]
INFO: [Synth 8-3491] module 'deco_bin' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/deco_bin.vhd:34' bound to instance 'component7' of component 'deco_bin' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:156]
INFO: [Synth 8-3491] module 'zazpi_seg4' declared at 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:34' bound to instance 'component8' of component 'zazpi_seg4' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:161]
INFO: [Synth 8-638] synthesizing module 'zazpi_seg4' [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:42]
WARNING: [Synth 8-614] signal 'bin_b_d' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:55]
WARNING: [Synth 8-614] signal 'bin_h_d' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:55]
WARNING: [Synth 8-614] signal 'bin_b_i' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:55]
WARNING: [Synth 8-614] signal 'bin_h_i' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'zazpi_seg4' (7#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'nagusia' (8#1) [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/nagusia.vhd:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 386.809 ; gain = 117.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 386.809 ; gain = 117.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/constrs_1/imports/mikrouhina/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/constrs_1/imports/mikrouhina/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/constrs_1/imports/mikrouhina/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nagusia_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nagusia_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 680.500 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element kont_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/f_zat.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element kont_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/temp.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element elementu_d_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:55]
WARNING: [Synth 8-6014] Unused sequential element elementu_i_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:56]
INFO: [Synth 8-5544] ROM "izquierda" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'oraingoa_reg' in module 'zazpi_seg4'
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:50]
INFO: [Synth 8-5544] ROM "anodo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hurrengoa" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
                  bateko |                            00010 |                              001
               hamarreko |                            00100 |                              010
                 ehuneko |                            01000 |                              011
                  milako |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'oraingoa_reg' using encoding 'one-hot' in module 'zazpi_seg4'
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/zazpi_seg4.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSTM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
Module f_zat 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module temp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module adder_resta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module blink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module zazpi_seg4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element component2/kont_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/f_zat.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element component3/kont_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/temp.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element component4/elementu_i_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element component4/elementu_d_reg was removed.  [C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.srcs/sources_1/new/adder_resta.vhd:55]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|deco_bin    | amartarra            | 128x7         | LUT            | 
|deco_bin    | batekoa              | 128x7         | LUT            | 
|nagusia     | component6/amartarra | 128x7         | LUT            | 
|nagusia     | component6/batekoa   | 128x7         | LUT            | 
|nagusia     | component7/amartarra | 128x7         | LUT            | 
|nagusia     | component7/batekoa   | 128x7         | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     7|
|4     |LUT2   |    68|
|5     |LUT3   |     8|
|6     |LUT4   |    11|
|7     |LUT5   |    16|
|8     |LUT6   |    60|
|9     |MUXF7  |     8|
|10    |FDCE   |    60|
|11    |FDPE   |     9|
|12    |FDRE   |     2|
|13    |IBUF   |     4|
|14    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+-------------+------------+------+
|      |Instance     |Module      |Cells |
+------+-------------+------------+------+
|1     |top          |            |   285|
|2     |  component1 |FSTM        |     6|
|3     |  component2 |f_zat       |    69|
|4     |  component3 |temp        |    75|
|5     |  component4 |adder_resta |    73|
|6     |  component5 |blink       |     2|
|7     |  component6 |deco_bin    |    15|
|8     |  component7 |deco_bin_0  |     8|
|9     |  component8 |zazpi_seg4  |    17|
+------+-------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 680.500 ; gain = 117.469
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 680.500 ; gain = 411.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

40 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 680.500 ; gain = 419.922
INFO: [Common 17-1381] The checkpoint 'C:/Users/mikel/Desktop/proyecto/producto/Vivado/lau_digitu/lau_digitu.runs/synth_1/nagusia.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 680.500 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 16 22:40:58 2020...
