

================================================================
== Vitis HLS Report for 'pu_kernel_1'
================================================================
* Date:           Tue Sep  2 16:52:31 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405  |pu_kernel_1_Pipeline_pu_save_stream_into_pu  |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_pu_kernel_1_Pipeline_init_au_fu_415                 |pu_kernel_1_Pipeline_init_au                 |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_dfm_fu_421                                          |dfm                                          |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_comp_fu_434                                      |pu_comp                                      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445      |pu_kernel_1_Pipeline_VITIS_LOOP_148_138      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451        |pu_kernel_1_Pipeline_VITIS_LOOP_148_1        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457        |pu_kernel_1_Pipeline_VITIS_LOOP_241_3        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464        |pu_kernel_1_Pipeline_VITIS_LOOP_235_2        |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        |grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472      |pu_kernel_1_Pipeline_VITIS_LOOP_148_139      |        ?|        ?|          ?|          ?|    ?|    ?|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_202_1  |        ?|        ?|         ?|          -|          -|     2|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 20 21 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 15 18 14 16 
14 --> 15 
15 --> 17 19 
16 --> 15 
17 --> 18 
18 --> 9 
19 --> 18 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.93>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%au0_r = alloca i32 1"   --->   Operation 22 'alloca' 'au0_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_10 = alloca i32 1"   --->   Operation 23 'alloca' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%au1_r = alloca i32 1"   --->   Operation 24 'alloca' 'au1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.24ns)   --->   "%Dbuf = alloca i64 1" [src/spmm_device_fpga.cpp:163->src/spmm_device_fpga.cpp:315]   --->   Operation 25 'alloca' 'Dbuf' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 26 [1/1] (0.69ns)   --->   "%tile_value = alloca i64 1" [src/spmm_device_fpga.cpp:174->src/spmm_device_fpga.cpp:315]   --->   Operation 26 'alloca' 'tile_value' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%tile_y = alloca i64 1" [src/spmm_device_fpga.cpp:174->src/spmm_device_fpga.cpp:315]   --->   Operation 27 'alloca' 'tile_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 28 [1/1] (0.63ns)   --->   "%tile_ref = alloca i64 1" [src/spmm_device_fpga.cpp:175->src/spmm_device_fpga.cpp:315]   --->   Operation 28 'alloca' 'tile_ref' <Predicate = true> <Delay = 0.63>
ST_1 : Operation 29 [1/1] (0.68ns)   --->   "%tile_to_dbuf_begin = alloca i64 1"   --->   Operation 29 'alloca' 'tile_to_dbuf_begin' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_1 : Operation 30 [1/1] (0.69ns)   --->   "%p_v_value = alloca i64 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 30 'alloca' 'p_v_value' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 31 [1/1] (0.69ns)   --->   "%p_v_y = alloca i64 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 31 'alloca' 'p_v_y' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 32 [1/1] (0.63ns)   --->   "%p_ref = alloca i64 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 32 'alloca' 'p_ref' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 33 [1/1] (1.24ns)   --->   "%resA = alloca i64 1" [src/spmm_device_fpga.cpp:189->src/spmm_device_fpga.cpp:315]   --->   Operation 33 'alloca' 'resA' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 34 [1/1] (1.24ns)   --->   "%resB = alloca i64 1" [src/spmm_device_fpga.cpp:189->src/spmm_device_fpga.cpp:315]   --->   Operation 34 'alloca' 'resB' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 35 [1/1] (1.24ns)   --->   "%AU0 = alloca i64 1" [src/spmm_device_fpga.cpp:190->src/spmm_device_fpga.cpp:315]   --->   Operation 35 'alloca' 'AU0' <Predicate = true> <Delay = 1.24>
ST_1 : Operation 36 [1/1] (1.23ns)   --->   "%s_12_read = read i388 @_ssdm_op_Read.ap_fifo.volatile.i388P0A, i388 %s_12" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 36 'read' 's_12_read' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln178 = trunc i388 %s_12_read" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 37 'trunc' 'trunc_ln178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln178_s = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 64, i32 95" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 38 'partselect' 'trunc_ln178_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln178_6 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 160, i32 191" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 39 'partselect' 'trunc_ln178_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln178_7 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 192, i32 223" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 40 'partselect' 'trunc_ln178_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln178_8 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 256, i32 287" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 41 'partselect' 'trunc_ln178_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln178_9 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 288, i32 319" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 42 'partselect' 'trunc_ln178_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln178_10 = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 352, i32 383" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 43 'partselect' 'trunc_ln178_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 384" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 44 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 385" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 45 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 386" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 46 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i388.i32, i388 %s_12_read, i32 387" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 47 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln178 = bitcast i32 %trunc_ln178" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 48 'bitcast' 'bitcast_ln178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_v_value_addr = getelementptr i32 %p_v_value, i64 0, i64 0" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 49 'getelementptr' 'p_v_value_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %bitcast_ln178, i2 %p_v_value_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 50 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_v_y_addr = getelementptr i32 %p_v_y, i64 0, i64 0" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 51 'getelementptr' 'p_v_y_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %trunc_ln178_s, i2 %p_v_y_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 52 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_13_i = partselect i32 @_ssdm_op_PartSelect.i32.i388.i32.i32, i388 %s_12_read, i32 96, i32 127" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 53 'partselect' 'tmp_13_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln178_7 = bitcast i32 %tmp_13_i" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 54 'bitcast' 'bitcast_ln178_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_v_value_addr_7 = getelementptr i32 %p_v_value, i64 0, i64 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 55 'getelementptr' 'p_v_value_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %bitcast_ln178_7, i2 %p_v_value_addr_7" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 56 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_v_y_addr_7 = getelementptr i32 %p_v_y, i64 0, i64 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 57 'getelementptr' 'p_v_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %trunc_ln178_6, i2 %p_v_y_addr_7" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 58 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ref_addr = getelementptr i1 %p_ref, i64 0, i64 0" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 59 'getelementptr' 'p_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.63ns)   --->   "%store_ln178 = store i1 %tmp, i2 %p_ref_addr" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 60 'store' 'store_ln178' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_ref_addr_7 = getelementptr i1 %p_ref, i64 0, i64 1" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 61 'getelementptr' 'p_ref_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.63ns)   --->   "%store_ln178 = store i1 %tmp_7, i2 %p_ref_addr_7" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 62 'store' 'store_ln178' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_1 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln202 = store i32 4294967295, i32 %au1_r" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 63 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 0, i2 %i_10" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 64 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln202 = store i32 4294967295, i32 %au0_r" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 65 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln178_8 = bitcast i32 %trunc_ln178_7" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 66 'bitcast' 'bitcast_ln178_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_v_value_addr_8 = getelementptr i32 %p_v_value, i64 0, i64 2" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 67 'getelementptr' 'p_v_value_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %bitcast_ln178_8, i2 %p_v_value_addr_8" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 68 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_v_y_addr_8 = getelementptr i32 %p_v_y, i64 0, i64 2" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 69 'getelementptr' 'p_v_y_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %trunc_ln178_8, i2 %p_v_y_addr_8" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 70 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%bitcast_ln178_9 = bitcast i32 %trunc_ln178_9" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 71 'bitcast' 'bitcast_ln178_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_v_value_addr_9 = getelementptr i32 %p_v_value, i64 0, i64 3" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 72 'getelementptr' 'p_v_value_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %bitcast_ln178_9, i2 %p_v_value_addr_9" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 73 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_v_y_addr_9 = getelementptr i32 %p_v_y, i64 0, i64 3" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 74 'getelementptr' 'p_v_y_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln178 = store i32 %trunc_ln178_10, i2 %p_v_y_addr_9" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 75 'store' 'store_ln178' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_ref_addr_8 = getelementptr i1 %p_ref, i64 0, i64 2" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 76 'getelementptr' 'p_ref_addr_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.63ns)   --->   "%store_ln178 = store i1 %tmp_8, i2 %p_ref_addr_8" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 77 'store' 'store_ln178' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_ref_addr_9 = getelementptr i1 %p_ref, i64 0, i64 3" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 78 'getelementptr' 'p_ref_addr_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.63ns)   --->   "%store_ln178 = store i1 %tmp_9, i2 %p_ref_addr_9" [src/spmm_device_fpga.cpp:178->src/spmm_device_fpga.cpp:315]   --->   Operation 79 'store' 'store_ln178' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 4> <RAM>

State 3 <SV = 2> <Delay = 2.08>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 80 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %K_read, i32 2, i32 31" [src/spmm_device_fpga.cpp:311]   --->   Operation 81 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.1_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 82 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 83 [2/2] (2.08ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_init_au, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 83 'call' 'call_ln311' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pu_kernel.1_Pipeline_pu_save_stream_into_pu, i32 %p_v_value, i32 %p_v_y, i32 %tile_value, i32 %tile_y, i1 %p_ref, i1 %tile_ref"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_init_au, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 85 'call' 'call_ln311' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%B2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B2"   --->   Operation 86 'read' 'B2_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln187 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem4, i64 %B2_read, i30 %trunc_ln, i16 %tile_to_dbuf_begin" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:315]   --->   Operation 87 'call' 'call_ln187' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 88 [1/2] (0.00ns)   --->   "%call_ln187 = call void @dfm, i32 %tile_y, i1 %tile_ref, i32 %Dbuf, i32 %gmem4, i64 %B2_read, i30 %trunc_ln, i16 %tile_to_dbuf_begin" [src/spmm_device_fpga.cpp:187->src/spmm_device_fpga.cpp:315]   --->   Operation 88 'call' 'call_ln187' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tile_y_addr = getelementptr i32 %tile_y, i64 0, i64 2"   --->   Operation 89 'getelementptr' 'tile_y_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [2/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr"   --->   Operation 90 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>

State 8 <SV = 7> <Delay = 0.69>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_12, void @empty_22, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem4, void @empty_14, i32 0, i32 0, void @empty_28, i32 0, i32 0, void @empty_1, void @empty_27, void @empty_28, i32 16, i32 16, i32 16, i32 16, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln165 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:165->src/spmm_device_fpga.cpp:315]   --->   Operation 93 'specmemcore' 'specmemcore_ln165' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln169 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dbuf, i64 666, i64 22, i64 18446744073709551615" [src/spmm_device_fpga.cpp:169->src/spmm_device_fpga.cpp:315]   --->   Operation 94 'specmemcore' 'specmemcore_ln169' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/2] (0.69ns)   --->   "%tile_y_load = load i2 %tile_y_addr"   --->   Operation 95 'load' 'tile_y_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body25.i" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 96 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 0.85>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%i = load i2 %i_10" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 97 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.34ns)   --->   "%icmp_ln202 = icmp_eq  i2 %i, i2 2" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 98 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (0.43ns)   --->   "%add_ln202 = add i2 %i, i2 1" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 100 'add' 'add_ln202' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body25.split.i, void %for.end129.i" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 101 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln205 = shl i2 %i, i2 1" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 102 'shl' 'shl_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i2 %shl_ln205" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 103 'zext' 'zext_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%tile_value_addr = getelementptr i32 %tile_value, i64 0, i64 %zext_ln205" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 104 'getelementptr' 'tile_value_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%tile_y_addr_5 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln205" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 105 'getelementptr' 'tile_y_addr_5' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 106 [2/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 106 'load' 'tile_value_load' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 107 [2/2] (0.69ns)   --->   "%au0_r_5 = load i2 %tile_y_addr_5" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 107 'load' 'au0_r_5' <Predicate = (!icmp_ln202)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln205" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 108 'getelementptr' 'tile_to_dbuf_begin_addr' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 109 [2/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load = load i2 %tile_to_dbuf_begin_addr" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 109 'load' 'tile_to_dbuf_begin_load' <Predicate = (!icmp_ln202)> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_9 : Operation 110 [1/1] (0.34ns)   --->   "%icmp_ln210 = icmp_eq  i2 %i, i2 1" [src/spmm_device_fpga.cpp:210->src/spmm_device_fpga.cpp:315]   --->   Operation 110 'icmp' 'icmp_ln210' <Predicate = (!icmp_ln202)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%au0_r_load = load i32 %au0_r" [src/spmm_device_fpga.cpp:251->src/spmm_device_fpga.cpp:315]   --->   Operation 111 'load' 'au0_r_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.85ns)   --->   "%icmp_ln251 = icmp_eq  i32 %au0_r_load, i32 4294967295" [src/spmm_device_fpga.cpp:251->src/spmm_device_fpga.cpp:315]   --->   Operation 112 'icmp' 'icmp_ln251' <Predicate = (icmp_ln202)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln251 = br i1 %icmp_ln251, void %for.inc.i84.i.preheader, void %pu_kernel.1.exit" [src/spmm_device_fpga.cpp:251->src/spmm_device_fpga.cpp:315]   --->   Operation 113 'br' 'br_ln251' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.73>
ST_10 : Operation 114 [1/2] (0.69ns)   --->   "%tile_value_load = load i2 %tile_value_addr" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 114 'load' 'tile_value_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 115 [1/2] (0.69ns)   --->   "%au0_r_5 = load i2 %tile_y_addr_5" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 115 'load' 'au0_r_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 116 [1/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load = load i2 %tile_to_dbuf_begin_addr" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 116 'load' 'tile_to_dbuf_begin_load' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_10 : Operation 117 [2/2] (2.03ns)   --->   "%call_ln205 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i32 %Dbuf, i30 %trunc_ln, i16 %tile_to_dbuf_begin_load" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 117 'call' 'call_ln205' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.69>
ST_11 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln205 = call void @pu_comp, i32 %resA, i32 %tile_value_load, i32 %Dbuf, i30 %trunc_ln, i16 %tile_to_dbuf_begin_load" [src/spmm_device_fpga.cpp:205->src/spmm_device_fpga.cpp:315]   --->   Operation 118 'call' 'call_ln205' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln206 = or i2 %shl_ln205, i2 1" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 119 'or' 'or_ln206' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i2 %or_ln206" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 120 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "%tile_value_addr_3 = getelementptr i32 %tile_value, i64 0, i64 %zext_ln206" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 121 'getelementptr' 'tile_value_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%tile_y_addr_6 = getelementptr i32 %tile_y, i64 0, i64 %zext_ln206" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 122 'getelementptr' 'tile_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [2/2] (0.69ns)   --->   "%tile_value_load_3 = load i2 %tile_value_addr_3" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 123 'load' 'tile_value_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 124 [2/2] (0.69ns)   --->   "%au1_r_3 = load i2 %tile_y_addr_6" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 124 'load' 'au1_r_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tile_to_dbuf_begin_addr_3 = getelementptr i16 %tile_to_dbuf_begin, i64 0, i64 %zext_ln206" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 125 'getelementptr' 'tile_to_dbuf_begin_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [2/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load_3 = load i2 %tile_to_dbuf_begin_addr_3" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 126 'load' 'tile_to_dbuf_begin_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 2.73>
ST_12 : Operation 127 [1/2] (0.69ns)   --->   "%tile_value_load_3 = load i2 %tile_value_addr_3" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 127 'load' 'tile_value_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 128 [1/2] (0.69ns)   --->   "%au1_r_3 = load i2 %tile_y_addr_6" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 128 'load' 'au1_r_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4> <RAM>
ST_12 : Operation 129 [1/2] (0.68ns)   --->   "%tile_to_dbuf_begin_load_3 = load i2 %tile_to_dbuf_begin_addr_3" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 129 'load' 'tile_to_dbuf_begin_load_3' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4> <RAM>
ST_12 : Operation 130 [2/2] (2.03ns)   --->   "%call_ln206 = call void @pu_comp, i32 %resB, i32 %tile_value_load_3, i32 %Dbuf, i30 %trunc_ln, i16 %tile_to_dbuf_begin_load_3" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 130 'call' 'call_ln206' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.24>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [src/spmm_device_fpga.cpp:192->src/spmm_device_fpga.cpp:315]   --->   Operation 131 'specloopname' 'specloopname_ln192' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 132 [1/2] (0.00ns)   --->   "%call_ln206 = call void @pu_comp, i32 %resB, i32 %tile_value_load_3, i32 %Dbuf, i30 %trunc_ln, i16 %tile_to_dbuf_begin_load_3" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 132 'call' 'call_ln206' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %AU_step.i, void %if.then.i" [src/spmm_device_fpga.cpp:210->src/spmm_device_fpga.cpp:315]   --->   Operation 133 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "%au0_r_load_3 = load i32 %au0_r" [src/spmm_device_fpga.cpp:211->src/spmm_device_fpga.cpp:315]   --->   Operation 134 'load' 'au0_r_load_3' <Predicate = (icmp_ln210)> <Delay = 0.00>
ST_13 : Operation 135 [1/1] (0.85ns)   --->   "%icmp_ln211 = icmp_eq  i32 %au0_r_load_3, i32 %tile_y_load" [src/spmm_device_fpga.cpp:211->src/spmm_device_fpga.cpp:315]   --->   Operation 135 'icmp' 'icmp_ln211' <Predicate = (icmp_ln210)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln211 = br i1 %icmp_ln211, void %if.else.i, void %for.inc127.i" [src/spmm_device_fpga.cpp:211->src/spmm_device_fpga.cpp:315]   --->   Operation 136 'br' 'br_ln211' <Predicate = (icmp_ln210)> <Delay = 0.38>
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%au1_r_load = load i32 %au1_r" [src/spmm_device_fpga.cpp:212->src/spmm_device_fpga.cpp:315]   --->   Operation 137 'load' 'au1_r_load' <Predicate = (icmp_ln210 & !icmp_ln211)> <Delay = 0.00>
ST_13 : Operation 138 [1/1] (0.85ns)   --->   "%icmp_ln212 = icmp_eq  i32 %au1_r_load, i32 %tile_y_load" [src/spmm_device_fpga.cpp:212->src/spmm_device_fpga.cpp:315]   --->   Operation 138 'icmp' 'icmp_ln212' <Predicate = (icmp_ln210 & !icmp_ln211)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln212 = store i32 4294967295, i32 %au1_r" [src/spmm_device_fpga.cpp:212->src/spmm_device_fpga.cpp:315]   --->   Operation 139 'store' 'store_ln212' <Predicate = (icmp_ln210 & !icmp_ln211)> <Delay = 0.38>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %for.inc.i56.i.preheader, void %for.inc.i.i.preheader" [src/spmm_device_fpga.cpp:212->src/spmm_device_fpga.cpp:315]   --->   Operation 140 'br' 'br_ln212' <Predicate = (icmp_ln210 & !icmp_ln211)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.08>
ST_14 : Operation 141 [2/2] (2.08ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_148_138, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 141 'call' 'call_ln311' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.24>
ST_15 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_148_138, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 142 'call' 'call_ln311' <Predicate = (icmp_ln210 & !icmp_ln212)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %AU_step.i"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln210 & !icmp_ln212)> <Delay = 0.00>
ST_15 : Operation 144 [1/2] (0.00ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_148_1, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 144 'call' 'call_ln311' <Predicate = (icmp_ln210 & icmp_ln212)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void %AU_step.i"   --->   Operation 145 'br' 'br_ln0' <Predicate = (icmp_ln210 & icmp_ln212)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.85ns)   --->   "%icmp_ln234 = icmp_eq  i32 %au0_r_5, i32 %au1_r_3" [src/spmm_device_fpga.cpp:234->src/spmm_device_fpga.cpp:315]   --->   Operation 146 'icmp' 'icmp_ln234' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln234 = br i1 %icmp_ln234, void %for.inc123.i.preheader, void %for.inc101.i.preheader" [src/spmm_device_fpga.cpp:234->src/spmm_device_fpga.cpp:315]   --->   Operation 147 'br' 'br_ln234' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.38ns)   --->   "%store_ln206 = store i32 %au1_r_3, i32 %au1_r" [src/spmm_device_fpga.cpp:206->src/spmm_device_fpga.cpp:315]   --->   Operation 148 'store' 'store_ln206' <Predicate = (!icmp_ln234)> <Delay = 0.38>

State 16 <SV = 13> <Delay = 2.08>
ST_16 : Operation 149 [2/2] (2.08ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_148_1, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 149 'call' 'call_ln311' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 1.22>
ST_17 : Operation 150 [2/2] (1.22ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_241_3, i30 %trunc_ln, i32 %resA, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 150 'call' 'call_ln311' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 0.77>
ST_18 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_241_3, i30 %trunc_ln, i32 %resA, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 151 'call' 'call_ln311' <Predicate = (!icmp_ln211 & !icmp_ln234) | (!icmp_ln210 & !icmp_ln234)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc127.i"   --->   Operation 152 'br' 'br_ln0' <Predicate = (!icmp_ln211 & !icmp_ln234) | (!icmp_ln210 & !icmp_ln234)> <Delay = 0.38>
ST_18 : Operation 153 [1/2] (0.00ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_235_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 153 'call' 'call_ln311' <Predicate = (!icmp_ln211 & icmp_ln234) | (!icmp_ln210 & icmp_ln234)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc127.i"   --->   Operation 154 'br' 'br_ln0' <Predicate = (!icmp_ln211 & icmp_ln234) | (!icmp_ln210 & icmp_ln234)> <Delay = 0.38>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "%au0_r_6 = phi i32 %au0_r_5, void %for.inc123.i.preheader, i32 %au0_r_5, void %for.inc101.i.preheader, i32 %tile_y_load, void %if.then.i"   --->   Operation 155 'phi' 'au0_r_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.38ns)   --->   "%store_ln202 = store i2 %add_ln202, i2 %i_10" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 156 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 157 [1/1] (0.38ns)   --->   "%store_ln202 = store i32 %au0_r_6, i32 %au0_r" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 157 'store' 'store_ln202' <Predicate = true> <Delay = 0.38>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body25.i" [src/spmm_device_fpga.cpp:202->src/spmm_device_fpga.cpp:315]   --->   Operation 158 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>

State 19 <SV = 15> <Delay = 1.22>
ST_19 : Operation 159 [2/2] (1.22ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_235_2, i30 %trunc_ln, i32 %resA, i32 %resB, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 159 'call' 'call_ln311' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 9> <Delay = 2.08>
ST_20 : Operation 160 [2/2] (2.08ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_148_139, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 160 'call' 'call_ln311' <Predicate = true> <Delay = 2.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 10> <Delay = 0.00>
ST_21 : Operation 161 [1/2] (0.00ns)   --->   "%call_ln311 = call void @pu_kernel.1_Pipeline_VITIS_LOOP_148_139, i30 %trunc_ln, i32 %AU0" [src/spmm_device_fpga.cpp:311]   --->   Operation 161 'call' 'call_ln311' <Predicate = (!icmp_ln251)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %pu_kernel.1.exit"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_21 : Operation 163 [1/1] (0.00ns)   --->   "%ret_ln315 = ret" [src/spmm_device_fpga.cpp:315]   --->   Operation 163 'ret' 'ret_ln315' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ s_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ B2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
au0_r                     (alloca           ) [ 0111111111111111111100]
i_10                      (alloca           ) [ 0111111111111111111100]
au1_r                     (alloca           ) [ 0111111111111111111100]
Dbuf                      (alloca           ) [ 0011111111111111111100]
tile_value                (alloca           ) [ 0011111111111111111100]
tile_y                    (alloca           ) [ 0011111111111111111100]
tile_ref                  (alloca           ) [ 0011111000000000000000]
tile_to_dbuf_begin        (alloca           ) [ 0011111111111111111100]
p_v_value                 (alloca           ) [ 0011100000000000000000]
p_v_y                     (alloca           ) [ 0011100000000000000000]
p_ref                     (alloca           ) [ 0011100000000000000000]
resA                      (alloca           ) [ 0011111111111111111100]
resB                      (alloca           ) [ 0011111111111111111100]
AU0                       (alloca           ) [ 0011111111111111111111]
s_12_read                 (read             ) [ 0000000000000000000000]
trunc_ln178               (trunc            ) [ 0000000000000000000000]
trunc_ln178_s             (partselect       ) [ 0000000000000000000000]
trunc_ln178_6             (partselect       ) [ 0000000000000000000000]
trunc_ln178_7             (partselect       ) [ 0010000000000000000000]
trunc_ln178_8             (partselect       ) [ 0010000000000000000000]
trunc_ln178_9             (partselect       ) [ 0010000000000000000000]
trunc_ln178_10            (partselect       ) [ 0010000000000000000000]
tmp                       (bitselect        ) [ 0000000000000000000000]
tmp_7                     (bitselect        ) [ 0000000000000000000000]
tmp_8                     (bitselect        ) [ 0010000000000000000000]
tmp_9                     (bitselect        ) [ 0010000000000000000000]
bitcast_ln178             (bitcast          ) [ 0000000000000000000000]
p_v_value_addr            (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_v_y_addr                (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
tmp_13_i                  (partselect       ) [ 0000000000000000000000]
bitcast_ln178_7           (bitcast          ) [ 0000000000000000000000]
p_v_value_addr_7          (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_v_y_addr_7              (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_ref_addr                (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_ref_addr_7              (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
store_ln202               (store            ) [ 0000000000000000000000]
store_ln202               (store            ) [ 0000000000000000000000]
store_ln202               (store            ) [ 0000000000000000000000]
bitcast_ln178_8           (bitcast          ) [ 0000000000000000000000]
p_v_value_addr_8          (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_v_y_addr_8              (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
bitcast_ln178_9           (bitcast          ) [ 0000000000000000000000]
p_v_value_addr_9          (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_v_y_addr_9              (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_ref_addr_8              (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
p_ref_addr_9              (getelementptr    ) [ 0000000000000000000000]
store_ln178               (store            ) [ 0000000000000000000000]
K_read                    (read             ) [ 0000000000000000000000]
trunc_ln                  (partselect       ) [ 0000111111111111111111]
call_ln0                  (call             ) [ 0000000000000000000000]
call_ln311                (call             ) [ 0000000000000000000000]
B2_read                   (read             ) [ 0000001000000000000000]
call_ln187                (call             ) [ 0000000000000000000000]
tile_y_addr               (getelementptr    ) [ 0000000010000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specinterface_ln0         (specinterface    ) [ 0000000000000000000000]
specmemcore_ln165         (specmemcore      ) [ 0000000000000000000000]
specmemcore_ln169         (specmemcore      ) [ 0000000000000000000000]
tile_y_load               (load             ) [ 0000000001111111111100]
br_ln202                  (br               ) [ 0000000000000000000000]
i                         (load             ) [ 0000000000000000000000]
icmp_ln202                (icmp             ) [ 0000000001111111111100]
empty                     (speclooptripcount) [ 0000000000000000000000]
add_ln202                 (add              ) [ 0000000000111111111100]
br_ln202                  (br               ) [ 0000000000000000000000]
shl_ln205                 (shl              ) [ 0000000000110000000000]
zext_ln205                (zext             ) [ 0000000000000000000000]
tile_value_addr           (getelementptr    ) [ 0000000000100000000000]
tile_y_addr_5             (getelementptr    ) [ 0000000000100000000000]
tile_to_dbuf_begin_addr   (getelementptr    ) [ 0000000000100000000000]
icmp_ln210                (icmp             ) [ 0000000000111111111100]
au0_r_load                (load             ) [ 0000000000000000000000]
icmp_ln251                (icmp             ) [ 0000000001111111111111]
br_ln251                  (br               ) [ 0000000000000000000000]
tile_value_load           (load             ) [ 0000000000010000000000]
au0_r_5                   (load             ) [ 0000000000011111111100]
tile_to_dbuf_begin_load   (load             ) [ 0000000000010000000000]
call_ln205                (call             ) [ 0000000000000000000000]
or_ln206                  (or               ) [ 0000000000000000000000]
zext_ln206                (zext             ) [ 0000000000000000000000]
tile_value_addr_3         (getelementptr    ) [ 0000000000001000000000]
tile_y_addr_6             (getelementptr    ) [ 0000000000001000000000]
tile_to_dbuf_begin_addr_3 (getelementptr    ) [ 0000000000001000000000]
tile_value_load_3         (load             ) [ 0000000000000100000000]
au1_r_3                   (load             ) [ 0000000000000111100000]
tile_to_dbuf_begin_load_3 (load             ) [ 0000000000000100000000]
specloopname_ln192        (specloopname     ) [ 0000000000000000000000]
call_ln206                (call             ) [ 0000000000000000000000]
br_ln210                  (br               ) [ 0000000000000000000000]
au0_r_load_3              (load             ) [ 0000000000000000000000]
icmp_ln211                (icmp             ) [ 0000000001111111111100]
br_ln211                  (br               ) [ 0000000001111111111100]
au1_r_load                (load             ) [ 0000000000000000000000]
icmp_ln212                (icmp             ) [ 0000000001111111111100]
store_ln212               (store            ) [ 0000000000000000000000]
br_ln212                  (br               ) [ 0000000000000000000000]
call_ln311                (call             ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
call_ln311                (call             ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
icmp_ln234                (icmp             ) [ 0000000001111111111100]
br_ln234                  (br               ) [ 0000000000000000000000]
store_ln206               (store            ) [ 0000000000000000000000]
call_ln311                (call             ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
call_ln311                (call             ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
au0_r_6                   (phi              ) [ 0000000000000000001000]
store_ln202               (store            ) [ 0000000000000000000000]
store_ln202               (store            ) [ 0000000000000000000000]
br_ln202                  (br               ) [ 0000000000000000000000]
call_ln311                (call             ) [ 0000000000000000000000]
br_ln0                    (br               ) [ 0000000000000000000000]
ret_ln315                 (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="s_12">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_12"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem4">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i388P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i388.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i388.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_pu_save_stream_into_pu"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_init_au"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dfm"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_comp"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_VITIS_LOOP_148_138"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_VITIS_LOOP_148_1"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_VITIS_LOOP_241_3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_VITIS_LOOP_235_2"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pu_kernel.1_Pipeline_VITIS_LOOP_148_139"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="au0_r_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="au0_r/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_10_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="au1_r_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="au1_r/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="Dbuf_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Dbuf/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tile_value_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_value/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tile_y_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_y/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tile_ref_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_ref/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tile_to_dbuf_begin_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tile_to_dbuf_begin/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_v_value_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_value/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_v_y_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_v_y/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_ref_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_ref/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="resA_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resA/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="resB_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="resB/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="AU0_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AU0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="s_12_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="388" slack="0"/>
<pin id="184" dir="0" index="1" bw="388" slack="0"/>
<pin id="185" dir="1" index="2" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_12_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="K_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B2_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B2_read/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_v_value_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="0"/>
<pin id="213" dir="0" index="4" bw="2" slack="0"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="216" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 store_ln178/1 store_ln178/2 store_ln178/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_v_y_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="2" slack="0"/>
<pin id="232" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="234" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 store_ln178/1 store_ln178/2 store_ln178/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_v_value_addr_7_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_7/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_v_y_addr_7_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_7/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="p_ref_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="0" index="4" bw="2" slack="0"/>
<pin id="268" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="269" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="270" dir="1" index="7" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/1 store_ln178/1 store_ln178/2 store_ln178/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_ref_addr_7_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_7/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_v_value_addr_8_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_8/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_v_y_addr_8_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="3" slack="0"/>
<pin id="293" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_8/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_v_value_addr_9_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="3" slack="0"/>
<pin id="301" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_value_addr_9/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_v_y_addr_9_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="0"/>
<pin id="309" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_v_y_addr_9/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_ref_addr_8_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="3" slack="0"/>
<pin id="317" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_8/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_ref_addr_9_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="3" slack="0"/>
<pin id="325" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ref_addr_9/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tile_y_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="3" slack="0"/>
<pin id="333" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr/7 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_y_load/7 au0_r_5/9 au1_r_3/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tile_value_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="2" slack="0"/>
<pin id="346" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_value_addr/9 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tile_y_addr_5_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="2" slack="0"/>
<pin id="352" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr_5/9 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="2" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_value_load/9 tile_value_load_3/11 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tile_to_dbuf_begin_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="2" slack="0"/>
<pin id="365" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_to_dbuf_begin_addr/9 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_access_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="2" slack="0"/>
<pin id="369" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="370" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tile_to_dbuf_begin_load/9 tile_to_dbuf_begin_load_3/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tile_value_addr_3_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="2" slack="0"/>
<pin id="377" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_value_addr_3/11 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tile_y_addr_6_gep_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="0" index="2" bw="2" slack="0"/>
<pin id="383" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_y_addr_6/11 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tile_to_dbuf_begin_addr_3_gep_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="0" index="2" bw="2" slack="0"/>
<pin id="391" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tile_to_dbuf_begin_addr_3/11 "/>
</bind>
</comp>

<comp id="394" class="1005" name="au0_r_6_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="396" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="au0_r_6 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="au0_r_6_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="7"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="32" slack="7"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="4" bw="32" slack="9"/>
<pin id="403" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="au0_r_6/18 "/>
</bind>
</comp>

<comp id="405" class="1004" name="grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="409" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="411" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="412" dir="0" index="6" bw="1" slack="2147483647"/>
<pin id="413" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_pu_kernel_1_Pipeline_init_au_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="30" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_dfm_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="0" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="425" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="4" bw="32" slack="0"/>
<pin id="427" dir="0" index="5" bw="64" slack="0"/>
<pin id="428" dir="0" index="6" bw="30" slack="2"/>
<pin id="429" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="430" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln187/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_pu_comp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="0" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="32" slack="0"/>
<pin id="438" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="30" slack="7"/>
<pin id="440" dir="0" index="5" bw="16" slack="0"/>
<pin id="441" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln205/10 call_ln206/12 "/>
</bind>
</comp>

<comp id="445" class="1004" name="grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="0" slack="0"/>
<pin id="447" dir="0" index="1" bw="30" slack="11"/>
<pin id="448" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="449" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/14 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="0" slack="0"/>
<pin id="453" dir="0" index="1" bw="30" slack="11"/>
<pin id="454" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/16 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="0" slack="0"/>
<pin id="459" dir="0" index="1" bw="30" slack="13"/>
<pin id="460" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="461" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/17 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="0" slack="0"/>
<pin id="466" dir="0" index="1" bw="30" slack="13"/>
<pin id="467" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="468" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="469" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="470" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/19 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="0" slack="0"/>
<pin id="474" dir="0" index="1" bw="30" slack="7"/>
<pin id="475" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln311/20 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="8"/>
<pin id="480" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="au0_r_load/9 au0_r_load_3/13 "/>
</bind>
</comp>

<comp id="481" class="1005" name="reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_load tile_value_load_3 "/>
</bind>
</comp>

<comp id="486" class="1005" name="reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="1"/>
<pin id="488" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_load tile_to_dbuf_begin_load_3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln178_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="388" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln178/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln178_s_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="388" slack="0"/>
<pin id="498" dir="0" index="2" bw="8" slack="0"/>
<pin id="499" dir="0" index="3" bw="8" slack="0"/>
<pin id="500" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln178_s/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="trunc_ln178_6_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="388" slack="0"/>
<pin id="509" dir="0" index="2" bw="9" slack="0"/>
<pin id="510" dir="0" index="3" bw="9" slack="0"/>
<pin id="511" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln178_6/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln178_7_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="388" slack="0"/>
<pin id="520" dir="0" index="2" bw="9" slack="0"/>
<pin id="521" dir="0" index="3" bw="9" slack="0"/>
<pin id="522" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln178_7/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln178_8_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="388" slack="0"/>
<pin id="530" dir="0" index="2" bw="10" slack="0"/>
<pin id="531" dir="0" index="3" bw="10" slack="0"/>
<pin id="532" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln178_8/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln178_9_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="388" slack="0"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="0" index="3" bw="10" slack="0"/>
<pin id="542" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln178_9/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="trunc_ln178_10_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="388" slack="0"/>
<pin id="550" dir="0" index="2" bw="10" slack="0"/>
<pin id="551" dir="0" index="3" bw="10" slack="0"/>
<pin id="552" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln178_10/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="388" slack="0"/>
<pin id="560" dir="0" index="2" bw="10" slack="0"/>
<pin id="561" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_7_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="388" slack="0"/>
<pin id="569" dir="0" index="2" bw="10" slack="0"/>
<pin id="570" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_8_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="0"/>
<pin id="577" dir="0" index="1" bw="388" slack="0"/>
<pin id="578" dir="0" index="2" bw="10" slack="0"/>
<pin id="579" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_9_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="388" slack="0"/>
<pin id="586" dir="0" index="2" bw="10" slack="0"/>
<pin id="587" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="bitcast_ln178_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln178/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="tmp_13_i_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="388" slack="0"/>
<pin id="599" dir="0" index="2" bw="8" slack="0"/>
<pin id="600" dir="0" index="3" bw="8" slack="0"/>
<pin id="601" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13_i/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="bitcast_ln178_7_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln178_7/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln202_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="store_ln202_store_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="2" slack="0"/>
<pin id="619" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln202_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="bitcast_ln178_8_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln178_8/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="bitcast_ln178_9_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln178_9/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="30" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="0"/>
<pin id="637" dir="0" index="2" bw="3" slack="0"/>
<pin id="638" dir="0" index="3" bw="6" slack="0"/>
<pin id="639" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="i_load_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="8"/>
<pin id="647" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln202_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="2" slack="0"/>
<pin id="650" dir="0" index="1" bw="2" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/9 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln202_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="2" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln202/9 "/>
</bind>
</comp>

<comp id="660" class="1004" name="shl_ln205_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="2" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln205/9 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln205_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="2" slack="0"/>
<pin id="668" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln205/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln210_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="2" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/9 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln251_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln251/9 "/>
</bind>
</comp>

<comp id="685" class="1004" name="or_ln206_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="2"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln206/11 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln206_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="2" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln206/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln211_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="0"/>
<pin id="699" dir="0" index="1" bw="32" slack="5"/>
<pin id="700" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln211/13 "/>
</bind>
</comp>

<comp id="702" class="1004" name="au1_r_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="12"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="au1_r_load/13 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln212_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="0"/>
<pin id="707" dir="0" index="1" bw="32" slack="5"/>
<pin id="708" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/13 "/>
</bind>
</comp>

<comp id="710" class="1004" name="store_ln212_store_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="12"/>
<pin id="713" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/13 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln234_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="5"/>
<pin id="717" dir="0" index="1" bw="32" slack="3"/>
<pin id="718" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln234/15 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln206_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="3"/>
<pin id="721" dir="0" index="1" bw="32" slack="14"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln206/15 "/>
</bind>
</comp>

<comp id="723" class="1004" name="store_ln202_store_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="2" slack="8"/>
<pin id="725" dir="0" index="1" bw="2" slack="16"/>
<pin id="726" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/18 "/>
</bind>
</comp>

<comp id="727" class="1004" name="store_ln202_store_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="16"/>
<pin id="730" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln202/18 "/>
</bind>
</comp>

<comp id="732" class="1005" name="au0_r_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="0"/>
<pin id="734" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="au0_r "/>
</bind>
</comp>

<comp id="739" class="1005" name="i_10_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="2" slack="0"/>
<pin id="741" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

<comp id="746" class="1005" name="au1_r_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="32" slack="0"/>
<pin id="748" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="au1_r "/>
</bind>
</comp>

<comp id="754" class="1005" name="trunc_ln178_7_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln178_7 "/>
</bind>
</comp>

<comp id="759" class="1005" name="trunc_ln178_8_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln178_8 "/>
</bind>
</comp>

<comp id="764" class="1005" name="trunc_ln178_9_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="1"/>
<pin id="766" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln178_9 "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln178_10_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="1"/>
<pin id="771" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln178_10 "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_8_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="779" class="1005" name="tmp_9_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="1"/>
<pin id="781" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="784" class="1005" name="trunc_ln_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="30" slack="1"/>
<pin id="786" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="796" class="1005" name="B2_read_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="64" slack="1"/>
<pin id="798" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B2_read "/>
</bind>
</comp>

<comp id="801" class="1005" name="tile_y_addr_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="2" slack="1"/>
<pin id="803" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr "/>
</bind>
</comp>

<comp id="806" class="1005" name="tile_y_load_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="5"/>
<pin id="808" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tile_y_load "/>
</bind>
</comp>

<comp id="816" class="1005" name="add_ln202_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="2" slack="8"/>
<pin id="818" dir="1" index="1" bw="2" slack="8"/>
</pin_list>
<bind>
<opset="add_ln202 "/>
</bind>
</comp>

<comp id="821" class="1005" name="shl_ln205_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="2" slack="2"/>
<pin id="823" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln205 "/>
</bind>
</comp>

<comp id="826" class="1005" name="tile_value_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="2" slack="1"/>
<pin id="828" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="tile_y_addr_5_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="2" slack="1"/>
<pin id="833" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr_5 "/>
</bind>
</comp>

<comp id="836" class="1005" name="tile_to_dbuf_begin_addr_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="1"/>
<pin id="838" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_addr "/>
</bind>
</comp>

<comp id="841" class="1005" name="icmp_ln210_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="4"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln210 "/>
</bind>
</comp>

<comp id="845" class="1005" name="icmp_ln251_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="2"/>
<pin id="847" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln251 "/>
</bind>
</comp>

<comp id="849" class="1005" name="au0_r_5_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="5"/>
<pin id="851" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="au0_r_5 "/>
</bind>
</comp>

<comp id="856" class="1005" name="tile_value_addr_3_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="2" slack="1"/>
<pin id="858" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_value_addr_3 "/>
</bind>
</comp>

<comp id="861" class="1005" name="tile_y_addr_6_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="2" slack="1"/>
<pin id="863" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_y_addr_6 "/>
</bind>
</comp>

<comp id="866" class="1005" name="tile_to_dbuf_begin_addr_3_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="1"/>
<pin id="868" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tile_to_dbuf_begin_addr_3 "/>
</bind>
</comp>

<comp id="871" class="1005" name="au1_r_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="3"/>
<pin id="873" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="au1_r_3 "/>
</bind>
</comp>

<comp id="877" class="1005" name="icmp_ln211_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="1" slack="4"/>
<pin id="879" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln211 "/>
</bind>
</comp>

<comp id="881" class="1005" name="icmp_ln212_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="2"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln212 "/>
</bind>
</comp>

<comp id="885" class="1005" name="icmp_ln234_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="2"/>
<pin id="887" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln234 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="76" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="158" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="50" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="217"><net_src comp="200" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="223"><net_src comp="162" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="50" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="235"><net_src comp="218" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="241"><net_src comp="158" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="10" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="250"><net_src comp="162" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="10" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="259"><net_src comp="166" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="50" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="50" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="271"><net_src comp="254" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="277"><net_src comp="166" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="10" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="60" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="302"><net_src comp="50" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="62" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="310"><net_src comp="50" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="62" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="312"><net_src comp="305" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="320"><net_src comp="313" pin="3"/><net_sink comp="262" pin=2"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="328"><net_src comp="321" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="334"><net_src comp="50" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="329" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="50" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="342" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="366"><net_src comp="50" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="378"><net_src comp="50" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="50" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="373" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="386"><net_src comp="379" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="392"><net_src comp="50" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="393"><net_src comp="387" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="431"><net_src comp="78" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="432"><net_src comp="2" pin="0"/><net_sink comp="421" pin=4"/></net>

<net id="433"><net_src comp="194" pin="2"/><net_sink comp="421" pin=5"/></net>

<net id="442"><net_src comp="110" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="354" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="444"><net_src comp="367" pin="3"/><net_sink comp="434" pin=5"/></net>

<net id="450"><net_src comp="116" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="456"><net_src comp="118" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="463"><net_src comp="120" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="471"><net_src comp="122" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="477"><net_src comp="124" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="354" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="489"><net_src comp="367" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="434" pin=5"/></net>

<net id="494"><net_src comp="182" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="14" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="182" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="16" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="18" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="505"><net_src comp="495" pin="4"/><net_sink comp="226" pin=4"/></net>

<net id="512"><net_src comp="14" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="182" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="20" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="22" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="516"><net_src comp="506" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="523"><net_src comp="14" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="182" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="24" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="26" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="533"><net_src comp="14" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="182" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="28" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="30" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="543"><net_src comp="14" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="182" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="32" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="34" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="553"><net_src comp="14" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="182" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="36" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="38" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="40" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="182" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="42" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="565"><net_src comp="557" pin="3"/><net_sink comp="262" pin=4"/></net>

<net id="571"><net_src comp="40" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="182" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="44" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="3"/><net_sink comp="262" pin=1"/></net>

<net id="580"><net_src comp="40" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="182" pin="2"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="46" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="40" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="182" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="48" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="491" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="602"><net_src comp="14" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="182" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="52" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="596" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="615"><net_src comp="56" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="58" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="56" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="626" pin="1"/><net_sink comp="208" pin=4"/></net>

<net id="633"><net_src comp="630" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="640"><net_src comp="66" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="641"><net_src comp="188" pin="2"/><net_sink comp="634" pin=1"/></net>

<net id="642"><net_src comp="68" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="643"><net_src comp="70" pin="0"/><net_sink comp="634" pin=3"/></net>

<net id="644"><net_src comp="634" pin="4"/><net_sink comp="415" pin=1"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="104" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="645" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="108" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="645" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="108" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="669"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="677"><net_src comp="645" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="108" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="478" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="56" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="108" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="701"><net_src comp="478" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="714"><net_src comp="56" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="731"><net_src comp="397" pin="6"/><net_sink comp="727" pin=0"/></net>

<net id="735"><net_src comp="126" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="742"><net_src comp="130" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="749"><net_src comp="134" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="757"><net_src comp="517" pin="4"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="762"><net_src comp="527" pin="4"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="226" pin=4"/></net>

<net id="767"><net_src comp="537" pin="4"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="772"><net_src comp="547" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="777"><net_src comp="575" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="782"><net_src comp="583" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="787"><net_src comp="634" pin="4"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="789"><net_src comp="784" pin="1"/><net_sink comp="421" pin=6"/></net>

<net id="790"><net_src comp="784" pin="1"/><net_sink comp="434" pin=4"/></net>

<net id="791"><net_src comp="784" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="793"><net_src comp="784" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="794"><net_src comp="784" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="795"><net_src comp="784" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="799"><net_src comp="194" pin="2"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="421" pin=5"/></net>

<net id="804"><net_src comp="329" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="809"><net_src comp="336" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="397" pin=4"/></net>

<net id="819"><net_src comp="654" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="824"><net_src comp="660" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="829"><net_src comp="342" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="834"><net_src comp="348" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="839"><net_src comp="361" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="844"><net_src comp="673" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="679" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="852"><net_src comp="336" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="855"><net_src comp="849" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="859"><net_src comp="373" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="864"><net_src comp="379" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="869"><net_src comp="387" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="874"><net_src comp="336" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="880"><net_src comp="697" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="705" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="888"><net_src comp="715" pin="2"/><net_sink comp="885" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: pu_kernel.1 : s_12 | {1 }
	Port: pu_kernel.1 : gmem4 | {5 6 }
	Port: pu_kernel.1 : B2 | {5 }
	Port: pu_kernel.1 : K | {3 }
  - Chain level:
	State 1
		bitcast_ln178 : 1
		p_v_value_addr : 1
		store_ln178 : 2
		p_v_y_addr : 1
		store_ln178 : 1
		bitcast_ln178_7 : 1
		p_v_value_addr_7 : 1
		store_ln178 : 2
		p_v_y_addr_7 : 1
		store_ln178 : 1
		p_ref_addr : 1
		store_ln178 : 1
		p_ref_addr_7 : 1
		store_ln178 : 1
		store_ln202 : 1
		store_ln202 : 1
		store_ln202 : 1
	State 2
		store_ln178 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln178 : 1
		store_ln178 : 1
	State 3
		call_ln311 : 1
	State 4
	State 5
	State 6
	State 7
		tile_y_load : 1
	State 8
	State 9
		icmp_ln202 : 1
		add_ln202 : 1
		br_ln202 : 2
		shl_ln205 : 1
		zext_ln205 : 1
		tile_value_addr : 2
		tile_y_addr_5 : 2
		tile_value_load : 3
		au0_r_5 : 3
		tile_to_dbuf_begin_addr : 2
		tile_to_dbuf_begin_load : 3
		icmp_ln210 : 1
		icmp_ln251 : 1
		br_ln251 : 2
	State 10
		call_ln205 : 1
	State 11
		tile_value_addr_3 : 1
		tile_y_addr_6 : 1
		tile_value_load_3 : 2
		au1_r_3 : 2
		tile_to_dbuf_begin_addr_3 : 1
		tile_to_dbuf_begin_load_3 : 2
	State 12
		call_ln206 : 1
	State 13
		icmp_ln211 : 1
		br_ln211 : 2
		icmp_ln212 : 1
		br_ln212 : 2
	State 14
	State 15
		br_ln234 : 1
	State 16
	State 17
	State 18
		au0_r_6 : 1
		store_ln202 : 2
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          | grp_pu_kernel_1_Pipeline_pu_save_stream_into_pu_fu_405 |    0    |  1.161  |    73   |    45   |
|          |         grp_pu_kernel_1_Pipeline_init_au_fu_415        |    0    |    0    |    30   |    56   |
|          |                     grp_dfm_fu_421                     |    3    | 2.06643 |   824   |   368   |
|          |                   grp_pu_comp_fu_434                   |    3    |  0.387  |   316   |   166   |
|   call   |   grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_138_fu_445   |    0    |    0    |    30   |    56   |
|          |    grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_1_fu_451    |    0    |    0    |    30   |    56   |
|          |    grp_pu_kernel_1_Pipeline_VITIS_LOOP_241_3_fu_457    |    0    |  0.387  |   110   |    65   |
|          |    grp_pu_kernel_1_Pipeline_VITIS_LOOP_235_2_fu_464    |    4    |  0.774  |   875   |   470   |
|          |   grp_pu_kernel_1_Pipeline_VITIS_LOOP_148_139_fu_472   |    0    |    0    |    30   |    56   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                    icmp_ln202_fu_648                   |    0    |    0    |    0    |    8    |
|          |                    icmp_ln210_fu_673                   |    0    |    0    |    0    |    8    |
|   icmp   |                    icmp_ln251_fu_679                   |    0    |    0    |    0    |    20   |
|          |                    icmp_ln211_fu_697                   |    0    |    0    |    0    |    20   |
|          |                    icmp_ln212_fu_705                   |    0    |    0    |    0    |    20   |
|          |                    icmp_ln234_fu_715                   |    0    |    0    |    0    |    20   |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    add   |                    add_ln202_fu_654                    |    0    |    0    |    0    |    9    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                  s_12_read_read_fu_182                 |    0    |    0    |    0    |    0    |
|   read   |                   K_read_read_fu_188                   |    0    |    0    |    0    |    0    |
|          |                   B2_read_read_fu_194                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                   trunc_ln178_fu_491                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                  trunc_ln178_s_fu_495                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln178_6_fu_506                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln178_7_fu_517                  |    0    |    0    |    0    |    0    |
|partselect|                  trunc_ln178_8_fu_527                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln178_9_fu_537                  |    0    |    0    |    0    |    0    |
|          |                  trunc_ln178_10_fu_547                 |    0    |    0    |    0    |    0    |
|          |                     tmp_13_i_fu_596                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln_fu_634                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|          |                       tmp_fu_557                       |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_7_fu_566                      |    0    |    0    |    0    |    0    |
|          |                      tmp_8_fu_575                      |    0    |    0    |    0    |    0    |
|          |                      tmp_9_fu_583                      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    shl   |                    shl_ln205_fu_660                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                    zext_ln205_fu_666                   |    0    |    0    |    0    |    0    |
|          |                    zext_ln206_fu_690                   |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|    or    |                     or_ln206_fu_685                    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                        |    10   | 4.77543 |   2318  |   1443  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |  URAM  |
+------------------+--------+--------+--------+--------+
|        AU0       |   16   |    0   |    0   |    0   |
|       Dbuf       |   16   |    0   |    0   |    -   |
|       p_ref      |    0   |    2   |    3   |    0   |
|     p_v_value    |    0   |   32   |   33   |    0   |
|       p_v_y      |    0   |   32   |   33   |    0   |
|       resA       |   16   |    0   |    0   |    0   |
|       resB       |   16   |    0   |    0   |    0   |
|     tile_ref     |    0   |    2   |    3   |    0   |
|tile_to_dbuf_begin|    0   |   16   |   17   |    0   |
|    tile_value    |    0   |   32   |   33   |    0   |
|      tile_y      |    0   |   32   |   33   |    0   |
+------------------+--------+--------+--------+--------+
|       Total      |   64   |   148  |   155  |    0   |
+------------------+--------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         B2_read_reg_796         |   64   |
|        add_ln202_reg_816        |    2   |
|         au0_r_5_reg_849         |   32   |
|         au0_r_6_reg_394         |   32   |
|          au0_r_reg_732          |   32   |
|         au1_r_3_reg_871         |   32   |
|          au1_r_reg_746          |   32   |
|           i_10_reg_739          |    2   |
|        icmp_ln210_reg_841       |    1   |
|        icmp_ln211_reg_877       |    1   |
|        icmp_ln212_reg_881       |    1   |
|        icmp_ln234_reg_885       |    1   |
|        icmp_ln251_reg_845       |    1   |
|             reg_481             |   32   |
|             reg_486             |   16   |
|        shl_ln205_reg_821        |    2   |
|tile_to_dbuf_begin_addr_3_reg_866|    2   |
| tile_to_dbuf_begin_addr_reg_836 |    2   |
|    tile_value_addr_3_reg_856    |    2   |
|     tile_value_addr_reg_826     |    2   |
|      tile_y_addr_5_reg_831      |    2   |
|      tile_y_addr_6_reg_861      |    2   |
|       tile_y_addr_reg_801       |    2   |
|       tile_y_load_reg_806       |   32   |
|          tmp_8_reg_774          |    1   |
|          tmp_9_reg_779          |    1   |
|      trunc_ln178_10_reg_769     |   32   |
|      trunc_ln178_7_reg_754      |   32   |
|      trunc_ln178_8_reg_759      |   32   |
|      trunc_ln178_9_reg_764      |   32   |
|         trunc_ln_reg_784        |   30   |
+---------------------------------+--------+
|              Total              |   489  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_208            |  p0  |   2  |   2  |    4   ||    9    |
|            grp_access_fu_208            |  p1  |   2  |  32  |   64   ||    9    |
|            grp_access_fu_208            |  p2  |   2  |   0  |    0   ||    9    |
|            grp_access_fu_208            |  p4  |   2  |   2  |    4   ||    9    |
|            grp_access_fu_226            |  p0  |   2  |   2  |    4   ||    9    |
|            grp_access_fu_226            |  p1  |   2  |  32  |   64   ||    9    |
|            grp_access_fu_226            |  p2  |   2  |   0  |    0   ||    9    |
|            grp_access_fu_226            |  p4  |   2  |   2  |    4   ||    9    |
|            grp_access_fu_262            |  p0  |   2  |   2  |    4   ||    9    |
|            grp_access_fu_262            |  p1  |   2  |   1  |    2   ||    9    |
|            grp_access_fu_262            |  p2  |   2  |   0  |    0   ||    9    |
|            grp_access_fu_262            |  p4  |   2  |   2  |    4   ||    9    |
|            grp_access_fu_336            |  p0  |   6  |   2  |   12   ||    31   |
|            grp_access_fu_354            |  p0  |   4  |   2  |    8   ||    20   |
|            grp_access_fu_367            |  p0  |   4  |   2  |    8   ||    20   |
| grp_pu_kernel_1_Pipeline_init_au_fu_415 |  p1  |   2  |  30  |   60   ||    9    |
|              grp_dfm_fu_421             |  p5  |   2  |  64  |   128  ||    9    |
|            grp_pu_comp_fu_434           |  p2  |   2  |  32  |   64   ||    9    |
|            grp_pu_comp_fu_434           |  p5  |   2  |  16  |   32   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   466  || 7.61586 ||   215   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |    4   |  2318  |  1443  |    -   |
|   Memory  |   64   |    -   |    -   |   148  |   155  |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   215  |    -   |
|  Register |    -   |    -   |    -   |   489  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   64   |   10   |   12   |  2955  |  1813  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
