
Lab_03.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d34  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002e40  08002e40  00012e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e64  08002e64  00020028  2**0
                  CONTENTS
  4 .ARM          00000000  08002e64  08002e64  00020028  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e64  08002e64  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e64  08002e64  00012e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e68  08002e68  00012e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08002e6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000028  08002e94  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000b8  08002e94  000200b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008e7b  00000000  00000000  00020051  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bf3  00000000  00000000  00028ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0002aac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000920  00000000  00000000  0002b500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d22  00000000  00000000  0002be20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ba6b  00000000  00000000  00042b42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082451  00000000  00000000  0004e5ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d09fe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002800  00000000  00000000  000d0a50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000028 	.word	0x20000028
 8000128:	00000000 	.word	0x00000000
 800012c:	08002e28 	.word	0x08002e28

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000002c 	.word	0x2000002c
 8000148:	08002e28 	.word	0x08002e28

0800014c <display7SEG_1>:
 */

#include "main.h"
#include "7_segment.h"

void display7SEG_1 (int counter){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	int digit_1 = counter/10;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	4abd      	ldr	r2, [pc, #756]	; (800044c <display7SEG_1+0x300>)
 8000158:	fb82 1203 	smull	r1, r2, r2, r3
 800015c:	1092      	asrs	r2, r2, #2
 800015e:	17db      	asrs	r3, r3, #31
 8000160:	1ad3      	subs	r3, r2, r3
 8000162:	60fb      	str	r3, [r7, #12]
	int digit_2 = counter%10;
 8000164:	687a      	ldr	r2, [r7, #4]
 8000166:	4bb9      	ldr	r3, [pc, #740]	; (800044c <display7SEG_1+0x300>)
 8000168:	fb83 1302 	smull	r1, r3, r3, r2
 800016c:	1099      	asrs	r1, r3, #2
 800016e:	17d3      	asrs	r3, r2, #31
 8000170:	1ac9      	subs	r1, r1, r3
 8000172:	460b      	mov	r3, r1
 8000174:	009b      	lsls	r3, r3, #2
 8000176:	440b      	add	r3, r1
 8000178:	005b      	lsls	r3, r3, #1
 800017a:	1ad3      	subs	r3, r2, r3
 800017c:	60bb      	str	r3, [r7, #8]

	if (digit_1 == 0){
 800017e:	68fb      	ldr	r3, [r7, #12]
 8000180:	2b00      	cmp	r3, #0
 8000182:	d114      	bne.n	80001ae <display7SEG_1+0x62>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 8000184:	2200      	movs	r2, #0
 8000186:	2101      	movs	r1, #1
 8000188:	48b1      	ldr	r0, [pc, #708]	; (8000450 <display7SEG_1+0x304>)
 800018a:	f001 fe2a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800018e:	2200      	movs	r2, #0
 8000190:	2102      	movs	r1, #2
 8000192:	48af      	ldr	r0, [pc, #700]	; (8000450 <display7SEG_1+0x304>)
 8000194:	f001 fe25 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000198:	2200      	movs	r2, #0
 800019a:	2104      	movs	r1, #4
 800019c:	48ac      	ldr	r0, [pc, #688]	; (8000450 <display7SEG_1+0x304>)
 800019e:	f001 fe20 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80001a2:	2200      	movs	r2, #0
 80001a4:	2108      	movs	r1, #8
 80001a6:	48aa      	ldr	r0, [pc, #680]	; (8000450 <display7SEG_1+0x304>)
 80001a8:	f001 fe1b 	bl	8001de2 <HAL_GPIO_WritePin>
 80001ac:	e0d6      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 1){
 80001ae:	68fb      	ldr	r3, [r7, #12]
 80001b0:	2b01      	cmp	r3, #1
 80001b2:	d114      	bne.n	80001de <display7SEG_1+0x92>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 80001b4:	2201      	movs	r2, #1
 80001b6:	2101      	movs	r1, #1
 80001b8:	48a5      	ldr	r0, [pc, #660]	; (8000450 <display7SEG_1+0x304>)
 80001ba:	f001 fe12 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 80001be:	2200      	movs	r2, #0
 80001c0:	2102      	movs	r1, #2
 80001c2:	48a3      	ldr	r0, [pc, #652]	; (8000450 <display7SEG_1+0x304>)
 80001c4:	f001 fe0d 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 80001c8:	2200      	movs	r2, #0
 80001ca:	2104      	movs	r1, #4
 80001cc:	48a0      	ldr	r0, [pc, #640]	; (8000450 <display7SEG_1+0x304>)
 80001ce:	f001 fe08 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80001d2:	2200      	movs	r2, #0
 80001d4:	2108      	movs	r1, #8
 80001d6:	489e      	ldr	r0, [pc, #632]	; (8000450 <display7SEG_1+0x304>)
 80001d8:	f001 fe03 	bl	8001de2 <HAL_GPIO_WritePin>
 80001dc:	e0be      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 2){
 80001de:	68fb      	ldr	r3, [r7, #12]
 80001e0:	2b02      	cmp	r3, #2
 80001e2:	d114      	bne.n	800020e <display7SEG_1+0xc2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 80001e4:	2200      	movs	r2, #0
 80001e6:	2101      	movs	r1, #1
 80001e8:	4899      	ldr	r0, [pc, #612]	; (8000450 <display7SEG_1+0x304>)
 80001ea:	f001 fdfa 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 80001ee:	2201      	movs	r2, #1
 80001f0:	2102      	movs	r1, #2
 80001f2:	4897      	ldr	r0, [pc, #604]	; (8000450 <display7SEG_1+0x304>)
 80001f4:	f001 fdf5 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2104      	movs	r1, #4
 80001fc:	4894      	ldr	r0, [pc, #592]	; (8000450 <display7SEG_1+0x304>)
 80001fe:	f001 fdf0 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000202:	2200      	movs	r2, #0
 8000204:	2108      	movs	r1, #8
 8000206:	4892      	ldr	r0, [pc, #584]	; (8000450 <display7SEG_1+0x304>)
 8000208:	f001 fdeb 	bl	8001de2 <HAL_GPIO_WritePin>
 800020c:	e0a6      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 3){
 800020e:	68fb      	ldr	r3, [r7, #12]
 8000210:	2b03      	cmp	r3, #3
 8000212:	d114      	bne.n	800023e <display7SEG_1+0xf2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 8000214:	2201      	movs	r2, #1
 8000216:	2101      	movs	r1, #1
 8000218:	488d      	ldr	r0, [pc, #564]	; (8000450 <display7SEG_1+0x304>)
 800021a:	f001 fde2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 800021e:	2201      	movs	r2, #1
 8000220:	2102      	movs	r1, #2
 8000222:	488b      	ldr	r0, [pc, #556]	; (8000450 <display7SEG_1+0x304>)
 8000224:	f001 fddd 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000228:	2200      	movs	r2, #0
 800022a:	2104      	movs	r1, #4
 800022c:	4888      	ldr	r0, [pc, #544]	; (8000450 <display7SEG_1+0x304>)
 800022e:	f001 fdd8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000232:	2200      	movs	r2, #0
 8000234:	2108      	movs	r1, #8
 8000236:	4886      	ldr	r0, [pc, #536]	; (8000450 <display7SEG_1+0x304>)
 8000238:	f001 fdd3 	bl	8001de2 <HAL_GPIO_WritePin>
 800023c:	e08e      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 4){
 800023e:	68fb      	ldr	r3, [r7, #12]
 8000240:	2b04      	cmp	r3, #4
 8000242:	d114      	bne.n	800026e <display7SEG_1+0x122>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 8000244:	2200      	movs	r2, #0
 8000246:	2101      	movs	r1, #1
 8000248:	4881      	ldr	r0, [pc, #516]	; (8000450 <display7SEG_1+0x304>)
 800024a:	f001 fdca 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800024e:	2200      	movs	r2, #0
 8000250:	2102      	movs	r1, #2
 8000252:	487f      	ldr	r0, [pc, #508]	; (8000450 <display7SEG_1+0x304>)
 8000254:	f001 fdc5 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 8000258:	2201      	movs	r2, #1
 800025a:	2104      	movs	r1, #4
 800025c:	487c      	ldr	r0, [pc, #496]	; (8000450 <display7SEG_1+0x304>)
 800025e:	f001 fdc0 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000262:	2200      	movs	r2, #0
 8000264:	2108      	movs	r1, #8
 8000266:	487a      	ldr	r0, [pc, #488]	; (8000450 <display7SEG_1+0x304>)
 8000268:	f001 fdbb 	bl	8001de2 <HAL_GPIO_WritePin>
 800026c:	e076      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 5){
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	2b05      	cmp	r3, #5
 8000272:	d114      	bne.n	800029e <display7SEG_1+0x152>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 8000274:	2201      	movs	r2, #1
 8000276:	2101      	movs	r1, #1
 8000278:	4875      	ldr	r0, [pc, #468]	; (8000450 <display7SEG_1+0x304>)
 800027a:	f001 fdb2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800027e:	2200      	movs	r2, #0
 8000280:	2102      	movs	r1, #2
 8000282:	4873      	ldr	r0, [pc, #460]	; (8000450 <display7SEG_1+0x304>)
 8000284:	f001 fdad 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 8000288:	2201      	movs	r2, #1
 800028a:	2104      	movs	r1, #4
 800028c:	4870      	ldr	r0, [pc, #448]	; (8000450 <display7SEG_1+0x304>)
 800028e:	f001 fda8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 8000292:	2200      	movs	r2, #0
 8000294:	2108      	movs	r1, #8
 8000296:	486e      	ldr	r0, [pc, #440]	; (8000450 <display7SEG_1+0x304>)
 8000298:	f001 fda3 	bl	8001de2 <HAL_GPIO_WritePin>
 800029c:	e05e      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 6){
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	2b06      	cmp	r3, #6
 80002a2:	d114      	bne.n	80002ce <display7SEG_1+0x182>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 80002a4:	2200      	movs	r2, #0
 80002a6:	2101      	movs	r1, #1
 80002a8:	4869      	ldr	r0, [pc, #420]	; (8000450 <display7SEG_1+0x304>)
 80002aa:	f001 fd9a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 80002ae:	2201      	movs	r2, #1
 80002b0:	2102      	movs	r1, #2
 80002b2:	4867      	ldr	r0, [pc, #412]	; (8000450 <display7SEG_1+0x304>)
 80002b4:	f001 fd95 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 80002b8:	2201      	movs	r2, #1
 80002ba:	2104      	movs	r1, #4
 80002bc:	4864      	ldr	r0, [pc, #400]	; (8000450 <display7SEG_1+0x304>)
 80002be:	f001 fd90 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80002c2:	2200      	movs	r2, #0
 80002c4:	2108      	movs	r1, #8
 80002c6:	4862      	ldr	r0, [pc, #392]	; (8000450 <display7SEG_1+0x304>)
 80002c8:	f001 fd8b 	bl	8001de2 <HAL_GPIO_WritePin>
 80002cc:	e046      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 7){
 80002ce:	68fb      	ldr	r3, [r7, #12]
 80002d0:	2b07      	cmp	r3, #7
 80002d2:	d114      	bne.n	80002fe <display7SEG_1+0x1b2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 80002d4:	2201      	movs	r2, #1
 80002d6:	2101      	movs	r1, #1
 80002d8:	485d      	ldr	r0, [pc, #372]	; (8000450 <display7SEG_1+0x304>)
 80002da:	f001 fd82 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, SET);
 80002de:	2201      	movs	r2, #1
 80002e0:	2102      	movs	r1, #2
 80002e2:	485b      	ldr	r0, [pc, #364]	; (8000450 <display7SEG_1+0x304>)
 80002e4:	f001 fd7d 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, SET);
 80002e8:	2201      	movs	r2, #1
 80002ea:	2104      	movs	r1, #4
 80002ec:	4858      	ldr	r0, [pc, #352]	; (8000450 <display7SEG_1+0x304>)
 80002ee:	f001 fd78 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, RESET);
 80002f2:	2200      	movs	r2, #0
 80002f4:	2108      	movs	r1, #8
 80002f6:	4856      	ldr	r0, [pc, #344]	; (8000450 <display7SEG_1+0x304>)
 80002f8:	f001 fd73 	bl	8001de2 <HAL_GPIO_WritePin>
 80002fc:	e02e      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 8){
 80002fe:	68fb      	ldr	r3, [r7, #12]
 8000300:	2b08      	cmp	r3, #8
 8000302:	d114      	bne.n	800032e <display7SEG_1+0x1e2>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, RESET);
 8000304:	2200      	movs	r2, #0
 8000306:	2101      	movs	r1, #1
 8000308:	4851      	ldr	r0, [pc, #324]	; (8000450 <display7SEG_1+0x304>)
 800030a:	f001 fd6a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	2102      	movs	r1, #2
 8000312:	484f      	ldr	r0, [pc, #316]	; (8000450 <display7SEG_1+0x304>)
 8000314:	f001 fd65 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2104      	movs	r1, #4
 800031c:	484c      	ldr	r0, [pc, #304]	; (8000450 <display7SEG_1+0x304>)
 800031e:	f001 fd60 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000322:	2201      	movs	r2, #1
 8000324:	2108      	movs	r1, #8
 8000326:	484a      	ldr	r0, [pc, #296]	; (8000450 <display7SEG_1+0x304>)
 8000328:	f001 fd5b 	bl	8001de2 <HAL_GPIO_WritePin>
 800032c:	e016      	b.n	800035c <display7SEG_1+0x210>
	}
	else if (digit_1 == 9){
 800032e:	68fb      	ldr	r3, [r7, #12]
 8000330:	2b09      	cmp	r3, #9
 8000332:	d113      	bne.n	800035c <display7SEG_1+0x210>
		HAL_GPIO_WritePin(A1_GPIO_Port, A1_Pin, SET);
 8000334:	2201      	movs	r2, #1
 8000336:	2101      	movs	r1, #1
 8000338:	4845      	ldr	r0, [pc, #276]	; (8000450 <display7SEG_1+0x304>)
 800033a:	f001 fd52 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B1_GPIO_Port, B1_Pin, RESET);
 800033e:	2200      	movs	r2, #0
 8000340:	2102      	movs	r1, #2
 8000342:	4843      	ldr	r0, [pc, #268]	; (8000450 <display7SEG_1+0x304>)
 8000344:	f001 fd4d 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C1_GPIO_Port, C1_Pin, RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	2104      	movs	r1, #4
 800034c:	4840      	ldr	r0, [pc, #256]	; (8000450 <display7SEG_1+0x304>)
 800034e:	f001 fd48 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D1_GPIO_Port, D1_Pin, SET);
 8000352:	2201      	movs	r2, #1
 8000354:	2108      	movs	r1, #8
 8000356:	483e      	ldr	r0, [pc, #248]	; (8000450 <display7SEG_1+0x304>)
 8000358:	f001 fd43 	bl	8001de2 <HAL_GPIO_WritePin>
	}

	if (digit_2 == 0){
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	2b00      	cmp	r3, #0
 8000360:	d114      	bne.n	800038c <display7SEG_1+0x240>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 8000362:	2200      	movs	r2, #0
 8000364:	2110      	movs	r1, #16
 8000366:	483a      	ldr	r0, [pc, #232]	; (8000450 <display7SEG_1+0x304>)
 8000368:	f001 fd3b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	2120      	movs	r1, #32
 8000370:	4837      	ldr	r0, [pc, #220]	; (8000450 <display7SEG_1+0x304>)
 8000372:	f001 fd36 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 8000376:	2200      	movs	r2, #0
 8000378:	2140      	movs	r1, #64	; 0x40
 800037a:	4835      	ldr	r0, [pc, #212]	; (8000450 <display7SEG_1+0x304>)
 800037c:	f001 fd31 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000380:	2200      	movs	r2, #0
 8000382:	2180      	movs	r1, #128	; 0x80
 8000384:	4832      	ldr	r0, [pc, #200]	; (8000450 <display7SEG_1+0x304>)
 8000386:	f001 fd2c 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
	}
}
 800038a:	e0da      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 1){
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	2b01      	cmp	r3, #1
 8000390:	d114      	bne.n	80003bc <display7SEG_1+0x270>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 8000392:	2201      	movs	r2, #1
 8000394:	2110      	movs	r1, #16
 8000396:	482e      	ldr	r0, [pc, #184]	; (8000450 <display7SEG_1+0x304>)
 8000398:	f001 fd23 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 800039c:	2200      	movs	r2, #0
 800039e:	2120      	movs	r1, #32
 80003a0:	482b      	ldr	r0, [pc, #172]	; (8000450 <display7SEG_1+0x304>)
 80003a2:	f001 fd1e 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 80003a6:	2200      	movs	r2, #0
 80003a8:	2140      	movs	r1, #64	; 0x40
 80003aa:	4829      	ldr	r0, [pc, #164]	; (8000450 <display7SEG_1+0x304>)
 80003ac:	f001 fd19 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2180      	movs	r1, #128	; 0x80
 80003b4:	4826      	ldr	r0, [pc, #152]	; (8000450 <display7SEG_1+0x304>)
 80003b6:	f001 fd14 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80003ba:	e0c2      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 2){
 80003bc:	68bb      	ldr	r3, [r7, #8]
 80003be:	2b02      	cmp	r3, #2
 80003c0:	d114      	bne.n	80003ec <display7SEG_1+0x2a0>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 80003c2:	2200      	movs	r2, #0
 80003c4:	2110      	movs	r1, #16
 80003c6:	4822      	ldr	r0, [pc, #136]	; (8000450 <display7SEG_1+0x304>)
 80003c8:	f001 fd0b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	2120      	movs	r1, #32
 80003d0:	481f      	ldr	r0, [pc, #124]	; (8000450 <display7SEG_1+0x304>)
 80003d2:	f001 fd06 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 80003d6:	2200      	movs	r2, #0
 80003d8:	2140      	movs	r1, #64	; 0x40
 80003da:	481d      	ldr	r0, [pc, #116]	; (8000450 <display7SEG_1+0x304>)
 80003dc:	f001 fd01 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80003e0:	2200      	movs	r2, #0
 80003e2:	2180      	movs	r1, #128	; 0x80
 80003e4:	481a      	ldr	r0, [pc, #104]	; (8000450 <display7SEG_1+0x304>)
 80003e6:	f001 fcfc 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80003ea:	e0aa      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 3){
 80003ec:	68bb      	ldr	r3, [r7, #8]
 80003ee:	2b03      	cmp	r3, #3
 80003f0:	d114      	bne.n	800041c <display7SEG_1+0x2d0>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 80003f2:	2201      	movs	r2, #1
 80003f4:	2110      	movs	r1, #16
 80003f6:	4816      	ldr	r0, [pc, #88]	; (8000450 <display7SEG_1+0x304>)
 80003f8:	f001 fcf3 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2120      	movs	r1, #32
 8000400:	4813      	ldr	r0, [pc, #76]	; (8000450 <display7SEG_1+0x304>)
 8000402:	f001 fcee 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2140      	movs	r1, #64	; 0x40
 800040a:	4811      	ldr	r0, [pc, #68]	; (8000450 <display7SEG_1+0x304>)
 800040c:	f001 fce9 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2180      	movs	r1, #128	; 0x80
 8000414:	480e      	ldr	r0, [pc, #56]	; (8000450 <display7SEG_1+0x304>)
 8000416:	f001 fce4 	bl	8001de2 <HAL_GPIO_WritePin>
}
 800041a:	e092      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 4){
 800041c:	68bb      	ldr	r3, [r7, #8]
 800041e:	2b04      	cmp	r3, #4
 8000420:	d118      	bne.n	8000454 <display7SEG_1+0x308>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 8000422:	2200      	movs	r2, #0
 8000424:	2110      	movs	r1, #16
 8000426:	480a      	ldr	r0, [pc, #40]	; (8000450 <display7SEG_1+0x304>)
 8000428:	f001 fcdb 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 800042c:	2200      	movs	r2, #0
 800042e:	2120      	movs	r1, #32
 8000430:	4807      	ldr	r0, [pc, #28]	; (8000450 <display7SEG_1+0x304>)
 8000432:	f001 fcd6 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 8000436:	2201      	movs	r2, #1
 8000438:	2140      	movs	r1, #64	; 0x40
 800043a:	4805      	ldr	r0, [pc, #20]	; (8000450 <display7SEG_1+0x304>)
 800043c:	f001 fcd1 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000440:	2200      	movs	r2, #0
 8000442:	2180      	movs	r1, #128	; 0x80
 8000444:	4802      	ldr	r0, [pc, #8]	; (8000450 <display7SEG_1+0x304>)
 8000446:	f001 fccc 	bl	8001de2 <HAL_GPIO_WritePin>
}
 800044a:	e07a      	b.n	8000542 <display7SEG_1+0x3f6>
 800044c:	66666667 	.word	0x66666667
 8000450:	40010c00 	.word	0x40010c00
	else if (digit_2 == 5){
 8000454:	68bb      	ldr	r3, [r7, #8]
 8000456:	2b05      	cmp	r3, #5
 8000458:	d114      	bne.n	8000484 <display7SEG_1+0x338>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 800045a:	2201      	movs	r2, #1
 800045c:	2110      	movs	r1, #16
 800045e:	483b      	ldr	r0, [pc, #236]	; (800054c <display7SEG_1+0x400>)
 8000460:	f001 fcbf 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 8000464:	2200      	movs	r2, #0
 8000466:	2120      	movs	r1, #32
 8000468:	4838      	ldr	r0, [pc, #224]	; (800054c <display7SEG_1+0x400>)
 800046a:	f001 fcba 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 800046e:	2201      	movs	r2, #1
 8000470:	2140      	movs	r1, #64	; 0x40
 8000472:	4836      	ldr	r0, [pc, #216]	; (800054c <display7SEG_1+0x400>)
 8000474:	f001 fcb5 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8000478:	2200      	movs	r2, #0
 800047a:	2180      	movs	r1, #128	; 0x80
 800047c:	4833      	ldr	r0, [pc, #204]	; (800054c <display7SEG_1+0x400>)
 800047e:	f001 fcb0 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000482:	e05e      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 6){
 8000484:	68bb      	ldr	r3, [r7, #8]
 8000486:	2b06      	cmp	r3, #6
 8000488:	d114      	bne.n	80004b4 <display7SEG_1+0x368>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2110      	movs	r1, #16
 800048e:	482f      	ldr	r0, [pc, #188]	; (800054c <display7SEG_1+0x400>)
 8000490:	f001 fca7 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 8000494:	2201      	movs	r2, #1
 8000496:	2120      	movs	r1, #32
 8000498:	482c      	ldr	r0, [pc, #176]	; (800054c <display7SEG_1+0x400>)
 800049a:	f001 fca2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 800049e:	2201      	movs	r2, #1
 80004a0:	2140      	movs	r1, #64	; 0x40
 80004a2:	482a      	ldr	r0, [pc, #168]	; (800054c <display7SEG_1+0x400>)
 80004a4:	f001 fc9d 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80004a8:	2200      	movs	r2, #0
 80004aa:	2180      	movs	r1, #128	; 0x80
 80004ac:	4827      	ldr	r0, [pc, #156]	; (800054c <display7SEG_1+0x400>)
 80004ae:	f001 fc98 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80004b2:	e046      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 7){
 80004b4:	68bb      	ldr	r3, [r7, #8]
 80004b6:	2b07      	cmp	r3, #7
 80004b8:	d114      	bne.n	80004e4 <display7SEG_1+0x398>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 80004ba:	2201      	movs	r2, #1
 80004bc:	2110      	movs	r1, #16
 80004be:	4823      	ldr	r0, [pc, #140]	; (800054c <display7SEG_1+0x400>)
 80004c0:	f001 fc8f 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, SET);
 80004c4:	2201      	movs	r2, #1
 80004c6:	2120      	movs	r1, #32
 80004c8:	4820      	ldr	r0, [pc, #128]	; (800054c <display7SEG_1+0x400>)
 80004ca:	f001 fc8a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, SET);
 80004ce:	2201      	movs	r2, #1
 80004d0:	2140      	movs	r1, #64	; 0x40
 80004d2:	481e      	ldr	r0, [pc, #120]	; (800054c <display7SEG_1+0x400>)
 80004d4:	f001 fc85 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 80004d8:	2200      	movs	r2, #0
 80004da:	2180      	movs	r1, #128	; 0x80
 80004dc:	481b      	ldr	r0, [pc, #108]	; (800054c <display7SEG_1+0x400>)
 80004de:	f001 fc80 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80004e2:	e02e      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 8){
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	2b08      	cmp	r3, #8
 80004e8:	d114      	bne.n	8000514 <display7SEG_1+0x3c8>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2110      	movs	r1, #16
 80004ee:	4817      	ldr	r0, [pc, #92]	; (800054c <display7SEG_1+0x400>)
 80004f0:	f001 fc77 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2120      	movs	r1, #32
 80004f8:	4814      	ldr	r0, [pc, #80]	; (800054c <display7SEG_1+0x400>)
 80004fa:	f001 fc72 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2140      	movs	r1, #64	; 0x40
 8000502:	4812      	ldr	r0, [pc, #72]	; (800054c <display7SEG_1+0x400>)
 8000504:	f001 fc6d 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2180      	movs	r1, #128	; 0x80
 800050c:	480f      	ldr	r0, [pc, #60]	; (800054c <display7SEG_1+0x400>)
 800050e:	f001 fc68 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000512:	e016      	b.n	8000542 <display7SEG_1+0x3f6>
	else if (digit_2 == 9){
 8000514:	68bb      	ldr	r3, [r7, #8]
 8000516:	2b09      	cmp	r3, #9
 8000518:	d113      	bne.n	8000542 <display7SEG_1+0x3f6>
		HAL_GPIO_WritePin(A2_GPIO_Port, A2_Pin, SET);
 800051a:	2201      	movs	r2, #1
 800051c:	2110      	movs	r1, #16
 800051e:	480b      	ldr	r0, [pc, #44]	; (800054c <display7SEG_1+0x400>)
 8000520:	f001 fc5f 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B2_GPIO_Port, B2_Pin, RESET);
 8000524:	2200      	movs	r2, #0
 8000526:	2120      	movs	r1, #32
 8000528:	4808      	ldr	r0, [pc, #32]	; (800054c <display7SEG_1+0x400>)
 800052a:	f001 fc5a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C2_GPIO_Port, C2_Pin, RESET);
 800052e:	2200      	movs	r2, #0
 8000530:	2140      	movs	r1, #64	; 0x40
 8000532:	4806      	ldr	r0, [pc, #24]	; (800054c <display7SEG_1+0x400>)
 8000534:	f001 fc55 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8000538:	2201      	movs	r2, #1
 800053a:	2180      	movs	r1, #128	; 0x80
 800053c:	4803      	ldr	r0, [pc, #12]	; (800054c <display7SEG_1+0x400>)
 800053e:	f001 fc50 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000542:	bf00      	nop
 8000544:	3710      	adds	r7, #16
 8000546:	46bd      	mov	sp, r7
 8000548:	bd80      	pop	{r7, pc}
 800054a:	bf00      	nop
 800054c:	40010c00 	.word	0x40010c00

08000550 <display7SEG_2>:

void display7SEG_2 (int counter){
 8000550:	b580      	push	{r7, lr}
 8000552:	b084      	sub	sp, #16
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
	int digit_1 = counter/10;
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4abf      	ldr	r2, [pc, #764]	; (8000858 <display7SEG_2+0x308>)
 800055c:	fb82 1203 	smull	r1, r2, r2, r3
 8000560:	1092      	asrs	r2, r2, #2
 8000562:	17db      	asrs	r3, r3, #31
 8000564:	1ad3      	subs	r3, r2, r3
 8000566:	60fb      	str	r3, [r7, #12]
	int digit_2 = counter%10;
 8000568:	687a      	ldr	r2, [r7, #4]
 800056a:	4bbb      	ldr	r3, [pc, #748]	; (8000858 <display7SEG_2+0x308>)
 800056c:	fb83 1302 	smull	r1, r3, r3, r2
 8000570:	1099      	asrs	r1, r3, #2
 8000572:	17d3      	asrs	r3, r2, #31
 8000574:	1ac9      	subs	r1, r1, r3
 8000576:	460b      	mov	r3, r1
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	440b      	add	r3, r1
 800057c:	005b      	lsls	r3, r3, #1
 800057e:	1ad3      	subs	r3, r2, r3
 8000580:	60bb      	str	r3, [r7, #8]

	if (digit_1 == 0){
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d118      	bne.n	80005ba <display7SEG_2+0x6a>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800058e:	48b3      	ldr	r0, [pc, #716]	; (800085c <display7SEG_2+0x30c>)
 8000590:	f001 fc27 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 8000594:	2200      	movs	r2, #0
 8000596:	f44f 7100 	mov.w	r1, #512	; 0x200
 800059a:	48b0      	ldr	r0, [pc, #704]	; (800085c <display7SEG_2+0x30c>)
 800059c:	f001 fc21 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 80005a0:	2200      	movs	r2, #0
 80005a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005a6:	48ad      	ldr	r0, [pc, #692]	; (800085c <display7SEG_2+0x30c>)
 80005a8:	f001 fc1b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005b2:	48aa      	ldr	r0, [pc, #680]	; (800085c <display7SEG_2+0x30c>)
 80005b4:	f001 fc15 	bl	8001de2 <HAL_GPIO_WritePin>
 80005b8:	e0fa      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 1){
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d118      	bne.n	80005f2 <display7SEG_2+0xa2>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 80005c0:	2201      	movs	r2, #1
 80005c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005c6:	48a5      	ldr	r0, [pc, #660]	; (800085c <display7SEG_2+0x30c>)
 80005c8:	f001 fc0b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 80005cc:	2200      	movs	r2, #0
 80005ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005d2:	48a2      	ldr	r0, [pc, #648]	; (800085c <display7SEG_2+0x30c>)
 80005d4:	f001 fc05 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005de:	489f      	ldr	r0, [pc, #636]	; (800085c <display7SEG_2+0x30c>)
 80005e0:	f001 fbff 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ea:	489c      	ldr	r0, [pc, #624]	; (800085c <display7SEG_2+0x30c>)
 80005ec:	f001 fbf9 	bl	8001de2 <HAL_GPIO_WritePin>
 80005f0:	e0de      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 2){
 80005f2:	68fb      	ldr	r3, [r7, #12]
 80005f4:	2b02      	cmp	r3, #2
 80005f6:	d118      	bne.n	800062a <display7SEG_2+0xda>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fe:	4897      	ldr	r0, [pc, #604]	; (800085c <display7SEG_2+0x30c>)
 8000600:	f001 fbef 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 7100 	mov.w	r1, #512	; 0x200
 800060a:	4894      	ldr	r0, [pc, #592]	; (800085c <display7SEG_2+0x30c>)
 800060c:	f001 fbe9 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000610:	2200      	movs	r2, #0
 8000612:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000616:	4891      	ldr	r0, [pc, #580]	; (800085c <display7SEG_2+0x30c>)
 8000618:	f001 fbe3 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 800061c:	2200      	movs	r2, #0
 800061e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000622:	488e      	ldr	r0, [pc, #568]	; (800085c <display7SEG_2+0x30c>)
 8000624:	f001 fbdd 	bl	8001de2 <HAL_GPIO_WritePin>
 8000628:	e0c2      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 3){
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	2b03      	cmp	r3, #3
 800062e:	d118      	bne.n	8000662 <display7SEG_2+0x112>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 8000630:	2201      	movs	r2, #1
 8000632:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000636:	4889      	ldr	r0, [pc, #548]	; (800085c <display7SEG_2+0x30c>)
 8000638:	f001 fbd3 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 800063c:	2201      	movs	r2, #1
 800063e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000642:	4886      	ldr	r0, [pc, #536]	; (800085c <display7SEG_2+0x30c>)
 8000644:	f001 fbcd 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800064e:	4883      	ldr	r0, [pc, #524]	; (800085c <display7SEG_2+0x30c>)
 8000650:	f001 fbc7 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000654:	2200      	movs	r2, #0
 8000656:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800065a:	4880      	ldr	r0, [pc, #512]	; (800085c <display7SEG_2+0x30c>)
 800065c:	f001 fbc1 	bl	8001de2 <HAL_GPIO_WritePin>
 8000660:	e0a6      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 4){
 8000662:	68fb      	ldr	r3, [r7, #12]
 8000664:	2b04      	cmp	r3, #4
 8000666:	d118      	bne.n	800069a <display7SEG_2+0x14a>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066e:	487b      	ldr	r0, [pc, #492]	; (800085c <display7SEG_2+0x30c>)
 8000670:	f001 fbb7 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 8000674:	2200      	movs	r2, #0
 8000676:	f44f 7100 	mov.w	r1, #512	; 0x200
 800067a:	4878      	ldr	r0, [pc, #480]	; (800085c <display7SEG_2+0x30c>)
 800067c:	f001 fbb1 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 8000680:	2201      	movs	r2, #1
 8000682:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000686:	4875      	ldr	r0, [pc, #468]	; (800085c <display7SEG_2+0x30c>)
 8000688:	f001 fbab 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000692:	4872      	ldr	r0, [pc, #456]	; (800085c <display7SEG_2+0x30c>)
 8000694:	f001 fba5 	bl	8001de2 <HAL_GPIO_WritePin>
 8000698:	e08a      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 5){
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	2b05      	cmp	r3, #5
 800069e:	d118      	bne.n	80006d2 <display7SEG_2+0x182>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 80006a0:	2201      	movs	r2, #1
 80006a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a6:	486d      	ldr	r0, [pc, #436]	; (800085c <display7SEG_2+0x30c>)
 80006a8:	f001 fb9b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b2:	486a      	ldr	r0, [pc, #424]	; (800085c <display7SEG_2+0x30c>)
 80006b4:	f001 fb95 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006be:	4867      	ldr	r0, [pc, #412]	; (800085c <display7SEG_2+0x30c>)
 80006c0:	f001 fb8f 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80006c4:	2200      	movs	r2, #0
 80006c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ca:	4864      	ldr	r0, [pc, #400]	; (800085c <display7SEG_2+0x30c>)
 80006cc:	f001 fb89 	bl	8001de2 <HAL_GPIO_WritePin>
 80006d0:	e06e      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 6){
 80006d2:	68fb      	ldr	r3, [r7, #12]
 80006d4:	2b06      	cmp	r3, #6
 80006d6:	d118      	bne.n	800070a <display7SEG_2+0x1ba>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 80006d8:	2200      	movs	r2, #0
 80006da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006de:	485f      	ldr	r0, [pc, #380]	; (800085c <display7SEG_2+0x30c>)
 80006e0:	f001 fb7f 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 80006e4:	2201      	movs	r2, #1
 80006e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006ea:	485c      	ldr	r0, [pc, #368]	; (800085c <display7SEG_2+0x30c>)
 80006ec:	f001 fb79 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 80006f0:	2201      	movs	r2, #1
 80006f2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006f6:	4859      	ldr	r0, [pc, #356]	; (800085c <display7SEG_2+0x30c>)
 80006f8:	f001 fb73 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80006fc:	2200      	movs	r2, #0
 80006fe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000702:	4856      	ldr	r0, [pc, #344]	; (800085c <display7SEG_2+0x30c>)
 8000704:	f001 fb6d 	bl	8001de2 <HAL_GPIO_WritePin>
 8000708:	e052      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 7){
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	2b07      	cmp	r3, #7
 800070e:	d118      	bne.n	8000742 <display7SEG_2+0x1f2>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000716:	4851      	ldr	r0, [pc, #324]	; (800085c <display7SEG_2+0x30c>)
 8000718:	f001 fb63 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, SET);
 800071c:	2201      	movs	r2, #1
 800071e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000722:	484e      	ldr	r0, [pc, #312]	; (800085c <display7SEG_2+0x30c>)
 8000724:	f001 fb5d 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, SET);
 8000728:	2201      	movs	r2, #1
 800072a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800072e:	484b      	ldr	r0, [pc, #300]	; (800085c <display7SEG_2+0x30c>)
 8000730:	f001 fb57 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000734:	2200      	movs	r2, #0
 8000736:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800073a:	4848      	ldr	r0, [pc, #288]	; (800085c <display7SEG_2+0x30c>)
 800073c:	f001 fb51 	bl	8001de2 <HAL_GPIO_WritePin>
 8000740:	e036      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 8){
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	2b08      	cmp	r3, #8
 8000746:	d118      	bne.n	800077a <display7SEG_2+0x22a>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800074e:	4843      	ldr	r0, [pc, #268]	; (800085c <display7SEG_2+0x30c>)
 8000750:	f001 fb47 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 8000754:	2200      	movs	r2, #0
 8000756:	f44f 7100 	mov.w	r1, #512	; 0x200
 800075a:	4840      	ldr	r0, [pc, #256]	; (800085c <display7SEG_2+0x30c>)
 800075c:	f001 fb41 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000760:	2200      	movs	r2, #0
 8000762:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000766:	483d      	ldr	r0, [pc, #244]	; (800085c <display7SEG_2+0x30c>)
 8000768:	f001 fb3b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800076c:	2201      	movs	r2, #1
 800076e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000772:	483a      	ldr	r0, [pc, #232]	; (800085c <display7SEG_2+0x30c>)
 8000774:	f001 fb35 	bl	8001de2 <HAL_GPIO_WritePin>
 8000778:	e01a      	b.n	80007b0 <display7SEG_2+0x260>
	}
	else if (digit_1 == 9){
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	2b09      	cmp	r3, #9
 800077e:	d117      	bne.n	80007b0 <display7SEG_2+0x260>
		HAL_GPIO_WritePin(A3_GPIO_Port, A3_Pin, SET);
 8000780:	2201      	movs	r2, #1
 8000782:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000786:	4835      	ldr	r0, [pc, #212]	; (800085c <display7SEG_2+0x30c>)
 8000788:	f001 fb2b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B3_GPIO_Port, B3_Pin, RESET);
 800078c:	2200      	movs	r2, #0
 800078e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000792:	4832      	ldr	r0, [pc, #200]	; (800085c <display7SEG_2+0x30c>)
 8000794:	f001 fb25 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C3_GPIO_Port, C3_Pin, RESET);
 8000798:	2200      	movs	r2, #0
 800079a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800079e:	482f      	ldr	r0, [pc, #188]	; (800085c <display7SEG_2+0x30c>)
 80007a0:	f001 fb1f 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 80007a4:	2201      	movs	r2, #1
 80007a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007aa:	482c      	ldr	r0, [pc, #176]	; (800085c <display7SEG_2+0x30c>)
 80007ac:	f001 fb19 	bl	8001de2 <HAL_GPIO_WritePin>
	}

	if (digit_2 == 0){
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d118      	bne.n	80007e8 <display7SEG_2+0x298>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007bc:	4827      	ldr	r0, [pc, #156]	; (800085c <display7SEG_2+0x30c>)
 80007be:	f001 fb10 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c8:	4824      	ldr	r0, [pc, #144]	; (800085c <display7SEG_2+0x30c>)
 80007ca:	f001 fb0a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 80007ce:	2200      	movs	r2, #0
 80007d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d4:	4821      	ldr	r0, [pc, #132]	; (800085c <display7SEG_2+0x30c>)
 80007d6:	f001 fb04 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80007da:	2200      	movs	r2, #0
 80007dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007e0:	481e      	ldr	r0, [pc, #120]	; (800085c <display7SEG_2+0x30c>)
 80007e2:	f001 fafe 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
	}
}
 80007e6:	e0fe      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 1){
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d118      	bne.n	8000820 <display7SEG_2+0x2d0>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 80007ee:	2201      	movs	r2, #1
 80007f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007f4:	4819      	ldr	r0, [pc, #100]	; (800085c <display7SEG_2+0x30c>)
 80007f6:	f001 faf4 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000800:	4816      	ldr	r0, [pc, #88]	; (800085c <display7SEG_2+0x30c>)
 8000802:	f001 faee 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800080c:	4813      	ldr	r0, [pc, #76]	; (800085c <display7SEG_2+0x30c>)
 800080e:	f001 fae8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000818:	4810      	ldr	r0, [pc, #64]	; (800085c <display7SEG_2+0x30c>)
 800081a:	f001 fae2 	bl	8001de2 <HAL_GPIO_WritePin>
}
 800081e:	e0e2      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 2){
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	2b02      	cmp	r3, #2
 8000824:	d11c      	bne.n	8000860 <display7SEG_2+0x310>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800082c:	480b      	ldr	r0, [pc, #44]	; (800085c <display7SEG_2+0x30c>)
 800082e:	f001 fad8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 8000832:	2201      	movs	r2, #1
 8000834:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000838:	4808      	ldr	r0, [pc, #32]	; (800085c <display7SEG_2+0x30c>)
 800083a:	f001 fad2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <display7SEG_2+0x30c>)
 8000846:	f001 facc 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000850:	4802      	ldr	r0, [pc, #8]	; (800085c <display7SEG_2+0x30c>)
 8000852:	f001 fac6 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000856:	e0c6      	b.n	80009e6 <display7SEG_2+0x496>
 8000858:	66666667 	.word	0x66666667
 800085c:	40010c00 	.word	0x40010c00
	else if (digit_2 == 3){
 8000860:	68bb      	ldr	r3, [r7, #8]
 8000862:	2b03      	cmp	r3, #3
 8000864:	d118      	bne.n	8000898 <display7SEG_2+0x348>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 8000866:	2201      	movs	r2, #1
 8000868:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800086c:	4860      	ldr	r0, [pc, #384]	; (80009f0 <display7SEG_2+0x4a0>)
 800086e:	f001 fab8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000878:	485d      	ldr	r0, [pc, #372]	; (80009f0 <display7SEG_2+0x4a0>)
 800087a:	f001 fab2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000884:	485a      	ldr	r0, [pc, #360]	; (80009f0 <display7SEG_2+0x4a0>)
 8000886:	f001 faac 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800088a:	2200      	movs	r2, #0
 800088c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000890:	4857      	ldr	r0, [pc, #348]	; (80009f0 <display7SEG_2+0x4a0>)
 8000892:	f001 faa6 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000896:	e0a6      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 4){
 8000898:	68bb      	ldr	r3, [r7, #8]
 800089a:	2b04      	cmp	r3, #4
 800089c:	d118      	bne.n	80008d0 <display7SEG_2+0x380>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008a4:	4852      	ldr	r0, [pc, #328]	; (80009f0 <display7SEG_2+0x4a0>)
 80008a6:	f001 fa9c 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008b0:	484f      	ldr	r0, [pc, #316]	; (80009f0 <display7SEG_2+0x4a0>)
 80008b2:	f001 fa96 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 80008b6:	2201      	movs	r2, #1
 80008b8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008bc:	484c      	ldr	r0, [pc, #304]	; (80009f0 <display7SEG_2+0x4a0>)
 80008be:	f001 fa90 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	4849      	ldr	r0, [pc, #292]	; (80009f0 <display7SEG_2+0x4a0>)
 80008ca:	f001 fa8a 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80008ce:	e08a      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 5){
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	2b05      	cmp	r3, #5
 80008d4:	d118      	bne.n	8000908 <display7SEG_2+0x3b8>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 80008d6:	2201      	movs	r2, #1
 80008d8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008dc:	4844      	ldr	r0, [pc, #272]	; (80009f0 <display7SEG_2+0x4a0>)
 80008de:	f001 fa80 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80008e2:	2200      	movs	r2, #0
 80008e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e8:	4841      	ldr	r0, [pc, #260]	; (80009f0 <display7SEG_2+0x4a0>)
 80008ea:	f001 fa7a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 80008ee:	2201      	movs	r2, #1
 80008f0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008f4:	483e      	ldr	r0, [pc, #248]	; (80009f0 <display7SEG_2+0x4a0>)
 80008f6:	f001 fa74 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80008fa:	2200      	movs	r2, #0
 80008fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000900:	483b      	ldr	r0, [pc, #236]	; (80009f0 <display7SEG_2+0x4a0>)
 8000902:	f001 fa6e 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000906:	e06e      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 6){
 8000908:	68bb      	ldr	r3, [r7, #8]
 800090a:	2b06      	cmp	r3, #6
 800090c:	d118      	bne.n	8000940 <display7SEG_2+0x3f0>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000914:	4836      	ldr	r0, [pc, #216]	; (80009f0 <display7SEG_2+0x4a0>)
 8000916:	f001 fa64 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 800091a:	2201      	movs	r2, #1
 800091c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000920:	4833      	ldr	r0, [pc, #204]	; (80009f0 <display7SEG_2+0x4a0>)
 8000922:	f001 fa5e 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 8000926:	2201      	movs	r2, #1
 8000928:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800092c:	4830      	ldr	r0, [pc, #192]	; (80009f0 <display7SEG_2+0x4a0>)
 800092e:	f001 fa58 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 8000932:	2200      	movs	r2, #0
 8000934:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000938:	482d      	ldr	r0, [pc, #180]	; (80009f0 <display7SEG_2+0x4a0>)
 800093a:	f001 fa52 	bl	8001de2 <HAL_GPIO_WritePin>
}
 800093e:	e052      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 7){
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	2b07      	cmp	r3, #7
 8000944:	d118      	bne.n	8000978 <display7SEG_2+0x428>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800094c:	4828      	ldr	r0, [pc, #160]	; (80009f0 <display7SEG_2+0x4a0>)
 800094e:	f001 fa48 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, SET);
 8000952:	2201      	movs	r2, #1
 8000954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000958:	4825      	ldr	r0, [pc, #148]	; (80009f0 <display7SEG_2+0x4a0>)
 800095a:	f001 fa42 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, SET);
 800095e:	2201      	movs	r2, #1
 8000960:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000964:	4822      	ldr	r0, [pc, #136]	; (80009f0 <display7SEG_2+0x4a0>)
 8000966:	f001 fa3c 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 800096a:	2200      	movs	r2, #0
 800096c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000970:	481f      	ldr	r0, [pc, #124]	; (80009f0 <display7SEG_2+0x4a0>)
 8000972:	f001 fa36 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000976:	e036      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 8){
 8000978:	68bb      	ldr	r3, [r7, #8]
 800097a:	2b08      	cmp	r3, #8
 800097c:	d118      	bne.n	80009b0 <display7SEG_2+0x460>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000984:	481a      	ldr	r0, [pc, #104]	; (80009f0 <display7SEG_2+0x4a0>)
 8000986:	f001 fa2c 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000990:	4817      	ldr	r0, [pc, #92]	; (80009f0 <display7SEG_2+0x4a0>)
 8000992:	f001 fa26 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800099c:	4814      	ldr	r0, [pc, #80]	; (80009f0 <display7SEG_2+0x4a0>)
 800099e:	f001 fa20 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80009a2:	2201      	movs	r2, #1
 80009a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009a8:	4811      	ldr	r0, [pc, #68]	; (80009f0 <display7SEG_2+0x4a0>)
 80009aa:	f001 fa1a 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80009ae:	e01a      	b.n	80009e6 <display7SEG_2+0x496>
	else if (digit_2 == 9){
 80009b0:	68bb      	ldr	r3, [r7, #8]
 80009b2:	2b09      	cmp	r3, #9
 80009b4:	d117      	bne.n	80009e6 <display7SEG_2+0x496>
		HAL_GPIO_WritePin(A4_GPIO_Port, A4_Pin, SET);
 80009b6:	2201      	movs	r2, #1
 80009b8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009bc:	480c      	ldr	r0, [pc, #48]	; (80009f0 <display7SEG_2+0x4a0>)
 80009be:	f001 fa10 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(B4_GPIO_Port, B4_Pin, RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009c8:	4809      	ldr	r0, [pc, #36]	; (80009f0 <display7SEG_2+0x4a0>)
 80009ca:	f001 fa0a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(C4_GPIO_Port, C4_Pin, RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009d4:	4806      	ldr	r0, [pc, #24]	; (80009f0 <display7SEG_2+0x4a0>)
 80009d6:	f001 fa04 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009e0:	4803      	ldr	r0, [pc, #12]	; (80009f0 <display7SEG_2+0x4a0>)
 80009e2:	f001 f9fe 	bl	8001de2 <HAL_GPIO_WritePin>
}
 80009e6:	bf00      	nop
 80009e8:	3710      	adds	r7, #16
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	40010c00 	.word	0x40010c00

080009f4 <display7SEG_mode>:

void display7SEG_mode (int counter){
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	if (counter == 1){
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d118      	bne.n	8000a34 <display7SEG_mode+0x40>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, SET);
 8000a02:	2201      	movs	r2, #1
 8000a04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a08:	4836      	ldr	r0, [pc, #216]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a0a:	f001 f9ea 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a14:	4833      	ldr	r0, [pc, #204]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a16:	f001 f9e4 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, RESET);
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a20:	4830      	ldr	r0, [pc, #192]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a22:	f001 f9de 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a2c:	482d      	ldr	r0, [pc, #180]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a2e:	f001 f9d8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, RESET);
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, RESET);
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, SET);
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
	}
}
 8000a32:	e052      	b.n	8000ada <display7SEG_mode+0xe6>
	else if (counter == 2){
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	2b02      	cmp	r3, #2
 8000a38:	d118      	bne.n	8000a6c <display7SEG_mode+0x78>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, RESET);
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a40:	4828      	ldr	r0, [pc, #160]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a42:	f001 f9ce 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, SET);
 8000a46:	2201      	movs	r2, #1
 8000a48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a4c:	4825      	ldr	r0, [pc, #148]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a4e:	f001 f9c8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a58:	4822      	ldr	r0, [pc, #136]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a5a:	f001 f9c2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a64:	481f      	ldr	r0, [pc, #124]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a66:	f001 f9bc 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000a6a:	e036      	b.n	8000ada <display7SEG_mode+0xe6>
	else if (counter == 3){
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2b03      	cmp	r3, #3
 8000a70:	d118      	bne.n	8000aa4 <display7SEG_mode+0xb0>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, SET);
 8000a72:	2201      	movs	r2, #1
 8000a74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a78:	481a      	ldr	r0, [pc, #104]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a7a:	f001 f9b2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, SET);
 8000a7e:	2201      	movs	r2, #1
 8000a80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a84:	4817      	ldr	r0, [pc, #92]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a86:	f001 f9ac 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, RESET);
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a90:	4814      	ldr	r0, [pc, #80]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a92:	f001 f9a6 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000a96:	2200      	movs	r2, #0
 8000a98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a9c:	4811      	ldr	r0, [pc, #68]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000a9e:	f001 f9a0 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000aa2:	e01a      	b.n	8000ada <display7SEG_mode+0xe6>
	else if (counter == 4){
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	2b04      	cmp	r3, #4
 8000aa8:	d117      	bne.n	8000ada <display7SEG_mode+0xe6>
		HAL_GPIO_WritePin(MODE_A_GPIO_Port, MODE_A_Pin, RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ab0:	480c      	ldr	r0, [pc, #48]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000ab2:	f001 f996 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_B_GPIO_Port, MODE_B_Pin, RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000abc:	4809      	ldr	r0, [pc, #36]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000abe:	f001 f990 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_C_GPIO_Port, MODE_C_Pin, SET);
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac8:	4806      	ldr	r0, [pc, #24]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000aca:	f001 f98a 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(MODE_D_GPIO_Port, MODE_D_Pin, RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ad4:	4803      	ldr	r0, [pc, #12]	; (8000ae4 <display7SEG_mode+0xf0>)
 8000ad6:	f001 f984 	bl	8001de2 <HAL_GPIO_WritePin>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	40010800 	.word	0x40010800

08000ae8 <button_reading>:

// we define counter for automatically increasing the value after the button is pressed more than 1 second .
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS] = {DURATION_FOR_AUTO_DECREASING, DURATION_FOR_AUTO_DECREASING, DURATION_FOR_AUTO_DECREASING};

void button_reading (void)
{
 8000ae8:	b590      	push	{r4, r7, lr}
 8000aea:	b083      	sub	sp, #12
 8000aec:	af00      	add	r7, sp, #0
	for (char i = 0; i < N0_OF_BUTTONS; i++)
 8000aee:	2300      	movs	r3, #0
 8000af0:	71fb      	strb	r3, [r7, #7]
 8000af2:	e087      	b.n	8000c04 <button_reading+0x11c>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000af4:	79fa      	ldrb	r2, [r7, #7]
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	4947      	ldr	r1, [pc, #284]	; (8000c18 <button_reading+0x130>)
 8000afa:	5c89      	ldrb	r1, [r1, r2]
 8000afc:	4a47      	ldr	r2, [pc, #284]	; (8000c1c <button_reading+0x134>)
 8000afe:	54d1      	strb	r1, [r2, r3]
		switch (i)
 8000b00:	79fb      	ldrb	r3, [r7, #7]
 8000b02:	2b02      	cmp	r3, #2
 8000b04:	d01b      	beq.n	8000b3e <button_reading+0x56>
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	dc24      	bgt.n	8000b54 <button_reading+0x6c>
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <button_reading+0x2c>
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d00a      	beq.n	8000b28 <button_reading+0x40>
				break;
			case 2:
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
				break;
			default:
				break;
 8000b12:	e01f      	b.n	8000b54 <button_reading+0x6c>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin);
 8000b14:	79fc      	ldrb	r4, [r7, #7]
 8000b16:	2180      	movs	r1, #128	; 0x80
 8000b18:	4841      	ldr	r0, [pc, #260]	; (8000c20 <button_reading+0x138>)
 8000b1a:	f001 f94b 	bl	8001db4 <HAL_GPIO_ReadPin>
 8000b1e:	4603      	mov	r3, r0
 8000b20:	461a      	mov	r2, r3
 8000b22:	4b3d      	ldr	r3, [pc, #244]	; (8000c18 <button_reading+0x130>)
 8000b24:	551a      	strb	r2, [r3, r4]
				break;
 8000b26:	e016      	b.n	8000b56 <button_reading+0x6e>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin);
 8000b28:	79fc      	ldrb	r4, [r7, #7]
 8000b2a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b2e:	483c      	ldr	r0, [pc, #240]	; (8000c20 <button_reading+0x138>)
 8000b30:	f001 f940 	bl	8001db4 <HAL_GPIO_ReadPin>
 8000b34:	4603      	mov	r3, r0
 8000b36:	461a      	mov	r2, r3
 8000b38:	4b37      	ldr	r3, [pc, #220]	; (8000c18 <button_reading+0x130>)
 8000b3a:	551a      	strb	r2, [r3, r4]
				break;
 8000b3c:	e00b      	b.n	8000b56 <button_reading+0x6e>
				debounceButtonBuffer1[i] = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin);
 8000b3e:	79fc      	ldrb	r4, [r7, #7]
 8000b40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b44:	4836      	ldr	r0, [pc, #216]	; (8000c20 <button_reading+0x138>)
 8000b46:	f001 f935 	bl	8001db4 <HAL_GPIO_ReadPin>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	461a      	mov	r2, r3
 8000b4e:	4b32      	ldr	r3, [pc, #200]	; (8000c18 <button_reading+0x130>)
 8000b50:	551a      	strb	r2, [r3, r4]
				break;
 8000b52:	e000      	b.n	8000b56 <button_reading+0x6e>
				break;
 8000b54:	bf00      	nop
		}
		if(debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	4a2f      	ldr	r2, [pc, #188]	; (8000c18 <button_reading+0x130>)
 8000b5a:	5cd2      	ldrb	r2, [r2, r3]
 8000b5c:	79fb      	ldrb	r3, [r7, #7]
 8000b5e:	492f      	ldr	r1, [pc, #188]	; (8000c1c <button_reading+0x134>)
 8000b60:	5ccb      	ldrb	r3, [r1, r3]
 8000b62:	429a      	cmp	r2, r3
 8000b64:	d14b      	bne.n	8000bfe <button_reading+0x116>
		{
			if(debounceButtonBuffer2[i] != debounceButtonBuffer3[i])
 8000b66:	79fb      	ldrb	r3, [r7, #7]
 8000b68:	4a2c      	ldr	r2, [pc, #176]	; (8000c1c <button_reading+0x134>)
 8000b6a:	5cd2      	ldrb	r2, [r2, r3]
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	492d      	ldr	r1, [pc, #180]	; (8000c24 <button_reading+0x13c>)
 8000b70:	5ccb      	ldrb	r3, [r1, r3]
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d014      	beq.n	8000ba0 <button_reading+0xb8>
			{
				debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000b76:	79fa      	ldrb	r2, [r7, #7]
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	4928      	ldr	r1, [pc, #160]	; (8000c1c <button_reading+0x134>)
 8000b7c:	5c89      	ldrb	r1, [r1, r2]
 8000b7e:	4a29      	ldr	r2, [pc, #164]	; (8000c24 <button_reading+0x13c>)
 8000b80:	54d1      	strb	r1, [r2, r3]
				if(debounceButtonBuffer3[i] == BUTTON_IS_PRESSED)
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	4a27      	ldr	r2, [pc, #156]	; (8000c24 <button_reading+0x13c>)
 8000b86:	5cd3      	ldrb	r3, [r2, r3]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d138      	bne.n	8000bfe <button_reading+0x116>
				{
					buttonBuffer[i] = BUTTON_IS_PRESSED;
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	4a26      	ldr	r2, [pc, #152]	; (8000c28 <button_reading+0x140>)
 8000b90:	2100      	movs	r1, #0
 8000b92:	54d1      	strb	r1, [r2, r3]
					counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000b94:	79fb      	ldrb	r3, [r7, #7]
 8000b96:	4a25      	ldr	r2, [pc, #148]	; (8000c2c <button_reading+0x144>)
 8000b98:	2164      	movs	r1, #100	; 0x64
 8000b9a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b9e:	e02e      	b.n	8000bfe <button_reading+0x116>
				}
			}
			else
			{
				counterForButtonPress1s[i]--;
 8000ba0:	79fb      	ldrb	r3, [r7, #7]
 8000ba2:	4a22      	ldr	r2, [pc, #136]	; (8000c2c <button_reading+0x144>)
 8000ba4:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000ba8:	3a01      	subs	r2, #1
 8000baa:	b291      	uxth	r1, r2
 8000bac:	4a1f      	ldr	r2, [pc, #124]	; (8000c2c <button_reading+0x144>)
 8000bae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] == 0)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	4a1d      	ldr	r2, [pc, #116]	; (8000c2c <button_reading+0x144>)
 8000bb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d11f      	bne.n	8000bfe <button_reading+0x116>
				{
					if(debounceButtonBuffer3[i] == BUTTON_IS_PRESSED)
 8000bbe:	79fb      	ldrb	r3, [r7, #7]
 8000bc0:	4a18      	ldr	r2, [pc, #96]	; (8000c24 <button_reading+0x13c>)
 8000bc2:	5cd3      	ldrb	r3, [r2, r3]
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d10c      	bne.n	8000be2 <button_reading+0xfa>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000bc8:	79fb      	ldrb	r3, [r7, #7]
 8000bca:	4a18      	ldr	r2, [pc, #96]	; (8000c2c <button_reading+0x144>)
 8000bcc:	2164      	movs	r1, #100	; 0x64
 8000bce:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4a14      	ldr	r2, [pc, #80]	; (8000c28 <button_reading+0x140>)
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	54d1      	strb	r1, [r2, r3]
						flagForButtonPress1s[i] = 1;
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	4a14      	ldr	r2, [pc, #80]	; (8000c30 <button_reading+0x148>)
 8000bde:	2101      	movs	r1, #1
 8000be0:	54d1      	strb	r1, [r2, r3]
					}

					if(debounceButtonBuffer3[i] == BUTTON_IS_RELEASED)
 8000be2:	79fb      	ldrb	r3, [r7, #7]
 8000be4:	4a0f      	ldr	r2, [pc, #60]	; (8000c24 <button_reading+0x13c>)
 8000be6:	5cd3      	ldrb	r3, [r2, r3]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d108      	bne.n	8000bfe <button_reading+0x116>
					{
						counterForButtonPress1s[i] = DURATION_FOR_AUTO_DECREASING;
 8000bec:	79fb      	ldrb	r3, [r7, #7]
 8000bee:	4a0f      	ldr	r2, [pc, #60]	; (8000c2c <button_reading+0x144>)
 8000bf0:	2164      	movs	r1, #100	; 0x64
 8000bf2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						flagForButtonPress1s[i] = 0;
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	4a0d      	ldr	r2, [pc, #52]	; (8000c30 <button_reading+0x148>)
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	54d1      	strb	r1, [r2, r3]
	for (char i = 0; i < N0_OF_BUTTONS; i++)
 8000bfe:	79fb      	ldrb	r3, [r7, #7]
 8000c00:	3301      	adds	r3, #1
 8000c02:	71fb      	strb	r3, [r7, #7]
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	f67f af74 	bls.w	8000af4 <button_reading+0xc>
					}
				}
			}
		}
	}
}
 8000c0c:	bf00      	nop
 8000c0e:	bf00      	nop
 8000c10:	370c      	adds	r7, #12
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd90      	pop	{r4, r7, pc}
 8000c16:	bf00      	nop
 8000c18:	20000004 	.word	0x20000004
 8000c1c:	20000008 	.word	0x20000008
 8000c20:	40010800 	.word	0x40010800
 8000c24:	2000000c 	.word	0x2000000c
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	20000010 	.word	0x20000010
 8000c30:	20000050 	.word	0x20000050

08000c34 <is_button_pressed>:

unsigned char is_button_pressed(uint8_t index)
{
 8000c34:	b480      	push	{r7}
 8000c36:	b085      	sub	sp, #20
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0;
 8000c3e:	79fb      	ldrb	r3, [r7, #7]
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d901      	bls.n	8000c48 <is_button_pressed+0x14>
 8000c44:	2300      	movs	r3, #0
 8000c46:	e00d      	b.n	8000c64 <is_button_pressed+0x30>
	GPIO_PinState new = buttonBuffer[index];
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	4a09      	ldr	r2, [pc, #36]	; (8000c70 <is_button_pressed+0x3c>)
 8000c4c:	5cd3      	ldrb	r3, [r2, r3]
 8000c4e:	73fb      	strb	r3, [r7, #15]
	buttonBuffer[index] = BUTTON_IS_RELEASED;
 8000c50:	79fb      	ldrb	r3, [r7, #7]
 8000c52:	4a07      	ldr	r2, [pc, #28]	; (8000c70 <is_button_pressed+0x3c>)
 8000c54:	2101      	movs	r1, #1
 8000c56:	54d1      	strb	r1, [r2, r3]
	return (new == BUTTON_IS_PRESSED);
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	bf0c      	ite	eq
 8000c5e:	2301      	moveq	r3, #1
 8000c60:	2300      	movne	r3, #0
 8000c62:	b2db      	uxtb	r3, r3
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bc80      	pop	{r7}
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	20000000 	.word	0x20000000

08000c74 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	71fb      	strb	r3, [r7, #7]
	if (index >= N0_OF_BUTTONS) return 0xff;
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	2b02      	cmp	r3, #2
 8000c82:	d901      	bls.n	8000c88 <is_button_pressed_1s+0x14>
 8000c84:	23ff      	movs	r3, #255	; 0xff
 8000c86:	e00d      	b.n	8000ca4 <is_button_pressed_1s+0x30>
	uint8_t new = flagForButtonPress1s[index];
 8000c88:	79fb      	ldrb	r3, [r7, #7]
 8000c8a:	4a09      	ldr	r2, [pc, #36]	; (8000cb0 <is_button_pressed_1s+0x3c>)
 8000c8c:	5cd3      	ldrb	r3, [r2, r3]
 8000c8e:	73fb      	strb	r3, [r7, #15]
	flagForButtonPress1s[index] = 0;
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	4a07      	ldr	r2, [pc, #28]	; (8000cb0 <is_button_pressed_1s+0x3c>)
 8000c94:	2100      	movs	r1, #0
 8000c96:	54d1      	strb	r1, [r2, r3]
	return (new == 1);
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	bf0c      	ite	eq
 8000c9e:	2301      	moveq	r3, #1
 8000ca0:	2300      	movne	r3, #0
 8000ca2:	b2db      	uxtb	r3, r3
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bc80      	pop	{r7}
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000050 	.word	0x20000050

08000cb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cb8:	f000 fd90 	bl	80017dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cbc:	f000 f810 	bl	8000ce0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cc0:	f000 f896 	bl	8000df0 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000cc4:	f000 f848 	bl	8000d58 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2 );
 8000cc8:	4804      	ldr	r0, [pc, #16]	; (8000cdc <main+0x28>)
 8000cca:	f001 fce9 	bl	80026a0 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  runMode1();
 8000cce:	f000 f909 	bl	8000ee4 <runMode1>
	  runMode2();
 8000cd2:	f000 fb1b 	bl	800130c <runMode2>
	  runMode3();
 8000cd6:	f000 fbb3 	bl	8001440 <runMode3>
	  runMode1();
 8000cda:	e7f8      	b.n	8000cce <main+0x1a>
 8000cdc:	20000054 	.word	0x20000054

08000ce0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b090      	sub	sp, #64	; 0x40
 8000ce4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ce6:	f107 0318 	add.w	r3, r7, #24
 8000cea:	2228      	movs	r2, #40	; 0x28
 8000cec:	2100      	movs	r1, #0
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f002 f892 	bl	8002e18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf4:	1d3b      	adds	r3, r7, #4
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	601a      	str	r2, [r3, #0]
 8000cfa:	605a      	str	r2, [r3, #4]
 8000cfc:	609a      	str	r2, [r3, #8]
 8000cfe:	60da      	str	r2, [r3, #12]
 8000d00:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d02:	2302      	movs	r3, #2
 8000d04:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d06:	2301      	movs	r3, #1
 8000d08:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d0a:	2310      	movs	r3, #16
 8000d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d12:	f107 0318 	add.w	r3, r7, #24
 8000d16:	4618      	mov	r0, r3
 8000d18:	f001 f894 	bl	8001e44 <HAL_RCC_OscConfig>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000d22:	f000 f8da 	bl	8000eda <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d26:	230f      	movs	r3, #15
 8000d28:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d32:	2300      	movs	r3, #0
 8000d34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d36:	2300      	movs	r3, #0
 8000d38:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f001 fb02 	bl	8002348 <HAL_RCC_ClockConfig>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000d4a:	f000 f8c6 	bl	8000eda <Error_Handler>
  }
}
 8000d4e:	bf00      	nop
 8000d50:	3740      	adds	r7, #64	; 0x40
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d5e:	f107 0308 	add.w	r3, r7, #8
 8000d62:	2200      	movs	r2, #0
 8000d64:	601a      	str	r2, [r3, #0]
 8000d66:	605a      	str	r2, [r3, #4]
 8000d68:	609a      	str	r2, [r3, #8]
 8000d6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d74:	4b1d      	ldr	r3, [pc, #116]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d76:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d7a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000d7c:	4b1b      	ldr	r3, [pc, #108]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d7e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000d82:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d84:	4b19      	ldr	r3, [pc, #100]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000d8a:	4b18      	ldr	r3, [pc, #96]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d8c:	2209      	movs	r2, #9
 8000d8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d90:	4b16      	ldr	r3, [pc, #88]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d96:	4b15      	ldr	r3, [pc, #84]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d9c:	4813      	ldr	r0, [pc, #76]	; (8000dec <MX_TIM2_Init+0x94>)
 8000d9e:	f001 fc2f 	bl	8002600 <HAL_TIM_Base_Init>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d001      	beq.n	8000dac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000da8:	f000 f897 	bl	8000eda <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000db0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000db2:	f107 0308 	add.w	r3, r7, #8
 8000db6:	4619      	mov	r1, r3
 8000db8:	480c      	ldr	r0, [pc, #48]	; (8000dec <MX_TIM2_Init+0x94>)
 8000dba:	f001 fdc5 	bl	8002948 <HAL_TIM_ConfigClockSource>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000dc4:	f000 f889 	bl	8000eda <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000dd0:	463b      	mov	r3, r7
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4805      	ldr	r0, [pc, #20]	; (8000dec <MX_TIM2_Init+0x94>)
 8000dd6:	f001 ff91 	bl	8002cfc <HAL_TIMEx_MasterConfigSynchronization>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000de0:	f000 f87b 	bl	8000eda <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000de4:	bf00      	nop
 8000de6:	3718      	adds	r7, #24
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	20000054 	.word	0x20000054

08000df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df6:	f107 0308 	add.w	r3, r7, #8
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e04:	4b29      	ldr	r3, [pc, #164]	; (8000eac <MX_GPIO_Init+0xbc>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	4a28      	ldr	r2, [pc, #160]	; (8000eac <MX_GPIO_Init+0xbc>)
 8000e0a:	f043 0304 	orr.w	r3, r3, #4
 8000e0e:	6193      	str	r3, [r2, #24]
 8000e10:	4b26      	ldr	r3, [pc, #152]	; (8000eac <MX_GPIO_Init+0xbc>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	f003 0304 	and.w	r3, r3, #4
 8000e18:	607b      	str	r3, [r7, #4]
 8000e1a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e1c:	4b23      	ldr	r3, [pc, #140]	; (8000eac <MX_GPIO_Init+0xbc>)
 8000e1e:	699b      	ldr	r3, [r3, #24]
 8000e20:	4a22      	ldr	r2, [pc, #136]	; (8000eac <MX_GPIO_Init+0xbc>)
 8000e22:	f043 0308 	orr.w	r3, r3, #8
 8000e26:	6193      	str	r3, [r2, #24]
 8000e28:	4b20      	ldr	r3, [pc, #128]	; (8000eac <MX_GPIO_Init+0xbc>)
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	f003 0308 	and.w	r3, r3, #8
 8000e30:	603b      	str	r3, [r7, #0]
 8000e32:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000e34:	2200      	movs	r2, #0
 8000e36:	f64f 017e 	movw	r1, #63614	; 0xf87e
 8000e3a:	481d      	ldr	r0, [pc, #116]	; (8000eb0 <MX_GPIO_Init+0xc0>)
 8000e3c:	f000 ffd1 	bl	8001de2 <HAL_GPIO_WritePin>
                          |YELLOW_2_Pin|GREEN_2_Pin|MODE_A_Pin|MODE_B_Pin
                          |MODE_C_Pin|MODE_D_Pin|test_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, A1_Pin|B1_Pin|C1_Pin|C3_Pin
 8000e40:	2200      	movs	r2, #0
 8000e42:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000e46:	481b      	ldr	r0, [pc, #108]	; (8000eb4 <MX_GPIO_Init+0xc4>)
 8000e48:	f000 ffcb 	bl	8001de2 <HAL_GPIO_WritePin>
                          |C2_Pin|D2_Pin|A3_Pin|B3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_1_Pin YELLOW_1_Pin GREEN_1_Pin RED_2_Pin
                           YELLOW_2_Pin GREEN_2_Pin MODE_A_Pin MODE_B_Pin
                           MODE_C_Pin MODE_D_Pin test_Pin */
  GPIO_InitStruct.Pin = RED_1_Pin|YELLOW_1_Pin|GREEN_1_Pin|RED_2_Pin
 8000e4c:	f64f 037e 	movw	r3, #63614	; 0xf87e
 8000e50:	60bb      	str	r3, [r7, #8]
                          |YELLOW_2_Pin|GREEN_2_Pin|MODE_A_Pin|MODE_B_Pin
                          |MODE_C_Pin|MODE_D_Pin|test_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e52:	2301      	movs	r3, #1
 8000e54:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5e:	f107 0308 	add.w	r3, r7, #8
 8000e62:	4619      	mov	r1, r3
 8000e64:	4812      	ldr	r0, [pc, #72]	; (8000eb0 <MX_GPIO_Init+0xc0>)
 8000e66:	f000 fe29 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin;
 8000e6a:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000e6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e70:	2300      	movs	r3, #0
 8000e72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e74:	2301      	movs	r3, #1
 8000e76:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e78:	f107 0308 	add.w	r3, r7, #8
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	480c      	ldr	r0, [pc, #48]	; (8000eb0 <MX_GPIO_Init+0xc0>)
 8000e80:	f000 fe1c 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pins : A1_Pin B1_Pin C1_Pin C3_Pin
                           D3_Pin A4_Pin B4_Pin C4_Pin
                           D4_Pin D1_Pin A2_Pin B2_Pin
                           C2_Pin D2_Pin A3_Pin B3_Pin */
  GPIO_InitStruct.Pin = A1_Pin|B1_Pin|C1_Pin|C3_Pin
 8000e84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e88:	60bb      	str	r3, [r7, #8]
                          |D3_Pin|A4_Pin|B4_Pin|C4_Pin
                          |D4_Pin|D1_Pin|A2_Pin|B2_Pin
                          |C2_Pin|D2_Pin|A3_Pin|B3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e92:	2302      	movs	r3, #2
 8000e94:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e96:	f107 0308 	add.w	r3, r7, #8
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_GPIO_Init+0xc4>)
 8000e9e:	f000 fe0d 	bl	8001abc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ea2:	bf00      	nop
 8000ea4:	3718      	adds	r7, #24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bd80      	pop	{r7, pc}
 8000eaa:	bf00      	nop
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	40010800 	.word	0x40010800
 8000eb4:	40010c00 	.word	0x40010c00

08000eb8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ec8:	d101      	bne.n	8000ece <HAL_TIM_PeriodElapsedCallback+0x16>
		button_reading();
 8000eca:	f7ff fe0d 	bl	8000ae8 <button_reading>
	}
	timer_run();
 8000ece:	f000 fc1d 	bl	800170c <timer_run>
}
 8000ed2:	bf00      	nop
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}

08000eda <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eda:	b480      	push	{r7}
 8000edc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ede:	b672      	cpsid	i
}
 8000ee0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <Error_Handler+0x8>

08000ee4 <runMode1>:
 *      Author: Admin
 */

#include "mode_1.h"

void runMode1(){
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
	switch(status){
 8000ee8:	4b89      	ldr	r3, [pc, #548]	; (8001110 <runMode1+0x22c>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	2b0e      	cmp	r3, #14
 8000eee:	f200 81f6 	bhi.w	80012de <runMode1+0x3fa>
 8000ef2:	a201      	add	r2, pc, #4	; (adr r2, 8000ef8 <runMode1+0x14>)
 8000ef4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ef8:	08000f35 	.word	0x08000f35
 8000efc:	080012df 	.word	0x080012df
 8000f00:	080012df 	.word	0x080012df
 8000f04:	080012df 	.word	0x080012df
 8000f08:	080012df 	.word	0x080012df
 8000f0c:	080012df 	.word	0x080012df
 8000f10:	080012df 	.word	0x080012df
 8000f14:	080012df 	.word	0x080012df
 8000f18:	080012df 	.word	0x080012df
 8000f1c:	080012df 	.word	0x080012df
 8000f20:	080012df 	.word	0x080012df
 8000f24:	08000f59 	.word	0x08000f59
 8000f28:	08001035 	.word	0x08001035
 8000f2c:	08001129 	.word	0x08001129
 8000f30:	08001205 	.word	0x08001205
	case INIT:
		count1 = 30;
 8000f34:	4b77      	ldr	r3, [pc, #476]	; (8001114 <runMode1+0x230>)
 8000f36:	221e      	movs	r2, #30
 8000f38:	601a      	str	r2, [r3, #0]
		count2 = 25;
 8000f3a:	4b77      	ldr	r3, [pc, #476]	; (8001118 <runMode1+0x234>)
 8000f3c:	2219      	movs	r2, #25
 8000f3e:	601a      	str	r2, [r3, #0]
		status = M1_RED_GREEN;
 8000f40:	4b73      	ldr	r3, [pc, #460]	; (8001110 <runMode1+0x22c>)
 8000f42:	220b      	movs	r2, #11
 8000f44:	601a      	str	r2, [r3, #0]
		setTimer1(1000);
 8000f46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f4a:	f000 fb91 	bl	8001670 <setTimer1>
		setTimer2(25000);
 8000f4e:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8000f52:	f000 fba7 	bl	80016a4 <setTimer2>
		break;
 8000f56:	e1cb      	b.n	80012f0 <runMode1+0x40c>
	case M1_RED_GREEN:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2102      	movs	r1, #2
 8000f5c:	486f      	ldr	r0, [pc, #444]	; (800111c <runMode1+0x238>)
 8000f5e:	f000 ff40 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8000f62:	2200      	movs	r2, #0
 8000f64:	2104      	movs	r1, #4
 8000f66:	486d      	ldr	r0, [pc, #436]	; (800111c <runMode1+0x238>)
 8000f68:	f000 ff3b 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	486a      	ldr	r0, [pc, #424]	; (800111c <runMode1+0x238>)
 8000f72:	f000 ff36 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2110      	movs	r1, #16
 8000f7a:	4868      	ldr	r0, [pc, #416]	; (800111c <runMode1+0x238>)
 8000f7c:	f000 ff31 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2120      	movs	r1, #32
 8000f84:	4865      	ldr	r0, [pc, #404]	; (800111c <runMode1+0x238>)
 8000f86:	f000 ff2c 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, SET);
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	2140      	movs	r1, #64	; 0x40
 8000f8e:	4863      	ldr	r0, [pc, #396]	; (800111c <runMode1+0x238>)
 8000f90:	f000 ff27 	bl	8001de2 <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8000f94:	4b5f      	ldr	r3, [pc, #380]	; (8001114 <runMode1+0x230>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f7ff f8d7 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 8000f9e:	4b5e      	ldr	r3, [pc, #376]	; (8001118 <runMode1+0x234>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f7ff fad4 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 8000fa8:	2001      	movs	r0, #1
 8000faa:	f7ff fd23 	bl	80009f4 <display7SEG_mode>


		if (timer1_flag == 1){
 8000fae:	4b5c      	ldr	r3, [pc, #368]	; (8001120 <runMode1+0x23c>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d10d      	bne.n	8000fd2 <runMode1+0xee>
			setTimer1(1000);
 8000fb6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000fba:	f000 fb59 	bl	8001670 <setTimer1>
			count1--;
 8000fbe:	4b55      	ldr	r3, [pc, #340]	; (8001114 <runMode1+0x230>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	3b01      	subs	r3, #1
 8000fc4:	4a53      	ldr	r2, [pc, #332]	; (8001114 <runMode1+0x230>)
 8000fc6:	6013      	str	r3, [r2, #0]
			count2--;
 8000fc8:	4b53      	ldr	r3, [pc, #332]	; (8001118 <runMode1+0x234>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	4a52      	ldr	r2, [pc, #328]	; (8001118 <runMode1+0x234>)
 8000fd0:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){
 8000fd2:	4b54      	ldr	r3, [pc, #336]	; (8001124 <runMode1+0x240>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d110      	bne.n	8000ffc <runMode1+0x118>
			status = M1_RED_YELLOW;
 8000fda:	4b4d      	ldr	r3, [pc, #308]	; (8001110 <runMode1+0x22c>)
 8000fdc:	220c      	movs	r2, #12
 8000fde:	601a      	str	r2, [r3, #0]
			count1 = 5;
 8000fe0:	4b4c      	ldr	r3, [pc, #304]	; (8001114 <runMode1+0x230>)
 8000fe2:	2205      	movs	r2, #5
 8000fe4:	601a      	str	r2, [r3, #0]
			count2 = 5;
 8000fe6:	4b4c      	ldr	r3, [pc, #304]	; (8001118 <runMode1+0x234>)
 8000fe8:	2205      	movs	r2, #5
 8000fea:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8000fec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ff0:	f000 fb3e 	bl	8001670 <setTimer1>
			setTimer2(5000);
 8000ff4:	f241 3088 	movw	r0, #5000	; 0x1388
 8000ff8:	f000 fb54 	bl	80016a4 <setTimer2>
		}

		if (is_button_pressed(0)){
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f7ff fe19 	bl	8000c34 <is_button_pressed>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	f000 816c 	beq.w	80012e2 <runMode1+0x3fe>
			status = M2;
 800100a:	4b41      	ldr	r3, [pc, #260]	; (8001110 <runMode1+0x22c>)
 800100c:	2214      	movs	r2, #20
 800100e:	601a      	str	r2, [r3, #0]
			count1 = 20;
 8001010:	4b40      	ldr	r3, [pc, #256]	; (8001114 <runMode1+0x230>)
 8001012:	2214      	movs	r2, #20
 8001014:	601a      	str	r2, [r3, #0]
			count2 = 0;
 8001016:	4b40      	ldr	r3, [pc, #256]	; (8001118 <runMode1+0x234>)
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 800101c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001020:	f000 fb26 	bl	8001670 <setTimer1>
			setTimer2(25000);
 8001024:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001028:	f000 fb3c 	bl	80016a4 <setTimer2>
			setTimer3(250);
 800102c:	20fa      	movs	r0, #250	; 0xfa
 800102e:	f000 fb53 	bl	80016d8 <setTimer3>
		}
		break;
 8001032:	e156      	b.n	80012e2 <runMode1+0x3fe>
	case M1_RED_YELLOW:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, SET);
 8001034:	2201      	movs	r2, #1
 8001036:	2102      	movs	r1, #2
 8001038:	4838      	ldr	r0, [pc, #224]	; (800111c <runMode1+0x238>)
 800103a:	f000 fed2 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2104      	movs	r1, #4
 8001042:	4836      	ldr	r0, [pc, #216]	; (800111c <runMode1+0x238>)
 8001044:	f000 fecd 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2108      	movs	r1, #8
 800104c:	4833      	ldr	r0, [pc, #204]	; (800111c <runMode1+0x238>)
 800104e:	f000 fec8 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8001052:	2200      	movs	r2, #0
 8001054:	2110      	movs	r1, #16
 8001056:	4831      	ldr	r0, [pc, #196]	; (800111c <runMode1+0x238>)
 8001058:	f000 fec3 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, SET);
 800105c:	2201      	movs	r2, #1
 800105e:	2120      	movs	r1, #32
 8001060:	482e      	ldr	r0, [pc, #184]	; (800111c <runMode1+0x238>)
 8001062:	f000 febe 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 8001066:	2200      	movs	r2, #0
 8001068:	2140      	movs	r1, #64	; 0x40
 800106a:	482c      	ldr	r0, [pc, #176]	; (800111c <runMode1+0x238>)
 800106c:	f000 feb9 	bl	8001de2 <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8001070:	4b28      	ldr	r3, [pc, #160]	; (8001114 <runMode1+0x230>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff f869 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 800107a:	4b27      	ldr	r3, [pc, #156]	; (8001118 <runMode1+0x234>)
 800107c:	681b      	ldr	r3, [r3, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f7ff fa66 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 8001084:	2001      	movs	r0, #1
 8001086:	f7ff fcb5 	bl	80009f4 <display7SEG_mode>

		if (timer1_flag == 1){
 800108a:	4b25      	ldr	r3, [pc, #148]	; (8001120 <runMode1+0x23c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d10d      	bne.n	80010ae <runMode1+0x1ca>
			setTimer1(1000);
 8001092:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001096:	f000 faeb 	bl	8001670 <setTimer1>
			count1--;
 800109a:	4b1e      	ldr	r3, [pc, #120]	; (8001114 <runMode1+0x230>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	3b01      	subs	r3, #1
 80010a0:	4a1c      	ldr	r2, [pc, #112]	; (8001114 <runMode1+0x230>)
 80010a2:	6013      	str	r3, [r2, #0]
			count2--;
 80010a4:	4b1c      	ldr	r3, [pc, #112]	; (8001118 <runMode1+0x234>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3b01      	subs	r3, #1
 80010aa:	4a1b      	ldr	r2, [pc, #108]	; (8001118 <runMode1+0x234>)
 80010ac:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){
 80010ae:	4b1d      	ldr	r3, [pc, #116]	; (8001124 <runMode1+0x240>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b01      	cmp	r3, #1
 80010b4:	d110      	bne.n	80010d8 <runMode1+0x1f4>
			status = M1_GREEN_RED;
 80010b6:	4b16      	ldr	r3, [pc, #88]	; (8001110 <runMode1+0x22c>)
 80010b8:	220d      	movs	r2, #13
 80010ba:	601a      	str	r2, [r3, #0]
			count1 = 25;
 80010bc:	4b15      	ldr	r3, [pc, #84]	; (8001114 <runMode1+0x230>)
 80010be:	2219      	movs	r2, #25
 80010c0:	601a      	str	r2, [r3, #0]
			count2 = 30;
 80010c2:	4b15      	ldr	r3, [pc, #84]	; (8001118 <runMode1+0x234>)
 80010c4:	221e      	movs	r2, #30
 80010c6:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80010c8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010cc:	f000 fad0 	bl	8001670 <setTimer1>
			setTimer2(25000);
 80010d0:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80010d4:	f000 fae6 	bl	80016a4 <setTimer2>
		}

		if (is_button_pressed(0)){
 80010d8:	2000      	movs	r0, #0
 80010da:	f7ff fdab 	bl	8000c34 <is_button_pressed>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	f000 8100 	beq.w	80012e6 <runMode1+0x402>
			status = M2;
 80010e6:	4b0a      	ldr	r3, [pc, #40]	; (8001110 <runMode1+0x22c>)
 80010e8:	2214      	movs	r2, #20
 80010ea:	601a      	str	r2, [r3, #0]
			count1 = 20;
 80010ec:	4b09      	ldr	r3, [pc, #36]	; (8001114 <runMode1+0x230>)
 80010ee:	2214      	movs	r2, #20
 80010f0:	601a      	str	r2, [r3, #0]
			count2 = 0;
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <runMode1+0x234>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80010f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010fc:	f000 fab8 	bl	8001670 <setTimer1>
			setTimer2(25000);
 8001100:	f246 10a8 	movw	r0, #25000	; 0x61a8
 8001104:	f000 face 	bl	80016a4 <setTimer2>
			setTimer3(250);
 8001108:	20fa      	movs	r0, #250	; 0xfa
 800110a:	f000 fae5 	bl	80016d8 <setTimer3>
		}
		break;
 800110e:	e0ea      	b.n	80012e6 <runMode1+0x402>
 8001110:	2000004c 	.word	0x2000004c
 8001114:	20000044 	.word	0x20000044
 8001118:	20000048 	.word	0x20000048
 800111c:	40010800 	.word	0x40010800
 8001120:	200000a8 	.word	0x200000a8
 8001124:	200000ac 	.word	0x200000ac
	case M1_GREEN_RED:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	2102      	movs	r1, #2
 800112c:	4871      	ldr	r0, [pc, #452]	; (80012f4 <runMode1+0x410>)
 800112e:	f000 fe58 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	486f      	ldr	r0, [pc, #444]	; (80012f4 <runMode1+0x410>)
 8001138:	f000 fe53 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, SET);
 800113c:	2201      	movs	r2, #1
 800113e:	2108      	movs	r1, #8
 8001140:	486c      	ldr	r0, [pc, #432]	; (80012f4 <runMode1+0x410>)
 8001142:	f000 fe4e 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8001146:	2201      	movs	r2, #1
 8001148:	2110      	movs	r1, #16
 800114a:	486a      	ldr	r0, [pc, #424]	; (80012f4 <runMode1+0x410>)
 800114c:	f000 fe49 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8001150:	2200      	movs	r2, #0
 8001152:	2120      	movs	r1, #32
 8001154:	4867      	ldr	r0, [pc, #412]	; (80012f4 <runMode1+0x410>)
 8001156:	f000 fe44 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2140      	movs	r1, #64	; 0x40
 800115e:	4865      	ldr	r0, [pc, #404]	; (80012f4 <runMode1+0x410>)
 8001160:	f000 fe3f 	bl	8001de2 <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8001164:	4b64      	ldr	r3, [pc, #400]	; (80012f8 <runMode1+0x414>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4618      	mov	r0, r3
 800116a:	f7fe ffef 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 800116e:	4b63      	ldr	r3, [pc, #396]	; (80012fc <runMode1+0x418>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4618      	mov	r0, r3
 8001174:	f7ff f9ec 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 8001178:	2001      	movs	r0, #1
 800117a:	f7ff fc3b 	bl	80009f4 <display7SEG_mode>

		if (timer1_flag == 1){
 800117e:	4b60      	ldr	r3, [pc, #384]	; (8001300 <runMode1+0x41c>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d10d      	bne.n	80011a2 <runMode1+0x2be>
			setTimer1(1000);
 8001186:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800118a:	f000 fa71 	bl	8001670 <setTimer1>
			count1--;
 800118e:	4b5a      	ldr	r3, [pc, #360]	; (80012f8 <runMode1+0x414>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	3b01      	subs	r3, #1
 8001194:	4a58      	ldr	r2, [pc, #352]	; (80012f8 <runMode1+0x414>)
 8001196:	6013      	str	r3, [r2, #0]
			count2--;
 8001198:	4b58      	ldr	r3, [pc, #352]	; (80012fc <runMode1+0x418>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3b01      	subs	r3, #1
 800119e:	4a57      	ldr	r2, [pc, #348]	; (80012fc <runMode1+0x418>)
 80011a0:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){
 80011a2:	4b58      	ldr	r3, [pc, #352]	; (8001304 <runMode1+0x420>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d110      	bne.n	80011cc <runMode1+0x2e8>
			status = M1_YELLOW_RED;
 80011aa:	4b57      	ldr	r3, [pc, #348]	; (8001308 <runMode1+0x424>)
 80011ac:	220e      	movs	r2, #14
 80011ae:	601a      	str	r2, [r3, #0]
			count1 = 5;
 80011b0:	4b51      	ldr	r3, [pc, #324]	; (80012f8 <runMode1+0x414>)
 80011b2:	2205      	movs	r2, #5
 80011b4:	601a      	str	r2, [r3, #0]
			count2 = 5;
 80011b6:	4b51      	ldr	r3, [pc, #324]	; (80012fc <runMode1+0x418>)
 80011b8:	2205      	movs	r2, #5
 80011ba:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80011bc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011c0:	f000 fa56 	bl	8001670 <setTimer1>
			setTimer2(5000);
 80011c4:	f241 3088 	movw	r0, #5000	; 0x1388
 80011c8:	f000 fa6c 	bl	80016a4 <setTimer2>
		}

		if (is_button_pressed(0)){
 80011cc:	2000      	movs	r0, #0
 80011ce:	f7ff fd31 	bl	8000c34 <is_button_pressed>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	f000 8088 	beq.w	80012ea <runMode1+0x406>
			status = M2;
 80011da:	4b4b      	ldr	r3, [pc, #300]	; (8001308 <runMode1+0x424>)
 80011dc:	2214      	movs	r2, #20
 80011de:	601a      	str	r2, [r3, #0]
			count1 = 20;
 80011e0:	4b45      	ldr	r3, [pc, #276]	; (80012f8 <runMode1+0x414>)
 80011e2:	2214      	movs	r2, #20
 80011e4:	601a      	str	r2, [r3, #0]
			count2 = 0;
 80011e6:	4b45      	ldr	r3, [pc, #276]	; (80012fc <runMode1+0x418>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80011ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80011f0:	f000 fa3e 	bl	8001670 <setTimer1>
			setTimer2(25000);
 80011f4:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80011f8:	f000 fa54 	bl	80016a4 <setTimer2>
			setTimer3(250);
 80011fc:	20fa      	movs	r0, #250	; 0xfa
 80011fe:	f000 fa6b 	bl	80016d8 <setTimer3>
		}
		break;
 8001202:	e072      	b.n	80012ea <runMode1+0x406>
	case M1_YELLOW_RED:
		HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8001204:	2200      	movs	r2, #0
 8001206:	2102      	movs	r1, #2
 8001208:	483a      	ldr	r0, [pc, #232]	; (80012f4 <runMode1+0x410>)
 800120a:	f000 fdea 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, SET);
 800120e:	2201      	movs	r2, #1
 8001210:	2104      	movs	r1, #4
 8001212:	4838      	ldr	r0, [pc, #224]	; (80012f4 <runMode1+0x410>)
 8001214:	f000 fde5 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	2108      	movs	r1, #8
 800121c:	4835      	ldr	r0, [pc, #212]	; (80012f4 <runMode1+0x410>)
 800121e:	f000 fde0 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, SET);
 8001222:	2201      	movs	r2, #1
 8001224:	2110      	movs	r1, #16
 8001226:	4833      	ldr	r0, [pc, #204]	; (80012f4 <runMode1+0x410>)
 8001228:	f000 fddb 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 800122c:	2200      	movs	r2, #0
 800122e:	2120      	movs	r1, #32
 8001230:	4830      	ldr	r0, [pc, #192]	; (80012f4 <runMode1+0x410>)
 8001232:	f000 fdd6 	bl	8001de2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 8001236:	2200      	movs	r2, #0
 8001238:	2140      	movs	r1, #64	; 0x40
 800123a:	482e      	ldr	r0, [pc, #184]	; (80012f4 <runMode1+0x410>)
 800123c:	f000 fdd1 	bl	8001de2 <HAL_GPIO_WritePin>

		display7SEG_1(count1);
 8001240:	4b2d      	ldr	r3, [pc, #180]	; (80012f8 <runMode1+0x414>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f7fe ff81 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 800124a:	4b2c      	ldr	r3, [pc, #176]	; (80012fc <runMode1+0x418>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff f97e 	bl	8000550 <display7SEG_2>
		display7SEG_mode(1);
 8001254:	2001      	movs	r0, #1
 8001256:	f7ff fbcd 	bl	80009f4 <display7SEG_mode>

		if (timer1_flag == 1){
 800125a:	4b29      	ldr	r3, [pc, #164]	; (8001300 <runMode1+0x41c>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b01      	cmp	r3, #1
 8001260:	d10d      	bne.n	800127e <runMode1+0x39a>
			setTimer1(1000);
 8001262:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001266:	f000 fa03 	bl	8001670 <setTimer1>
			count1--;
 800126a:	4b23      	ldr	r3, [pc, #140]	; (80012f8 <runMode1+0x414>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	3b01      	subs	r3, #1
 8001270:	4a21      	ldr	r2, [pc, #132]	; (80012f8 <runMode1+0x414>)
 8001272:	6013      	str	r3, [r2, #0]
			count2--;
 8001274:	4b21      	ldr	r3, [pc, #132]	; (80012fc <runMode1+0x418>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3b01      	subs	r3, #1
 800127a:	4a20      	ldr	r2, [pc, #128]	; (80012fc <runMode1+0x418>)
 800127c:	6013      	str	r3, [r2, #0]
		}

		if (timer2_flag == 1){
 800127e:	4b21      	ldr	r3, [pc, #132]	; (8001304 <runMode1+0x420>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d110      	bne.n	80012a8 <runMode1+0x3c4>
			status = M1_RED_GREEN;
 8001286:	4b20      	ldr	r3, [pc, #128]	; (8001308 <runMode1+0x424>)
 8001288:	220b      	movs	r2, #11
 800128a:	601a      	str	r2, [r3, #0]
			count1 = 30;
 800128c:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <runMode1+0x414>)
 800128e:	221e      	movs	r2, #30
 8001290:	601a      	str	r2, [r3, #0]
			count2 = 25;
 8001292:	4b1a      	ldr	r3, [pc, #104]	; (80012fc <runMode1+0x418>)
 8001294:	2219      	movs	r2, #25
 8001296:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 8001298:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800129c:	f000 f9e8 	bl	8001670 <setTimer1>
			setTimer2(25000);
 80012a0:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80012a4:	f000 f9fe 	bl	80016a4 <setTimer2>
		}

		if (is_button_pressed(0)){
 80012a8:	2000      	movs	r0, #0
 80012aa:	f7ff fcc3 	bl	8000c34 <is_button_pressed>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d01c      	beq.n	80012ee <runMode1+0x40a>
			status = M2;
 80012b4:	4b14      	ldr	r3, [pc, #80]	; (8001308 <runMode1+0x424>)
 80012b6:	2214      	movs	r2, #20
 80012b8:	601a      	str	r2, [r3, #0]
			count1 = 20;
 80012ba:	4b0f      	ldr	r3, [pc, #60]	; (80012f8 <runMode1+0x414>)
 80012bc:	2214      	movs	r2, #20
 80012be:	601a      	str	r2, [r3, #0]
			count2 = 0;
 80012c0:	4b0e      	ldr	r3, [pc, #56]	; (80012fc <runMode1+0x418>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80012c6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012ca:	f000 f9d1 	bl	8001670 <setTimer1>
			setTimer2(25000);
 80012ce:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80012d2:	f000 f9e7 	bl	80016a4 <setTimer2>
			setTimer3(250);
 80012d6:	20fa      	movs	r0, #250	; 0xfa
 80012d8:	f000 f9fe 	bl	80016d8 <setTimer3>
		}
		break;
 80012dc:	e007      	b.n	80012ee <runMode1+0x40a>
	default:
		break;
 80012de:	bf00      	nop
 80012e0:	e006      	b.n	80012f0 <runMode1+0x40c>
		break;
 80012e2:	bf00      	nop
 80012e4:	e004      	b.n	80012f0 <runMode1+0x40c>
		break;
 80012e6:	bf00      	nop
 80012e8:	e002      	b.n	80012f0 <runMode1+0x40c>
		break;
 80012ea:	bf00      	nop
 80012ec:	e000      	b.n	80012f0 <runMode1+0x40c>
		break;
 80012ee:	bf00      	nop
	}
}
 80012f0:	bf00      	nop
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40010800 	.word	0x40010800
 80012f8:	20000044 	.word	0x20000044
 80012fc:	20000048 	.word	0x20000048
 8001300:	200000a8 	.word	0x200000a8
 8001304:	200000ac 	.word	0x200000ac
 8001308:	2000004c 	.word	0x2000004c

0800130c <runMode2>:
 *      Author: Admin
 */

#include "mode_2.h"

void runMode2(){
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	if (status == M2){
 8001310:	4b44      	ldr	r3, [pc, #272]	; (8001424 <runMode2+0x118>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b14      	cmp	r3, #20
 8001316:	f040 8082 	bne.w	800141e <runMode2+0x112>
		display7SEG_1(count1);
 800131a:	4b43      	ldr	r3, [pc, #268]	; (8001428 <runMode2+0x11c>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f7fe ff14 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 8001324:	4b41      	ldr	r3, [pc, #260]	; (800142c <runMode2+0x120>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff f911 	bl	8000550 <display7SEG_2>
		display7SEG_mode(2);
 800132e:	2002      	movs	r0, #2
 8001330:	f7ff fb60 	bl	80009f4 <display7SEG_mode>

		if (timer3_flag == 1){
 8001334:	4b3e      	ldr	r3, [pc, #248]	; (8001430 <runMode2+0x124>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d11e      	bne.n	800137a <runMode2+0x6e>
			HAL_GPIO_TogglePin(RED_1_GPIO_Port, RED_1_Pin);
 800133c:	2102      	movs	r1, #2
 800133e:	483d      	ldr	r0, [pc, #244]	; (8001434 <runMode2+0x128>)
 8001340:	f000 fd67 	bl	8001e12 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(RED_2_GPIO_Port, RED_2_Pin);
 8001344:	2110      	movs	r1, #16
 8001346:	483b      	ldr	r0, [pc, #236]	; (8001434 <runMode2+0x128>)
 8001348:	f000 fd63 	bl	8001e12 <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin, RESET);
 800134c:	2200      	movs	r2, #0
 800134e:	2104      	movs	r1, #4
 8001350:	4838      	ldr	r0, [pc, #224]	; (8001434 <runMode2+0x128>)
 8001352:	f000 fd46 	bl	8001de2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 8001356:	2200      	movs	r2, #0
 8001358:	2108      	movs	r1, #8
 800135a:	4836      	ldr	r0, [pc, #216]	; (8001434 <runMode2+0x128>)
 800135c:	f000 fd41 	bl	8001de2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin, RESET);
 8001360:	2200      	movs	r2, #0
 8001362:	2120      	movs	r1, #32
 8001364:	4833      	ldr	r0, [pc, #204]	; (8001434 <runMode2+0x128>)
 8001366:	f000 fd3c 	bl	8001de2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800136a:	2200      	movs	r2, #0
 800136c:	2140      	movs	r1, #64	; 0x40
 800136e:	4831      	ldr	r0, [pc, #196]	; (8001434 <runMode2+0x128>)
 8001370:	f000 fd37 	bl	8001de2 <HAL_GPIO_WritePin>
			setTimer3(250);
 8001374:	20fa      	movs	r0, #250	; 0xfa
 8001376:	f000 f9af 	bl	80016d8 <setTimer3>
		}

		if (timer1_flag == 1){
 800137a:	4b2f      	ldr	r3, [pc, #188]	; (8001438 <runMode2+0x12c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d108      	bne.n	8001394 <runMode2+0x88>
			count1--;
 8001382:	4b29      	ldr	r3, [pc, #164]	; (8001428 <runMode2+0x11c>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	3b01      	subs	r3, #1
 8001388:	4a27      	ldr	r2, [pc, #156]	; (8001428 <runMode2+0x11c>)
 800138a:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 800138c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001390:	f000 f96e 	bl	8001670 <setTimer1>
		}

		if (is_button_pressed(0) || timer2_flag == 1){
 8001394:	2000      	movs	r0, #0
 8001396:	f7ff fc4d 	bl	8000c34 <is_button_pressed>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d103      	bne.n	80013a8 <runMode2+0x9c>
 80013a0:	4b26      	ldr	r3, [pc, #152]	; (800143c <runMode2+0x130>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d113      	bne.n	80013d0 <runMode2+0xc4>
			status = M3;
 80013a8:	4b1e      	ldr	r3, [pc, #120]	; (8001424 <runMode2+0x118>)
 80013aa:	221e      	movs	r2, #30
 80013ac:	601a      	str	r2, [r3, #0]
			count1 = 20;
 80013ae:	4b1e      	ldr	r3, [pc, #120]	; (8001428 <runMode2+0x11c>)
 80013b0:	2214      	movs	r2, #20
 80013b2:	601a      	str	r2, [r3, #0]
			count2 = 0;
 80013b4:	4b1d      	ldr	r3, [pc, #116]	; (800142c <runMode2+0x120>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80013ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013be:	f000 f957 	bl	8001670 <setTimer1>
			setTimer2(25000);
 80013c2:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80013c6:	f000 f96d 	bl	80016a4 <setTimer2>
			setTimer3(250);
 80013ca:	20fa      	movs	r0, #250	; 0xfa
 80013cc:	f000 f984 	bl	80016d8 <setTimer3>
		}

		if (is_button_pressed(1) || is_button_pressed_1s(1)){
 80013d0:	2001      	movs	r0, #1
 80013d2:	f7ff fc2f 	bl	8000c34 <is_button_pressed>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d105      	bne.n	80013e8 <runMode2+0xdc>
 80013dc:	2001      	movs	r0, #1
 80013de:	f7ff fc49 	bl	8000c74 <is_button_pressed_1s>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d004      	beq.n	80013f2 <runMode2+0xe6>
			count2++;
 80013e8:	4b10      	ldr	r3, [pc, #64]	; (800142c <runMode2+0x120>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	3301      	adds	r3, #1
 80013ee:	4a0f      	ldr	r2, [pc, #60]	; (800142c <runMode2+0x120>)
 80013f0:	6013      	str	r3, [r2, #0]
		}
		if (is_button_pressed(2)){
 80013f2:	2002      	movs	r0, #2
 80013f4:	f7ff fc1e 	bl	8000c34 <is_button_pressed>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d00f      	beq.n	800141e <runMode2+0x112>
			count1 = count2;
 80013fe:	4b0b      	ldr	r3, [pc, #44]	; (800142c <runMode2+0x120>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a09      	ldr	r2, [pc, #36]	; (8001428 <runMode2+0x11c>)
 8001404:	6013      	str	r3, [r2, #0]
			setTimer2(count2*1000);
 8001406:	4b09      	ldr	r3, [pc, #36]	; (800142c <runMode2+0x120>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800140e:	fb02 f303 	mul.w	r3, r2, r3
 8001412:	4618      	mov	r0, r3
 8001414:	f000 f946 	bl	80016a4 <setTimer2>
			count2 = 0;
 8001418:	4b04      	ldr	r3, [pc, #16]	; (800142c <runMode2+0x120>)
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
		}
	}
}
 800141e:	bf00      	nop
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	2000004c 	.word	0x2000004c
 8001428:	20000044 	.word	0x20000044
 800142c:	20000048 	.word	0x20000048
 8001430:	200000b0 	.word	0x200000b0
 8001434:	40010800 	.word	0x40010800
 8001438:	200000a8 	.word	0x200000a8
 800143c:	200000ac 	.word	0x200000ac

08001440 <runMode3>:
 *
 *  Created on: Nov 13, 2023
 *      Author: Admin
 */
#include "mode_3.h"
void runMode3(){
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
	if (status == M3){
 8001444:	4b44      	ldr	r3, [pc, #272]	; (8001558 <runMode3+0x118>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2b1e      	cmp	r3, #30
 800144a:	f040 8082 	bne.w	8001552 <runMode3+0x112>
		display7SEG_1(count1);
 800144e:	4b43      	ldr	r3, [pc, #268]	; (800155c <runMode3+0x11c>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	4618      	mov	r0, r3
 8001454:	f7fe fe7a 	bl	800014c <display7SEG_1>
		display7SEG_2(count2);
 8001458:	4b41      	ldr	r3, [pc, #260]	; (8001560 <runMode3+0x120>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff f877 	bl	8000550 <display7SEG_2>
		display7SEG_mode(3);
 8001462:	2003      	movs	r0, #3
 8001464:	f7ff fac6 	bl	80009f4 <display7SEG_mode>

		if (timer3_flag == 1){
 8001468:	4b3e      	ldr	r3, [pc, #248]	; (8001564 <runMode3+0x124>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b01      	cmp	r3, #1
 800146e:	d11e      	bne.n	80014ae <runMode3+0x6e>
			HAL_GPIO_TogglePin(YELLOW_1_GPIO_Port, YELLOW_1_Pin);
 8001470:	2104      	movs	r1, #4
 8001472:	483d      	ldr	r0, [pc, #244]	; (8001568 <runMode3+0x128>)
 8001474:	f000 fccd 	bl	8001e12 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(YELLOW_2_GPIO_Port, YELLOW_2_Pin);
 8001478:	2120      	movs	r1, #32
 800147a:	483b      	ldr	r0, [pc, #236]	; (8001568 <runMode3+0x128>)
 800147c:	f000 fcc9 	bl	8001e12 <HAL_GPIO_TogglePin>

			HAL_GPIO_WritePin(RED_1_GPIO_Port, RED_1_Pin, RESET);
 8001480:	2200      	movs	r2, #0
 8001482:	2102      	movs	r1, #2
 8001484:	4838      	ldr	r0, [pc, #224]	; (8001568 <runMode3+0x128>)
 8001486:	f000 fcac 	bl	8001de2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_1_GPIO_Port, GREEN_1_Pin, RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2108      	movs	r1, #8
 800148e:	4836      	ldr	r0, [pc, #216]	; (8001568 <runMode3+0x128>)
 8001490:	f000 fca7 	bl	8001de2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(RED_2_GPIO_Port, RED_2_Pin, RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	2110      	movs	r1, #16
 8001498:	4833      	ldr	r0, [pc, #204]	; (8001568 <runMode3+0x128>)
 800149a:	f000 fca2 	bl	8001de2 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GREEN_2_GPIO_Port, GREEN_2_Pin, RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	2140      	movs	r1, #64	; 0x40
 80014a2:	4831      	ldr	r0, [pc, #196]	; (8001568 <runMode3+0x128>)
 80014a4:	f000 fc9d 	bl	8001de2 <HAL_GPIO_WritePin>
			setTimer3(250);
 80014a8:	20fa      	movs	r0, #250	; 0xfa
 80014aa:	f000 f915 	bl	80016d8 <setTimer3>
		}

		if (timer1_flag == 1){
 80014ae:	4b2f      	ldr	r3, [pc, #188]	; (800156c <runMode3+0x12c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d108      	bne.n	80014c8 <runMode3+0x88>
			count1--;
 80014b6:	4b29      	ldr	r3, [pc, #164]	; (800155c <runMode3+0x11c>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	4a27      	ldr	r2, [pc, #156]	; (800155c <runMode3+0x11c>)
 80014be:	6013      	str	r3, [r2, #0]
			setTimer1(1000);
 80014c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014c4:	f000 f8d4 	bl	8001670 <setTimer1>
		}

		if (is_button_pressed(0) || timer2_flag == 1){
 80014c8:	2000      	movs	r0, #0
 80014ca:	f7ff fbb3 	bl	8000c34 <is_button_pressed>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d103      	bne.n	80014dc <runMode3+0x9c>
 80014d4:	4b26      	ldr	r3, [pc, #152]	; (8001570 <runMode3+0x130>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d113      	bne.n	8001504 <runMode3+0xc4>
			status = M4;
 80014dc:	4b1e      	ldr	r3, [pc, #120]	; (8001558 <runMode3+0x118>)
 80014de:	2228      	movs	r2, #40	; 0x28
 80014e0:	601a      	str	r2, [r3, #0]
			count1 = 20;
 80014e2:	4b1e      	ldr	r3, [pc, #120]	; (800155c <runMode3+0x11c>)
 80014e4:	2214      	movs	r2, #20
 80014e6:	601a      	str	r2, [r3, #0]
			count2 = 0;
 80014e8:	4b1d      	ldr	r3, [pc, #116]	; (8001560 <runMode3+0x120>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
			setTimer1(1000);
 80014ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014f2:	f000 f8bd 	bl	8001670 <setTimer1>
			setTimer2(25000);
 80014f6:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80014fa:	f000 f8d3 	bl	80016a4 <setTimer2>
			setTimer3(250);
 80014fe:	20fa      	movs	r0, #250	; 0xfa
 8001500:	f000 f8ea 	bl	80016d8 <setTimer3>
		}

		if (is_button_pressed(1) || is_button_pressed_1s(1)){
 8001504:	2001      	movs	r0, #1
 8001506:	f7ff fb95 	bl	8000c34 <is_button_pressed>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d105      	bne.n	800151c <runMode3+0xdc>
 8001510:	2001      	movs	r0, #1
 8001512:	f7ff fbaf 	bl	8000c74 <is_button_pressed_1s>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d004      	beq.n	8001526 <runMode3+0xe6>
			count2++;
 800151c:	4b10      	ldr	r3, [pc, #64]	; (8001560 <runMode3+0x120>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	3301      	adds	r3, #1
 8001522:	4a0f      	ldr	r2, [pc, #60]	; (8001560 <runMode3+0x120>)
 8001524:	6013      	str	r3, [r2, #0]
		}
		if (is_button_pressed(2)){
 8001526:	2002      	movs	r0, #2
 8001528:	f7ff fb84 	bl	8000c34 <is_button_pressed>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d00f      	beq.n	8001552 <runMode3+0x112>
			count1 = count2;
 8001532:	4b0b      	ldr	r3, [pc, #44]	; (8001560 <runMode3+0x120>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a09      	ldr	r2, [pc, #36]	; (800155c <runMode3+0x11c>)
 8001538:	6013      	str	r3, [r2, #0]
			setTimer2(count2*1000);
 800153a:	4b09      	ldr	r3, [pc, #36]	; (8001560 <runMode3+0x120>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001542:	fb02 f303 	mul.w	r3, r2, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f000 f8ac 	bl	80016a4 <setTimer2>
			count2 = 0;
 800154c:	4b04      	ldr	r3, [pc, #16]	; (8001560 <runMode3+0x120>)
 800154e:	2200      	movs	r2, #0
 8001550:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	2000004c 	.word	0x2000004c
 800155c:	20000044 	.word	0x20000044
 8001560:	20000048 	.word	0x20000048
 8001564:	200000b0 	.word	0x200000b0
 8001568:	40010800 	.word	0x40010800
 800156c:	200000a8 	.word	0x200000a8
 8001570:	200000ac 	.word	0x200000ac

08001574 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800157a:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <HAL_MspInit+0x40>)
 800157c:	699b      	ldr	r3, [r3, #24]
 800157e:	4a0d      	ldr	r2, [pc, #52]	; (80015b4 <HAL_MspInit+0x40>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6193      	str	r3, [r2, #24]
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <HAL_MspInit+0x40>)
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	607b      	str	r3, [r7, #4]
 8001590:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001592:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <HAL_MspInit+0x40>)
 8001594:	69db      	ldr	r3, [r3, #28]
 8001596:	4a07      	ldr	r2, [pc, #28]	; (80015b4 <HAL_MspInit+0x40>)
 8001598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800159c:	61d3      	str	r3, [r2, #28]
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <HAL_MspInit+0x40>)
 80015a0:	69db      	ldr	r3, [r3, #28]
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a6:	603b      	str	r3, [r7, #0]
 80015a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015aa:	bf00      	nop
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bc80      	pop	{r7}
 80015b2:	4770      	bx	lr
 80015b4:	40021000 	.word	0x40021000

080015b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015c8:	d113      	bne.n	80015f2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015ca:	4b0c      	ldr	r3, [pc, #48]	; (80015fc <HAL_TIM_Base_MspInit+0x44>)
 80015cc:	69db      	ldr	r3, [r3, #28]
 80015ce:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <HAL_TIM_Base_MspInit+0x44>)
 80015d0:	f043 0301 	orr.w	r3, r3, #1
 80015d4:	61d3      	str	r3, [r2, #28]
 80015d6:	4b09      	ldr	r3, [pc, #36]	; (80015fc <HAL_TIM_Base_MspInit+0x44>)
 80015d8:	69db      	ldr	r3, [r3, #28]
 80015da:	f003 0301 	and.w	r3, r3, #1
 80015de:	60fb      	str	r3, [r7, #12]
 80015e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	201c      	movs	r0, #28
 80015e8:	f000 fa31 	bl	8001a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015ec:	201c      	movs	r0, #28
 80015ee:	f000 fa4a 	bl	8001a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40021000 	.word	0x40021000

08001600 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001604:	e7fe      	b.n	8001604 <NMI_Handler+0x4>

08001606 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001606:	b480      	push	{r7}
 8001608:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800160a:	e7fe      	b.n	800160a <HardFault_Handler+0x4>

0800160c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001610:	e7fe      	b.n	8001610 <MemManage_Handler+0x4>

08001612 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001616:	e7fe      	b.n	8001616 <BusFault_Handler+0x4>

08001618 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800161c:	e7fe      	b.n	800161c <UsageFault_Handler+0x4>

0800161e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800161e:	b480      	push	{r7}
 8001620:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001622:	bf00      	nop
 8001624:	46bd      	mov	sp, r7
 8001626:	bc80      	pop	{r7}
 8001628:	4770      	bx	lr

0800162a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800162a:	b480      	push	{r7}
 800162c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800162e:	bf00      	nop
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001636:	b480      	push	{r7}
 8001638:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	46bd      	mov	sp, r7
 800163e:	bc80      	pop	{r7}
 8001640:	4770      	bx	lr

08001642 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001646:	f000 f90f 	bl	8001868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
	...

08001650 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001654:	4802      	ldr	r0, [pc, #8]	; (8001660 <TIM2_IRQHandler+0x10>)
 8001656:	f001 f86f 	bl	8002738 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	20000054 	.word	0x20000054

08001664 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001668:	bf00      	nop
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr

08001670 <setTimer1>:
int timer1_flag = 0;
int timer2_flag = 0;
int timer3_flag = 0;
int TIMER_CYCLE = 10;

void setTimer1(int duration){
 8001670:	b480      	push	{r7}
 8001672:	b083      	sub	sp, #12
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 8001678:	4b07      	ldr	r3, [pc, #28]	; (8001698 <setTimer1+0x28>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001682:	4a06      	ldr	r2, [pc, #24]	; (800169c <setTimer1+0x2c>)
 8001684:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 8001686:	4b06      	ldr	r3, [pc, #24]	; (80016a0 <setTimer1+0x30>)
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
}
 800168c:	bf00      	nop
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	bc80      	pop	{r7}
 8001694:	4770      	bx	lr
 8001696:	bf00      	nop
 8001698:	2000001c 	.word	0x2000001c
 800169c:	2000009c 	.word	0x2000009c
 80016a0:	200000a8 	.word	0x200000a8

080016a4 <setTimer2>:

void setTimer2(int duration){
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 80016ac:	4b07      	ldr	r3, [pc, #28]	; (80016cc <setTimer2+0x28>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	fb92 f3f3 	sdiv	r3, r2, r3
 80016b6:	4a06      	ldr	r2, [pc, #24]	; (80016d0 <setTimer2+0x2c>)
 80016b8:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 80016ba:	4b06      	ldr	r3, [pc, #24]	; (80016d4 <setTimer2+0x30>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]
}
 80016c0:	bf00      	nop
 80016c2:	370c      	adds	r7, #12
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bc80      	pop	{r7}
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	2000001c 	.word	0x2000001c
 80016d0:	200000a0 	.word	0x200000a0
 80016d4:	200000ac 	.word	0x200000ac

080016d8 <setTimer3>:

void setTimer3(int duration){
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <setTimer3+0x28>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	687a      	ldr	r2, [r7, #4]
 80016e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80016ea:	4a06      	ldr	r2, [pc, #24]	; (8001704 <setTimer3+0x2c>)
 80016ec:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 80016ee:	4b06      	ldr	r3, [pc, #24]	; (8001708 <setTimer3+0x30>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
 80016fe:	bf00      	nop
 8001700:	2000001c 	.word	0x2000001c
 8001704:	200000a4 	.word	0x200000a4
 8001708:	200000b0 	.word	0x200000b0

0800170c <timer_run>:

void timer_run(){
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
	if (timer1_counter > 0){
 8001710:	4b19      	ldr	r3, [pc, #100]	; (8001778 <timer_run+0x6c>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	2b00      	cmp	r3, #0
 8001716:	dd0b      	ble.n	8001730 <timer_run+0x24>
		timer1_counter--;
 8001718:	4b17      	ldr	r3, [pc, #92]	; (8001778 <timer_run+0x6c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	3b01      	subs	r3, #1
 800171e:	4a16      	ldr	r2, [pc, #88]	; (8001778 <timer_run+0x6c>)
 8001720:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0){
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <timer_run+0x6c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d102      	bne.n	8001730 <timer_run+0x24>
			timer1_flag = 1;
 800172a:	4b14      	ldr	r3, [pc, #80]	; (800177c <timer_run+0x70>)
 800172c:	2201      	movs	r2, #1
 800172e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer2_counter > 0){
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <timer_run+0x74>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	2b00      	cmp	r3, #0
 8001736:	dd0b      	ble.n	8001750 <timer_run+0x44>
		timer2_counter--;
 8001738:	4b11      	ldr	r3, [pc, #68]	; (8001780 <timer_run+0x74>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	3b01      	subs	r3, #1
 800173e:	4a10      	ldr	r2, [pc, #64]	; (8001780 <timer_run+0x74>)
 8001740:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0){
 8001742:	4b0f      	ldr	r3, [pc, #60]	; (8001780 <timer_run+0x74>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d102      	bne.n	8001750 <timer_run+0x44>
			timer2_flag = 1;
 800174a:	4b0e      	ldr	r3, [pc, #56]	; (8001784 <timer_run+0x78>)
 800174c:	2201      	movs	r2, #1
 800174e:	601a      	str	r2, [r3, #0]
		}
	}
	if (timer3_counter > 0){
 8001750:	4b0d      	ldr	r3, [pc, #52]	; (8001788 <timer_run+0x7c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	dd0b      	ble.n	8001770 <timer_run+0x64>
		timer3_counter--;
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <timer_run+0x7c>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	3b01      	subs	r3, #1
 800175e:	4a0a      	ldr	r2, [pc, #40]	; (8001788 <timer_run+0x7c>)
 8001760:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0){
 8001762:	4b09      	ldr	r3, [pc, #36]	; (8001788 <timer_run+0x7c>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d102      	bne.n	8001770 <timer_run+0x64>
			timer3_flag = 1;
 800176a:	4b08      	ldr	r3, [pc, #32]	; (800178c <timer_run+0x80>)
 800176c:	2201      	movs	r2, #1
 800176e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr
 8001778:	2000009c 	.word	0x2000009c
 800177c:	200000a8 	.word	0x200000a8
 8001780:	200000a0 	.word	0x200000a0
 8001784:	200000ac 	.word	0x200000ac
 8001788:	200000a4 	.word	0x200000a4
 800178c:	200000b0 	.word	0x200000b0

08001790 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001790:	f7ff ff68 	bl	8001664 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001794:	480b      	ldr	r0, [pc, #44]	; (80017c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001796:	490c      	ldr	r1, [pc, #48]	; (80017c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001798:	4a0c      	ldr	r2, [pc, #48]	; (80017cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800179a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800179c:	e002      	b.n	80017a4 <LoopCopyDataInit>

0800179e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800179e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017a2:	3304      	adds	r3, #4

080017a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a8:	d3f9      	bcc.n	800179e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017aa:	4a09      	ldr	r2, [pc, #36]	; (80017d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017ac:	4c09      	ldr	r4, [pc, #36]	; (80017d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017b0:	e001      	b.n	80017b6 <LoopFillZerobss>

080017b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017b4:	3204      	adds	r2, #4

080017b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b8:	d3fb      	bcc.n	80017b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ba:	f001 fb09 	bl	8002dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017be:	f7ff fa79 	bl	8000cb4 <main>
  bx lr
 80017c2:	4770      	bx	lr
  ldr r0, =_sdata
 80017c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c8:	20000028 	.word	0x20000028
  ldr r2, =_sidata
 80017cc:	08002e6c 	.word	0x08002e6c
  ldr r2, =_sbss
 80017d0:	20000028 	.word	0x20000028
  ldr r4, =_ebss
 80017d4:	200000b8 	.word	0x200000b8

080017d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017d8:	e7fe      	b.n	80017d8 <ADC1_2_IRQHandler>
	...

080017dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017e0:	4b08      	ldr	r3, [pc, #32]	; (8001804 <HAL_Init+0x28>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a07      	ldr	r2, [pc, #28]	; (8001804 <HAL_Init+0x28>)
 80017e6:	f043 0310 	orr.w	r3, r3, #16
 80017ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017ec:	2003      	movs	r0, #3
 80017ee:	f000 f923 	bl	8001a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80017f2:	200f      	movs	r0, #15
 80017f4:	f000 f808 	bl	8001808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80017f8:	f7ff febc 	bl	8001574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	40022000 	.word	0x40022000

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001810:	4b12      	ldr	r3, [pc, #72]	; (800185c <HAL_InitTick+0x54>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b12      	ldr	r3, [pc, #72]	; (8001860 <HAL_InitTick+0x58>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	4619      	mov	r1, r3
 800181a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800181e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001822:	fbb2 f3f3 	udiv	r3, r2, r3
 8001826:	4618      	mov	r0, r3
 8001828:	f000 f93b 	bl	8001aa2 <HAL_SYSTICK_Config>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e00e      	b.n	8001854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2b0f      	cmp	r3, #15
 800183a:	d80a      	bhi.n	8001852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800183c:	2200      	movs	r2, #0
 800183e:	6879      	ldr	r1, [r7, #4]
 8001840:	f04f 30ff 	mov.w	r0, #4294967295
 8001844:	f000 f903 	bl	8001a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001848:	4a06      	ldr	r2, [pc, #24]	; (8001864 <HAL_InitTick+0x5c>)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
 8001850:	e000      	b.n	8001854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
}
 8001854:	4618      	mov	r0, r3
 8001856:	3708      	adds	r7, #8
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	20000018 	.word	0x20000018
 8001860:	20000024 	.word	0x20000024
 8001864:	20000020 	.word	0x20000020

08001868 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800186c:	4b05      	ldr	r3, [pc, #20]	; (8001884 <HAL_IncTick+0x1c>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	461a      	mov	r2, r3
 8001872:	4b05      	ldr	r3, [pc, #20]	; (8001888 <HAL_IncTick+0x20>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4413      	add	r3, r2
 8001878:	4a03      	ldr	r2, [pc, #12]	; (8001888 <HAL_IncTick+0x20>)
 800187a:	6013      	str	r3, [r2, #0]
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	bc80      	pop	{r7}
 8001882:	4770      	bx	lr
 8001884:	20000024 	.word	0x20000024
 8001888:	200000b4 	.word	0x200000b4

0800188c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  return uwTick;
 8001890:	4b02      	ldr	r3, [pc, #8]	; (800189c <HAL_GetTick+0x10>)
 8001892:	681b      	ldr	r3, [r3, #0]
}
 8001894:	4618      	mov	r0, r3
 8001896:	46bd      	mov	sp, r7
 8001898:	bc80      	pop	{r7}
 800189a:	4770      	bx	lr
 800189c:	200000b4 	.word	0x200000b4

080018a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b085      	sub	sp, #20
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f003 0307 	and.w	r3, r3, #7
 80018ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018b0:	4b0c      	ldr	r3, [pc, #48]	; (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018b6:	68ba      	ldr	r2, [r7, #8]
 80018b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80018bc:	4013      	ands	r3, r2
 80018be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80018c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80018cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80018d2:	4a04      	ldr	r2, [pc, #16]	; (80018e4 <__NVIC_SetPriorityGrouping+0x44>)
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	60d3      	str	r3, [r2, #12]
}
 80018d8:	bf00      	nop
 80018da:	3714      	adds	r7, #20
 80018dc:	46bd      	mov	sp, r7
 80018de:	bc80      	pop	{r7}
 80018e0:	4770      	bx	lr
 80018e2:	bf00      	nop
 80018e4:	e000ed00 	.word	0xe000ed00

080018e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018ec:	4b04      	ldr	r3, [pc, #16]	; (8001900 <__NVIC_GetPriorityGrouping+0x18>)
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	0a1b      	lsrs	r3, r3, #8
 80018f2:	f003 0307 	and.w	r3, r3, #7
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000ed00 	.word	0xe000ed00

08001904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800190e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001912:	2b00      	cmp	r3, #0
 8001914:	db0b      	blt.n	800192e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001916:	79fb      	ldrb	r3, [r7, #7]
 8001918:	f003 021f 	and.w	r2, r3, #31
 800191c:	4906      	ldr	r1, [pc, #24]	; (8001938 <__NVIC_EnableIRQ+0x34>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	095b      	lsrs	r3, r3, #5
 8001924:	2001      	movs	r0, #1
 8001926:	fa00 f202 	lsl.w	r2, r0, r2
 800192a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800192e:	bf00      	nop
 8001930:	370c      	adds	r7, #12
 8001932:	46bd      	mov	sp, r7
 8001934:	bc80      	pop	{r7}
 8001936:	4770      	bx	lr
 8001938:	e000e100 	.word	0xe000e100

0800193c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	6039      	str	r1, [r7, #0]
 8001946:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800194c:	2b00      	cmp	r3, #0
 800194e:	db0a      	blt.n	8001966 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	b2da      	uxtb	r2, r3
 8001954:	490c      	ldr	r1, [pc, #48]	; (8001988 <__NVIC_SetPriority+0x4c>)
 8001956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800195a:	0112      	lsls	r2, r2, #4
 800195c:	b2d2      	uxtb	r2, r2
 800195e:	440b      	add	r3, r1
 8001960:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001964:	e00a      	b.n	800197c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	b2da      	uxtb	r2, r3
 800196a:	4908      	ldr	r1, [pc, #32]	; (800198c <__NVIC_SetPriority+0x50>)
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	f003 030f 	and.w	r3, r3, #15
 8001972:	3b04      	subs	r3, #4
 8001974:	0112      	lsls	r2, r2, #4
 8001976:	b2d2      	uxtb	r2, r2
 8001978:	440b      	add	r3, r1
 800197a:	761a      	strb	r2, [r3, #24]
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000e100 	.word	0xe000e100
 800198c:	e000ed00 	.word	0xe000ed00

08001990 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001990:	b480      	push	{r7}
 8001992:	b089      	sub	sp, #36	; 0x24
 8001994:	af00      	add	r7, sp, #0
 8001996:	60f8      	str	r0, [r7, #12]
 8001998:	60b9      	str	r1, [r7, #8]
 800199a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019a4:	69fb      	ldr	r3, [r7, #28]
 80019a6:	f1c3 0307 	rsb	r3, r3, #7
 80019aa:	2b04      	cmp	r3, #4
 80019ac:	bf28      	it	cs
 80019ae:	2304      	movcs	r3, #4
 80019b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	3304      	adds	r3, #4
 80019b6:	2b06      	cmp	r3, #6
 80019b8:	d902      	bls.n	80019c0 <NVIC_EncodePriority+0x30>
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	3b03      	subs	r3, #3
 80019be:	e000      	b.n	80019c2 <NVIC_EncodePriority+0x32>
 80019c0:	2300      	movs	r3, #0
 80019c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019c4:	f04f 32ff 	mov.w	r2, #4294967295
 80019c8:	69bb      	ldr	r3, [r7, #24]
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43da      	mvns	r2, r3
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	401a      	ands	r2, r3
 80019d4:	697b      	ldr	r3, [r7, #20]
 80019d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019d8:	f04f 31ff 	mov.w	r1, #4294967295
 80019dc:	697b      	ldr	r3, [r7, #20]
 80019de:	fa01 f303 	lsl.w	r3, r1, r3
 80019e2:	43d9      	mvns	r1, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	4313      	orrs	r3, r2
         );
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	3724      	adds	r7, #36	; 0x24
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bc80      	pop	{r7}
 80019f2:	4770      	bx	lr

080019f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	3b01      	subs	r3, #1
 8001a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a04:	d301      	bcc.n	8001a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a06:	2301      	movs	r3, #1
 8001a08:	e00f      	b.n	8001a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a0a:	4a0a      	ldr	r2, [pc, #40]	; (8001a34 <SysTick_Config+0x40>)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a12:	210f      	movs	r1, #15
 8001a14:	f04f 30ff 	mov.w	r0, #4294967295
 8001a18:	f7ff ff90 	bl	800193c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a1c:	4b05      	ldr	r3, [pc, #20]	; (8001a34 <SysTick_Config+0x40>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a22:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <SysTick_Config+0x40>)
 8001a24:	2207      	movs	r2, #7
 8001a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a28:	2300      	movs	r3, #0
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	e000e010 	.word	0xe000e010

08001a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b082      	sub	sp, #8
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a40:	6878      	ldr	r0, [r7, #4]
 8001a42:	f7ff ff2d 	bl	80018a0 <__NVIC_SetPriorityGrouping>
}
 8001a46:	bf00      	nop
 8001a48:	3708      	adds	r7, #8
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b086      	sub	sp, #24
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	60b9      	str	r1, [r7, #8]
 8001a58:	607a      	str	r2, [r7, #4]
 8001a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a60:	f7ff ff42 	bl	80018e8 <__NVIC_GetPriorityGrouping>
 8001a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a66:	687a      	ldr	r2, [r7, #4]
 8001a68:	68b9      	ldr	r1, [r7, #8]
 8001a6a:	6978      	ldr	r0, [r7, #20]
 8001a6c:	f7ff ff90 	bl	8001990 <NVIC_EncodePriority>
 8001a70:	4602      	mov	r2, r0
 8001a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff ff5f 	bl	800193c <__NVIC_SetPriority>
}
 8001a7e:	bf00      	nop
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff ff35 	bl	8001904 <__NVIC_EnableIRQ>
}
 8001a9a:	bf00      	nop
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}

08001aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aa2:	b580      	push	{r7, lr}
 8001aa4:	b082      	sub	sp, #8
 8001aa6:	af00      	add	r7, sp, #0
 8001aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	f7ff ffa2 	bl	80019f4 <SysTick_Config>
 8001ab0:	4603      	mov	r3, r0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b08b      	sub	sp, #44	; 0x2c
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001aca:	2300      	movs	r3, #0
 8001acc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ace:	e161      	b.n	8001d94 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	69fa      	ldr	r2, [r7, #28]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001ae4:	69ba      	ldr	r2, [r7, #24]
 8001ae6:	69fb      	ldr	r3, [r7, #28]
 8001ae8:	429a      	cmp	r2, r3
 8001aea:	f040 8150 	bne.w	8001d8e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4a97      	ldr	r2, [pc, #604]	; (8001d50 <HAL_GPIO_Init+0x294>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d05e      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001af8:	4a95      	ldr	r2, [pc, #596]	; (8001d50 <HAL_GPIO_Init+0x294>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d875      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001afe:	4a95      	ldr	r2, [pc, #596]	; (8001d54 <HAL_GPIO_Init+0x298>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d058      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b04:	4a93      	ldr	r2, [pc, #588]	; (8001d54 <HAL_GPIO_Init+0x298>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d86f      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b0a:	4a93      	ldr	r2, [pc, #588]	; (8001d58 <HAL_GPIO_Init+0x29c>)
 8001b0c:	4293      	cmp	r3, r2
 8001b0e:	d052      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b10:	4a91      	ldr	r2, [pc, #580]	; (8001d58 <HAL_GPIO_Init+0x29c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d869      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b16:	4a91      	ldr	r2, [pc, #580]	; (8001d5c <HAL_GPIO_Init+0x2a0>)
 8001b18:	4293      	cmp	r3, r2
 8001b1a:	d04c      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b1c:	4a8f      	ldr	r2, [pc, #572]	; (8001d5c <HAL_GPIO_Init+0x2a0>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d863      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b22:	4a8f      	ldr	r2, [pc, #572]	; (8001d60 <HAL_GPIO_Init+0x2a4>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d046      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
 8001b28:	4a8d      	ldr	r2, [pc, #564]	; (8001d60 <HAL_GPIO_Init+0x2a4>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d85d      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b2e:	2b12      	cmp	r3, #18
 8001b30:	d82a      	bhi.n	8001b88 <HAL_GPIO_Init+0xcc>
 8001b32:	2b12      	cmp	r3, #18
 8001b34:	d859      	bhi.n	8001bea <HAL_GPIO_Init+0x12e>
 8001b36:	a201      	add	r2, pc, #4	; (adr r2, 8001b3c <HAL_GPIO_Init+0x80>)
 8001b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3c:	08001bb7 	.word	0x08001bb7
 8001b40:	08001b91 	.word	0x08001b91
 8001b44:	08001ba3 	.word	0x08001ba3
 8001b48:	08001be5 	.word	0x08001be5
 8001b4c:	08001beb 	.word	0x08001beb
 8001b50:	08001beb 	.word	0x08001beb
 8001b54:	08001beb 	.word	0x08001beb
 8001b58:	08001beb 	.word	0x08001beb
 8001b5c:	08001beb 	.word	0x08001beb
 8001b60:	08001beb 	.word	0x08001beb
 8001b64:	08001beb 	.word	0x08001beb
 8001b68:	08001beb 	.word	0x08001beb
 8001b6c:	08001beb 	.word	0x08001beb
 8001b70:	08001beb 	.word	0x08001beb
 8001b74:	08001beb 	.word	0x08001beb
 8001b78:	08001beb 	.word	0x08001beb
 8001b7c:	08001beb 	.word	0x08001beb
 8001b80:	08001b99 	.word	0x08001b99
 8001b84:	08001bad 	.word	0x08001bad
 8001b88:	4a76      	ldr	r2, [pc, #472]	; (8001d64 <HAL_GPIO_Init+0x2a8>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d013      	beq.n	8001bb6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b8e:	e02c      	b.n	8001bea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	623b      	str	r3, [r7, #32]
          break;
 8001b96:	e029      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	3304      	adds	r3, #4
 8001b9e:	623b      	str	r3, [r7, #32]
          break;
 8001ba0:	e024      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	3308      	adds	r3, #8
 8001ba8:	623b      	str	r3, [r7, #32]
          break;
 8001baa:	e01f      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	330c      	adds	r3, #12
 8001bb2:	623b      	str	r3, [r7, #32]
          break;
 8001bb4:	e01a      	b.n	8001bec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d102      	bne.n	8001bc4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bbe:	2304      	movs	r3, #4
 8001bc0:	623b      	str	r3, [r7, #32]
          break;
 8001bc2:	e013      	b.n	8001bec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	2b01      	cmp	r3, #1
 8001bca:	d105      	bne.n	8001bd8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bcc:	2308      	movs	r3, #8
 8001bce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69fa      	ldr	r2, [r7, #28]
 8001bd4:	611a      	str	r2, [r3, #16]
          break;
 8001bd6:	e009      	b.n	8001bec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bd8:	2308      	movs	r3, #8
 8001bda:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	69fa      	ldr	r2, [r7, #28]
 8001be0:	615a      	str	r2, [r3, #20]
          break;
 8001be2:	e003      	b.n	8001bec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001be4:	2300      	movs	r3, #0
 8001be6:	623b      	str	r3, [r7, #32]
          break;
 8001be8:	e000      	b.n	8001bec <HAL_GPIO_Init+0x130>
          break;
 8001bea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	2bff      	cmp	r3, #255	; 0xff
 8001bf0:	d801      	bhi.n	8001bf6 <HAL_GPIO_Init+0x13a>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	e001      	b.n	8001bfa <HAL_GPIO_Init+0x13e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3304      	adds	r3, #4
 8001bfa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	2bff      	cmp	r3, #255	; 0xff
 8001c00:	d802      	bhi.n	8001c08 <HAL_GPIO_Init+0x14c>
 8001c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	e002      	b.n	8001c0e <HAL_GPIO_Init+0x152>
 8001c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c0a:	3b08      	subs	r3, #8
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	210f      	movs	r1, #15
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	fa01 f303 	lsl.w	r3, r1, r3
 8001c1c:	43db      	mvns	r3, r3
 8001c1e:	401a      	ands	r2, r3
 8001c20:	6a39      	ldr	r1, [r7, #32]
 8001c22:	693b      	ldr	r3, [r7, #16]
 8001c24:	fa01 f303 	lsl.w	r3, r1, r3
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	f000 80a9 	beq.w	8001d8e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c3c:	4b4a      	ldr	r3, [pc, #296]	; (8001d68 <HAL_GPIO_Init+0x2ac>)
 8001c3e:	699b      	ldr	r3, [r3, #24]
 8001c40:	4a49      	ldr	r2, [pc, #292]	; (8001d68 <HAL_GPIO_Init+0x2ac>)
 8001c42:	f043 0301 	orr.w	r3, r3, #1
 8001c46:	6193      	str	r3, [r2, #24]
 8001c48:	4b47      	ldr	r3, [pc, #284]	; (8001d68 <HAL_GPIO_Init+0x2ac>)
 8001c4a:	699b      	ldr	r3, [r3, #24]
 8001c4c:	f003 0301 	and.w	r3, r3, #1
 8001c50:	60bb      	str	r3, [r7, #8]
 8001c52:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c54:	4a45      	ldr	r2, [pc, #276]	; (8001d6c <HAL_GPIO_Init+0x2b0>)
 8001c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c58:	089b      	lsrs	r3, r3, #2
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c60:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	f003 0303 	and.w	r3, r3, #3
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	220f      	movs	r2, #15
 8001c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c70:	43db      	mvns	r3, r3
 8001c72:	68fa      	ldr	r2, [r7, #12]
 8001c74:	4013      	ands	r3, r2
 8001c76:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4a3d      	ldr	r2, [pc, #244]	; (8001d70 <HAL_GPIO_Init+0x2b4>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d00d      	beq.n	8001c9c <HAL_GPIO_Init+0x1e0>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a3c      	ldr	r2, [pc, #240]	; (8001d74 <HAL_GPIO_Init+0x2b8>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d007      	beq.n	8001c98 <HAL_GPIO_Init+0x1dc>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a3b      	ldr	r2, [pc, #236]	; (8001d78 <HAL_GPIO_Init+0x2bc>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d101      	bne.n	8001c94 <HAL_GPIO_Init+0x1d8>
 8001c90:	2302      	movs	r3, #2
 8001c92:	e004      	b.n	8001c9e <HAL_GPIO_Init+0x1e2>
 8001c94:	2303      	movs	r3, #3
 8001c96:	e002      	b.n	8001c9e <HAL_GPIO_Init+0x1e2>
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e000      	b.n	8001c9e <HAL_GPIO_Init+0x1e2>
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ca0:	f002 0203 	and.w	r2, r2, #3
 8001ca4:	0092      	lsls	r2, r2, #2
 8001ca6:	4093      	lsls	r3, r2
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	4313      	orrs	r3, r2
 8001cac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cae:	492f      	ldr	r1, [pc, #188]	; (8001d6c <HAL_GPIO_Init+0x2b0>)
 8001cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb2:	089b      	lsrs	r3, r3, #2
 8001cb4:	3302      	adds	r3, #2
 8001cb6:	68fa      	ldr	r2, [r7, #12]
 8001cb8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cbc:	683b      	ldr	r3, [r7, #0]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cc8:	4b2c      	ldr	r3, [pc, #176]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cca:	689a      	ldr	r2, [r3, #8]
 8001ccc:	492b      	ldr	r1, [pc, #172]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	608b      	str	r3, [r1, #8]
 8001cd4:	e006      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cd6:	4b29      	ldr	r3, [pc, #164]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	69bb      	ldr	r3, [r7, #24]
 8001cdc:	43db      	mvns	r3, r3
 8001cde:	4927      	ldr	r1, [pc, #156]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001ce0:	4013      	ands	r3, r2
 8001ce2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d006      	beq.n	8001cfe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001cf0:	4b22      	ldr	r3, [pc, #136]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cf2:	68da      	ldr	r2, [r3, #12]
 8001cf4:	4921      	ldr	r1, [pc, #132]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	60cb      	str	r3, [r1, #12]
 8001cfc:	e006      	b.n	8001d0c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001cfe:	4b1f      	ldr	r3, [pc, #124]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d00:	68da      	ldr	r2, [r3, #12]
 8001d02:	69bb      	ldr	r3, [r7, #24]
 8001d04:	43db      	mvns	r3, r3
 8001d06:	491d      	ldr	r1, [pc, #116]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d08:	4013      	ands	r3, r2
 8001d0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d006      	beq.n	8001d26 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d18:	4b18      	ldr	r3, [pc, #96]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	4917      	ldr	r1, [pc, #92]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	604b      	str	r3, [r1, #4]
 8001d24:	e006      	b.n	8001d34 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d26:	4b15      	ldr	r3, [pc, #84]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d28:	685a      	ldr	r2, [r3, #4]
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	4913      	ldr	r1, [pc, #76]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d30:	4013      	ands	r3, r2
 8001d32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d01f      	beq.n	8001d80 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d40:	4b0e      	ldr	r3, [pc, #56]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	490d      	ldr	r1, [pc, #52]	; (8001d7c <HAL_GPIO_Init+0x2c0>)
 8001d46:	69bb      	ldr	r3, [r7, #24]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	600b      	str	r3, [r1, #0]
 8001d4c:	e01f      	b.n	8001d8e <HAL_GPIO_Init+0x2d2>
 8001d4e:	bf00      	nop
 8001d50:	10320000 	.word	0x10320000
 8001d54:	10310000 	.word	0x10310000
 8001d58:	10220000 	.word	0x10220000
 8001d5c:	10210000 	.word	0x10210000
 8001d60:	10120000 	.word	0x10120000
 8001d64:	10110000 	.word	0x10110000
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010000 	.word	0x40010000
 8001d70:	40010800 	.word	0x40010800
 8001d74:	40010c00 	.word	0x40010c00
 8001d78:	40011000 	.word	0x40011000
 8001d7c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d80:	4b0b      	ldr	r3, [pc, #44]	; (8001db0 <HAL_GPIO_Init+0x2f4>)
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	69bb      	ldr	r3, [r7, #24]
 8001d86:	43db      	mvns	r3, r3
 8001d88:	4909      	ldr	r1, [pc, #36]	; (8001db0 <HAL_GPIO_Init+0x2f4>)
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d90:	3301      	adds	r3, #1
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	f47f ae96 	bne.w	8001ad0 <HAL_GPIO_Init+0x14>
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	372c      	adds	r7, #44	; 0x2c
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr
 8001db0:	40010400 	.word	0x40010400

08001db4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	887b      	ldrh	r3, [r7, #2]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d002      	beq.n	8001dd2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	73fb      	strb	r3, [r7, #15]
 8001dd0:	e001      	b.n	8001dd6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3714      	adds	r7, #20
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bc80      	pop	{r7}
 8001de0:	4770      	bx	lr

08001de2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001de2:	b480      	push	{r7}
 8001de4:	b083      	sub	sp, #12
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
 8001dea:	460b      	mov	r3, r1
 8001dec:	807b      	strh	r3, [r7, #2]
 8001dee:	4613      	mov	r3, r2
 8001df0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001df2:	787b      	ldrb	r3, [r7, #1]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d003      	beq.n	8001e00 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001df8:	887a      	ldrh	r2, [r7, #2]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001dfe:	e003      	b.n	8001e08 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e00:	887b      	ldrh	r3, [r7, #2]
 8001e02:	041a      	lsls	r2, r3, #16
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	611a      	str	r2, [r3, #16]
}
 8001e08:	bf00      	nop
 8001e0a:	370c      	adds	r7, #12
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr

08001e12 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e12:	b480      	push	{r7}
 8001e14:	b085      	sub	sp, #20
 8001e16:	af00      	add	r7, sp, #0
 8001e18:	6078      	str	r0, [r7, #4]
 8001e1a:	460b      	mov	r3, r1
 8001e1c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e24:	887a      	ldrh	r2, [r7, #2]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	041a      	lsls	r2, r3, #16
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	43d9      	mvns	r1, r3
 8001e30:	887b      	ldrh	r3, [r7, #2]
 8001e32:	400b      	ands	r3, r1
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	611a      	str	r2, [r3, #16]
}
 8001e3a:	bf00      	nop
 8001e3c:	3714      	adds	r7, #20
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e272      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 8087 	beq.w	8001f72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e64:	4b92      	ldr	r3, [pc, #584]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d00c      	beq.n	8001e8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e70:	4b8f      	ldr	r3, [pc, #572]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 030c 	and.w	r3, r3, #12
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	d112      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x5e>
 8001e7c:	4b8c      	ldr	r3, [pc, #560]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e88:	d10b      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e8a:	4b89      	ldr	r3, [pc, #548]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d06c      	beq.n	8001f70 <HAL_RCC_OscConfig+0x12c>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d168      	bne.n	8001f70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e24c      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_OscConfig+0x76>
 8001eac:	4b80      	ldr	r3, [pc, #512]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a7f      	ldr	r2, [pc, #508]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb6:	6013      	str	r3, [r2, #0]
 8001eb8:	e02e      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0x98>
 8001ec2:	4b7b      	ldr	r3, [pc, #492]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a7a      	ldr	r2, [pc, #488]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	4b78      	ldr	r3, [pc, #480]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a77      	ldr	r2, [pc, #476]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e01d      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0xbc>
 8001ee6:	4b72      	ldr	r3, [pc, #456]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a71      	ldr	r2, [pc, #452]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b6f      	ldr	r3, [pc, #444]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a6e      	ldr	r2, [pc, #440]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e00b      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001f00:	4b6b      	ldr	r3, [pc, #428]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a6a      	ldr	r2, [pc, #424]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b68      	ldr	r3, [pc, #416]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a67      	ldr	r2, [pc, #412]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d013      	beq.n	8001f48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7ff fcb4 	bl	800188c <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f28:	f7ff fcb0 	bl	800188c <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	; 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e200      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b5d      	ldr	r3, [pc, #372]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0xe4>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7ff fca0 	bl	800188c <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f50:	f7ff fc9c 	bl	800188c <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	; 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1ec      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f62:	4b53      	ldr	r3, [pc, #332]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x10c>
 8001f6e:	e000      	b.n	8001f72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d063      	beq.n	8002046 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f7e:	4b4c      	ldr	r3, [pc, #304]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f8a:	4b49      	ldr	r3, [pc, #292]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d11c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x18c>
 8001f96:	4b46      	ldr	r3, [pc, #280]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	4b43      	ldr	r3, [pc, #268]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_RCC_OscConfig+0x176>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d001      	beq.n	8001fba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1c0      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fba:	4b3d      	ldr	r3, [pc, #244]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4939      	ldr	r1, [pc, #228]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	e03a      	b.n	8002046 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd8:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <HAL_RCC_OscConfig+0x270>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fde:	f7ff fc55 	bl	800188c <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe6:	f7ff fc51 	bl	800188c <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e1a1      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002004:	4b2a      	ldr	r3, [pc, #168]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4927      	ldr	r1, [pc, #156]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	4b26      	ldr	r3, [pc, #152]	; (80020b4 <HAL_RCC_OscConfig+0x270>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002020:	f7ff fc34 	bl	800188c <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002028:	f7ff fc30 	bl	800188c <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e180      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d03a      	beq.n	80020c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d019      	beq.n	800208e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205a:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <HAL_RCC_OscConfig+0x274>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002060:	f7ff fc14 	bl	800188c <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002068:	f7ff fc10 	bl	800188c <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e160      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 800207c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002086:	2001      	movs	r0, #1
 8002088:	f000 fa9c 	bl	80025c4 <RCC_Delay>
 800208c:	e01c      	b.n	80020c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800208e:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_RCC_OscConfig+0x274>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002094:	f7ff fbfa 	bl	800188c <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800209a:	e00f      	b.n	80020bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800209c:	f7ff fbf6 	bl	800188c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d908      	bls.n	80020bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e146      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000
 80020b4:	42420000 	.word	0x42420000
 80020b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020bc:	4b92      	ldr	r3, [pc, #584]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1e9      	bne.n	800209c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80a6 	beq.w	8002222 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020d6:	2300      	movs	r3, #0
 80020d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020da:	4b8b      	ldr	r3, [pc, #556]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10d      	bne.n	8002102 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	4b88      	ldr	r3, [pc, #544]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	4a87      	ldr	r2, [pc, #540]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020f0:	61d3      	str	r3, [r2, #28]
 80020f2:	4b85      	ldr	r3, [pc, #532]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fe:	2301      	movs	r3, #1
 8002100:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002102:	4b82      	ldr	r3, [pc, #520]	; (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210a:	2b00      	cmp	r3, #0
 800210c:	d118      	bne.n	8002140 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210e:	4b7f      	ldr	r3, [pc, #508]	; (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a7e      	ldr	r2, [pc, #504]	; (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800211a:	f7ff fbb7 	bl	800188c <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002122:	f7ff fbb3 	bl	800188c <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b64      	cmp	r3, #100	; 0x64
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e103      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002134:	4b75      	ldr	r3, [pc, #468]	; (800230c <HAL_RCC_OscConfig+0x4c8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d106      	bne.n	8002156 <HAL_RCC_OscConfig+0x312>
 8002148:	4b6f      	ldr	r3, [pc, #444]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4a6e      	ldr	r2, [pc, #440]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6213      	str	r3, [r2, #32]
 8002154:	e02d      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0x334>
 800215e:	4b6a      	ldr	r3, [pc, #424]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4a69      	ldr	r2, [pc, #420]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002164:	f023 0301 	bic.w	r3, r3, #1
 8002168:	6213      	str	r3, [r2, #32]
 800216a:	4b67      	ldr	r3, [pc, #412]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	4a66      	ldr	r2, [pc, #408]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002170:	f023 0304 	bic.w	r3, r3, #4
 8002174:	6213      	str	r3, [r2, #32]
 8002176:	e01c      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b05      	cmp	r3, #5
 800217e:	d10c      	bne.n	800219a <HAL_RCC_OscConfig+0x356>
 8002180:	4b61      	ldr	r3, [pc, #388]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	4a60      	ldr	r2, [pc, #384]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6213      	str	r3, [r2, #32]
 800218c:	4b5e      	ldr	r3, [pc, #376]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	4a5d      	ldr	r2, [pc, #372]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	6213      	str	r3, [r2, #32]
 8002198:	e00b      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 800219a:	4b5b      	ldr	r3, [pc, #364]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4a5a      	ldr	r2, [pc, #360]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021a0:	f023 0301 	bic.w	r3, r3, #1
 80021a4:	6213      	str	r3, [r2, #32]
 80021a6:	4b58      	ldr	r3, [pc, #352]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	4a57      	ldr	r2, [pc, #348]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021ac:	f023 0304 	bic.w	r3, r3, #4
 80021b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d015      	beq.n	80021e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7ff fb67 	bl	800188c <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7ff fb63 	bl	800188c <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e0b1      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d8:	4b4b      	ldr	r3, [pc, #300]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0ee      	beq.n	80021c2 <HAL_RCC_OscConfig+0x37e>
 80021e4:	e014      	b.n	8002210 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e6:	f7ff fb51 	bl	800188c <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ec:	e00a      	b.n	8002204 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ee:	f7ff fb4d 	bl	800188c <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e09b      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002204:	4b40      	ldr	r3, [pc, #256]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1ee      	bne.n	80021ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002210:	7dfb      	ldrb	r3, [r7, #23]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d105      	bne.n	8002222 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002216:	4b3c      	ldr	r3, [pc, #240]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	4a3b      	ldr	r2, [pc, #236]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800221c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002220:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 8087 	beq.w	800233a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800222c:	4b36      	ldr	r3, [pc, #216]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 030c 	and.w	r3, r3, #12
 8002234:	2b08      	cmp	r3, #8
 8002236:	d061      	beq.n	80022fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	2b02      	cmp	r3, #2
 800223e:	d146      	bne.n	80022ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002240:	4b33      	ldr	r3, [pc, #204]	; (8002310 <HAL_RCC_OscConfig+0x4cc>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002246:	f7ff fb21 	bl	800188c <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7ff fb1d 	bl	800188c <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e06d      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002260:	4b29      	ldr	r3, [pc, #164]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f0      	bne.n	800224e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002274:	d108      	bne.n	8002288 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002276:	4b24      	ldr	r3, [pc, #144]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	4921      	ldr	r1, [pc, #132]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 8002284:	4313      	orrs	r3, r2
 8002286:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002288:	4b1f      	ldr	r3, [pc, #124]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a19      	ldr	r1, [r3, #32]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002298:	430b      	orrs	r3, r1
 800229a:	491b      	ldr	r1, [pc, #108]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a0:	4b1b      	ldr	r3, [pc, #108]	; (8002310 <HAL_RCC_OscConfig+0x4cc>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a6:	f7ff faf1 	bl	800188c <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ae:	f7ff faed 	bl	800188c <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e03d      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c0:	4b11      	ldr	r3, [pc, #68]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0x46a>
 80022cc:	e035      	b.n	800233a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ce:	4b10      	ldr	r3, [pc, #64]	; (8002310 <HAL_RCC_OscConfig+0x4cc>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d4:	f7ff fada 	bl	800188c <HAL_GetTick>
 80022d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022da:	e008      	b.n	80022ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022dc:	f7ff fad6 	bl	800188c <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e026      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ee:	4b06      	ldr	r3, [pc, #24]	; (8002308 <HAL_RCC_OscConfig+0x4c4>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1f0      	bne.n	80022dc <HAL_RCC_OscConfig+0x498>
 80022fa:	e01e      	b.n	800233a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d107      	bne.n	8002314 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e019      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
 8002308:	40021000 	.word	0x40021000
 800230c:	40007000 	.word	0x40007000
 8002310:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002314:	4b0b      	ldr	r3, [pc, #44]	; (8002344 <HAL_RCC_OscConfig+0x500>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	429a      	cmp	r2, r3
 8002326:	d106      	bne.n	8002336 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002332:	429a      	cmp	r2, r3
 8002334:	d001      	beq.n	800233a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e000      	b.n	800233c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800233a:	2300      	movs	r3, #0
}
 800233c:	4618      	mov	r0, r3
 800233e:	3718      	adds	r7, #24
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40021000 	.word	0x40021000

08002348 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b084      	sub	sp, #16
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2b00      	cmp	r3, #0
 8002356:	d101      	bne.n	800235c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0d0      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800235c:	4b6a      	ldr	r3, [pc, #424]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0307 	and.w	r3, r3, #7
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d910      	bls.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800236a:	4b67      	ldr	r3, [pc, #412]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f023 0207 	bic.w	r2, r3, #7
 8002372:	4965      	ldr	r1, [pc, #404]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	4313      	orrs	r3, r2
 8002378:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800237a:	4b63      	ldr	r3, [pc, #396]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0307 	and.w	r3, r3, #7
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	429a      	cmp	r2, r3
 8002386:	d001      	beq.n	800238c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002388:	2301      	movs	r3, #1
 800238a:	e0b8      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d005      	beq.n	80023b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a4:	4b59      	ldr	r3, [pc, #356]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4a58      	ldr	r2, [pc, #352]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d005      	beq.n	80023c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023bc:	4b53      	ldr	r3, [pc, #332]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	4a52      	ldr	r2, [pc, #328]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c8:	4b50      	ldr	r3, [pc, #320]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	494d      	ldr	r1, [pc, #308]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023d6:	4313      	orrs	r3, r2
 80023d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f003 0301 	and.w	r3, r3, #1
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d040      	beq.n	8002468 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d107      	bne.n	80023fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ee:	4b47      	ldr	r3, [pc, #284]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d115      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e07f      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	2b02      	cmp	r3, #2
 8002404:	d107      	bne.n	8002416 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002406:	4b41      	ldr	r3, [pc, #260]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	d109      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e073      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002416:	4b3d      	ldr	r3, [pc, #244]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d101      	bne.n	8002426 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e06b      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002426:	4b39      	ldr	r3, [pc, #228]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f023 0203 	bic.w	r2, r3, #3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	4936      	ldr	r1, [pc, #216]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002434:	4313      	orrs	r3, r2
 8002436:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002438:	f7ff fa28 	bl	800188c <HAL_GetTick>
 800243c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243e:	e00a      	b.n	8002456 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002440:	f7ff fa24 	bl	800188c <HAL_GetTick>
 8002444:	4602      	mov	r2, r0
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	f241 3288 	movw	r2, #5000	; 0x1388
 800244e:	4293      	cmp	r3, r2
 8002450:	d901      	bls.n	8002456 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e053      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002456:	4b2d      	ldr	r3, [pc, #180]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	685b      	ldr	r3, [r3, #4]
 800245a:	f003 020c 	and.w	r2, r3, #12
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	429a      	cmp	r2, r3
 8002466:	d1eb      	bne.n	8002440 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002468:	4b27      	ldr	r3, [pc, #156]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0307 	and.w	r3, r3, #7
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d210      	bcs.n	8002498 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002476:	4b24      	ldr	r3, [pc, #144]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 0207 	bic.w	r2, r3, #7
 800247e:	4922      	ldr	r1, [pc, #136]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002480:	683b      	ldr	r3, [r7, #0]
 8002482:	4313      	orrs	r3, r2
 8002484:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002486:	4b20      	ldr	r3, [pc, #128]	; (8002508 <HAL_RCC_ClockConfig+0x1c0>)
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f003 0307 	and.w	r3, r3, #7
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	429a      	cmp	r2, r3
 8002492:	d001      	beq.n	8002498 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002494:	2301      	movs	r3, #1
 8002496:	e032      	b.n	80024fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	4916      	ldr	r1, [pc, #88]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0308 	and.w	r3, r3, #8
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024c2:	4b12      	ldr	r3, [pc, #72]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	691b      	ldr	r3, [r3, #16]
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	490e      	ldr	r1, [pc, #56]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024d2:	4313      	orrs	r3, r2
 80024d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024d6:	f000 f821 	bl	800251c <HAL_RCC_GetSysClockFreq>
 80024da:	4602      	mov	r2, r0
 80024dc:	4b0b      	ldr	r3, [pc, #44]	; (800250c <HAL_RCC_ClockConfig+0x1c4>)
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	091b      	lsrs	r3, r3, #4
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	490a      	ldr	r1, [pc, #40]	; (8002510 <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	5ccb      	ldrb	r3, [r1, r3]
 80024ea:	fa22 f303 	lsr.w	r3, r2, r3
 80024ee:	4a09      	ldr	r2, [pc, #36]	; (8002514 <HAL_RCC_ClockConfig+0x1cc>)
 80024f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024f2:	4b09      	ldr	r3, [pc, #36]	; (8002518 <HAL_RCC_ClockConfig+0x1d0>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff f986 	bl	8001808 <HAL_InitTick>

  return HAL_OK;
 80024fc:	2300      	movs	r3, #0
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3710      	adds	r7, #16
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	40022000 	.word	0x40022000
 800250c:	40021000 	.word	0x40021000
 8002510:	08002e40 	.word	0x08002e40
 8002514:	20000018 	.word	0x20000018
 8002518:	20000020 	.word	0x20000020

0800251c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800251c:	b480      	push	{r7}
 800251e:	b087      	sub	sp, #28
 8002520:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	2300      	movs	r3, #0
 8002528:	60bb      	str	r3, [r7, #8]
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002532:	2300      	movs	r3, #0
 8002534:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002536:	4b1e      	ldr	r3, [pc, #120]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 030c 	and.w	r3, r3, #12
 8002542:	2b04      	cmp	r3, #4
 8002544:	d002      	beq.n	800254c <HAL_RCC_GetSysClockFreq+0x30>
 8002546:	2b08      	cmp	r3, #8
 8002548:	d003      	beq.n	8002552 <HAL_RCC_GetSysClockFreq+0x36>
 800254a:	e027      	b.n	800259c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800254c:	4b19      	ldr	r3, [pc, #100]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800254e:	613b      	str	r3, [r7, #16]
      break;
 8002550:	e027      	b.n	80025a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	0c9b      	lsrs	r3, r3, #18
 8002556:	f003 030f 	and.w	r3, r3, #15
 800255a:	4a17      	ldr	r2, [pc, #92]	; (80025b8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800255c:	5cd3      	ldrb	r3, [r2, r3]
 800255e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d010      	beq.n	800258c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800256a:	4b11      	ldr	r3, [pc, #68]	; (80025b0 <HAL_RCC_GetSysClockFreq+0x94>)
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	0c5b      	lsrs	r3, r3, #17
 8002570:	f003 0301 	and.w	r3, r3, #1
 8002574:	4a11      	ldr	r2, [pc, #68]	; (80025bc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002576:	5cd3      	ldrb	r3, [r2, r3]
 8002578:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a0d      	ldr	r2, [pc, #52]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800257e:	fb03 f202 	mul.w	r2, r3, r2
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	fbb2 f3f3 	udiv	r3, r2, r3
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e004      	b.n	8002596 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	4a0c      	ldr	r2, [pc, #48]	; (80025c0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002590:	fb02 f303 	mul.w	r3, r2, r3
 8002594:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	613b      	str	r3, [r7, #16]
      break;
 800259a:	e002      	b.n	80025a2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800259c:	4b05      	ldr	r3, [pc, #20]	; (80025b4 <HAL_RCC_GetSysClockFreq+0x98>)
 800259e:	613b      	str	r3, [r7, #16]
      break;
 80025a0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025a2:	693b      	ldr	r3, [r7, #16]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	371c      	adds	r7, #28
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bc80      	pop	{r7}
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40021000 	.word	0x40021000
 80025b4:	007a1200 	.word	0x007a1200
 80025b8:	08002e50 	.word	0x08002e50
 80025bc:	08002e60 	.word	0x08002e60
 80025c0:	003d0900 	.word	0x003d0900

080025c4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025cc:	4b0a      	ldr	r3, [pc, #40]	; (80025f8 <RCC_Delay+0x34>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a0a      	ldr	r2, [pc, #40]	; (80025fc <RCC_Delay+0x38>)
 80025d2:	fba2 2303 	umull	r2, r3, r2, r3
 80025d6:	0a5b      	lsrs	r3, r3, #9
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025e0:	bf00      	nop
  }
  while (Delay --);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	1e5a      	subs	r2, r3, #1
 80025e6:	60fa      	str	r2, [r7, #12]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d1f9      	bne.n	80025e0 <RCC_Delay+0x1c>
}
 80025ec:	bf00      	nop
 80025ee:	bf00      	nop
 80025f0:	3714      	adds	r7, #20
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc80      	pop	{r7}
 80025f6:	4770      	bx	lr
 80025f8:	20000018 	.word	0x20000018
 80025fc:	10624dd3 	.word	0x10624dd3

08002600 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e041      	b.n	8002696 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d106      	bne.n	800262c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	f7fe ffc6 	bl	80015b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2202      	movs	r2, #2
 8002630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	3304      	adds	r3, #4
 800263c:	4619      	mov	r1, r3
 800263e:	4610      	mov	r0, r2
 8002640:	f000 fa6e 	bl	8002b20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2201      	movs	r2, #1
 8002688:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2201      	movs	r2, #1
 8002690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002694:	2300      	movs	r3, #0
}
 8002696:	4618      	mov	r0, r3
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
	...

080026a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026ae:	b2db      	uxtb	r3, r3
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d001      	beq.n	80026b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80026b4:	2301      	movs	r3, #1
 80026b6:	e035      	b.n	8002724 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2202      	movs	r2, #2
 80026bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0201 	orr.w	r2, r2, #1
 80026ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a16      	ldr	r2, [pc, #88]	; (8002730 <HAL_TIM_Base_Start_IT+0x90>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d009      	beq.n	80026ee <HAL_TIM_Base_Start_IT+0x4e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026e2:	d004      	beq.n	80026ee <HAL_TIM_Base_Start_IT+0x4e>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a12      	ldr	r2, [pc, #72]	; (8002734 <HAL_TIM_Base_Start_IT+0x94>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d111      	bne.n	8002712 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0307 	and.w	r3, r3, #7
 80026f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2b06      	cmp	r3, #6
 80026fe:	d010      	beq.n	8002722 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002710:	e007      	b.n	8002722 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f042 0201 	orr.w	r2, r2, #1
 8002720:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002722:	2300      	movs	r3, #0
}
 8002724:	4618      	mov	r0, r3
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	bc80      	pop	{r7}
 800272c:	4770      	bx	lr
 800272e:	bf00      	nop
 8002730:	40012c00 	.word	0x40012c00
 8002734:	40000400 	.word	0x40000400

08002738 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	f003 0302 	and.w	r3, r3, #2
 800274a:	2b02      	cmp	r3, #2
 800274c:	d122      	bne.n	8002794 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	f003 0302 	and.w	r3, r3, #2
 8002758:	2b02      	cmp	r3, #2
 800275a:	d11b      	bne.n	8002794 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f06f 0202 	mvn.w	r2, #2
 8002764:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2201      	movs	r2, #1
 800276a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f003 0303 	and.w	r3, r3, #3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d003      	beq.n	8002782 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800277a:	6878      	ldr	r0, [r7, #4]
 800277c:	f000 f9b4 	bl	8002ae8 <HAL_TIM_IC_CaptureCallback>
 8002780:	e005      	b.n	800278e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002782:	6878      	ldr	r0, [r7, #4]
 8002784:	f000 f9a7 	bl	8002ad6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f000 f9b6 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d122      	bne.n	80027e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68db      	ldr	r3, [r3, #12]
 80027a8:	f003 0304 	and.w	r3, r3, #4
 80027ac:	2b04      	cmp	r3, #4
 80027ae:	d11b      	bne.n	80027e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f06f 0204 	mvn.w	r2, #4
 80027b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2202      	movs	r2, #2
 80027be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	699b      	ldr	r3, [r3, #24]
 80027c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d003      	beq.n	80027d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 f98a 	bl	8002ae8 <HAL_TIM_IC_CaptureCallback>
 80027d4:	e005      	b.n	80027e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f000 f97d 	bl	8002ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027dc:	6878      	ldr	r0, [r7, #4]
 80027de:	f000 f98c 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	691b      	ldr	r3, [r3, #16]
 80027ee:	f003 0308 	and.w	r3, r3, #8
 80027f2:	2b08      	cmp	r3, #8
 80027f4:	d122      	bne.n	800283c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	f003 0308 	and.w	r3, r3, #8
 8002800:	2b08      	cmp	r3, #8
 8002802:	d11b      	bne.n	800283c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f06f 0208 	mvn.w	r2, #8
 800280c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2204      	movs	r2, #4
 8002812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	69db      	ldr	r3, [r3, #28]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002822:	6878      	ldr	r0, [r7, #4]
 8002824:	f000 f960 	bl	8002ae8 <HAL_TIM_IC_CaptureCallback>
 8002828:	e005      	b.n	8002836 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f000 f953 	bl	8002ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f000 f962 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	691b      	ldr	r3, [r3, #16]
 8002842:	f003 0310 	and.w	r3, r3, #16
 8002846:	2b10      	cmp	r3, #16
 8002848:	d122      	bne.n	8002890 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68db      	ldr	r3, [r3, #12]
 8002850:	f003 0310 	and.w	r3, r3, #16
 8002854:	2b10      	cmp	r3, #16
 8002856:	d11b      	bne.n	8002890 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f06f 0210 	mvn.w	r2, #16
 8002860:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2208      	movs	r2, #8
 8002866:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	69db      	ldr	r3, [r3, #28]
 800286e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f936 	bl	8002ae8 <HAL_TIM_IC_CaptureCallback>
 800287c:	e005      	b.n	800288a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f929 	bl	8002ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 f938 	bl	8002afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	f003 0301 	and.w	r3, r3, #1
 800289a:	2b01      	cmp	r3, #1
 800289c:	d10e      	bne.n	80028bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d107      	bne.n	80028bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f06f 0201 	mvn.w	r2, #1
 80028b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f7fe fafe 	bl	8000eb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028c6:	2b80      	cmp	r3, #128	; 0x80
 80028c8:	d10e      	bne.n	80028e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028d4:	2b80      	cmp	r3, #128	; 0x80
 80028d6:	d107      	bne.n	80028e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80028e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f000 fa6b 	bl	8002dbe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	691b      	ldr	r3, [r3, #16]
 80028ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f2:	2b40      	cmp	r3, #64	; 0x40
 80028f4:	d10e      	bne.n	8002914 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002900:	2b40      	cmp	r3, #64	; 0x40
 8002902:	d107      	bne.n	8002914 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800290c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800290e:	6878      	ldr	r0, [r7, #4]
 8002910:	f000 f8fc 	bl	8002b0c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	f003 0320 	and.w	r3, r3, #32
 800291e:	2b20      	cmp	r3, #32
 8002920:	d10e      	bne.n	8002940 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	f003 0320 	and.w	r3, r3, #32
 800292c:	2b20      	cmp	r3, #32
 800292e:	d107      	bne.n	8002940 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f06f 0220 	mvn.w	r2, #32
 8002938:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 fa36 	bl	8002dac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002940:	bf00      	nop
 8002942:	3708      	adds	r7, #8
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002952:	2300      	movs	r3, #0
 8002954:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800295c:	2b01      	cmp	r3, #1
 800295e:	d101      	bne.n	8002964 <HAL_TIM_ConfigClockSource+0x1c>
 8002960:	2302      	movs	r3, #2
 8002962:	e0b4      	b.n	8002ace <HAL_TIM_ConfigClockSource+0x186>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2202      	movs	r2, #2
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800298a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68ba      	ldr	r2, [r7, #8]
 8002992:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800299c:	d03e      	beq.n	8002a1c <HAL_TIM_ConfigClockSource+0xd4>
 800299e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029a2:	f200 8087 	bhi.w	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029aa:	f000 8086 	beq.w	8002aba <HAL_TIM_ConfigClockSource+0x172>
 80029ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029b2:	d87f      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029b4:	2b70      	cmp	r3, #112	; 0x70
 80029b6:	d01a      	beq.n	80029ee <HAL_TIM_ConfigClockSource+0xa6>
 80029b8:	2b70      	cmp	r3, #112	; 0x70
 80029ba:	d87b      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029bc:	2b60      	cmp	r3, #96	; 0x60
 80029be:	d050      	beq.n	8002a62 <HAL_TIM_ConfigClockSource+0x11a>
 80029c0:	2b60      	cmp	r3, #96	; 0x60
 80029c2:	d877      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029c4:	2b50      	cmp	r3, #80	; 0x50
 80029c6:	d03c      	beq.n	8002a42 <HAL_TIM_ConfigClockSource+0xfa>
 80029c8:	2b50      	cmp	r3, #80	; 0x50
 80029ca:	d873      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029cc:	2b40      	cmp	r3, #64	; 0x40
 80029ce:	d058      	beq.n	8002a82 <HAL_TIM_ConfigClockSource+0x13a>
 80029d0:	2b40      	cmp	r3, #64	; 0x40
 80029d2:	d86f      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029d4:	2b30      	cmp	r3, #48	; 0x30
 80029d6:	d064      	beq.n	8002aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80029d8:	2b30      	cmp	r3, #48	; 0x30
 80029da:	d86b      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029dc:	2b20      	cmp	r3, #32
 80029de:	d060      	beq.n	8002aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80029e0:	2b20      	cmp	r3, #32
 80029e2:	d867      	bhi.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d05c      	beq.n	8002aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80029e8:	2b10      	cmp	r3, #16
 80029ea:	d05a      	beq.n	8002aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80029ec:	e062      	b.n	8002ab4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6818      	ldr	r0, [r3, #0]
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	6899      	ldr	r1, [r3, #8]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f000 f95e 	bl	8002cbe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	609a      	str	r2, [r3, #8]
      break;
 8002a1a:	e04f      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6818      	ldr	r0, [r3, #0]
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	6899      	ldr	r1, [r3, #8]
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685a      	ldr	r2, [r3, #4]
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	68db      	ldr	r3, [r3, #12]
 8002a2c:	f000 f947 	bl	8002cbe <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	689a      	ldr	r2, [r3, #8]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002a3e:	609a      	str	r2, [r3, #8]
      break;
 8002a40:	e03c      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6818      	ldr	r0, [r3, #0]
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	6859      	ldr	r1, [r3, #4]
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	68db      	ldr	r3, [r3, #12]
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f000 f8be 	bl	8002bd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	2150      	movs	r1, #80	; 0x50
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f000 f915 	bl	8002c8a <TIM_ITRx_SetConfig>
      break;
 8002a60:	e02c      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	6859      	ldr	r1, [r3, #4]
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	461a      	mov	r2, r3
 8002a70:	f000 f8dc 	bl	8002c2c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2160      	movs	r1, #96	; 0x60
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 f905 	bl	8002c8a <TIM_ITRx_SetConfig>
      break;
 8002a80:	e01c      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	6859      	ldr	r1, [r3, #4]
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	461a      	mov	r2, r3
 8002a90:	f000 f89e 	bl	8002bd0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2140      	movs	r1, #64	; 0x40
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f000 f8f5 	bl	8002c8a <TIM_ITRx_SetConfig>
      break;
 8002aa0:	e00c      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4619      	mov	r1, r3
 8002aac:	4610      	mov	r0, r2
 8002aae:	f000 f8ec 	bl	8002c8a <TIM_ITRx_SetConfig>
      break;
 8002ab2:	e003      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8002ab8:	e000      	b.n	8002abc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002aba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2201      	movs	r2, #1
 8002ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3710      	adds	r7, #16
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr
	...

08002b20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b085      	sub	sp, #20
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	4a25      	ldr	r2, [pc, #148]	; (8002bc8 <TIM_Base_SetConfig+0xa8>)
 8002b34:	4293      	cmp	r3, r2
 8002b36:	d007      	beq.n	8002b48 <TIM_Base_SetConfig+0x28>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b3e:	d003      	beq.n	8002b48 <TIM_Base_SetConfig+0x28>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4a22      	ldr	r2, [pc, #136]	; (8002bcc <TIM_Base_SetConfig+0xac>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d108      	bne.n	8002b5a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b4e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	4a1a      	ldr	r2, [pc, #104]	; (8002bc8 <TIM_Base_SetConfig+0xa8>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d007      	beq.n	8002b72 <TIM_Base_SetConfig+0x52>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b68:	d003      	beq.n	8002b72 <TIM_Base_SetConfig+0x52>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	4a17      	ldr	r2, [pc, #92]	; (8002bcc <TIM_Base_SetConfig+0xac>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d108      	bne.n	8002b84 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	68fa      	ldr	r2, [r7, #12]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	695b      	ldr	r3, [r3, #20]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	68fa      	ldr	r2, [r7, #12]
 8002b96:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a07      	ldr	r2, [pc, #28]	; (8002bc8 <TIM_Base_SetConfig+0xa8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d103      	bne.n	8002bb8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	691a      	ldr	r2, [r3, #16]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	2201      	movs	r2, #1
 8002bbc:	615a      	str	r2, [r3, #20]
}
 8002bbe:	bf00      	nop
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr
 8002bc8:	40012c00 	.word	0x40012c00
 8002bcc:	40000400 	.word	0x40000400

08002bd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b087      	sub	sp, #28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	f023 0201 	bic.w	r2, r3, #1
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	699b      	ldr	r3, [r3, #24]
 8002bf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	011b      	lsls	r3, r3, #4
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c06:	697b      	ldr	r3, [r7, #20]
 8002c08:	f023 030a 	bic.w	r3, r3, #10
 8002c0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c0e:	697a      	ldr	r2, [r7, #20]
 8002c10:	68bb      	ldr	r3, [r7, #8]
 8002c12:	4313      	orrs	r3, r2
 8002c14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	697a      	ldr	r2, [r7, #20]
 8002c20:	621a      	str	r2, [r3, #32]
}
 8002c22:	bf00      	nop
 8002c24:	371c      	adds	r7, #28
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	b087      	sub	sp, #28
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	f023 0210 	bic.w	r2, r3, #16
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002c56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	031b      	lsls	r3, r3, #12
 8002c5c:	693a      	ldr	r2, [r7, #16]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002c68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	011b      	lsls	r3, r3, #4
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	621a      	str	r2, [r3, #32]
}
 8002c80:	bf00      	nop
 8002c82:	371c      	adds	r7, #28
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr

08002c8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b085      	sub	sp, #20
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
 8002c92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ca0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002ca2:	683a      	ldr	r2, [r7, #0]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	f043 0307 	orr.w	r3, r3, #7
 8002cac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	68fa      	ldr	r2, [r7, #12]
 8002cb2:	609a      	str	r2, [r3, #8]
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bc80      	pop	{r7}
 8002cbc:	4770      	bx	lr

08002cbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b087      	sub	sp, #28
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	60f8      	str	r0, [r7, #12]
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002cd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	021a      	lsls	r2, r3, #8
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	431a      	orrs	r2, r3
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	697a      	ldr	r2, [r7, #20]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	609a      	str	r2, [r3, #8]
}
 8002cf2:	bf00      	nop
 8002cf4:	371c      	adds	r7, #28
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr

08002cfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d101      	bne.n	8002d14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e041      	b.n	8002d98 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2202      	movs	r2, #2
 8002d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	68fa      	ldr	r2, [r7, #12]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a14      	ldr	r2, [pc, #80]	; (8002da4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d009      	beq.n	8002d6c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d60:	d004      	beq.n	8002d6c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a10      	ldr	r2, [pc, #64]	; (8002da8 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d10c      	bne.n	8002d86 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	68ba      	ldr	r2, [r7, #8]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68ba      	ldr	r2, [r7, #8]
 8002d84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2201      	movs	r2, #1
 8002d8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002d96:	2300      	movs	r3, #0
}
 8002d98:	4618      	mov	r0, r3
 8002d9a:	3714      	adds	r7, #20
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr
 8002da2:	bf00      	nop
 8002da4:	40012c00 	.word	0x40012c00
 8002da8:	40000400 	.word	0x40000400

08002dac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002db4:	bf00      	nop
 8002db6:	370c      	adds	r7, #12
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bc80      	pop	{r7}
 8002dbc:	4770      	bx	lr

08002dbe <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	b083      	sub	sp, #12
 8002dc2:	af00      	add	r7, sp, #0
 8002dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002dc6:	bf00      	nop
 8002dc8:	370c      	adds	r7, #12
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bc80      	pop	{r7}
 8002dce:	4770      	bx	lr

08002dd0 <__libc_init_array>:
 8002dd0:	b570      	push	{r4, r5, r6, lr}
 8002dd2:	2600      	movs	r6, #0
 8002dd4:	4d0c      	ldr	r5, [pc, #48]	; (8002e08 <__libc_init_array+0x38>)
 8002dd6:	4c0d      	ldr	r4, [pc, #52]	; (8002e0c <__libc_init_array+0x3c>)
 8002dd8:	1b64      	subs	r4, r4, r5
 8002dda:	10a4      	asrs	r4, r4, #2
 8002ddc:	42a6      	cmp	r6, r4
 8002dde:	d109      	bne.n	8002df4 <__libc_init_array+0x24>
 8002de0:	f000 f822 	bl	8002e28 <_init>
 8002de4:	2600      	movs	r6, #0
 8002de6:	4d0a      	ldr	r5, [pc, #40]	; (8002e10 <__libc_init_array+0x40>)
 8002de8:	4c0a      	ldr	r4, [pc, #40]	; (8002e14 <__libc_init_array+0x44>)
 8002dea:	1b64      	subs	r4, r4, r5
 8002dec:	10a4      	asrs	r4, r4, #2
 8002dee:	42a6      	cmp	r6, r4
 8002df0:	d105      	bne.n	8002dfe <__libc_init_array+0x2e>
 8002df2:	bd70      	pop	{r4, r5, r6, pc}
 8002df4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002df8:	4798      	blx	r3
 8002dfa:	3601      	adds	r6, #1
 8002dfc:	e7ee      	b.n	8002ddc <__libc_init_array+0xc>
 8002dfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e02:	4798      	blx	r3
 8002e04:	3601      	adds	r6, #1
 8002e06:	e7f2      	b.n	8002dee <__libc_init_array+0x1e>
 8002e08:	08002e64 	.word	0x08002e64
 8002e0c:	08002e64 	.word	0x08002e64
 8002e10:	08002e64 	.word	0x08002e64
 8002e14:	08002e68 	.word	0x08002e68

08002e18 <memset>:
 8002e18:	4603      	mov	r3, r0
 8002e1a:	4402      	add	r2, r0
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d100      	bne.n	8002e22 <memset+0xa>
 8002e20:	4770      	bx	lr
 8002e22:	f803 1b01 	strb.w	r1, [r3], #1
 8002e26:	e7f9      	b.n	8002e1c <memset+0x4>

08002e28 <_init>:
 8002e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e2a:	bf00      	nop
 8002e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e2e:	bc08      	pop	{r3}
 8002e30:	469e      	mov	lr, r3
 8002e32:	4770      	bx	lr

08002e34 <_fini>:
 8002e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e36:	bf00      	nop
 8002e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e3a:	bc08      	pop	{r3}
 8002e3c:	469e      	mov	lr, r3
 8002e3e:	4770      	bx	lr
