[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated_verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_w_mask",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_data_control",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_rd",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_rs1",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_ALU_ctrl",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_rs2",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_pc_next_type",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_r_mask",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~IDU|IDU>io_imm_type",
    "sources":[
      "~IDU|IDU>io_instruction"
    ]
  }
]