
Drawing_Robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053b0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  080054bc  080054bc  000064bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005554  08005554  000070ac  2**0
                  CONTENTS
  4 .ARM          00000008  08005554  08005554  00006554  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800555c  0800555c  000070ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800555c  0800555c  0000655c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005560  08005560  00006560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08005564  00007000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  200000b0  08005610  000070b0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000358  08005610  00007358  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000070ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c374  00000000  00000000  000070d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ca3  00000000  00000000  00013449  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c48  00000000  00000000  000150f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a4  00000000  00000000  00015d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017c38  00000000  00000000  000166dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000de3d  00000000  00000000  0002e314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ae4e  00000000  00000000  0003c151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6f9f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003a58  00000000  00000000  000c6fe4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000caa3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b0 	.word	0x200000b0
 8000128:	00000000 	.word	0x00000000
 800012c:	080054a4 	.word	0x080054a4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b4 	.word	0x200000b4
 8000148:	080054a4 	.word	0x080054a4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_drsub>:
 800015c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000160:	e002      	b.n	8000168 <__adddf3>
 8000162:	bf00      	nop

08000164 <__aeabi_dsub>:
 8000164:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000168 <__adddf3>:
 8000168:	b530      	push	{r4, r5, lr}
 800016a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800016e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000172:	ea94 0f05 	teq	r4, r5
 8000176:	bf08      	it	eq
 8000178:	ea90 0f02 	teqeq	r0, r2
 800017c:	bf1f      	itttt	ne
 800017e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000182:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000186:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800018e:	f000 80e2 	beq.w	8000356 <__adddf3+0x1ee>
 8000192:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000196:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019a:	bfb8      	it	lt
 800019c:	426d      	neglt	r5, r5
 800019e:	dd0c      	ble.n	80001ba <__adddf3+0x52>
 80001a0:	442c      	add	r4, r5
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	ea82 0000 	eor.w	r0, r2, r0
 80001ae:	ea83 0101 	eor.w	r1, r3, r1
 80001b2:	ea80 0202 	eor.w	r2, r0, r2
 80001b6:	ea81 0303 	eor.w	r3, r1, r3
 80001ba:	2d36      	cmp	r5, #54	@ 0x36
 80001bc:	bf88      	it	hi
 80001be:	bd30      	pophi	{r4, r5, pc}
 80001c0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001c8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d0:	d002      	beq.n	80001d8 <__adddf3+0x70>
 80001d2:	4240      	negs	r0, r0
 80001d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001d8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e4:	d002      	beq.n	80001ec <__adddf3+0x84>
 80001e6:	4252      	negs	r2, r2
 80001e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001ec:	ea94 0f05 	teq	r4, r5
 80001f0:	f000 80a7 	beq.w	8000342 <__adddf3+0x1da>
 80001f4:	f1a4 0401 	sub.w	r4, r4, #1
 80001f8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001fc:	db0d      	blt.n	800021a <__adddf3+0xb2>
 80001fe:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000202:	fa22 f205 	lsr.w	r2, r2, r5
 8000206:	1880      	adds	r0, r0, r2
 8000208:	f141 0100 	adc.w	r1, r1, #0
 800020c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000210:	1880      	adds	r0, r0, r2
 8000212:	fa43 f305 	asr.w	r3, r3, r5
 8000216:	4159      	adcs	r1, r3
 8000218:	e00e      	b.n	8000238 <__adddf3+0xd0>
 800021a:	f1a5 0520 	sub.w	r5, r5, #32
 800021e:	f10e 0e20 	add.w	lr, lr, #32
 8000222:	2a01      	cmp	r2, #1
 8000224:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000228:	bf28      	it	cs
 800022a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800022e:	fa43 f305 	asr.w	r3, r3, r5
 8000232:	18c0      	adds	r0, r0, r3
 8000234:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000238:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800023c:	d507      	bpl.n	800024e <__adddf3+0xe6>
 800023e:	f04f 0e00 	mov.w	lr, #0
 8000242:	f1dc 0c00 	rsbs	ip, ip, #0
 8000246:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024a:	eb6e 0101 	sbc.w	r1, lr, r1
 800024e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000252:	d31b      	bcc.n	800028c <__adddf3+0x124>
 8000254:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000258:	d30c      	bcc.n	8000274 <__adddf3+0x10c>
 800025a:	0849      	lsrs	r1, r1, #1
 800025c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000260:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000264:	f104 0401 	add.w	r4, r4, #1
 8000268:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800026c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000270:	f080 809a 	bcs.w	80003a8 <__adddf3+0x240>
 8000274:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000278:	bf08      	it	eq
 800027a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800027e:	f150 0000 	adcs.w	r0, r0, #0
 8000282:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000286:	ea41 0105 	orr.w	r1, r1, r5
 800028a:	bd30      	pop	{r4, r5, pc}
 800028c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000290:	4140      	adcs	r0, r0
 8000292:	eb41 0101 	adc.w	r1, r1, r1
 8000296:	3c01      	subs	r4, #1
 8000298:	bf28      	it	cs
 800029a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800029e:	d2e9      	bcs.n	8000274 <__adddf3+0x10c>
 80002a0:	f091 0f00 	teq	r1, #0
 80002a4:	bf04      	itt	eq
 80002a6:	4601      	moveq	r1, r0
 80002a8:	2000      	moveq	r0, #0
 80002aa:	fab1 f381 	clz	r3, r1
 80002ae:	bf08      	it	eq
 80002b0:	3320      	addeq	r3, #32
 80002b2:	f1a3 030b 	sub.w	r3, r3, #11
 80002b6:	f1b3 0220 	subs.w	r2, r3, #32
 80002ba:	da0c      	bge.n	80002d6 <__adddf3+0x16e>
 80002bc:	320c      	adds	r2, #12
 80002be:	dd08      	ble.n	80002d2 <__adddf3+0x16a>
 80002c0:	f102 0c14 	add.w	ip, r2, #20
 80002c4:	f1c2 020c 	rsb	r2, r2, #12
 80002c8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002cc:	fa21 f102 	lsr.w	r1, r1, r2
 80002d0:	e00c      	b.n	80002ec <__adddf3+0x184>
 80002d2:	f102 0214 	add.w	r2, r2, #20
 80002d6:	bfd8      	it	le
 80002d8:	f1c2 0c20 	rsble	ip, r2, #32
 80002dc:	fa01 f102 	lsl.w	r1, r1, r2
 80002e0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e4:	bfdc      	itt	le
 80002e6:	ea41 010c 	orrle.w	r1, r1, ip
 80002ea:	4090      	lslle	r0, r2
 80002ec:	1ae4      	subs	r4, r4, r3
 80002ee:	bfa2      	ittt	ge
 80002f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f4:	4329      	orrge	r1, r5
 80002f6:	bd30      	popge	{r4, r5, pc}
 80002f8:	ea6f 0404 	mvn.w	r4, r4
 80002fc:	3c1f      	subs	r4, #31
 80002fe:	da1c      	bge.n	800033a <__adddf3+0x1d2>
 8000300:	340c      	adds	r4, #12
 8000302:	dc0e      	bgt.n	8000322 <__adddf3+0x1ba>
 8000304:	f104 0414 	add.w	r4, r4, #20
 8000308:	f1c4 0220 	rsb	r2, r4, #32
 800030c:	fa20 f004 	lsr.w	r0, r0, r4
 8000310:	fa01 f302 	lsl.w	r3, r1, r2
 8000314:	ea40 0003 	orr.w	r0, r0, r3
 8000318:	fa21 f304 	lsr.w	r3, r1, r4
 800031c:	ea45 0103 	orr.w	r1, r5, r3
 8000320:	bd30      	pop	{r4, r5, pc}
 8000322:	f1c4 040c 	rsb	r4, r4, #12
 8000326:	f1c4 0220 	rsb	r2, r4, #32
 800032a:	fa20 f002 	lsr.w	r0, r0, r2
 800032e:	fa01 f304 	lsl.w	r3, r1, r4
 8000332:	ea40 0003 	orr.w	r0, r0, r3
 8000336:	4629      	mov	r1, r5
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	fa21 f004 	lsr.w	r0, r1, r4
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	f094 0f00 	teq	r4, #0
 8000346:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034a:	bf06      	itte	eq
 800034c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000350:	3401      	addeq	r4, #1
 8000352:	3d01      	subne	r5, #1
 8000354:	e74e      	b.n	80001f4 <__adddf3+0x8c>
 8000356:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035a:	bf18      	it	ne
 800035c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000360:	d029      	beq.n	80003b6 <__adddf3+0x24e>
 8000362:	ea94 0f05 	teq	r4, r5
 8000366:	bf08      	it	eq
 8000368:	ea90 0f02 	teqeq	r0, r2
 800036c:	d005      	beq.n	800037a <__adddf3+0x212>
 800036e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000372:	bf04      	itt	eq
 8000374:	4619      	moveq	r1, r3
 8000376:	4610      	moveq	r0, r2
 8000378:	bd30      	pop	{r4, r5, pc}
 800037a:	ea91 0f03 	teq	r1, r3
 800037e:	bf1e      	ittt	ne
 8000380:	2100      	movne	r1, #0
 8000382:	2000      	movne	r0, #0
 8000384:	bd30      	popne	{r4, r5, pc}
 8000386:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038a:	d105      	bne.n	8000398 <__adddf3+0x230>
 800038c:	0040      	lsls	r0, r0, #1
 800038e:	4149      	adcs	r1, r1
 8000390:	bf28      	it	cs
 8000392:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000396:	bd30      	pop	{r4, r5, pc}
 8000398:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800039c:	bf3c      	itt	cc
 800039e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a2:	bd30      	popcc	{r4, r5, pc}
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003ac:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b0:	f04f 0000 	mov.w	r0, #0
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ba:	bf1a      	itte	ne
 80003bc:	4619      	movne	r1, r3
 80003be:	4610      	movne	r0, r2
 80003c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c4:	bf1c      	itt	ne
 80003c6:	460b      	movne	r3, r1
 80003c8:	4602      	movne	r2, r0
 80003ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003ce:	bf06      	itte	eq
 80003d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d4:	ea91 0f03 	teqeq	r1, r3
 80003d8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	bf00      	nop

080003e0 <__aeabi_ui2d>:
 80003e0:	f090 0f00 	teq	r0, #0
 80003e4:	bf04      	itt	eq
 80003e6:	2100      	moveq	r1, #0
 80003e8:	4770      	bxeq	lr
 80003ea:	b530      	push	{r4, r5, lr}
 80003ec:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f4:	f04f 0500 	mov.w	r5, #0
 80003f8:	f04f 0100 	mov.w	r1, #0
 80003fc:	e750      	b.n	80002a0 <__adddf3+0x138>
 80003fe:	bf00      	nop

08000400 <__aeabi_i2d>:
 8000400:	f090 0f00 	teq	r0, #0
 8000404:	bf04      	itt	eq
 8000406:	2100      	moveq	r1, #0
 8000408:	4770      	bxeq	lr
 800040a:	b530      	push	{r4, r5, lr}
 800040c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000410:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000414:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000418:	bf48      	it	mi
 800041a:	4240      	negmi	r0, r0
 800041c:	f04f 0100 	mov.w	r1, #0
 8000420:	e73e      	b.n	80002a0 <__adddf3+0x138>
 8000422:	bf00      	nop

08000424 <__aeabi_f2d>:
 8000424:	0042      	lsls	r2, r0, #1
 8000426:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042a:	ea4f 0131 	mov.w	r1, r1, rrx
 800042e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000432:	bf1f      	itttt	ne
 8000434:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000438:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800043c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000440:	4770      	bxne	lr
 8000442:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000446:	bf08      	it	eq
 8000448:	4770      	bxeq	lr
 800044a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800044e:	bf04      	itt	eq
 8000450:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800045c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000460:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000464:	e71c      	b.n	80002a0 <__adddf3+0x138>
 8000466:	bf00      	nop

08000468 <__aeabi_ul2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f04f 0500 	mov.w	r5, #0
 8000476:	e00a      	b.n	800048e <__aeabi_l2d+0x16>

08000478 <__aeabi_l2d>:
 8000478:	ea50 0201 	orrs.w	r2, r0, r1
 800047c:	bf08      	it	eq
 800047e:	4770      	bxeq	lr
 8000480:	b530      	push	{r4, r5, lr}
 8000482:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000486:	d502      	bpl.n	800048e <__aeabi_l2d+0x16>
 8000488:	4240      	negs	r0, r0
 800048a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000492:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000496:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049a:	f43f aed8 	beq.w	800024e <__adddf3+0xe6>
 800049e:	f04f 0203 	mov.w	r2, #3
 80004a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a6:	bf18      	it	ne
 80004a8:	3203      	addne	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b6:	f1c2 0320 	rsb	r3, r2, #32
 80004ba:	fa00 fc03 	lsl.w	ip, r0, r3
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c6:	ea40 000e 	orr.w	r0, r0, lr
 80004ca:	fa21 f102 	lsr.w	r1, r1, r2
 80004ce:	4414      	add	r4, r2
 80004d0:	e6bd      	b.n	800024e <__adddf3+0xe6>
 80004d2:	bf00      	nop

080004d4 <__aeabi_dmul>:
 80004d4:	b570      	push	{r4, r5, r6, lr}
 80004d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e2:	bf1d      	ittte	ne
 80004e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e8:	ea94 0f0c 	teqne	r4, ip
 80004ec:	ea95 0f0c 	teqne	r5, ip
 80004f0:	f000 f8de 	bleq	80006b0 <__aeabi_dmul+0x1dc>
 80004f4:	442c      	add	r4, r5
 80004f6:	ea81 0603 	eor.w	r6, r1, r3
 80004fa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fe:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000502:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000506:	bf18      	it	ne
 8000508:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800050c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000510:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000514:	d038      	beq.n	8000588 <__aeabi_dmul+0xb4>
 8000516:	fba0 ce02 	umull	ip, lr, r0, r2
 800051a:	f04f 0500 	mov.w	r5, #0
 800051e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000522:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000526:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052a:	f04f 0600 	mov.w	r6, #0
 800052e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000532:	f09c 0f00 	teq	ip, #0
 8000536:	bf18      	it	ne
 8000538:	f04e 0e01 	orrne.w	lr, lr, #1
 800053c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000540:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000544:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000548:	d204      	bcs.n	8000554 <__aeabi_dmul+0x80>
 800054a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054e:	416d      	adcs	r5, r5
 8000550:	eb46 0606 	adc.w	r6, r6, r6
 8000554:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000558:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800055c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000560:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000564:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000568:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800056c:	bf88      	it	hi
 800056e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000572:	d81e      	bhi.n	80005b2 <__aeabi_dmul+0xde>
 8000574:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000578:	bf08      	it	eq
 800057a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057e:	f150 0000 	adcs.w	r0, r0, #0
 8000582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000586:	bd70      	pop	{r4, r5, r6, pc}
 8000588:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800058c:	ea46 0101 	orr.w	r1, r6, r1
 8000590:	ea40 0002 	orr.w	r0, r0, r2
 8000594:	ea81 0103 	eor.w	r1, r1, r3
 8000598:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800059c:	bfc2      	ittt	gt
 800059e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a6:	bd70      	popgt	{r4, r5, r6, pc}
 80005a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005ac:	f04f 0e00 	mov.w	lr, #0
 80005b0:	3c01      	subs	r4, #1
 80005b2:	f300 80ab 	bgt.w	800070c <__aeabi_dmul+0x238>
 80005b6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ba:	bfde      	ittt	le
 80005bc:	2000      	movle	r0, #0
 80005be:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c2:	bd70      	pople	{r4, r5, r6, pc}
 80005c4:	f1c4 0400 	rsb	r4, r4, #0
 80005c8:	3c20      	subs	r4, #32
 80005ca:	da35      	bge.n	8000638 <__aeabi_dmul+0x164>
 80005cc:	340c      	adds	r4, #12
 80005ce:	dc1b      	bgt.n	8000608 <__aeabi_dmul+0x134>
 80005d0:	f104 0414 	add.w	r4, r4, #20
 80005d4:	f1c4 0520 	rsb	r5, r4, #32
 80005d8:	fa00 f305 	lsl.w	r3, r0, r5
 80005dc:	fa20 f004 	lsr.w	r0, r0, r4
 80005e0:	fa01 f205 	lsl.w	r2, r1, r5
 80005e4:	ea40 0002 	orr.w	r0, r0, r2
 80005e8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005ec:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f4:	fa21 f604 	lsr.w	r6, r1, r4
 80005f8:	eb42 0106 	adc.w	r1, r2, r6
 80005fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000600:	bf08      	it	eq
 8000602:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000606:	bd70      	pop	{r4, r5, r6, pc}
 8000608:	f1c4 040c 	rsb	r4, r4, #12
 800060c:	f1c4 0520 	rsb	r5, r4, #32
 8000610:	fa00 f304 	lsl.w	r3, r0, r4
 8000614:	fa20 f005 	lsr.w	r0, r0, r5
 8000618:	fa01 f204 	lsl.w	r2, r1, r4
 800061c:	ea40 0002 	orr.w	r0, r0, r2
 8000620:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	f141 0100 	adc.w	r1, r1, #0
 800062c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000630:	bf08      	it	eq
 8000632:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000636:	bd70      	pop	{r4, r5, r6, pc}
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f205 	lsl.w	r2, r0, r5
 8000640:	ea4e 0e02 	orr.w	lr, lr, r2
 8000644:	fa20 f304 	lsr.w	r3, r0, r4
 8000648:	fa01 f205 	lsl.w	r2, r1, r5
 800064c:	ea43 0302 	orr.w	r3, r3, r2
 8000650:	fa21 f004 	lsr.w	r0, r1, r4
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	fa21 f204 	lsr.w	r2, r1, r4
 800065c:	ea20 0002 	bic.w	r0, r0, r2
 8000660:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000664:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000668:	bf08      	it	eq
 800066a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066e:	bd70      	pop	{r4, r5, r6, pc}
 8000670:	f094 0f00 	teq	r4, #0
 8000674:	d10f      	bne.n	8000696 <__aeabi_dmul+0x1c2>
 8000676:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067a:	0040      	lsls	r0, r0, #1
 800067c:	eb41 0101 	adc.w	r1, r1, r1
 8000680:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000684:	bf08      	it	eq
 8000686:	3c01      	subeq	r4, #1
 8000688:	d0f7      	beq.n	800067a <__aeabi_dmul+0x1a6>
 800068a:	ea41 0106 	orr.w	r1, r1, r6
 800068e:	f095 0f00 	teq	r5, #0
 8000692:	bf18      	it	ne
 8000694:	4770      	bxne	lr
 8000696:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069a:	0052      	lsls	r2, r2, #1
 800069c:	eb43 0303 	adc.w	r3, r3, r3
 80006a0:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a4:	bf08      	it	eq
 80006a6:	3d01      	subeq	r5, #1
 80006a8:	d0f7      	beq.n	800069a <__aeabi_dmul+0x1c6>
 80006aa:	ea43 0306 	orr.w	r3, r3, r6
 80006ae:	4770      	bx	lr
 80006b0:	ea94 0f0c 	teq	r4, ip
 80006b4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b8:	bf18      	it	ne
 80006ba:	ea95 0f0c 	teqne	r5, ip
 80006be:	d00c      	beq.n	80006da <__aeabi_dmul+0x206>
 80006c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c4:	bf18      	it	ne
 80006c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ca:	d1d1      	bne.n	8000670 <__aeabi_dmul+0x19c>
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	f04f 0000 	mov.w	r0, #0
 80006d8:	bd70      	pop	{r4, r5, r6, pc}
 80006da:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006de:	bf06      	itte	eq
 80006e0:	4610      	moveq	r0, r2
 80006e2:	4619      	moveq	r1, r3
 80006e4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e8:	d019      	beq.n	800071e <__aeabi_dmul+0x24a>
 80006ea:	ea94 0f0c 	teq	r4, ip
 80006ee:	d102      	bne.n	80006f6 <__aeabi_dmul+0x222>
 80006f0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f4:	d113      	bne.n	800071e <__aeabi_dmul+0x24a>
 80006f6:	ea95 0f0c 	teq	r5, ip
 80006fa:	d105      	bne.n	8000708 <__aeabi_dmul+0x234>
 80006fc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000700:	bf1c      	itt	ne
 8000702:	4610      	movne	r0, r2
 8000704:	4619      	movne	r1, r3
 8000706:	d10a      	bne.n	800071e <__aeabi_dmul+0x24a>
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000710:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd70      	pop	{r4, r5, r6, pc}
 800071e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000722:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000726:	bd70      	pop	{r4, r5, r6, pc}

08000728 <__aeabi_ddiv>:
 8000728:	b570      	push	{r4, r5, r6, lr}
 800072a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800072e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000732:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000736:	bf1d      	ittte	ne
 8000738:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800073c:	ea94 0f0c 	teqne	r4, ip
 8000740:	ea95 0f0c 	teqne	r5, ip
 8000744:	f000 f8a7 	bleq	8000896 <__aeabi_ddiv+0x16e>
 8000748:	eba4 0405 	sub.w	r4, r4, r5
 800074c:	ea81 0e03 	eor.w	lr, r1, r3
 8000750:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000754:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000758:	f000 8088 	beq.w	800086c <__aeabi_ddiv+0x144>
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000764:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000768:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800076c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000770:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000774:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000778:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800077c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000780:	429d      	cmp	r5, r3
 8000782:	bf08      	it	eq
 8000784:	4296      	cmpeq	r6, r2
 8000786:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800078e:	d202      	bcs.n	8000796 <__aeabi_ddiv+0x6e>
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	1ab6      	subs	r6, r6, r2
 8000798:	eb65 0503 	sbc.w	r5, r5, r3
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a2:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007a6:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007aa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ae:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b2:	bf22      	ittt	cs
 80007b4:	1ab6      	subcs	r6, r6, r2
 80007b6:	4675      	movcs	r5, lr
 80007b8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007bc:	085b      	lsrs	r3, r3, #1
 80007be:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000804:	ea55 0e06 	orrs.w	lr, r5, r6
 8000808:	d018      	beq.n	800083c <__aeabi_ddiv+0x114>
 800080a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000812:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000816:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000822:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000826:	d1c0      	bne.n	80007aa <__aeabi_ddiv+0x82>
 8000828:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800082c:	d10b      	bne.n	8000846 <__aeabi_ddiv+0x11e>
 800082e:	ea41 0100 	orr.w	r1, r1, r0
 8000832:	f04f 0000 	mov.w	r0, #0
 8000836:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083a:	e7b6      	b.n	80007aa <__aeabi_ddiv+0x82>
 800083c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000840:	bf04      	itt	eq
 8000842:	4301      	orreq	r1, r0
 8000844:	2000      	moveq	r0, #0
 8000846:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084a:	bf88      	it	hi
 800084c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000850:	f63f aeaf 	bhi.w	80005b2 <__aeabi_dmul+0xde>
 8000854:	ebb5 0c03 	subs.w	ip, r5, r3
 8000858:	bf04      	itt	eq
 800085a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000862:	f150 0000 	adcs.w	r0, r0, #0
 8000866:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000870:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000874:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000878:	bfc2      	ittt	gt
 800087a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000882:	bd70      	popgt	{r4, r5, r6, pc}
 8000884:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000888:	f04f 0e00 	mov.w	lr, #0
 800088c:	3c01      	subs	r4, #1
 800088e:	e690      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000890:	ea45 0e06 	orr.w	lr, r5, r6
 8000894:	e68d      	b.n	80005b2 <__aeabi_dmul+0xde>
 8000896:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089a:	ea94 0f0c 	teq	r4, ip
 800089e:	bf08      	it	eq
 80008a0:	ea95 0f0c 	teqeq	r5, ip
 80008a4:	f43f af3b 	beq.w	800071e <__aeabi_dmul+0x24a>
 80008a8:	ea94 0f0c 	teq	r4, ip
 80008ac:	d10a      	bne.n	80008c4 <__aeabi_ddiv+0x19c>
 80008ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b2:	f47f af34 	bne.w	800071e <__aeabi_dmul+0x24a>
 80008b6:	ea95 0f0c 	teq	r5, ip
 80008ba:	f47f af25 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	e72c      	b.n	800071e <__aeabi_dmul+0x24a>
 80008c4:	ea95 0f0c 	teq	r5, ip
 80008c8:	d106      	bne.n	80008d8 <__aeabi_ddiv+0x1b0>
 80008ca:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ce:	f43f aefd 	beq.w	80006cc <__aeabi_dmul+0x1f8>
 80008d2:	4610      	mov	r0, r2
 80008d4:	4619      	mov	r1, r3
 80008d6:	e722      	b.n	800071e <__aeabi_dmul+0x24a>
 80008d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008dc:	bf18      	it	ne
 80008de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e2:	f47f aec5 	bne.w	8000670 <__aeabi_dmul+0x19c>
 80008e6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ea:	f47f af0d 	bne.w	8000708 <__aeabi_dmul+0x234>
 80008ee:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f2:	f47f aeeb 	bne.w	80006cc <__aeabi_dmul+0x1f8>
 80008f6:	e712      	b.n	800071e <__aeabi_dmul+0x24a>

080008f8 <__gedf2>:
 80008f8:	f04f 3cff 	mov.w	ip, #4294967295
 80008fc:	e006      	b.n	800090c <__cmpdf2+0x4>
 80008fe:	bf00      	nop

08000900 <__ledf2>:
 8000900:	f04f 0c01 	mov.w	ip, #1
 8000904:	e002      	b.n	800090c <__cmpdf2+0x4>
 8000906:	bf00      	nop

08000908 <__cmpdf2>:
 8000908:	f04f 0c01 	mov.w	ip, #1
 800090c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000918:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800091c:	bf18      	it	ne
 800091e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000922:	d01b      	beq.n	800095c <__cmpdf2+0x54>
 8000924:	b001      	add	sp, #4
 8000926:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092a:	bf0c      	ite	eq
 800092c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000930:	ea91 0f03 	teqne	r1, r3
 8000934:	bf02      	ittt	eq
 8000936:	ea90 0f02 	teqeq	r0, r2
 800093a:	2000      	moveq	r0, #0
 800093c:	4770      	bxeq	lr
 800093e:	f110 0f00 	cmn.w	r0, #0
 8000942:	ea91 0f03 	teq	r1, r3
 8000946:	bf58      	it	pl
 8000948:	4299      	cmppl	r1, r3
 800094a:	bf08      	it	eq
 800094c:	4290      	cmpeq	r0, r2
 800094e:	bf2c      	ite	cs
 8000950:	17d8      	asrcs	r0, r3, #31
 8000952:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000956:	f040 0001 	orr.w	r0, r0, #1
 800095a:	4770      	bx	lr
 800095c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000960:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000964:	d102      	bne.n	800096c <__cmpdf2+0x64>
 8000966:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096a:	d107      	bne.n	800097c <__cmpdf2+0x74>
 800096c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000970:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000974:	d1d6      	bne.n	8000924 <__cmpdf2+0x1c>
 8000976:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097a:	d0d3      	beq.n	8000924 <__cmpdf2+0x1c>
 800097c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop

08000984 <__aeabi_cdrcmple>:
 8000984:	4684      	mov	ip, r0
 8000986:	4610      	mov	r0, r2
 8000988:	4662      	mov	r2, ip
 800098a:	468c      	mov	ip, r1
 800098c:	4619      	mov	r1, r3
 800098e:	4663      	mov	r3, ip
 8000990:	e000      	b.n	8000994 <__aeabi_cdcmpeq>
 8000992:	bf00      	nop

08000994 <__aeabi_cdcmpeq>:
 8000994:	b501      	push	{r0, lr}
 8000996:	f7ff ffb7 	bl	8000908 <__cmpdf2>
 800099a:	2800      	cmp	r0, #0
 800099c:	bf48      	it	mi
 800099e:	f110 0f00 	cmnmi.w	r0, #0
 80009a2:	bd01      	pop	{r0, pc}

080009a4 <__aeabi_dcmpeq>:
 80009a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a8:	f7ff fff4 	bl	8000994 <__aeabi_cdcmpeq>
 80009ac:	bf0c      	ite	eq
 80009ae:	2001      	moveq	r0, #1
 80009b0:	2000      	movne	r0, #0
 80009b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b6:	bf00      	nop

080009b8 <__aeabi_dcmplt>:
 80009b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009bc:	f7ff ffea 	bl	8000994 <__aeabi_cdcmpeq>
 80009c0:	bf34      	ite	cc
 80009c2:	2001      	movcc	r0, #1
 80009c4:	2000      	movcs	r0, #0
 80009c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ca:	bf00      	nop

080009cc <__aeabi_dcmple>:
 80009cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d0:	f7ff ffe0 	bl	8000994 <__aeabi_cdcmpeq>
 80009d4:	bf94      	ite	ls
 80009d6:	2001      	movls	r0, #1
 80009d8:	2000      	movhi	r0, #0
 80009da:	f85d fb08 	ldr.w	pc, [sp], #8
 80009de:	bf00      	nop

080009e0 <__aeabi_dcmpge>:
 80009e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e4:	f7ff ffce 	bl	8000984 <__aeabi_cdrcmple>
 80009e8:	bf94      	ite	ls
 80009ea:	2001      	movls	r0, #1
 80009ec:	2000      	movhi	r0, #0
 80009ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f2:	bf00      	nop

080009f4 <__aeabi_dcmpgt>:
 80009f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f8:	f7ff ffc4 	bl	8000984 <__aeabi_cdrcmple>
 80009fc:	bf34      	ite	cc
 80009fe:	2001      	movcc	r0, #1
 8000a00:	2000      	movcs	r0, #0
 8000a02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a06:	bf00      	nop

08000a08 <__aeabi_d2uiz>:
 8000a08:	004a      	lsls	r2, r1, #1
 8000a0a:	d211      	bcs.n	8000a30 <__aeabi_d2uiz+0x28>
 8000a0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a10:	d211      	bcs.n	8000a36 <__aeabi_d2uiz+0x2e>
 8000a12:	d50d      	bpl.n	8000a30 <__aeabi_d2uiz+0x28>
 8000a14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a1c:	d40e      	bmi.n	8000a3c <__aeabi_d2uiz+0x34>
 8000a1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	4770      	bx	lr
 8000a30:	f04f 0000 	mov.w	r0, #0
 8000a34:	4770      	bx	lr
 8000a36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3a:	d102      	bne.n	8000a42 <__aeabi_d2uiz+0x3a>
 8000a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a40:	4770      	bx	lr
 8000a42:	f04f 0000 	mov.w	r0, #0
 8000a46:	4770      	bx	lr

08000a48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a4c:	f001 f8ce 	bl	8001bec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a50:	f000 f818 	bl	8000a84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a54:	f000 f994 	bl	8000d80 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000a58:	f000 f850 	bl	8000afc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000a5c:	f000 f8f0 	bl	8000c40 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000a60:	f000 f964 	bl	8000d2c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim1);
 8000a64:	4805      	ldr	r0, [pc, #20]	@ (8000a7c <main+0x34>)
 8000a66:	f002 f8f7 	bl	8002c58 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 8000a6a:	4805      	ldr	r0, [pc, #20]	@ (8000a80 <main+0x38>)
 8000a6c:	f002 f8f4 	bl	8002c58 <HAL_TIM_Base_Start_IT>
//  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, 0);
//  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
//
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, 0);
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
  setting_robot(0);
 8000a70:	2000      	movs	r0, #0
 8000a72:	f000 f9fd 	bl	8000e70 <setting_robot>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <main+0x2e>
 8000a7a:	bf00      	nop
 8000a7c:	200000cc 	.word	0x200000cc
 8000a80:	20000114 	.word	0x20000114

08000a84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b090      	sub	sp, #64	@ 0x40
 8000a88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a8a:	f107 0318 	add.w	r3, r7, #24
 8000a8e:	2228      	movs	r2, #40	@ 0x28
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f004 f876 	bl	8004b84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a98:	1d3b      	adds	r3, r7, #4
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	601a      	str	r2, [r3, #0]
 8000a9e:	605a      	str	r2, [r3, #4]
 8000aa0:	609a      	str	r2, [r3, #8]
 8000aa2:	60da      	str	r2, [r3, #12]
 8000aa4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aae:	2310      	movs	r3, #16
 8000ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab6:	f107 0318 	add.w	r3, r7, #24
 8000aba:	4618      	mov	r0, r3
 8000abc:	f001 fc6c 	bl	8002398 <HAL_RCC_OscConfig>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d001      	beq.n	8000aca <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ac6:	f000 fe83 	bl	80017d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aca:	230f      	movs	r3, #15
 8000acc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ade:	1d3b      	adds	r3, r7, #4
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f001 feda 	bl	800289c <HAL_RCC_ClockConfig>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000aee:	f000 fe6f 	bl	80017d0 <Error_Handler>
  }
}
 8000af2:	bf00      	nop
 8000af4:	3740      	adds	r7, #64	@ 0x40
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
	...

08000afc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b096      	sub	sp, #88	@ 0x58
 8000b00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b02:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b10:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000b14:	2200      	movs	r2, #0
 8000b16:	601a      	str	r2, [r3, #0]
 8000b18:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]
 8000b2a:	615a      	str	r2, [r3, #20]
 8000b2c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000b2e:	1d3b      	adds	r3, r7, #4
 8000b30:	2220      	movs	r2, #32
 8000b32:	2100      	movs	r1, #0
 8000b34:	4618      	mov	r0, r3
 8000b36:	f004 f825 	bl	8004b84 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b3c:	4a3f      	ldr	r2, [pc, #252]	@ (8000c3c <MX_TIM1_Init+0x140>)
 8000b3e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8-1;
 8000b40:	4b3d      	ldr	r3, [pc, #244]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b42:	2207      	movs	r2, #7
 8000b44:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b46:	4b3c      	ldr	r3, [pc, #240]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000b4c:	4b3a      	ldr	r3, [pc, #232]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b4e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b52:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b54:	4b38      	ldr	r3, [pc, #224]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b5a:	4b37      	ldr	r3, [pc, #220]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b60:	4b35      	ldr	r3, [pc, #212]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b62:	2200      	movs	r2, #0
 8000b64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000b66:	4834      	ldr	r0, [pc, #208]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b68:	f002 f826 	bl	8002bb8 <HAL_TIM_Base_Init>
 8000b6c:	4603      	mov	r3, r0
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d001      	beq.n	8000b76 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000b72:	f000 fe2d 	bl	80017d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b76:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000b7c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000b80:	4619      	mov	r1, r3
 8000b82:	482d      	ldr	r0, [pc, #180]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b84:	f002 fd6c 	bl	8003660 <HAL_TIM_ConfigClockSource>
 8000b88:	4603      	mov	r3, r0
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	d001      	beq.n	8000b92 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000b8e:	f000 fe1f 	bl	80017d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b92:	4829      	ldr	r0, [pc, #164]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000b94:	f002 f8b2 	bl	8002cfc <HAL_TIM_PWM_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000b9e:	f000 fe17 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000baa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bae:	4619      	mov	r1, r3
 8000bb0:	4821      	ldr	r0, [pc, #132]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000bb2:	f003 f8f1 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000bbc:	f000 fe08 	bl	80017d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bc0:	2360      	movs	r3, #96	@ 0x60
 8000bc2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 500;
 8000bc4:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000bde:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be2:	2200      	movs	r2, #0
 8000be4:	4619      	mov	r1, r3
 8000be6:	4814      	ldr	r0, [pc, #80]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000be8:	f002 fc78 	bl	80034dc <HAL_TIM_PWM_ConfigChannel>
 8000bec:	4603      	mov	r3, r0
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d001      	beq.n	8000bf6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000bf2:	f000 fded 	bl	80017d0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c06:	2300      	movs	r3, #0
 8000c08:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c0a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c0e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c14:	1d3b      	adds	r3, r7, #4
 8000c16:	4619      	mov	r1, r3
 8000c18:	4807      	ldr	r0, [pc, #28]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000c1a:	f003 f91b 	bl	8003e54 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000c24:	f000 fdd4 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c28:	4803      	ldr	r0, [pc, #12]	@ (8000c38 <MX_TIM1_Init+0x13c>)
 8000c2a:	f000 fe61 	bl	80018f0 <HAL_TIM_MspPostInit>

}
 8000c2e:	bf00      	nop
 8000c30:	3758      	adds	r7, #88	@ 0x58
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200000cc 	.word	0x200000cc
 8000c3c:	40012c00 	.word	0x40012c00

08000c40 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b08e      	sub	sp, #56	@ 0x38
 8000c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	601a      	str	r2, [r3, #0]
 8000c4e:	605a      	str	r2, [r3, #4]
 8000c50:	609a      	str	r2, [r3, #8]
 8000c52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c54:	f107 0320 	add.w	r3, r7, #32
 8000c58:	2200      	movs	r2, #0
 8000c5a:	601a      	str	r2, [r3, #0]
 8000c5c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
 8000c6c:	615a      	str	r2, [r3, #20]
 8000c6e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c70:	4b2d      	ldr	r3, [pc, #180]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c76:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 8000c78:	4b2b      	ldr	r3, [pc, #172]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c7a:	2207      	movs	r2, #7
 8000c7c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000c84:	4b28      	ldr	r3, [pc, #160]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c86:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c8a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c8c:	4b26      	ldr	r3, [pc, #152]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c92:	4b25      	ldr	r3, [pc, #148]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c98:	4823      	ldr	r0, [pc, #140]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000c9a:	f001 ff8d 	bl	8002bb8 <HAL_TIM_Base_Init>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000ca4:	f000 fd94 	bl	80017d0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ca8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000cb2:	4619      	mov	r1, r3
 8000cb4:	481c      	ldr	r0, [pc, #112]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000cb6:	f002 fcd3 	bl	8003660 <HAL_TIM_ConfigClockSource>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000cc0:	f000 fd86 	bl	80017d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000cc4:	4818      	ldr	r0, [pc, #96]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000cc6:	f002 f819 	bl	8002cfc <HAL_TIM_PWM_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000cd0:	f000 fd7e 	bl	80017d0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cdc:	f107 0320 	add.w	r3, r7, #32
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4811      	ldr	r0, [pc, #68]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000ce4:	f003 f858 	bl	8003d98 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000cee:	f000 fd6f 	bl	80017d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cf2:	2360      	movs	r3, #96	@ 0x60
 8000cf4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 8000cf6:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000cfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2200      	movs	r2, #0
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4807      	ldr	r0, [pc, #28]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000d0c:	f002 fbe6 	bl	80034dc <HAL_TIM_PWM_ConfigChannel>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8000d16:	f000 fd5b 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000d1a:	4803      	ldr	r0, [pc, #12]	@ (8000d28 <MX_TIM2_Init+0xe8>)
 8000d1c:	f000 fde8 	bl	80018f0 <HAL_TIM_MspPostInit>

}
 8000d20:	bf00      	nop
 8000d22:	3738      	adds	r7, #56	@ 0x38
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000114 	.word	0x20000114

08000d2c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d30:	4b11      	ldr	r3, [pc, #68]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d32:	4a12      	ldr	r2, [pc, #72]	@ (8000d7c <MX_USART1_UART_Init+0x50>)
 8000d34:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d36:	4b10      	ldr	r3, [pc, #64]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d38:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d3c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d44:	4b0c      	ldr	r3, [pc, #48]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d50:	4b09      	ldr	r3, [pc, #36]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d52:	220c      	movs	r2, #12
 8000d54:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d56:	4b08      	ldr	r3, [pc, #32]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d5c:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d62:	4805      	ldr	r0, [pc, #20]	@ (8000d78 <MX_USART1_UART_Init+0x4c>)
 8000d64:	f003 f8d9 	bl	8003f1a <HAL_UART_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d6e:	f000 fd2f 	bl	80017d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d72:	bf00      	nop
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	2000015c 	.word	0x2000015c
 8000d7c:	40013800 	.word	0x40013800

08000d80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b088      	sub	sp, #32
 8000d84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d86:	f107 0310 	add.w	r3, r7, #16
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d94:	4b32      	ldr	r3, [pc, #200]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	4a31      	ldr	r2, [pc, #196]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000d9a:	f043 0320 	orr.w	r3, r3, #32
 8000d9e:	6193      	str	r3, [r2, #24]
 8000da0:	4b2f      	ldr	r3, [pc, #188]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	f003 0320 	and.w	r3, r3, #32
 8000da8:	60fb      	str	r3, [r7, #12]
 8000daa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dac:	4b2c      	ldr	r3, [pc, #176]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	4a2b      	ldr	r2, [pc, #172]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000db2:	f043 0304 	orr.w	r3, r3, #4
 8000db6:	6193      	str	r3, [r2, #24]
 8000db8:	4b29      	ldr	r3, [pc, #164]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000dba:	699b      	ldr	r3, [r3, #24]
 8000dbc:	f003 0304 	and.w	r3, r3, #4
 8000dc0:	60bb      	str	r3, [r7, #8]
 8000dc2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc4:	4b26      	ldr	r3, [pc, #152]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	4a25      	ldr	r2, [pc, #148]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000dca:	f043 0308 	orr.w	r3, r3, #8
 8000dce:	6193      	str	r3, [r2, #24]
 8000dd0:	4b23      	ldr	r3, [pc, #140]	@ (8000e60 <MX_GPIO_Init+0xe0>)
 8000dd2:	699b      	ldr	r3, [r3, #24]
 8000dd4:	f003 0308 	and.w	r3, r3, #8
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2104      	movs	r1, #4
 8000de0:	4820      	ldr	r0, [pc, #128]	@ (8000e64 <MX_GPIO_Init+0xe4>)
 8000de2:	f001 faa9 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000de6:	2200      	movs	r2, #0
 8000de8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000dec:	481e      	ldr	r0, [pc, #120]	@ (8000e68 <MX_GPIO_Init+0xe8>)
 8000dee:	f001 faa3 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000df2:	2304      	movs	r3, #4
 8000df4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e02:	f107 0310 	add.w	r3, r7, #16
 8000e06:	4619      	mov	r1, r3
 8000e08:	4816      	ldr	r0, [pc, #88]	@ (8000e64 <MX_GPIO_Init+0xe4>)
 8000e0a:	f001 f911 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000e0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e14:	2301      	movs	r3, #1
 8000e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e1c:	2302      	movs	r3, #2
 8000e1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e20:	f107 0310 	add.w	r3, r7, #16
 8000e24:	4619      	mov	r1, r3
 8000e26:	4810      	ldr	r0, [pc, #64]	@ (8000e68 <MX_GPIO_Init+0xe8>)
 8000e28:	f001 f902 	bl	8002030 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB6 PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000e2c:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000e30:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e32:	4b0e      	ldr	r3, [pc, #56]	@ (8000e6c <MX_GPIO_Init+0xec>)
 8000e34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	4619      	mov	r1, r3
 8000e40:	4809      	ldr	r0, [pc, #36]	@ (8000e68 <MX_GPIO_Init+0xe8>)
 8000e42:	f001 f8f5 	bl	8002030 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2017      	movs	r0, #23
 8000e4c:	f001 f807 	bl	8001e5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e50:	2017      	movs	r0, #23
 8000e52:	f001 f820 	bl	8001e96 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000e56:	bf00      	nop
 8000e58:	3720      	adds	r7, #32
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40021000 	.word	0x40021000
 8000e64:	40010800 	.word	0x40010800
 8000e68:	40010c00 	.word	0x40010c00
 8000e6c:	10110000 	.word	0x10110000

08000e70 <setting_robot>:

/* USER CODE BEGIN 4 */
void setting_robot(int index)
{
 8000e70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000e74:	b092      	sub	sp, #72	@ 0x48
 8000e76:	af00      	add	r7, sp, #0
 8000e78:	6078      	str	r0, [r7, #4]
	  idle = 1;
 8000e7a:	4b85      	ldr	r3, [pc, #532]	@ (8001090 <setting_robot+0x220>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	601a      	str	r2, [r3, #0]
	  current_X = (double) posX[index] - prev_X;
 8000e80:	4a84      	ldr	r2, [pc, #528]	@ (8001094 <setting_robot+0x224>)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	4413      	add	r3, r2
 8000e88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000e8c:	4b82      	ldr	r3, [pc, #520]	@ (8001098 <setting_robot+0x228>)
 8000e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e92:	f7ff f967 	bl	8000164 <__aeabi_dsub>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	4980      	ldr	r1, [pc, #512]	@ (800109c <setting_robot+0x22c>)
 8000e9c:	e9c1 2300 	strd	r2, r3, [r1]
	  current_Y = (double) posY[index] - prev_Y;
 8000ea0:	4a7f      	ldr	r2, [pc, #508]	@ (80010a0 <setting_robot+0x230>)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	00db      	lsls	r3, r3, #3
 8000ea6:	4413      	add	r3, r2
 8000ea8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000eac:	4b7d      	ldr	r3, [pc, #500]	@ (80010a4 <setting_robot+0x234>)
 8000eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eb2:	f7ff f957 	bl	8000164 <__aeabi_dsub>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	460b      	mov	r3, r1
 8000eba:	497b      	ldr	r1, [pc, #492]	@ (80010a8 <setting_robot+0x238>)
 8000ebc:	e9c1 2300 	strd	r2, r3, [r1]
	  if(current_X > prev_X)
 8000ec0:	4b76      	ldr	r3, [pc, #472]	@ (800109c <setting_robot+0x22c>)
 8000ec2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ec6:	4b74      	ldr	r3, [pc, #464]	@ (8001098 <setting_robot+0x228>)
 8000ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ecc:	f7ff fd92 	bl	80009f4 <__aeabi_dcmpgt>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d009      	beq.n	8000eea <setting_robot+0x7a>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000edc:	4873      	ldr	r0, [pc, #460]	@ (80010ac <setting_robot+0x23c>)
 8000ede:	f001 fa2b 	bl	8002338 <HAL_GPIO_WritePin>
		  prev_dir_x = 1;
 8000ee2:	4b73      	ldr	r3, [pc, #460]	@ (80010b0 <setting_robot+0x240>)
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	601a      	str	r2, [r3, #0]
 8000ee8:	e01d      	b.n	8000f26 <setting_robot+0xb6>
	  }else if(current_X < prev_X)
 8000eea:	4b6c      	ldr	r3, [pc, #432]	@ (800109c <setting_robot+0x22c>)
 8000eec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000ef0:	4b69      	ldr	r3, [pc, #420]	@ (8001098 <setting_robot+0x228>)
 8000ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ef6:	f7ff fd5f 	bl	80009b8 <__aeabi_dcmplt>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d009      	beq.n	8000f14 <setting_robot+0xa4>
	  {
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f06:	4869      	ldr	r0, [pc, #420]	@ (80010ac <setting_robot+0x23c>)
 8000f08:	f001 fa16 	bl	8002338 <HAL_GPIO_WritePin>
		  prev_dir_x = 0;
 8000f0c:	4b68      	ldr	r3, [pc, #416]	@ (80010b0 <setting_robot+0x240>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
 8000f12:	e008      	b.n	8000f26 <setting_robot+0xb6>
	  }else{
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, prev_dir_x);
 8000f14:	4b66      	ldr	r3, [pc, #408]	@ (80010b0 <setting_robot+0x240>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f20:	4862      	ldr	r0, [pc, #392]	@ (80010ac <setting_robot+0x23c>)
 8000f22:	f001 fa09 	bl	8002338 <HAL_GPIO_WritePin>
	  }

	  if(current_Y > prev_Y)
 8000f26:	4b60      	ldr	r3, [pc, #384]	@ (80010a8 <setting_robot+0x238>)
 8000f28:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f2c:	4b5d      	ldr	r3, [pc, #372]	@ (80010a4 <setting_robot+0x234>)
 8000f2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f32:	f7ff fd5f 	bl	80009f4 <__aeabi_dcmpgt>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d008      	beq.n	8000f4e <setting_robot+0xde>
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	2104      	movs	r1, #4
 8000f40:	485c      	ldr	r0, [pc, #368]	@ (80010b4 <setting_robot+0x244>)
 8000f42:	f001 f9f9 	bl	8002338 <HAL_GPIO_WritePin>
		  prev_dir_y = 1;
 8000f46:	4b5c      	ldr	r3, [pc, #368]	@ (80010b8 <setting_robot+0x248>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	601a      	str	r2, [r3, #0]
 8000f4c:	e01b      	b.n	8000f86 <setting_robot+0x116>
	  }else if(current_Y < prev_Y)
 8000f4e:	4b56      	ldr	r3, [pc, #344]	@ (80010a8 <setting_robot+0x238>)
 8000f50:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000f54:	4b53      	ldr	r3, [pc, #332]	@ (80010a4 <setting_robot+0x234>)
 8000f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f5a:	f7ff fd2d 	bl	80009b8 <__aeabi_dcmplt>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d008      	beq.n	8000f76 <setting_robot+0x106>
	  {
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f64:	2200      	movs	r2, #0
 8000f66:	2104      	movs	r1, #4
 8000f68:	4852      	ldr	r0, [pc, #328]	@ (80010b4 <setting_robot+0x244>)
 8000f6a:	f001 f9e5 	bl	8002338 <HAL_GPIO_WritePin>
		  prev_dir_y = 0;
 8000f6e:	4b52      	ldr	r3, [pc, #328]	@ (80010b8 <setting_robot+0x248>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	e007      	b.n	8000f86 <setting_robot+0x116>
	  }else{
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, prev_dir_y);
 8000f76:	4b50      	ldr	r3, [pc, #320]	@ (80010b8 <setting_robot+0x248>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	461a      	mov	r2, r3
 8000f7e:	2104      	movs	r1, #4
 8000f80:	484c      	ldr	r0, [pc, #304]	@ (80010b4 <setting_robot+0x244>)
 8000f82:	f001 f9d9 	bl	8002338 <HAL_GPIO_WritePin>
//		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, dirY[index]);
//	  }else{
//		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, dirX[index]);
//		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, dirY[index]);
//	  }
	  current_X = fabs(current_X);
 8000f86:	4b45      	ldr	r3, [pc, #276]	@ (800109c <setting_robot+0x22c>)
 8000f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f8c:	4690      	mov	r8, r2
 8000f8e:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8000f92:	4b42      	ldr	r3, [pc, #264]	@ (800109c <setting_robot+0x22c>)
 8000f94:	e9c3 8900 	strd	r8, r9, [r3]
	  current_Y = fabs(current_Y);
 8000f98:	4b43      	ldr	r3, [pc, #268]	@ (80010a8 <setting_robot+0x238>)
 8000f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f9e:	4614      	mov	r4, r2
 8000fa0:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8000fa4:	4b40      	ldr	r3, [pc, #256]	@ (80010a8 <setting_robot+0x238>)
 8000fa6:	e9c3 4500 	strd	r4, r5, [r3]
	  if(current_X > current_Y && current_X != 0 && current_Y != 0)
 8000faa:	4b3c      	ldr	r3, [pc, #240]	@ (800109c <setting_robot+0x22c>)
 8000fac:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fb0:	4b3d      	ldr	r3, [pc, #244]	@ (80010a8 <setting_robot+0x238>)
 8000fb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb6:	f7ff fd1d 	bl	80009f4 <__aeabi_dcmpgt>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	f000 808b 	beq.w	80010d8 <setting_robot+0x268>
 8000fc2:	4b36      	ldr	r3, [pc, #216]	@ (800109c <setting_robot+0x22c>)
 8000fc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	f04f 0300 	mov.w	r3, #0
 8000fd0:	f7ff fce8 	bl	80009a4 <__aeabi_dcmpeq>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d17e      	bne.n	80010d8 <setting_robot+0x268>
 8000fda:	4b33      	ldr	r3, [pc, #204]	@ (80010a8 <setting_robot+0x238>)
 8000fdc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000fe0:	f04f 0200 	mov.w	r2, #0
 8000fe4:	f04f 0300 	mov.w	r3, #0
 8000fe8:	f7ff fcdc 	bl	80009a4 <__aeabi_dcmpeq>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d172      	bne.n	80010d8 <setting_robot+0x268>
	  {
		  char msg[64];
		  sprintf(msg, "Mode %d", 0);
 8000ff2:	f107 0308 	add.w	r3, r7, #8
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	4930      	ldr	r1, [pc, #192]	@ (80010bc <setting_robot+0x24c>)
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f003 fda2 	bl	8004b44 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001000:	f107 0308 	add.w	r3, r7, #8
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff f8a1 	bl	800014c <strlen>
 800100a:	4603      	mov	r3, r0
 800100c:	b29a      	uxth	r2, r3
 800100e:	f107 0108 	add.w	r1, r7, #8
 8001012:	f04f 33ff 	mov.w	r3, #4294967295
 8001016:	482a      	ldr	r0, [pc, #168]	@ (80010c0 <setting_robot+0x250>)
 8001018:	f002 ffcf 	bl	8003fba <HAL_UART_Transmit>
		  __HAL_TIM_SET_AUTORELOAD(&htim1, MAX_ARR);
 800101c:	4b29      	ldr	r3, [pc, #164]	@ (80010c4 <setting_robot+0x254>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001024:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001026:	4b27      	ldr	r3, [pc, #156]	@ (80010c4 <setting_robot+0x254>)
 8001028:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800102c:	60da      	str	r2, [r3, #12]
		  ratio = (double) current_X / current_Y;
 800102e:	4b1b      	ldr	r3, [pc, #108]	@ (800109c <setting_robot+0x22c>)
 8001030:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001034:	4b1c      	ldr	r3, [pc, #112]	@ (80010a8 <setting_robot+0x238>)
 8001036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800103a:	f7ff fb75 	bl	8000728 <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4921      	ldr	r1, [pc, #132]	@ (80010c8 <setting_robot+0x258>)
 8001044:	e9c1 2300 	strd	r2, r3, [r1]
		  arr_Y = ratio * MAX_ARR;
 8001048:	4b1f      	ldr	r3, [pc, #124]	@ (80010c8 <setting_robot+0x258>)
 800104a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800104e:	f04f 0200 	mov.w	r2, #0
 8001052:	4b1e      	ldr	r3, [pc, #120]	@ (80010cc <setting_robot+0x25c>)
 8001054:	f7ff fa3e 	bl	80004d4 <__aeabi_dmul>
 8001058:	4602      	mov	r2, r0
 800105a:	460b      	mov	r3, r1
 800105c:	4610      	mov	r0, r2
 800105e:	4619      	mov	r1, r3
 8001060:	f7ff fcd2 	bl	8000a08 <__aeabi_d2uiz>
 8001064:	4603      	mov	r3, r0
 8001066:	4a1a      	ldr	r2, [pc, #104]	@ (80010d0 <setting_robot+0x260>)
 8001068:	6013      	str	r3, [r2, #0]
		  __HAL_TIM_SET_AUTORELOAD(&htim2, arr_Y);
 800106a:	4b1a      	ldr	r3, [pc, #104]	@ (80010d4 <setting_robot+0x264>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4a18      	ldr	r2, [pc, #96]	@ (80010d0 <setting_robot+0x260>)
 8001070:	6812      	ldr	r2, [r2, #0]
 8001072:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001074:	4b16      	ldr	r3, [pc, #88]	@ (80010d0 <setting_robot+0x260>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a16      	ldr	r2, [pc, #88]	@ (80010d4 <setting_robot+0x264>)
 800107a:	60d3      	str	r3, [r2, #12]
		  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 800107c:	2100      	movs	r1, #0
 800107e:	4811      	ldr	r0, [pc, #68]	@ (80010c4 <setting_robot+0x254>)
 8001080:	f001 ff9a 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
		  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8001084:	2100      	movs	r1, #0
 8001086:	4813      	ldr	r0, [pc, #76]	@ (80010d4 <setting_robot+0x264>)
 8001088:	f001 ff96 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
	  {
 800108c:	e1af      	b.n	80013ee <setting_robot+0x57e>
 800108e:	bf00      	nop
 8001090:	200001f4 	.word	0x200001f4
 8001094:	20000000 	.word	0x20000000
 8001098:	200001b8 	.word	0x200001b8
 800109c:	200001a8 	.word	0x200001a8
 80010a0:	20000028 	.word	0x20000028
 80010a4:	200001c0 	.word	0x200001c0
 80010a8:	200001b0 	.word	0x200001b0
 80010ac:	40010c00 	.word	0x40010c00
 80010b0:	200001e4 	.word	0x200001e4
 80010b4:	40010800 	.word	0x40010800
 80010b8:	200001e8 	.word	0x200001e8
 80010bc:	080054bc 	.word	0x080054bc
 80010c0:	2000015c 	.word	0x2000015c
 80010c4:	200000cc 	.word	0x200000cc
 80010c8:	20000200 	.word	0x20000200
 80010cc:	40890000 	.word	0x40890000
 80010d0:	200001cc 	.word	0x200001cc
 80010d4:	20000114 	.word	0x20000114
	  }else if(current_X < current_Y && current_X != 0 && current_Y != 0)
 80010d8:	4b97      	ldr	r3, [pc, #604]	@ (8001338 <setting_robot+0x4c8>)
 80010da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010de:	4b97      	ldr	r3, [pc, #604]	@ (800133c <setting_robot+0x4cc>)
 80010e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e4:	f7ff fc68 	bl	80009b8 <__aeabi_dcmplt>
 80010e8:	4603      	mov	r3, r0
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d065      	beq.n	80011ba <setting_robot+0x34a>
 80010ee:	4b92      	ldr	r3, [pc, #584]	@ (8001338 <setting_robot+0x4c8>)
 80010f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010f4:	f04f 0200 	mov.w	r2, #0
 80010f8:	f04f 0300 	mov.w	r3, #0
 80010fc:	f7ff fc52 	bl	80009a4 <__aeabi_dcmpeq>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d159      	bne.n	80011ba <setting_robot+0x34a>
 8001106:	4b8d      	ldr	r3, [pc, #564]	@ (800133c <setting_robot+0x4cc>)
 8001108:	e9d3 0100 	ldrd	r0, r1, [r3]
 800110c:	f04f 0200 	mov.w	r2, #0
 8001110:	f04f 0300 	mov.w	r3, #0
 8001114:	f7ff fc46 	bl	80009a4 <__aeabi_dcmpeq>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d14d      	bne.n	80011ba <setting_robot+0x34a>
	  {
		  char msg[64];
		  sprintf(msg, "Mode %d", 1);
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	2201      	movs	r2, #1
 8001124:	4986      	ldr	r1, [pc, #536]	@ (8001340 <setting_robot+0x4d0>)
 8001126:	4618      	mov	r0, r3
 8001128:	f003 fd0c 	bl	8004b44 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800112c:	f107 0308 	add.w	r3, r7, #8
 8001130:	4618      	mov	r0, r3
 8001132:	f7ff f80b 	bl	800014c <strlen>
 8001136:	4603      	mov	r3, r0
 8001138:	b29a      	uxth	r2, r3
 800113a:	f107 0108 	add.w	r1, r7, #8
 800113e:	f04f 33ff 	mov.w	r3, #4294967295
 8001142:	4880      	ldr	r0, [pc, #512]	@ (8001344 <setting_robot+0x4d4>)
 8001144:	f002 ff39 	bl	8003fba <HAL_UART_Transmit>
		  __HAL_TIM_SET_AUTORELOAD(&htim2, MAX_ARR);
 8001148:	4b7f      	ldr	r3, [pc, #508]	@ (8001348 <setting_robot+0x4d8>)
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001150:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001152:	4b7d      	ldr	r3, [pc, #500]	@ (8001348 <setting_robot+0x4d8>)
 8001154:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001158:	60da      	str	r2, [r3, #12]
		  ratio = (double) current_Y / current_X;
 800115a:	4b78      	ldr	r3, [pc, #480]	@ (800133c <setting_robot+0x4cc>)
 800115c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001160:	4b75      	ldr	r3, [pc, #468]	@ (8001338 <setting_robot+0x4c8>)
 8001162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001166:	f7ff fadf 	bl	8000728 <__aeabi_ddiv>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4977      	ldr	r1, [pc, #476]	@ (800134c <setting_robot+0x4dc>)
 8001170:	e9c1 2300 	strd	r2, r3, [r1]
		  arr_X = ratio * MAX_ARR;
 8001174:	4b75      	ldr	r3, [pc, #468]	@ (800134c <setting_robot+0x4dc>)
 8001176:	e9d3 0100 	ldrd	r0, r1, [r3]
 800117a:	f04f 0200 	mov.w	r2, #0
 800117e:	4b74      	ldr	r3, [pc, #464]	@ (8001350 <setting_robot+0x4e0>)
 8001180:	f7ff f9a8 	bl	80004d4 <__aeabi_dmul>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4610      	mov	r0, r2
 800118a:	4619      	mov	r1, r3
 800118c:	f7ff fc3c 	bl	8000a08 <__aeabi_d2uiz>
 8001190:	4603      	mov	r3, r0
 8001192:	4a70      	ldr	r2, [pc, #448]	@ (8001354 <setting_robot+0x4e4>)
 8001194:	6013      	str	r3, [r2, #0]
		  __HAL_TIM_SET_AUTORELOAD(&htim1, arr_X);
 8001196:	4b70      	ldr	r3, [pc, #448]	@ (8001358 <setting_robot+0x4e8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a6e      	ldr	r2, [pc, #440]	@ (8001354 <setting_robot+0x4e4>)
 800119c:	6812      	ldr	r2, [r2, #0]
 800119e:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001354 <setting_robot+0x4e4>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a6c      	ldr	r2, [pc, #432]	@ (8001358 <setting_robot+0x4e8>)
 80011a6:	60d3      	str	r3, [r2, #12]
		  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 80011a8:	2100      	movs	r1, #0
 80011aa:	486b      	ldr	r0, [pc, #428]	@ (8001358 <setting_robot+0x4e8>)
 80011ac:	f001 ff04 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
		  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 80011b0:	2100      	movs	r1, #0
 80011b2:	4865      	ldr	r0, [pc, #404]	@ (8001348 <setting_robot+0x4d8>)
 80011b4:	f001 ff00 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
	  {
 80011b8:	e119      	b.n	80013ee <setting_robot+0x57e>
	  }else if(current_X == current_Y)
 80011ba:	4b5f      	ldr	r3, [pc, #380]	@ (8001338 <setting_robot+0x4c8>)
 80011bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011c0:	4b5e      	ldr	r3, [pc, #376]	@ (800133c <setting_robot+0x4cc>)
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7ff fbed 	bl	80009a4 <__aeabi_dcmpeq>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d02f      	beq.n	8001230 <setting_robot+0x3c0>
	  {
		  char msg[64];
		  sprintf(msg, "Mode %d", 2);
 80011d0:	f107 0308 	add.w	r3, r7, #8
 80011d4:	2202      	movs	r2, #2
 80011d6:	495a      	ldr	r1, [pc, #360]	@ (8001340 <setting_robot+0x4d0>)
 80011d8:	4618      	mov	r0, r3
 80011da:	f003 fcb3 	bl	8004b44 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80011de:	f107 0308 	add.w	r3, r7, #8
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7fe ffb2 	bl	800014c <strlen>
 80011e8:	4603      	mov	r3, r0
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	f107 0108 	add.w	r1, r7, #8
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	4853      	ldr	r0, [pc, #332]	@ (8001344 <setting_robot+0x4d4>)
 80011f6:	f002 fee0 	bl	8003fba <HAL_UART_Transmit>
		  __HAL_TIM_SET_AUTORELOAD(&htim1, MAX_ARR);
 80011fa:	4b57      	ldr	r3, [pc, #348]	@ (8001358 <setting_robot+0x4e8>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001202:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001204:	4b54      	ldr	r3, [pc, #336]	@ (8001358 <setting_robot+0x4e8>)
 8001206:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800120a:	60da      	str	r2, [r3, #12]
		  __HAL_TIM_SET_AUTORELOAD(&htim2, MAX_ARR);
 800120c:	4b4e      	ldr	r3, [pc, #312]	@ (8001348 <setting_robot+0x4d8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001214:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001216:	4b4c      	ldr	r3, [pc, #304]	@ (8001348 <setting_robot+0x4d8>)
 8001218:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800121c:	60da      	str	r2, [r3, #12]
	      HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 800121e:	2100      	movs	r1, #0
 8001220:	484d      	ldr	r0, [pc, #308]	@ (8001358 <setting_robot+0x4e8>)
 8001222:	f001 fec9 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
		  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 8001226:	2100      	movs	r1, #0
 8001228:	4847      	ldr	r0, [pc, #284]	@ (8001348 <setting_robot+0x4d8>)
 800122a:	f001 fec5 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
 800122e:	e0de      	b.n	80013ee <setting_robot+0x57e>
	  }else if(!posX[index] && !posY[index])
 8001230:	4a4a      	ldr	r2, [pc, #296]	@ (800135c <setting_robot+0x4ec>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	00db      	lsls	r3, r3, #3
 8001236:	4413      	add	r3, r2
 8001238:	e9d3 0100 	ldrd	r0, r1, [r3]
 800123c:	f04f 0200 	mov.w	r2, #0
 8001240:	f04f 0300 	mov.w	r3, #0
 8001244:	f7ff fbae 	bl	80009a4 <__aeabi_dcmpeq>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d032      	beq.n	80012b4 <setting_robot+0x444>
 800124e:	4a44      	ldr	r2, [pc, #272]	@ (8001360 <setting_robot+0x4f0>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	4413      	add	r3, r2
 8001256:	e9d3 0100 	ldrd	r0, r1, [r3]
 800125a:	f04f 0200 	mov.w	r2, #0
 800125e:	f04f 0300 	mov.w	r3, #0
 8001262:	f7ff fb9f 	bl	80009a4 <__aeabi_dcmpeq>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d023      	beq.n	80012b4 <setting_robot+0x444>
	  {
		  char msg[64];
		  sprintf(msg, "Mode %d", 3);
 800126c:	f107 0308 	add.w	r3, r7, #8
 8001270:	2203      	movs	r2, #3
 8001272:	4933      	ldr	r1, [pc, #204]	@ (8001340 <setting_robot+0x4d0>)
 8001274:	4618      	mov	r0, r3
 8001276:	f003 fc65 	bl	8004b44 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800127a:	f107 0308 	add.w	r3, r7, #8
 800127e:	4618      	mov	r0, r3
 8001280:	f7fe ff64 	bl	800014c <strlen>
 8001284:	4603      	mov	r3, r0
 8001286:	b29a      	uxth	r2, r3
 8001288:	f107 0108 	add.w	r1, r7, #8
 800128c:	f04f 33ff 	mov.w	r3, #4294967295
 8001290:	482c      	ldr	r0, [pc, #176]	@ (8001344 <setting_robot+0x4d4>)
 8001292:	f002 fe92 	bl	8003fba <HAL_UART_Transmit>
		  gotoX = 1;
 8001296:	4b33      	ldr	r3, [pc, #204]	@ (8001364 <setting_robot+0x4f4>)
 8001298:	2201      	movs	r2, #1
 800129a:	601a      	str	r2, [r3, #0]
		  gotoY = 1;
 800129c:	4b32      	ldr	r3, [pc, #200]	@ (8001368 <setting_robot+0x4f8>)
 800129e:	2201      	movs	r2, #1
 80012a0:	601a      	str	r2, [r3, #0]
		  HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 80012a2:	2100      	movs	r1, #0
 80012a4:	482c      	ldr	r0, [pc, #176]	@ (8001358 <setting_robot+0x4e8>)
 80012a6:	f001 ff77 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
		  HAL_TIM_PWM_Stop_IT(&htim2, TIM_CHANNEL_1);
 80012aa:	2100      	movs	r1, #0
 80012ac:	4826      	ldr	r0, [pc, #152]	@ (8001348 <setting_robot+0x4d8>)
 80012ae:	f001 ff73 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
	  {
 80012b2:	e09c      	b.n	80013ee <setting_robot+0x57e>
	  }else if(current_X == 0 && current_Y !=0)
 80012b4:	4b20      	ldr	r3, [pc, #128]	@ (8001338 <setting_robot+0x4c8>)
 80012b6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	f7ff fb6f 	bl	80009a4 <__aeabi_dcmpeq>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d04f      	beq.n	800136c <setting_robot+0x4fc>
 80012cc:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <setting_robot+0x4cc>)
 80012ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012d2:	f04f 0200 	mov.w	r2, #0
 80012d6:	f04f 0300 	mov.w	r3, #0
 80012da:	f7ff fb63 	bl	80009a4 <__aeabi_dcmpeq>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d143      	bne.n	800136c <setting_robot+0x4fc>
	  {
		  char msg[64];
		  sprintf(msg, "Mode %d", 4);
 80012e4:	f107 0308 	add.w	r3, r7, #8
 80012e8:	2204      	movs	r2, #4
 80012ea:	4915      	ldr	r1, [pc, #84]	@ (8001340 <setting_robot+0x4d0>)
 80012ec:	4618      	mov	r0, r3
 80012ee:	f003 fc29 	bl	8004b44 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80012f2:	f107 0308 	add.w	r3, r7, #8
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7fe ff28 	bl	800014c <strlen>
 80012fc:	4603      	mov	r3, r0
 80012fe:	b29a      	uxth	r2, r3
 8001300:	f107 0108 	add.w	r1, r7, #8
 8001304:	f04f 33ff 	mov.w	r3, #4294967295
 8001308:	480e      	ldr	r0, [pc, #56]	@ (8001344 <setting_robot+0x4d4>)
 800130a:	f002 fe56 	bl	8003fba <HAL_UART_Transmit>
		  gotoX = 1;
 800130e:	4b15      	ldr	r3, [pc, #84]	@ (8001364 <setting_robot+0x4f4>)
 8001310:	2201      	movs	r2, #1
 8001312:	601a      	str	r2, [r3, #0]
		  __HAL_TIM_SET_AUTORELOAD(&htim2, MAX_ARR);
 8001314:	4b0c      	ldr	r3, [pc, #48]	@ (8001348 <setting_robot+0x4d8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800131c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800131e:	4b0a      	ldr	r3, [pc, #40]	@ (8001348 <setting_robot+0x4d8>)
 8001320:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001324:	60da      	str	r2, [r3, #12]
		  HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001326:	2100      	movs	r1, #0
 8001328:	480b      	ldr	r0, [pc, #44]	@ (8001358 <setting_robot+0x4e8>)
 800132a:	f001 ff35 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
		  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 800132e:	2100      	movs	r1, #0
 8001330:	4805      	ldr	r0, [pc, #20]	@ (8001348 <setting_robot+0x4d8>)
 8001332:	f001 fe41 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
	  {
 8001336:	e05a      	b.n	80013ee <setting_robot+0x57e>
 8001338:	200001a8 	.word	0x200001a8
 800133c:	200001b0 	.word	0x200001b0
 8001340:	080054bc 	.word	0x080054bc
 8001344:	2000015c 	.word	0x2000015c
 8001348:	20000114 	.word	0x20000114
 800134c:	20000200 	.word	0x20000200
 8001350:	40890000 	.word	0x40890000
 8001354:	200001c8 	.word	0x200001c8
 8001358:	200000cc 	.word	0x200000cc
 800135c:	20000000 	.word	0x20000000
 8001360:	20000028 	.word	0x20000028
 8001364:	200001d0 	.word	0x200001d0
 8001368:	200001d4 	.word	0x200001d4
	  }else if(current_X != 0 && current_Y == 0)
 800136c:	4b2b      	ldr	r3, [pc, #172]	@ (800141c <setting_robot+0x5ac>)
 800136e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	f04f 0300 	mov.w	r3, #0
 800137a:	f7ff fb13 	bl	80009a4 <__aeabi_dcmpeq>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d134      	bne.n	80013ee <setting_robot+0x57e>
 8001384:	4b26      	ldr	r3, [pc, #152]	@ (8001420 <setting_robot+0x5b0>)
 8001386:	e9d3 0100 	ldrd	r0, r1, [r3]
 800138a:	f04f 0200 	mov.w	r2, #0
 800138e:	f04f 0300 	mov.w	r3, #0
 8001392:	f7ff fb07 	bl	80009a4 <__aeabi_dcmpeq>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d028      	beq.n	80013ee <setting_robot+0x57e>
	  {
		  char msg[64];
		  sprintf(msg, "Mode %d", 5);
 800139c:	f107 0308 	add.w	r3, r7, #8
 80013a0:	2205      	movs	r2, #5
 80013a2:	4920      	ldr	r1, [pc, #128]	@ (8001424 <setting_robot+0x5b4>)
 80013a4:	4618      	mov	r0, r3
 80013a6:	f003 fbcd 	bl	8004b44 <siprintf>
		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80013aa:	f107 0308 	add.w	r3, r7, #8
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7fe fecc 	bl	800014c <strlen>
 80013b4:	4603      	mov	r3, r0
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	f107 0108 	add.w	r1, r7, #8
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295
 80013c0:	4819      	ldr	r0, [pc, #100]	@ (8001428 <setting_robot+0x5b8>)
 80013c2:	f002 fdfa 	bl	8003fba <HAL_UART_Transmit>
		  gotoY = 1;
 80013c6:	4b19      	ldr	r3, [pc, #100]	@ (800142c <setting_robot+0x5bc>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	601a      	str	r2, [r3, #0]
		  __HAL_TIM_SET_AUTORELOAD(&htim1, MAX_ARR);
 80013cc:	4b18      	ldr	r3, [pc, #96]	@ (8001430 <setting_robot+0x5c0>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80013d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80013d6:	4b16      	ldr	r3, [pc, #88]	@ (8001430 <setting_robot+0x5c0>)
 80013d8:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80013dc:	60da      	str	r2, [r3, #12]
		  HAL_TIM_PWM_Stop_IT(&htim2, TIM_CHANNEL_1);
 80013de:	2100      	movs	r1, #0
 80013e0:	4814      	ldr	r0, [pc, #80]	@ (8001434 <setting_robot+0x5c4>)
 80013e2:	f001 fed9 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
		  HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 80013e6:	2100      	movs	r1, #0
 80013e8:	4811      	ldr	r0, [pc, #68]	@ (8001430 <setting_robot+0x5c0>)
 80013ea:	f001 fde5 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
	  }
	  prev_X = posX[index];
 80013ee:	4a12      	ldr	r2, [pc, #72]	@ (8001438 <setting_robot+0x5c8>)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	00db      	lsls	r3, r3, #3
 80013f4:	4413      	add	r3, r2
 80013f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fa:	4910      	ldr	r1, [pc, #64]	@ (800143c <setting_robot+0x5cc>)
 80013fc:	e9c1 2300 	strd	r2, r3, [r1]
	  prev_Y = posY[index];
 8001400:	4a0f      	ldr	r2, [pc, #60]	@ (8001440 <setting_robot+0x5d0>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	00db      	lsls	r3, r3, #3
 8001406:	4413      	add	r3, r2
 8001408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140c:	490d      	ldr	r1, [pc, #52]	@ (8001444 <setting_robot+0x5d4>)
 800140e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001412:	bf00      	nop
 8001414:	3748      	adds	r7, #72	@ 0x48
 8001416:	46bd      	mov	sp, r7
 8001418:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800141c:	200001a8 	.word	0x200001a8
 8001420:	200001b0 	.word	0x200001b0
 8001424:	080054bc 	.word	0x080054bc
 8001428:	2000015c 	.word	0x2000015c
 800142c:	200001d4 	.word	0x200001d4
 8001430:	200000cc 	.word	0x200000cc
 8001434:	20000114 	.word	0x20000114
 8001438:	20000000 	.word	0x20000000
 800143c:	200001b8 	.word	0x200001b8
 8001440:	20000028 	.word	0x20000028
 8001444:	200001c0 	.word	0x200001c0

08001448 <homing>:

void homing()
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_AUTORELOAD(&htim1, MAX_ARR);
 800144c:	4b13      	ldr	r3, [pc, #76]	@ (800149c <homing+0x54>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001454:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001456:	4b11      	ldr	r3, [pc, #68]	@ (800149c <homing+0x54>)
 8001458:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800145c:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_AUTORELOAD(&htim2, MAX_ARR);
 800145e:	4b10      	ldr	r3, [pc, #64]	@ (80014a0 <homing+0x58>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001466:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001468:	4b0d      	ldr	r3, [pc, #52]	@ (80014a0 <homing+0x58>)
 800146a:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800146e:	60da      	str	r2, [r3, #12]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	2104      	movs	r1, #4
 8001474:	480b      	ldr	r0, [pc, #44]	@ (80014a4 <homing+0x5c>)
 8001476:	f000 ff5f 	bl	8002338 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800147a:	2200      	movs	r2, #0
 800147c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001480:	4809      	ldr	r0, [pc, #36]	@ (80014a8 <homing+0x60>)
 8001482:	f000 ff59 	bl	8002338 <HAL_GPIO_WritePin>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001486:	2100      	movs	r1, #0
 8001488:	4804      	ldr	r0, [pc, #16]	@ (800149c <homing+0x54>)
 800148a:	f001 fc8f 	bl	8002dac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800148e:	2100      	movs	r1, #0
 8001490:	4803      	ldr	r0, [pc, #12]	@ (80014a0 <homing+0x58>)
 8001492:	f001 fc8b 	bl	8002dac <HAL_TIM_PWM_Start>
}
 8001496:	bf00      	nop
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	200000cc 	.word	0x200000cc
 80014a0:	20000114 	.word	0x20000114
 80014a4:	40010800 	.word	0x40010800
 80014a8:	40010c00 	.word	0x40010c00

080014ac <HAL_TIM_PWM_PulseFinishedCallback>:
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80014ac:	b5b0      	push	{r4, r5, r7, lr}
 80014ae:	b092      	sub	sp, #72	@ 0x48
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	  if(htim->Instance == TIM1 && ishomingX == 0)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a8a      	ldr	r2, [pc, #552]	@ (80016e4 <HAL_TIM_PWM_PulseFinishedCallback+0x238>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d150      	bne.n	8001560 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>
 80014be:	4b8a      	ldr	r3, [pc, #552]	@ (80016e8 <HAL_TIM_PWM_PulseFinishedCallback+0x23c>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d14c      	bne.n	8001560 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>
	  {
		  countX++;
 80014c6:	4b89      	ldr	r3, [pc, #548]	@ (80016ec <HAL_TIM_PWM_PulseFinishedCallback+0x240>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	3301      	adds	r3, #1
 80014cc:	4a87      	ldr	r2, [pc, #540]	@ (80016ec <HAL_TIM_PWM_PulseFinishedCallback+0x240>)
 80014ce:	6013      	str	r3, [r2, #0]
		  if(countX > (current_X * 10 * 200) - 1)
 80014d0:	4b86      	ldr	r3, [pc, #536]	@ (80016ec <HAL_TIM_PWM_PulseFinishedCallback+0x240>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe ff83 	bl	80003e0 <__aeabi_ui2d>
 80014da:	4604      	mov	r4, r0
 80014dc:	460d      	mov	r5, r1
 80014de:	4b84      	ldr	r3, [pc, #528]	@ (80016f0 <HAL_TIM_PWM_PulseFinishedCallback+0x244>)
 80014e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014e4:	f04f 0200 	mov.w	r2, #0
 80014e8:	4b82      	ldr	r3, [pc, #520]	@ (80016f4 <HAL_TIM_PWM_PulseFinishedCallback+0x248>)
 80014ea:	f7fe fff3 	bl	80004d4 <__aeabi_dmul>
 80014ee:	4602      	mov	r2, r0
 80014f0:	460b      	mov	r3, r1
 80014f2:	4610      	mov	r0, r2
 80014f4:	4619      	mov	r1, r3
 80014f6:	f04f 0200 	mov.w	r2, #0
 80014fa:	4b7f      	ldr	r3, [pc, #508]	@ (80016f8 <HAL_TIM_PWM_PulseFinishedCallback+0x24c>)
 80014fc:	f7fe ffea 	bl	80004d4 <__aeabi_dmul>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4610      	mov	r0, r2
 8001506:	4619      	mov	r1, r3
 8001508:	f04f 0200 	mov.w	r2, #0
 800150c:	4b7b      	ldr	r3, [pc, #492]	@ (80016fc <HAL_TIM_PWM_PulseFinishedCallback+0x250>)
 800150e:	f7fe fe29 	bl	8000164 <__aeabi_dsub>
 8001512:	4602      	mov	r2, r0
 8001514:	460b      	mov	r3, r1
 8001516:	4620      	mov	r0, r4
 8001518:	4629      	mov	r1, r5
 800151a:	f7ff fa6b 	bl	80009f4 <__aeabi_dcmpgt>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	d01d      	beq.n	8001560 <HAL_TIM_PWM_PulseFinishedCallback+0xb4>
		  {
			  char msg[64];
			  sprintf(msg, "countX %ld, dir_x %ld", countX, prev_dir_x);
 8001524:	4b71      	ldr	r3, [pc, #452]	@ (80016ec <HAL_TIM_PWM_PulseFinishedCallback+0x240>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4b75      	ldr	r3, [pc, #468]	@ (8001700 <HAL_TIM_PWM_PulseFinishedCallback+0x254>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	f107 0008 	add.w	r0, r7, #8
 8001530:	4974      	ldr	r1, [pc, #464]	@ (8001704 <HAL_TIM_PWM_PulseFinishedCallback+0x258>)
 8001532:	f003 fb07 	bl	8004b44 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 8001536:	f107 0308 	add.w	r3, r7, #8
 800153a:	4618      	mov	r0, r3
 800153c:	f7fe fe06 	bl	800014c <strlen>
 8001540:	4603      	mov	r3, r0
 8001542:	b29a      	uxth	r2, r3
 8001544:	f107 0108 	add.w	r1, r7, #8
 8001548:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800154c:	486e      	ldr	r0, [pc, #440]	@ (8001708 <HAL_TIM_PWM_PulseFinishedCallback+0x25c>)
 800154e:	f002 fd34 	bl	8003fba <HAL_UART_Transmit>
			  HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 8001552:	2100      	movs	r1, #0
 8001554:	486d      	ldr	r0, [pc, #436]	@ (800170c <HAL_TIM_PWM_PulseFinishedCallback+0x260>)
 8001556:	f001 fe1f 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
			  gotoX = 1;
 800155a:	4b6d      	ldr	r3, [pc, #436]	@ (8001710 <HAL_TIM_PWM_PulseFinishedCallback+0x264>)
 800155c:	2201      	movs	r2, #1
 800155e:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(htim->Instance == TIM2 && ishomingY == 0)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001568:	d150      	bne.n	800160c <HAL_TIM_PWM_PulseFinishedCallback+0x160>
 800156a:	4b6a      	ldr	r3, [pc, #424]	@ (8001714 <HAL_TIM_PWM_PulseFinishedCallback+0x268>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d14c      	bne.n	800160c <HAL_TIM_PWM_PulseFinishedCallback+0x160>
	  {
		  countY++;
 8001572:	4b69      	ldr	r3, [pc, #420]	@ (8001718 <HAL_TIM_PWM_PulseFinishedCallback+0x26c>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	3301      	adds	r3, #1
 8001578:	4a67      	ldr	r2, [pc, #412]	@ (8001718 <HAL_TIM_PWM_PulseFinishedCallback+0x26c>)
 800157a:	6013      	str	r3, [r2, #0]
		  if(countY > (current_Y * 10 * 200) - 1)
 800157c:	4b66      	ldr	r3, [pc, #408]	@ (8001718 <HAL_TIM_PWM_PulseFinishedCallback+0x26c>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4618      	mov	r0, r3
 8001582:	f7fe ff2d 	bl	80003e0 <__aeabi_ui2d>
 8001586:	4604      	mov	r4, r0
 8001588:	460d      	mov	r5, r1
 800158a:	4b64      	ldr	r3, [pc, #400]	@ (800171c <HAL_TIM_PWM_PulseFinishedCallback+0x270>)
 800158c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001590:	f04f 0200 	mov.w	r2, #0
 8001594:	4b57      	ldr	r3, [pc, #348]	@ (80016f4 <HAL_TIM_PWM_PulseFinishedCallback+0x248>)
 8001596:	f7fe ff9d 	bl	80004d4 <__aeabi_dmul>
 800159a:	4602      	mov	r2, r0
 800159c:	460b      	mov	r3, r1
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f04f 0200 	mov.w	r2, #0
 80015a6:	4b54      	ldr	r3, [pc, #336]	@ (80016f8 <HAL_TIM_PWM_PulseFinishedCallback+0x24c>)
 80015a8:	f7fe ff94 	bl	80004d4 <__aeabi_dmul>
 80015ac:	4602      	mov	r2, r0
 80015ae:	460b      	mov	r3, r1
 80015b0:	4610      	mov	r0, r2
 80015b2:	4619      	mov	r1, r3
 80015b4:	f04f 0200 	mov.w	r2, #0
 80015b8:	4b50      	ldr	r3, [pc, #320]	@ (80016fc <HAL_TIM_PWM_PulseFinishedCallback+0x250>)
 80015ba:	f7fe fdd3 	bl	8000164 <__aeabi_dsub>
 80015be:	4602      	mov	r2, r0
 80015c0:	460b      	mov	r3, r1
 80015c2:	4620      	mov	r0, r4
 80015c4:	4629      	mov	r1, r5
 80015c6:	f7ff fa15 	bl	80009f4 <__aeabi_dcmpgt>
 80015ca:	4603      	mov	r3, r0
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d01d      	beq.n	800160c <HAL_TIM_PWM_PulseFinishedCallback+0x160>
		  {
			  char msg[64];
			  sprintf(msg, "countY %ld, dir_y %ld", countY, prev_dir_y);
 80015d0:	4b51      	ldr	r3, [pc, #324]	@ (8001718 <HAL_TIM_PWM_PulseFinishedCallback+0x26c>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b52      	ldr	r3, [pc, #328]	@ (8001720 <HAL_TIM_PWM_PulseFinishedCallback+0x274>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f107 0008 	add.w	r0, r7, #8
 80015dc:	4951      	ldr	r1, [pc, #324]	@ (8001724 <HAL_TIM_PWM_PulseFinishedCallback+0x278>)
 80015de:	f003 fab1 	bl	8004b44 <siprintf>
			  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 1000);
 80015e2:	f107 0308 	add.w	r3, r7, #8
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe fdb0 	bl	800014c <strlen>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	f107 0108 	add.w	r1, r7, #8
 80015f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015f8:	4843      	ldr	r0, [pc, #268]	@ (8001708 <HAL_TIM_PWM_PulseFinishedCallback+0x25c>)
 80015fa:	f002 fcde 	bl	8003fba <HAL_UART_Transmit>
			  HAL_TIM_PWM_Stop_IT(&htim2, TIM_CHANNEL_1);
 80015fe:	2100      	movs	r1, #0
 8001600:	4849      	ldr	r0, [pc, #292]	@ (8001728 <HAL_TIM_PWM_PulseFinishedCallback+0x27c>)
 8001602:	f001 fdc9 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
			  gotoY = 1;
 8001606:	4b49      	ldr	r3, [pc, #292]	@ (800172c <HAL_TIM_PWM_PulseFinishedCallback+0x280>)
 8001608:	2201      	movs	r2, #1
 800160a:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(gotoX == 1 && gotoY == 1 && ishomingX == 0 && ishomingY == 0)
 800160c:	4b40      	ldr	r3, [pc, #256]	@ (8001710 <HAL_TIM_PWM_PulseFinishedCallback+0x264>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2b01      	cmp	r3, #1
 8001612:	d129      	bne.n	8001668 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
 8001614:	4b45      	ldr	r3, [pc, #276]	@ (800172c <HAL_TIM_PWM_PulseFinishedCallback+0x280>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d125      	bne.n	8001668 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
 800161c:	4b32      	ldr	r3, [pc, #200]	@ (80016e8 <HAL_TIM_PWM_PulseFinishedCallback+0x23c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d121      	bne.n	8001668 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
 8001624:	4b3b      	ldr	r3, [pc, #236]	@ (8001714 <HAL_TIM_PWM_PulseFinishedCallback+0x268>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b00      	cmp	r3, #0
 800162a:	d11d      	bne.n	8001668 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
	  {
//		  char msg[64];
//		  sprintf(msg, "Point %ld: X = %d, Y = %d\r\n", i+1, posX[i], posY[i]);
//		  HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
		  i++;
 800162c:	4b40      	ldr	r3, [pc, #256]	@ (8001730 <HAL_TIM_PWM_PulseFinishedCallback+0x284>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	3301      	adds	r3, #1
 8001632:	4a3f      	ldr	r2, [pc, #252]	@ (8001730 <HAL_TIM_PWM_PulseFinishedCallback+0x284>)
 8001634:	6013      	str	r3, [r2, #0]
		  gotoX = 0;
 8001636:	4b36      	ldr	r3, [pc, #216]	@ (8001710 <HAL_TIM_PWM_PulseFinishedCallback+0x264>)
 8001638:	2200      	movs	r2, #0
 800163a:	601a      	str	r2, [r3, #0]
		  gotoY = 0;
 800163c:	4b3b      	ldr	r3, [pc, #236]	@ (800172c <HAL_TIM_PWM_PulseFinishedCallback+0x280>)
 800163e:	2200      	movs	r2, #0
 8001640:	601a      	str	r2, [r3, #0]
		  countX = 0;
 8001642:	4b2a      	ldr	r3, [pc, #168]	@ (80016ec <HAL_TIM_PWM_PulseFinishedCallback+0x240>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
		  countY = 0;
 8001648:	4b33      	ldr	r3, [pc, #204]	@ (8001718 <HAL_TIM_PWM_PulseFinishedCallback+0x26c>)
 800164a:	2200      	movs	r2, #0
 800164c:	601a      	str	r2, [r3, #0]
		  if(i<5)
 800164e:	4b38      	ldr	r3, [pc, #224]	@ (8001730 <HAL_TIM_PWM_PulseFinishedCallback+0x284>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2b04      	cmp	r3, #4
 8001654:	d805      	bhi.n	8001662 <HAL_TIM_PWM_PulseFinishedCallback+0x1b6>
		  {
			  setting_robot(i);
 8001656:	4b36      	ldr	r3, [pc, #216]	@ (8001730 <HAL_TIM_PWM_PulseFinishedCallback+0x284>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	4618      	mov	r0, r3
 800165c:	f7ff fc08 	bl	8000e70 <setting_robot>
 8001660:	e002      	b.n	8001668 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>
		  }else{
			  idle = 0;
 8001662:	4b34      	ldr	r3, [pc, #208]	@ (8001734 <HAL_TIM_PWM_PulseFinishedCallback+0x288>)
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(htim->Instance == TIM1 && ishomingX == 1)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a1d      	ldr	r2, [pc, #116]	@ (80016e4 <HAL_TIM_PWM_PulseFinishedCallback+0x238>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d117      	bne.n	80016a2 <HAL_TIM_PWM_PulseFinishedCallback+0x1f6>
 8001672:	4b1d      	ldr	r3, [pc, #116]	@ (80016e8 <HAL_TIM_PWM_PulseFinishedCallback+0x23c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d113      	bne.n	80016a2 <HAL_TIM_PWM_PulseFinishedCallback+0x1f6>
	  {
		  counthomeX++;
 800167a:	4b2f      	ldr	r3, [pc, #188]	@ (8001738 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	3301      	adds	r3, #1
 8001680:	4a2d      	ldr	r2, [pc, #180]	@ (8001738 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 8001682:	6013      	str	r3, [r2, #0]
		  if(counthomeX > 800)
 8001684:	4b2c      	ldr	r3, [pc, #176]	@ (8001738 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800168c:	d909      	bls.n	80016a2 <HAL_TIM_PWM_PulseFinishedCallback+0x1f6>
		  {
			  HAL_TIM_PWM_Stop_IT(&htim1, TIM_CHANNEL_1);
 800168e:	2100      	movs	r1, #0
 8001690:	481e      	ldr	r0, [pc, #120]	@ (800170c <HAL_TIM_PWM_PulseFinishedCallback+0x260>)
 8001692:	f001 fd81 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
			  ishomingX = 0;
 8001696:	4b14      	ldr	r3, [pc, #80]	@ (80016e8 <HAL_TIM_PWM_PulseFinishedCallback+0x23c>)
 8001698:	2200      	movs	r2, #0
 800169a:	601a      	str	r2, [r3, #0]
			  counthomeX = 0;
 800169c:	4b26      	ldr	r3, [pc, #152]	@ (8001738 <HAL_TIM_PWM_PulseFinishedCallback+0x28c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
		  }
	  }

	  if(htim->Instance == TIM2 && ishomingY == 1)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016aa:	d117      	bne.n	80016dc <HAL_TIM_PWM_PulseFinishedCallback+0x230>
 80016ac:	4b19      	ldr	r3, [pc, #100]	@ (8001714 <HAL_TIM_PWM_PulseFinishedCallback+0x268>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d113      	bne.n	80016dc <HAL_TIM_PWM_PulseFinishedCallback+0x230>
	  {
		  counthomeY++;
 80016b4:	4b21      	ldr	r3, [pc, #132]	@ (800173c <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	3301      	adds	r3, #1
 80016ba:	4a20      	ldr	r2, [pc, #128]	@ (800173c <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 80016bc:	6013      	str	r3, [r2, #0]
		  if(counthomeY > 800)
 80016be:	4b1f      	ldr	r3, [pc, #124]	@ (800173c <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80016c6:	d909      	bls.n	80016dc <HAL_TIM_PWM_PulseFinishedCallback+0x230>
		  {
			  HAL_TIM_PWM_Stop_IT(&htim2, TIM_CHANNEL_1);
 80016c8:	2100      	movs	r1, #0
 80016ca:	4817      	ldr	r0, [pc, #92]	@ (8001728 <HAL_TIM_PWM_PulseFinishedCallback+0x27c>)
 80016cc:	f001 fd64 	bl	8003198 <HAL_TIM_PWM_Stop_IT>
			  ishomingY = 0;
 80016d0:	4b10      	ldr	r3, [pc, #64]	@ (8001714 <HAL_TIM_PWM_PulseFinishedCallback+0x268>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
			  counthomeY = 0;
 80016d6:	4b19      	ldr	r3, [pc, #100]	@ (800173c <HAL_TIM_PWM_PulseFinishedCallback+0x290>)
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
		  }
	  }
}
 80016dc:	bf00      	nop
 80016de:	3748      	adds	r7, #72	@ 0x48
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bdb0      	pop	{r4, r5, r7, pc}
 80016e4:	40012c00 	.word	0x40012c00
 80016e8:	200001ec 	.word	0x200001ec
 80016ec:	200001d8 	.word	0x200001d8
 80016f0:	200001a8 	.word	0x200001a8
 80016f4:	40240000 	.word	0x40240000
 80016f8:	40690000 	.word	0x40690000
 80016fc:	3ff00000 	.word	0x3ff00000
 8001700:	200001e4 	.word	0x200001e4
 8001704:	080054c4 	.word	0x080054c4
 8001708:	2000015c 	.word	0x2000015c
 800170c:	200000cc 	.word	0x200000cc
 8001710:	200001d0 	.word	0x200001d0
 8001714:	200001f0 	.word	0x200001f0
 8001718:	200001dc 	.word	0x200001dc
 800171c:	200001b0 	.word	0x200001b0
 8001720:	200001e8 	.word	0x200001e8
 8001724:	080054dc 	.word	0x080054dc
 8001728:	20000114 	.word	0x20000114
 800172c:	200001d4 	.word	0x200001d4
 8001730:	200001e0 	.word	0x200001e0
 8001734:	200001f4 	.word	0x200001f4
 8001738:	200001f8 	.word	0x200001f8
 800173c:	200001fc 	.word	0x200001fc

08001740 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_6 && idle == 0)
 800174a:	88fb      	ldrh	r3, [r7, #6]
 800174c:	2b40      	cmp	r3, #64	@ 0x40
 800174e:	d105      	bne.n	800175c <HAL_GPIO_EXTI_Callback+0x1c>
 8001750:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <HAL_GPIO_EXTI_Callback+0x74>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d101      	bne.n	800175c <HAL_GPIO_EXTI_Callback+0x1c>
	{
		homing();
 8001758:	f7ff fe76 	bl	8001448 <homing>
	}

	if(GPIO_Pin == GPIO_PIN_7)
 800175c:	88fb      	ldrh	r3, [r7, #6]
 800175e:	2b80      	cmp	r3, #128	@ 0x80
 8001760:	d110      	bne.n	8001784 <HAL_GPIO_EXTI_Callback+0x44>
	{
		ishomingX = 1;
 8001762:	4b15      	ldr	r3, [pc, #84]	@ (80017b8 <HAL_GPIO_EXTI_Callback+0x78>)
 8001764:	2201      	movs	r2, #1
 8001766:	601a      	str	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001768:	2100      	movs	r1, #0
 800176a:	4814      	ldr	r0, [pc, #80]	@ (80017bc <HAL_GPIO_EXTI_Callback+0x7c>)
 800176c:	f001 fbc0 	bl	8002ef0 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8001770:	2201      	movs	r2, #1
 8001772:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001776:	4812      	ldr	r0, [pc, #72]	@ (80017c0 <HAL_GPIO_EXTI_Callback+0x80>)
 8001778:	f000 fdde 	bl	8002338 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 800177c:	2100      	movs	r1, #0
 800177e:	480f      	ldr	r0, [pc, #60]	@ (80017bc <HAL_GPIO_EXTI_Callback+0x7c>)
 8001780:	f001 fc1a 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
	}

	if(GPIO_Pin == GPIO_PIN_8)
 8001784:	88fb      	ldrh	r3, [r7, #6]
 8001786:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800178a:	d10f      	bne.n	80017ac <HAL_GPIO_EXTI_Callback+0x6c>
	{
		ishomingY = 1;
 800178c:	4b0d      	ldr	r3, [pc, #52]	@ (80017c4 <HAL_GPIO_EXTI_Callback+0x84>)
 800178e:	2201      	movs	r2, #1
 8001790:	601a      	str	r2, [r3, #0]
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8001792:	2100      	movs	r1, #0
 8001794:	480c      	ldr	r0, [pc, #48]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x88>)
 8001796:	f001 fbab 	bl	8002ef0 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800179a:	2201      	movs	r2, #1
 800179c:	2104      	movs	r1, #4
 800179e:	480b      	ldr	r0, [pc, #44]	@ (80017cc <HAL_GPIO_EXTI_Callback+0x8c>)
 80017a0:	f000 fdca 	bl	8002338 <HAL_GPIO_WritePin>
		HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_1);
 80017a4:	2100      	movs	r1, #0
 80017a6:	4808      	ldr	r0, [pc, #32]	@ (80017c8 <HAL_GPIO_EXTI_Callback+0x88>)
 80017a8:	f001 fc06 	bl	8002fb8 <HAL_TIM_PWM_Start_IT>
	}
}
 80017ac:	bf00      	nop
 80017ae:	3708      	adds	r7, #8
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	200001f4 	.word	0x200001f4
 80017b8:	200001ec 	.word	0x200001ec
 80017bc:	200000cc 	.word	0x200000cc
 80017c0:	40010c00 	.word	0x40010c00
 80017c4:	200001f0 	.word	0x200001f0
 80017c8:	20000114 	.word	0x20000114
 80017cc:	40010800 	.word	0x40010800

080017d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d4:	b672      	cpsid	i
}
 80017d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d8:	bf00      	nop
 80017da:	e7fd      	b.n	80017d8 <Error_Handler+0x8>

080017dc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017e2:	4b15      	ldr	r3, [pc, #84]	@ (8001838 <HAL_MspInit+0x5c>)
 80017e4:	699b      	ldr	r3, [r3, #24]
 80017e6:	4a14      	ldr	r2, [pc, #80]	@ (8001838 <HAL_MspInit+0x5c>)
 80017e8:	f043 0301 	orr.w	r3, r3, #1
 80017ec:	6193      	str	r3, [r2, #24]
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <HAL_MspInit+0x5c>)
 80017f0:	699b      	ldr	r3, [r3, #24]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	60bb      	str	r3, [r7, #8]
 80017f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001838 <HAL_MspInit+0x5c>)
 80017fc:	69db      	ldr	r3, [r3, #28]
 80017fe:	4a0e      	ldr	r2, [pc, #56]	@ (8001838 <HAL_MspInit+0x5c>)
 8001800:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001804:	61d3      	str	r3, [r2, #28]
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <HAL_MspInit+0x5c>)
 8001808:	69db      	ldr	r3, [r3, #28]
 800180a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001812:	4b0a      	ldr	r3, [pc, #40]	@ (800183c <HAL_MspInit+0x60>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	4a04      	ldr	r2, [pc, #16]	@ (800183c <HAL_MspInit+0x60>)
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800182e:	bf00      	nop
 8001830:	3714      	adds	r7, #20
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr
 8001838:	40021000 	.word	0x40021000
 800183c:	40010000 	.word	0x40010000

08001840 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a26      	ldr	r2, [pc, #152]	@ (80018e8 <HAL_TIM_Base_MspInit+0xa8>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d12c      	bne.n	80018ac <HAL_TIM_Base_MspInit+0x6c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001852:	4b26      	ldr	r3, [pc, #152]	@ (80018ec <HAL_TIM_Base_MspInit+0xac>)
 8001854:	699b      	ldr	r3, [r3, #24]
 8001856:	4a25      	ldr	r2, [pc, #148]	@ (80018ec <HAL_TIM_Base_MspInit+0xac>)
 8001858:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800185c:	6193      	str	r3, [r2, #24]
 800185e:	4b23      	ldr	r3, [pc, #140]	@ (80018ec <HAL_TIM_Base_MspInit+0xac>)
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001866:	60fb      	str	r3, [r7, #12]
 8001868:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 800186a:	2200      	movs	r2, #0
 800186c:	2100      	movs	r1, #0
 800186e:	2018      	movs	r0, #24
 8001870:	f000 faf5 	bl	8001e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001874:	2018      	movs	r0, #24
 8001876:	f000 fb0e 	bl	8001e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 800187a:	2200      	movs	r2, #0
 800187c:	2100      	movs	r1, #0
 800187e:	2019      	movs	r0, #25
 8001880:	f000 faed 	bl	8001e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001884:	2019      	movs	r0, #25
 8001886:	f000 fb06 	bl	8001e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 800188a:	2200      	movs	r2, #0
 800188c:	2100      	movs	r1, #0
 800188e:	201a      	movs	r0, #26
 8001890:	f000 fae5 	bl	8001e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 8001894:	201a      	movs	r0, #26
 8001896:	f000 fafe 	bl	8001e96 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800189a:	2200      	movs	r2, #0
 800189c:	2100      	movs	r1, #0
 800189e:	201b      	movs	r0, #27
 80018a0:	f000 fadd 	bl	8001e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80018a4:	201b      	movs	r0, #27
 80018a6:	f000 faf6 	bl	8001e96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80018aa:	e018      	b.n	80018de <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM2)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018b4:	d113      	bne.n	80018de <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018b6:	4b0d      	ldr	r3, [pc, #52]	@ (80018ec <HAL_TIM_Base_MspInit+0xac>)
 80018b8:	69db      	ldr	r3, [r3, #28]
 80018ba:	4a0c      	ldr	r2, [pc, #48]	@ (80018ec <HAL_TIM_Base_MspInit+0xac>)
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	61d3      	str	r3, [r2, #28]
 80018c2:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <HAL_TIM_Base_MspInit+0xac>)
 80018c4:	69db      	ldr	r3, [r3, #28]
 80018c6:	f003 0301 	and.w	r3, r3, #1
 80018ca:	60bb      	str	r3, [r7, #8]
 80018cc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	201c      	movs	r0, #28
 80018d4:	f000 fac3 	bl	8001e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80018d8:	201c      	movs	r0, #28
 80018da:	f000 fadc 	bl	8001e96 <HAL_NVIC_EnableIRQ>
}
 80018de:	bf00      	nop
 80018e0:	3710      	adds	r7, #16
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40012c00 	.word	0x40012c00
 80018ec:	40021000 	.word	0x40021000

080018f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f8:	f107 0310 	add.w	r3, r7, #16
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
 8001900:	605a      	str	r2, [r3, #4]
 8001902:	609a      	str	r2, [r3, #8]
 8001904:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a1f      	ldr	r2, [pc, #124]	@ (8001988 <HAL_TIM_MspPostInit+0x98>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d119      	bne.n	8001944 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001910:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <HAL_TIM_MspPostInit+0x9c>)
 8001912:	699b      	ldr	r3, [r3, #24]
 8001914:	4a1d      	ldr	r2, [pc, #116]	@ (800198c <HAL_TIM_MspPostInit+0x9c>)
 8001916:	f043 0304 	orr.w	r3, r3, #4
 800191a:	6193      	str	r3, [r2, #24]
 800191c:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <HAL_TIM_MspPostInit+0x9c>)
 800191e:	699b      	ldr	r3, [r3, #24]
 8001920:	f003 0304 	and.w	r3, r3, #4
 8001924:	60fb      	str	r3, [r7, #12]
 8001926:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001928:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800192c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800192e:	2302      	movs	r3, #2
 8001930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001932:	2302      	movs	r3, #2
 8001934:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001936:	f107 0310 	add.w	r3, r7, #16
 800193a:	4619      	mov	r1, r3
 800193c:	4814      	ldr	r0, [pc, #80]	@ (8001990 <HAL_TIM_MspPostInit+0xa0>)
 800193e:	f000 fb77 	bl	8002030 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001942:	e01c      	b.n	800197e <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800194c:	d117      	bne.n	800197e <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <HAL_TIM_MspPostInit+0x9c>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	4a0e      	ldr	r2, [pc, #56]	@ (800198c <HAL_TIM_MspPostInit+0x9c>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6193      	str	r3, [r2, #24]
 800195a:	4b0c      	ldr	r3, [pc, #48]	@ (800198c <HAL_TIM_MspPostInit+0x9c>)
 800195c:	699b      	ldr	r3, [r3, #24]
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001966:	2301      	movs	r3, #1
 8001968:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196a:	2302      	movs	r3, #2
 800196c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800196e:	2302      	movs	r3, #2
 8001970:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001972:	f107 0310 	add.w	r3, r7, #16
 8001976:	4619      	mov	r1, r3
 8001978:	4805      	ldr	r0, [pc, #20]	@ (8001990 <HAL_TIM_MspPostInit+0xa0>)
 800197a:	f000 fb59 	bl	8002030 <HAL_GPIO_Init>
}
 800197e:	bf00      	nop
 8001980:	3720      	adds	r7, #32
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40012c00 	.word	0x40012c00
 800198c:	40021000 	.word	0x40021000
 8001990:	40010800 	.word	0x40010800

08001994 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b088      	sub	sp, #32
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800199c:	f107 0310 	add.w	r3, r7, #16
 80019a0:	2200      	movs	r2, #0
 80019a2:	601a      	str	r2, [r3, #0]
 80019a4:	605a      	str	r2, [r3, #4]
 80019a6:	609a      	str	r2, [r3, #8]
 80019a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a20      	ldr	r2, [pc, #128]	@ (8001a30 <HAL_UART_MspInit+0x9c>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d139      	bne.n	8001a28 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019b4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a34 <HAL_UART_MspInit+0xa0>)
 80019b6:	699b      	ldr	r3, [r3, #24]
 80019b8:	4a1e      	ldr	r2, [pc, #120]	@ (8001a34 <HAL_UART_MspInit+0xa0>)
 80019ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019be:	6193      	str	r3, [r2, #24]
 80019c0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a34 <HAL_UART_MspInit+0xa0>)
 80019c2:	699b      	ldr	r3, [r3, #24]
 80019c4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019c8:	60fb      	str	r3, [r7, #12]
 80019ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019cc:	4b19      	ldr	r3, [pc, #100]	@ (8001a34 <HAL_UART_MspInit+0xa0>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	4a18      	ldr	r2, [pc, #96]	@ (8001a34 <HAL_UART_MspInit+0xa0>)
 80019d2:	f043 0304 	orr.w	r3, r3, #4
 80019d6:	6193      	str	r3, [r2, #24]
 80019d8:	4b16      	ldr	r3, [pc, #88]	@ (8001a34 <HAL_UART_MspInit+0xa0>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	f003 0304 	and.w	r3, r3, #4
 80019e0:	60bb      	str	r3, [r7, #8]
 80019e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80019e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019ea:	2302      	movs	r3, #2
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019ee:	2303      	movs	r3, #3
 80019f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f2:	f107 0310 	add.w	r3, r7, #16
 80019f6:	4619      	mov	r1, r3
 80019f8:	480f      	ldr	r0, [pc, #60]	@ (8001a38 <HAL_UART_MspInit+0xa4>)
 80019fa:	f000 fb19 	bl	8002030 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80019fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a04:	2300      	movs	r3, #0
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0310 	add.w	r3, r7, #16
 8001a10:	4619      	mov	r1, r3
 8001a12:	4809      	ldr	r0, [pc, #36]	@ (8001a38 <HAL_UART_MspInit+0xa4>)
 8001a14:	f000 fb0c 	bl	8002030 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2100      	movs	r1, #0
 8001a1c:	2025      	movs	r0, #37	@ 0x25
 8001a1e:	f000 fa1e 	bl	8001e5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001a22:	2025      	movs	r0, #37	@ 0x25
 8001a24:	f000 fa37 	bl	8001e96 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a28:	bf00      	nop
 8001a2a:	3720      	adds	r7, #32
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40013800 	.word	0x40013800
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40010800 	.word	0x40010800

08001a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <NMI_Handler+0x4>

08001a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <HardFault_Handler+0x4>

08001a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <MemManage_Handler+0x4>

08001a54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <BusFault_Handler+0x4>

08001a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <UsageFault_Handler+0x4>

08001a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr

08001a88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a8c:	f000 f8f4 	bl	8001c78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a90:	bf00      	nop
 8001a92:	bd80      	pop	{r7, pc}

08001a94 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001a98:	2040      	movs	r0, #64	@ 0x40
 8001a9a:	f000 fc65 	bl	8002368 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001a9e:	2080      	movs	r0, #128	@ 0x80
 8001aa0:	f000 fc62 	bl	8002368 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8001aa4:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001aa8:	f000 fc5e 	bl	8002368 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <TIM1_BRK_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt.
  */
void TIM1_BRK_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ab4:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <TIM1_BRK_IRQHandler+0x10>)
 8001ab6:	f001 fc21 	bl	80032fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200000cc 	.word	0x200000cc

08001ac4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <TIM1_UP_IRQHandler+0x10>)
 8001aca:	f001 fc17 	bl	80032fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	200000cc 	.word	0x200000cc

08001ad8 <TIM1_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts.
  */
void TIM1_TRG_COM_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <TIM1_TRG_COM_IRQHandler+0x10>)
 8001ade:	f001 fc0d 	bl	80032fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	200000cc 	.word	0x200000cc

08001aec <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <TIM1_CC_IRQHandler+0x10>)
 8001af2:	f001 fc03 	bl	80032fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	200000cc 	.word	0x200000cc

08001b00 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <TIM2_IRQHandler+0x10>)
 8001b06:	f001 fbf9 	bl	80032fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000114 	.word	0x20000114

08001b14 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b18:	4802      	ldr	r0, [pc, #8]	@ (8001b24 <USART1_IRQHandler+0x10>)
 8001b1a:	f002 fad9 	bl	80040d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b1e:	bf00      	nop
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000015c 	.word	0x2000015c

08001b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b30:	4a14      	ldr	r2, [pc, #80]	@ (8001b84 <_sbrk+0x5c>)
 8001b32:	4b15      	ldr	r3, [pc, #84]	@ (8001b88 <_sbrk+0x60>)
 8001b34:	1ad3      	subs	r3, r2, r3
 8001b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	@ (8001b8c <_sbrk+0x64>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d102      	bne.n	8001b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b44:	4b11      	ldr	r3, [pc, #68]	@ (8001b8c <_sbrk+0x64>)
 8001b46:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <_sbrk+0x68>)
 8001b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	4b10      	ldr	r3, [pc, #64]	@ (8001b8c <_sbrk+0x64>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	4413      	add	r3, r2
 8001b52:	693a      	ldr	r2, [r7, #16]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d207      	bcs.n	8001b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b58:	f003 f81c 	bl	8004b94 <__errno>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	220c      	movs	r2, #12
 8001b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b62:	f04f 33ff 	mov.w	r3, #4294967295
 8001b66:	e009      	b.n	8001b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b68:	4b08      	ldr	r3, [pc, #32]	@ (8001b8c <_sbrk+0x64>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b6e:	4b07      	ldr	r3, [pc, #28]	@ (8001b8c <_sbrk+0x64>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	4a05      	ldr	r2, [pc, #20]	@ (8001b8c <_sbrk+0x64>)
 8001b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	3718      	adds	r7, #24
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	20005000 	.word	0x20005000
 8001b88:	00000400 	.word	0x00000400
 8001b8c:	20000208 	.word	0x20000208
 8001b90:	20000358 	.word	0x20000358

08001b94 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b98:	bf00      	nop
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bc80      	pop	{r7}
 8001b9e:	4770      	bx	lr

08001ba0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ba0:	f7ff fff8 	bl	8001b94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ba4:	480b      	ldr	r0, [pc, #44]	@ (8001bd4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001ba6:	490c      	ldr	r1, [pc, #48]	@ (8001bd8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	@ (8001bdc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001baa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bac:	e002      	b.n	8001bb4 <LoopCopyDataInit>

08001bae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bb2:	3304      	adds	r3, #4

08001bb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb8:	d3f9      	bcc.n	8001bae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bba:	4a09      	ldr	r2, [pc, #36]	@ (8001be0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bbc:	4c09      	ldr	r4, [pc, #36]	@ (8001be4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bc0:	e001      	b.n	8001bc6 <LoopFillZerobss>

08001bc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bc4:	3204      	adds	r2, #4

08001bc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc8:	d3fb      	bcc.n	8001bc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bca:	f002 ffe9 	bl	8004ba0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bce:	f7fe ff3b 	bl	8000a48 <main>
  bx lr
 8001bd2:	4770      	bx	lr
  ldr r0, =_sdata
 8001bd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd8:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001bdc:	08005564 	.word	0x08005564
  ldr r2, =_sbss
 8001be0:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8001be4:	20000358 	.word	0x20000358

08001be8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001be8:	e7fe      	b.n	8001be8 <ADC1_2_IRQHandler>
	...

08001bec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bf0:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <HAL_Init+0x28>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4a07      	ldr	r2, [pc, #28]	@ (8001c14 <HAL_Init+0x28>)
 8001bf6:	f043 0310 	orr.w	r3, r3, #16
 8001bfa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bfc:	2003      	movs	r0, #3
 8001bfe:	f000 f923 	bl	8001e48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c02:	200f      	movs	r0, #15
 8001c04:	f000 f808 	bl	8001c18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c08:	f7ff fde8 	bl	80017dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40022000 	.word	0x40022000

08001c18 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <HAL_InitTick+0x54>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <HAL_InitTick+0x58>)
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	4619      	mov	r1, r3
 8001c2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c36:	4618      	mov	r0, r3
 8001c38:	f000 f93b 	bl	8001eb2 <HAL_SYSTICK_Config>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e00e      	b.n	8001c64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b0f      	cmp	r3, #15
 8001c4a:	d80a      	bhi.n	8001c62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	f04f 30ff 	mov.w	r0, #4294967295
 8001c54:	f000 f903 	bl	8001e5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c58:	4a06      	ldr	r2, [pc, #24]	@ (8001c74 <HAL_InitTick+0x5c>)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	e000      	b.n	8001c64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000050 	.word	0x20000050
 8001c70:	20000058 	.word	0x20000058
 8001c74:	20000054 	.word	0x20000054

08001c78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c7c:	4b05      	ldr	r3, [pc, #20]	@ (8001c94 <HAL_IncTick+0x1c>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b05      	ldr	r3, [pc, #20]	@ (8001c98 <HAL_IncTick+0x20>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	4a03      	ldr	r2, [pc, #12]	@ (8001c98 <HAL_IncTick+0x20>)
 8001c8a:	6013      	str	r3, [r2, #0]
}
 8001c8c:	bf00      	nop
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bc80      	pop	{r7}
 8001c92:	4770      	bx	lr
 8001c94:	20000058 	.word	0x20000058
 8001c98:	2000020c 	.word	0x2000020c

08001c9c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ca0:	4b02      	ldr	r3, [pc, #8]	@ (8001cac <HAL_GetTick+0x10>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bc80      	pop	{r7}
 8001caa:	4770      	bx	lr
 8001cac:	2000020c 	.word	0x2000020c

08001cb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ccc:	4013      	ands	r3, r2
 8001cce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001cd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001cdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ce2:	4a04      	ldr	r2, [pc, #16]	@ (8001cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	60d3      	str	r3, [r2, #12]
}
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bc80      	pop	{r7}
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	e000ed00 	.word	0xe000ed00

08001cf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cfc:	4b04      	ldr	r3, [pc, #16]	@ (8001d10 <__NVIC_GetPriorityGrouping+0x18>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	0a1b      	lsrs	r3, r3, #8
 8001d02:	f003 0307 	and.w	r3, r3, #7
}
 8001d06:	4618      	mov	r0, r3
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
 8001d0e:	bf00      	nop
 8001d10:	e000ed00 	.word	0xe000ed00

08001d14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	db0b      	blt.n	8001d3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d26:	79fb      	ldrb	r3, [r7, #7]
 8001d28:	f003 021f 	and.w	r2, r3, #31
 8001d2c:	4906      	ldr	r1, [pc, #24]	@ (8001d48 <__NVIC_EnableIRQ+0x34>)
 8001d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d32:	095b      	lsrs	r3, r3, #5
 8001d34:	2001      	movs	r0, #1
 8001d36:	fa00 f202 	lsl.w	r2, r0, r2
 8001d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bc80      	pop	{r7}
 8001d46:	4770      	bx	lr
 8001d48:	e000e100 	.word	0xe000e100

08001d4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	6039      	str	r1, [r7, #0]
 8001d56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	db0a      	blt.n	8001d76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	b2da      	uxtb	r2, r3
 8001d64:	490c      	ldr	r1, [pc, #48]	@ (8001d98 <__NVIC_SetPriority+0x4c>)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	0112      	lsls	r2, r2, #4
 8001d6c:	b2d2      	uxtb	r2, r2
 8001d6e:	440b      	add	r3, r1
 8001d70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001d74:	e00a      	b.n	8001d8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	b2da      	uxtb	r2, r3
 8001d7a:	4908      	ldr	r1, [pc, #32]	@ (8001d9c <__NVIC_SetPriority+0x50>)
 8001d7c:	79fb      	ldrb	r3, [r7, #7]
 8001d7e:	f003 030f 	and.w	r3, r3, #15
 8001d82:	3b04      	subs	r3, #4
 8001d84:	0112      	lsls	r2, r2, #4
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	440b      	add	r3, r1
 8001d8a:	761a      	strb	r2, [r3, #24]
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bc80      	pop	{r7}
 8001d94:	4770      	bx	lr
 8001d96:	bf00      	nop
 8001d98:	e000e100 	.word	0xe000e100
 8001d9c:	e000ed00 	.word	0xe000ed00

08001da0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001da0:	b480      	push	{r7}
 8001da2:	b089      	sub	sp, #36	@ 0x24
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	60f8      	str	r0, [r7, #12]
 8001da8:	60b9      	str	r1, [r7, #8]
 8001daa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001db4:	69fb      	ldr	r3, [r7, #28]
 8001db6:	f1c3 0307 	rsb	r3, r3, #7
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	bf28      	it	cs
 8001dbe:	2304      	movcs	r3, #4
 8001dc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	3304      	adds	r3, #4
 8001dc6:	2b06      	cmp	r3, #6
 8001dc8:	d902      	bls.n	8001dd0 <NVIC_EncodePriority+0x30>
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	3b03      	subs	r3, #3
 8001dce:	e000      	b.n	8001dd2 <NVIC_EncodePriority+0x32>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dd4:	f04f 32ff 	mov.w	r2, #4294967295
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	fa02 f303 	lsl.w	r3, r2, r3
 8001dde:	43da      	mvns	r2, r3
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	401a      	ands	r2, r3
 8001de4:	697b      	ldr	r3, [r7, #20]
 8001de6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001de8:	f04f 31ff 	mov.w	r1, #4294967295
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	fa01 f303 	lsl.w	r3, r1, r3
 8001df2:	43d9      	mvns	r1, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001df8:	4313      	orrs	r3, r2
         );
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3724      	adds	r7, #36	@ 0x24
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bc80      	pop	{r7}
 8001e02:	4770      	bx	lr

08001e04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b082      	sub	sp, #8
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e14:	d301      	bcc.n	8001e1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e16:	2301      	movs	r3, #1
 8001e18:	e00f      	b.n	8001e3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e1a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e44 <SysTick_Config+0x40>)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e22:	210f      	movs	r1, #15
 8001e24:	f04f 30ff 	mov.w	r0, #4294967295
 8001e28:	f7ff ff90 	bl	8001d4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e2c:	4b05      	ldr	r3, [pc, #20]	@ (8001e44 <SysTick_Config+0x40>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e32:	4b04      	ldr	r3, [pc, #16]	@ (8001e44 <SysTick_Config+0x40>)
 8001e34:	2207      	movs	r2, #7
 8001e36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3708      	adds	r7, #8
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	bf00      	nop
 8001e44:	e000e010 	.word	0xe000e010

08001e48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b082      	sub	sp, #8
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f7ff ff2d 	bl	8001cb0 <__NVIC_SetPriorityGrouping>
}
 8001e56:	bf00      	nop
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b086      	sub	sp, #24
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	4603      	mov	r3, r0
 8001e66:	60b9      	str	r1, [r7, #8]
 8001e68:	607a      	str	r2, [r7, #4]
 8001e6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e70:	f7ff ff42 	bl	8001cf8 <__NVIC_GetPriorityGrouping>
 8001e74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e76:	687a      	ldr	r2, [r7, #4]
 8001e78:	68b9      	ldr	r1, [r7, #8]
 8001e7a:	6978      	ldr	r0, [r7, #20]
 8001e7c:	f7ff ff90 	bl	8001da0 <NVIC_EncodePriority>
 8001e80:	4602      	mov	r2, r0
 8001e82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e86:	4611      	mov	r1, r2
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7ff ff5f 	bl	8001d4c <__NVIC_SetPriority>
}
 8001e8e:	bf00      	nop
 8001e90:	3718      	adds	r7, #24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e96:	b580      	push	{r7, lr}
 8001e98:	b082      	sub	sp, #8
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ea0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f7ff ff35 	bl	8001d14 <__NVIC_EnableIRQ>
}
 8001eaa:	bf00      	nop
 8001eac:	3708      	adds	r7, #8
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b082      	sub	sp, #8
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff ffa2 	bl	8001e04 <SysTick_Config>
 8001ec0:	4603      	mov	r3, r0
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001eca:	b480      	push	{r7}
 8001ecc:	b085      	sub	sp, #20
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d008      	beq.n	8001ef4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2204      	movs	r2, #4
 8001ee6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	e020      	b.n	8001f36 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	681a      	ldr	r2, [r3, #0]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 020e 	bic.w	r2, r2, #14
 8001f02:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	681a      	ldr	r2, [r3, #0]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f022 0201 	bic.w	r2, r2, #1
 8001f12:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f1c:	2101      	movs	r1, #1
 8001f1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f22:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr

08001f40 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d005      	beq.n	8001f64 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	73fb      	strb	r3, [r7, #15]
 8001f62:	e051      	b.n	8002008 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f022 020e 	bic.w	r2, r2, #14
 8001f72:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0201 	bic.w	r2, r2, #1
 8001f82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a22      	ldr	r2, [pc, #136]	@ (8002014 <HAL_DMA_Abort_IT+0xd4>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d029      	beq.n	8001fe2 <HAL_DMA_Abort_IT+0xa2>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4a21      	ldr	r2, [pc, #132]	@ (8002018 <HAL_DMA_Abort_IT+0xd8>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d022      	beq.n	8001fde <HAL_DMA_Abort_IT+0x9e>
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a1f      	ldr	r2, [pc, #124]	@ (800201c <HAL_DMA_Abort_IT+0xdc>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d01a      	beq.n	8001fd8 <HAL_DMA_Abort_IT+0x98>
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8002020 <HAL_DMA_Abort_IT+0xe0>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d012      	beq.n	8001fd2 <HAL_DMA_Abort_IT+0x92>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a1c      	ldr	r2, [pc, #112]	@ (8002024 <HAL_DMA_Abort_IT+0xe4>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d00a      	beq.n	8001fcc <HAL_DMA_Abort_IT+0x8c>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4a1b      	ldr	r2, [pc, #108]	@ (8002028 <HAL_DMA_Abort_IT+0xe8>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d102      	bne.n	8001fc6 <HAL_DMA_Abort_IT+0x86>
 8001fc0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001fc4:	e00e      	b.n	8001fe4 <HAL_DMA_Abort_IT+0xa4>
 8001fc6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fca:	e00b      	b.n	8001fe4 <HAL_DMA_Abort_IT+0xa4>
 8001fcc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001fd0:	e008      	b.n	8001fe4 <HAL_DMA_Abort_IT+0xa4>
 8001fd2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fd6:	e005      	b.n	8001fe4 <HAL_DMA_Abort_IT+0xa4>
 8001fd8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fdc:	e002      	b.n	8001fe4 <HAL_DMA_Abort_IT+0xa4>
 8001fde:	2310      	movs	r3, #16
 8001fe0:	e000      	b.n	8001fe4 <HAL_DMA_Abort_IT+0xa4>
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	4a11      	ldr	r2, [pc, #68]	@ (800202c <HAL_DMA_Abort_IT+0xec>)
 8001fe6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2201      	movs	r2, #1
 8001fec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d003      	beq.n	8002008 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	4798      	blx	r3
    } 
  }
  return status;
 8002008:	7bfb      	ldrb	r3, [r7, #15]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3710      	adds	r7, #16
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40020008 	.word	0x40020008
 8002018:	4002001c 	.word	0x4002001c
 800201c:	40020030 	.word	0x40020030
 8002020:	40020044 	.word	0x40020044
 8002024:	40020058 	.word	0x40020058
 8002028:	4002006c 	.word	0x4002006c
 800202c:	40020000 	.word	0x40020000

08002030 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002030:	b480      	push	{r7}
 8002032:	b08b      	sub	sp, #44	@ 0x2c
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800203a:	2300      	movs	r3, #0
 800203c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800203e:	2300      	movs	r3, #0
 8002040:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002042:	e169      	b.n	8002318 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002044:	2201      	movs	r2, #1
 8002046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002048:	fa02 f303 	lsl.w	r3, r2, r3
 800204c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	69fa      	ldr	r2, [r7, #28]
 8002054:	4013      	ands	r3, r2
 8002056:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002058:	69ba      	ldr	r2, [r7, #24]
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	429a      	cmp	r2, r3
 800205e:	f040 8158 	bne.w	8002312 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a9a      	ldr	r2, [pc, #616]	@ (80022d0 <HAL_GPIO_Init+0x2a0>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d05e      	beq.n	800212a <HAL_GPIO_Init+0xfa>
 800206c:	4a98      	ldr	r2, [pc, #608]	@ (80022d0 <HAL_GPIO_Init+0x2a0>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d875      	bhi.n	800215e <HAL_GPIO_Init+0x12e>
 8002072:	4a98      	ldr	r2, [pc, #608]	@ (80022d4 <HAL_GPIO_Init+0x2a4>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d058      	beq.n	800212a <HAL_GPIO_Init+0xfa>
 8002078:	4a96      	ldr	r2, [pc, #600]	@ (80022d4 <HAL_GPIO_Init+0x2a4>)
 800207a:	4293      	cmp	r3, r2
 800207c:	d86f      	bhi.n	800215e <HAL_GPIO_Init+0x12e>
 800207e:	4a96      	ldr	r2, [pc, #600]	@ (80022d8 <HAL_GPIO_Init+0x2a8>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d052      	beq.n	800212a <HAL_GPIO_Init+0xfa>
 8002084:	4a94      	ldr	r2, [pc, #592]	@ (80022d8 <HAL_GPIO_Init+0x2a8>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d869      	bhi.n	800215e <HAL_GPIO_Init+0x12e>
 800208a:	4a94      	ldr	r2, [pc, #592]	@ (80022dc <HAL_GPIO_Init+0x2ac>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d04c      	beq.n	800212a <HAL_GPIO_Init+0xfa>
 8002090:	4a92      	ldr	r2, [pc, #584]	@ (80022dc <HAL_GPIO_Init+0x2ac>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d863      	bhi.n	800215e <HAL_GPIO_Init+0x12e>
 8002096:	4a92      	ldr	r2, [pc, #584]	@ (80022e0 <HAL_GPIO_Init+0x2b0>)
 8002098:	4293      	cmp	r3, r2
 800209a:	d046      	beq.n	800212a <HAL_GPIO_Init+0xfa>
 800209c:	4a90      	ldr	r2, [pc, #576]	@ (80022e0 <HAL_GPIO_Init+0x2b0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d85d      	bhi.n	800215e <HAL_GPIO_Init+0x12e>
 80020a2:	2b12      	cmp	r3, #18
 80020a4:	d82a      	bhi.n	80020fc <HAL_GPIO_Init+0xcc>
 80020a6:	2b12      	cmp	r3, #18
 80020a8:	d859      	bhi.n	800215e <HAL_GPIO_Init+0x12e>
 80020aa:	a201      	add	r2, pc, #4	@ (adr r2, 80020b0 <HAL_GPIO_Init+0x80>)
 80020ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020b0:	0800212b 	.word	0x0800212b
 80020b4:	08002105 	.word	0x08002105
 80020b8:	08002117 	.word	0x08002117
 80020bc:	08002159 	.word	0x08002159
 80020c0:	0800215f 	.word	0x0800215f
 80020c4:	0800215f 	.word	0x0800215f
 80020c8:	0800215f 	.word	0x0800215f
 80020cc:	0800215f 	.word	0x0800215f
 80020d0:	0800215f 	.word	0x0800215f
 80020d4:	0800215f 	.word	0x0800215f
 80020d8:	0800215f 	.word	0x0800215f
 80020dc:	0800215f 	.word	0x0800215f
 80020e0:	0800215f 	.word	0x0800215f
 80020e4:	0800215f 	.word	0x0800215f
 80020e8:	0800215f 	.word	0x0800215f
 80020ec:	0800215f 	.word	0x0800215f
 80020f0:	0800215f 	.word	0x0800215f
 80020f4:	0800210d 	.word	0x0800210d
 80020f8:	08002121 	.word	0x08002121
 80020fc:	4a79      	ldr	r2, [pc, #484]	@ (80022e4 <HAL_GPIO_Init+0x2b4>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d013      	beq.n	800212a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002102:	e02c      	b.n	800215e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	68db      	ldr	r3, [r3, #12]
 8002108:	623b      	str	r3, [r7, #32]
          break;
 800210a:	e029      	b.n	8002160 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	3304      	adds	r3, #4
 8002112:	623b      	str	r3, [r7, #32]
          break;
 8002114:	e024      	b.n	8002160 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	3308      	adds	r3, #8
 800211c:	623b      	str	r3, [r7, #32]
          break;
 800211e:	e01f      	b.n	8002160 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	330c      	adds	r3, #12
 8002126:	623b      	str	r3, [r7, #32]
          break;
 8002128:	e01a      	b.n	8002160 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d102      	bne.n	8002138 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002132:	2304      	movs	r3, #4
 8002134:	623b      	str	r3, [r7, #32]
          break;
 8002136:	e013      	b.n	8002160 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002138:	683b      	ldr	r3, [r7, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b01      	cmp	r3, #1
 800213e:	d105      	bne.n	800214c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002140:	2308      	movs	r3, #8
 8002142:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	69fa      	ldr	r2, [r7, #28]
 8002148:	611a      	str	r2, [r3, #16]
          break;
 800214a:	e009      	b.n	8002160 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800214c:	2308      	movs	r3, #8
 800214e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	69fa      	ldr	r2, [r7, #28]
 8002154:	615a      	str	r2, [r3, #20]
          break;
 8002156:	e003      	b.n	8002160 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002158:	2300      	movs	r3, #0
 800215a:	623b      	str	r3, [r7, #32]
          break;
 800215c:	e000      	b.n	8002160 <HAL_GPIO_Init+0x130>
          break;
 800215e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002160:	69bb      	ldr	r3, [r7, #24]
 8002162:	2bff      	cmp	r3, #255	@ 0xff
 8002164:	d801      	bhi.n	800216a <HAL_GPIO_Init+0x13a>
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	e001      	b.n	800216e <HAL_GPIO_Init+0x13e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3304      	adds	r3, #4
 800216e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002170:	69bb      	ldr	r3, [r7, #24]
 8002172:	2bff      	cmp	r3, #255	@ 0xff
 8002174:	d802      	bhi.n	800217c <HAL_GPIO_Init+0x14c>
 8002176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002178:	009b      	lsls	r3, r3, #2
 800217a:	e002      	b.n	8002182 <HAL_GPIO_Init+0x152>
 800217c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800217e:	3b08      	subs	r3, #8
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	210f      	movs	r1, #15
 800218a:	693b      	ldr	r3, [r7, #16]
 800218c:	fa01 f303 	lsl.w	r3, r1, r3
 8002190:	43db      	mvns	r3, r3
 8002192:	401a      	ands	r2, r3
 8002194:	6a39      	ldr	r1, [r7, #32]
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	fa01 f303 	lsl.w	r3, r1, r3
 800219c:	431a      	orrs	r2, r3
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 80b1 	beq.w	8002312 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021b0:	4b4d      	ldr	r3, [pc, #308]	@ (80022e8 <HAL_GPIO_Init+0x2b8>)
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	4a4c      	ldr	r2, [pc, #304]	@ (80022e8 <HAL_GPIO_Init+0x2b8>)
 80021b6:	f043 0301 	orr.w	r3, r3, #1
 80021ba:	6193      	str	r3, [r2, #24]
 80021bc:	4b4a      	ldr	r3, [pc, #296]	@ (80022e8 <HAL_GPIO_Init+0x2b8>)
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	60bb      	str	r3, [r7, #8]
 80021c6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80021c8:	4a48      	ldr	r2, [pc, #288]	@ (80022ec <HAL_GPIO_Init+0x2bc>)
 80021ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021cc:	089b      	lsrs	r3, r3, #2
 80021ce:	3302      	adds	r3, #2
 80021d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021d4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d8:	f003 0303 	and.w	r3, r3, #3
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	220f      	movs	r2, #15
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	43db      	mvns	r3, r3
 80021e6:	68fa      	ldr	r2, [r7, #12]
 80021e8:	4013      	ands	r3, r2
 80021ea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	4a40      	ldr	r2, [pc, #256]	@ (80022f0 <HAL_GPIO_Init+0x2c0>)
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d013      	beq.n	800221c <HAL_GPIO_Init+0x1ec>
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4a3f      	ldr	r2, [pc, #252]	@ (80022f4 <HAL_GPIO_Init+0x2c4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d00d      	beq.n	8002218 <HAL_GPIO_Init+0x1e8>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	4a3e      	ldr	r2, [pc, #248]	@ (80022f8 <HAL_GPIO_Init+0x2c8>)
 8002200:	4293      	cmp	r3, r2
 8002202:	d007      	beq.n	8002214 <HAL_GPIO_Init+0x1e4>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a3d      	ldr	r2, [pc, #244]	@ (80022fc <HAL_GPIO_Init+0x2cc>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d101      	bne.n	8002210 <HAL_GPIO_Init+0x1e0>
 800220c:	2303      	movs	r3, #3
 800220e:	e006      	b.n	800221e <HAL_GPIO_Init+0x1ee>
 8002210:	2304      	movs	r3, #4
 8002212:	e004      	b.n	800221e <HAL_GPIO_Init+0x1ee>
 8002214:	2302      	movs	r3, #2
 8002216:	e002      	b.n	800221e <HAL_GPIO_Init+0x1ee>
 8002218:	2301      	movs	r3, #1
 800221a:	e000      	b.n	800221e <HAL_GPIO_Init+0x1ee>
 800221c:	2300      	movs	r3, #0
 800221e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002220:	f002 0203 	and.w	r2, r2, #3
 8002224:	0092      	lsls	r2, r2, #2
 8002226:	4093      	lsls	r3, r2
 8002228:	68fa      	ldr	r2, [r7, #12]
 800222a:	4313      	orrs	r3, r2
 800222c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800222e:	492f      	ldr	r1, [pc, #188]	@ (80022ec <HAL_GPIO_Init+0x2bc>)
 8002230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002232:	089b      	lsrs	r3, r3, #2
 8002234:	3302      	adds	r3, #2
 8002236:	68fa      	ldr	r2, [r7, #12]
 8002238:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d006      	beq.n	8002256 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002248:	4b2d      	ldr	r3, [pc, #180]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 800224a:	689a      	ldr	r2, [r3, #8]
 800224c:	492c      	ldr	r1, [pc, #176]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	4313      	orrs	r3, r2
 8002252:	608b      	str	r3, [r1, #8]
 8002254:	e006      	b.n	8002264 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002256:	4b2a      	ldr	r3, [pc, #168]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	69bb      	ldr	r3, [r7, #24]
 800225c:	43db      	mvns	r3, r3
 800225e:	4928      	ldr	r1, [pc, #160]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 8002260:	4013      	ands	r3, r2
 8002262:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800226c:	2b00      	cmp	r3, #0
 800226e:	d006      	beq.n	800227e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002270:	4b23      	ldr	r3, [pc, #140]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 8002272:	68da      	ldr	r2, [r3, #12]
 8002274:	4922      	ldr	r1, [pc, #136]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 8002276:	69bb      	ldr	r3, [r7, #24]
 8002278:	4313      	orrs	r3, r2
 800227a:	60cb      	str	r3, [r1, #12]
 800227c:	e006      	b.n	800228c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800227e:	4b20      	ldr	r3, [pc, #128]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 8002280:	68da      	ldr	r2, [r3, #12]
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	43db      	mvns	r3, r3
 8002286:	491e      	ldr	r1, [pc, #120]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 8002288:	4013      	ands	r3, r2
 800228a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800228c:	683b      	ldr	r3, [r7, #0]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002294:	2b00      	cmp	r3, #0
 8002296:	d006      	beq.n	80022a6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002298:	4b19      	ldr	r3, [pc, #100]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	4918      	ldr	r1, [pc, #96]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	604b      	str	r3, [r1, #4]
 80022a4:	e006      	b.n	80022b4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022a6:	4b16      	ldr	r3, [pc, #88]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	69bb      	ldr	r3, [r7, #24]
 80022ac:	43db      	mvns	r3, r3
 80022ae:	4914      	ldr	r1, [pc, #80]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 80022b0:	4013      	ands	r3, r2
 80022b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022b4:	683b      	ldr	r3, [r7, #0]
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d021      	beq.n	8002304 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80022c0:	4b0f      	ldr	r3, [pc, #60]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	490e      	ldr	r1, [pc, #56]	@ (8002300 <HAL_GPIO_Init+0x2d0>)
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	600b      	str	r3, [r1, #0]
 80022cc:	e021      	b.n	8002312 <HAL_GPIO_Init+0x2e2>
 80022ce:	bf00      	nop
 80022d0:	10320000 	.word	0x10320000
 80022d4:	10310000 	.word	0x10310000
 80022d8:	10220000 	.word	0x10220000
 80022dc:	10210000 	.word	0x10210000
 80022e0:	10120000 	.word	0x10120000
 80022e4:	10110000 	.word	0x10110000
 80022e8:	40021000 	.word	0x40021000
 80022ec:	40010000 	.word	0x40010000
 80022f0:	40010800 	.word	0x40010800
 80022f4:	40010c00 	.word	0x40010c00
 80022f8:	40011000 	.word	0x40011000
 80022fc:	40011400 	.word	0x40011400
 8002300:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002304:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <HAL_GPIO_Init+0x304>)
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	69bb      	ldr	r3, [r7, #24]
 800230a:	43db      	mvns	r3, r3
 800230c:	4909      	ldr	r1, [pc, #36]	@ (8002334 <HAL_GPIO_Init+0x304>)
 800230e:	4013      	ands	r3, r2
 8002310:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002314:	3301      	adds	r3, #1
 8002316:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231e:	fa22 f303 	lsr.w	r3, r2, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	f47f ae8e 	bne.w	8002044 <HAL_GPIO_Init+0x14>
  }
}
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	372c      	adds	r7, #44	@ 0x2c
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr
 8002334:	40010400 	.word	0x40010400

08002338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	807b      	strh	r3, [r7, #2]
 8002344:	4613      	mov	r3, r2
 8002346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002348:	787b      	ldrb	r3, [r7, #1]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002354:	e003      	b.n	800235e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	041a      	lsls	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	611a      	str	r2, [r3, #16]
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	4603      	mov	r3, r0
 8002370:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002372:	4b08      	ldr	r3, [pc, #32]	@ (8002394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002374:	695a      	ldr	r2, [r3, #20]
 8002376:	88fb      	ldrh	r3, [r7, #6]
 8002378:	4013      	ands	r3, r2
 800237a:	2b00      	cmp	r3, #0
 800237c:	d006      	beq.n	800238c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800237e:	4a05      	ldr	r2, [pc, #20]	@ (8002394 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002380:	88fb      	ldrh	r3, [r7, #6]
 8002382:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002384:	88fb      	ldrh	r3, [r7, #6]
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff f9da 	bl	8001740 <HAL_GPIO_EXTI_Callback>
  }
}
 800238c:	bf00      	nop
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40010400 	.word	0x40010400

08002398 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023a6:	2301      	movs	r3, #1
 80023a8:	e272      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 0301 	and.w	r3, r3, #1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	f000 8087 	beq.w	80024c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023b8:	4b92      	ldr	r3, [pc, #584]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	f003 030c 	and.w	r3, r3, #12
 80023c0:	2b04      	cmp	r3, #4
 80023c2:	d00c      	beq.n	80023de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023c4:	4b8f      	ldr	r3, [pc, #572]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f003 030c 	and.w	r3, r3, #12
 80023cc:	2b08      	cmp	r3, #8
 80023ce:	d112      	bne.n	80023f6 <HAL_RCC_OscConfig+0x5e>
 80023d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023dc:	d10b      	bne.n	80023f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023de:	4b89      	ldr	r3, [pc, #548]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d06c      	beq.n	80024c4 <HAL_RCC_OscConfig+0x12c>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d168      	bne.n	80024c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e24c      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023fe:	d106      	bne.n	800240e <HAL_RCC_OscConfig+0x76>
 8002400:	4b80      	ldr	r3, [pc, #512]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a7f      	ldr	r2, [pc, #508]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240a:	6013      	str	r3, [r2, #0]
 800240c:	e02e      	b.n	800246c <HAL_RCC_OscConfig+0xd4>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d10c      	bne.n	8002430 <HAL_RCC_OscConfig+0x98>
 8002416:	4b7b      	ldr	r3, [pc, #492]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a7a      	ldr	r2, [pc, #488]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800241c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002420:	6013      	str	r3, [r2, #0]
 8002422:	4b78      	ldr	r3, [pc, #480]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a77      	ldr	r2, [pc, #476]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002428:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800242c:	6013      	str	r3, [r2, #0]
 800242e:	e01d      	b.n	800246c <HAL_RCC_OscConfig+0xd4>
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002438:	d10c      	bne.n	8002454 <HAL_RCC_OscConfig+0xbc>
 800243a:	4b72      	ldr	r3, [pc, #456]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a71      	ldr	r2, [pc, #452]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002440:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002444:	6013      	str	r3, [r2, #0]
 8002446:	4b6f      	ldr	r3, [pc, #444]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a6e      	ldr	r2, [pc, #440]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800244c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002450:	6013      	str	r3, [r2, #0]
 8002452:	e00b      	b.n	800246c <HAL_RCC_OscConfig+0xd4>
 8002454:	4b6b      	ldr	r3, [pc, #428]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a6a      	ldr	r2, [pc, #424]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800245a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800245e:	6013      	str	r3, [r2, #0]
 8002460:	4b68      	ldr	r3, [pc, #416]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a67      	ldr	r2, [pc, #412]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002466:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800246a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	2b00      	cmp	r3, #0
 8002472:	d013      	beq.n	800249c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002474:	f7ff fc12 	bl	8001c9c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800247c:	f7ff fc0e 	bl	8001c9c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b64      	cmp	r3, #100	@ 0x64
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e200      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800248e:	4b5d      	ldr	r3, [pc, #372]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f0      	beq.n	800247c <HAL_RCC_OscConfig+0xe4>
 800249a:	e014      	b.n	80024c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249c:	f7ff fbfe 	bl	8001c9c <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024a2:	e008      	b.n	80024b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a4:	f7ff fbfa 	bl	8001c9c <HAL_GetTick>
 80024a8:	4602      	mov	r2, r0
 80024aa:	693b      	ldr	r3, [r7, #16]
 80024ac:	1ad3      	subs	r3, r2, r3
 80024ae:	2b64      	cmp	r3, #100	@ 0x64
 80024b0:	d901      	bls.n	80024b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80024b2:	2303      	movs	r3, #3
 80024b4:	e1ec      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024b6:	4b53      	ldr	r3, [pc, #332]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d1f0      	bne.n	80024a4 <HAL_RCC_OscConfig+0x10c>
 80024c2:	e000      	b.n	80024c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f003 0302 	and.w	r3, r3, #2
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d063      	beq.n	800259a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024d2:	4b4c      	ldr	r3, [pc, #304]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	f003 030c 	and.w	r3, r3, #12
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00b      	beq.n	80024f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024de:	4b49      	ldr	r3, [pc, #292]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	f003 030c 	and.w	r3, r3, #12
 80024e6:	2b08      	cmp	r3, #8
 80024e8:	d11c      	bne.n	8002524 <HAL_RCC_OscConfig+0x18c>
 80024ea:	4b46      	ldr	r3, [pc, #280]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d116      	bne.n	8002524 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024f6:	4b43      	ldr	r3, [pc, #268]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f003 0302 	and.w	r3, r3, #2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d005      	beq.n	800250e <HAL_RCC_OscConfig+0x176>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	691b      	ldr	r3, [r3, #16]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d001      	beq.n	800250e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800250a:	2301      	movs	r3, #1
 800250c:	e1c0      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800250e:	4b3d      	ldr	r3, [pc, #244]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	4939      	ldr	r1, [pc, #228]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800251e:	4313      	orrs	r3, r2
 8002520:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002522:	e03a      	b.n	800259a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	691b      	ldr	r3, [r3, #16]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d020      	beq.n	800256e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800252c:	4b36      	ldr	r3, [pc, #216]	@ (8002608 <HAL_RCC_OscConfig+0x270>)
 800252e:	2201      	movs	r2, #1
 8002530:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002532:	f7ff fbb3 	bl	8001c9c <HAL_GetTick>
 8002536:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002538:	e008      	b.n	800254c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800253a:	f7ff fbaf 	bl	8001c9c <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	693b      	ldr	r3, [r7, #16]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	2b02      	cmp	r3, #2
 8002546:	d901      	bls.n	800254c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002548:	2303      	movs	r3, #3
 800254a:	e1a1      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800254c:	4b2d      	ldr	r3, [pc, #180]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0302 	and.w	r3, r3, #2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d0f0      	beq.n	800253a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002558:	4b2a      	ldr	r3, [pc, #168]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	695b      	ldr	r3, [r3, #20]
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	4927      	ldr	r1, [pc, #156]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002568:	4313      	orrs	r3, r2
 800256a:	600b      	str	r3, [r1, #0]
 800256c:	e015      	b.n	800259a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800256e:	4b26      	ldr	r3, [pc, #152]	@ (8002608 <HAL_RCC_OscConfig+0x270>)
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002574:	f7ff fb92 	bl	8001c9c <HAL_GetTick>
 8002578:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257a:	e008      	b.n	800258e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800257c:	f7ff fb8e 	bl	8001c9c <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	2b02      	cmp	r3, #2
 8002588:	d901      	bls.n	800258e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e180      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800258e:	4b1d      	ldr	r3, [pc, #116]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f003 0302 	and.w	r3, r3, #2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d1f0      	bne.n	800257c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f003 0308 	and.w	r3, r3, #8
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d03a      	beq.n	800261c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d019      	beq.n	80025e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80025ae:	4b17      	ldr	r3, [pc, #92]	@ (800260c <HAL_RCC_OscConfig+0x274>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025b4:	f7ff fb72 	bl	8001c9c <HAL_GetTick>
 80025b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ba:	e008      	b.n	80025ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025bc:	f7ff fb6e 	bl	8001c9c <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d901      	bls.n	80025ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025ca:	2303      	movs	r3, #3
 80025cc:	e160      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002604 <HAL_RCC_OscConfig+0x26c>)
 80025d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d0f0      	beq.n	80025bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025da:	2001      	movs	r0, #1
 80025dc:	f000 face 	bl	8002b7c <RCC_Delay>
 80025e0:	e01c      	b.n	800261c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025e2:	4b0a      	ldr	r3, [pc, #40]	@ (800260c <HAL_RCC_OscConfig+0x274>)
 80025e4:	2200      	movs	r2, #0
 80025e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025e8:	f7ff fb58 	bl	8001c9c <HAL_GetTick>
 80025ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025ee:	e00f      	b.n	8002610 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025f0:	f7ff fb54 	bl	8001c9c <HAL_GetTick>
 80025f4:	4602      	mov	r2, r0
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	2b02      	cmp	r3, #2
 80025fc:	d908      	bls.n	8002610 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e146      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000
 8002608:	42420000 	.word	0x42420000
 800260c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002610:	4b92      	ldr	r3, [pc, #584]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d1e9      	bne.n	80025f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	2b00      	cmp	r3, #0
 8002626:	f000 80a6 	beq.w	8002776 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800262a:	2300      	movs	r3, #0
 800262c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800262e:	4b8b      	ldr	r3, [pc, #556]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002630:	69db      	ldr	r3, [r3, #28]
 8002632:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002636:	2b00      	cmp	r3, #0
 8002638:	d10d      	bne.n	8002656 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800263a:	4b88      	ldr	r3, [pc, #544]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	4a87      	ldr	r2, [pc, #540]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002640:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002644:	61d3      	str	r3, [r2, #28]
 8002646:	4b85      	ldr	r3, [pc, #532]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002652:	2301      	movs	r3, #1
 8002654:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002656:	4b82      	ldr	r3, [pc, #520]	@ (8002860 <HAL_RCC_OscConfig+0x4c8>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265e:	2b00      	cmp	r3, #0
 8002660:	d118      	bne.n	8002694 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002662:	4b7f      	ldr	r3, [pc, #508]	@ (8002860 <HAL_RCC_OscConfig+0x4c8>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a7e      	ldr	r2, [pc, #504]	@ (8002860 <HAL_RCC_OscConfig+0x4c8>)
 8002668:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800266c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800266e:	f7ff fb15 	bl	8001c9c <HAL_GetTick>
 8002672:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002674:	e008      	b.n	8002688 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002676:	f7ff fb11 	bl	8001c9c <HAL_GetTick>
 800267a:	4602      	mov	r2, r0
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	1ad3      	subs	r3, r2, r3
 8002680:	2b64      	cmp	r3, #100	@ 0x64
 8002682:	d901      	bls.n	8002688 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002684:	2303      	movs	r3, #3
 8002686:	e103      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002688:	4b75      	ldr	r3, [pc, #468]	@ (8002860 <HAL_RCC_OscConfig+0x4c8>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0f0      	beq.n	8002676 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d106      	bne.n	80026aa <HAL_RCC_OscConfig+0x312>
 800269c:	4b6f      	ldr	r3, [pc, #444]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 800269e:	6a1b      	ldr	r3, [r3, #32]
 80026a0:	4a6e      	ldr	r2, [pc, #440]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	6213      	str	r3, [r2, #32]
 80026a8:	e02d      	b.n	8002706 <HAL_RCC_OscConfig+0x36e>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d10c      	bne.n	80026cc <HAL_RCC_OscConfig+0x334>
 80026b2:	4b6a      	ldr	r3, [pc, #424]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	4a69      	ldr	r2, [pc, #420]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	6213      	str	r3, [r2, #32]
 80026be:	4b67      	ldr	r3, [pc, #412]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	4a66      	ldr	r2, [pc, #408]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026c4:	f023 0304 	bic.w	r3, r3, #4
 80026c8:	6213      	str	r3, [r2, #32]
 80026ca:	e01c      	b.n	8002706 <HAL_RCC_OscConfig+0x36e>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	68db      	ldr	r3, [r3, #12]
 80026d0:	2b05      	cmp	r3, #5
 80026d2:	d10c      	bne.n	80026ee <HAL_RCC_OscConfig+0x356>
 80026d4:	4b61      	ldr	r3, [pc, #388]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4a60      	ldr	r2, [pc, #384]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026da:	f043 0304 	orr.w	r3, r3, #4
 80026de:	6213      	str	r3, [r2, #32]
 80026e0:	4b5e      	ldr	r3, [pc, #376]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	4a5d      	ldr	r2, [pc, #372]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026e6:	f043 0301 	orr.w	r3, r3, #1
 80026ea:	6213      	str	r3, [r2, #32]
 80026ec:	e00b      	b.n	8002706 <HAL_RCC_OscConfig+0x36e>
 80026ee:	4b5b      	ldr	r3, [pc, #364]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	4a5a      	ldr	r2, [pc, #360]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026f4:	f023 0301 	bic.w	r3, r3, #1
 80026f8:	6213      	str	r3, [r2, #32]
 80026fa:	4b58      	ldr	r3, [pc, #352]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	4a57      	ldr	r2, [pc, #348]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002700:	f023 0304 	bic.w	r3, r3, #4
 8002704:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	68db      	ldr	r3, [r3, #12]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d015      	beq.n	800273a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800270e:	f7ff fac5 	bl	8001c9c <HAL_GetTick>
 8002712:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002714:	e00a      	b.n	800272c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002716:	f7ff fac1 	bl	8001c9c <HAL_GetTick>
 800271a:	4602      	mov	r2, r0
 800271c:	693b      	ldr	r3, [r7, #16]
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002724:	4293      	cmp	r3, r2
 8002726:	d901      	bls.n	800272c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002728:	2303      	movs	r3, #3
 800272a:	e0b1      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800272c:	4b4b      	ldr	r3, [pc, #300]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 800272e:	6a1b      	ldr	r3, [r3, #32]
 8002730:	f003 0302 	and.w	r3, r3, #2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d0ee      	beq.n	8002716 <HAL_RCC_OscConfig+0x37e>
 8002738:	e014      	b.n	8002764 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800273a:	f7ff faaf 	bl	8001c9c <HAL_GetTick>
 800273e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002740:	e00a      	b.n	8002758 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002742:	f7ff faab 	bl	8001c9c <HAL_GetTick>
 8002746:	4602      	mov	r2, r0
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002750:	4293      	cmp	r3, r2
 8002752:	d901      	bls.n	8002758 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e09b      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002758:	4b40      	ldr	r3, [pc, #256]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	f003 0302 	and.w	r3, r3, #2
 8002760:	2b00      	cmp	r3, #0
 8002762:	d1ee      	bne.n	8002742 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002764:	7dfb      	ldrb	r3, [r7, #23]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d105      	bne.n	8002776 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800276a:	4b3c      	ldr	r3, [pc, #240]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 800276c:	69db      	ldr	r3, [r3, #28]
 800276e:	4a3b      	ldr	r2, [pc, #236]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002770:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002774:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	69db      	ldr	r3, [r3, #28]
 800277a:	2b00      	cmp	r3, #0
 800277c:	f000 8087 	beq.w	800288e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002780:	4b36      	ldr	r3, [pc, #216]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 030c 	and.w	r3, r3, #12
 8002788:	2b08      	cmp	r3, #8
 800278a:	d061      	beq.n	8002850 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	69db      	ldr	r3, [r3, #28]
 8002790:	2b02      	cmp	r3, #2
 8002792:	d146      	bne.n	8002822 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002794:	4b33      	ldr	r3, [pc, #204]	@ (8002864 <HAL_RCC_OscConfig+0x4cc>)
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800279a:	f7ff fa7f 	bl	8001c9c <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a2:	f7ff fa7b 	bl	8001c9c <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e06d      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027b4:	4b29      	ldr	r3, [pc, #164]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d1f0      	bne.n	80027a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6a1b      	ldr	r3, [r3, #32]
 80027c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027c8:	d108      	bne.n	80027dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027ca:	4b24      	ldr	r3, [pc, #144]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80027cc:	685b      	ldr	r3, [r3, #4]
 80027ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	4921      	ldr	r1, [pc, #132]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80027d8:	4313      	orrs	r3, r2
 80027da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027dc:	4b1f      	ldr	r3, [pc, #124]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a19      	ldr	r1, [r3, #32]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ec:	430b      	orrs	r3, r1
 80027ee:	491b      	ldr	r1, [pc, #108]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 80027f0:	4313      	orrs	r3, r2
 80027f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002864 <HAL_RCC_OscConfig+0x4cc>)
 80027f6:	2201      	movs	r2, #1
 80027f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fa:	f7ff fa4f 	bl	8001c9c <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002800:	e008      	b.n	8002814 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002802:	f7ff fa4b 	bl	8001c9c <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d901      	bls.n	8002814 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e03d      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002814:	4b11      	ldr	r3, [pc, #68]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800281c:	2b00      	cmp	r3, #0
 800281e:	d0f0      	beq.n	8002802 <HAL_RCC_OscConfig+0x46a>
 8002820:	e035      	b.n	800288e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002822:	4b10      	ldr	r3, [pc, #64]	@ (8002864 <HAL_RCC_OscConfig+0x4cc>)
 8002824:	2200      	movs	r2, #0
 8002826:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002828:	f7ff fa38 	bl	8001c9c <HAL_GetTick>
 800282c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282e:	e008      	b.n	8002842 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002830:	f7ff fa34 	bl	8001c9c <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d901      	bls.n	8002842 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	e026      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002842:	4b06      	ldr	r3, [pc, #24]	@ (800285c <HAL_RCC_OscConfig+0x4c4>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d1f0      	bne.n	8002830 <HAL_RCC_OscConfig+0x498>
 800284e:	e01e      	b.n	800288e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	69db      	ldr	r3, [r3, #28]
 8002854:	2b01      	cmp	r3, #1
 8002856:	d107      	bne.n	8002868 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e019      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
 800285c:	40021000 	.word	0x40021000
 8002860:	40007000 	.word	0x40007000
 8002864:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002868:	4b0b      	ldr	r3, [pc, #44]	@ (8002898 <HAL_RCC_OscConfig+0x500>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a1b      	ldr	r3, [r3, #32]
 8002878:	429a      	cmp	r2, r3
 800287a:	d106      	bne.n	800288a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002886:	429a      	cmp	r2, r3
 8002888:	d001      	beq.n	800288e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800288a:	2301      	movs	r3, #1
 800288c:	e000      	b.n	8002890 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800288e:	2300      	movs	r3, #0
}
 8002890:	4618      	mov	r0, r3
 8002892:	3718      	adds	r7, #24
 8002894:	46bd      	mov	sp, r7
 8002896:	bd80      	pop	{r7, pc}
 8002898:	40021000 	.word	0x40021000

0800289c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d101      	bne.n	80028b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e0d0      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028b0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 0307 	and.w	r3, r3, #7
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d910      	bls.n	80028e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028be:	4b67      	ldr	r3, [pc, #412]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f023 0207 	bic.w	r2, r3, #7
 80028c6:	4965      	ldr	r1, [pc, #404]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ce:	4b63      	ldr	r3, [pc, #396]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0307 	and.w	r3, r3, #7
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	429a      	cmp	r2, r3
 80028da:	d001      	beq.n	80028e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0b8      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d020      	beq.n	800292e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028f8:	4b59      	ldr	r3, [pc, #356]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4a58      	ldr	r2, [pc, #352]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 80028fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002902:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0308 	and.w	r3, r3, #8
 800290c:	2b00      	cmp	r3, #0
 800290e:	d005      	beq.n	800291c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002910:	4b53      	ldr	r3, [pc, #332]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	4a52      	ldr	r2, [pc, #328]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002916:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800291a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800291c:	4b50      	ldr	r3, [pc, #320]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	494d      	ldr	r1, [pc, #308]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 800292a:	4313      	orrs	r3, r2
 800292c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b00      	cmp	r3, #0
 8002938:	d040      	beq.n	80029bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b01      	cmp	r3, #1
 8002940:	d107      	bne.n	8002952 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002942:	4b47      	ldr	r3, [pc, #284]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800294a:	2b00      	cmp	r3, #0
 800294c:	d115      	bne.n	800297a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e07f      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	2b02      	cmp	r3, #2
 8002958:	d107      	bne.n	800296a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800295a:	4b41      	ldr	r3, [pc, #260]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d109      	bne.n	800297a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e073      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800296a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e06b      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800297a:	4b39      	ldr	r3, [pc, #228]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	f023 0203 	bic.w	r2, r3, #3
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	4936      	ldr	r1, [pc, #216]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800298c:	f7ff f986 	bl	8001c9c <HAL_GetTick>
 8002990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002992:	e00a      	b.n	80029aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002994:	f7ff f982 	bl	8001c9c <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e053      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029aa:	4b2d      	ldr	r3, [pc, #180]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f003 020c 	and.w	r2, r3, #12
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	429a      	cmp	r2, r3
 80029ba:	d1eb      	bne.n	8002994 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029bc:	4b27      	ldr	r3, [pc, #156]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0307 	and.w	r3, r3, #7
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	429a      	cmp	r2, r3
 80029c8:	d210      	bcs.n	80029ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ca:	4b24      	ldr	r3, [pc, #144]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f023 0207 	bic.w	r2, r3, #7
 80029d2:	4922      	ldr	r1, [pc, #136]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	4313      	orrs	r3, r2
 80029d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029da:	4b20      	ldr	r3, [pc, #128]	@ (8002a5c <HAL_RCC_ClockConfig+0x1c0>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f003 0307 	and.w	r3, r3, #7
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d001      	beq.n	80029ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	e032      	b.n	8002a52 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0304 	and.w	r3, r3, #4
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029f8:	4b19      	ldr	r3, [pc, #100]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	4916      	ldr	r1, [pc, #88]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002a06:	4313      	orrs	r3, r2
 8002a08:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f003 0308 	and.w	r3, r3, #8
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d009      	beq.n	8002a2a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a16:	4b12      	ldr	r3, [pc, #72]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	691b      	ldr	r3, [r3, #16]
 8002a22:	00db      	lsls	r3, r3, #3
 8002a24:	490e      	ldr	r1, [pc, #56]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002a26:	4313      	orrs	r3, r2
 8002a28:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a2a:	f000 f821 	bl	8002a70 <HAL_RCC_GetSysClockFreq>
 8002a2e:	4602      	mov	r2, r0
 8002a30:	4b0b      	ldr	r3, [pc, #44]	@ (8002a60 <HAL_RCC_ClockConfig+0x1c4>)
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	091b      	lsrs	r3, r3, #4
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	490a      	ldr	r1, [pc, #40]	@ (8002a64 <HAL_RCC_ClockConfig+0x1c8>)
 8002a3c:	5ccb      	ldrb	r3, [r1, r3]
 8002a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a42:	4a09      	ldr	r2, [pc, #36]	@ (8002a68 <HAL_RCC_ClockConfig+0x1cc>)
 8002a44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a46:	4b09      	ldr	r3, [pc, #36]	@ (8002a6c <HAL_RCC_ClockConfig+0x1d0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7ff f8e4 	bl	8001c18 <HAL_InitTick>

  return HAL_OK;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3710      	adds	r7, #16
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40022000 	.word	0x40022000
 8002a60:	40021000 	.word	0x40021000
 8002a64:	080054f4 	.word	0x080054f4
 8002a68:	20000050 	.word	0x20000050
 8002a6c:	20000054 	.word	0x20000054

08002a70 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a76:	2300      	movs	r3, #0
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	2300      	movs	r3, #0
 8002a84:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a86:	2300      	movs	r3, #0
 8002a88:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b04 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f003 030c 	and.w	r3, r3, #12
 8002a96:	2b04      	cmp	r3, #4
 8002a98:	d002      	beq.n	8002aa0 <HAL_RCC_GetSysClockFreq+0x30>
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d003      	beq.n	8002aa6 <HAL_RCC_GetSysClockFreq+0x36>
 8002a9e:	e027      	b.n	8002af0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aa0:	4b19      	ldr	r3, [pc, #100]	@ (8002b08 <HAL_RCC_GetSysClockFreq+0x98>)
 8002aa2:	613b      	str	r3, [r7, #16]
      break;
 8002aa4:	e027      	b.n	8002af6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	0c9b      	lsrs	r3, r3, #18
 8002aaa:	f003 030f 	and.w	r3, r3, #15
 8002aae:	4a17      	ldr	r2, [pc, #92]	@ (8002b0c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ab0:	5cd3      	ldrb	r3, [r2, r3]
 8002ab2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d010      	beq.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002abe:	4b11      	ldr	r3, [pc, #68]	@ (8002b04 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	0c5b      	lsrs	r3, r3, #17
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	4a11      	ldr	r2, [pc, #68]	@ (8002b10 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002aca:	5cd3      	ldrb	r3, [r2, r3]
 8002acc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8002b08 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ad2:	fb03 f202 	mul.w	r2, r3, r2
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002adc:	617b      	str	r3, [r7, #20]
 8002ade:	e004      	b.n	8002aea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	4a0c      	ldr	r2, [pc, #48]	@ (8002b14 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ae4:	fb02 f303 	mul.w	r3, r2, r3
 8002ae8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	613b      	str	r3, [r7, #16]
      break;
 8002aee:	e002      	b.n	8002af6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002af0:	4b05      	ldr	r3, [pc, #20]	@ (8002b08 <HAL_RCC_GetSysClockFreq+0x98>)
 8002af2:	613b      	str	r3, [r7, #16]
      break;
 8002af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002af6:	693b      	ldr	r3, [r7, #16]
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	371c      	adds	r7, #28
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bc80      	pop	{r7}
 8002b00:	4770      	bx	lr
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000
 8002b08:	007a1200 	.word	0x007a1200
 8002b0c:	0800550c 	.word	0x0800550c
 8002b10:	0800551c 	.word	0x0800551c
 8002b14:	003d0900 	.word	0x003d0900

08002b18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002b1c:	4b02      	ldr	r3, [pc, #8]	@ (8002b28 <HAL_RCC_GetHCLKFreq+0x10>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
}
 8002b20:	4618      	mov	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bc80      	pop	{r7}
 8002b26:	4770      	bx	lr
 8002b28:	20000050 	.word	0x20000050

08002b2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002b30:	f7ff fff2 	bl	8002b18 <HAL_RCC_GetHCLKFreq>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4b05      	ldr	r3, [pc, #20]	@ (8002b4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	0a1b      	lsrs	r3, r3, #8
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	4903      	ldr	r1, [pc, #12]	@ (8002b50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b42:	5ccb      	ldrb	r3, [r1, r3]
 8002b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	08005504 	.word	0x08005504

08002b54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002b58:	f7ff ffde 	bl	8002b18 <HAL_RCC_GetHCLKFreq>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	0adb      	lsrs	r3, r3, #11
 8002b64:	f003 0307 	and.w	r3, r3, #7
 8002b68:	4903      	ldr	r1, [pc, #12]	@ (8002b78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b6a:	5ccb      	ldrb	r3, [r1, r3]
 8002b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	40021000 	.word	0x40021000
 8002b78:	08005504 	.word	0x08005504

08002b7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	b085      	sub	sp, #20
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b84:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <RCC_Delay+0x34>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a0a      	ldr	r2, [pc, #40]	@ (8002bb4 <RCC_Delay+0x38>)
 8002b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8e:	0a5b      	lsrs	r3, r3, #9
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b98:	bf00      	nop
  }
  while (Delay --);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	1e5a      	subs	r2, r3, #1
 8002b9e:	60fa      	str	r2, [r7, #12]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d1f9      	bne.n	8002b98 <RCC_Delay+0x1c>
}
 8002ba4:	bf00      	nop
 8002ba6:	bf00      	nop
 8002ba8:	3714      	adds	r7, #20
 8002baa:	46bd      	mov	sp, r7
 8002bac:	bc80      	pop	{r7}
 8002bae:	4770      	bx	lr
 8002bb0:	20000050 	.word	0x20000050
 8002bb4:	10624dd3 	.word	0x10624dd3

08002bb8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d101      	bne.n	8002bca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e041      	b.n	8002c4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d106      	bne.n	8002be4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	f7fe fe2e 	bl	8001840 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2202      	movs	r2, #2
 8002be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3304      	adds	r3, #4
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	4610      	mov	r0, r2
 8002bf8:	f000 fe1e 	bl	8003838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2201      	movs	r2, #1
 8002c10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2201      	movs	r2, #1
 8002c18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2201      	movs	r2, #1
 8002c38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002c4c:	2300      	movs	r3, #0
}
 8002c4e:	4618      	mov	r0, r3
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b085      	sub	sp, #20
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c66:	b2db      	uxtb	r3, r3
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d001      	beq.n	8002c70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e03a      	b.n	8002ce6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2202      	movs	r2, #2
 8002c74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f042 0201 	orr.w	r2, r2, #1
 8002c86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a18      	ldr	r2, [pc, #96]	@ (8002cf0 <HAL_TIM_Base_Start_IT+0x98>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d00e      	beq.n	8002cb0 <HAL_TIM_Base_Start_IT+0x58>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c9a:	d009      	beq.n	8002cb0 <HAL_TIM_Base_Start_IT+0x58>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a14      	ldr	r2, [pc, #80]	@ (8002cf4 <HAL_TIM_Base_Start_IT+0x9c>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d004      	beq.n	8002cb0 <HAL_TIM_Base_Start_IT+0x58>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a13      	ldr	r2, [pc, #76]	@ (8002cf8 <HAL_TIM_Base_Start_IT+0xa0>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d111      	bne.n	8002cd4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	2b06      	cmp	r3, #6
 8002cc0:	d010      	beq.n	8002ce4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f042 0201 	orr.w	r2, r2, #1
 8002cd0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002cd2:	e007      	b.n	8002ce4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0201 	orr.w	r2, r2, #1
 8002ce2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
}
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	40012c00 	.word	0x40012c00
 8002cf4:	40000400 	.word	0x40000400
 8002cf8:	40000800 	.word	0x40000800

08002cfc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e041      	b.n	8002d92 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d106      	bne.n	8002d28 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f000 f839 	bl	8002d9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2202      	movs	r2, #2
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	3304      	adds	r3, #4
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	f000 fd7c 	bl	8003838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d90:	2300      	movs	r3, #0
}
 8002d92:	4618      	mov	r0, r3
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002d9a:	b480      	push	{r7}
 8002d9c:	b083      	sub	sp, #12
 8002d9e:	af00      	add	r7, sp, #0
 8002da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr

08002dac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b084      	sub	sp, #16
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d109      	bne.n	8002dd0 <HAL_TIM_PWM_Start+0x24>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	bf14      	ite	ne
 8002dc8:	2301      	movne	r3, #1
 8002dca:	2300      	moveq	r3, #0
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	e022      	b.n	8002e16 <HAL_TIM_PWM_Start+0x6a>
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	2b04      	cmp	r3, #4
 8002dd4:	d109      	bne.n	8002dea <HAL_TIM_PWM_Start+0x3e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	bf14      	ite	ne
 8002de2:	2301      	movne	r3, #1
 8002de4:	2300      	moveq	r3, #0
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	e015      	b.n	8002e16 <HAL_TIM_PWM_Start+0x6a>
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d109      	bne.n	8002e04 <HAL_TIM_PWM_Start+0x58>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b01      	cmp	r3, #1
 8002dfa:	bf14      	ite	ne
 8002dfc:	2301      	movne	r3, #1
 8002dfe:	2300      	moveq	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	e008      	b.n	8002e16 <HAL_TIM_PWM_Start+0x6a>
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e0a:	b2db      	uxtb	r3, r3
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	bf14      	ite	ne
 8002e10:	2301      	movne	r3, #1
 8002e12:	2300      	moveq	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d001      	beq.n	8002e1e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	e05e      	b.n	8002edc <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d104      	bne.n	8002e2e <HAL_TIM_PWM_Start+0x82>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2202      	movs	r2, #2
 8002e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e2c:	e013      	b.n	8002e56 <HAL_TIM_PWM_Start+0xaa>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	2b04      	cmp	r3, #4
 8002e32:	d104      	bne.n	8002e3e <HAL_TIM_PWM_Start+0x92>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2202      	movs	r2, #2
 8002e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e3c:	e00b      	b.n	8002e56 <HAL_TIM_PWM_Start+0xaa>
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	2b08      	cmp	r3, #8
 8002e42:	d104      	bne.n	8002e4e <HAL_TIM_PWM_Start+0xa2>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e4c:	e003      	b.n	8002e56 <HAL_TIM_PWM_Start+0xaa>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2202      	movs	r2, #2
 8002e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	6839      	ldr	r1, [r7, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f000 ff76 	bl	8003d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a1e      	ldr	r2, [pc, #120]	@ (8002ee4 <HAL_TIM_PWM_Start+0x138>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d107      	bne.n	8002e7e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002e7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a18      	ldr	r2, [pc, #96]	@ (8002ee4 <HAL_TIM_PWM_Start+0x138>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d00e      	beq.n	8002ea6 <HAL_TIM_PWM_Start+0xfa>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e90:	d009      	beq.n	8002ea6 <HAL_TIM_PWM_Start+0xfa>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a14      	ldr	r2, [pc, #80]	@ (8002ee8 <HAL_TIM_PWM_Start+0x13c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d004      	beq.n	8002ea6 <HAL_TIM_PWM_Start+0xfa>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a12      	ldr	r2, [pc, #72]	@ (8002eec <HAL_TIM_PWM_Start+0x140>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d111      	bne.n	8002eca <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 0307 	and.w	r3, r3, #7
 8002eb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	2b06      	cmp	r3, #6
 8002eb6:	d010      	beq.n	8002eda <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0201 	orr.w	r2, r2, #1
 8002ec6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ec8:	e007      	b.n	8002eda <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f042 0201 	orr.w	r2, r2, #1
 8002ed8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002eda:	2300      	movs	r3, #0
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3710      	adds	r7, #16
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	40012c00 	.word	0x40012c00
 8002ee8:	40000400 	.word	0x40000400
 8002eec:	40000800 	.word	0x40000800

08002ef0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	2200      	movs	r2, #0
 8002f00:	6839      	ldr	r1, [r7, #0]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 ff24 	bl	8003d50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a29      	ldr	r2, [pc, #164]	@ (8002fb4 <HAL_TIM_PWM_Stop+0xc4>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d117      	bne.n	8002f42 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	6a1a      	ldr	r2, [r3, #32]
 8002f18:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10f      	bne.n	8002f42 <HAL_TIM_PWM_Stop+0x52>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	6a1a      	ldr	r2, [r3, #32]
 8002f28:	f240 4344 	movw	r3, #1092	@ 0x444
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d107      	bne.n	8002f42 <HAL_TIM_PWM_Stop+0x52>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002f40:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	6a1a      	ldr	r2, [r3, #32]
 8002f48:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d10f      	bne.n	8002f72 <HAL_TIM_PWM_Stop+0x82>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a1a      	ldr	r2, [r3, #32]
 8002f58:	f240 4344 	movw	r3, #1092	@ 0x444
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d107      	bne.n	8002f72 <HAL_TIM_PWM_Stop+0x82>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 0201 	bic.w	r2, r2, #1
 8002f70:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002f72:	683b      	ldr	r3, [r7, #0]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d104      	bne.n	8002f82 <HAL_TIM_PWM_Stop+0x92>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f80:	e013      	b.n	8002faa <HAL_TIM_PWM_Stop+0xba>
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	2b04      	cmp	r3, #4
 8002f86:	d104      	bne.n	8002f92 <HAL_TIM_PWM_Stop+0xa2>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f90:	e00b      	b.n	8002faa <HAL_TIM_PWM_Stop+0xba>
 8002f92:	683b      	ldr	r3, [r7, #0]
 8002f94:	2b08      	cmp	r3, #8
 8002f96:	d104      	bne.n	8002fa2 <HAL_TIM_PWM_Stop+0xb2>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002fa0:	e003      	b.n	8002faa <HAL_TIM_PWM_Stop+0xba>
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8002faa:	2300      	movs	r3, #0
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}
 8002fb4:	40012c00 	.word	0x40012c00

08002fb8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d109      	bne.n	8002fe0 <HAL_TIM_PWM_Start_IT+0x28>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b01      	cmp	r3, #1
 8002fd6:	bf14      	ite	ne
 8002fd8:	2301      	movne	r3, #1
 8002fda:	2300      	moveq	r3, #0
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	e022      	b.n	8003026 <HAL_TIM_PWM_Start_IT+0x6e>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	2b04      	cmp	r3, #4
 8002fe4:	d109      	bne.n	8002ffa <HAL_TIM_PWM_Start_IT+0x42>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002fec:	b2db      	uxtb	r3, r3
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	bf14      	ite	ne
 8002ff2:	2301      	movne	r3, #1
 8002ff4:	2300      	moveq	r3, #0
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	e015      	b.n	8003026 <HAL_TIM_PWM_Start_IT+0x6e>
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	2b08      	cmp	r3, #8
 8002ffe:	d109      	bne.n	8003014 <HAL_TIM_PWM_Start_IT+0x5c>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2b01      	cmp	r3, #1
 800300a:	bf14      	ite	ne
 800300c:	2301      	movne	r3, #1
 800300e:	2300      	moveq	r3, #0
 8003010:	b2db      	uxtb	r3, r3
 8003012:	e008      	b.n	8003026 <HAL_TIM_PWM_Start_IT+0x6e>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800301a:	b2db      	uxtb	r3, r3
 800301c:	2b01      	cmp	r3, #1
 800301e:	bf14      	ite	ne
 8003020:	2301      	movne	r3, #1
 8003022:	2300      	moveq	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e0a9      	b.n	8003182 <HAL_TIM_PWM_Start_IT+0x1ca>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d104      	bne.n	800303e <HAL_TIM_PWM_Start_IT+0x86>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800303c:	e013      	b.n	8003066 <HAL_TIM_PWM_Start_IT+0xae>
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	2b04      	cmp	r3, #4
 8003042:	d104      	bne.n	800304e <HAL_TIM_PWM_Start_IT+0x96>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2202      	movs	r2, #2
 8003048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800304c:	e00b      	b.n	8003066 <HAL_TIM_PWM_Start_IT+0xae>
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	2b08      	cmp	r3, #8
 8003052:	d104      	bne.n	800305e <HAL_TIM_PWM_Start_IT+0xa6>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800305c:	e003      	b.n	8003066 <HAL_TIM_PWM_Start_IT+0xae>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2202      	movs	r2, #2
 8003062:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	2b0c      	cmp	r3, #12
 800306a:	d841      	bhi.n	80030f0 <HAL_TIM_PWM_Start_IT+0x138>
 800306c:	a201      	add	r2, pc, #4	@ (adr r2, 8003074 <HAL_TIM_PWM_Start_IT+0xbc>)
 800306e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003072:	bf00      	nop
 8003074:	080030a9 	.word	0x080030a9
 8003078:	080030f1 	.word	0x080030f1
 800307c:	080030f1 	.word	0x080030f1
 8003080:	080030f1 	.word	0x080030f1
 8003084:	080030bb 	.word	0x080030bb
 8003088:	080030f1 	.word	0x080030f1
 800308c:	080030f1 	.word	0x080030f1
 8003090:	080030f1 	.word	0x080030f1
 8003094:	080030cd 	.word	0x080030cd
 8003098:	080030f1 	.word	0x080030f1
 800309c:	080030f1 	.word	0x080030f1
 80030a0:	080030f1 	.word	0x080030f1
 80030a4:	080030df 	.word	0x080030df
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0202 	orr.w	r2, r2, #2
 80030b6:	60da      	str	r2, [r3, #12]
      break;
 80030b8:	e01d      	b.n	80030f6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68da      	ldr	r2, [r3, #12]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f042 0204 	orr.w	r2, r2, #4
 80030c8:	60da      	str	r2, [r3, #12]
      break;
 80030ca:	e014      	b.n	80030f6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0208 	orr.w	r2, r2, #8
 80030da:	60da      	str	r2, [r3, #12]
      break;
 80030dc:	e00b      	b.n	80030f6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	68da      	ldr	r2, [r3, #12]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f042 0210 	orr.w	r2, r2, #16
 80030ec:	60da      	str	r2, [r3, #12]
      break;
 80030ee:	e002      	b.n	80030f6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80030f0:	2301      	movs	r3, #1
 80030f2:	73fb      	strb	r3, [r7, #15]
      break;
 80030f4:	bf00      	nop
  }

  if (status == HAL_OK)
 80030f6:	7bfb      	ldrb	r3, [r7, #15]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d141      	bne.n	8003180 <HAL_TIM_PWM_Start_IT+0x1c8>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2201      	movs	r2, #1
 8003102:	6839      	ldr	r1, [r7, #0]
 8003104:	4618      	mov	r0, r3
 8003106:	f000 fe23 	bl	8003d50 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a1f      	ldr	r2, [pc, #124]	@ (800318c <HAL_TIM_PWM_Start_IT+0x1d4>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d107      	bne.n	8003124 <HAL_TIM_PWM_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003122:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a18      	ldr	r2, [pc, #96]	@ (800318c <HAL_TIM_PWM_Start_IT+0x1d4>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d00e      	beq.n	800314c <HAL_TIM_PWM_Start_IT+0x194>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003136:	d009      	beq.n	800314c <HAL_TIM_PWM_Start_IT+0x194>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a14      	ldr	r2, [pc, #80]	@ (8003190 <HAL_TIM_PWM_Start_IT+0x1d8>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d004      	beq.n	800314c <HAL_TIM_PWM_Start_IT+0x194>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a13      	ldr	r2, [pc, #76]	@ (8003194 <HAL_TIM_PWM_Start_IT+0x1dc>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d111      	bne.n	8003170 <HAL_TIM_PWM_Start_IT+0x1b8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	2b06      	cmp	r3, #6
 800315c:	d010      	beq.n	8003180 <HAL_TIM_PWM_Start_IT+0x1c8>
      {
        __HAL_TIM_ENABLE(htim);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681a      	ldr	r2, [r3, #0]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f042 0201 	orr.w	r2, r2, #1
 800316c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800316e:	e007      	b.n	8003180 <HAL_TIM_PWM_Start_IT+0x1c8>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f042 0201 	orr.w	r2, r2, #1
 800317e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003180:	7bfb      	ldrb	r3, [r7, #15]
}
 8003182:	4618      	mov	r0, r3
 8003184:	3710      	adds	r7, #16
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	40012c00 	.word	0x40012c00
 8003190:	40000400 	.word	0x40000400
 8003194:	40000800 	.word	0x40000800

08003198 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031a2:	2300      	movs	r3, #0
 80031a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	2b0c      	cmp	r3, #12
 80031aa:	d841      	bhi.n	8003230 <HAL_TIM_PWM_Stop_IT+0x98>
 80031ac:	a201      	add	r2, pc, #4	@ (adr r2, 80031b4 <HAL_TIM_PWM_Stop_IT+0x1c>)
 80031ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b2:	bf00      	nop
 80031b4:	080031e9 	.word	0x080031e9
 80031b8:	08003231 	.word	0x08003231
 80031bc:	08003231 	.word	0x08003231
 80031c0:	08003231 	.word	0x08003231
 80031c4:	080031fb 	.word	0x080031fb
 80031c8:	08003231 	.word	0x08003231
 80031cc:	08003231 	.word	0x08003231
 80031d0:	08003231 	.word	0x08003231
 80031d4:	0800320d 	.word	0x0800320d
 80031d8:	08003231 	.word	0x08003231
 80031dc:	08003231 	.word	0x08003231
 80031e0:	08003231 	.word	0x08003231
 80031e4:	0800321f 	.word	0x0800321f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	68da      	ldr	r2, [r3, #12]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0202 	bic.w	r2, r2, #2
 80031f6:	60da      	str	r2, [r3, #12]
      break;
 80031f8:	e01d      	b.n	8003236 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68da      	ldr	r2, [r3, #12]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 0204 	bic.w	r2, r2, #4
 8003208:	60da      	str	r2, [r3, #12]
      break;
 800320a:	e014      	b.n	8003236 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68da      	ldr	r2, [r3, #12]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0208 	bic.w	r2, r2, #8
 800321a:	60da      	str	r2, [r3, #12]
      break;
 800321c:	e00b      	b.n	8003236 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68da      	ldr	r2, [r3, #12]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 0210 	bic.w	r2, r2, #16
 800322c:	60da      	str	r2, [r3, #12]
      break;
 800322e:	e002      	b.n	8003236 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      break;
 8003234:	bf00      	nop
  }

  if (status == HAL_OK)
 8003236:	7bfb      	ldrb	r3, [r7, #15]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d157      	bne.n	80032ec <HAL_TIM_PWM_Stop_IT+0x154>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	2200      	movs	r2, #0
 8003242:	6839      	ldr	r1, [r7, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f000 fd83 	bl	8003d50 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a2a      	ldr	r2, [pc, #168]	@ (80032f8 <HAL_TIM_PWM_Stop_IT+0x160>)
 8003250:	4293      	cmp	r3, r2
 8003252:	d117      	bne.n	8003284 <HAL_TIM_PWM_Stop_IT+0xec>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6a1a      	ldr	r2, [r3, #32]
 800325a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800325e:	4013      	ands	r3, r2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d10f      	bne.n	8003284 <HAL_TIM_PWM_Stop_IT+0xec>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	6a1a      	ldr	r2, [r3, #32]
 800326a:	f240 4344 	movw	r3, #1092	@ 0x444
 800326e:	4013      	ands	r3, r2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d107      	bne.n	8003284 <HAL_TIM_PWM_Stop_IT+0xec>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003282:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	6a1a      	ldr	r2, [r3, #32]
 800328a:	f241 1311 	movw	r3, #4369	@ 0x1111
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d10f      	bne.n	80032b4 <HAL_TIM_PWM_Stop_IT+0x11c>
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	6a1a      	ldr	r2, [r3, #32]
 800329a:	f240 4344 	movw	r3, #1092	@ 0x444
 800329e:	4013      	ands	r3, r2
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d107      	bne.n	80032b4 <HAL_TIM_PWM_Stop_IT+0x11c>
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681a      	ldr	r2, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f022 0201 	bic.w	r2, r2, #1
 80032b2:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d104      	bne.n	80032c4 <HAL_TIM_PWM_Stop_IT+0x12c>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2201      	movs	r2, #1
 80032be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032c2:	e013      	b.n	80032ec <HAL_TIM_PWM_Stop_IT+0x154>
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d104      	bne.n	80032d4 <HAL_TIM_PWM_Stop_IT+0x13c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032d2:	e00b      	b.n	80032ec <HAL_TIM_PWM_Stop_IT+0x154>
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	2b08      	cmp	r3, #8
 80032d8:	d104      	bne.n	80032e4 <HAL_TIM_PWM_Stop_IT+0x14c>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2201      	movs	r2, #1
 80032de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032e2:	e003      	b.n	80032ec <HAL_TIM_PWM_Stop_IT+0x154>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	40012c00 	.word	0x40012c00

080032fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	f003 0302 	and.w	r3, r3, #2
 800331a:	2b00      	cmp	r3, #0
 800331c:	d020      	beq.n	8003360 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d01b      	beq.n	8003360 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f06f 0202 	mvn.w	r2, #2
 8003330:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2201      	movs	r2, #1
 8003336:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d003      	beq.n	800334e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 fa63 	bl	8003812 <HAL_TIM_IC_CaptureCallback>
 800334c:	e005      	b.n	800335a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f000 fa56 	bl	8003800 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003354:	6878      	ldr	r0, [r7, #4]
 8003356:	f7fe f8a9 	bl	80014ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	2b00      	cmp	r3, #0
 8003368:	d020      	beq.n	80033ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	2b00      	cmp	r3, #0
 8003372:	d01b      	beq.n	80033ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0204 	mvn.w	r2, #4
 800337c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2202      	movs	r2, #2
 8003382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 fa3d 	bl	8003812 <HAL_TIM_IC_CaptureCallback>
 8003398:	e005      	b.n	80033a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 fa30 	bl	8003800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f7fe f883 	bl	80014ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	f003 0308 	and.w	r3, r3, #8
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d020      	beq.n	80033f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f003 0308 	and.w	r3, r3, #8
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d01b      	beq.n	80033f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0208 	mvn.w	r2, #8
 80033c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2204      	movs	r2, #4
 80033ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	69db      	ldr	r3, [r3, #28]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fa17 	bl	8003812 <HAL_TIM_IC_CaptureCallback>
 80033e4:	e005      	b.n	80033f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa0a 	bl	8003800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f7fe f85d 	bl	80014ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f003 0310 	and.w	r3, r3, #16
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d020      	beq.n	8003444 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f003 0310 	and.w	r3, r3, #16
 8003408:	2b00      	cmp	r3, #0
 800340a:	d01b      	beq.n	8003444 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0210 	mvn.w	r2, #16
 8003414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2208      	movs	r2, #8
 800341a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	69db      	ldr	r3, [r3, #28]
 8003422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f9f1 	bl	8003812 <HAL_TIM_IC_CaptureCallback>
 8003430:	e005      	b.n	800343e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 f9e4 	bl	8003800 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f7fe f837 	bl	80014ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00c      	beq.n	8003468 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 0301 	and.w	r3, r3, #1
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0201 	mvn.w	r2, #1
 8003460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f9c3 	bl	80037ee <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003468:	68bb      	ldr	r3, [r7, #8]
 800346a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00c      	beq.n	800348c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003478:	2b00      	cmp	r3, #0
 800347a:	d007      	beq.n	800348c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003484:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 fd3e 	bl	8003f08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00c      	beq.n	80034b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800349c:	2b00      	cmp	r3, #0
 800349e:	d007      	beq.n	80034b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80034a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f000 f9ba 	bl	8003824 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	f003 0320 	and.w	r3, r3, #32
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d00c      	beq.n	80034d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	f003 0320 	and.w	r3, r3, #32
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d007      	beq.n	80034d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f06f 0220 	mvn.w	r2, #32
 80034cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 fd11 	bl	8003ef6 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034d4:	bf00      	nop
 80034d6:	3710      	adds	r7, #16
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}

080034dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b086      	sub	sp, #24
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034e8:	2300      	movs	r3, #0
 80034ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d101      	bne.n	80034fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80034f6:	2302      	movs	r3, #2
 80034f8:	e0ae      	b.n	8003658 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2201      	movs	r2, #1
 80034fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2b0c      	cmp	r3, #12
 8003506:	f200 809f 	bhi.w	8003648 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800350a:	a201      	add	r2, pc, #4	@ (adr r2, 8003510 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800350c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003510:	08003545 	.word	0x08003545
 8003514:	08003649 	.word	0x08003649
 8003518:	08003649 	.word	0x08003649
 800351c:	08003649 	.word	0x08003649
 8003520:	08003585 	.word	0x08003585
 8003524:	08003649 	.word	0x08003649
 8003528:	08003649 	.word	0x08003649
 800352c:	08003649 	.word	0x08003649
 8003530:	080035c7 	.word	0x080035c7
 8003534:	08003649 	.word	0x08003649
 8003538:	08003649 	.word	0x08003649
 800353c:	08003649 	.word	0x08003649
 8003540:	08003607 	.word	0x08003607
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68b9      	ldr	r1, [r7, #8]
 800354a:	4618      	mov	r0, r3
 800354c:	f000 f9e2 	bl	8003914 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	699a      	ldr	r2, [r3, #24]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0208 	orr.w	r2, r2, #8
 800355e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699a      	ldr	r2, [r3, #24]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f022 0204 	bic.w	r2, r2, #4
 800356e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	6999      	ldr	r1, [r3, #24]
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	619a      	str	r2, [r3, #24]
      break;
 8003582:	e064      	b.n	800364e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	4618      	mov	r0, r3
 800358c:	f000 fa28 	bl	80039e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	699a      	ldr	r2, [r3, #24]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800359e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	699a      	ldr	r2, [r3, #24]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	6999      	ldr	r1, [r3, #24]
 80035b6:	68bb      	ldr	r3, [r7, #8]
 80035b8:	691b      	ldr	r3, [r3, #16]
 80035ba:	021a      	lsls	r2, r3, #8
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	619a      	str	r2, [r3, #24]
      break;
 80035c4:	e043      	b.n	800364e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68b9      	ldr	r1, [r7, #8]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 fa71 	bl	8003ab4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	69da      	ldr	r2, [r3, #28]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f042 0208 	orr.w	r2, r2, #8
 80035e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	69da      	ldr	r2, [r3, #28]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0204 	bic.w	r2, r2, #4
 80035f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	69d9      	ldr	r1, [r3, #28]
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	691a      	ldr	r2, [r3, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	430a      	orrs	r2, r1
 8003602:	61da      	str	r2, [r3, #28]
      break;
 8003604:	e023      	b.n	800364e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	68b9      	ldr	r1, [r7, #8]
 800360c:	4618      	mov	r0, r3
 800360e:	f000 fabb 	bl	8003b88 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	69da      	ldr	r2, [r3, #28]
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003620:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	69da      	ldr	r2, [r3, #28]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003630:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	69d9      	ldr	r1, [r3, #28]
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	691b      	ldr	r3, [r3, #16]
 800363c:	021a      	lsls	r2, r3, #8
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	430a      	orrs	r2, r1
 8003644:	61da      	str	r2, [r3, #28]
      break;
 8003646:	e002      	b.n	800364e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	75fb      	strb	r3, [r7, #23]
      break;
 800364c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003656:	7dfb      	ldrb	r3, [r7, #23]
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b084      	sub	sp, #16
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800366a:	2300      	movs	r3, #0
 800366c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003674:	2b01      	cmp	r3, #1
 8003676:	d101      	bne.n	800367c <HAL_TIM_ConfigClockSource+0x1c>
 8003678:	2302      	movs	r3, #2
 800367a:	e0b4      	b.n	80037e6 <HAL_TIM_ConfigClockSource+0x186>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2202      	movs	r2, #2
 8003688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800369a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68ba      	ldr	r2, [r7, #8]
 80036aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036b4:	d03e      	beq.n	8003734 <HAL_TIM_ConfigClockSource+0xd4>
 80036b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036ba:	f200 8087 	bhi.w	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036c2:	f000 8086 	beq.w	80037d2 <HAL_TIM_ConfigClockSource+0x172>
 80036c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ca:	d87f      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036cc:	2b70      	cmp	r3, #112	@ 0x70
 80036ce:	d01a      	beq.n	8003706 <HAL_TIM_ConfigClockSource+0xa6>
 80036d0:	2b70      	cmp	r3, #112	@ 0x70
 80036d2:	d87b      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036d4:	2b60      	cmp	r3, #96	@ 0x60
 80036d6:	d050      	beq.n	800377a <HAL_TIM_ConfigClockSource+0x11a>
 80036d8:	2b60      	cmp	r3, #96	@ 0x60
 80036da:	d877      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036dc:	2b50      	cmp	r3, #80	@ 0x50
 80036de:	d03c      	beq.n	800375a <HAL_TIM_ConfigClockSource+0xfa>
 80036e0:	2b50      	cmp	r3, #80	@ 0x50
 80036e2:	d873      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036e4:	2b40      	cmp	r3, #64	@ 0x40
 80036e6:	d058      	beq.n	800379a <HAL_TIM_ConfigClockSource+0x13a>
 80036e8:	2b40      	cmp	r3, #64	@ 0x40
 80036ea:	d86f      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036ec:	2b30      	cmp	r3, #48	@ 0x30
 80036ee:	d064      	beq.n	80037ba <HAL_TIM_ConfigClockSource+0x15a>
 80036f0:	2b30      	cmp	r3, #48	@ 0x30
 80036f2:	d86b      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036f4:	2b20      	cmp	r3, #32
 80036f6:	d060      	beq.n	80037ba <HAL_TIM_ConfigClockSource+0x15a>
 80036f8:	2b20      	cmp	r3, #32
 80036fa:	d867      	bhi.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d05c      	beq.n	80037ba <HAL_TIM_ConfigClockSource+0x15a>
 8003700:	2b10      	cmp	r3, #16
 8003702:	d05a      	beq.n	80037ba <HAL_TIM_ConfigClockSource+0x15a>
 8003704:	e062      	b.n	80037cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800370a:	683b      	ldr	r3, [r7, #0]
 800370c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003716:	f000 fafc 	bl	8003d12 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003728:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	68ba      	ldr	r2, [r7, #8]
 8003730:	609a      	str	r2, [r3, #8]
      break;
 8003732:	e04f      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003744:	f000 fae5 	bl	8003d12 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	689a      	ldr	r2, [r3, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003756:	609a      	str	r2, [r3, #8]
      break;
 8003758:	e03c      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003766:	461a      	mov	r2, r3
 8003768:	f000 fa5c 	bl	8003c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	2150      	movs	r1, #80	@ 0x50
 8003772:	4618      	mov	r0, r3
 8003774:	f000 fab3 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 8003778:	e02c      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003786:	461a      	mov	r2, r3
 8003788:	f000 fa7a 	bl	8003c80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2160      	movs	r1, #96	@ 0x60
 8003792:	4618      	mov	r0, r3
 8003794:	f000 faa3 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 8003798:	e01c      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037a6:	461a      	mov	r2, r3
 80037a8:	f000 fa3c 	bl	8003c24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	2140      	movs	r1, #64	@ 0x40
 80037b2:	4618      	mov	r0, r3
 80037b4:	f000 fa93 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 80037b8:	e00c      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681a      	ldr	r2, [r3, #0]
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4619      	mov	r1, r3
 80037c4:	4610      	mov	r0, r2
 80037c6:	f000 fa8a 	bl	8003cde <TIM_ITRx_SetConfig>
      break;
 80037ca:	e003      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	73fb      	strb	r3, [r7, #15]
      break;
 80037d0:	e000      	b.n	80037d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2201      	movs	r2, #1
 80037d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	3710      	adds	r7, #16
 80037ea:	46bd      	mov	sp, r7
 80037ec:	bd80      	pop	{r7, pc}

080037ee <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037ee:	b480      	push	{r7}
 80037f0:	b083      	sub	sp, #12
 80037f2:	af00      	add	r7, sp, #0
 80037f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80037f6:	bf00      	nop
 80037f8:	370c      	adds	r7, #12
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bc80      	pop	{r7}
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	bc80      	pop	{r7}
 8003810:	4770      	bx	lr

08003812 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003812:	b480      	push	{r7}
 8003814:	b083      	sub	sp, #12
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	bc80      	pop	{r7}
 8003822:	4770      	bx	lr

08003824 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	bc80      	pop	{r7}
 8003834:	4770      	bx	lr
	...

08003838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a2f      	ldr	r2, [pc, #188]	@ (8003908 <TIM_Base_SetConfig+0xd0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d00b      	beq.n	8003868 <TIM_Base_SetConfig+0x30>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003856:	d007      	beq.n	8003868 <TIM_Base_SetConfig+0x30>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a2c      	ldr	r2, [pc, #176]	@ (800390c <TIM_Base_SetConfig+0xd4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d003      	beq.n	8003868 <TIM_Base_SetConfig+0x30>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a2b      	ldr	r2, [pc, #172]	@ (8003910 <TIM_Base_SetConfig+0xd8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d108      	bne.n	800387a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800386e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	4313      	orrs	r3, r2
 8003878:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a22      	ldr	r2, [pc, #136]	@ (8003908 <TIM_Base_SetConfig+0xd0>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d00b      	beq.n	800389a <TIM_Base_SetConfig+0x62>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003888:	d007      	beq.n	800389a <TIM_Base_SetConfig+0x62>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4a1f      	ldr	r2, [pc, #124]	@ (800390c <TIM_Base_SetConfig+0xd4>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d003      	beq.n	800389a <TIM_Base_SetConfig+0x62>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a1e      	ldr	r2, [pc, #120]	@ (8003910 <TIM_Base_SetConfig+0xd8>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d108      	bne.n	80038ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	4313      	orrs	r3, r2
 80038aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	695b      	ldr	r3, [r3, #20]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	68fa      	ldr	r2, [r7, #12]
 80038be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	689a      	ldr	r2, [r3, #8]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a0d      	ldr	r2, [pc, #52]	@ (8003908 <TIM_Base_SetConfig+0xd0>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d103      	bne.n	80038e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	691a      	ldr	r2, [r3, #16]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	691b      	ldr	r3, [r3, #16]
 80038ea:	f003 0301 	and.w	r3, r3, #1
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d005      	beq.n	80038fe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	f023 0201 	bic.w	r2, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	611a      	str	r2, [r3, #16]
  }
}
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	bc80      	pop	{r7}
 8003906:	4770      	bx	lr
 8003908:	40012c00 	.word	0x40012c00
 800390c:	40000400 	.word	0x40000400
 8003910:	40000800 	.word	0x40000800

08003914 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003914:	b480      	push	{r7}
 8003916:	b087      	sub	sp, #28
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a1b      	ldr	r3, [r3, #32]
 8003922:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a1b      	ldr	r3, [r3, #32]
 8003928:	f023 0201 	bic.w	r2, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699b      	ldr	r3, [r3, #24]
 800393a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003942:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	f023 0303 	bic.w	r3, r3, #3
 800394a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	68fa      	ldr	r2, [r7, #12]
 8003952:	4313      	orrs	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f023 0302 	bic.w	r3, r3, #2
 800395c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800395e:	683b      	ldr	r3, [r7, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	4313      	orrs	r3, r2
 8003966:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a1c      	ldr	r2, [pc, #112]	@ (80039dc <TIM_OC1_SetConfig+0xc8>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d10c      	bne.n	800398a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f023 0308 	bic.w	r3, r3, #8
 8003976:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	4313      	orrs	r3, r2
 8003980:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	f023 0304 	bic.w	r3, r3, #4
 8003988:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a13      	ldr	r2, [pc, #76]	@ (80039dc <TIM_OC1_SetConfig+0xc8>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d111      	bne.n	80039b6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003998:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	693a      	ldr	r2, [r7, #16]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	699b      	ldr	r3, [r3, #24]
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	693a      	ldr	r2, [r7, #16]
 80039ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685a      	ldr	r2, [r3, #4]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	621a      	str	r2, [r3, #32]
}
 80039d0:	bf00      	nop
 80039d2:	371c      	adds	r7, #28
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	40012c00 	.word	0x40012c00

080039e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b087      	sub	sp, #28
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
 80039e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6a1b      	ldr	r3, [r3, #32]
 80039ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6a1b      	ldr	r3, [r3, #32]
 80039f4:	f023 0210 	bic.w	r2, r3, #16
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	699b      	ldr	r3, [r3, #24]
 8003a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	4313      	orrs	r3, r2
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a24:	697b      	ldr	r3, [r7, #20]
 8003a26:	f023 0320 	bic.w	r3, r3, #32
 8003a2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	011b      	lsls	r3, r3, #4
 8003a32:	697a      	ldr	r2, [r7, #20]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	4a1d      	ldr	r2, [pc, #116]	@ (8003ab0 <TIM_OC2_SetConfig+0xd0>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d10d      	bne.n	8003a5c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a5a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	4a14      	ldr	r2, [pc, #80]	@ (8003ab0 <TIM_OC2_SetConfig+0xd0>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d113      	bne.n	8003a8c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a6a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003a72:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	695b      	ldr	r3, [r3, #20]
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a80:	683b      	ldr	r3, [r7, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	009b      	lsls	r3, r3, #2
 8003a86:	693a      	ldr	r2, [r7, #16]
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	693a      	ldr	r2, [r7, #16]
 8003a90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	697a      	ldr	r2, [r7, #20]
 8003aa4:	621a      	str	r2, [r3, #32]
}
 8003aa6:	bf00      	nop
 8003aa8:	371c      	adds	r7, #28
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bc80      	pop	{r7}
 8003aae:	4770      	bx	lr
 8003ab0:	40012c00 	.word	0x40012c00

08003ab4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b087      	sub	sp, #28
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a1b      	ldr	r3, [r3, #32]
 8003ac2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6a1b      	ldr	r3, [r3, #32]
 8003ac8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	69db      	ldr	r3, [r3, #28]
 8003ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	f023 0303 	bic.w	r3, r3, #3
 8003aea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003afc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	021b      	lsls	r3, r3, #8
 8003b04:	697a      	ldr	r2, [r7, #20]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a1d      	ldr	r2, [pc, #116]	@ (8003b84 <TIM_OC3_SetConfig+0xd0>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d10d      	bne.n	8003b2e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b18:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	68db      	ldr	r3, [r3, #12]
 8003b1e:	021b      	lsls	r3, r3, #8
 8003b20:	697a      	ldr	r2, [r7, #20]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a14      	ldr	r2, [pc, #80]	@ (8003b84 <TIM_OC3_SetConfig+0xd0>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d113      	bne.n	8003b5e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	011b      	lsls	r3, r3, #4
 8003b4c:	693a      	ldr	r2, [r7, #16]
 8003b4e:	4313      	orrs	r3, r2
 8003b50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	699b      	ldr	r3, [r3, #24]
 8003b56:	011b      	lsls	r3, r3, #4
 8003b58:	693a      	ldr	r2, [r7, #16]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	68fa      	ldr	r2, [r7, #12]
 8003b68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	697a      	ldr	r2, [r7, #20]
 8003b76:	621a      	str	r2, [r3, #32]
}
 8003b78:	bf00      	nop
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop
 8003b84:	40012c00 	.word	0x40012c00

08003b88 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a1b      	ldr	r3, [r3, #32]
 8003b9c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bb6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003bd2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	031b      	lsls	r3, r3, #12
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	4a0f      	ldr	r2, [pc, #60]	@ (8003c20 <TIM_OC4_SetConfig+0x98>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	d109      	bne.n	8003bfc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	695b      	ldr	r3, [r3, #20]
 8003bf4:	019b      	lsls	r3, r3, #6
 8003bf6:	697a      	ldr	r2, [r7, #20]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	697a      	ldr	r2, [r7, #20]
 8003c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	68fa      	ldr	r2, [r7, #12]
 8003c06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	685a      	ldr	r2, [r3, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	621a      	str	r2, [r3, #32]
}
 8003c16:	bf00      	nop
 8003c18:	371c      	adds	r7, #28
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bc80      	pop	{r7}
 8003c1e:	4770      	bx	lr
 8003c20:	40012c00 	.word	0x40012c00

08003c24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b087      	sub	sp, #28
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	f023 0201 	bic.w	r2, r3, #1
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	f023 030a 	bic.w	r3, r3, #10
 8003c60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	693a      	ldr	r2, [r7, #16]
 8003c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	697a      	ldr	r2, [r7, #20]
 8003c74:	621a      	str	r2, [r3, #32]
}
 8003c76:	bf00      	nop
 8003c78:	371c      	adds	r7, #28
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b087      	sub	sp, #28
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	60f8      	str	r0, [r7, #12]
 8003c88:	60b9      	str	r1, [r7, #8]
 8003c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	6a1b      	ldr	r3, [r3, #32]
 8003c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	f023 0210 	bic.w	r2, r3, #16
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ca4:	693b      	ldr	r3, [r7, #16]
 8003ca6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	031b      	lsls	r3, r3, #12
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	697a      	ldr	r2, [r7, #20]
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	693a      	ldr	r2, [r7, #16]
 8003ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	697a      	ldr	r2, [r7, #20]
 8003cd2:	621a      	str	r2, [r3, #32]
}
 8003cd4:	bf00      	nop
 8003cd6:	371c      	adds	r7, #28
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bc80      	pop	{r7}
 8003cdc:	4770      	bx	lr

08003cde <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cde:	b480      	push	{r7}
 8003ce0:	b085      	sub	sp, #20
 8003ce2:	af00      	add	r7, sp, #0
 8003ce4:	6078      	str	r0, [r7, #4]
 8003ce6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003cf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	f043 0307 	orr.w	r3, r3, #7
 8003d00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	609a      	str	r2, [r3, #8]
}
 8003d08:	bf00      	nop
 8003d0a:	3714      	adds	r7, #20
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b087      	sub	sp, #28
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	60f8      	str	r0, [r7, #12]
 8003d1a:	60b9      	str	r1, [r7, #8]
 8003d1c:	607a      	str	r2, [r7, #4]
 8003d1e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d2c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	021a      	lsls	r2, r3, #8
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	431a      	orrs	r2, r3
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	697a      	ldr	r2, [r7, #20]
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	697a      	ldr	r2, [r7, #20]
 8003d44:	609a      	str	r2, [r3, #8]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr

08003d50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b087      	sub	sp, #28
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	60f8      	str	r0, [r7, #12]
 8003d58:	60b9      	str	r1, [r7, #8]
 8003d5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	f003 031f 	and.w	r3, r3, #31
 8003d62:	2201      	movs	r2, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a1a      	ldr	r2, [r3, #32]
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	43db      	mvns	r3, r3
 8003d72:	401a      	ands	r2, r3
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6a1a      	ldr	r2, [r3, #32]
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	f003 031f 	and.w	r3, r3, #31
 8003d82:	6879      	ldr	r1, [r7, #4]
 8003d84:	fa01 f303 	lsl.w	r3, r1, r3
 8003d88:	431a      	orrs	r2, r3
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	621a      	str	r2, [r3, #32]
}
 8003d8e:	bf00      	nop
 8003d90:	371c      	adds	r7, #28
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bc80      	pop	{r7}
 8003d96:	4770      	bx	lr

08003d98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b085      	sub	sp, #20
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003da8:	2b01      	cmp	r3, #1
 8003daa:	d101      	bne.n	8003db0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003dac:	2302      	movs	r3, #2
 8003dae:	e046      	b.n	8003e3e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2202      	movs	r2, #2
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	4313      	orrs	r3, r2
 8003de0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a16      	ldr	r2, [pc, #88]	@ (8003e48 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d00e      	beq.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dfc:	d009      	beq.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a12      	ldr	r2, [pc, #72]	@ (8003e4c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d004      	beq.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a10      	ldr	r2, [pc, #64]	@ (8003e50 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d10c      	bne.n	8003e2c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e18:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	68ba      	ldr	r2, [r7, #8]
 8003e20:	4313      	orrs	r3, r2
 8003e22:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	2201      	movs	r2, #1
 8003e30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bc80      	pop	{r7}
 8003e46:	4770      	bx	lr
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40000400 	.word	0x40000400
 8003e50:	40000800 	.word	0x40000800

08003e54 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b085      	sub	sp, #20
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e03d      	b.n	8003eec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003eb6:	683b      	ldr	r3, [r7, #0]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	4313      	orrs	r3, r2
 8003ebc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	695b      	ldr	r3, [r3, #20]
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68fa      	ldr	r2, [r7, #12]
 8003ee0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3714      	adds	r7, #20
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bc80      	pop	{r7}
 8003ef4:	4770      	bx	lr

08003ef6 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr

08003f08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bc80      	pop	{r7}
 8003f18:	4770      	bx	lr

08003f1a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f1a:	b580      	push	{r7, lr}
 8003f1c:	b082      	sub	sp, #8
 8003f1e:	af00      	add	r7, sp, #0
 8003f20:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	e042      	b.n	8003fb2 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d106      	bne.n	8003f46 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f7fd fd27 	bl	8001994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2224      	movs	r2, #36	@ 0x24
 8003f4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68da      	ldr	r2, [r3, #12]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f5c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fd62 	bl	8004a28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	691a      	ldr	r2, [r3, #16]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003f72:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f82:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68da      	ldr	r2, [r3, #12]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f92:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2220      	movs	r2, #32
 8003f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2200      	movs	r2, #0
 8003fae:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b08a      	sub	sp, #40	@ 0x28
 8003fbe:	af02      	add	r7, sp, #8
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	603b      	str	r3, [r7, #0]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	2b20      	cmp	r3, #32
 8003fd8:	d175      	bne.n	80040c6 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <HAL_UART_Transmit+0x2c>
 8003fe0:	88fb      	ldrh	r3, [r7, #6]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d101      	bne.n	8003fea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e06e      	b.n	80040c8 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2221      	movs	r2, #33	@ 0x21
 8003ff4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ff8:	f7fd fe50 	bl	8001c9c <HAL_GetTick>
 8003ffc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	88fa      	ldrh	r2, [r7, #6]
 8004002:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	88fa      	ldrh	r2, [r7, #6]
 8004008:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004012:	d108      	bne.n	8004026 <HAL_UART_Transmit+0x6c>
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	2b00      	cmp	r3, #0
 800401a:	d104      	bne.n	8004026 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800401c:	2300      	movs	r3, #0
 800401e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	61bb      	str	r3, [r7, #24]
 8004024:	e003      	b.n	800402e <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800402a:	2300      	movs	r3, #0
 800402c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800402e:	e02e      	b.n	800408e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	9300      	str	r3, [sp, #0]
 8004034:	697b      	ldr	r3, [r7, #20]
 8004036:	2200      	movs	r2, #0
 8004038:	2180      	movs	r1, #128	@ 0x80
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fb00 	bl	8004640 <UART_WaitOnFlagUntilTimeout>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d005      	beq.n	8004052 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e03a      	b.n	80040c8 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004052:	69fb      	ldr	r3, [r7, #28]
 8004054:	2b00      	cmp	r3, #0
 8004056:	d10b      	bne.n	8004070 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004066:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004068:	69bb      	ldr	r3, [r7, #24]
 800406a:	3302      	adds	r3, #2
 800406c:	61bb      	str	r3, [r7, #24]
 800406e:	e007      	b.n	8004080 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	3301      	adds	r3, #1
 800407e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004084:	b29b      	uxth	r3, r3
 8004086:	3b01      	subs	r3, #1
 8004088:	b29a      	uxth	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004092:	b29b      	uxth	r3, r3
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1cb      	bne.n	8004030 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	9300      	str	r3, [sp, #0]
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	2200      	movs	r2, #0
 80040a0:	2140      	movs	r1, #64	@ 0x40
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	f000 facc 	bl	8004640 <UART_WaitOnFlagUntilTimeout>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2220      	movs	r2, #32
 80040b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e006      	b.n	80040c8 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2220      	movs	r2, #32
 80040be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80040c2:	2300      	movs	r3, #0
 80040c4:	e000      	b.n	80040c8 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80040c6:	2302      	movs	r3, #2
  }
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3720      	adds	r7, #32
 80040cc:	46bd      	mov	sp, r7
 80040ce:	bd80      	pop	{r7, pc}

080040d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b0ba      	sub	sp, #232	@ 0xe8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80040f6:	2300      	movs	r3, #0
 80040f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004106:	f003 030f 	and.w	r3, r3, #15
 800410a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800410e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004112:	2b00      	cmp	r3, #0
 8004114:	d10f      	bne.n	8004136 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800411a:	f003 0320 	and.w	r3, r3, #32
 800411e:	2b00      	cmp	r3, #0
 8004120:	d009      	beq.n	8004136 <HAL_UART_IRQHandler+0x66>
 8004122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004126:	f003 0320 	and.w	r3, r3, #32
 800412a:	2b00      	cmp	r3, #0
 800412c:	d003      	beq.n	8004136 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800412e:	6878      	ldr	r0, [r7, #4]
 8004130:	f000 fbbc 	bl	80048ac <UART_Receive_IT>
      return;
 8004134:	e25b      	b.n	80045ee <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004136:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800413a:	2b00      	cmp	r3, #0
 800413c:	f000 80de 	beq.w	80042fc <HAL_UART_IRQHandler+0x22c>
 8004140:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d106      	bne.n	800415a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800414c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004150:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004154:	2b00      	cmp	r3, #0
 8004156:	f000 80d1 	beq.w	80042fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800415a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00b      	beq.n	800417e <HAL_UART_IRQHandler+0xae>
 8004166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800416a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d005      	beq.n	800417e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004176:	f043 0201 	orr.w	r2, r3, #1
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800417e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004182:	f003 0304 	and.w	r3, r3, #4
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00b      	beq.n	80041a2 <HAL_UART_IRQHandler+0xd2>
 800418a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	2b00      	cmp	r3, #0
 8004194:	d005      	beq.n	80041a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419a:	f043 0202 	orr.w	r2, r3, #2
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80041a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041a6:	f003 0302 	and.w	r3, r3, #2
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <HAL_UART_IRQHandler+0xf6>
 80041ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d005      	beq.n	80041c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041be:	f043 0204 	orr.w	r2, r3, #4
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80041c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041ca:	f003 0308 	and.w	r3, r3, #8
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d011      	beq.n	80041f6 <HAL_UART_IRQHandler+0x126>
 80041d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041d6:	f003 0320 	and.w	r3, r3, #32
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d105      	bne.n	80041ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041e2:	f003 0301 	and.w	r3, r3, #1
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d005      	beq.n	80041f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ee:	f043 0208 	orr.w	r2, r3, #8
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 81f2 	beq.w	80045e4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004204:	f003 0320 	and.w	r3, r3, #32
 8004208:	2b00      	cmp	r3, #0
 800420a:	d008      	beq.n	800421e <HAL_UART_IRQHandler+0x14e>
 800420c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b00      	cmp	r3, #0
 8004216:	d002      	beq.n	800421e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004218:	6878      	ldr	r0, [r7, #4]
 800421a:	f000 fb47 	bl	80048ac <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	695b      	ldr	r3, [r3, #20]
 8004224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004228:	2b00      	cmp	r3, #0
 800422a:	bf14      	ite	ne
 800422c:	2301      	movne	r3, #1
 800422e:	2300      	moveq	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800423a:	f003 0308 	and.w	r3, r3, #8
 800423e:	2b00      	cmp	r3, #0
 8004240:	d103      	bne.n	800424a <HAL_UART_IRQHandler+0x17a>
 8004242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004246:	2b00      	cmp	r3, #0
 8004248:	d04f      	beq.n	80042ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 fa51 	bl	80046f2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d041      	beq.n	80042e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	3314      	adds	r3, #20
 8004264:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004268:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800426c:	e853 3f00 	ldrex	r3, [r3]
 8004270:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004274:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800427c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3314      	adds	r3, #20
 8004286:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800428a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800428e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004292:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004296:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800429a:	e841 2300 	strex	r3, r2, [r1]
 800429e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80042a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d1d9      	bne.n	800425e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d013      	beq.n	80042da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042b6:	4a7e      	ldr	r2, [pc, #504]	@ (80044b0 <HAL_UART_IRQHandler+0x3e0>)
 80042b8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042be:	4618      	mov	r0, r3
 80042c0:	f7fd fe3e 	bl	8001f40 <HAL_DMA_Abort_IT>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d016      	beq.n	80042f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042d0:	687a      	ldr	r2, [r7, #4]
 80042d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042d4:	4610      	mov	r0, r2
 80042d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042d8:	e00e      	b.n	80042f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f99c 	bl	8004618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e0:	e00a      	b.n	80042f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f998 	bl	8004618 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042e8:	e006      	b.n	80042f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f994 	bl	8004618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2200      	movs	r2, #0
 80042f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80042f6:	e175      	b.n	80045e4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f8:	bf00      	nop
    return;
 80042fa:	e173      	b.n	80045e4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	2b01      	cmp	r3, #1
 8004302:	f040 814f 	bne.w	80045a4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800430a:	f003 0310 	and.w	r3, r3, #16
 800430e:	2b00      	cmp	r3, #0
 8004310:	f000 8148 	beq.w	80045a4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004318:	f003 0310 	and.w	r3, r3, #16
 800431c:	2b00      	cmp	r3, #0
 800431e:	f000 8141 	beq.w	80045a4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004322:	2300      	movs	r3, #0
 8004324:	60bb      	str	r3, [r7, #8]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	60bb      	str	r3, [r7, #8]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	60bb      	str	r3, [r7, #8]
 8004336:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 80b6 	beq.w	80044b4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004354:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004358:	2b00      	cmp	r3, #0
 800435a:	f000 8145 	beq.w	80045e8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004366:	429a      	cmp	r2, r3
 8004368:	f080 813e 	bcs.w	80045e8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004372:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004378:	699b      	ldr	r3, [r3, #24]
 800437a:	2b20      	cmp	r3, #32
 800437c:	f000 8088 	beq.w	8004490 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	330c      	adds	r3, #12
 8004386:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800438a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800438e:	e853 3f00 	ldrex	r3, [r3]
 8004392:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004396:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800439a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800439e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	330c      	adds	r3, #12
 80043a8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80043ac:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80043b0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80043b8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80043bc:	e841 2300 	strex	r3, r2, [r1]
 80043c0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80043c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d1d9      	bne.n	8004380 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	3314      	adds	r3, #20
 80043d2:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043d4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043d6:	e853 3f00 	ldrex	r3, [r3]
 80043da:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043de:	f023 0301 	bic.w	r3, r3, #1
 80043e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	3314      	adds	r3, #20
 80043ec:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043f0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80043f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043f6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043f8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043fc:	e841 2300 	strex	r3, r2, [r1]
 8004400:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004402:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1e1      	bne.n	80043cc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	3314      	adds	r3, #20
 800440e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004410:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004412:	e853 3f00 	ldrex	r3, [r3]
 8004416:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004418:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800441a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800441e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	3314      	adds	r3, #20
 8004428:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800442c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800442e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004430:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004432:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004434:	e841 2300 	strex	r3, r2, [r1]
 8004438:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800443a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1e3      	bne.n	8004408 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2220      	movs	r2, #32
 8004444:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	2200      	movs	r2, #0
 800444c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	330c      	adds	r3, #12
 8004454:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004456:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004458:	e853 3f00 	ldrex	r3, [r3]
 800445c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800445e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004460:	f023 0310 	bic.w	r3, r3, #16
 8004464:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	330c      	adds	r3, #12
 800446e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004472:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004474:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004476:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004478:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800447a:	e841 2300 	strex	r3, r2, [r1]
 800447e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004480:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004482:	2b00      	cmp	r3, #0
 8004484:	d1e3      	bne.n	800444e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800448a:	4618      	mov	r0, r3
 800448c:	f7fd fd1d 	bl	8001eca <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800449e:	b29b      	uxth	r3, r3
 80044a0:	1ad3      	subs	r3, r2, r3
 80044a2:	b29b      	uxth	r3, r3
 80044a4:	4619      	mov	r1, r3
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f8bf 	bl	800462a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80044ac:	e09c      	b.n	80045e8 <HAL_UART_IRQHandler+0x518>
 80044ae:	bf00      	nop
 80044b0:	080047b7 	.word	0x080047b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044bc:	b29b      	uxth	r3, r3
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 808e 	beq.w	80045ec <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80044d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8089 	beq.w	80045ec <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	330c      	adds	r3, #12
 80044e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	330c      	adds	r3, #12
 80044fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8004500:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004502:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004504:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004506:	e841 2300 	strex	r3, r2, [r1]
 800450a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800450c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1e3      	bne.n	80044da <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	3314      	adds	r3, #20
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451c:	e853 3f00 	ldrex	r3, [r3]
 8004520:	623b      	str	r3, [r7, #32]
   return(result);
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3314      	adds	r3, #20
 8004532:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004536:	633a      	str	r2, [r7, #48]	@ 0x30
 8004538:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800453c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800453e:	e841 2300 	strex	r3, r2, [r1]
 8004542:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1e3      	bne.n	8004512 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	330c      	adds	r3, #12
 800455e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	e853 3f00 	ldrex	r3, [r3]
 8004566:	60fb      	str	r3, [r7, #12]
   return(result);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f023 0310 	bic.w	r3, r3, #16
 800456e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	330c      	adds	r3, #12
 8004578:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800457c:	61fa      	str	r2, [r7, #28]
 800457e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	69b9      	ldr	r1, [r7, #24]
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	617b      	str	r3, [r7, #20]
   return(result);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e3      	bne.n	8004558 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004596:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800459a:	4619      	mov	r1, r3
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f844 	bl	800462a <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045a2:	e023      	b.n	80045ec <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <HAL_UART_IRQHandler+0x4f4>
 80045b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d003      	beq.n	80045c4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 f90e 	bl	80047de <UART_Transmit_IT>
    return;
 80045c2:	e014      	b.n	80045ee <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00e      	beq.n	80045ee <HAL_UART_IRQHandler+0x51e>
 80045d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f94d 	bl	800487c <UART_EndTransmit_IT>
    return;
 80045e2:	e004      	b.n	80045ee <HAL_UART_IRQHandler+0x51e>
    return;
 80045e4:	bf00      	nop
 80045e6:	e002      	b.n	80045ee <HAL_UART_IRQHandler+0x51e>
      return;
 80045e8:	bf00      	nop
 80045ea:	e000      	b.n	80045ee <HAL_UART_IRQHandler+0x51e>
      return;
 80045ec:	bf00      	nop
  }
}
 80045ee:	37e8      	adds	r7, #232	@ 0xe8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	bc80      	pop	{r7}
 8004604:	4770      	bx	lr

08004606 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004606:	b480      	push	{r7}
 8004608:	b083      	sub	sp, #12
 800460a:	af00      	add	r7, sp, #0
 800460c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr

08004618 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	bc80      	pop	{r7}
 8004628:	4770      	bx	lr

0800462a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800462a:	b480      	push	{r7}
 800462c:	b083      	sub	sp, #12
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
 8004632:	460b      	mov	r3, r1
 8004634:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004636:	bf00      	nop
 8004638:	370c      	adds	r7, #12
 800463a:	46bd      	mov	sp, r7
 800463c:	bc80      	pop	{r7}
 800463e:	4770      	bx	lr

08004640 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	603b      	str	r3, [r7, #0]
 800464c:	4613      	mov	r3, r2
 800464e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004650:	e03b      	b.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004652:	6a3b      	ldr	r3, [r7, #32]
 8004654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004658:	d037      	beq.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800465a:	f7fd fb1f 	bl	8001c9c <HAL_GetTick>
 800465e:	4602      	mov	r2, r0
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	6a3a      	ldr	r2, [r7, #32]
 8004666:	429a      	cmp	r2, r3
 8004668:	d302      	bcc.n	8004670 <UART_WaitOnFlagUntilTimeout+0x30>
 800466a:	6a3b      	ldr	r3, [r7, #32]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d101      	bne.n	8004674 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004670:	2303      	movs	r3, #3
 8004672:	e03a      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	f003 0304 	and.w	r3, r3, #4
 800467e:	2b00      	cmp	r3, #0
 8004680:	d023      	beq.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b80      	cmp	r3, #128	@ 0x80
 8004686:	d020      	beq.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8a>
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	2b40      	cmp	r3, #64	@ 0x40
 800468c:	d01d      	beq.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b08      	cmp	r3, #8
 800469a:	d116      	bne.n	80046ca <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800469c:	2300      	movs	r3, #0
 800469e:	617b      	str	r3, [r7, #20]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046b2:	68f8      	ldr	r0, [r7, #12]
 80046b4:	f000 f81d 	bl	80046f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	2208      	movs	r2, #8
 80046bc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e00f      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	4013      	ands	r3, r2
 80046d4:	68ba      	ldr	r2, [r7, #8]
 80046d6:	429a      	cmp	r2, r3
 80046d8:	bf0c      	ite	eq
 80046da:	2301      	moveq	r3, #1
 80046dc:	2300      	movne	r3, #0
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	461a      	mov	r2, r3
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d0b4      	beq.n	8004652 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046e8:	2300      	movs	r3, #0
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3718      	adds	r7, #24
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046f2:	b480      	push	{r7}
 80046f4:	b095      	sub	sp, #84	@ 0x54
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	330c      	adds	r3, #12
 8004700:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004702:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004704:	e853 3f00 	ldrex	r3, [r3]
 8004708:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800470a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004710:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	330c      	adds	r3, #12
 8004718:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800471a:	643a      	str	r2, [r7, #64]	@ 0x40
 800471c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800471e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004720:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004722:	e841 2300 	strex	r3, r2, [r1]
 8004726:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004728:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1e5      	bne.n	80046fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	3314      	adds	r3, #20
 8004734:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004736:	6a3b      	ldr	r3, [r7, #32]
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	61fb      	str	r3, [r7, #28]
   return(result);
 800473e:	69fb      	ldr	r3, [r7, #28]
 8004740:	f023 0301 	bic.w	r3, r3, #1
 8004744:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	3314      	adds	r3, #20
 800474c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800474e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004750:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e5      	bne.n	800472e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004766:	2b01      	cmp	r3, #1
 8004768:	d119      	bne.n	800479e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	330c      	adds	r3, #12
 8004770:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	e853 3f00 	ldrex	r3, [r3]
 8004778:	60bb      	str	r3, [r7, #8]
   return(result);
 800477a:	68bb      	ldr	r3, [r7, #8]
 800477c:	f023 0310 	bic.w	r3, r3, #16
 8004780:	647b      	str	r3, [r7, #68]	@ 0x44
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	330c      	adds	r3, #12
 8004788:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800478a:	61ba      	str	r2, [r7, #24]
 800478c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800478e:	6979      	ldr	r1, [r7, #20]
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	e841 2300 	strex	r3, r2, [r1]
 8004796:	613b      	str	r3, [r7, #16]
   return(result);
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1e5      	bne.n	800476a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2220      	movs	r2, #32
 80047a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80047ac:	bf00      	nop
 80047ae:	3754      	adds	r7, #84	@ 0x54
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr

080047b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047b6:	b580      	push	{r7, lr}
 80047b8:	b084      	sub	sp, #16
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2200      	movs	r2, #0
 80047c8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	2200      	movs	r2, #0
 80047ce:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80047d0:	68f8      	ldr	r0, [r7, #12]
 80047d2:	f7ff ff21 	bl	8004618 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80047d6:	bf00      	nop
 80047d8:	3710      	adds	r7, #16
 80047da:	46bd      	mov	sp, r7
 80047dc:	bd80      	pop	{r7, pc}

080047de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80047de:	b480      	push	{r7}
 80047e0:	b085      	sub	sp, #20
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b21      	cmp	r3, #33	@ 0x21
 80047f0:	d13e      	bne.n	8004870 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047fa:	d114      	bne.n	8004826 <UART_Transmit_IT+0x48>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d110      	bne.n	8004826 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	881b      	ldrh	r3, [r3, #0]
 800480e:	461a      	mov	r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004818:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6a1b      	ldr	r3, [r3, #32]
 800481e:	1c9a      	adds	r2, r3, #2
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	621a      	str	r2, [r3, #32]
 8004824:	e008      	b.n	8004838 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6a1b      	ldr	r3, [r3, #32]
 800482a:	1c59      	adds	r1, r3, #1
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	6211      	str	r1, [r2, #32]
 8004830:	781a      	ldrb	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29b      	uxth	r3, r3
 8004842:	687a      	ldr	r2, [r7, #4]
 8004844:	4619      	mov	r1, r3
 8004846:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004848:	2b00      	cmp	r3, #0
 800484a:	d10f      	bne.n	800486c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	68da      	ldr	r2, [r3, #12]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800485a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	68da      	ldr	r2, [r3, #12]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800486a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800486c:	2300      	movs	r3, #0
 800486e:	e000      	b.n	8004872 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004870:	2302      	movs	r3, #2
  }
}
 8004872:	4618      	mov	r0, r3
 8004874:	3714      	adds	r7, #20
 8004876:	46bd      	mov	sp, r7
 8004878:	bc80      	pop	{r7}
 800487a:	4770      	bx	lr

0800487c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68da      	ldr	r2, [r3, #12]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004892:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2220      	movs	r2, #32
 8004898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7ff fea9 	bl	80045f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3708      	adds	r7, #8
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}

080048ac <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08c      	sub	sp, #48	@ 0x30
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	2b22      	cmp	r3, #34	@ 0x22
 80048be:	f040 80ae 	bne.w	8004a1e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048ca:	d117      	bne.n	80048fc <UART_Receive_IT+0x50>
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d113      	bne.n	80048fc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80048d4:	2300      	movs	r3, #0
 80048d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048dc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	b29b      	uxth	r3, r3
 80048e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048ee:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f4:	1c9a      	adds	r2, r3, #2
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	629a      	str	r2, [r3, #40]	@ 0x28
 80048fa:	e026      	b.n	800494a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004900:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004902:	2300      	movs	r3, #0
 8004904:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800490e:	d007      	beq.n	8004920 <UART_Receive_IT+0x74>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10a      	bne.n	800492e <UART_Receive_IT+0x82>
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d106      	bne.n	800492e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	b2da      	uxtb	r2, r3
 8004928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800492a:	701a      	strb	r2, [r3, #0]
 800492c:	e008      	b.n	8004940 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	b2db      	uxtb	r3, r3
 8004936:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800493a:	b2da      	uxtb	r2, r3
 800493c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800493e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004944:	1c5a      	adds	r2, r3, #1
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800494e:	b29b      	uxth	r3, r3
 8004950:	3b01      	subs	r3, #1
 8004952:	b29b      	uxth	r3, r3
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	4619      	mov	r1, r3
 8004958:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800495a:	2b00      	cmp	r3, #0
 800495c:	d15d      	bne.n	8004a1a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68da      	ldr	r2, [r3, #12]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0220 	bic.w	r2, r2, #32
 800496c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	68da      	ldr	r2, [r3, #12]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800497c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	695a      	ldr	r2, [r3, #20]
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f022 0201 	bic.w	r2, r2, #1
 800498c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049a0:	2b01      	cmp	r3, #1
 80049a2:	d135      	bne.n	8004a10 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	330c      	adds	r3, #12
 80049b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	e853 3f00 	ldrex	r3, [r3]
 80049b8:	613b      	str	r3, [r7, #16]
   return(result);
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	f023 0310 	bic.w	r3, r3, #16
 80049c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	330c      	adds	r3, #12
 80049c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049ca:	623a      	str	r2, [r7, #32]
 80049cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ce:	69f9      	ldr	r1, [r7, #28]
 80049d0:	6a3a      	ldr	r2, [r7, #32]
 80049d2:	e841 2300 	strex	r3, r2, [r1]
 80049d6:	61bb      	str	r3, [r7, #24]
   return(result);
 80049d8:	69bb      	ldr	r3, [r7, #24]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1e5      	bne.n	80049aa <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0310 	and.w	r3, r3, #16
 80049e8:	2b10      	cmp	r3, #16
 80049ea:	d10a      	bne.n	8004a02 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80049ec:	2300      	movs	r3, #0
 80049ee:	60fb      	str	r3, [r7, #12]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	60fb      	str	r3, [r7, #12]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	60fb      	str	r3, [r7, #12]
 8004a00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a06:	4619      	mov	r1, r3
 8004a08:	6878      	ldr	r0, [r7, #4]
 8004a0a:	f7ff fe0e 	bl	800462a <HAL_UARTEx_RxEventCallback>
 8004a0e:	e002      	b.n	8004a16 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	f7ff fdf8 	bl	8004606 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	e002      	b.n	8004a20 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	e000      	b.n	8004a20 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a1e:	2302      	movs	r3, #2
  }
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3730      	adds	r7, #48	@ 0x30
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}

08004a28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68da      	ldr	r2, [r3, #12]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	689a      	ldr	r2, [r3, #8]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	431a      	orrs	r2, r3
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	695b      	ldr	r3, [r3, #20]
 8004a54:	4313      	orrs	r3, r2
 8004a56:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68db      	ldr	r3, [r3, #12]
 8004a5e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004a62:	f023 030c 	bic.w	r3, r3, #12
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	6812      	ldr	r2, [r2, #0]
 8004a6a:	68b9      	ldr	r1, [r7, #8]
 8004a6c:	430b      	orrs	r3, r1
 8004a6e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	695b      	ldr	r3, [r3, #20]
 8004a76:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	699a      	ldr	r2, [r3, #24]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	4a2c      	ldr	r2, [pc, #176]	@ (8004b3c <UART_SetConfig+0x114>)
 8004a8c:	4293      	cmp	r3, r2
 8004a8e:	d103      	bne.n	8004a98 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a90:	f7fe f860 	bl	8002b54 <HAL_RCC_GetPCLK2Freq>
 8004a94:	60f8      	str	r0, [r7, #12]
 8004a96:	e002      	b.n	8004a9e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a98:	f7fe f848 	bl	8002b2c <HAL_RCC_GetPCLK1Freq>
 8004a9c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	4413      	add	r3, r2
 8004aa6:	009a      	lsls	r2, r3, #2
 8004aa8:	441a      	add	r2, r3
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ab4:	4a22      	ldr	r2, [pc, #136]	@ (8004b40 <UART_SetConfig+0x118>)
 8004ab6:	fba2 2303 	umull	r2, r3, r2, r3
 8004aba:	095b      	lsrs	r3, r3, #5
 8004abc:	0119      	lsls	r1, r3, #4
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	4613      	mov	r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	4413      	add	r3, r2
 8004ac6:	009a      	lsls	r2, r3, #2
 8004ac8:	441a      	add	r2, r3
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b40 <UART_SetConfig+0x118>)
 8004ad6:	fba3 0302 	umull	r0, r3, r3, r2
 8004ada:	095b      	lsrs	r3, r3, #5
 8004adc:	2064      	movs	r0, #100	@ 0x64
 8004ade:	fb00 f303 	mul.w	r3, r0, r3
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	011b      	lsls	r3, r3, #4
 8004ae6:	3332      	adds	r3, #50	@ 0x32
 8004ae8:	4a15      	ldr	r2, [pc, #84]	@ (8004b40 <UART_SetConfig+0x118>)
 8004aea:	fba2 2303 	umull	r2, r3, r2, r3
 8004aee:	095b      	lsrs	r3, r3, #5
 8004af0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004af4:	4419      	add	r1, r3
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4613      	mov	r3, r2
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	4413      	add	r3, r2
 8004afe:	009a      	lsls	r2, r3, #2
 8004b00:	441a      	add	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	009b      	lsls	r3, r3, #2
 8004b08:	fbb2 f2f3 	udiv	r2, r2, r3
 8004b0c:	4b0c      	ldr	r3, [pc, #48]	@ (8004b40 <UART_SetConfig+0x118>)
 8004b0e:	fba3 0302 	umull	r0, r3, r3, r2
 8004b12:	095b      	lsrs	r3, r3, #5
 8004b14:	2064      	movs	r0, #100	@ 0x64
 8004b16:	fb00 f303 	mul.w	r3, r0, r3
 8004b1a:	1ad3      	subs	r3, r2, r3
 8004b1c:	011b      	lsls	r3, r3, #4
 8004b1e:	3332      	adds	r3, #50	@ 0x32
 8004b20:	4a07      	ldr	r2, [pc, #28]	@ (8004b40 <UART_SetConfig+0x118>)
 8004b22:	fba2 2303 	umull	r2, r3, r2, r3
 8004b26:	095b      	lsrs	r3, r3, #5
 8004b28:	f003 020f 	and.w	r2, r3, #15
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	440a      	add	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004b34:	bf00      	nop
 8004b36:	3710      	adds	r7, #16
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40013800 	.word	0x40013800
 8004b40:	51eb851f 	.word	0x51eb851f

08004b44 <siprintf>:
 8004b44:	b40e      	push	{r1, r2, r3}
 8004b46:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004b4a:	b500      	push	{lr}
 8004b4c:	b09c      	sub	sp, #112	@ 0x70
 8004b4e:	ab1d      	add	r3, sp, #116	@ 0x74
 8004b50:	9002      	str	r0, [sp, #8]
 8004b52:	9006      	str	r0, [sp, #24]
 8004b54:	9107      	str	r1, [sp, #28]
 8004b56:	9104      	str	r1, [sp, #16]
 8004b58:	4808      	ldr	r0, [pc, #32]	@ (8004b7c <siprintf+0x38>)
 8004b5a:	4909      	ldr	r1, [pc, #36]	@ (8004b80 <siprintf+0x3c>)
 8004b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b60:	9105      	str	r1, [sp, #20]
 8004b62:	6800      	ldr	r0, [r0, #0]
 8004b64:	a902      	add	r1, sp, #8
 8004b66:	9301      	str	r3, [sp, #4]
 8004b68:	f000 f992 	bl	8004e90 <_svfiprintf_r>
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	9b02      	ldr	r3, [sp, #8]
 8004b70:	701a      	strb	r2, [r3, #0]
 8004b72:	b01c      	add	sp, #112	@ 0x70
 8004b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b78:	b003      	add	sp, #12
 8004b7a:	4770      	bx	lr
 8004b7c:	2000005c 	.word	0x2000005c
 8004b80:	ffff0208 	.word	0xffff0208

08004b84 <memset>:
 8004b84:	4603      	mov	r3, r0
 8004b86:	4402      	add	r2, r0
 8004b88:	4293      	cmp	r3, r2
 8004b8a:	d100      	bne.n	8004b8e <memset+0xa>
 8004b8c:	4770      	bx	lr
 8004b8e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b92:	e7f9      	b.n	8004b88 <memset+0x4>

08004b94 <__errno>:
 8004b94:	4b01      	ldr	r3, [pc, #4]	@ (8004b9c <__errno+0x8>)
 8004b96:	6818      	ldr	r0, [r3, #0]
 8004b98:	4770      	bx	lr
 8004b9a:	bf00      	nop
 8004b9c:	2000005c 	.word	0x2000005c

08004ba0 <__libc_init_array>:
 8004ba0:	b570      	push	{r4, r5, r6, lr}
 8004ba2:	2600      	movs	r6, #0
 8004ba4:	4d0c      	ldr	r5, [pc, #48]	@ (8004bd8 <__libc_init_array+0x38>)
 8004ba6:	4c0d      	ldr	r4, [pc, #52]	@ (8004bdc <__libc_init_array+0x3c>)
 8004ba8:	1b64      	subs	r4, r4, r5
 8004baa:	10a4      	asrs	r4, r4, #2
 8004bac:	42a6      	cmp	r6, r4
 8004bae:	d109      	bne.n	8004bc4 <__libc_init_array+0x24>
 8004bb0:	f000 fc78 	bl	80054a4 <_init>
 8004bb4:	2600      	movs	r6, #0
 8004bb6:	4d0a      	ldr	r5, [pc, #40]	@ (8004be0 <__libc_init_array+0x40>)
 8004bb8:	4c0a      	ldr	r4, [pc, #40]	@ (8004be4 <__libc_init_array+0x44>)
 8004bba:	1b64      	subs	r4, r4, r5
 8004bbc:	10a4      	asrs	r4, r4, #2
 8004bbe:	42a6      	cmp	r6, r4
 8004bc0:	d105      	bne.n	8004bce <__libc_init_array+0x2e>
 8004bc2:	bd70      	pop	{r4, r5, r6, pc}
 8004bc4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bc8:	4798      	blx	r3
 8004bca:	3601      	adds	r6, #1
 8004bcc:	e7ee      	b.n	8004bac <__libc_init_array+0xc>
 8004bce:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bd2:	4798      	blx	r3
 8004bd4:	3601      	adds	r6, #1
 8004bd6:	e7f2      	b.n	8004bbe <__libc_init_array+0x1e>
 8004bd8:	0800555c 	.word	0x0800555c
 8004bdc:	0800555c 	.word	0x0800555c
 8004be0:	0800555c 	.word	0x0800555c
 8004be4:	08005560 	.word	0x08005560

08004be8 <__retarget_lock_acquire_recursive>:
 8004be8:	4770      	bx	lr

08004bea <__retarget_lock_release_recursive>:
 8004bea:	4770      	bx	lr

08004bec <_free_r>:
 8004bec:	b538      	push	{r3, r4, r5, lr}
 8004bee:	4605      	mov	r5, r0
 8004bf0:	2900      	cmp	r1, #0
 8004bf2:	d040      	beq.n	8004c76 <_free_r+0x8a>
 8004bf4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004bf8:	1f0c      	subs	r4, r1, #4
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	bfb8      	it	lt
 8004bfe:	18e4      	addlt	r4, r4, r3
 8004c00:	f000 f8de 	bl	8004dc0 <__malloc_lock>
 8004c04:	4a1c      	ldr	r2, [pc, #112]	@ (8004c78 <_free_r+0x8c>)
 8004c06:	6813      	ldr	r3, [r2, #0]
 8004c08:	b933      	cbnz	r3, 8004c18 <_free_r+0x2c>
 8004c0a:	6063      	str	r3, [r4, #4]
 8004c0c:	6014      	str	r4, [r2, #0]
 8004c0e:	4628      	mov	r0, r5
 8004c10:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c14:	f000 b8da 	b.w	8004dcc <__malloc_unlock>
 8004c18:	42a3      	cmp	r3, r4
 8004c1a:	d908      	bls.n	8004c2e <_free_r+0x42>
 8004c1c:	6820      	ldr	r0, [r4, #0]
 8004c1e:	1821      	adds	r1, r4, r0
 8004c20:	428b      	cmp	r3, r1
 8004c22:	bf01      	itttt	eq
 8004c24:	6819      	ldreq	r1, [r3, #0]
 8004c26:	685b      	ldreq	r3, [r3, #4]
 8004c28:	1809      	addeq	r1, r1, r0
 8004c2a:	6021      	streq	r1, [r4, #0]
 8004c2c:	e7ed      	b.n	8004c0a <_free_r+0x1e>
 8004c2e:	461a      	mov	r2, r3
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	b10b      	cbz	r3, 8004c38 <_free_r+0x4c>
 8004c34:	42a3      	cmp	r3, r4
 8004c36:	d9fa      	bls.n	8004c2e <_free_r+0x42>
 8004c38:	6811      	ldr	r1, [r2, #0]
 8004c3a:	1850      	adds	r0, r2, r1
 8004c3c:	42a0      	cmp	r0, r4
 8004c3e:	d10b      	bne.n	8004c58 <_free_r+0x6c>
 8004c40:	6820      	ldr	r0, [r4, #0]
 8004c42:	4401      	add	r1, r0
 8004c44:	1850      	adds	r0, r2, r1
 8004c46:	4283      	cmp	r3, r0
 8004c48:	6011      	str	r1, [r2, #0]
 8004c4a:	d1e0      	bne.n	8004c0e <_free_r+0x22>
 8004c4c:	6818      	ldr	r0, [r3, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	4408      	add	r0, r1
 8004c52:	6010      	str	r0, [r2, #0]
 8004c54:	6053      	str	r3, [r2, #4]
 8004c56:	e7da      	b.n	8004c0e <_free_r+0x22>
 8004c58:	d902      	bls.n	8004c60 <_free_r+0x74>
 8004c5a:	230c      	movs	r3, #12
 8004c5c:	602b      	str	r3, [r5, #0]
 8004c5e:	e7d6      	b.n	8004c0e <_free_r+0x22>
 8004c60:	6820      	ldr	r0, [r4, #0]
 8004c62:	1821      	adds	r1, r4, r0
 8004c64:	428b      	cmp	r3, r1
 8004c66:	bf01      	itttt	eq
 8004c68:	6819      	ldreq	r1, [r3, #0]
 8004c6a:	685b      	ldreq	r3, [r3, #4]
 8004c6c:	1809      	addeq	r1, r1, r0
 8004c6e:	6021      	streq	r1, [r4, #0]
 8004c70:	6063      	str	r3, [r4, #4]
 8004c72:	6054      	str	r4, [r2, #4]
 8004c74:	e7cb      	b.n	8004c0e <_free_r+0x22>
 8004c76:	bd38      	pop	{r3, r4, r5, pc}
 8004c78:	20000354 	.word	0x20000354

08004c7c <sbrk_aligned>:
 8004c7c:	b570      	push	{r4, r5, r6, lr}
 8004c7e:	4e0f      	ldr	r6, [pc, #60]	@ (8004cbc <sbrk_aligned+0x40>)
 8004c80:	460c      	mov	r4, r1
 8004c82:	6831      	ldr	r1, [r6, #0]
 8004c84:	4605      	mov	r5, r0
 8004c86:	b911      	cbnz	r1, 8004c8e <sbrk_aligned+0x12>
 8004c88:	f000 fbaa 	bl	80053e0 <_sbrk_r>
 8004c8c:	6030      	str	r0, [r6, #0]
 8004c8e:	4621      	mov	r1, r4
 8004c90:	4628      	mov	r0, r5
 8004c92:	f000 fba5 	bl	80053e0 <_sbrk_r>
 8004c96:	1c43      	adds	r3, r0, #1
 8004c98:	d103      	bne.n	8004ca2 <sbrk_aligned+0x26>
 8004c9a:	f04f 34ff 	mov.w	r4, #4294967295
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	bd70      	pop	{r4, r5, r6, pc}
 8004ca2:	1cc4      	adds	r4, r0, #3
 8004ca4:	f024 0403 	bic.w	r4, r4, #3
 8004ca8:	42a0      	cmp	r0, r4
 8004caa:	d0f8      	beq.n	8004c9e <sbrk_aligned+0x22>
 8004cac:	1a21      	subs	r1, r4, r0
 8004cae:	4628      	mov	r0, r5
 8004cb0:	f000 fb96 	bl	80053e0 <_sbrk_r>
 8004cb4:	3001      	adds	r0, #1
 8004cb6:	d1f2      	bne.n	8004c9e <sbrk_aligned+0x22>
 8004cb8:	e7ef      	b.n	8004c9a <sbrk_aligned+0x1e>
 8004cba:	bf00      	nop
 8004cbc:	20000350 	.word	0x20000350

08004cc0 <_malloc_r>:
 8004cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004cc4:	1ccd      	adds	r5, r1, #3
 8004cc6:	f025 0503 	bic.w	r5, r5, #3
 8004cca:	3508      	adds	r5, #8
 8004ccc:	2d0c      	cmp	r5, #12
 8004cce:	bf38      	it	cc
 8004cd0:	250c      	movcc	r5, #12
 8004cd2:	2d00      	cmp	r5, #0
 8004cd4:	4606      	mov	r6, r0
 8004cd6:	db01      	blt.n	8004cdc <_malloc_r+0x1c>
 8004cd8:	42a9      	cmp	r1, r5
 8004cda:	d904      	bls.n	8004ce6 <_malloc_r+0x26>
 8004cdc:	230c      	movs	r3, #12
 8004cde:	6033      	str	r3, [r6, #0]
 8004ce0:	2000      	movs	r0, #0
 8004ce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ce6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004dbc <_malloc_r+0xfc>
 8004cea:	f000 f869 	bl	8004dc0 <__malloc_lock>
 8004cee:	f8d8 3000 	ldr.w	r3, [r8]
 8004cf2:	461c      	mov	r4, r3
 8004cf4:	bb44      	cbnz	r4, 8004d48 <_malloc_r+0x88>
 8004cf6:	4629      	mov	r1, r5
 8004cf8:	4630      	mov	r0, r6
 8004cfa:	f7ff ffbf 	bl	8004c7c <sbrk_aligned>
 8004cfe:	1c43      	adds	r3, r0, #1
 8004d00:	4604      	mov	r4, r0
 8004d02:	d158      	bne.n	8004db6 <_malloc_r+0xf6>
 8004d04:	f8d8 4000 	ldr.w	r4, [r8]
 8004d08:	4627      	mov	r7, r4
 8004d0a:	2f00      	cmp	r7, #0
 8004d0c:	d143      	bne.n	8004d96 <_malloc_r+0xd6>
 8004d0e:	2c00      	cmp	r4, #0
 8004d10:	d04b      	beq.n	8004daa <_malloc_r+0xea>
 8004d12:	6823      	ldr	r3, [r4, #0]
 8004d14:	4639      	mov	r1, r7
 8004d16:	4630      	mov	r0, r6
 8004d18:	eb04 0903 	add.w	r9, r4, r3
 8004d1c:	f000 fb60 	bl	80053e0 <_sbrk_r>
 8004d20:	4581      	cmp	r9, r0
 8004d22:	d142      	bne.n	8004daa <_malloc_r+0xea>
 8004d24:	6821      	ldr	r1, [r4, #0]
 8004d26:	4630      	mov	r0, r6
 8004d28:	1a6d      	subs	r5, r5, r1
 8004d2a:	4629      	mov	r1, r5
 8004d2c:	f7ff ffa6 	bl	8004c7c <sbrk_aligned>
 8004d30:	3001      	adds	r0, #1
 8004d32:	d03a      	beq.n	8004daa <_malloc_r+0xea>
 8004d34:	6823      	ldr	r3, [r4, #0]
 8004d36:	442b      	add	r3, r5
 8004d38:	6023      	str	r3, [r4, #0]
 8004d3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	bb62      	cbnz	r2, 8004d9c <_malloc_r+0xdc>
 8004d42:	f8c8 7000 	str.w	r7, [r8]
 8004d46:	e00f      	b.n	8004d68 <_malloc_r+0xa8>
 8004d48:	6822      	ldr	r2, [r4, #0]
 8004d4a:	1b52      	subs	r2, r2, r5
 8004d4c:	d420      	bmi.n	8004d90 <_malloc_r+0xd0>
 8004d4e:	2a0b      	cmp	r2, #11
 8004d50:	d917      	bls.n	8004d82 <_malloc_r+0xc2>
 8004d52:	1961      	adds	r1, r4, r5
 8004d54:	42a3      	cmp	r3, r4
 8004d56:	6025      	str	r5, [r4, #0]
 8004d58:	bf18      	it	ne
 8004d5a:	6059      	strne	r1, [r3, #4]
 8004d5c:	6863      	ldr	r3, [r4, #4]
 8004d5e:	bf08      	it	eq
 8004d60:	f8c8 1000 	streq.w	r1, [r8]
 8004d64:	5162      	str	r2, [r4, r5]
 8004d66:	604b      	str	r3, [r1, #4]
 8004d68:	4630      	mov	r0, r6
 8004d6a:	f000 f82f 	bl	8004dcc <__malloc_unlock>
 8004d6e:	f104 000b 	add.w	r0, r4, #11
 8004d72:	1d23      	adds	r3, r4, #4
 8004d74:	f020 0007 	bic.w	r0, r0, #7
 8004d78:	1ac2      	subs	r2, r0, r3
 8004d7a:	bf1c      	itt	ne
 8004d7c:	1a1b      	subne	r3, r3, r0
 8004d7e:	50a3      	strne	r3, [r4, r2]
 8004d80:	e7af      	b.n	8004ce2 <_malloc_r+0x22>
 8004d82:	6862      	ldr	r2, [r4, #4]
 8004d84:	42a3      	cmp	r3, r4
 8004d86:	bf0c      	ite	eq
 8004d88:	f8c8 2000 	streq.w	r2, [r8]
 8004d8c:	605a      	strne	r2, [r3, #4]
 8004d8e:	e7eb      	b.n	8004d68 <_malloc_r+0xa8>
 8004d90:	4623      	mov	r3, r4
 8004d92:	6864      	ldr	r4, [r4, #4]
 8004d94:	e7ae      	b.n	8004cf4 <_malloc_r+0x34>
 8004d96:	463c      	mov	r4, r7
 8004d98:	687f      	ldr	r7, [r7, #4]
 8004d9a:	e7b6      	b.n	8004d0a <_malloc_r+0x4a>
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	685b      	ldr	r3, [r3, #4]
 8004da0:	42a3      	cmp	r3, r4
 8004da2:	d1fb      	bne.n	8004d9c <_malloc_r+0xdc>
 8004da4:	2300      	movs	r3, #0
 8004da6:	6053      	str	r3, [r2, #4]
 8004da8:	e7de      	b.n	8004d68 <_malloc_r+0xa8>
 8004daa:	230c      	movs	r3, #12
 8004dac:	4630      	mov	r0, r6
 8004dae:	6033      	str	r3, [r6, #0]
 8004db0:	f000 f80c 	bl	8004dcc <__malloc_unlock>
 8004db4:	e794      	b.n	8004ce0 <_malloc_r+0x20>
 8004db6:	6005      	str	r5, [r0, #0]
 8004db8:	e7d6      	b.n	8004d68 <_malloc_r+0xa8>
 8004dba:	bf00      	nop
 8004dbc:	20000354 	.word	0x20000354

08004dc0 <__malloc_lock>:
 8004dc0:	4801      	ldr	r0, [pc, #4]	@ (8004dc8 <__malloc_lock+0x8>)
 8004dc2:	f7ff bf11 	b.w	8004be8 <__retarget_lock_acquire_recursive>
 8004dc6:	bf00      	nop
 8004dc8:	2000034c 	.word	0x2000034c

08004dcc <__malloc_unlock>:
 8004dcc:	4801      	ldr	r0, [pc, #4]	@ (8004dd4 <__malloc_unlock+0x8>)
 8004dce:	f7ff bf0c 	b.w	8004bea <__retarget_lock_release_recursive>
 8004dd2:	bf00      	nop
 8004dd4:	2000034c 	.word	0x2000034c

08004dd8 <__ssputs_r>:
 8004dd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ddc:	461f      	mov	r7, r3
 8004dde:	688e      	ldr	r6, [r1, #8]
 8004de0:	4682      	mov	sl, r0
 8004de2:	42be      	cmp	r6, r7
 8004de4:	460c      	mov	r4, r1
 8004de6:	4690      	mov	r8, r2
 8004de8:	680b      	ldr	r3, [r1, #0]
 8004dea:	d82d      	bhi.n	8004e48 <__ssputs_r+0x70>
 8004dec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004df0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004df4:	d026      	beq.n	8004e44 <__ssputs_r+0x6c>
 8004df6:	6965      	ldr	r5, [r4, #20]
 8004df8:	6909      	ldr	r1, [r1, #16]
 8004dfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004dfe:	eba3 0901 	sub.w	r9, r3, r1
 8004e02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e06:	1c7b      	adds	r3, r7, #1
 8004e08:	444b      	add	r3, r9
 8004e0a:	106d      	asrs	r5, r5, #1
 8004e0c:	429d      	cmp	r5, r3
 8004e0e:	bf38      	it	cc
 8004e10:	461d      	movcc	r5, r3
 8004e12:	0553      	lsls	r3, r2, #21
 8004e14:	d527      	bpl.n	8004e66 <__ssputs_r+0x8e>
 8004e16:	4629      	mov	r1, r5
 8004e18:	f7ff ff52 	bl	8004cc0 <_malloc_r>
 8004e1c:	4606      	mov	r6, r0
 8004e1e:	b360      	cbz	r0, 8004e7a <__ssputs_r+0xa2>
 8004e20:	464a      	mov	r2, r9
 8004e22:	6921      	ldr	r1, [r4, #16]
 8004e24:	f000 fafa 	bl	800541c <memcpy>
 8004e28:	89a3      	ldrh	r3, [r4, #12]
 8004e2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e32:	81a3      	strh	r3, [r4, #12]
 8004e34:	6126      	str	r6, [r4, #16]
 8004e36:	444e      	add	r6, r9
 8004e38:	6026      	str	r6, [r4, #0]
 8004e3a:	463e      	mov	r6, r7
 8004e3c:	6165      	str	r5, [r4, #20]
 8004e3e:	eba5 0509 	sub.w	r5, r5, r9
 8004e42:	60a5      	str	r5, [r4, #8]
 8004e44:	42be      	cmp	r6, r7
 8004e46:	d900      	bls.n	8004e4a <__ssputs_r+0x72>
 8004e48:	463e      	mov	r6, r7
 8004e4a:	4632      	mov	r2, r6
 8004e4c:	4641      	mov	r1, r8
 8004e4e:	6820      	ldr	r0, [r4, #0]
 8004e50:	f000 faac 	bl	80053ac <memmove>
 8004e54:	2000      	movs	r0, #0
 8004e56:	68a3      	ldr	r3, [r4, #8]
 8004e58:	1b9b      	subs	r3, r3, r6
 8004e5a:	60a3      	str	r3, [r4, #8]
 8004e5c:	6823      	ldr	r3, [r4, #0]
 8004e5e:	4433      	add	r3, r6
 8004e60:	6023      	str	r3, [r4, #0]
 8004e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e66:	462a      	mov	r2, r5
 8004e68:	f000 fae6 	bl	8005438 <_realloc_r>
 8004e6c:	4606      	mov	r6, r0
 8004e6e:	2800      	cmp	r0, #0
 8004e70:	d1e0      	bne.n	8004e34 <__ssputs_r+0x5c>
 8004e72:	4650      	mov	r0, sl
 8004e74:	6921      	ldr	r1, [r4, #16]
 8004e76:	f7ff feb9 	bl	8004bec <_free_r>
 8004e7a:	230c      	movs	r3, #12
 8004e7c:	f8ca 3000 	str.w	r3, [sl]
 8004e80:	89a3      	ldrh	r3, [r4, #12]
 8004e82:	f04f 30ff 	mov.w	r0, #4294967295
 8004e86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e8a:	81a3      	strh	r3, [r4, #12]
 8004e8c:	e7e9      	b.n	8004e62 <__ssputs_r+0x8a>
	...

08004e90 <_svfiprintf_r>:
 8004e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e94:	4698      	mov	r8, r3
 8004e96:	898b      	ldrh	r3, [r1, #12]
 8004e98:	4607      	mov	r7, r0
 8004e9a:	061b      	lsls	r3, r3, #24
 8004e9c:	460d      	mov	r5, r1
 8004e9e:	4614      	mov	r4, r2
 8004ea0:	b09d      	sub	sp, #116	@ 0x74
 8004ea2:	d510      	bpl.n	8004ec6 <_svfiprintf_r+0x36>
 8004ea4:	690b      	ldr	r3, [r1, #16]
 8004ea6:	b973      	cbnz	r3, 8004ec6 <_svfiprintf_r+0x36>
 8004ea8:	2140      	movs	r1, #64	@ 0x40
 8004eaa:	f7ff ff09 	bl	8004cc0 <_malloc_r>
 8004eae:	6028      	str	r0, [r5, #0]
 8004eb0:	6128      	str	r0, [r5, #16]
 8004eb2:	b930      	cbnz	r0, 8004ec2 <_svfiprintf_r+0x32>
 8004eb4:	230c      	movs	r3, #12
 8004eb6:	603b      	str	r3, [r7, #0]
 8004eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004ebc:	b01d      	add	sp, #116	@ 0x74
 8004ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ec2:	2340      	movs	r3, #64	@ 0x40
 8004ec4:	616b      	str	r3, [r5, #20]
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eca:	2320      	movs	r3, #32
 8004ecc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ed0:	2330      	movs	r3, #48	@ 0x30
 8004ed2:	f04f 0901 	mov.w	r9, #1
 8004ed6:	f8cd 800c 	str.w	r8, [sp, #12]
 8004eda:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005074 <_svfiprintf_r+0x1e4>
 8004ede:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ee2:	4623      	mov	r3, r4
 8004ee4:	469a      	mov	sl, r3
 8004ee6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004eea:	b10a      	cbz	r2, 8004ef0 <_svfiprintf_r+0x60>
 8004eec:	2a25      	cmp	r2, #37	@ 0x25
 8004eee:	d1f9      	bne.n	8004ee4 <_svfiprintf_r+0x54>
 8004ef0:	ebba 0b04 	subs.w	fp, sl, r4
 8004ef4:	d00b      	beq.n	8004f0e <_svfiprintf_r+0x7e>
 8004ef6:	465b      	mov	r3, fp
 8004ef8:	4622      	mov	r2, r4
 8004efa:	4629      	mov	r1, r5
 8004efc:	4638      	mov	r0, r7
 8004efe:	f7ff ff6b 	bl	8004dd8 <__ssputs_r>
 8004f02:	3001      	adds	r0, #1
 8004f04:	f000 80a7 	beq.w	8005056 <_svfiprintf_r+0x1c6>
 8004f08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f0a:	445a      	add	r2, fp
 8004f0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	f000 809f 	beq.w	8005056 <_svfiprintf_r+0x1c6>
 8004f18:	2300      	movs	r3, #0
 8004f1a:	f04f 32ff 	mov.w	r2, #4294967295
 8004f1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f22:	f10a 0a01 	add.w	sl, sl, #1
 8004f26:	9304      	str	r3, [sp, #16]
 8004f28:	9307      	str	r3, [sp, #28]
 8004f2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f30:	4654      	mov	r4, sl
 8004f32:	2205      	movs	r2, #5
 8004f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f38:	484e      	ldr	r0, [pc, #312]	@ (8005074 <_svfiprintf_r+0x1e4>)
 8004f3a:	f000 fa61 	bl	8005400 <memchr>
 8004f3e:	9a04      	ldr	r2, [sp, #16]
 8004f40:	b9d8      	cbnz	r0, 8004f7a <_svfiprintf_r+0xea>
 8004f42:	06d0      	lsls	r0, r2, #27
 8004f44:	bf44      	itt	mi
 8004f46:	2320      	movmi	r3, #32
 8004f48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f4c:	0711      	lsls	r1, r2, #28
 8004f4e:	bf44      	itt	mi
 8004f50:	232b      	movmi	r3, #43	@ 0x2b
 8004f52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004f56:	f89a 3000 	ldrb.w	r3, [sl]
 8004f5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f5c:	d015      	beq.n	8004f8a <_svfiprintf_r+0xfa>
 8004f5e:	4654      	mov	r4, sl
 8004f60:	2000      	movs	r0, #0
 8004f62:	f04f 0c0a 	mov.w	ip, #10
 8004f66:	9a07      	ldr	r2, [sp, #28]
 8004f68:	4621      	mov	r1, r4
 8004f6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f6e:	3b30      	subs	r3, #48	@ 0x30
 8004f70:	2b09      	cmp	r3, #9
 8004f72:	d94b      	bls.n	800500c <_svfiprintf_r+0x17c>
 8004f74:	b1b0      	cbz	r0, 8004fa4 <_svfiprintf_r+0x114>
 8004f76:	9207      	str	r2, [sp, #28]
 8004f78:	e014      	b.n	8004fa4 <_svfiprintf_r+0x114>
 8004f7a:	eba0 0308 	sub.w	r3, r0, r8
 8004f7e:	fa09 f303 	lsl.w	r3, r9, r3
 8004f82:	4313      	orrs	r3, r2
 8004f84:	46a2      	mov	sl, r4
 8004f86:	9304      	str	r3, [sp, #16]
 8004f88:	e7d2      	b.n	8004f30 <_svfiprintf_r+0xa0>
 8004f8a:	9b03      	ldr	r3, [sp, #12]
 8004f8c:	1d19      	adds	r1, r3, #4
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	9103      	str	r1, [sp, #12]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	bfbb      	ittet	lt
 8004f96:	425b      	neglt	r3, r3
 8004f98:	f042 0202 	orrlt.w	r2, r2, #2
 8004f9c:	9307      	strge	r3, [sp, #28]
 8004f9e:	9307      	strlt	r3, [sp, #28]
 8004fa0:	bfb8      	it	lt
 8004fa2:	9204      	strlt	r2, [sp, #16]
 8004fa4:	7823      	ldrb	r3, [r4, #0]
 8004fa6:	2b2e      	cmp	r3, #46	@ 0x2e
 8004fa8:	d10a      	bne.n	8004fc0 <_svfiprintf_r+0x130>
 8004faa:	7863      	ldrb	r3, [r4, #1]
 8004fac:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fae:	d132      	bne.n	8005016 <_svfiprintf_r+0x186>
 8004fb0:	9b03      	ldr	r3, [sp, #12]
 8004fb2:	3402      	adds	r4, #2
 8004fb4:	1d1a      	adds	r2, r3, #4
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	9203      	str	r2, [sp, #12]
 8004fba:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004fbe:	9305      	str	r3, [sp, #20]
 8004fc0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005078 <_svfiprintf_r+0x1e8>
 8004fc4:	2203      	movs	r2, #3
 8004fc6:	4650      	mov	r0, sl
 8004fc8:	7821      	ldrb	r1, [r4, #0]
 8004fca:	f000 fa19 	bl	8005400 <memchr>
 8004fce:	b138      	cbz	r0, 8004fe0 <_svfiprintf_r+0x150>
 8004fd0:	2240      	movs	r2, #64	@ 0x40
 8004fd2:	9b04      	ldr	r3, [sp, #16]
 8004fd4:	eba0 000a 	sub.w	r0, r0, sl
 8004fd8:	4082      	lsls	r2, r0
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	3401      	adds	r4, #1
 8004fde:	9304      	str	r3, [sp, #16]
 8004fe0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fe4:	2206      	movs	r2, #6
 8004fe6:	4825      	ldr	r0, [pc, #148]	@ (800507c <_svfiprintf_r+0x1ec>)
 8004fe8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004fec:	f000 fa08 	bl	8005400 <memchr>
 8004ff0:	2800      	cmp	r0, #0
 8004ff2:	d036      	beq.n	8005062 <_svfiprintf_r+0x1d2>
 8004ff4:	4b22      	ldr	r3, [pc, #136]	@ (8005080 <_svfiprintf_r+0x1f0>)
 8004ff6:	bb1b      	cbnz	r3, 8005040 <_svfiprintf_r+0x1b0>
 8004ff8:	9b03      	ldr	r3, [sp, #12]
 8004ffa:	3307      	adds	r3, #7
 8004ffc:	f023 0307 	bic.w	r3, r3, #7
 8005000:	3308      	adds	r3, #8
 8005002:	9303      	str	r3, [sp, #12]
 8005004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005006:	4433      	add	r3, r6
 8005008:	9309      	str	r3, [sp, #36]	@ 0x24
 800500a:	e76a      	b.n	8004ee2 <_svfiprintf_r+0x52>
 800500c:	460c      	mov	r4, r1
 800500e:	2001      	movs	r0, #1
 8005010:	fb0c 3202 	mla	r2, ip, r2, r3
 8005014:	e7a8      	b.n	8004f68 <_svfiprintf_r+0xd8>
 8005016:	2300      	movs	r3, #0
 8005018:	f04f 0c0a 	mov.w	ip, #10
 800501c:	4619      	mov	r1, r3
 800501e:	3401      	adds	r4, #1
 8005020:	9305      	str	r3, [sp, #20]
 8005022:	4620      	mov	r0, r4
 8005024:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005028:	3a30      	subs	r2, #48	@ 0x30
 800502a:	2a09      	cmp	r2, #9
 800502c:	d903      	bls.n	8005036 <_svfiprintf_r+0x1a6>
 800502e:	2b00      	cmp	r3, #0
 8005030:	d0c6      	beq.n	8004fc0 <_svfiprintf_r+0x130>
 8005032:	9105      	str	r1, [sp, #20]
 8005034:	e7c4      	b.n	8004fc0 <_svfiprintf_r+0x130>
 8005036:	4604      	mov	r4, r0
 8005038:	2301      	movs	r3, #1
 800503a:	fb0c 2101 	mla	r1, ip, r1, r2
 800503e:	e7f0      	b.n	8005022 <_svfiprintf_r+0x192>
 8005040:	ab03      	add	r3, sp, #12
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	462a      	mov	r2, r5
 8005046:	4638      	mov	r0, r7
 8005048:	4b0e      	ldr	r3, [pc, #56]	@ (8005084 <_svfiprintf_r+0x1f4>)
 800504a:	a904      	add	r1, sp, #16
 800504c:	f3af 8000 	nop.w
 8005050:	1c42      	adds	r2, r0, #1
 8005052:	4606      	mov	r6, r0
 8005054:	d1d6      	bne.n	8005004 <_svfiprintf_r+0x174>
 8005056:	89ab      	ldrh	r3, [r5, #12]
 8005058:	065b      	lsls	r3, r3, #25
 800505a:	f53f af2d 	bmi.w	8004eb8 <_svfiprintf_r+0x28>
 800505e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005060:	e72c      	b.n	8004ebc <_svfiprintf_r+0x2c>
 8005062:	ab03      	add	r3, sp, #12
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	462a      	mov	r2, r5
 8005068:	4638      	mov	r0, r7
 800506a:	4b06      	ldr	r3, [pc, #24]	@ (8005084 <_svfiprintf_r+0x1f4>)
 800506c:	a904      	add	r1, sp, #16
 800506e:	f000 f87d 	bl	800516c <_printf_i>
 8005072:	e7ed      	b.n	8005050 <_svfiprintf_r+0x1c0>
 8005074:	0800551e 	.word	0x0800551e
 8005078:	08005524 	.word	0x08005524
 800507c:	08005528 	.word	0x08005528
 8005080:	00000000 	.word	0x00000000
 8005084:	08004dd9 	.word	0x08004dd9

08005088 <_printf_common>:
 8005088:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800508c:	4616      	mov	r6, r2
 800508e:	4698      	mov	r8, r3
 8005090:	688a      	ldr	r2, [r1, #8]
 8005092:	690b      	ldr	r3, [r1, #16]
 8005094:	4607      	mov	r7, r0
 8005096:	4293      	cmp	r3, r2
 8005098:	bfb8      	it	lt
 800509a:	4613      	movlt	r3, r2
 800509c:	6033      	str	r3, [r6, #0]
 800509e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80050a2:	460c      	mov	r4, r1
 80050a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80050a8:	b10a      	cbz	r2, 80050ae <_printf_common+0x26>
 80050aa:	3301      	adds	r3, #1
 80050ac:	6033      	str	r3, [r6, #0]
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	0699      	lsls	r1, r3, #26
 80050b2:	bf42      	ittt	mi
 80050b4:	6833      	ldrmi	r3, [r6, #0]
 80050b6:	3302      	addmi	r3, #2
 80050b8:	6033      	strmi	r3, [r6, #0]
 80050ba:	6825      	ldr	r5, [r4, #0]
 80050bc:	f015 0506 	ands.w	r5, r5, #6
 80050c0:	d106      	bne.n	80050d0 <_printf_common+0x48>
 80050c2:	f104 0a19 	add.w	sl, r4, #25
 80050c6:	68e3      	ldr	r3, [r4, #12]
 80050c8:	6832      	ldr	r2, [r6, #0]
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	42ab      	cmp	r3, r5
 80050ce:	dc2b      	bgt.n	8005128 <_printf_common+0xa0>
 80050d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80050d4:	6822      	ldr	r2, [r4, #0]
 80050d6:	3b00      	subs	r3, #0
 80050d8:	bf18      	it	ne
 80050da:	2301      	movne	r3, #1
 80050dc:	0692      	lsls	r2, r2, #26
 80050de:	d430      	bmi.n	8005142 <_printf_common+0xba>
 80050e0:	4641      	mov	r1, r8
 80050e2:	4638      	mov	r0, r7
 80050e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80050e8:	47c8      	blx	r9
 80050ea:	3001      	adds	r0, #1
 80050ec:	d023      	beq.n	8005136 <_printf_common+0xae>
 80050ee:	6823      	ldr	r3, [r4, #0]
 80050f0:	6922      	ldr	r2, [r4, #16]
 80050f2:	f003 0306 	and.w	r3, r3, #6
 80050f6:	2b04      	cmp	r3, #4
 80050f8:	bf14      	ite	ne
 80050fa:	2500      	movne	r5, #0
 80050fc:	6833      	ldreq	r3, [r6, #0]
 80050fe:	f04f 0600 	mov.w	r6, #0
 8005102:	bf08      	it	eq
 8005104:	68e5      	ldreq	r5, [r4, #12]
 8005106:	f104 041a 	add.w	r4, r4, #26
 800510a:	bf08      	it	eq
 800510c:	1aed      	subeq	r5, r5, r3
 800510e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005112:	bf08      	it	eq
 8005114:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005118:	4293      	cmp	r3, r2
 800511a:	bfc4      	itt	gt
 800511c:	1a9b      	subgt	r3, r3, r2
 800511e:	18ed      	addgt	r5, r5, r3
 8005120:	42b5      	cmp	r5, r6
 8005122:	d11a      	bne.n	800515a <_printf_common+0xd2>
 8005124:	2000      	movs	r0, #0
 8005126:	e008      	b.n	800513a <_printf_common+0xb2>
 8005128:	2301      	movs	r3, #1
 800512a:	4652      	mov	r2, sl
 800512c:	4641      	mov	r1, r8
 800512e:	4638      	mov	r0, r7
 8005130:	47c8      	blx	r9
 8005132:	3001      	adds	r0, #1
 8005134:	d103      	bne.n	800513e <_printf_common+0xb6>
 8005136:	f04f 30ff 	mov.w	r0, #4294967295
 800513a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800513e:	3501      	adds	r5, #1
 8005140:	e7c1      	b.n	80050c6 <_printf_common+0x3e>
 8005142:	2030      	movs	r0, #48	@ 0x30
 8005144:	18e1      	adds	r1, r4, r3
 8005146:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800514a:	1c5a      	adds	r2, r3, #1
 800514c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005150:	4422      	add	r2, r4
 8005152:	3302      	adds	r3, #2
 8005154:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005158:	e7c2      	b.n	80050e0 <_printf_common+0x58>
 800515a:	2301      	movs	r3, #1
 800515c:	4622      	mov	r2, r4
 800515e:	4641      	mov	r1, r8
 8005160:	4638      	mov	r0, r7
 8005162:	47c8      	blx	r9
 8005164:	3001      	adds	r0, #1
 8005166:	d0e6      	beq.n	8005136 <_printf_common+0xae>
 8005168:	3601      	adds	r6, #1
 800516a:	e7d9      	b.n	8005120 <_printf_common+0x98>

0800516c <_printf_i>:
 800516c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005170:	7e0f      	ldrb	r7, [r1, #24]
 8005172:	4691      	mov	r9, r2
 8005174:	2f78      	cmp	r7, #120	@ 0x78
 8005176:	4680      	mov	r8, r0
 8005178:	460c      	mov	r4, r1
 800517a:	469a      	mov	sl, r3
 800517c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800517e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005182:	d807      	bhi.n	8005194 <_printf_i+0x28>
 8005184:	2f62      	cmp	r7, #98	@ 0x62
 8005186:	d80a      	bhi.n	800519e <_printf_i+0x32>
 8005188:	2f00      	cmp	r7, #0
 800518a:	f000 80d3 	beq.w	8005334 <_printf_i+0x1c8>
 800518e:	2f58      	cmp	r7, #88	@ 0x58
 8005190:	f000 80ba 	beq.w	8005308 <_printf_i+0x19c>
 8005194:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005198:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800519c:	e03a      	b.n	8005214 <_printf_i+0xa8>
 800519e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80051a2:	2b15      	cmp	r3, #21
 80051a4:	d8f6      	bhi.n	8005194 <_printf_i+0x28>
 80051a6:	a101      	add	r1, pc, #4	@ (adr r1, 80051ac <_printf_i+0x40>)
 80051a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051ac:	08005205 	.word	0x08005205
 80051b0:	08005219 	.word	0x08005219
 80051b4:	08005195 	.word	0x08005195
 80051b8:	08005195 	.word	0x08005195
 80051bc:	08005195 	.word	0x08005195
 80051c0:	08005195 	.word	0x08005195
 80051c4:	08005219 	.word	0x08005219
 80051c8:	08005195 	.word	0x08005195
 80051cc:	08005195 	.word	0x08005195
 80051d0:	08005195 	.word	0x08005195
 80051d4:	08005195 	.word	0x08005195
 80051d8:	0800531b 	.word	0x0800531b
 80051dc:	08005243 	.word	0x08005243
 80051e0:	080052d5 	.word	0x080052d5
 80051e4:	08005195 	.word	0x08005195
 80051e8:	08005195 	.word	0x08005195
 80051ec:	0800533d 	.word	0x0800533d
 80051f0:	08005195 	.word	0x08005195
 80051f4:	08005243 	.word	0x08005243
 80051f8:	08005195 	.word	0x08005195
 80051fc:	08005195 	.word	0x08005195
 8005200:	080052dd 	.word	0x080052dd
 8005204:	6833      	ldr	r3, [r6, #0]
 8005206:	1d1a      	adds	r2, r3, #4
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	6032      	str	r2, [r6, #0]
 800520c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005210:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005214:	2301      	movs	r3, #1
 8005216:	e09e      	b.n	8005356 <_printf_i+0x1ea>
 8005218:	6833      	ldr	r3, [r6, #0]
 800521a:	6820      	ldr	r0, [r4, #0]
 800521c:	1d19      	adds	r1, r3, #4
 800521e:	6031      	str	r1, [r6, #0]
 8005220:	0606      	lsls	r6, r0, #24
 8005222:	d501      	bpl.n	8005228 <_printf_i+0xbc>
 8005224:	681d      	ldr	r5, [r3, #0]
 8005226:	e003      	b.n	8005230 <_printf_i+0xc4>
 8005228:	0645      	lsls	r5, r0, #25
 800522a:	d5fb      	bpl.n	8005224 <_printf_i+0xb8>
 800522c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005230:	2d00      	cmp	r5, #0
 8005232:	da03      	bge.n	800523c <_printf_i+0xd0>
 8005234:	232d      	movs	r3, #45	@ 0x2d
 8005236:	426d      	negs	r5, r5
 8005238:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800523c:	230a      	movs	r3, #10
 800523e:	4859      	ldr	r0, [pc, #356]	@ (80053a4 <_printf_i+0x238>)
 8005240:	e011      	b.n	8005266 <_printf_i+0xfa>
 8005242:	6821      	ldr	r1, [r4, #0]
 8005244:	6833      	ldr	r3, [r6, #0]
 8005246:	0608      	lsls	r0, r1, #24
 8005248:	f853 5b04 	ldr.w	r5, [r3], #4
 800524c:	d402      	bmi.n	8005254 <_printf_i+0xe8>
 800524e:	0649      	lsls	r1, r1, #25
 8005250:	bf48      	it	mi
 8005252:	b2ad      	uxthmi	r5, r5
 8005254:	2f6f      	cmp	r7, #111	@ 0x6f
 8005256:	6033      	str	r3, [r6, #0]
 8005258:	bf14      	ite	ne
 800525a:	230a      	movne	r3, #10
 800525c:	2308      	moveq	r3, #8
 800525e:	4851      	ldr	r0, [pc, #324]	@ (80053a4 <_printf_i+0x238>)
 8005260:	2100      	movs	r1, #0
 8005262:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005266:	6866      	ldr	r6, [r4, #4]
 8005268:	2e00      	cmp	r6, #0
 800526a:	bfa8      	it	ge
 800526c:	6821      	ldrge	r1, [r4, #0]
 800526e:	60a6      	str	r6, [r4, #8]
 8005270:	bfa4      	itt	ge
 8005272:	f021 0104 	bicge.w	r1, r1, #4
 8005276:	6021      	strge	r1, [r4, #0]
 8005278:	b90d      	cbnz	r5, 800527e <_printf_i+0x112>
 800527a:	2e00      	cmp	r6, #0
 800527c:	d04b      	beq.n	8005316 <_printf_i+0x1aa>
 800527e:	4616      	mov	r6, r2
 8005280:	fbb5 f1f3 	udiv	r1, r5, r3
 8005284:	fb03 5711 	mls	r7, r3, r1, r5
 8005288:	5dc7      	ldrb	r7, [r0, r7]
 800528a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800528e:	462f      	mov	r7, r5
 8005290:	42bb      	cmp	r3, r7
 8005292:	460d      	mov	r5, r1
 8005294:	d9f4      	bls.n	8005280 <_printf_i+0x114>
 8005296:	2b08      	cmp	r3, #8
 8005298:	d10b      	bne.n	80052b2 <_printf_i+0x146>
 800529a:	6823      	ldr	r3, [r4, #0]
 800529c:	07df      	lsls	r7, r3, #31
 800529e:	d508      	bpl.n	80052b2 <_printf_i+0x146>
 80052a0:	6923      	ldr	r3, [r4, #16]
 80052a2:	6861      	ldr	r1, [r4, #4]
 80052a4:	4299      	cmp	r1, r3
 80052a6:	bfde      	ittt	le
 80052a8:	2330      	movle	r3, #48	@ 0x30
 80052aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052b2:	1b92      	subs	r2, r2, r6
 80052b4:	6122      	str	r2, [r4, #16]
 80052b6:	464b      	mov	r3, r9
 80052b8:	4621      	mov	r1, r4
 80052ba:	4640      	mov	r0, r8
 80052bc:	f8cd a000 	str.w	sl, [sp]
 80052c0:	aa03      	add	r2, sp, #12
 80052c2:	f7ff fee1 	bl	8005088 <_printf_common>
 80052c6:	3001      	adds	r0, #1
 80052c8:	d14a      	bne.n	8005360 <_printf_i+0x1f4>
 80052ca:	f04f 30ff 	mov.w	r0, #4294967295
 80052ce:	b004      	add	sp, #16
 80052d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d4:	6823      	ldr	r3, [r4, #0]
 80052d6:	f043 0320 	orr.w	r3, r3, #32
 80052da:	6023      	str	r3, [r4, #0]
 80052dc:	2778      	movs	r7, #120	@ 0x78
 80052de:	4832      	ldr	r0, [pc, #200]	@ (80053a8 <_printf_i+0x23c>)
 80052e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80052e4:	6823      	ldr	r3, [r4, #0]
 80052e6:	6831      	ldr	r1, [r6, #0]
 80052e8:	061f      	lsls	r7, r3, #24
 80052ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80052ee:	d402      	bmi.n	80052f6 <_printf_i+0x18a>
 80052f0:	065f      	lsls	r7, r3, #25
 80052f2:	bf48      	it	mi
 80052f4:	b2ad      	uxthmi	r5, r5
 80052f6:	6031      	str	r1, [r6, #0]
 80052f8:	07d9      	lsls	r1, r3, #31
 80052fa:	bf44      	itt	mi
 80052fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005300:	6023      	strmi	r3, [r4, #0]
 8005302:	b11d      	cbz	r5, 800530c <_printf_i+0x1a0>
 8005304:	2310      	movs	r3, #16
 8005306:	e7ab      	b.n	8005260 <_printf_i+0xf4>
 8005308:	4826      	ldr	r0, [pc, #152]	@ (80053a4 <_printf_i+0x238>)
 800530a:	e7e9      	b.n	80052e0 <_printf_i+0x174>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	f023 0320 	bic.w	r3, r3, #32
 8005312:	6023      	str	r3, [r4, #0]
 8005314:	e7f6      	b.n	8005304 <_printf_i+0x198>
 8005316:	4616      	mov	r6, r2
 8005318:	e7bd      	b.n	8005296 <_printf_i+0x12a>
 800531a:	6833      	ldr	r3, [r6, #0]
 800531c:	6825      	ldr	r5, [r4, #0]
 800531e:	1d18      	adds	r0, r3, #4
 8005320:	6961      	ldr	r1, [r4, #20]
 8005322:	6030      	str	r0, [r6, #0]
 8005324:	062e      	lsls	r6, r5, #24
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	d501      	bpl.n	800532e <_printf_i+0x1c2>
 800532a:	6019      	str	r1, [r3, #0]
 800532c:	e002      	b.n	8005334 <_printf_i+0x1c8>
 800532e:	0668      	lsls	r0, r5, #25
 8005330:	d5fb      	bpl.n	800532a <_printf_i+0x1be>
 8005332:	8019      	strh	r1, [r3, #0]
 8005334:	2300      	movs	r3, #0
 8005336:	4616      	mov	r6, r2
 8005338:	6123      	str	r3, [r4, #16]
 800533a:	e7bc      	b.n	80052b6 <_printf_i+0x14a>
 800533c:	6833      	ldr	r3, [r6, #0]
 800533e:	2100      	movs	r1, #0
 8005340:	1d1a      	adds	r2, r3, #4
 8005342:	6032      	str	r2, [r6, #0]
 8005344:	681e      	ldr	r6, [r3, #0]
 8005346:	6862      	ldr	r2, [r4, #4]
 8005348:	4630      	mov	r0, r6
 800534a:	f000 f859 	bl	8005400 <memchr>
 800534e:	b108      	cbz	r0, 8005354 <_printf_i+0x1e8>
 8005350:	1b80      	subs	r0, r0, r6
 8005352:	6060      	str	r0, [r4, #4]
 8005354:	6863      	ldr	r3, [r4, #4]
 8005356:	6123      	str	r3, [r4, #16]
 8005358:	2300      	movs	r3, #0
 800535a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800535e:	e7aa      	b.n	80052b6 <_printf_i+0x14a>
 8005360:	4632      	mov	r2, r6
 8005362:	4649      	mov	r1, r9
 8005364:	4640      	mov	r0, r8
 8005366:	6923      	ldr	r3, [r4, #16]
 8005368:	47d0      	blx	sl
 800536a:	3001      	adds	r0, #1
 800536c:	d0ad      	beq.n	80052ca <_printf_i+0x15e>
 800536e:	6823      	ldr	r3, [r4, #0]
 8005370:	079b      	lsls	r3, r3, #30
 8005372:	d413      	bmi.n	800539c <_printf_i+0x230>
 8005374:	68e0      	ldr	r0, [r4, #12]
 8005376:	9b03      	ldr	r3, [sp, #12]
 8005378:	4298      	cmp	r0, r3
 800537a:	bfb8      	it	lt
 800537c:	4618      	movlt	r0, r3
 800537e:	e7a6      	b.n	80052ce <_printf_i+0x162>
 8005380:	2301      	movs	r3, #1
 8005382:	4632      	mov	r2, r6
 8005384:	4649      	mov	r1, r9
 8005386:	4640      	mov	r0, r8
 8005388:	47d0      	blx	sl
 800538a:	3001      	adds	r0, #1
 800538c:	d09d      	beq.n	80052ca <_printf_i+0x15e>
 800538e:	3501      	adds	r5, #1
 8005390:	68e3      	ldr	r3, [r4, #12]
 8005392:	9903      	ldr	r1, [sp, #12]
 8005394:	1a5b      	subs	r3, r3, r1
 8005396:	42ab      	cmp	r3, r5
 8005398:	dcf2      	bgt.n	8005380 <_printf_i+0x214>
 800539a:	e7eb      	b.n	8005374 <_printf_i+0x208>
 800539c:	2500      	movs	r5, #0
 800539e:	f104 0619 	add.w	r6, r4, #25
 80053a2:	e7f5      	b.n	8005390 <_printf_i+0x224>
 80053a4:	0800552f 	.word	0x0800552f
 80053a8:	08005540 	.word	0x08005540

080053ac <memmove>:
 80053ac:	4288      	cmp	r0, r1
 80053ae:	b510      	push	{r4, lr}
 80053b0:	eb01 0402 	add.w	r4, r1, r2
 80053b4:	d902      	bls.n	80053bc <memmove+0x10>
 80053b6:	4284      	cmp	r4, r0
 80053b8:	4623      	mov	r3, r4
 80053ba:	d807      	bhi.n	80053cc <memmove+0x20>
 80053bc:	1e43      	subs	r3, r0, #1
 80053be:	42a1      	cmp	r1, r4
 80053c0:	d008      	beq.n	80053d4 <memmove+0x28>
 80053c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80053c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80053ca:	e7f8      	b.n	80053be <memmove+0x12>
 80053cc:	4601      	mov	r1, r0
 80053ce:	4402      	add	r2, r0
 80053d0:	428a      	cmp	r2, r1
 80053d2:	d100      	bne.n	80053d6 <memmove+0x2a>
 80053d4:	bd10      	pop	{r4, pc}
 80053d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053de:	e7f7      	b.n	80053d0 <memmove+0x24>

080053e0 <_sbrk_r>:
 80053e0:	b538      	push	{r3, r4, r5, lr}
 80053e2:	2300      	movs	r3, #0
 80053e4:	4d05      	ldr	r5, [pc, #20]	@ (80053fc <_sbrk_r+0x1c>)
 80053e6:	4604      	mov	r4, r0
 80053e8:	4608      	mov	r0, r1
 80053ea:	602b      	str	r3, [r5, #0]
 80053ec:	f7fc fb9c 	bl	8001b28 <_sbrk>
 80053f0:	1c43      	adds	r3, r0, #1
 80053f2:	d102      	bne.n	80053fa <_sbrk_r+0x1a>
 80053f4:	682b      	ldr	r3, [r5, #0]
 80053f6:	b103      	cbz	r3, 80053fa <_sbrk_r+0x1a>
 80053f8:	6023      	str	r3, [r4, #0]
 80053fa:	bd38      	pop	{r3, r4, r5, pc}
 80053fc:	20000348 	.word	0x20000348

08005400 <memchr>:
 8005400:	4603      	mov	r3, r0
 8005402:	b510      	push	{r4, lr}
 8005404:	b2c9      	uxtb	r1, r1
 8005406:	4402      	add	r2, r0
 8005408:	4293      	cmp	r3, r2
 800540a:	4618      	mov	r0, r3
 800540c:	d101      	bne.n	8005412 <memchr+0x12>
 800540e:	2000      	movs	r0, #0
 8005410:	e003      	b.n	800541a <memchr+0x1a>
 8005412:	7804      	ldrb	r4, [r0, #0]
 8005414:	3301      	adds	r3, #1
 8005416:	428c      	cmp	r4, r1
 8005418:	d1f6      	bne.n	8005408 <memchr+0x8>
 800541a:	bd10      	pop	{r4, pc}

0800541c <memcpy>:
 800541c:	440a      	add	r2, r1
 800541e:	4291      	cmp	r1, r2
 8005420:	f100 33ff 	add.w	r3, r0, #4294967295
 8005424:	d100      	bne.n	8005428 <memcpy+0xc>
 8005426:	4770      	bx	lr
 8005428:	b510      	push	{r4, lr}
 800542a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800542e:	4291      	cmp	r1, r2
 8005430:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005434:	d1f9      	bne.n	800542a <memcpy+0xe>
 8005436:	bd10      	pop	{r4, pc}

08005438 <_realloc_r>:
 8005438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800543c:	4680      	mov	r8, r0
 800543e:	4615      	mov	r5, r2
 8005440:	460c      	mov	r4, r1
 8005442:	b921      	cbnz	r1, 800544e <_realloc_r+0x16>
 8005444:	4611      	mov	r1, r2
 8005446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800544a:	f7ff bc39 	b.w	8004cc0 <_malloc_r>
 800544e:	b92a      	cbnz	r2, 800545c <_realloc_r+0x24>
 8005450:	f7ff fbcc 	bl	8004bec <_free_r>
 8005454:	2400      	movs	r4, #0
 8005456:	4620      	mov	r0, r4
 8005458:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800545c:	f000 f81a 	bl	8005494 <_malloc_usable_size_r>
 8005460:	4285      	cmp	r5, r0
 8005462:	4606      	mov	r6, r0
 8005464:	d802      	bhi.n	800546c <_realloc_r+0x34>
 8005466:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800546a:	d8f4      	bhi.n	8005456 <_realloc_r+0x1e>
 800546c:	4629      	mov	r1, r5
 800546e:	4640      	mov	r0, r8
 8005470:	f7ff fc26 	bl	8004cc0 <_malloc_r>
 8005474:	4607      	mov	r7, r0
 8005476:	2800      	cmp	r0, #0
 8005478:	d0ec      	beq.n	8005454 <_realloc_r+0x1c>
 800547a:	42b5      	cmp	r5, r6
 800547c:	462a      	mov	r2, r5
 800547e:	4621      	mov	r1, r4
 8005480:	bf28      	it	cs
 8005482:	4632      	movcs	r2, r6
 8005484:	f7ff ffca 	bl	800541c <memcpy>
 8005488:	4621      	mov	r1, r4
 800548a:	4640      	mov	r0, r8
 800548c:	f7ff fbae 	bl	8004bec <_free_r>
 8005490:	463c      	mov	r4, r7
 8005492:	e7e0      	b.n	8005456 <_realloc_r+0x1e>

08005494 <_malloc_usable_size_r>:
 8005494:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005498:	1f18      	subs	r0, r3, #4
 800549a:	2b00      	cmp	r3, #0
 800549c:	bfbc      	itt	lt
 800549e:	580b      	ldrlt	r3, [r1, r0]
 80054a0:	18c0      	addlt	r0, r0, r3
 80054a2:	4770      	bx	lr

080054a4 <_init>:
 80054a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054a6:	bf00      	nop
 80054a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054aa:	bc08      	pop	{r3}
 80054ac:	469e      	mov	lr, r3
 80054ae:	4770      	bx	lr

080054b0 <_fini>:
 80054b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054b2:	bf00      	nop
 80054b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054b6:	bc08      	pop	{r3}
 80054b8:	469e      	mov	lr, r3
 80054ba:	4770      	bx	lr
