<profile>

<section name = "Vivado HLS Report for 'pynq_filters_Filter2D'" level="0">
<item name = "Date">Thu Nov 28 03:42:56 2019
</item>
<item name = "Version">2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)</item>
<item name = "Project">sharpen</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 9.40, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">313784, 313784, 313784, 313784, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, 0, 1, -, -, 1, no</column>
<column name="- loop_height">313782, 313782, 651, -, -, 482, no</column>
<column name=" + loop_width">648, 648, 8, 1, 1, 642, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 9, -, -</column>
<column name="Expression">-, -, 0, 421</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 60</column>
<column name="Memory">3, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 44</column>
<column name="Register">-, -, 646, 12</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">1, 4, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="pynq_filters_mux_3to1_sel2_10_1_U72">pynq_filters_mux_3to1_sel2_10_1, 0, 0, 0, 10</column>
<column name="pynq_filters_mux_3to1_sel2_10_1_U73">pynq_filters_mux_3to1_sel2_10_1, 0, 0, 0, 10</column>
<column name="pynq_filters_mux_3to1_sel2_10_1_U74">pynq_filters_mux_3to1_sel2_10_1, 0, 0, 0, 10</column>
<column name="pynq_filters_mux_3to1_sel2_10_1_U75">pynq_filters_mux_3to1_sel2_10_1, 0, 0, 0, 10</column>
<column name="pynq_filters_mux_3to1_sel2_10_1_U76">pynq_filters_mux_3to1_sel2_10_1, 0, 0, 0, 10</column>
<column name="pynq_filters_mux_3to1_sel2_10_1_U77">pynq_filters_mux_3to1_sel2_10_1, 0, 0, 0, 10</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="pynq_filters_mac_muladd_12s_10s_22s_23_1_U78">pynq_filters_mac_muladd_12s_10s_22s_23_1, i0 + i1 * i2</column>
<column name="pynq_filters_mac_muladd_12s_10s_22s_23_1_U79">pynq_filters_mac_muladd_12s_10s_22s_23_1, i0 + i1 * i2</column>
<column name="pynq_filters_mac_muladd_12s_10s_22s_23_1_U85">pynq_filters_mac_muladd_12s_10s_22s_23_1, i0 + i1 * i2</column>
<column name="pynq_filters_mac_muladd_12s_10s_23s_23_1_U80">pynq_filters_mac_muladd_12s_10s_23s_23_1, i0 + i1 * i2</column>
<column name="pynq_filters_mac_muladd_12s_10s_23s_23_1_U84">pynq_filters_mac_muladd_12s_10s_23s_23_1, i0 + i1 * i2</column>
<column name="pynq_filters_mac_muladd_12s_10s_23s_24_1_U82">pynq_filters_mac_muladd_12s_10s_23s_24_1, i0 + i1 * i2</column>
<column name="pynq_filters_mul_mul_12s_10s_22_1_U81">pynq_filters_mul_mul_12s_10s_22_1, i0 * i1</column>
<column name="pynq_filters_mul_mul_12s_10s_22_1_U83">pynq_filters_mul_mul_12s_10s_22_1, i0 * i1</column>
<column name="pynq_filters_mul_mul_12s_10s_22_1_U86">pynq_filters_mul_mul_12s_10s_22_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k_buf_0_val_3_V_U">pynq_filters_Filter2D_k_buf_0_val_3_V, 1, 0, 0, 640, 10, 1, 6400</column>
<column name="k_buf_0_val_4_V_U">pynq_filters_Filter2D_k_buf_0_val_3_V, 1, 0, 0, 640, 10, 1, 6400</column>
<column name="k_buf_0_val_5_V_U">pynq_filters_Filter2D_k_buf_0_val_3_V, 1, 0, 0, 640, 10, 1, 6400</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_V_fu_400_p2">+, 0, 0, 9, 9, 1</column>
<column name="j_V_fu_674_p2">+, 0, 0, 10, 10, 1</column>
<column name="p_Val2_24_2_fu_1072_p2">+, 0, 0, 24, 24, 24</column>
<column name="p_Val2_2_fu_1133_p2">+, 0, 0, 10, 10, 10</column>
<column name="p_Val2_4_fu_1089_p2">+, 0, 0, 25, 25, 25</column>
<column name="p_assign_6_1_fu_518_p2">+, 0, 0, 10, 10, 3</column>
<column name="p_assign_6_2_fu_562_p2">+, 0, 0, 10, 10, 3</column>
<column name="r_V_fu_696_p2">+, 0, 0, 11, 2, 11</column>
<column name="tmp_40_fu_452_p2">+, 0, 0, 10, 10, 2</column>
<column name="addconv_fu_768_p2">-, 0, 0, 12, 11, 12</column>
<column name="p_assign_7_fu_492_p2">-, 0, 0, 10, 1, 10</column>
<column name="p_assign_fu_740_p2">-, 0, 0, 11, 1, 11</column>
<column name="tmp_47_fu_548_p2">-, 0, 0, 2, 1, 2</column>
<column name="tmp_49_fu_588_p2">-, 0, 0, 3, 3, 2</column>
<column name="ap_sig_1076">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_1077">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_1079">and, 0, 0, 1, 1, 1</column>
<column name="ap_sig_183">and, 0, 0, 1, 1, 1</column>
<column name="brmerge40_demorgan_i_i_fu_1237_p2">and, 0, 0, 1, 1, 1</column>
<column name="carry_fu_1153_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i547_i_fu_478_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_fu_821_p2">and, 0, 0, 1, 1, 1</column>
<column name="or_cond_i_i_fu_726_p2">and, 0, 0, 1, 1, 1</column>
<column name="overflow_fu_1277_p2">and, 0, 0, 1, 1, 1</column>
<column name="p_38_i_i_fu_1225_p2">and, 0, 0, 1, 1, 1</column>
<column name="p_41_i_i_fu_1211_p2">and, 0, 0, 1, 1, 1</column>
<column name="sel_tmp5_fu_798_p2">and, 0, 0, 1, 1, 1</column>
<column name="underflow_fu_1255_p2">and, 0, 0, 1, 1, 1</column>
<column name="Range1_all_ones_fu_1193_p2">icmp, 0, 0, 3, 9, 2</column>
<column name="Range1_all_zeros_fu_1199_p2">icmp, 0, 0, 3, 9, 1</column>
<column name="Range2_all_ones_fu_1177_p2">icmp, 0, 0, 3, 8, 2</column>
<column name="exitcond1_fu_394_p2">icmp, 0, 0, 3, 9, 6</column>
<column name="exitcond_fu_668_p2">icmp, 0, 0, 4, 10, 10</column>
<column name="icmp1_fu_690_p2">icmp, 0, 0, 3, 9, 1</column>
<column name="icmp_fu_428_p2">icmp, 0, 0, 3, 8, 1</column>
<column name="tmp_139_not_fu_412_p2">icmp, 0, 0, 3, 9, 7</column>
<column name="tmp_188_2_fu_440_p2">icmp, 0, 0, 3, 9, 1</column>
<column name="tmp_36_fu_406_p2">icmp, 0, 0, 3, 9, 7</column>
<column name="tmp_38_fu_434_p2">icmp, 0, 0, 3, 9, 1</column>
<column name="tmp_39_fu_446_p2">icmp, 0, 0, 3, 9, 7</column>
<column name="tmp_42_fu_472_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="tmp_44_fu_506_p2">icmp, 0, 0, 4, 10, 9</column>
<column name="tmp_54_fu_720_p2">icmp, 0, 0, 4, 11, 10</column>
<column name="tmp_56_fu_762_p2">icmp, 0, 0, 4, 11, 10</column>
<column name="ap_sig_179">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_fu_816_p2">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_i_fu_1272_p2">or, 0, 0, 1, 1, 1</column>
<column name="brmerge_i_i_i_fu_1282_p2">or, 0, 0, 1, 1, 1</column>
<column name="sel_tmp4_fu_792_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp5_demorgan_fu_1243_p2">or, 0, 0, 1, 1, 1</column>
<column name="tmp6_fu_1287_p2">or, 0, 0, 1, 1, 1</column>
<column name="underflow_not_i_fu_1291_p2">or, 0, 0, 1, 1, 1</column>
<column name="col_buf_0_val_0_V_0_fu_862_p3">select, 0, 0, 10, 1, 10</column>
<column name="col_buf_0_val_1_V_0_fu_881_p3">select, 0, 0, 10, 1, 10</column>
<column name="col_buf_0_val_2_V_0_fu_900_p3">select, 0, 0, 10, 1, 10</column>
<column name="deleted_ones_fu_1217_p3">select, 0, 0, 1, 1, 1</column>
<column name="deleted_zeros_fu_1261_p3">select, 0, 0, 1, 1, 1</column>
<column name="p_Val2_10_mux_i_fu_1296_p3">select, 0, 0, 10, 1, 9</column>
<column name="p_Val2_i_fu_1303_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_dst_data_stream_V_V_din">select, 0, 0, 10, 1, 10</column>
<column name="p_p_i548_i_fu_498_p3">select, 0, 0, 10, 1, 10</column>
<column name="p_p_i_i_fu_746_p3">select, 0, 0, 11, 1, 11</column>
<column name="sel_tmp_fu_778_p3">select, 0, 0, 13, 1, 13</column>
<column name="src_kernel_win_0_val_0_V_0_fu_933_p3">select, 0, 0, 10, 1, 10</column>
<column name="src_kernel_win_0_val_1_V_0_fu_951_p3">select, 0, 0, 10, 1, 10</column>
<column name="src_kernel_win_0_val_2_V_0_fu_969_p3">select, 0, 0, 10, 1, 10</column>
<column name="tmp_112_fu_614_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_113_fu_622_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_48_fu_554_p3">select, 0, 0, 2, 1, 2</column>
<column name="tmp_50_fu_594_p3">select, 0, 0, 2, 1, 2</column>
<column name="x_fu_804_p3">select, 0, 0, 13, 1, 13</column>
<column name="y_1_1_fu_636_p3">select, 0, 0, 2, 1, 2</column>
<column name="y_1_2_fu_650_p3">select, 0, 0, 2, 1, 2</column>
<column name="col_assign_1_t_fu_845_p2">xor, 0, 0, 2, 2, 2</column>
<column name="p_not_i_i_fu_1266_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev1_fu_714_p2">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_466_p2">xor, 0, 0, 2, 1, 2</column>
<column name="row_assign_8_1_t_fu_644_p2">xor, 0, 0, 2, 2, 2</column>
<column name="row_assign_8_2_t_fu_658_p2">xor, 0, 0, 2, 2, 2</column>
<column name="row_assign_8_fu_630_p2">xor, 0, 0, 2, 2, 2</column>
<column name="tmp5_fu_1249_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_2_i_fu_1147_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_34_fu_357_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_3_i_fu_1205_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_45_fu_512_p2">xor, 0, 0, 11, 10, 2</column>
<column name="tmp_54_not_fu_786_p2">xor, 0, 0, 2, 1, 2</column>
<column name="tmp_5_i_fu_1231_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 6, 1, 6</column>
<column name="ap_reg_ppiten_pp0_it7">1, 2, 1, 2</column>
<column name="k_buf_0_val_4_V_d1">10, 3, 10, 30</column>
<column name="k_buf_0_val_5_V_d1">10, 3, 10, 30</column>
<column name="p_0104_0_i_reg_346">10, 2, 10, 20</column>
<column name="p_089_0_i_reg_335">9, 2, 9, 18</column>
<column name="p_dst_data_stream_V_V_blk_n">1, 2, 1, 2</column>
<column name="p_src_data_stream_V_V_blk_n">1, 2, 1, 2</column>
<column name="tmp_s_reg_324">1, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OP2_V_0_1_reg_1487">22, 0, 22, 0</column>
<column name="OP2_V_0_2_reg_1492">22, 0, 22, 0</column>
<column name="OP2_V_1_1_reg_1502">22, 0, 22, 0</column>
<column name="OP2_V_1_2_reg_1507">22, 0, 22, 0</column>
<column name="OP2_V_1_reg_1497">22, 0, 22, 0</column>
<column name="OP2_V_2_1_reg_1517">22, 0, 22, 0</column>
<column name="OP2_V_2_2_reg_1522">22, 0, 22, 0</column>
<column name="OP2_V_2_reg_1512">22, 0, 22, 0</column>
<column name="OP2_V_reg_1482">22, 0, 22, 0</column>
<column name="Range1_all_ones_reg_1710">1, 0, 1, 0</column>
<column name="Range1_all_zeros_reg_1715">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it2">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it3">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it4">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it5">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it6">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it7">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_brmerge_reg_1603_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_or_cond_i_i_reg_1589_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_reg_ppstg_src_kernel_win_0_val_1_V_0_reg_1638_pp0_iter3">10, 0, 10, 0</column>
<column name="ap_reg_ppstg_tmp_117_reg_1598_pp0_iter1">2, 0, 2, 0</column>
<column name="brmerge40_demorgan_i_i_reg_1731">1, 0, 1, 0</column>
<column name="brmerge_reg_1603">1, 0, 1, 0</column>
<column name="carry_reg_1705">1, 0, 1, 0</column>
<column name="exitcond_reg_1580">1, 0, 1, 0</column>
<column name="i_V_reg_1531">9, 0, 9, 0</column>
<column name="icmp_reg_1545">1, 0, 1, 0</column>
<column name="k_buf_0_val_3_V_addr_reg_1614">10, 0, 10, 0</column>
<column name="k_buf_0_val_4_V_addr_reg_1620">10, 0, 10, 0</column>
<column name="k_buf_0_val_5_V_addr_reg_1626">10, 0, 10, 0</column>
<column name="newsignbit_reg_1700">1, 0, 1, 0</column>
<column name="or_cond_i_i_reg_1589">1, 0, 1, 0</column>
<column name="or_cond_i_reg_1610">1, 0, 1, 0</column>
<column name="p_0104_0_i_reg_346">10, 0, 10, 0</column>
<column name="p_089_0_i_reg_335">9, 0, 9, 0</column>
<column name="p_38_i_i_reg_1720">1, 0, 1, 0</column>
<column name="p_Val2_21_1_2_reg_1664">22, 0, 22, 0</column>
<column name="p_Val2_21_2_1_reg_1679">22, 0, 22, 0</column>
<column name="p_Val2_24_0_2_reg_1659">23, 0, 23, 0</column>
<column name="p_Val2_24_2_reg_1684">24, 0, 24, 0</column>
<column name="p_Val2_2_reg_1694">10, 0, 10, 0</column>
<column name="p_Val2_s_reg_1654">22, 0, 22, 0</column>
<column name="right_border_buf_0_val_0_V_0_fu_198">10, 0, 10, 0</column>
<column name="right_border_buf_0_val_1_V_0_fu_206">10, 0, 10, 0</column>
<column name="right_border_buf_0_val_2_V_0_fu_202">10, 0, 10, 0</column>
<column name="row_assign_8_1_t_reg_1570">2, 0, 2, 0</column>
<column name="row_assign_8_2_t_reg_1575">2, 0, 2, 0</column>
<column name="row_assign_8_reg_1565">2, 0, 2, 0</column>
<column name="src_kernel_win_0_val_0_V_0_reg_1632">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_0_V_1_1_fu_178">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_0_V_1_fu_174">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_1_V_0_reg_1638">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_1_V_1_1_fu_186">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_1_V_1_fu_182">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_2_V_0_reg_1644">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_2_V_1_1_fu_194">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_2_V_1_fu_190">10, 0, 10, 0</column>
<column name="src_kernel_win_0_val_2_V_1_s_reg_1649">10, 0, 10, 0</column>
<column name="tmp1_reg_1669">24, 0, 24, 0</column>
<column name="tmp2_reg_1674">23, 0, 23, 0</column>
<column name="tmp4_reg_1689">23, 0, 23, 0</column>
<column name="tmp_117_reg_1598">2, 0, 2, 0</column>
<column name="tmp_139_not_reg_1540">1, 0, 1, 0</column>
<column name="tmp_188_2_reg_1554">1, 0, 1, 0</column>
<column name="tmp_36_reg_1536">1, 0, 1, 0</column>
<column name="tmp_38_reg_1550">1, 0, 1, 0</column>
<column name="tmp_39_reg_1558">1, 0, 1, 0</column>
<column name="tmp_5_i_reg_1725">1, 0, 1, 0</column>
<column name="tmp_s_reg_324">1, 0, 1, 0</column>
<column name="underflow_reg_1736">1, 0, 1, 0</column>
<column name="x_reg_1593">13, 0, 13, 0</column>
<column name="exitcond_reg_1580">0, 1, 1, 0</column>
<column name="or_cond_i_reg_1610">0, 1, 1, 0</column>
<column name="src_kernel_win_0_val_0_V_0_reg_1632">0, 10, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pynq_filters_Filter2D, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pynq_filters_Filter2D, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pynq_filters_Filter2D, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pynq_filters_Filter2D, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pynq_filters_Filter2D, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pynq_filters_Filter2D, return value</column>
<column name="p_src_data_stream_V_V_dout">in, 10, ap_fifo, p_src_data_stream_V_V, pointer</column>
<column name="p_src_data_stream_V_V_empty_n">in, 1, ap_fifo, p_src_data_stream_V_V, pointer</column>
<column name="p_src_data_stream_V_V_read">out, 1, ap_fifo, p_src_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_V_V_din">out, 10, ap_fifo, p_dst_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_V_V_full_n">in, 1, ap_fifo, p_dst_data_stream_V_V, pointer</column>
<column name="p_dst_data_stream_V_V_write">out, 1, ap_fifo, p_dst_data_stream_V_V, pointer</column>
<column name="p_kernel_val_0_V_0_read">in, 12, ap_none, p_kernel_val_0_V_0_read, scalar</column>
<column name="p_kernel_val_0_V_1_read">in, 12, ap_none, p_kernel_val_0_V_1_read, scalar</column>
<column name="p_kernel_val_0_V_2_read">in, 12, ap_none, p_kernel_val_0_V_2_read, scalar</column>
<column name="p_kernel_val_1_V_0_read">in, 12, ap_none, p_kernel_val_1_V_0_read, scalar</column>
<column name="p_kernel_val_1_V_1_read">in, 12, ap_none, p_kernel_val_1_V_1_read, scalar</column>
<column name="p_kernel_val_1_V_2_read">in, 12, ap_none, p_kernel_val_1_V_2_read, scalar</column>
<column name="p_kernel_val_2_V_0_read">in, 12, ap_none, p_kernel_val_2_V_0_read, scalar</column>
<column name="p_kernel_val_2_V_1_read">in, 12, ap_none, p_kernel_val_2_V_1_read, scalar</column>
<column name="p_kernel_val_2_V_2_read">in, 12, ap_none, p_kernel_val_2_V_2_read, scalar</column>
</table>
</item>
</section>
</profile>
