# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0__s4xr9t0/Q_srl.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_0__s4xr9t0/StreamingFIFO_rtl_0.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_mkenzq0v/swg_pkg.sv" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_yz8jhmqz/swg_pkg.sv" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_fn574642/swg_pkg.sv" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_xucp9jk1/swg_pkg.sv" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_fbg7o6q1/swg_pkg.sv" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_mkenzq0v/ConvolutionInputGenerator_rtl_0_impl.sv" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_fbg7o6q1/swg_common.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_0_mkenzq0v/ConvolutionInputGenerator_rtl_0_wrapper.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_4_yv6ladi3/StreamingFIFO_rtl_1_4.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_1_5_1hdiinjc/StreamingFIFO_rtl_1_5.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_2_1_u2m77wo9/StreamingFIFO_rtl_2_1.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_yz8jhmqz/ConvolutionInputGenerator_rtl_1_impl.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_yz8jhmqz/ConvolutionInputGenerator_rtl_1_wrapper.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_3_4_b85mx8jk/StreamingFIFO_rtl_3_4.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_4_kgmw6ckt/StreamingFIFO_rtl_4.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_fn574642/ConvolutionInputGenerator_rtl_2_impl.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_fn574642/ConvolutionInputGenerator_rtl_2_wrapper.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_0_uuq9urpm/StreamingFIFO_rtl_5_0.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_5_1_ncb9ee_v/StreamingFIFO_rtl_5_1.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_6_wdlz64rd/StreamingFIFO_rtl_6.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_xucp9jk1/ConvolutionInputGenerator_rtl_3_impl.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_xucp9jk1/ConvolutionInputGenerator_rtl_3_wrapper.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_7_6ggm7t43/StreamingFIFO_rtl_7.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_8_biwz9yca/StreamingFIFO_rtl_8.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_fbg7o6q1/ConvolutionInputGenerator_rtl_4_impl.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_fbg7o6q1/ConvolutionInputGenerator_rtl_4_wrapper.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_9_w9lv5b_j/StreamingFIFO_rtl_9.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_10_rj_7emgv/StreamingFIFO_rtl_10.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_11_6etg0e_q/StreamingFIFO_rtl_11.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_12_xmoc1hur/StreamingFIFO_rtl_12.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_13_yx5jwx0m/StreamingFIFO_rtl_13.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/ome/petertso/Documents/finn/finn-rtllib/mvu/mvu_4sx4u.sv" \
"../../../../finn_design.srcs/sources_1/imports/ome/petertso/Documents/finn/finn-rtllib/mvu/mvu_8sx8u_dsp48.sv" \
"../../../../finn_design.srcs/sources_1/imports/ome/petertso/Documents/finn/finn-rtllib/mvu/mvu_vvu_8sx9_dsp58.sv" \
"../../../../finn_design.srcs/sources_1/imports/ome/petertso/Documents/finn/finn-rtllib/mvu/mvu_vvu_axi.sv" \
"../../../../finn_design.srcs/sources_1/imports/ome/petertso/Documents/finn/finn-rtllib/mvu/replay_buffer.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_MVAU_rtl_0_c80zzlv_/MVAU_rtl_0_wrapper.v" \
"../../../../finn_design.srcs/sources_1/imports/mp/finn_dev_root/code_gen_ipgen_StreamingFIFO_rtl_14_0829gvhw/StreamingFIFO_rtl_14.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim/finn_design_fifo_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/sim/finn_design_fifo_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/sim/finn_design_fifo_2.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/sim/finn_design_fifo_3.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_4_0/sim/finn_design_StreamingFIFO_rtl_1_4_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_5_0/sim/finn_design_StreamingFIFO_rtl_1_5_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_mac_muladd_8ns_4s_15s_15_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0_sparsemux_51_5_8_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/790d/hdl/verilog/MVAU_hls_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v" \

sv xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv" \

verilog xil_defaultlib  --include "../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/434f/hdl" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim/finn_design_fifo_4.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_1_0/sim/finn_design_StreamingFIFO_rtl_2_1_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim/finn_design_fifo_5.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim/finn_design_fifo_6.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim/finn_design_fifo_7.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim/finn_design_fifo_8.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_3_4_0/sim/finn_design_StreamingFIFO_rtl_3_4_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_mac_muladd_4ns_4s_14s_14_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1_sparsemux_601_9_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/ac7f/hdl/verilog/MVAU_hls_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_0/sim/finn_design_MVAU_hls_1_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_1_wstrm_0/sim/finn_design_MVAU_hls_1_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0_0/sim/finn_design_StreamingFIFO_rtl_5_0_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_1_0/sim/finn_design_StreamingFIFO_rtl_5_1_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_mac_muladd_4ns_4s_14s_14_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2_sparsemux_901_9_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/237f/hdl/verilog/MVAU_hls_2.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_0/sim/finn_design_MVAU_hls_2_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_2_wstrm_0/sim/finn_design_MVAU_hls_2_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_0/sim/finn_design_StreamingFIFO_rtl_6_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim/finn_design_ConvolutionInputGenerator_rtl_3_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_mac_muladd_4ns_4s_14s_14_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3_sparsemux_433_8_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/79c8/hdl/verilog/MVAU_hls_3.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_0/sim/finn_design_MVAU_hls_3_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_3_wstrm_0/sim/finn_design_MVAU_hls_3_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim/finn_design_ConvolutionInputGenerator_rtl_4_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_mac_muladd_4ns_4s_14s_14_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4_sparsemux_577_9_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/839f/hdl/verilog/MVAU_hls_4.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_0/sim/finn_design_MVAU_hls_4_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_4_wstrm_0/sim/finn_design_MVAU_hls_4_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_0/sim/finn_design_StreamingFIFO_rtl_10_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_mac_muladd_4ns_4s_11s_11_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5_sparsemux_65_5_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/b193/hdl/verilog/MVAU_hls_5.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_0/sim/finn_design_MVAU_hls_5_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_5_wstrm_0/sim/finn_design_MVAU_hls_5_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_mac_muladd_4ns_4s_12s_12_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6_sparsemux_101_6_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/f337/hdl/verilog/MVAU_hls_6.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_0/sim/finn_design_MVAU_hls_6_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_6_wstrm_0/sim/finn_design_MVAU_hls_6_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0/sim/finn_design_StreamingFIFO_rtl_12_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_flow_control_loop_pipe_sequential_init.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_mac_muladd_4ns_4s_11s_11_4_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_regslice_both.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7_sparsemux_51_5_4_1_1.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ipshared/0b59/hdl/verilog/MVAU_hls_7.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_0/sim/finn_design_MVAU_hls_7_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_7_wstrm_0/sim/finn_design_MVAU_hls_7_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/sim/finn_design.v" \
"../../../../finn_design.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v" \
"../../../../finn_design.srcs/sim_1/new/tb_finn.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
