#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Tue Sep 10 16:20:40 2024
# Process ID: 7748
# Current directory: C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.runs/synth_1
# Command line: vivado.exe -log ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU.tcl
# Log file: C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.runs/synth_1/ALU.vds
# Journal file: C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ALU.tcl -notrace
Command: synth_design -top ALU -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1121.844 ; gain = 22.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:22]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fulladder' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Full_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Full_Adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder' (2#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v:22]
WARNING: [Synth 8-689] width (8) of port connection 's' does not match port width (6) of module 'ALU_Adder' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:51]
INFO: [Synth 8-6157] synthesizing module 'ALU_Subtractor' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Twos_Complement' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU_Adder__parameterized0' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v:22]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Adder__parameterized0' (2#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Adder.v:22]
WARNING: [Synth 8-689] width (6) of port connection 's' does not match port width (8) of module 'ALU_Adder__parameterized0' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Twos_Complement' (3#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Twos_Complement.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Subtractor' (4#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Subtractor.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'diff' does not match port width (6) of module 'ALU_Subtractor' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU_Multiply' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Multiply' (5#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Multiply.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'p' does not match port width (6) of module 'ALU_Multiply' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:53]
INFO: [Synth 8-6157] synthesizing module 'ALU_Divide' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Divide' (6#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Divide.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'q' does not match port width (6) of module 'ALU_Divide' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:54]
INFO: [Synth 8-6157] synthesizing module 'ALU_AND' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_AND' (7#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/AND_8Bit.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (6) of module 'ALU_AND' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:55]
INFO: [Synth 8-6157] synthesizing module 'ALU_OR' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_OR' (8#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/OR_8Bit.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (6) of module 'ALU_OR' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:56]
INFO: [Synth 8-6157] synthesizing module 'ALU_XOR' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_XOR' (9#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/XOR_8Bit.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (6) of module 'ALU_XOR' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:57]
INFO: [Synth 8-6157] synthesizing module 'ALU_NEGATION' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v:23]
	Parameter SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_NEGATION' (10#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/NEG_8Bit.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'out' does not match port width (6) of module 'ALU_NEGATION' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:58]
INFO: [Synth 8-6157] synthesizing module 'ALU_Barrel_Left' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v:22]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Barrel_Left' (11#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Left.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'Y' does not match port width (6) of module 'ALU_Barrel_Left' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:59]
INFO: [Synth 8-6157] synthesizing module 'ALU_Barrel_Right' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v:22]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Barrel_Right' (12#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Right.v:22]
WARNING: [Synth 8-689] width (8) of port connection 'Y' does not match port width (6) of module 'ALU_Barrel_Right' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:60]
INFO: [Synth 8-6157] synthesizing module 'ALU_Barrel_Arithmetic_Right' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v:23]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU_Barrel_Arithmetic_Right' (13#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Barrel_Arith_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Y' does not match port width (6) of module 'ALU_Barrel_Arithmetic_Right' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:61]
WARNING: [Synth 8-689] width (8) of port connection 's' does not match port width (6) of module 'ALU_Adder' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:62]
WARNING: [Synth 8-689] width (8) of port connection 'diff' does not match port width (6) of module 'ALU_Subtractor' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ham' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:22]
INFO: [Synth 8-6157] synthesizing module 'Adder_2Bit' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder_2Bit' (14#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Adder_2Bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder_3Bit' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Adder_3Bit' (15#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/Adder_3Bit.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ham' (16#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU_Ham.v:22]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:146]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:147]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:155]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:156]
INFO: [Synth 8-6157] synthesizing module 'MUX_16to1' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_8to1' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_4to1' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX_2to1' [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2to1' (17#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_4to1' (18#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8to1' (19#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_8to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX_16to1' (20#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/MUX_16to1.v:23]
WARNING: [Synth 8-324] index 6 out of range [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:218]
WARNING: [Synth 8-324] index 7 out of range [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:219]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (21#1) [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/sources_1/new/ALU.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1177.465 ; gain = 77.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.465 ; gain = 77.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1177.465 ; gain = 77.691
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1177.465 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[6]'. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[7]'. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[6]'. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[7]'. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[6]'. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out[7]'. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.srcs/constrs_1/new/ALU_XDC_File.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1290.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1290.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:36 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 10    
	   2 Input    3 Bit       Adders := 15    
+---XORs : 
	   2 Input      1 Bit         XORs := 108   
+---Muxes : 
	   2 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1290.328 ; gain = 190.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:47 . Memory (MB): peak = 1298.023 ; gain = 198.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    13|
|2     |LUT2   |    19|
|3     |LUT3   |    36|
|4     |LUT4   |     9|
|5     |LUT5   |    18|
|6     |LUT6   |    61|
|7     |MUXF7  |     4|
|8     |MUXF8  |     2|
|9     |IBUF   |    16|
|10    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:42 . Memory (MB): peak = 1303.766 ; gain = 91.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1303.766 ; gain = 203.992
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1315.828 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1321.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 26 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1321.414 ; gain = 221.641
INFO: [Common 17-1381] The checkpoint 'C:/Users/Student/Downloads/ALU_Design_2/ALU_Design_2.runs/synth_1/ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_utilization_synth.rpt -pb ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 16:21:53 2024...
