







.version 6.4
.target sm_30
.address_size 64


.func (.param .b64 func_retval0) __internal_trig_reduction_slowpathd
(
.param .b64 __internal_trig_reduction_slowpathd_param_0,
.param .b64 __internal_trig_reduction_slowpathd_param_1
)
;
.func (.param .b64 func_retval0) __internal_accurate_pow
(
.param .b64 __internal_accurate_pow_param_0
)
;



.const .align 8 .b8 __cudart_i2opi_d[144] = {8, 93, 141, 31, 177, 95, 251, 107, 234, 146, 82, 138, 247, 57, 7, 61, 123, 241, 229, 235, 199, 186, 39, 117, 45, 234, 95, 158, 102, 63, 70, 79, 183, 9, 203, 39, 207, 126, 54, 109, 31, 109, 10, 90, 139, 17, 47, 239, 15, 152, 5, 222, 255, 151, 248, 31, 59, 40, 249, 189, 139, 95, 132, 156, 244, 57, 83, 131, 57, 214, 145, 57, 65, 126, 95, 180, 38, 112, 156, 233, 132, 68, 187, 46, 245, 53, 130, 232, 62, 167, 41, 177, 28, 235, 29, 254, 28, 146, 209, 9, 234, 46, 73, 6, 224, 210, 77, 66, 58, 110, 36, 183, 97, 197, 187, 222, 171, 99, 81, 254, 65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};
.const .align 8 .b8 __cudart_sin_cos_coeffs[128] = {186, 94, 120, 249, 101, 219, 229, 61, 70, 210, 176, 44, 241, 229, 90, 190, 146, 227, 172, 105, 227, 29, 199, 62, 161, 98, 219, 25, 160, 1, 42, 191, 24, 8, 17, 17, 17, 17, 129, 63, 84, 85, 85, 85, 85, 85, 197, 191, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 100, 129, 253, 32, 131, 255, 168, 189, 40, 133, 239, 193, 167, 238, 33, 62, 217, 230, 6, 142, 79, 126, 146, 190, 233, 188, 221, 25, 160, 1, 250, 62, 71, 93, 193, 22, 108, 193, 86, 191, 81, 85, 85, 85, 85, 85, 165, 63, 0, 0, 0, 0, 0, 0, 224, 191, 0, 0, 0, 0, 0, 0, 240, 63};

.visible .entry _Z17find_index_kernelPdS_S_S_S_S_S_i(
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_0,
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_1,
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_2,
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_3,
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_4,
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_5,
.param .u64 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_6,
.param .u32 _Z17find_index_kernelPdS_S_S_S_S_S_i_param_7
)
{
.reg .pred %p<6>;
.reg .b32 %r<16>;
.reg .f64 %fd<5>;
.reg .b64 %rd<23>;


ld.param.u64 %rd2, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_0];
ld.param.u64 %rd3, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_1];
ld.param.u64 %rd4, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_2];
ld.param.u64 %rd5, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_3];
ld.param.u64 %rd6, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_4];
ld.param.u64 %rd7, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_5];
ld.param.u32 %r5, [_Z17find_index_kernelPdS_S_S_S_S_S_i_param_7];
mov.u32 %r6, %ntid.x;
mov.u32 %r7, %ctaid.x;
mov.u32 %r8, %tid.x;
mad.lo.s32 %r1, %r6, %r7, %r8;
setp.ge.s32	%p1, %r1, %r5;
@%p1 bra BB0_7;

mov.u32 %r9, -1;
setp.lt.s32	%p2, %r5, 1;
@%p2 bra BB0_5;

cvta.to.global.u64 %rd8, %rd5;
cvta.to.global.u64 %rd1, %rd4;
mul.wide.s32 %rd9, %r1, 8;
add.s64 %rd10, %rd8, %rd9;
ld.global.f64 %fd1, [%rd10];
mov.u32 %r15, 0;

BB0_3:
mul.wide.s32 %rd11, %r15, 8;
add.s64 %rd12, %rd1, %rd11;
ld.global.f64 %fd2, [%rd12];
add.s32 %r3, %r15, 1;
setp.ge.f64	%p3, %fd2, %fd1;
@%p3 bra BB0_6;

setp.lt.s32	%p4, %r3, %r5;
mov.u32 %r15, %r3;
@%p4 bra BB0_3;

BB0_5:
mov.u32 %r15, %r9;

BB0_6:
cvta.to.global.u64 %rd13, %rd7;
cvta.to.global.u64 %rd14, %rd3;
cvta.to.global.u64 %rd15, %rd6;
cvta.to.global.u64 %rd16, %rd2;
add.s32 %r12, %r5, -1;
setp.eq.s32	%p5, %r15, -1;
selp.b32	%r13, %r12, %r15, %p5;
mul.wide.s32 %rd17, %r13, 8;
add.s64 %rd18, %rd16, %rd17;
ld.global.f64 %fd3, [%rd18];
mul.wide.s32 %rd19, %r1, 8;
add.s64 %rd20, %rd15, %rd19;
st.global.f64 [%rd20], %fd3;
add.s64 %rd21, %rd14, %rd17;
ld.global.f64 %fd4, [%rd21];
add.s64 %rd22, %rd13, %rd19;
st.global.f64 [%rd22], %fd4;

BB0_7:
bar.sync 0;
ret;
}


.visible .entry _Z24normalize_weights_kernelPdiS_S_S_Pi(
.param .u64 _Z24normalize_weights_kernelPdiS_S_S_Pi_param_0,
.param .u32 _Z24normalize_weights_kernelPdiS_S_S_Pi_param_1,
.param .u64 _Z24normalize_weights_kernelPdiS_S_S_Pi_param_2,
.param .u64 _Z24normalize_weights_kernelPdiS_S_S_Pi_param_3,
.param .u64 _Z24normalize_weights_kernelPdiS_S_S_Pi_param_4,
.param .u64 _Z24normalize_weights_kernelPdiS_S_S_Pi_param_5
)
{
.reg .pred %p<12>;
.reg .b32 %r<31>;
.reg .f64 %fd<37>;
.reg .b64 %rd<28>;

	.shared .align 8 .f64 _ZZ24normalize_weights_kernelPdiS_S_S_PiE2u1;

	.shared .align 8 .f64 _ZZ24normalize_weights_kernelPdiS_S_S_PiE10sumWeights;

ld.param.u64 %rd10, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_0];
ld.param.u32 %r11, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_1];
ld.param.u64 %rd8, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_2];
ld.param.u64 %rd11, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_3];
ld.param.u64 %rd12, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_4];
ld.param.u64 %rd9, [_Z24normalize_weights_kernelPdiS_S_S_Pi_param_5];
cvta.to.global.u64 %rd1, %rd12;
cvta.to.global.u64 %rd2, %rd11;
cvta.to.global.u64 %rd3, %rd10;
mov.u32 %r12, %ntid.x;
mov.u32 %r13, %ctaid.x;
mov.u32 %r1, %tid.x;
mad.lo.s32 %r2, %r12, %r13, %r1;
setp.ne.s32	%p3, %r1, 0;
@%p3 bra BB1_2;

cvta.to.global.u64 %rd13, %rd8;
ld.global.f64 %fd6, [%rd13];
st.shared.f64 [_ZZ24normalize_weights_kernelPdiS_S_S_PiE10sumWeights], %fd6;

BB1_2:
bar.sync 0;
setp.ge.s32	%p4, %r2, %r11;
@%p4 bra BB1_4;

mul.wide.s32 %rd14, %r2, 8;
add.s64 %rd15, %rd3, %rd14;
ld.shared.f64 %fd7, [_ZZ24normalize_weights_kernelPdiS_S_S_PiE10sumWeights];
ld.global.f64 %fd8, [%rd15];
div.rn.f64 %fd9, %fd8, %fd7;
st.global.f64 [%rd15], %fd9;

BB1_4:
bar.sync 0;
setp.ne.s32	%p5, %r2, 0;
@%p5 bra BB1_16;

ld.global.f64 %fd1, [%rd3];
st.global.f64 [%rd2], %fd1;
setp.lt.s32	%p6, %r11, 2;
@%p6 bra BB1_15;

add.s32 %r3, %r11, -1;
and.b32 %r17, %r3, 3;
mov.u32 %r27, 1;
setp.eq.s32	%p7, %r17, 0;
@%p7 bra BB1_12;

setp.eq.s32	%p8, %r17, 1;
@%p8 bra BB1_11;

setp.eq.s32	%p9, %r17, 2;
@%p9 bra BB1_10;

ld.global.f64 %fd10, [%rd3+8];
add.f64 %fd1, %fd10, %fd1;
st.global.f64 [%rd2+8], %fd1;
mov.u32 %r27, 2;

BB1_10:
mul.wide.s32 %rd16, %r27, 8;
add.s64 %rd17, %rd3, %rd16;
ld.global.f64 %fd11, [%rd17];
add.s64 %rd18, %rd2, %rd16;
add.f64 %fd1, %fd11, %fd1;
st.global.f64 [%rd18], %fd1;
add.s32 %r27, %r27, 1;

BB1_11:
mul.wide.s32 %rd19, %r27, 8;
add.s64 %rd20, %rd3, %rd19;
ld.global.f64 %fd12, [%rd20];
add.f64 %fd13, %fd12, %fd1;
add.s64 %rd21, %rd2, %rd19;
st.global.f64 [%rd21], %fd13;
add.s32 %r27, %r27, 1;

BB1_12:
setp.lt.u32	%p10, %r3, 4;
@%p10 bra BB1_15;

mul.wide.s32 %rd27, %r27, 8;

BB1_14:
add.s64 %rd22, %rd3, %rd27;
add.s64 %rd23, %rd2, %rd27;
ld.global.f64 %fd14, [%rd23+-8];
ld.global.f64 %fd15, [%rd22];
add.f64 %fd16, %fd15, %fd14;
st.global.f64 [%rd23], %fd16;
ld.global.f64 %fd17, [%rd22+8];
add.f64 %fd18, %fd17, %fd16;
st.global.f64 [%rd23+8], %fd18;
ld.global.f64 %fd19, [%rd22+16];
add.f64 %fd20, %fd19, %fd18;
st.global.f64 [%rd23+16], %fd20;
ld.global.f64 %fd21, [%rd22+24];
add.f64 %fd22, %fd21, %fd20;
st.global.f64 [%rd23+24], %fd22;
add.s64 %rd27, %rd27, 32;
add.s32 %r27, %r27, 4;
setp.lt.s32	%p11, %r27, %r11;
@%p11 bra BB1_14;

BB1_15:
cvta.to.global.u64 %rd24, %rd9;
cvt.rn.f64.s32	%fd23, %r11;
rcp.rn.f64 %fd24, %fd23;
ld.global.u32 %r19, [%rd24];
mad.lo.s32 %r20, %r19, 1103515245, 12345;
mul.hi.s32 %r21, %r20, 1073741825;
shr.u32 %r22, %r21, 31;
shr.s32 %r23, %r21, 29;
add.s32 %r24, %r23, %r22;
mul.lo.s32 %r25, %r24, 2147483647;
sub.s32 %r26, %r20, %r25;
st.global.u32 [%rd24], %r26;
cvt.rn.f64.s32	%fd25, %r26;
div.rn.f64 %fd26, %fd25, 0d41DFFFFFFFC00000;
abs.f64 %fd27, %fd26;
mul.f64 %fd28, %fd24, %fd27;
st.global.f64 [%rd1], %fd28;

BB1_16:
setp.eq.s32	%p1, %r1, 0;
bar.sync 0;
@!%p1 bra BB1_18;
bra.uni BB1_17;

BB1_17:
ld.global.f64 %fd29, [%rd1];
st.shared.f64 [_ZZ24normalize_weights_kernelPdiS_S_S_PiE2u1], %fd29;

BB1_18:
setp.lt.s32	%p2, %r2, %r11;
bar.sync 0;
@!%p2 bra BB1_20;
bra.uni BB1_19;

BB1_19:
ld.shared.f64 %fd30, [_ZZ24normalize_weights_kernelPdiS_S_S_PiE2u1];
cvt.rn.f64.s32	%fd31, %r11;
cvt.rn.f64.s32	%fd32, %r2;
div.rn.f64 %fd33, %fd32, %fd31;
add.f64 %fd34, %fd30, %fd33;
mul.wide.s32 %rd25, %r2, 8;
add.s64 %rd26, %rd1, %rd25;
st.global.f64 [%rd26], %fd34;

BB1_20:
ret;
}


.visible .entry _Z10sum_kernelPdi(
.param .u64 _Z10sum_kernelPdi_param_0,
.param .u32 _Z10sum_kernelPdi_param_1
)
{
.reg .pred %p<8>;
.reg .b32 %r<24>;
.reg .f64 %fd<32>;
.reg .b64 %rd<12>;


ld.param.u64 %rd5, [_Z10sum_kernelPdi_param_0];
ld.param.u32 %r9, [_Z10sum_kernelPdi_param_1];
cvta.to.global.u64 %rd1, %rd5;
mov.u32 %r10, %ntid.x;
mov.u32 %r11, %ctaid.x;
mul.lo.s32 %r12, %r10, %r11;
mov.u32 %r13, %tid.x;
neg.s32 %r14, %r13;
setp.ne.s32	%p1, %r12, %r14;
@%p1 bra BB2_12;

cvt.rn.f64.s32	%fd11, %r9;
mul.f64 %fd12, %fd11, 0d3F60000000000000;
cvt.rpi.f64.f64	%fd13, %fd12;
cvt.rzi.s32.f64	%r1, %fd13;
mov.f64 %fd31, 0d0000000000000000;
setp.lt.s32	%p2, %r1, 1;
@%p2 bra BB2_11;

and.b32 %r18, %r1, 3;
mov.u32 %r22, 0;
mov.f64 %fd31, 0d0000000000000000;
setp.eq.s32	%p3, %r18, 0;
@%p3 bra BB2_8;

setp.eq.s32	%p4, %r18, 1;
@%p4 bra BB2_7;

setp.eq.s32	%p5, %r18, 2;
@%p5 bra BB2_6;

ld.global.f64 %fd17, [%rd1];
add.f64 %fd31, %fd17, 0d0000000000000000;
mov.u32 %r22, 1;

BB2_6:
mul.wide.u32 %rd6, %r22, 8;
add.s64 %rd7, %rd1, %rd6;
ld.global.f64 %fd18, [%rd7];
add.f64 %fd31, %fd31, %fd18;
add.s32 %r22, %r22, 1;

BB2_7:
mul.wide.s32 %rd8, %r22, 8;
add.s64 %rd9, %rd1, %rd8;
ld.global.f64 %fd19, [%rd9];
add.f64 %fd31, %fd31, %fd19;
add.s32 %r22, %r22, 1;

BB2_8:
setp.lt.u32	%p6, %r1, 4;
@%p6 bra BB2_11;

mul.wide.s32 %rd10, %r22, 8;
add.s64 %rd11, %rd1, %rd10;

BB2_10:
ld.global.f64 %fd20, [%rd11];
add.f64 %fd21, %fd31, %fd20;
ld.global.f64 %fd22, [%rd11+8];
add.f64 %fd23, %fd21, %fd22;
ld.global.f64 %fd24, [%rd11+16];
add.f64 %fd25, %fd23, %fd24;
ld.global.f64 %fd26, [%rd11+24];
add.f64 %fd31, %fd25, %fd26;
add.s64 %rd11, %rd11, 32;
add.s32 %r22, %r22, 4;
setp.lt.s32	%p7, %r22, %r1;
@%p7 bra BB2_10;

BB2_11:
st.global.f64 [%rd1], %fd31;

BB2_12:
ret;
}


.visible .entry _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_(
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_0,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_1,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_2,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_3,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_4,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_5,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_6,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_8,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_9,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10,
.param .u32 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_11,
.param .u32 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_12,
.param .u32 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_13,
.param .u32 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_14,
.param .u32 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_15,
.param .u32 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_16,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_17,
.param .u64 _Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_18
)
{
.local .align 4 .b8 __local_depot3[8];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<86>;
.reg .f32 %f<5>;
.reg .b32 %r<374>;
.reg .f64 %fd<381>;
.reg .b64 %rd<153>;

	.shared .align 8 .b8 _ZZ17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_E6buffer[4096];

mov.u64 %SPL, __local_depot3;
cvta.local.u64 %SP, %SPL;
ld.param.u64 %rd10, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_0];
ld.param.u64 %rd11, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_1];
ld.param.u64 %rd12, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_2];
ld.param.u64 %rd13, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_3];
ld.param.u64 %rd18, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
ld.param.u32 %r56, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_11];
ld.param.u32 %r57, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_12];
ld.param.u32 %r58, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_13];
ld.param.u32 %r59, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_14];
ld.param.u32 %r60, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_15];
ld.param.u32 %r61, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_16];
ld.param.u64 %rd19, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_17];
mov.u32 %r62, %ntid.x;
mov.u32 %r63, %ctaid.x;
mov.u32 %r64, %tid.x;
mad.lo.s32 %r1, %r62, %r63, %r64;
setp.ge.s32	%p5, %r1, %r56;
@%p5 bra BB3_34;

cvta.to.global.u64 %rd21, %rd19;
cvta.to.global.u64 %rd22, %rd12;
mul.wide.s32 %rd23, %r1, 8;
add.s64 %rd24, %rd22, %rd23;
ld.global.f64 %fd81, [%rd24];
cvta.to.global.u64 %rd25, %rd10;
add.s64 %rd26, %rd25, %rd23;
st.global.f64 [%rd26], %fd81;
cvta.to.global.u64 %rd27, %rd13;
add.s64 %rd28, %rd27, %rd23;
ld.global.f64 %fd82, [%rd28];
cvta.to.global.u64 %rd29, %rd11;
add.s64 %rd30, %rd29, %rd23;
st.global.f64 [%rd30], %fd82;
cvt.rn.f64.s32	%fd83, %r56;
rcp.rn.f64 %fd84, %fd83;
cvta.to.global.u64 %rd31, %rd18;
add.s64 %rd32, %rd31, %rd23;
st.global.f64 [%rd32], %fd84;
ld.global.f64 %fd1, [%rd26];
mul.wide.s32 %rd33, %r1, 4;
add.s64 %rd34, %rd21, %rd33;
ld.global.u32 %r69, [%rd34];
mad.lo.s32 %r70, %r69, 1103515245, 12345;
mul.hi.s32 %r71, %r70, 1073741825;
shr.u32 %r72, %r71, 31;
shr.s32 %r73, %r71, 29;
add.s32 %r74, %r73, %r72;
mul.lo.s32 %r75, %r74, 2147483647;
sub.s32 %r76, %r70, %r75;
cvt.rn.f64.s32	%fd85, %r76;
div.rn.f64 %fd86, %fd85, 0d41DFFFFFFFC00000;
abs.f64 %fd362, %fd86;
mad.lo.s32 %r77, %r76, 1103515245, 12345;
mul.hi.s32 %r78, %r77, 1073741825;
shr.u32 %r79, %r78, 31;
shr.s32 %r80, %r78, 29;
add.s32 %r81, %r80, %r79;
mul.lo.s32 %r82, %r81, 2147483647;
sub.s32 %r83, %r77, %r82;
st.global.u32 [%rd34], %r83;
cvt.rn.f64.s32	%fd87, %r83;
div.rn.f64 %fd88, %fd87, 0d41DFFFFFFFC00000;
abs.f64 %fd89, %fd88;
mul.f64 %fd358, %fd89, 0d401921FB54442D18;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r84}, %fd358;
}
and.b32 %r85, %r84, 2147483647;
setp.ne.s32	%p6, %r85, 2146435072;
@%p6 bra BB3_4;

{
.reg .b32 %temp; 
mov.b64 {%r86, %temp}, %fd358;
}
setp.ne.s32	%p7, %r86, 0;
@%p7 bra BB3_4;

mov.f64 %fd90, 0d0000000000000000;
mul.rn.f64 %fd358, %fd358, %fd90;

BB3_4:
mul.f64 %fd91, %fd358, 0d3FE45F306DC9C883;
cvt.rni.s32.f64	%r357, %fd91;
add.u64 %rd35, %SP, 0;
add.u64 %rd36, %SPL, 0;
st.local.u32 [%rd36], %r357;
cvt.rn.f64.s32	%fd92, %r357;
neg.f64 %fd93, %fd92;
mov.f64 %fd94, 0d3FF921FB54442D18;
fma.rn.f64 %fd95, %fd93, %fd94, %fd358;
mov.f64 %fd96, 0d3C91A62633145C00;
fma.rn.f64 %fd97, %fd93, %fd96, %fd95;
mov.f64 %fd98, 0d397B839A252049C0;
fma.rn.f64 %fd359, %fd93, %fd98, %fd97;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r87}, %fd358;
}
and.b32 %r88, %r87, 2145386496;
setp.lt.u32	%p8, %r88, 1105199104;
@%p8 bra BB3_6;


	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd358;
.param .b64 param1;
st.param.b64	[param1+0], %rd35;
.param .b64 retval0;
call.uni (retval0), 
__internal_trig_reduction_slowpathd, 
(
param0, 
param1
);
ld.param.f64	%fd359, [retval0+0];


	}
	ld.local.u32 %r357, [%rd36];

BB3_6:
add.s32 %r5, %r357, 1;
and.b32 %r89, %r5, 1;
shl.b32 %r90, %r89, 3;
setp.eq.s32	%p9, %r89, 0;
selp.f64	%fd99, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p9;
mul.wide.u32 %rd39, %r90, 8;
mov.u64 %rd40, __cudart_sin_cos_coeffs;
add.s64 %rd41, %rd39, %rd40;
ld.const.f64 %fd100, [%rd41+8];
mul.rn.f64 %fd9, %fd359, %fd359;
fma.rn.f64 %fd101, %fd99, %fd9, %fd100;
ld.const.f64 %fd102, [%rd41+16];
fma.rn.f64 %fd103, %fd101, %fd9, %fd102;
ld.const.f64 %fd104, [%rd41+24];
fma.rn.f64 %fd105, %fd103, %fd9, %fd104;
ld.const.f64 %fd106, [%rd41+32];
fma.rn.f64 %fd107, %fd105, %fd9, %fd106;
ld.const.f64 %fd108, [%rd41+40];
fma.rn.f64 %fd109, %fd107, %fd9, %fd108;
ld.const.f64 %fd110, [%rd41+48];
fma.rn.f64 %fd10, %fd109, %fd9, %fd110;
fma.rn.f64 %fd360, %fd10, %fd359, %fd359;
@%p9 bra BB3_8;

mov.f64 %fd111, 0d3FF0000000000000;
fma.rn.f64 %fd360, %fd10, %fd9, %fd111;

BB3_8:
and.b32 %r91, %r5, 2;
setp.eq.s32	%p10, %r91, 0;
@%p10 bra BB3_10;

mov.f64 %fd112, 0d0000000000000000;
mov.f64 %fd113, 0dBFF0000000000000;
fma.rn.f64 %fd360, %fd360, %fd113, %fd112;

BB3_10:
{
.reg .b32 %temp; 
mov.b64 {%r359, %temp}, %fd362;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r358}, %fd362;
}
mov.u32 %r360, -1023;
setp.gt.s32	%p11, %r358, 1048575;
@%p11 bra BB3_12;

mul.f64 %fd362, %fd362, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r358}, %fd362;
}
{
.reg .b32 %temp; 
mov.b64 {%r359, %temp}, %fd362;
}
mov.u32 %r360, -1077;

BB3_12:
add.s32 %r94, %r358, -1;
setp.lt.u32	%p12, %r94, 2146435071;
@%p12 bra BB3_14;
bra.uni BB3_13;

BB3_14:
shr.u32 %r96, %r358, 20;
add.s32 %r361, %r360, %r96;
and.b32 %r97, %r358, -2146435073;
or.b32 %r98, %r97, 1072693248;
mov.b64 %fd363, {%r359, %r98};
setp.lt.s32	%p14, %r98, 1073127583;
@%p14 bra BB3_16;

{
.reg .b32 %temp; 
mov.b64 {%r99, %temp}, %fd363;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r100}, %fd363;
}
add.s32 %r101, %r100, -1048576;
mov.b64 %fd363, {%r99, %r101};
add.s32 %r361, %r361, 1;

BB3_16:
add.f64 %fd116, %fd363, 0d3FF0000000000000;
rcp.approx.ftz.f64 %fd117, %fd116;
neg.f64 %fd118, %fd116;
mov.f64 %fd119, 0d3FF0000000000000;
fma.rn.f64 %fd120, %fd118, %fd117, %fd119;
fma.rn.f64 %fd121, %fd120, %fd120, %fd120;
fma.rn.f64 %fd122, %fd121, %fd117, %fd117;
add.f64 %fd123, %fd363, 0dBFF0000000000000;
mul.f64 %fd124, %fd123, %fd122;
fma.rn.f64 %fd125, %fd123, %fd122, %fd124;
mul.f64 %fd126, %fd125, %fd125;
mov.f64 %fd127, 0d3ED0EE258B7A8B04;
mov.f64 %fd128, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd129, %fd128, %fd126, %fd127;
mov.f64 %fd130, 0d3EF3B2669F02676F;
fma.rn.f64 %fd131, %fd129, %fd126, %fd130;
mov.f64 %fd132, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd133, %fd131, %fd126, %fd132;
mov.f64 %fd134, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd135, %fd133, %fd126, %fd134;
mov.f64 %fd136, 0d3F624924923BE72D;
fma.rn.f64 %fd137, %fd135, %fd126, %fd136;
mov.f64 %fd138, 0d3F8999999999A3C4;
fma.rn.f64 %fd139, %fd137, %fd126, %fd138;
mov.f64 %fd140, 0d3FB5555555555554;
fma.rn.f64 %fd141, %fd139, %fd126, %fd140;
sub.f64 %fd142, %fd123, %fd125;
add.f64 %fd143, %fd142, %fd142;
neg.f64 %fd144, %fd125;
fma.rn.f64 %fd145, %fd144, %fd123, %fd143;
mul.f64 %fd146, %fd122, %fd145;
mul.f64 %fd147, %fd126, %fd141;
fma.rn.f64 %fd148, %fd147, %fd125, %fd146;
xor.b32 %r102, %r361, -2147483648;
mov.u32 %r103, -2147483648;
mov.u32 %r104, 1127219200;
mov.b64 %fd149, {%r102, %r104};
mov.b64 %fd150, {%r103, %r104};
sub.f64 %fd151, %fd149, %fd150;
mov.f64 %fd152, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd153, %fd151, %fd152, %fd125;
neg.f64 %fd154, %fd151;
fma.rn.f64 %fd155, %fd154, %fd152, %fd153;
sub.f64 %fd156, %fd155, %fd125;
sub.f64 %fd157, %fd148, %fd156;
mov.f64 %fd158, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd159, %fd151, %fd158, %fd157;
add.f64 %fd364, %fd153, %fd159;
bra.uni BB3_17;

BB3_13:
mov.f64 %fd114, 0d7FF0000000000000;
fma.rn.f64 %fd115, %fd362, %fd114, %fd114;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r95}, %fd362;
}
mov.b32 %f2, %r95;
setp.eq.f32	%p13, %f2, 0f00000000;
selp.f64	%fd364, 0dFFF0000000000000, %fd115, %p13;

BB3_17:
mul.f64 %fd160, %fd364, 0dC000000000000000;
sqrt.rn.f64 %fd161, %fd160;
mul.f64 %fd162, %fd360, %fd161;
add.f64 %fd163, %fd1, 0d3FF0000000000000;
fma.rn.f64 %fd164, %fd162, 0d4014000000000000, %fd163;
st.global.f64 [%rd26], %fd164;
ld.global.f64 %fd24, [%rd30];
ld.global.u32 %r109, [%rd34];
mad.lo.s32 %r110, %r109, 1103515245, 12345;
mul.hi.s32 %r111, %r110, 1073741825;
shr.u32 %r112, %r111, 31;
shr.s32 %r113, %r111, 29;
add.s32 %r114, %r113, %r112;
mul.lo.s32 %r115, %r114, 2147483647;
sub.s32 %r116, %r110, %r115;
cvt.rn.f64.s32	%fd165, %r116;
div.rn.f64 %fd166, %fd165, 0d41DFFFFFFFC00000;
abs.f64 %fd369, %fd166;
mad.lo.s32 %r117, %r116, 1103515245, 12345;
mul.hi.s32 %r118, %r117, 1073741825;
shr.u32 %r119, %r118, 31;
shr.s32 %r120, %r118, 29;
add.s32 %r121, %r120, %r119;
mul.lo.s32 %r122, %r121, 2147483647;
sub.s32 %r123, %r117, %r122;
st.global.u32 [%rd34], %r123;
cvt.rn.f64.s32	%fd167, %r123;
div.rn.f64 %fd168, %fd167, 0d41DFFFFFFFC00000;
abs.f64 %fd169, %fd168;
mul.f64 %fd365, %fd169, 0d401921FB54442D18;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r124}, %fd365;
}
and.b32 %r125, %r124, 2147483647;
setp.ne.s32	%p15, %r125, 2146435072;
@%p15 bra BB3_20;

{
.reg .b32 %temp; 
mov.b64 {%r126, %temp}, %fd365;
}
setp.ne.s32	%p16, %r126, 0;
@%p16 bra BB3_20;

mov.f64 %fd170, 0d0000000000000000;
mul.rn.f64 %fd365, %fd365, %fd170;

BB3_20:
mov.f64 %fd357, 0d397B839A252049C0;
mov.f64 %fd356, 0d3C91A62633145C00;
mov.f64 %fd355, 0d3FF921FB54442D18;
mul.f64 %fd171, %fd365, 0d3FE45F306DC9C883;
cvt.rni.s32.f64	%r362, %fd171;
add.u64 %rd50, %SP, 4;
add.u64 %rd51, %SPL, 4;
st.local.u32 [%rd51], %r362;
cvt.rn.f64.s32	%fd172, %r362;
neg.f64 %fd173, %fd172;
fma.rn.f64 %fd175, %fd173, %fd355, %fd365;
fma.rn.f64 %fd177, %fd173, %fd356, %fd175;
fma.rn.f64 %fd366, %fd173, %fd357, %fd177;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r127}, %fd365;
}
and.b32 %r128, %r127, 2145386496;
setp.lt.u32	%p17, %r128, 1105199104;
@%p17 bra BB3_22;


	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd365;
.param .b64 param1;
st.param.b64	[param1+0], %rd50;
.param .b64 retval0;
call.uni (retval0), 
__internal_trig_reduction_slowpathd, 
(
param0, 
param1
);
ld.param.f64	%fd366, [retval0+0];


	}
	ld.local.u32 %r362, [%rd51];

BB3_22:
mov.u64 %rd128, __cudart_sin_cos_coeffs;
add.s32 %r19, %r362, 1;
and.b32 %r129, %r19, 1;
shl.b32 %r130, %r129, 3;
setp.eq.s32	%p18, %r129, 0;
selp.f64	%fd179, 0d3DE5DB65F9785EBA, 0dBDA8FF8320FD8164, %p18;
mul.wide.u32 %rd54, %r130, 8;
add.s64 %rd56, %rd54, %rd128;
ld.const.f64 %fd180, [%rd56+8];
mul.rn.f64 %fd32, %fd366, %fd366;
fma.rn.f64 %fd181, %fd179, %fd32, %fd180;
ld.const.f64 %fd182, [%rd56+16];
fma.rn.f64 %fd183, %fd181, %fd32, %fd182;
ld.const.f64 %fd184, [%rd56+24];
fma.rn.f64 %fd185, %fd183, %fd32, %fd184;
ld.const.f64 %fd186, [%rd56+32];
fma.rn.f64 %fd187, %fd185, %fd32, %fd186;
ld.const.f64 %fd188, [%rd56+40];
fma.rn.f64 %fd189, %fd187, %fd32, %fd188;
ld.const.f64 %fd190, [%rd56+48];
fma.rn.f64 %fd33, %fd189, %fd32, %fd190;
fma.rn.f64 %fd367, %fd33, %fd366, %fd366;
@%p18 bra BB3_24;

mov.f64 %fd191, 0d3FF0000000000000;
fma.rn.f64 %fd367, %fd33, %fd32, %fd191;

BB3_24:
and.b32 %r131, %r19, 2;
setp.eq.s32	%p19, %r131, 0;
@%p19 bra BB3_26;

mov.f64 %fd192, 0d0000000000000000;
mov.f64 %fd193, 0dBFF0000000000000;
fma.rn.f64 %fd367, %fd367, %fd193, %fd192;

BB3_26:
{
.reg .b32 %temp; 
mov.b64 {%r364, %temp}, %fd369;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r363}, %fd369;
}
mov.u32 %r365, -1023;
setp.gt.s32	%p20, %r363, 1048575;
@%p20 bra BB3_28;

mul.f64 %fd369, %fd369, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r363}, %fd369;
}
{
.reg .b32 %temp; 
mov.b64 {%r364, %temp}, %fd369;
}
mov.u32 %r365, -1077;

BB3_28:
add.s32 %r134, %r363, -1;
setp.lt.u32	%p21, %r134, 2146435071;
@%p21 bra BB3_30;
bra.uni BB3_29;

BB3_30:
shr.u32 %r136, %r363, 20;
add.s32 %r366, %r365, %r136;
and.b32 %r137, %r363, -2146435073;
or.b32 %r138, %r137, 1072693248;
mov.b64 %fd370, {%r364, %r138};
setp.lt.s32	%p23, %r138, 1073127583;
@%p23 bra BB3_32;

{
.reg .b32 %temp; 
mov.b64 {%r139, %temp}, %fd370;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r140}, %fd370;
}
add.s32 %r141, %r140, -1048576;
mov.b64 %fd370, {%r139, %r141};
add.s32 %r366, %r366, 1;

BB3_32:
add.f64 %fd196, %fd370, 0d3FF0000000000000;
rcp.approx.ftz.f64 %fd197, %fd196;
neg.f64 %fd198, %fd196;
mov.f64 %fd199, 0d3FF0000000000000;
fma.rn.f64 %fd200, %fd198, %fd197, %fd199;
fma.rn.f64 %fd201, %fd200, %fd200, %fd200;
fma.rn.f64 %fd202, %fd201, %fd197, %fd197;
add.f64 %fd203, %fd370, 0dBFF0000000000000;
mul.f64 %fd204, %fd203, %fd202;
fma.rn.f64 %fd205, %fd203, %fd202, %fd204;
mul.f64 %fd206, %fd205, %fd205;
mov.f64 %fd207, 0d3ED0EE258B7A8B04;
mov.f64 %fd208, 0d3EB1380B3AE80F1E;
fma.rn.f64 %fd209, %fd208, %fd206, %fd207;
mov.f64 %fd210, 0d3EF3B2669F02676F;
fma.rn.f64 %fd211, %fd209, %fd206, %fd210;
mov.f64 %fd212, 0d3F1745CBA9AB0956;
fma.rn.f64 %fd213, %fd211, %fd206, %fd212;
mov.f64 %fd214, 0d3F3C71C72D1B5154;
fma.rn.f64 %fd215, %fd213, %fd206, %fd214;
mov.f64 %fd216, 0d3F624924923BE72D;
fma.rn.f64 %fd217, %fd215, %fd206, %fd216;
mov.f64 %fd218, 0d3F8999999999A3C4;
fma.rn.f64 %fd219, %fd217, %fd206, %fd218;
mov.f64 %fd220, 0d3FB5555555555554;
fma.rn.f64 %fd221, %fd219, %fd206, %fd220;
sub.f64 %fd222, %fd203, %fd205;
add.f64 %fd223, %fd222, %fd222;
neg.f64 %fd224, %fd205;
fma.rn.f64 %fd225, %fd224, %fd203, %fd223;
mul.f64 %fd226, %fd202, %fd225;
mul.f64 %fd227, %fd206, %fd221;
fma.rn.f64 %fd228, %fd227, %fd205, %fd226;
xor.b32 %r142, %r366, -2147483648;
mov.u32 %r143, -2147483648;
mov.u32 %r144, 1127219200;
mov.b64 %fd229, {%r142, %r144};
mov.b64 %fd230, {%r143, %r144};
sub.f64 %fd231, %fd229, %fd230;
mov.f64 %fd232, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd233, %fd231, %fd232, %fd205;
neg.f64 %fd234, %fd231;
fma.rn.f64 %fd235, %fd234, %fd232, %fd233;
sub.f64 %fd236, %fd235, %fd205;
sub.f64 %fd237, %fd228, %fd236;
mov.f64 %fd238, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd239, %fd231, %fd238, %fd237;
add.f64 %fd371, %fd233, %fd239;
bra.uni BB3_33;

BB3_29:
mov.f64 %fd194, 0d7FF0000000000000;
fma.rn.f64 %fd195, %fd369, %fd194, %fd194;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r135}, %fd369;
}
mov.b32 %f3, %r135;
setp.eq.f32	%p22, %f3, 0f00000000;
selp.f64	%fd371, 0dFFF0000000000000, %fd195, %p22;

BB3_33:
mul.f64 %fd240, %fd371, 0dC000000000000000;
sqrt.rn.f64 %fd241, %fd240;
mul.f64 %fd242, %fd367, %fd241;
add.f64 %fd243, %fd24, 0dC000000000000000;
fma.rn.f64 %fd244, %fd242, 0d4000000000000000, %fd243;
st.global.f64 [%rd30], %fd244;

BB3_34:
ld.param.u32 %r354, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_11];
setp.lt.s32	%p1, %r1, %r354;
bar.sync 0;
@!%p1 bra BB3_84;
bra.uni BB3_35;

BB3_35:
mov.f64 %fd379, 0d0000000000000000;
setp.lt.s32	%p24, %r57, 1;
@%p24 bra BB3_80;

mul.lo.s32 %r30, %r1, %r57;
and.b32 %r156, %r57, 3;
mov.u32 %r367, 0;
setp.eq.s32	%p25, %r156, 0;
@%p25 bra BB3_42;

setp.eq.s32	%p26, %r156, 1;
@%p26 bra BB3_41;

setp.eq.s32	%p27, %r156, 2;
@%p27 bra BB3_40;

ld.param.u64 %rd143, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_5];
ld.param.u64 %rd142, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_6];
ld.param.u64 %rd135, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_1];
ld.param.u64 %rd134, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_0];
cvta.to.global.u64 %rd60, %rd134;
mul.wide.s32 %rd61, %r1, 8;
add.s64 %rd62, %rd60, %rd61;
ld.global.f64 %fd246, [%rd62];
cvt.rzi.s32.f64	%r166, %fd246;
cvt.rn.f64.s32	%fd247, %r166;
cvta.to.global.u64 %rd63, %rd142;
ld.global.u32 %r167, [%rd63+4];
cvt.rn.f64.s32	%fd248, %r167;
add.f64 %fd249, %fd247, %fd248;
cvt.rzi.s32.f64	%r168, %fd249;
cvta.to.global.u64 %rd64, %rd135;
add.s64 %rd65, %rd64, %rd61;
ld.global.f64 %fd250, [%rd65];
cvt.rzi.s32.f64	%r169, %fd250;
cvt.rn.f64.s32	%fd251, %r169;
ld.global.u32 %r170, [%rd63];
cvt.rn.f64.s32	%fd252, %r170;
add.f64 %fd253, %fd251, %fd252;
cvt.rzi.s32.f64	%r171, %fd253;
mad.lo.s32 %r172, %r168, %r60, %r171;
mad.lo.s32 %r173, %r172, %r61, %r59;
abs.s32 %r174, %r173;
cvta.to.global.u64 %rd66, %rd143;
mul.wide.s32 %rd67, %r30, 4;
add.s64 %rd68, %rd66, %rd67;
setp.lt.s32	%p28, %r174, %r58;
selp.b32	%r175, %r174, 0, %p28;
st.global.u32 [%rd68], %r175;
mov.u32 %r367, 1;

BB3_40:
ld.param.u64 %rd145, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_5];
ld.param.u64 %rd144, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_6];
ld.param.u64 %rd137, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_1];
ld.param.u64 %rd136, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_0];
cvta.to.global.u64 %rd69, %rd136;
mul.wide.s32 %rd70, %r1, 8;
add.s64 %rd71, %rd69, %rd70;
ld.global.f64 %fd254, [%rd71];
cvt.rzi.s32.f64	%r180, %fd254;
cvt.rn.f64.s32	%fd255, %r180;
shl.b32 %r181, %r367, 1;
add.s32 %r182, %r181, 1;
cvta.to.global.u64 %rd72, %rd144;
mul.wide.u32 %rd73, %r182, 4;
add.s64 %rd74, %rd72, %rd73;
ld.global.u32 %r183, [%rd74];
cvt.rn.f64.s32	%fd256, %r183;
add.f64 %fd257, %fd255, %fd256;
cvt.rzi.s32.f64	%r184, %fd257;
cvta.to.global.u64 %rd75, %rd137;
add.s64 %rd76, %rd75, %rd70;
ld.global.f64 %fd258, [%rd76];
cvt.rzi.s32.f64	%r185, %fd258;
cvt.rn.f64.s32	%fd259, %r185;
mul.wide.u32 %rd77, %r181, 4;
add.s64 %rd78, %rd72, %rd77;
ld.global.u32 %r186, [%rd78];
cvt.rn.f64.s32	%fd260, %r186;
add.f64 %fd261, %fd259, %fd260;
cvt.rzi.s32.f64	%r187, %fd261;
mad.lo.s32 %r188, %r184, %r60, %r187;
mad.lo.s32 %r189, %r188, %r61, %r59;
abs.s32 %r190, %r189;
add.s32 %r191, %r367, %r30;
cvta.to.global.u64 %rd79, %rd145;
mul.wide.s32 %rd80, %r191, 4;
add.s64 %rd81, %rd79, %rd80;
setp.lt.s32	%p29, %r190, %r58;
selp.b32	%r192, %r190, 0, %p29;
st.global.u32 [%rd81], %r192;
add.s32 %r367, %r367, 1;

BB3_41:
ld.param.u64 %rd147, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_5];
ld.param.u64 %rd146, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_6];
ld.param.u64 %rd139, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_1];
ld.param.u64 %rd138, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_0];
cvta.to.global.u64 %rd82, %rd138;
mul.wide.s32 %rd83, %r1, 8;
add.s64 %rd84, %rd82, %rd83;
ld.global.f64 %fd262, [%rd84];
cvt.rzi.s32.f64	%r197, %fd262;
cvt.rn.f64.s32	%fd263, %r197;
shl.b32 %r198, %r367, 1;
cvta.to.global.u64 %rd85, %rd146;
mul.wide.s32 %rd86, %r198, 4;
add.s64 %rd87, %rd85, %rd86;
ld.global.u32 %r199, [%rd87+4];
cvt.rn.f64.s32	%fd264, %r199;
add.f64 %fd265, %fd263, %fd264;
cvt.rzi.s32.f64	%r200, %fd265;
cvta.to.global.u64 %rd88, %rd139;
add.s64 %rd89, %rd88, %rd83;
ld.global.f64 %fd266, [%rd89];
cvt.rzi.s32.f64	%r201, %fd266;
cvt.rn.f64.s32	%fd267, %r201;
ld.global.u32 %r202, [%rd87];
cvt.rn.f64.s32	%fd268, %r202;
add.f64 %fd269, %fd267, %fd268;
cvt.rzi.s32.f64	%r203, %fd269;
mad.lo.s32 %r204, %r200, %r60, %r203;
mad.lo.s32 %r205, %r204, %r61, %r59;
abs.s32 %r206, %r205;
add.s32 %r207, %r367, %r30;
cvta.to.global.u64 %rd90, %rd147;
mul.wide.s32 %rd91, %r207, 4;
add.s64 %rd92, %rd90, %rd91;
setp.lt.s32	%p30, %r206, %r58;
selp.b32	%r208, %r206, 0, %p30;
st.global.u32 [%rd92], %r208;
add.s32 %r367, %r367, 1;

BB3_42:
setp.lt.u32	%p31, %r57, 4;
@%p31 bra BB3_45;

ld.param.u64 %rd149, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_5];
ld.param.u64 %rd148, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_6];
ld.param.u64 %rd141, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_1];
ld.param.u64 %rd140, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_0];
mad.lo.s32 %r213, %r57, %r1, %r367;
cvta.to.global.u64 %rd93, %rd149;
mul.wide.s32 %rd94, %r213, 4;
add.s64 %rd151, %rd93, %rd94;
shl.b32 %r370, %r367, 1;
cvta.to.global.u64 %rd2, %rd148;
cvta.to.global.u64 %rd95, %rd141;
mul.wide.s32 %rd96, %r1, 8;
add.s64 %rd3, %rd95, %rd96;
cvta.to.global.u64 %rd97, %rd140;
add.s64 %rd4, %rd97, %rd96;

BB3_44:
ld.global.f64 %fd270, [%rd4];
cvt.rzi.s32.f64	%r214, %fd270;
cvt.rn.f64.s32	%fd271, %r214;
mul.wide.s32 %rd98, %r370, 4;
add.s64 %rd99, %rd2, %rd98;
ld.global.u32 %r215, [%rd99+4];
cvt.rn.f64.s32	%fd272, %r215;
add.f64 %fd273, %fd271, %fd272;
cvt.rzi.s32.f64	%r216, %fd273;
ld.global.f64 %fd274, [%rd3];
cvt.rzi.s32.f64	%r217, %fd274;
cvt.rn.f64.s32	%fd275, %r217;
ld.global.u32 %r218, [%rd99];
cvt.rn.f64.s32	%fd276, %r218;
add.f64 %fd277, %fd275, %fd276;
cvt.rzi.s32.f64	%r219, %fd277;
mad.lo.s32 %r220, %r216, %r60, %r219;
mad.lo.s32 %r221, %r220, %r61, %r59;
abs.s32 %r222, %r221;
setp.lt.s32	%p32, %r222, %r58;
selp.b32	%r223, %r222, 0, %p32;
st.global.u32 [%rd151], %r223;
ld.global.f64 %fd278, [%rd4];
cvt.rzi.s32.f64	%r224, %fd278;
cvt.rn.f64.s32	%fd279, %r224;
ld.global.u32 %r225, [%rd99+12];
cvt.rn.f64.s32	%fd280, %r225;
add.f64 %fd281, %fd279, %fd280;
cvt.rzi.s32.f64	%r226, %fd281;
ld.global.f64 %fd282, [%rd3];
cvt.rzi.s32.f64	%r227, %fd282;
cvt.rn.f64.s32	%fd283, %r227;
ld.global.u32 %r228, [%rd99+8];
cvt.rn.f64.s32	%fd284, %r228;
add.f64 %fd285, %fd283, %fd284;
cvt.rzi.s32.f64	%r229, %fd285;
mad.lo.s32 %r230, %r226, %r60, %r229;
mad.lo.s32 %r231, %r230, %r61, %r59;
abs.s32 %r232, %r231;
setp.lt.s32	%p33, %r232, %r58;
selp.b32	%r233, %r232, 0, %p33;
st.global.u32 [%rd151+4], %r233;
ld.global.f64 %fd286, [%rd4];
cvt.rzi.s32.f64	%r234, %fd286;
cvt.rn.f64.s32	%fd287, %r234;
ld.global.u32 %r235, [%rd99+20];
cvt.rn.f64.s32	%fd288, %r235;
add.f64 %fd289, %fd287, %fd288;
cvt.rzi.s32.f64	%r236, %fd289;
ld.global.f64 %fd290, [%rd3];
cvt.rzi.s32.f64	%r237, %fd290;
cvt.rn.f64.s32	%fd291, %r237;
ld.global.u32 %r238, [%rd99+16];
cvt.rn.f64.s32	%fd292, %r238;
add.f64 %fd293, %fd291, %fd292;
cvt.rzi.s32.f64	%r239, %fd293;
mad.lo.s32 %r240, %r236, %r60, %r239;
mad.lo.s32 %r241, %r240, %r61, %r59;
abs.s32 %r242, %r241;
setp.lt.s32	%p34, %r242, %r58;
selp.b32	%r243, %r242, 0, %p34;
st.global.u32 [%rd151+8], %r243;
ld.global.f64 %fd294, [%rd4];
cvt.rzi.s32.f64	%r244, %fd294;
cvt.rn.f64.s32	%fd295, %r244;
ld.global.u32 %r245, [%rd99+28];
cvt.rn.f64.s32	%fd296, %r245;
add.f64 %fd297, %fd295, %fd296;
cvt.rzi.s32.f64	%r246, %fd297;
ld.global.f64 %fd298, [%rd3];
cvt.rzi.s32.f64	%r247, %fd298;
cvt.rn.f64.s32	%fd299, %r247;
ld.global.u32 %r248, [%rd99+24];
cvt.rn.f64.s32	%fd300, %r248;
add.f64 %fd301, %fd299, %fd300;
cvt.rzi.s32.f64	%r249, %fd301;
mad.lo.s32 %r250, %r246, %r60, %r249;
mad.lo.s32 %r251, %r250, %r61, %r59;
abs.s32 %r252, %r251;
setp.lt.s32	%p35, %r252, %r58;
selp.b32	%r253, %r252, 0, %p35;
st.global.u32 [%rd151+12], %r253;
add.s64 %rd151, %rd151, 16;
add.s32 %r370, %r370, 8;
add.s32 %r367, %r367, 4;
setp.lt.s32	%p36, %r367, %r57;
@%p36 bra BB3_44;

BB3_45:
@%p24 bra BB3_80;

ld.param.u64 %rd150, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_5];
ld.param.u64 %rd131, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_8];
mov.f64 %fd304, 0d4000000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r41}, %fd304;
}
mul.lo.s32 %r259, %r57, %r1;
cvta.to.global.u64 %rd100, %rd150;
mul.wide.s32 %rd101, %r259, 4;
add.s64 %rd152, %rd100, %rd101;
mov.f64 %fd379, 0d0000000000000000;
mov.u32 %r372, 0;
cvta.to.global.u64 %rd104, %rd131;
bra.uni BB3_47;

BB3_58:
and.b32 %r276, %r44, 2147483647;
setp.ne.s32	%p52, %r276, 2146435072;
@%p52 bra BB3_59;

{
.reg .b32 %temp; 
mov.b64 {%r277, %temp}, %fd48;
}
setp.ne.s32	%p53, %r277, 0;
mov.f64 %fd375, %fd374;
@%p53 bra BB3_63;

shr.s32 %r278, %r41, 31;
and.b32 %r279, %r278, -2146435072;
add.s32 %r280, %r279, 2146435072;
or.b32 %r281, %r280, -2147483648;
selp.b32	%r282, %r281, %r280, %p2;
mov.u32 %r283, 0;
mov.b64 %fd375, {%r283, %r282};
bra.uni BB3_63;

BB3_74:
and.b32 %r304, %r46, 2147483647;
setp.ne.s32	%p72, %r304, 2146435072;
@%p72 bra BB3_75;

{
.reg .b32 %temp; 
mov.b64 {%r305, %temp}, %fd61;
}
setp.ne.s32	%p73, %r305, 0;
mov.f64 %fd378, %fd377;
@%p73 bra BB3_79;

shr.s32 %r306, %r41, 31;
and.b32 %r307, %r306, -2146435072;
add.s32 %r308, %r307, 2146435072;
or.b32 %r309, %r308, -2147483648;
selp.b32	%r310, %r309, %r308, %p3;
mov.u32 %r311, 0;
mov.b64 %fd378, {%r311, %r310};
bra.uni BB3_79;

BB3_59:
mov.f64 %fd375, %fd374;
bra.uni BB3_63;

BB3_75:
mov.f64 %fd378, %fd377;
bra.uni BB3_79;

BB3_47:
bfe.u32 %r260, %r41, 20, 11;
add.s32 %r261, %r260, -1012;
mov.u64 %rd102, 4611686018427387904;
shl.b64 %rd103, %rd102, %r261;
setp.ne.s64	%p38, %rd103, -9223372036854775808;
setp.eq.s64	%p39, %rd103, -9223372036854775808;
ld.global.s32 %rd105, [%rd152];
add.s64 %rd106, %rd104, %rd105;
ld.global.u8 %r43, [%rd106];
add.s32 %r262, %r43, -100;
cvt.rn.f64.s32	%fd48, %r262;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r44}, %fd48;
}
abs.f64 %fd49, %fd48;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd49;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0
);
ld.param.f64	%fd374, [retval0+0];


	}
	setp.gt.s32	%p40, %r44, -1;
setp.lt.s32	%p41, %r44, 0;
and.pred %p2, %p41, %p39;
or.pred %p42, %p40, %p38;
@%p42 bra BB3_49;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r263}, %fd374;
}
xor.b32 %r264, %r263, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r265, %temp}, %fd374;
}
mov.b64 %fd374, {%r265, %r264};

BB3_49:
setp.eq.s32	%p43, %r43, 100;
@%p43 bra BB3_52;
bra.uni BB3_50;

BB3_52:
setp.lt.s32	%p46, %r41, 0;
mov.u32 %r266, 0;
bfe.u32 %r267, %r41, 20, 11;
add.s32 %r268, %r267, -1012;
shl.b64 %rd108, %rd102, %r268;
setp.eq.s64	%p47, %rd108, -9223372036854775808;
selp.b32	%r269, %r44, 0, %p47;
or.b32 %r270, %r269, 2146435072;
selp.b32	%r271, %r270, %r269, %p46;
mov.b64 %fd374, {%r266, %r271};
bra.uni BB3_53;

BB3_50:
@%p40 bra BB3_53;

cvt.rzi.f64.f64	%fd306, %fd304;
setp.neu.f64	%p45, %fd306, 0d4000000000000000;
selp.f64	%fd374, 0dFFF8000000000000, %fd374, %p45;

BB3_53:
add.f64 %fd375, %fd48, 0d4000000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r272}, %fd375;
}
and.b32 %r273, %r272, 2146435072;
setp.ne.s32	%p48, %r273, 2146435072;
@%p48 bra BB3_54;

setp.gtu.f64	%p49, %fd49, 0d7FF0000000000000;
@%p49 bra BB3_63;

and.b32 %r274, %r41, 2147483647;
setp.ne.s32	%p50, %r274, 2146435072;
@%p50 bra BB3_58;

{
.reg .b32 %temp; 
mov.b64 {%r275, %temp}, %fd304;
}
setp.eq.s32	%p51, %r275, 0;
@%p51 bra BB3_62;
bra.uni BB3_58;

BB3_62:
setp.lt.s32	%p54, %r41, 0;
mov.u32 %r284, 0;
setp.gt.f64	%p55, %fd49, 0d3FF0000000000000;
selp.b32	%r285, 2146435072, 0, %p55;
xor.b32 %r286, %r285, 2146435072;
selp.b32	%r287, %r286, %r285, %p54;
setp.eq.s32	%p56, %r43, 99;
selp.b32	%r288, 1072693248, %r287, %p56;
mov.b64 %fd375, {%r284, %r288};
bra.uni BB3_63;

BB3_54:
mov.f64 %fd375, %fd374;

BB3_63:
bfe.u32 %r289, %r41, 20, 11;
add.s32 %r290, %r289, -1012;
shl.b64 %rd110, %rd102, %r290;
setp.ne.s64	%p57, %rd110, -9223372036854775808;
setp.eq.s64	%p58, %rd110, -9223372036854775808;
setp.eq.s32	%p59, %r43, 101;
selp.f64	%fd60, 0d3FF0000000000000, %fd375, %p59;
add.s32 %r45, %r43, -228;
cvt.rn.f64.s32	%fd61, %r45;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r46}, %fd61;
}
abs.f64 %fd62, %fd61;

	{
.reg .b32 temp_param_reg;

	.param .b64 param0;
st.param.f64	[param0+0], %fd62;
.param .b64 retval0;
call.uni (retval0), 
__internal_accurate_pow, 
(
param0
);
ld.param.f64	%fd377, [retval0+0];


	}
	setp.gt.s32	%p60, %r46, -1;
setp.lt.s32	%p61, %r46, 0;
and.pred %p3, %p61, %p58;
or.pred %p62, %p60, %p57;
@%p62 bra BB3_65;

{
.reg .b32 %temp; 
mov.b64 {%temp, %r291}, %fd377;
}
xor.b32 %r292, %r291, -2147483648;
{
.reg .b32 %temp; 
mov.b64 {%r293, %temp}, %fd377;
}
mov.b64 %fd377, {%r293, %r292};

BB3_65:
setp.eq.s32	%p63, %r45, 0;
@%p63 bra BB3_68;
bra.uni BB3_66;

BB3_68:
setp.lt.s32	%p66, %r41, 0;
mov.u32 %r294, 0;
bfe.u32 %r295, %r41, 20, 11;
add.s32 %r296, %r295, -1012;
shl.b64 %rd112, %rd102, %r296;
setp.eq.s64	%p67, %rd112, -9223372036854775808;
selp.b32	%r297, %r46, 0, %p67;
or.b32 %r298, %r297, 2146435072;
selp.b32	%r299, %r298, %r297, %p66;
mov.b64 %fd377, {%r294, %r299};
bra.uni BB3_69;

BB3_66:
@%p60 bra BB3_69;

cvt.rzi.f64.f64	%fd309, %fd304;
setp.neu.f64	%p65, %fd309, 0d4000000000000000;
selp.f64	%fd377, 0dFFF8000000000000, %fd377, %p65;

BB3_69:
add.f64 %fd378, %fd61, 0d4000000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r300}, %fd378;
}
and.b32 %r301, %r300, 2146435072;
setp.ne.s32	%p68, %r301, 2146435072;
@%p68 bra BB3_70;

setp.gtu.f64	%p69, %fd62, 0d7FF0000000000000;
@%p69 bra BB3_79;

and.b32 %r302, %r41, 2147483647;
setp.ne.s32	%p70, %r302, 2146435072;
@%p70 bra BB3_74;

{
.reg .b32 %temp; 
mov.b64 {%r303, %temp}, %fd304;
}
setp.eq.s32	%p71, %r303, 0;
@%p71 bra BB3_78;
bra.uni BB3_74;

BB3_78:
setp.lt.s32	%p74, %r41, 0;
mov.u32 %r312, 0;
setp.gt.f64	%p75, %fd62, 0d3FF0000000000000;
selp.b32	%r313, 2146435072, 0, %p75;
xor.b32 %r314, %r313, 2146435072;
selp.b32	%r315, %r314, %r313, %p74;
setp.eq.s32	%p76, %r45, -1;
selp.b32	%r316, 1072693248, %r315, %p76;
mov.b64 %fd378, {%r312, %r316};
bra.uni BB3_79;

BB3_70:
mov.f64 %fd378, %fd377;

BB3_79:
setp.eq.s32	%p77, %r45, 1;
selp.f64	%fd311, 0d3FF0000000000000, %fd378, %p77;
sub.f64 %fd312, %fd60, %fd311;
div.rn.f64 %fd313, %fd312, 0d4049000000000000;
add.f64 %fd379, %fd379, %fd313;
add.s64 %rd152, %rd152, 4;
add.s32 %r372, %r372, 1;
setp.lt.s32	%p78, %r372, %r57;
@%p78 bra BB3_47;

BB3_80:
ld.param.u64 %rd133, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
ld.param.u64 %rd130, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_7];
cvta.to.global.u64 %rd113, %rd130;
mul.wide.s32 %rd114, %r1, 8;
add.s64 %rd115, %rd113, %rd114;
cvt.rn.f64.s32	%fd314, %r57;
div.rn.f64 %fd75, %fd379, %fd314;
st.global.f64 [%rd115], %fd75;
cvta.to.global.u64 %rd116, %rd133;
add.s64 %rd117, %rd116, %rd114;
ld.global.f64 %fd76, [%rd117];
mov.f64 %fd315, 0d4338000000000000;
mov.f64 %fd316, 0d3FF71547652B82FE;
fma.rn.f64 %fd317, %fd75, %fd316, %fd315;
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd317;
}
mov.f64 %fd318, 0dC338000000000000;
add.rn.f64 %fd319, %fd317, %fd318;
mov.f64 %fd320, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd321, %fd319, %fd320, %fd75;
mov.f64 %fd322, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd323, %fd319, %fd322, %fd321;
mov.f64 %fd324, 0d3E928AF3FCA213EA;
mov.f64 %fd325, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd326, %fd325, %fd323, %fd324;
mov.f64 %fd327, 0d3EC71DEE62401315;
fma.rn.f64 %fd328, %fd326, %fd323, %fd327;
mov.f64 %fd329, 0d3EFA01997C89EB71;
fma.rn.f64 %fd330, %fd328, %fd323, %fd329;
mov.f64 %fd331, 0d3F2A01A014761F65;
fma.rn.f64 %fd332, %fd330, %fd323, %fd331;
mov.f64 %fd333, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd334, %fd332, %fd323, %fd333;
mov.f64 %fd335, 0d3F81111111122322;
fma.rn.f64 %fd336, %fd334, %fd323, %fd335;
mov.f64 %fd337, 0d3FA55555555502A1;
fma.rn.f64 %fd338, %fd336, %fd323, %fd337;
mov.f64 %fd339, 0d3FC5555555555511;
fma.rn.f64 %fd340, %fd338, %fd323, %fd339;
mov.f64 %fd341, 0d3FE000000000000B;
fma.rn.f64 %fd342, %fd340, %fd323, %fd341;
mov.f64 %fd343, 0d3FF0000000000000;
fma.rn.f64 %fd344, %fd342, %fd323, %fd343;
fma.rn.f64 %fd345, %fd344, %fd323, %fd343;
{
.reg .b32 %temp; 
mov.b64 {%r49, %temp}, %fd345;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r50}, %fd345;
}
shl.b32 %r321, %r48, 20;
add.s32 %r322, %r50, %r321;
mov.b64 %fd380, {%r49, %r322};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r323}, %fd75;
}
mov.b32 %f4, %r323;
abs.f32 %f1, %f4;
setp.lt.f32	%p79, %f1, 0f4086232B;
@%p79 bra BB3_83;

setp.lt.f64	%p80, %fd75, 0d0000000000000000;
add.f64 %fd346, %fd75, 0d7FF0000000000000;
selp.f64	%fd380, 0d0000000000000000, %fd346, %p80;
setp.geu.f32	%p81, %f1, 0f40874800;
@%p81 bra BB3_83;

shr.u32 %r324, %r48, 31;
add.s32 %r325, %r48, %r324;
shr.s32 %r326, %r325, 1;
shl.b32 %r327, %r326, 20;
add.s32 %r328, %r327, %r50;
mov.b64 %fd347, {%r49, %r328};
sub.s32 %r329, %r48, %r326;
shl.b32 %r330, %r329, 20;
add.s32 %r331, %r330, 1072693248;
mov.u32 %r332, 0;
mov.b64 %fd348, {%r332, %r331};
mul.f64 %fd380, %fd347, %fd348;

BB3_83:
mul.f64 %fd349, %fd76, %fd380;
st.global.f64 [%rd117], %fd349;

BB3_84:
shl.b32 %r340, %r64, 3;
mov.u32 %r341, _ZZ17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_E6buffer;
add.s32 %r52, %r341, %r340;
mov.u64 %rd121, 0;
st.shared.u64 [%r52], %rd121;
bar.sync 0;
@!%p1 bra BB3_86;
bra.uni BB3_85;

BB3_85:
ld.param.u64 %rd132, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_10];
cvta.to.global.u64 %rd122, %rd132;
mul.wide.s32 %rd123, %r1, 8;
add.s64 %rd124, %rd122, %rd123;
ld.global.f64 %fd350, [%rd124];
st.shared.f64 [%r52], %fd350;

BB3_86:
bar.sync 0;
mov.u32 %r355, %ntid.x;
shr.u32 %r373, %r355, 1;
setp.eq.s32	%p82, %r373, 0;
@%p82 bra BB3_90;

BB3_87:
setp.ge.u32	%p83, %r64, %r373;
@%p83 bra BB3_89;

add.s32 %r348, %r373, %r64;
shl.b32 %r349, %r348, 3;
add.s32 %r351, %r341, %r349;
ld.shared.f64 %fd351, [%r52];
ld.shared.f64 %fd352, [%r351];
add.f64 %fd353, %fd352, %fd351;
st.shared.f64 [%r52], %fd353;

BB3_89:
bar.sync 0;
shr.u32 %r373, %r373, 1;
setp.ne.s32	%p84, %r373, 0;
@%p84 bra BB3_87;

BB3_90:
setp.ne.s32	%p85, %r64, 0;
@%p85 bra BB3_92;

mov.u32 %r356, %ctaid.x;
ld.param.u64 %rd129, [_Z17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S__param_18];
ld.shared.f64 %fd354, [_ZZ17likelihood_kernelPdS_S_S_S_PiS0_S_PhS_S_iiiiiiS0_S_E6buffer];
cvta.to.global.u64 %rd125, %rd129;
mul.wide.u32 %rd126, %r356, 8;
add.s64 %rd127, %rd125, %rd126;
st.global.f64 [%rd127], %fd354;

BB3_92:
bar.sync 0;
ret;
}

.func (.param .b64 func_retval0) __internal_trig_reduction_slowpathd(
.param .b64 __internal_trig_reduction_slowpathd_param_0,
.param .b64 __internal_trig_reduction_slowpathd_param_1
)
{
.local .align 8 .b8 __local_depot4[40];
.reg .b64 %SP;
.reg .b64 %SPL;
.reg .pred %p<9>;
.reg .b32 %r<42>;
.reg .f64 %fd<5>;
.reg .b64 %rd<101>;


mov.u64 %SPL, __local_depot4;
ld.param.f64 %fd4, [__internal_trig_reduction_slowpathd_param_0];
ld.param.u64 %rd37, [__internal_trig_reduction_slowpathd_param_1];
add.u64 %rd1, %SPL, 0;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r1}, %fd4;
}
and.b32 %r40, %r1, -2147483648;
shr.u32 %r3, %r1, 20;
bfe.u32 %r4, %r1, 20, 11;
setp.eq.s32	%p1, %r4, 2047;
@%p1 bra BB4_13;

add.s32 %r15, %r4, -1024;
shr.u32 %r16, %r15, 6;
mov.u32 %r17, 15;
sub.s32 %r5, %r17, %r16;
mov.u32 %r18, 19;
sub.s32 %r19, %r18, %r16;
mov.u32 %r20, 18;
min.s32 %r6, %r20, %r19;
mov.u64 %rd94, 0;
setp.ge.s32	%p2, %r5, %r6;
mov.u64 %rd93, %rd1;
@%p2 bra BB4_4;

bfe.u32 %r21, %r1, 20, 11;
add.s32 %r22, %r21, -1024;
shr.u32 %r23, %r22, 6;
sub.s32 %r25, %r17, %r23;
mul.wide.s32 %rd41, %r25, 8;
mov.u64 %rd42, __cudart_i2opi_d;
add.s64 %rd89, %rd42, %rd41;
mov.b64 %rd43, %fd4;
shl.b64 %rd44, %rd43, 11;
or.b64 %rd5, %rd44, -9223372036854775808;
mov.u64 %rd94, 0;
mov.u64 %rd93, %rd1;
mov.u64 %rd91, %rd1;
mov.u32 %r39, %r5;

BB4_3:
.pragma "nounroll";
ld.const.u64 %rd47, [%rd89];

	{
.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi, clo, chi;
mov.b64 {alo,ahi}, %rd47; 
mov.b64 {blo,bhi}, %rd5; 
mov.b64 {clo,chi}, %rd94; 
mad.lo.cc.u32 r0, alo, blo, clo;
madc.hi.cc.u32 r1, alo, blo, chi;
madc.hi.u32 r2, alo, bhi, 0;
mad.lo.cc.u32 r1, alo, bhi, r1;
madc.hi.cc.u32 r2, ahi, blo, r2;
madc.hi.u32 r3, ahi, bhi, 0;
mad.lo.cc.u32 r1, ahi, blo, r1;
madc.lo.cc.u32 r2, ahi, bhi, r2;
addc.u32 r3, r3, 0; 
mov.b64 %rd45, {r0,r1}; 
mov.b64 %rd94, {r2,r3}; 
}

	st.local.u64 [%rd91], %rd45;
add.s32 %r39, %r39, 1;
sub.s32 %r26, %r39, %r5;
mul.wide.s32 %rd50, %r26, 8;
add.s64 %rd91, %rd1, %rd50;
add.s64 %rd93, %rd93, 8;
add.s64 %rd89, %rd89, 8;
setp.lt.s32	%p3, %r39, %r6;
@%p3 bra BB4_3;

BB4_4:
st.local.u64 [%rd93], %rd94;
ld.local.u64 %rd95, [%rd1+16];
ld.local.u64 %rd96, [%rd1+24];
and.b32 %r9, %r3, 63;
setp.eq.s32	%p4, %r9, 0;
@%p4 bra BB4_6;

mov.u32 %r27, 64;
sub.s32 %r28, %r27, %r9;
shl.b64 %rd51, %rd96, %r9;
shr.u64 %rd52, %rd95, %r28;
or.b64 %rd96, %rd51, %rd52;
shl.b64 %rd53, %rd95, %r9;
ld.local.u64 %rd54, [%rd1+8];
shr.u64 %rd55, %rd54, %r28;
or.b64 %rd95, %rd55, %rd53;

BB4_6:
shr.u64 %rd56, %rd96, 62;
cvt.u32.u64	%r29, %rd56;
shr.u64 %rd57, %rd95, 62;
shl.b64 %rd58, %rd96, 2;
or.b64 %rd98, %rd58, %rd57;
shl.b64 %rd97, %rd95, 2;
shr.u64 %rd59, %rd96, 61;
cvt.u32.u64	%r30, %rd59;
and.b32 %r31, %r30, 1;
add.s32 %r32, %r31, %r29;
neg.s32 %r33, %r32;
setp.eq.s32	%p5, %r40, 0;
selp.b32	%r34, %r32, %r33, %p5;
cvta.to.local.u64 %rd60, %rd37;
st.local.u32 [%rd60], %r34;
setp.eq.s32	%p6, %r31, 0;
@%p6 bra BB4_8;

mov.u64 %rd64, 0;

	{
.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
mov.b64 {a0,a1}, %rd64;
mov.b64 {a2,a3}, %rd64;
mov.b64 {b0,b1}, %rd97;
mov.b64 {b2,b3}, %rd98;
sub.cc.u32 r0, a0, b0; 
subc.cc.u32 r1, a1, b1; 
subc.cc.u32 r2, a2, b2; 
subc.u32 r3, a3, b3; 
mov.b64 %rd97, {r0,r1};
mov.b64 %rd98, {r2,r3};
}

	xor.b32 %r40, %r40, -2147483648;

BB4_8:
clz.b64 %r41, %rd98;
setp.eq.s32	%p7, %r41, 0;
@%p7 bra BB4_10;

shl.b64 %rd67, %rd98, %r41;
mov.u32 %r35, 64;
sub.s32 %r36, %r35, %r41;
shr.u64 %rd68, %rd97, %r36;
or.b64 %rd98, %rd68, %rd67;

BB4_10:
mov.u64 %rd72, -3958705157555305931;

	{
.reg .u32 r0, r1, r2, r3, alo, ahi, blo, bhi;
mov.b64 {alo,ahi}, %rd98; 
mov.b64 {blo,bhi}, %rd72; 
mul.lo.u32 r0, alo, blo; 
mul.hi.u32 r1, alo, blo; 
mad.lo.cc.u32 r1, alo, bhi, r1;
madc.hi.u32 r2, alo, bhi, 0;
mad.lo.cc.u32 r1, ahi, blo, r1;
madc.hi.cc.u32 r2, ahi, blo, r2;
madc.hi.u32 r3, ahi, bhi, 0;
mad.lo.cc.u32 r2, ahi, bhi, r2;
addc.u32 r3, r3, 0; 
mov.b64 %rd69, {r0,r1}; 
mov.b64 %rd100, {r2,r3}; 
}

	setp.lt.s64	%p8, %rd100, 1;
@%p8 bra BB4_12;


	{
.reg .u32 r0, r1, r2, r3, a0, a1, a2, a3, b0, b1, b2, b3;
mov.b64 {a0,a1}, %rd69;
mov.b64 {a2,a3}, %rd100;
mov.b64 {b0,b1}, %rd69;
mov.b64 {b2,b3}, %rd100;
add.cc.u32 r0, a0, b0; 
addc.cc.u32 r1, a1, b1; 
addc.cc.u32 r2, a2, b2; 
addc.u32 r3, a3, b3; 
mov.b64 %rd73, {r0,r1};
mov.b64 %rd100, {r2,r3};
}

	add.s32 %r41, %r41, 1;

BB4_12:
cvt.u64.u32	%rd79, %r40;
shl.b64 %rd80, %rd79, 32;
mov.u32 %r37, 1022;
sub.s32 %r38, %r37, %r41;
cvt.u64.u32	%rd81, %r38;
shl.b64 %rd82, %rd81, 52;
add.s64 %rd83, %rd100, 1;
shr.u64 %rd84, %rd83, 10;
add.s64 %rd85, %rd84, 1;
shr.u64 %rd86, %rd85, 1;
add.s64 %rd87, %rd86, %rd82;
or.b64 %rd88, %rd87, %rd80;
mov.b64 %fd4, %rd88;

BB4_13:
st.param.f64	[func_retval0+0], %fd4;
ret;
}

.func (.param .b64 func_retval0) __internal_accurate_pow(
.param .b64 __internal_accurate_pow_param_0
)
{
.reg .pred %p<9>;
.reg .f32 %f<3>;
.reg .b32 %r<53>;
.reg .f64 %fd<138>;


ld.param.f64 %fd12, [__internal_accurate_pow_param_0];
{
.reg .b32 %temp; 
mov.b64 {%temp, %r50}, %fd12;
}
{
.reg .b32 %temp; 
mov.b64 {%r49, %temp}, %fd12;
}
shr.u32 %r51, %r50, 20;
setp.ne.s32	%p1, %r51, 0;
@%p1 bra BB5_2;

mul.f64 %fd13, %fd12, 0d4350000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r50}, %fd13;
}
{
.reg .b32 %temp; 
mov.b64 {%r49, %temp}, %fd13;
}
shr.u32 %r16, %r50, 20;
add.s32 %r51, %r16, -54;

BB5_2:
add.s32 %r52, %r51, -1023;
and.b32 %r17, %r50, -2146435073;
or.b32 %r18, %r17, 1072693248;
mov.b64 %fd135, {%r49, %r18};
setp.lt.u32	%p2, %r18, 1073127583;
@%p2 bra BB5_4;

{
.reg .b32 %temp; 
mov.b64 {%r19, %temp}, %fd135;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r20}, %fd135;
}
add.s32 %r21, %r20, -1048576;
mov.b64 %fd135, {%r19, %r21};
add.s32 %r52, %r51, -1022;

BB5_4:
add.f64 %fd14, %fd135, 0d3FF0000000000000;
rcp.approx.ftz.f64 %fd15, %fd14;
neg.f64 %fd16, %fd14;
mov.f64 %fd17, 0d3FF0000000000000;
fma.rn.f64 %fd18, %fd16, %fd15, %fd17;
fma.rn.f64 %fd19, %fd18, %fd18, %fd18;
fma.rn.f64 %fd20, %fd19, %fd15, %fd15;
add.f64 %fd21, %fd135, 0dBFF0000000000000;
mul.f64 %fd22, %fd21, %fd20;
fma.rn.f64 %fd23, %fd21, %fd20, %fd22;
mul.f64 %fd24, %fd23, %fd23;
mov.f64 %fd25, 0d3ED0F5D241AD3B5A;
mov.f64 %fd26, 0d3EB0F5FF7D2CAFE2;
fma.rn.f64 %fd27, %fd26, %fd24, %fd25;
mov.f64 %fd28, 0d3EF3B20A75488A3F;
fma.rn.f64 %fd29, %fd27, %fd24, %fd28;
mov.f64 %fd30, 0d3F1745CDE4FAECD5;
fma.rn.f64 %fd31, %fd29, %fd24, %fd30;
mov.f64 %fd32, 0d3F3C71C7258A578B;
fma.rn.f64 %fd33, %fd31, %fd24, %fd32;
mov.f64 %fd34, 0d3F6249249242B910;
fma.rn.f64 %fd35, %fd33, %fd24, %fd34;
mov.f64 %fd36, 0d3F89999999999DFB;
fma.rn.f64 %fd37, %fd35, %fd24, %fd36;
sub.f64 %fd38, %fd21, %fd23;
add.f64 %fd39, %fd38, %fd38;
neg.f64 %fd40, %fd23;
fma.rn.f64 %fd41, %fd40, %fd21, %fd39;
mul.f64 %fd42, %fd20, %fd41;
fma.rn.f64 %fd43, %fd24, %fd37, 0d3FB5555555555555;
mov.f64 %fd44, 0d3FB5555555555555;
sub.f64 %fd45, %fd44, %fd43;
fma.rn.f64 %fd46, %fd24, %fd37, %fd45;
add.f64 %fd47, %fd46, 0d0000000000000000;
add.f64 %fd48, %fd47, 0dBC46A4CB00B9E7B0;
add.f64 %fd49, %fd43, %fd48;
sub.f64 %fd50, %fd43, %fd49;
add.f64 %fd51, %fd48, %fd50;
mul.rn.f64 %fd52, %fd23, %fd23;
neg.f64 %fd53, %fd52;
fma.rn.f64 %fd54, %fd23, %fd23, %fd53;
{
.reg .b32 %temp; 
mov.b64 {%r22, %temp}, %fd42;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r23}, %fd42;
}
add.s32 %r24, %r23, 1048576;
mov.b64 %fd55, {%r22, %r24};
fma.rn.f64 %fd56, %fd23, %fd55, %fd54;
mul.rn.f64 %fd57, %fd52, %fd23;
neg.f64 %fd58, %fd57;
fma.rn.f64 %fd59, %fd52, %fd23, %fd58;
fma.rn.f64 %fd60, %fd52, %fd42, %fd59;
fma.rn.f64 %fd61, %fd56, %fd23, %fd60;
mul.rn.f64 %fd62, %fd49, %fd57;
neg.f64 %fd63, %fd62;
fma.rn.f64 %fd64, %fd49, %fd57, %fd63;
fma.rn.f64 %fd65, %fd49, %fd61, %fd64;
fma.rn.f64 %fd66, %fd51, %fd57, %fd65;
add.f64 %fd67, %fd62, %fd66;
sub.f64 %fd68, %fd62, %fd67;
add.f64 %fd69, %fd66, %fd68;
add.f64 %fd70, %fd23, %fd67;
sub.f64 %fd71, %fd23, %fd70;
add.f64 %fd72, %fd67, %fd71;
add.f64 %fd73, %fd69, %fd72;
add.f64 %fd74, %fd42, %fd73;
add.f64 %fd75, %fd70, %fd74;
sub.f64 %fd76, %fd70, %fd75;
add.f64 %fd77, %fd74, %fd76;
xor.b32 %r25, %r52, -2147483648;
mov.u32 %r26, -2147483648;
mov.u32 %r27, 1127219200;
mov.b64 %fd78, {%r25, %r27};
mov.b64 %fd79, {%r26, %r27};
sub.f64 %fd80, %fd78, %fd79;
mov.f64 %fd81, 0d3FE62E42FEFA39EF;
fma.rn.f64 %fd82, %fd80, %fd81, %fd75;
neg.f64 %fd83, %fd80;
fma.rn.f64 %fd84, %fd83, %fd81, %fd82;
sub.f64 %fd85, %fd84, %fd75;
sub.f64 %fd86, %fd77, %fd85;
mov.f64 %fd87, 0d3C7ABC9E3B39803F;
fma.rn.f64 %fd88, %fd80, %fd87, %fd86;
add.f64 %fd89, %fd82, %fd88;
sub.f64 %fd90, %fd82, %fd89;
add.f64 %fd91, %fd88, %fd90;
mov.f64 %fd92, 0d4000000000000000;
{
.reg .b32 %temp; 
mov.b64 {%temp, %r28}, %fd92;
}
add.s32 %r29, %r28, %r28;
setp.gt.u32	%p3, %r29, -33554433;
and.b32 %r30, %r28, -15728641;
selp.b32	%r31, %r30, %r28, %p3;
{
.reg .b32 %temp; 
mov.b64 {%r32, %temp}, %fd92;
}
mov.b64 %fd93, {%r32, %r31};
mul.rn.f64 %fd94, %fd89, %fd93;
neg.f64 %fd95, %fd94;
fma.rn.f64 %fd96, %fd89, %fd93, %fd95;
fma.rn.f64 %fd97, %fd91, %fd93, %fd96;
add.f64 %fd4, %fd94, %fd97;
sub.f64 %fd98, %fd94, %fd4;
add.f64 %fd5, %fd97, %fd98;
mov.f64 %fd99, 0d4338000000000000;
mov.f64 %fd100, 0d3FF71547652B82FE;
fma.rn.f64 %fd101, %fd4, %fd100, %fd99;
{
.reg .b32 %temp; 
mov.b64 {%r13, %temp}, %fd101;
}
mov.f64 %fd102, 0dC338000000000000;
add.rn.f64 %fd103, %fd101, %fd102;
mov.f64 %fd104, 0dBFE62E42FEFA39EF;
fma.rn.f64 %fd105, %fd103, %fd104, %fd4;
mov.f64 %fd106, 0dBC7ABC9E3B39803F;
fma.rn.f64 %fd107, %fd103, %fd106, %fd105;
mov.f64 %fd108, 0d3E928AF3FCA213EA;
mov.f64 %fd109, 0d3E5ADE1569CE2BDF;
fma.rn.f64 %fd110, %fd109, %fd107, %fd108;
mov.f64 %fd111, 0d3EC71DEE62401315;
fma.rn.f64 %fd112, %fd110, %fd107, %fd111;
mov.f64 %fd113, 0d3EFA01997C89EB71;
fma.rn.f64 %fd114, %fd112, %fd107, %fd113;
mov.f64 %fd115, 0d3F2A01A014761F65;
fma.rn.f64 %fd116, %fd114, %fd107, %fd115;
mov.f64 %fd117, 0d3F56C16C1852B7AF;
fma.rn.f64 %fd118, %fd116, %fd107, %fd117;
mov.f64 %fd119, 0d3F81111111122322;
fma.rn.f64 %fd120, %fd118, %fd107, %fd119;
mov.f64 %fd121, 0d3FA55555555502A1;
fma.rn.f64 %fd122, %fd120, %fd107, %fd121;
mov.f64 %fd123, 0d3FC5555555555511;
fma.rn.f64 %fd124, %fd122, %fd107, %fd123;
mov.f64 %fd125, 0d3FE000000000000B;
fma.rn.f64 %fd126, %fd124, %fd107, %fd125;
fma.rn.f64 %fd127, %fd126, %fd107, %fd17;
fma.rn.f64 %fd128, %fd127, %fd107, %fd17;
{
.reg .b32 %temp; 
mov.b64 {%r14, %temp}, %fd128;
}
{
.reg .b32 %temp; 
mov.b64 {%temp, %r15}, %fd128;
}
shl.b32 %r33, %r13, 20;
add.s32 %r34, %r15, %r33;
mov.b64 %fd136, {%r14, %r34};
{
.reg .b32 %temp; 
mov.b64 {%temp, %r35}, %fd4;
}
mov.b32 %f2, %r35;
abs.f32 %f1, %f2;
setp.lt.f32	%p4, %f1, 0f4086232B;
@%p4 bra BB5_7;

setp.lt.f64	%p5, %fd4, 0d0000000000000000;
add.f64 %fd129, %fd4, 0d7FF0000000000000;
selp.f64	%fd136, 0d0000000000000000, %fd129, %p5;
setp.geu.f32	%p6, %f1, 0f40874800;
@%p6 bra BB5_7;

mov.f64 %fd134, 0d4338000000000000;
mov.f64 %fd133, 0d3FF71547652B82FE;
fma.rn.f64 %fd132, %fd4, %fd133, %fd134;
{
.reg .b32 %temp; 
mov.b64 {%r48, %temp}, %fd132;
}
shr.u32 %r36, %r48, 31;
add.s32 %r37, %r48, %r36;
shr.s32 %r38, %r37, 1;
shl.b32 %r39, %r38, 20;
add.s32 %r40, %r39, %r15;
mov.b64 %fd130, {%r14, %r40};
sub.s32 %r41, %r48, %r38;
shl.b32 %r42, %r41, 20;
add.s32 %r43, %r42, 1072693248;
mov.u32 %r44, 0;
mov.b64 %fd131, {%r44, %r43};
mul.f64 %fd136, %fd130, %fd131;

BB5_7:
{
.reg .b32 %temp; 
mov.b64 {%temp, %r45}, %fd136;
}
and.b32 %r46, %r45, 2147483647;
setp.ne.s32	%p7, %r46, 2146435072;
@%p7 bra BB5_9;

{
.reg .b32 %temp; 
mov.b64 {%r47, %temp}, %fd136;
}
setp.eq.s32	%p8, %r47, 0;
@%p8 bra BB5_10;

BB5_9:
fma.rn.f64 %fd136, %fd136, %fd5, %fd136;

BB5_10:
st.param.f64	[func_retval0+0], %fd136;
ret;
}


