Luca Aceto , Patricia Bouyer , Augusto Burgueño , Kim G. Larsen, The power of reachability testing for timed automata, Theoretical Computer Science, v.300 n.1-3, p.411-475, 07 May 2003[doi>10.1016/S0304-3975(02)00334-1]
Alur, R. and Dill, D. L. 1994. A theory of timed automata. Theor. Comput. Sci. 126, 183--235.
Barold, S. S., Stroopbandt, R. X., and Sinnaeve, A. F. 2004. Cardiac Pacemakers Step by Step: An Illustrated Guide. Blackwell Publishing.
Gerd Behrmann , Kim Guldstrand Larsen , Justin Pearson , Carsten Weise , Wang Yi, Efficient Timed Reachability Analysis Using Clock Difference Diagrams, Proceedings of the 11th International Conference on Computer Aided Verification, p.341-353, July 06-10, 1999
Bengtsson, J. and Yi, W. 2003. Timed automata: Semantics, algorithms and tools. In Lectures on Concurrency and Petri Nets. Lecture Notes in Computer Science, vol. 3098. Springer, 87--124.
Berthomieu, B. and Menasche, M. 1983. An enumerative approach for analyzing time Petri nets. In Proceedings of the IFIP Congress. 41--46.
Howard Bowman , Rodolfo Gómez, How to stop time stopping, Formal Aspects of Computing, v.18 n.4, p.459-493, November 2006[doi>10.1007/s00165-006-0010-7]
Marius Bozga , Conrado Daws , Oded Maler , Alfredo Olivero , Stavros Tripakis , Sergio Yovine, Kronos: A Model-Checking Tool for Real-Time Systems, Proceedings of the 10th International Conference on Computer Aided Verification, p.546-550, June 28-July 02, 1998
Brooke, P. 1999. A timed semantics for a hierarchical design notation. Ph.D. thesis, University of York.
Butterfield, A., Sherif, A., and Woodcock, J. 2007. Slotted-circus. InProceedings of the 6th International Conference on Integrated Formal Methods. Lecture Notes in Computer Science, vol. 4591. Springer, 75--97.
Chaki, S., Clarke, E. M., Ouaknine, J., Sharygina, N., and Sinha, N. 2004. State/event-based software model checking. In Proceedings of the 4th International Conference on Integrated Formal Methods. Lecture Notes in Computer Science, vol. 2999. Springer, 128--147.
Etienne Closse , Michel Poize , Jacques Pulou , Joseph Sifakis , Patrick Venter , Daniel Weil , Sergio Yovine, TAXYS: A Tool for the Development and Verification of Real-Time Embedded Systems, Proceedings of the 13th International Conference on Computer Aided Verification, p.391-395, July 18-22, 2001
David, A., David, R., and Möller, M. O. 2001. From HUPPAAL to UPPAAL - A Translation from Hierarchical Timed Automata to Flat Timed Automata.
Davies, J. 1993. Specification and Proof in Real-Time CSP. Cambridge University Press.
Dill, D. L. 1989. Timing assumptions and verification of finite-state concurrent systems. In Proceedings of the International Workshop onAutomatic Verification Methods for Finite State Systems. Lecture Notes in Computer Science, vol. 407. Springer, 197--212.
Dong, J. S., Hao, P., Qin, S. C., Sun, J., and Yi, W. 2004. Timed patterns: TCOZ to timed automata. In Proceedings of the 3rd International Conference on Formal Engineering Methods. Lecture Notes in Computer Science, vol. 3308. Springer, 483--498.
Jin Song Dong , Ping Hao , Shengchao Qin , Jun Sun , Wang Yi, Timed Automata Patterns, IEEE Transactions on Software Engineering, v.34 n.6, p.844-859, November 2008[doi>10.1109/TSE.2008.52]
Jin Song Dong , Ping Hao , Jun Sun , Xian Zhang, A reasoning method for timed CSP based on constraint solving, Proceedings of the 8th international conference on Formal Methods and Software Engineering, November 01-03, 2006, Macao, China[doi>10.1007/11901433_19]
Jin Song Dong , Brendan P. Mahony , Neale Fulton, Modeling Aircraft Mission Computer Task Rates, Proceedings of the Wold Congress on Formal Methods in the Development of Computing Systems-Volume II, p.1855, September 20-24, 1999
Floyd, R. W. 1962. Algorithm 97: Shortest path. Commun. ACM 5, 6, 345.
Paul Gastin , Denis Oddoux, Fast LTL to Büchi Automata Translation, Proceedings of the 13th International Conference on Computer Aided Verification, p.53-65, July 18-22, 2001
Rodolfo Gómez , Howard Bowman, Efficient detection of Zeno runs in timed automata, Proceedings of the 5th international conference on Formal modeling and analysis of timed systems, p.195-210, October 03-05, 2007, Salzburg, Austria
David Harel, Some Thoughts on Statecharts, 13 Years Later, Proceedings of the 9th International Conference on Computer Aided Verification, p.226-231, June 22-25, 1997
David Harel , Eran Gery, Executable Object Modeling with Statecharts, Computer, v.30 n.7, p.31-42, July 1997[doi>10.1109/2.596624]
Henzinger, T. A., Nicollin, X., Sifakis, J., and Yovine, S. 1994. Symbolic model checking for real-time systems. Inf. Comput. 111, 2, 193--244.
Frédéric Herbreteau , B. Srivathsan, Efficient on-the-fly emptiness check for timed Büchi automata, Proceedings of the 8th international conference on Automated technology for verification and analysis, September 21-24, 2010, Singapore
Frédéric Herbreteau , B. Srivathsan , Igor Walukiewicz, Efficient emptiness check for timed büchi automata, Proceedings of the 22nd international conference on Computer Aided Verification, July 15-19, 2010, Edinburgh, UK[doi>10.1007/978-3-642-14295-6_15]
Hoare, C. A. R. 1985. Communicating Sequential Processes. International Series in Computer Science. Prentice-Hall.
Gerard Holzmann, Spin model checker, the: primer and reference manual, Addison-Wesley Professional, 2003
Xianli Jin , Huadong Ma , Zonghua Gu, Real-Time Component Composition Using Hierarchical Timed Automata, Proceedings of the Seventh International Conference on Quality Software, p.90-99, October 11-12, 2007
Luming Lai , Phil Watson, A Case Study in Timed CSP: The Railroad Crossing Problem, Proceedings of the International Workshop on Hybrid and Real-Time Systems, p.69-74, March 26-28, 1997
Larsen, K. G., Pettersson, P., and Wang, Y. 1997. Uppaal in a nutshell. Int. J. Softw. Tools Technol. Trans. 1, 1--2, 134--152.
Lindahl, M., Pettersson, P., and Wang, Y. 2001. Formal design and analysis of a gearbox controller. Int. J. Softw. Tools Technol. Trans. 3, 3, 353--368.
Yang Liu , Jun Sun , Jin Song Dong, Developing model checkers using PAT, Proceedings of the 8th international conference on Automated technology for verification and analysis, September 21-24, 2010, Singapore
Yang Liu , Jun Sun , Jin Song Dong, PAT 3: An Extensible Architecture for Building Multi-domain Model Checkers, Proceedings of the 2011 IEEE 22nd International Symposium on Software Reliability Engineering, p.190-199, November 29-December 02, 2011[doi>10.1109/ISSRE.2011.19]
Lynch, N. A. and Vaandrager, F. W. 1996. Action transducers and timed automata. Formal Asp. Comput. 8, 5, 499--538.
Brendan P. Mahony , Jin Song Dong, Network Topology and a Case Study in TCOZ, Proceedings of the 11th International Conference of Z Users on The Z Formal Specification Notation, p.308-327, September 24-26, 1998
Brendan Mahony , Jin Song Dong, Timed Communicating Object Z, IEEE Transactions on Software Engineering, v.26 n.2, p.150-177, February 2000[doi>10.1109/32.841115]
Nicollin, X. and Sifakis, J. 1994. The algebra of timed processes, ATP: Theory and application. Inf. Comput. 114, 1, 131--178.
Nicollin, X., Sifakis, J., and Yovine, S. 1992. Compiling Real-Time Specifications into Extended Automata. IEEE Trans. Soft. Eng. 18, 9, 794--804.
Ouaknine, J. and Worrell, J. 2002. Timed CSP = closed timed safety automata. Electr. Notes Theor. Comput. Sci. 68, 2, 142--159.
Ramchandani, C. 1974. Analysis of asynchronous concurrent systems by timed Petri nets. Ph.D. thesis, Massachusetts Institute of Technology.
Reed, G. M. and Roscoe, A. W. 1986. A timed model for communicating sequential processes. In Proceedings of the 13th International Colloquium on Automata, Languages and Programming. Lecture Notes in Computer Science, vol. 226. Springer, 314--323.
Rokichi, T. G. 1993. Representing and modeling digital circuits. Ph.D. thesis.
Roscoe, A. W. 2001. Compiling shared variable programs into CSP. In Proceedings of PROGRESS Workshop.
A. W. Roscoe, On the expressive power of CSP refinement, Formal Aspects of Computing, v.17 n.2, p.93-112, August 2005[doi>10.1007/s00165-005-0065-x]
A. W. Roscoe , Paul H. B. Gardiner , M. H. Goldsmith , J. R. Hulance , D. M. Jackson , J. B. Scattergood, Hierarchical Compression for Model-Checking CSP or How to Check 1020 Dining Philosophers for Deadlock, Proceedings of the First International Workshop on Tools and Algorithms for Construction and Analysis of Systems, p.133-152, May 19-20, 1995
Steve Schneider, An operational semantics for timed CSP, Information and Computation, v.116 n.2, p.193-213, Feb. 1, 1995[doi>10.1006/inco.1995.1014]
Schneider, S. 2000. Concurrent and Real-Time Systems. John Wiley and Sons.
Joseph Sifakis, The Compositional Specification of Timed Systems - A Tutorial, Proceedings of the 11th International Conference on Computer Aided Verification, p.2-7, July 06-10, 1999
Sun, J., Liu, Y., Dong, J. S., Liu, Y., and Shi, L. Stateful timed CSP: Models and experiments. http://www.comp.nus.edu.sg/˜ pat/rts.
Jun Sun , Yang Liu , Jin Song Dong , Jun Pang, PAT: Towards Flexible Verification under Fairness, Proceedings of the 21st International Conference on Computer Aided Verification, June 26-July 02, 2009, Grenoble, France[doi>10.1007/978-3-642-02658-4_59]
Jun Sun , Yang Liu , Jin Song Dong , Xian Zhang, Verifying Stateful Timed CSP Using Implicit Clocks and Zone Abstraction, Proceedings of the 11th International Conference on Formal Engineering Methods: Formal Methods and Software Engineering, December 09-12, 2009, Rio de Janeiro, Brazil[doi>10.1007/978-3-642-10373-5_30]
Serdar Tasiran , Rajeev Alur , Robert P. Kurshan , Robert K. Brayton, Verifying Abstractions of Timed Systems, Proceedings of the 7th International Conference on Concurrency Theory, p.546-562, August 26-29, 1996
Stavros Tripakis, Verifying Progress in Timed Systems, Proceedings of the 5th International AMAST Workshop on Formal Methods for Real-Time and Probabilistic Systems, p.299-314, May 26-28, 1999
Stavros Tripakis, Checking timed Büchi automata emptiness on simulation graphs, ACM Transactions on Computational Logic (TOCL), v.10 n.3, p.1-19, April 2009[doi>10.1145/1507244.1507245]
Stavros Tripakis , Sergio Yovine , Ahmed Bouajjani, Checking Timed Büchi Automata Emptiness Efficiently, Formal Methods in System Design, v.26 n.3, p.267-292, May       2005[doi>10.1007/s10703-005-1632-8]
Vardi, M. Y. and Wolper, P. 1986. An automata-theoretic approach to automatic program verification (preliminary report). In Proceedings of the Symposium on Logic in Computer Science. IEEE Computer Society, 332--344.
Yi, W. 1991. CCS + Time = an interleaving model for real time systems. In Proceedings of the 18th International Colloquium on Automata, Languages and Programming. Lecture Notes in Computer Science, vol. 510. Springer, 217--228.
Yi, W., Pettersson, P., and Daniels, M. 1994. Automatic verification of real-time communicating systems by constraint-solving. In Proceedings of the 7th IFIP WG6.1 International Conference on Formal Description Techniques. IFIP Conference Proceedings, vol. 6. Chapman & Hall, 243--258.
