<dec f='tvm/include/tvm/tir/stmt.h' l='348' type='tvm::PrimExpr'/>
<use f='tvm/include/tvm/tir/stmt.h' l='355' u='a' c='_ZN3tvm3tir17BufferRealizeNode10VisitAttrsEPNS_11AttrVisitorE'/>
<use f='tvm/include/tvm/tir/stmt.h' l='362' u='r' c='_ZNK3tvm3tir17BufferRealizeNode12SEqualReduceEPKS1_NS_13SEqualReducerE'/>
<use f='tvm/include/tvm/tir/stmt.h' l='362' u='r' c='_ZNK3tvm3tir17BufferRealizeNode12SEqualReduceEPKS1_NS_13SEqualReducerE'/>
<use f='tvm/include/tvm/tir/stmt.h' l='368' u='r' c='_ZNK3tvm3tir17BufferRealizeNode11SHashReduceENS_12SHashReducerE'/>
<use f='tvm/include/tvm/tir/stmt.h' l='375' u='w' c='_ZN3tvm3tir17BufferRealizeNodeC1ENS0_6BufferENS_7runtime5ArrayINS_5RangeEvEENS_8PrimExprENS0_4StmtENS_4SpanE'/>
<offset>320</offset>
<doc f='tvm/include/tvm/tir/stmt.h' l='347'>/*! \brief Only realize if condition holds. */</doc>
<use f='tvm/src/printer/tir_text_printer.cc' l='512' u='r' c='_ZN3tvm3tir14TIRTextPrinter10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/printer/tvmscript_printer.cc' l='958' u='r' c='_ZN3tvm3tir16TVMScriptPrinter10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/printer/tvmscript_printer.cc' l='959' u='r' c='_ZN3tvm3tir16TVMScriptPrinter10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/printer/tvmscript_printer.cc' l='965' u='r' c='_ZN3tvm3tir16TVMScriptPrinter10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/printer/tvmscript_printer.cc' l='966' u='r' c='_ZN3tvm3tir16TVMScriptPrinter10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/tir/analysis/device_constraint_utils.cc' l='344' u='r' c='_ZN3tvm3tir12_GLOBAL__N_129ApplyDeviceConstraintsMutator10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/ir/stmt.cc' l='794' u='r'/>
<use f='tvm/src/tir/ir/stmt.cc' l='796' u='r'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='82' u='r' c='_ZN3tvm3tir11StmtVisitor10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='393' u='r' c='_ZN3tvm3tir11StmtMutator10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='396' u='r' c='_ZN3tvm3tir11StmtMutator10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/ir/stmt_functor.cc' l='401' u='w' c='_ZN3tvm3tir11StmtMutator10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/transforms/bf16_legalize.cc' l='236' u='r' c='_ZN3tvm3tir17BF16LowerRewriter10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/transforms/inject_rolling_buffer.cc' l='87' u='r' c='_ZN3tvm3tir21RollingBufferInjector10VisitStmt_EPKNS0_7ForNodeE'/>
<use f='tvm/src/tir/transforms/inject_rolling_buffer.cc' l='205' u='r' c='_ZN3tvm3tir21RollingBufferInjector10VisitStmt_EPKNS0_12AttrStmtNodeE'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='178' u='r' c='_ZN3tvm3tir19BufferShapeLegalize10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='577' u='r' c='_ZN3tvm3tir20BufferStrideLegalize10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
<use f='tvm/src/tir/transforms/storage_flatten.cc' l='742' u='r' c='_ZN3tvm3tir20ThreadScopePropagate10VisitStmt_EPKNS0_17BufferRealizeNodeE'/>
