Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 30 20:13:49 2021
| Host         : BLUEFLAMELEE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_cpu_control_sets_placed.rpt
| Design       : board_cpu
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      7 |            1 |
|      8 |            1 |
|     11 |            1 |
|    16+ |           23 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           45 |
| No           | No                    | Yes                    |              31 |           12 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |              36 |            9 |
| Yes          | No                    | Yes                    |             679 |          405 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------+------------------+------------------+----------------+
|  swb_IBUF_BUFG[6] |                                      | data[0]_i_1_n_1  |                1 |              1 |
| ~clk_IBUF_BUFG    |                                      |                  |                1 |              3 |
| ~swb_IBUF_BUFG[1] | cpu/led_OBUF[11]                     | swb_IBUF[2]      |                2 |              7 |
|  swb_IBUF_BUFG[1] | cpu/Inst_Instance/E[0]               |                  |                2 |              8 |
|  clk_IBUF_BUFG    |                                      |                  |                3 |             11 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR0                |                  |                7 |             28 |
|  swb_IBUF_BUFG[1] |                                      | swb_IBUF[2]      |               12 |             31 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/PC[31]_i_1_n_1     | swb_IBUF[2]      |               14 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_1[0]    | swb_IBUF[2]      |               17 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_7[0]    | swb_IBUF[2]      |               19 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_0[0]    | swb_IBUF[2]      |               19 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_4[0]    | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[14]_1[0]    | swb_IBUF[2]      |               22 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_9[0]    | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[14]_0[0]    | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[14]_2[0]    | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_6[0]    | swb_IBUF[2]      |               13 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_5[0]    | swb_IBUF[2]      |               20 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_3[0]    | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_8[0]    | swb_IBUF[2]      |               21 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/IR_reg[13]_2[0]    | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg[0]   | swb_IBUF[2]      |               15 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_1[0] | swb_IBUF[2]      |               13 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/Inst_Instance/Write_Reg_reg_0[0] | swb_IBUF[2]      |               21 |             32 |
| ~swb_IBUF_BUFG[1] | cpu/LF_reg_n_1                       | swb_IBUF[2]      |               23 |             32 |
|  n_0_2077_BUFG    |                                      |                  |               19 |             32 |
|  swb_IBUF_BUFG[6] |                                      |                  |               22 |             35 |
| ~swb_IBUF_BUFG[1] | cpu/LA_reg_n_1                       | swb_IBUF[2]      |               96 |             96 |
+-------------------+--------------------------------------+------------------+------------------+----------------+


