

================================================================
== Vivado HLS Report for 'mandelbrot'
================================================================
* Date:           Sat Nov 19 22:38:00 2016

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        mandel1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   31|  7455|   32|  7456|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |          |   Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min |  max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |   29|  7452|        29|          -|          -| 1 ~ 256 |    no    |
        +----------+-----+------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     34|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     36|    1526|   3352|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    555|
|Register         |        -|      -|     698|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     36|    2224|   3941|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     16|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT |
    +-------------------------+----------------------+---------+-------+-----+------+
    |mandelbrot_dadddsbkb_U1  |mandelbrot_dadddsbkb  |        0|      3|  445|  1149|
    |mandelbrot_dcmp_6dEe_U5  |mandelbrot_dcmp_6dEe  |        0|      0|  130|   469|
    |mandelbrot_dmul_6cud_U2  |mandelbrot_dmul_6cud  |        0|     11|  317|   578|
    |mandelbrot_dmul_6cud_U3  |mandelbrot_dmul_6cud  |        0|     11|  317|   578|
    |mandelbrot_dmul_6cud_U4  |mandelbrot_dmul_6cud  |        0|     11|  317|   578|
    +-------------------------+----------------------+---------+-------+-----+------+
    |Total                    |                      |        0|     36| 1526|  3352|
    +-------------------------+----------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_164_p2     |     +    |      0|  0|   9|           9|           1|
    |tmp_12_fu_205_p2  |    and   |      0|  0|   1|           1|           1|
    |notlhs_fu_187_p2  |   icmp   |      0|  0|   4|          11|           2|
    |notrhs_fu_193_p2  |   icmp   |      0|  0|  18|          52|           1|
    |ap_condition_110  |    or    |      0|  0|   1|           1|           1|
    |tmp_10_fu_199_p2  |    or    |      0|  0|   1|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|  34|          75|           7|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  30|         32|    1|         32|
    |cx_blk_n           |   1|          2|    1|          2|
    |cy_blk_n           |   1|          2|    1|          2|
    |grp_fu_110_opcode  |   2|          3|    2|          6|
    |grp_fu_110_p0      |  64|          3|   64|        192|
    |grp_fu_110_p1      |  64|          4|   64|        256|
    |grp_fu_114_p0      |  64|          4|   64|        256|
    |grp_fu_114_p1      |  64|          4|   64|        256|
    |grp_fu_120_p0      |  64|          3|   64|        192|
    |grp_fu_120_p1      |  64|          3|   64|        192|
    |i_reg_78           |   9|          2|    9|         18|
    |t_reg_90           |  64|          2|   64|        128|
    |y_reg_100          |  64|          2|   64|        128|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 555|         66|  526|       1660|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  31|   0|   31|          0|
    |ap_return        |   8|   0|    8|          0|
    |cx_read_reg_221  |  64|   0|   64|          0|
    |cy_read_reg_215  |  64|   0|   64|          0|
    |i_1_reg_231      |   9|   0|    9|          0|
    |i_reg_78         |   9|   0|    9|          0|
    |reg_138          |  64|   0|   64|          0|
    |reg_143          |  64|   0|   64|          0|
    |reg_148          |  64|   0|   64|          0|
    |t_reg_90         |  64|   0|   64|          0|
    |tmp_5_reg_236    |  64|   0|   64|          0|
    |tmp_reg_227      |   1|   0|    1|          0|
    |tmp_s_reg_248    |  64|   0|   64|          0|
    |y_1_reg_241      |  64|   0|   64|          0|
    |y_reg_100        |  64|   0|   64|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 698|   0|  698|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_done    | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |  mandelbrot  | return value |
|ap_return  | out |    8| ap_ctrl_hs |  mandelbrot  | return value |
|cx         |  in |   64|    ap_hs   |      cx      |    scalar    |
|cx_ap_vld  |  in |    1|    ap_hs   |      cx      |    scalar    |
|cx_ap_ack  | out |    1|    ap_hs   |      cx      |    scalar    |
|cy         |  in |   64|    ap_hs   |      cy      |    scalar    |
|cy_ap_vld  |  in |    1|    ap_hs   |      cy      |    scalar    |
|cy_ap_ack  | out |    1|    ap_hs   |      cy      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

