name: EXTI
description: Address block description
groupName: EXTI
source: STM32C071 SVD v1.3
registers:
  - name: RTSR1
    displayName: RTSR1
    description: Rising trigger selection register 1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RT0
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT1
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT2
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT3
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT4
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT5
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT6
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT7
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT8
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT9
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT10
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT11
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT12
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT13
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT14
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: RT15
        description: "Rising trigger event configuration bit of configurable line x (x = 15 to 0)\nEach bit enables/disables the rising edge trigger for the event and interrupt on the corresponding line.\nNote: The configurable lines are edge triggered; no glitch must be generated on these inputs. If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: FTSR1
    displayName: FTSR1
    description: Falling trigger selection register 1
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FT0
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT1
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT2
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT3
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT4
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT5
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT6
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT7
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT8
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT9
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT10
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT11
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT12
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT13
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT14
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: FT15
        description: "Falling trigger event configuration bit of configurable line x (x = 15 to 0).\nEach bit enables/disables the falling edge trigger for the event and interrupt on the corresponding line.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: SWIER1
    displayName: SWIER1
    description: Software interrupt event register 1
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SWI0
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI1
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI2
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI3
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI4
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI5
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI6
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI7
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI8
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI9
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI10
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI11
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI12
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI13
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI14
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
      - name: SWI15
        description: "Software rising edge event trigger on line x (x = 15 to 0)\nSetting of any bit by software triggers a rising edge event on the corresponding line x, resulting in an interrupt, independently of EXTI_RTSR1 and EXTI_FTSR1 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
  - name: RPR1
    displayName: RPR1
    description: Rising edge pending register 1
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RPIF0
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF1
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF2
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF3
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF4
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF5
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF6
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF7
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF8
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF9
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF10
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF11
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF12
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF13
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF14
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
      - name: RPIF15
        description: "Rising edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
  - name: FPR1
    displayName: FPR1
    description: Falling edge pending register 1
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FPIF0
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF1
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF2
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF3
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF4
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF5
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF6
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF7
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF8
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF9
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF10
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF11
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF12
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF13
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF14
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
      - name: FPIF15
        description: "Falling edge event pending for configurable line x (x = 15 to 0)\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER1 register) on the corresponding line. Each bit is cleared by writing 1 into it."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
  - name: RTSR2
    displayName: RTSR2
    description: Rising trigger selection register 2
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RT34
        description: "Rising trigger event configuration bit of configurable line 34\nEach bit enables/disables the rising edge trigger for the event and interrupt on the line 34.\nThis configurable line is edge triggered; no glitch must be generated on this inputs. \nNote: If a rising edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Rising edge trigger can be set for a line with falling edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: FTSR2
    displayName: FTSR2
    description: Falling trigger selection register 2
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FT34
        description: "Falling trigger event configuration bit of configurable line 34.\nEach bit enables/disables the falling edge trigger for the event and interrupt on the line 34.\nThe configurable lines are edge triggered; no glitch must be generated on these inputs. \nNote: If a falling edge on the configurable line occurs during writing of the register, the associated pending bit is not set. Falling edge trigger can be set for a line with rising edge trigger enabled. In this case, both edges generate a trigger."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
  - name: SWIER2
    displayName: SWIER2
    description: Software interrupt event register 2
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SWI34
        description: "Software rising edge event trigger on line 34\nSetting of any bit by software triggers a rising edge event on the line 34, resulting in an interrupt, independently of EXTI_RTSR2 and EXTI_FTSR2 settings. The bits are automatically cleared by HW. Reading of any bit always returns 0."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No effect
            value: 0
          - name: B_0x1
            description: Rising edge event generated on the corresponding line, followed by an interrupt
            value: 1
  - name: RPR2
    displayName: RPR2
    description: Rising edge pending register 2
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RPIF34
        description: "Rising edge event pending for configurable line 34\nEach bit is set upon a rising edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No rising edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Rising edge trigger request occurred
            value: 1
  - name: FPR2
    displayName: FPR2
    description: Falling edge pending register 2
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FPIF34
        description: "Falling edge event pending for configurable line 34\nEach bit is set upon a falling edge event generated by hardware or by software (through the EXTI_SWIER2 register) on the line 34. Each bit is cleared by writing 1 into it."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No falling edge trigger request occurred
            value: 0
          - name: B_0x1
            description: Falling edge trigger request occurred
            value: 1
  - name: EXTICR1
    displayName: EXTICR1
    description: External interrupt selection register
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EXTI0
        description: "EXTI0 GPIO port selection\nThese bits are written by software to select the source input for EXTI0 external interrupt.\nOthers reserved"
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[0] pin
            value: 0
          - name: B_0x01
            description: PB[0] pin
            value: 1
          - name: B_0x02
            description: PC[0] pin
            value: 2
          - name: B_0x03
            description: PD[0] pin
            value: 3
          - name: B_0x05
            description: PF[0] pin
            value: 5
      - name: EXTI1
        description: "EXTI1 GPIO port selection\nThese bits are written by software to select the source input for EXTI1 external interrupt.\nOthers reserved"
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[1] pin
            value: 0
          - name: B_0x01
            description: PB[1] pin
            value: 1
          - name: B_0x02
            description: PC[1] pin
            value: 2
          - name: B_0x03
            description: PD[1] pin
            value: 3
          - name: B_0x05
            description: PF[1] pin
            value: 5
      - name: EXTI2
        description: "EXTI2 GPIO port selection\nThese bits are written by software to select the source input for EXTI2 external interrupt.\nOthers reserved"
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[2] pin
            value: 0
          - name: B_0x01
            description: PB[2] pin
            value: 1
          - name: B_0x02
            description: PC[2] pin
            value: 2
          - name: B_0x03
            description: PD[2] pin
            value: 3
          - name: B_0x05
            description: PF[2] pin
            value: 5
      - name: EXTI3
        description: "EXTI3 GPIO port selection\nThese bits are written by software to select the source input for EXTI3 external interrupt.\nOthers reserved"
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[3] pin
            value: 0
          - name: B_0x01
            description: PB[3] pin
            value: 1
          - name: B_0x02
            description: PC[3] pin
            value: 2
          - name: B_0x03
            description: PD[3] pin
            value: 3
          - name: B_0x05
            description: PF[3] pin
            value: 5
  - name: EXTICR2
    displayName: EXTICR2
    description: External interrupt selection register
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EXTI4
        description: "EXTI4 GPIO port selection\nThese bits are written by software to select the source input for EXTI4 external interrupt.\nOthers reserved"
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[4] pin
            value: 0
          - name: B_0x01
            description: PB[4] pin
            value: 1
          - name: B_0x02
            description: PC[4] pin
            value: 2
          - name: B_0x03
            description: PD[4] pin
            value: 3
          - name: B_0x05
            description: PF[4] pin
            value: 5
      - name: EXTI5
        description: "EXTI5 GPIO port selection\nThese bits are written by software to select the source input for EXTI5 external interrupt.\nOthers reserved"
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[5] pin
            value: 0
          - name: B_0x01
            description: PB[5] pin
            value: 1
          - name: B_0x02
            description: PC[5] pin
            value: 2
          - name: B_0x03
            description: PD[5] pin
            value: 3
          - name: B_0x05
            description: PF[5] pin
            value: 5
      - name: EXTI6
        description: "EXTI6 GPIO port selection\nThese bits are written by software to select the source input for EXTI6 external interrupt.\nOthers reserved"
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[6] pin
            value: 0
          - name: B_0x01
            description: PB[6] pin
            value: 1
          - name: B_0x02
            description: PC[6] pin
            value: 2
          - name: B_0x03
            description: PD[6] pin
            value: 3
          - name: B_0x05
            description: PF[6] pin
            value: 5
      - name: EXTI7
        description: "EXTI7 GPIO port selection\nThese bits are written by software to select the source input for EXTI7 external interrupt.\nOthers reserved"
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[7] pin
            value: 0
          - name: B_0x01
            description: PB[7] pin
            value: 1
          - name: B_0x02
            description: PC[7] pin
            value: 2
          - name: B_0x03
            description: PD[7] pin
            value: 3
          - name: B_0x05
            description: PF[7] pin
            value: 5
  - name: EXTICR3
    displayName: EXTICR3
    description: External interrupt selection register
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EXTI8
        description: "EXTI8 GPIO port selection\nThese bits are written by software to select the source input for EXTI8 external interrupt.\nOthers reserved"
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[8] pin
            value: 0
          - name: B_0x01
            description: PB[8] pin
            value: 1
          - name: B_0x02
            description: PC[8] pin
            value: 2
          - name: B_0x03
            description: PD[8] pin
            value: 3
          - name: B_0x05
            description: PF[8] pin
            value: 5
      - name: EXTI9
        description: "EXTI9 GPIO port selection\nThese bits are written by software to select the source input for EXTI9 external interrupt.\nOthers reserved"
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[9] pin
            value: 0
          - name: B_0x01
            description: PB[9] pin
            value: 1
          - name: B_0x02
            description: PC[9] pin
            value: 2
          - name: B_0x03
            description: PD[9] pin
            value: 3
          - name: B_0x05
            description: PF[9] pin
            value: 5
      - name: EXTI10
        description: "EXTI10 GPIO port selection\nThese bits are written by software to select the source input for EXTI10 external interrupt.\nOthers reserved"
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[10] pin
            value: 0
          - name: B_0x01
            description: PB[10] pin
            value: 1
          - name: B_0x02
            description: PC[10] pin
            value: 2
          - name: B_0x03
            description: PD[10] pin
            value: 3
          - name: B_0x05
            description: PF[10] pin
            value: 5
      - name: EXTI11
        description: "EXTI11 GPIO port selection\nThese bits are written by software to select the source input for EXTI11 external interrupt.\nOthers reserved"
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[11] pin
            value: 0
          - name: B_0x01
            description: PB[11] pin
            value: 1
          - name: B_0x02
            description: PC[11] pin
            value: 2
          - name: B_0x03
            description: PD[11] pin
            value: 3
          - name: B_0x05
            description: PF[11] pin
            value: 5
  - name: EXTICR4
    displayName: EXTICR4
    description: External interrupt selection register
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EXTI12
        description: "EXTI12 GPIO port selection\nThese bits are written by software to select the source input for EXTI12 external interrupt.\nOthers reserved"
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[12] pin
            value: 0
          - name: B_0x01
            description: PB[12] pin
            value: 1
          - name: B_0x02
            description: PC[12] pin
            value: 2
          - name: B_0x03
            description: PD[12] pin
            value: 3
          - name: B_0x05
            description: PF[12] pin
            value: 5
      - name: EXTI13
        description: "EXTI13 GPIO port selection\nThese bits are written by software to select the source input for EXTI13 external interrupt.\nOthers reserved"
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[13] pin
            value: 0
          - name: B_0x01
            description: PB[13] pin
            value: 1
          - name: B_0x02
            description: PC[13] pin
            value: 2
          - name: B_0x03
            description: PD[13] pin
            value: 3
          - name: B_0x05
            description: PF[13] pin
            value: 5
      - name: EXTI14
        description: "EXTI14 GPIO port selection\nThese bits are written by software to select the source input for EXTI14 external interrupt.\nOthers reserved"
        bitOffset: 16
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[14] pin
            value: 0
          - name: B_0x01
            description: PB[14] pin
            value: 1
          - name: B_0x02
            description: PC[14] pin
            value: 2
          - name: B_0x03
            description: PD[14] pin
            value: 3
          - name: B_0x05
            description: PF[14] pin
            value: 5
      - name: EXTI15
        description: "EXTI15 GPIO port selection\nThese bits are written by software to select the source input for EXTI15 external interrupt.\nOthers reserved"
        bitOffset: 24
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: PA[15] pin
            value: 0
          - name: B_0x01
            description: PB[15] pin
            value: 1
          - name: B_0x02
            description: PC[15] pin
            value: 2
          - name: B_0x03
            description: PD[15] pin
            value: 3
          - name: B_0x05
            description: PF[15] pin
            value: 5
  - name: IMR1
    displayName: IMR1
    description: CPU wakeup with interrupt mask register 1
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 4294443008
    resetMask: 4294967295
    fields:
      - name: IM0
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM1
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM2
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM3
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM4
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM5
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM6
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM7
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM8
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM9
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM10
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM11
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM12
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM13
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM14
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM15
        description: "CPU wakeup with interrupt mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM19
        description: "CPU wakeup with interrupt mask on line 19\nSetting/clearing this bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM23
        description: "CPU wakeup with interrupt mask on line 23\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM25
        description: "CPU wakeup with interrupt mask on line 25\nSetting/clearing each bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM31
        description: "CPU wakeup with interrupt mask on line 31\nSetting/clearing this bit unmasks/masks the CPU wakeup with interrupt, by an event on the corresponding line."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
  - name: EMR1
    displayName: EMR1
    description: CPU wakeup with event mask register
    addressOffset: 132
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EM0
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM1
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM2
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM3
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM4
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM5
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM6
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM7
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM8
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM9
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM10
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM11
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM12
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM13
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM14
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM15
        description: "CPU wakeup with event generation mask on line x (x = 15 to 0)\nSetting/clearing each bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM19
        description: "CPU wakeup with event generation mask on line 19\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM23
        description: "CPU wakeup with event generation mask on line 23\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM25
        description: "CPU wakeup with event generation mask on line 25\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM31
        description: "CPU wakeup with event generation mask on line 31\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the corresponding line."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
  - name: IMR2
    displayName: IMR2
    description: CPU wakeup with interrupt mask register 2
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IM34
        description: "CPU wakeup with interrupt mask on line 34\nSetting/clearing the bit unmasks/masks the CPU wakeup with interrupt request from the line 34."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with interrupt masked
            value: 0
          - name: B_0x1
            description: wakeup with interrupt unmasked
            value: 1
      - name: IM36
        description: CPU wake-up with interrupt mask on line 36
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wake-up with interrupt masked
            value: 0
          - name: B_0x1
            description: wake-up with interrupt unmasked
            value: 1
  - name: EMR2
    displayName: EMR2
    description: CPU wakeup with event mask register 2
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EM34
        description: "CPU wakeup with event generation mask on line 34\nSetting/clearing this bit unmasks/masks the CPU wakeup with event generation on the line 34."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wakeup with event generation masked
            value: 0
          - name: B_0x1
            description: wakeup with event generation unmasked
            value: 1
      - name: EM36
        description: CPU wake-up with event generation mask on line 36
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wake-up with event generation masked
            value: 0
          - name: B_0x1
            description: wake-up with event generation unmasked
            value: 1
addressBlocks:
  - offset: 0
    size: 152
    usage: registers
interrupts:
  - name: PVM
    description: VDDIO2 monitor interrupt (EXTI line 34)
  - name: INTR0_1
    description: EXTI line 0 and 1 interrupt
  - name: INTR2_3
    description: EXTI line 2 and 3 interrupt
  - name: INTR4_15
    description: EXTI line 4 to 15 interrupt
