0.4
2016.2
C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/projects/BaudGenerator.sv,1468528977,verilog,,,,,,../../../../projects/VHC,,,,,
C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/projects/UartController.sv,1468597726,verilog,,,,,,../../../../projects/VHC,,,,,
C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/Owner/Desktop/CS2204-Summer-2016-Research-Project/side-projects/test-bench/test-bench.srcs/sources_1/new/TopModule.sv,1468511931,verilog,,,,,,../../../../projects/VHC,,,,,
