--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Multistages.twx Multistages.ncd -o Multistages.twr
Multistages.pcf -ucf Multistages.ucf

Design file:              Multistages.ncd
Physical constraint file: Multistages.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |carry          |    8.116|
a<0>           |sum<0>         |    6.271|
a<0>           |sum<1>         |    6.524|
a<0>           |sum<2>         |    7.645|
a<0>           |sum<3>         |    9.193|
a<1>           |carry          |    8.295|
a<1>           |sum<1>         |    6.768|
a<1>           |sum<2>         |    7.824|
a<1>           |sum<3>         |    9.372|
a<2>           |carry          |    7.430|
a<2>           |sum<2>         |    7.019|
a<2>           |sum<3>         |    8.507|
a<3>           |carry          |    6.923|
a<3>           |sum<3>         |    6.869|
b<0>           |carry          |    7.918|
b<0>           |sum<0>         |    6.709|
b<0>           |sum<1>         |    6.897|
b<0>           |sum<2>         |    7.447|
b<0>           |sum<3>         |    8.995|
b<1>           |carry          |    8.036|
b<1>           |sum<1>         |    6.473|
b<1>           |sum<2>         |    7.565|
b<1>           |sum<3>         |    9.113|
b<2>           |carry          |    7.135|
b<2>           |sum<2>         |    6.729|
b<2>           |sum<3>         |    8.212|
b<3>           |carry          |    6.590|
b<3>           |sum<3>         |    6.604|
---------------+---------------+---------+


Analysis completed Fri Oct 30 17:33:26 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 152 MB



