/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:22 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_FMISC_H__
#define BCHP_FMISC_H__

/***************************************************************************
 *FMISC - BVN Front Control Registers
 ***************************************************************************/
#define BCHP_FMISC_SW_INIT                       0x00606000 /* BVN Front Soft Init */
#define BCHP_FMISC_BVN_PDA_CTRL                  0x0060600c /* BVN PDA Control */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS           0x00606010 /* BVN Front PDA Out Status */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS        0x00606014 /* BVN Front PDA Power Up Status */
#define BCHP_FMISC_BVNF_CLOCK_CTRL               0x00606018 /* BVN Front clock control register */
#define BCHP_FMISC_SCRATCH_0                     0x00606020 /* Scratch Register */

/***************************************************************************
 *SW_INIT - BVN Front Soft Init
 ***************************************************************************/
/* FMISC :: SW_INIT :: reserved0 [31:25] */
#define BCHP_FMISC_SW_INIT_reserved0_MASK                          0xfe000000
#define BCHP_FMISC_SW_INIT_reserved0_SHIFT                         25

/* FMISC :: SW_INIT :: RDC [24:24] */
#define BCHP_FMISC_SW_INIT_RDC_MASK                                0x01000000
#define BCHP_FMISC_SW_INIT_RDC_SHIFT                               24
#define BCHP_FMISC_SW_INIT_RDC_DEFAULT                             0x00000000

/* FMISC :: SW_INIT :: reserved1 [23:08] */
#define BCHP_FMISC_SW_INIT_reserved1_MASK                          0x00ffff00
#define BCHP_FMISC_SW_INIT_reserved1_SHIFT                         8

/* FMISC :: SW_INIT :: VFD_3 [07:07] */
#define BCHP_FMISC_SW_INIT_VFD_3_MASK                              0x00000080
#define BCHP_FMISC_SW_INIT_VFD_3_SHIFT                             7
#define BCHP_FMISC_SW_INIT_VFD_3_DEFAULT                           0x00000000

/* FMISC :: SW_INIT :: VFD_2 [06:06] */
#define BCHP_FMISC_SW_INIT_VFD_2_MASK                              0x00000040
#define BCHP_FMISC_SW_INIT_VFD_2_SHIFT                             6
#define BCHP_FMISC_SW_INIT_VFD_2_DEFAULT                           0x00000000

/* FMISC :: SW_INIT :: VFD_1 [05:05] */
#define BCHP_FMISC_SW_INIT_VFD_1_MASK                              0x00000020
#define BCHP_FMISC_SW_INIT_VFD_1_SHIFT                             5
#define BCHP_FMISC_SW_INIT_VFD_1_DEFAULT                           0x00000000

/* FMISC :: SW_INIT :: VFD_0 [04:04] */
#define BCHP_FMISC_SW_INIT_VFD_0_MASK                              0x00000010
#define BCHP_FMISC_SW_INIT_VFD_0_SHIFT                             4
#define BCHP_FMISC_SW_INIT_VFD_0_DEFAULT                           0x00000000

/* FMISC :: SW_INIT :: reserved2 [03:03] */
#define BCHP_FMISC_SW_INIT_reserved2_MASK                          0x00000008
#define BCHP_FMISC_SW_INIT_reserved2_SHIFT                         3

/* FMISC :: SW_INIT :: MFD_2 [02:02] */
#define BCHP_FMISC_SW_INIT_MFD_2_MASK                              0x00000004
#define BCHP_FMISC_SW_INIT_MFD_2_SHIFT                             2
#define BCHP_FMISC_SW_INIT_MFD_2_DEFAULT                           0x00000000

/* FMISC :: SW_INIT :: MFD_1 [01:01] */
#define BCHP_FMISC_SW_INIT_MFD_1_MASK                              0x00000002
#define BCHP_FMISC_SW_INIT_MFD_1_SHIFT                             1
#define BCHP_FMISC_SW_INIT_MFD_1_DEFAULT                           0x00000000

/* FMISC :: SW_INIT :: MFD_0 [00:00] */
#define BCHP_FMISC_SW_INIT_MFD_0_MASK                              0x00000001
#define BCHP_FMISC_SW_INIT_MFD_0_SHIFT                             0
#define BCHP_FMISC_SW_INIT_MFD_0_DEFAULT                           0x00000000

/***************************************************************************
 *BVN_PDA_CTRL - BVN PDA Control
 ***************************************************************************/
/* FMISC :: BVN_PDA_CTRL :: reserved0 [31:01] */
#define BCHP_FMISC_BVN_PDA_CTRL_reserved0_MASK                     0xfffffffe
#define BCHP_FMISC_BVN_PDA_CTRL_reserved0_SHIFT                    1

/* FMISC :: BVN_PDA_CTRL :: DMPG_EN [00:00] */
#define BCHP_FMISC_BVN_PDA_CTRL_DMPG_EN_MASK                       0x00000001
#define BCHP_FMISC_BVN_PDA_CTRL_DMPG_EN_SHIFT                      0
#define BCHP_FMISC_BVN_PDA_CTRL_DMPG_EN_DEFAULT                    0x00000000
#define BCHP_FMISC_BVN_PDA_CTRL_DMPG_EN_DISABLE                    0
#define BCHP_FMISC_BVN_PDA_CTRL_DMPG_EN_ENABLE                     1

/***************************************************************************
 *BVNF_PDA_OUT_STATUS - BVN Front PDA Out Status
 ***************************************************************************/
/* FMISC :: BVNF_PDA_OUT_STATUS :: MFD_0 [31:31] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_MFD_0_MASK                  0x80000000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_MFD_0_SHIFT                 31

/* FMISC :: BVNF_PDA_OUT_STATUS :: MFD_1 [30:30] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_MFD_1_MASK                  0x40000000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_MFD_1_SHIFT                 30

/* FMISC :: BVNF_PDA_OUT_STATUS :: MFD_2 [29:29] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_MFD_2_MASK                  0x20000000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_MFD_2_SHIFT                 29

/* FMISC :: BVNF_PDA_OUT_STATUS :: reserved0 [28:24] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_reserved0_MASK              0x1f000000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_reserved0_SHIFT             24

/* FMISC :: BVNF_PDA_OUT_STATUS :: VFD_0 [23:23] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_0_MASK                  0x00800000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_0_SHIFT                 23

/* FMISC :: BVNF_PDA_OUT_STATUS :: VFD_1 [22:22] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_1_MASK                  0x00400000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_1_SHIFT                 22

/* FMISC :: BVNF_PDA_OUT_STATUS :: VFD_2 [21:21] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_2_MASK                  0x00200000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_2_SHIFT                 21

/* FMISC :: BVNF_PDA_OUT_STATUS :: VFD_3 [20:20] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_3_MASK                  0x00100000
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_VFD_3_SHIFT                 20

/* FMISC :: BVNF_PDA_OUT_STATUS :: reserved1 [19:01] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_reserved1_MASK              0x000ffffe
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_reserved1_SHIFT             1

/* FMISC :: BVNF_PDA_OUT_STATUS :: RDC_LUT [00:00] */
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_RDC_LUT_MASK                0x00000001
#define BCHP_FMISC_BVNF_PDA_OUT_STATUS_RDC_LUT_SHIFT               0

/***************************************************************************
 *BVNF_PDA_PWR_UP_STATUS - BVN Front PDA Power Up Status
 ***************************************************************************/
/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: MFD_0 [31:31] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_MFD_0_MASK               0x80000000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_MFD_0_SHIFT              31

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: MFD_1 [30:30] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_MFD_1_MASK               0x40000000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_MFD_1_SHIFT              30

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: MFD_2 [29:29] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_MFD_2_MASK               0x20000000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_MFD_2_SHIFT              29

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: reserved0 [28:24] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_reserved0_MASK           0x1f000000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_reserved0_SHIFT          24

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: VFD_0 [23:23] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_0_MASK               0x00800000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_0_SHIFT              23

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: VFD_1 [22:22] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_1_MASK               0x00400000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_1_SHIFT              22

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: VFD_2 [21:21] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_2_MASK               0x00200000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_2_SHIFT              21

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: VFD_3 [20:20] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_3_MASK               0x00100000
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_VFD_3_SHIFT              20

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: reserved1 [19:01] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_reserved1_MASK           0x000ffffe
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_reserved1_SHIFT          1

/* FMISC :: BVNF_PDA_PWR_UP_STATUS :: RDC_LUT [00:00] */
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_RDC_LUT_MASK             0x00000001
#define BCHP_FMISC_BVNF_PDA_PWR_UP_STATUS_RDC_LUT_SHIFT            0

/***************************************************************************
 *BVNF_CLOCK_CTRL - BVN Front clock control register
 ***************************************************************************/
/* FMISC :: BVNF_CLOCK_CTRL :: reserved0 [31:02] */
#define BCHP_FMISC_BVNF_CLOCK_CTRL_reserved0_MASK                  0xfffffffc
#define BCHP_FMISC_BVNF_CLOCK_CTRL_reserved0_SHIFT                 2

/* FMISC :: BVNF_CLOCK_CTRL :: RDC_CLK_FREE_RUN_MODE [01:01] */
#define BCHP_FMISC_BVNF_CLOCK_CTRL_RDC_CLK_FREE_RUN_MODE_MASK      0x00000002
#define BCHP_FMISC_BVNF_CLOCK_CTRL_RDC_CLK_FREE_RUN_MODE_SHIFT     1
#define BCHP_FMISC_BVNF_CLOCK_CTRL_RDC_CLK_FREE_RUN_MODE_DEFAULT   0x00000000

/* FMISC :: BVNF_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_FMISC_BVNF_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK          0x00000001
#define BCHP_FMISC_BVNF_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT         0
#define BCHP_FMISC_BVNF_CLOCK_CTRL_CLK_FREE_RUN_MODE_DEFAULT       0x00000000

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* FMISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_FMISC_SCRATCH_0_VALUE_MASK                            0xffffffff
#define BCHP_FMISC_SCRATCH_0_VALUE_SHIFT                           0
#define BCHP_FMISC_SCRATCH_0_VALUE_DEFAULT                         0x00000000

#endif /* #ifndef BCHP_FMISC_H__ */

/* End of File */
