#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Jun 28 20:34:36 2020
# Process ID: 28544
# Current directory: C:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.runs/breath_led_0_synth_1
# Command line: vivado.exe -log breath_led_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source breath_led_0.tcl
# Log file: C:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.runs/breath_led_0_synth_1/breath_led_0.vds
# Journal file: C:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.runs/breath_led_0_synth_1\vivado.jou
#-----------------------------------------------------------
source breath_led_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Administrator/Desktop/my_ip1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top breath_led_0 -part xc7k325tffg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8076 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 700.508 ; gain = 239.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'breath_led_0' [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/synth/breath_led_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'breath_led' [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/breath_led.v:1]
	Parameter CLOCK_FRQ bound to: 50000000 - type: integer 
	Parameter PWM_FRQ bound to: 1000 - type: integer 
	Parameter BREATH_ERIOD bound to: 2 - type: integer 
	Parameter SET_COMPARE_FRQ bound to: 1000 - type: integer 
	Parameter PWM_COUNTER_MAX bound to: 50000 - type: integer 
	Parameter BREATH_COUNTER_MAX bound to: 100000000 - type: integer 
	Parameter SET_COMPARE_COUNTER_MAX bound to: 50000 - type: integer 
	Parameter COMPARE_VALUE_STEP bound to: 50 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pwm_period_clk_view_reg was removed.  [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/breath_led.v:36]
WARNING: [Synth 8-6014] Unused sequential element breath_period_clk_view_reg was removed.  [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/breath_led.v:37]
WARNING: [Synth 8-6014] Unused sequential element compare_period_clk_view_reg was removed.  [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/breath_led.v:38]
WARNING: [Synth 8-5788] Register led_breath_view_reg in module breath_led is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/breath_led.v:70]
INFO: [Synth 8-6155] done synthesizing module 'breath_led' (1#1) [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/breath_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'breath_led_0' (2#1) [c:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.srcs/sources_1/ip/breath_led_0/synth/breath_led_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.809 ; gain = 312.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.809 ; gain = 312.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.809 ; gain = 312.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Synth 8-5546] ROM "led_number" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 773.809 ; gain = 312.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module breath_led 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_number_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/led_number_reg[3] )
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[20]' (FDC) to 'insti_10/inst/counter_compare_reg[17]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[17]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[19]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[29]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[26]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[25]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[22]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[30]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[27]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[23]' (FDC) to 'insti_10/inst/counter_compare_reg[18]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[18]' (FDC) to 'insti_10/inst/counter_compare_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[24]' (FDC) to 'insti_10/inst/counter_compare_reg[21]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[21]' (FDC) to 'insti_10/inst/counter_compare_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[31]' (FDC) to 'insti_10/inst/counter_compare_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_compare_reg[28]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[17]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[19]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[18]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[21]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[20]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[23]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[22]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[25]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[24]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[27]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[26]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[29]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[28]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[31]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_pwm_reg[30]' (FDC) to 'insti_10/inst/counter_breath_reg[28]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_breath_reg[28]' (FDC) to 'insti_10/inst/counter_breath_reg[29]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_breath_reg[30]' (FDC) to 'insti_10/inst/counter_breath_reg[29]'
INFO: [Synth 8-3886] merging instance 'insti_10/inst/counter_breath_reg[31]' (FDC) to 'insti_10/inst/counter_breath_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_10/\inst/counter_breath_reg[29] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 981.172 ; gain = 519.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 988.520 ; gain = 527.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    33|
|2     |LUT1   |     4|
|3     |LUT2   |    77|
|4     |LUT3   |    20|
|5     |LUT4   |    25|
|6     |LUT5   |    19|
|7     |LUT6   |    27|
|8     |FDCE   |   102|
|9     |FDRE   |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   316|
|2     |  inst   |breath_led |   316|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.703 ; gain = 527.516
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1000.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1103.484 ; gain = 647.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.484 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.runs/breath_led_0_synth_1/breath_led_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1567.727 ; gain = 464.242
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP breath_led_0, cache-ID = e36ff9328b936469
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1568.781 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/K7325/DEMO/k729_user_ip_packet.runs/breath_led_0_synth_1/breath_led_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file breath_led_0_utilization_synth.rpt -pb breath_led_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 20:35:10 2020...
