Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: BAUD_GEN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BAUD_GEN.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BAUD_GEN"
Output Format                      : NGC
Target Device                      : xc3s1500-5-fg320

---- Source Options
Top Module Name                    : BAUD_GEN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd" in Library work.
Architecture rtl of Entity counter_mod_2_n is up to date.
Compiling vhdl file "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd" in Library work.
Entity <baud_gen> compiled.
Entity <baud_gen> (Architecture <rtl>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <BAUD_GEN> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <COUNTER_MOD_2_N> in library <work> (architecture <rtl>) with generics.
	N = 3


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <BAUD_GEN> in library <work> (Architecture <rtl>).
WARNING:Xst:819 - "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd" line 47: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <SEL_B>
Entity <BAUD_GEN> analyzed. Unit <BAUD_GEN> generated.

Analyzing generic Entity <COUNTER_MOD_2_N> in library <work> (Architecture <rtl>).
	N = 3
Entity <COUNTER_MOD_2_N> analyzed. Unit <COUNTER_MOD_2_N> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <COUNTER_MOD_2_N>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/COUNTER_MOD_2_N.vhd".
    Found 3-bit up counter for signal <TY>.
    Summary:
	inferred   1 Counter(s).
Unit <COUNTER_MOD_2_N> synthesized.


Synthesizing Unit <BAUD_GEN>.
    Related source file is "C:/Users/Flavio/OneDrive - Politecnico di Milano/06_Prog_RL/UART_Project/VHDL/BAUD_GEN.vhd".
WARNING:Xst:646 - Signal <C_OUT<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:2110 - Clock of register <CLK_SEL> seems to be also used in the data or control logic of that element.
WARNING:Xst:2110 - Clock of register <CLK_SEL> seems to be also used in the data or control logic of that element.
    Found 8x20-bit ROM for signal <ADD>.
    Found 1-bit register for signal <CLK_SEL>.
    Found 20-bit register for signal <T>.
    Found 20-bit adder for signal <T$addsub0000> created at line 54.
    Summary:
	inferred   1 ROM(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <BAUD_GEN> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x20-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 2
 1-bit register                                        : 1
 20-bit register                                       : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x20-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <T_0> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_1> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_2> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_3> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_4> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_5> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_6> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <T_7> has a constant value of 0 in block <BAUD_GEN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <BAUD_GEN> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BAUD_GEN, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : BAUD_GEN.ngr
Top Level Output File Name         : BAUD_GEN
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 60
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 26
#      LUT4_D                      : 3
#      MUXCY                       : 11
#      MUXF5                       : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 16
#      FDC                         : 3
#      FDCPE                       : 1
#      FDE                         : 12
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 7
#      IBUF                        : 5
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg320-5 

 Number of Slices:                       18  out of  13312     0%  
 Number of Slice Flip Flops:             16  out of  26624     0%  
 Number of 4 input LUTs:                 35  out of  26624     0%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of    221     3%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUF+BUFG              | 13    |
CLK_SEL                            | NONE(U1/TY_0)          | 3     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 3     |
CLK_SEL_and0000(CLK_SEL_and00001:O)| NONE(CLK_SEL)          | 1     |
CLK_SEL_or0000(CLK_SEL_or0000_f5:O)| NONE(CLK_SEL)          | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.044ns (Maximum Frequency: 198.244MHz)
   Minimum input arrival time before clock: 5.634ns
   Maximum output required time after clock: 6.318ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 5.044ns (frequency: 198.244MHz)
  Total number of paths / destination ports: 301 / 14
-------------------------------------------------------------------------
Delay:               5.044ns (Levels of Logic = 14)
  Source:            T_8 (FF)
  Destination:       T_19 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: T_8 to T_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.626   0.804  T_8 (T_8)
     LUT3:I2->O            1   0.479   0.000  Madd_T_addsub0000_lut<8> (Madd_T_addsub0000_lut<8>)
     MUXCY:S->O            1   0.435   0.000  Madd_T_addsub0000_cy<8> (Madd_T_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<9> (Madd_T_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<10> (Madd_T_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<11> (Madd_T_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<12> (Madd_T_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<13> (Madd_T_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<14> (Madd_T_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<15> (Madd_T_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<16> (Madd_T_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<17> (Madd_T_addsub0000_cy<17>)
     MUXCY:CI->O           0   0.056   0.000  Madd_T_addsub0000_cy<18> (Madd_T_addsub0000_cy<18>)
     XORCY:CI->O           1   0.786   0.704  Madd_T_addsub0000_xor<19> (T_addsub0000<19>)
     LUT4:I3->O            1   0.479   0.000  T_mux0001<0>1 (T_mux0001<0>)
     FDE:D                     0.176          T_19
    ----------------------------------------
    Total                      5.044ns (3.536ns logic, 1.508ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_SEL'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            U1/TY_0 (FF)
  Destination:       U1/TY_0 (FF)
  Source Clock:      CLK_SEL rising
  Destination Clock: CLK_SEL rising

  Data Path: U1/TY_0 to U1/TY_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.626   0.771  U1/TY_0 (U1/TY_0)
     INV:I->O              1   0.479   0.681  U1/Mcount_TY_xor<0>11_INV_0 (Result<0>)
     FDC:D                     0.176          U1/TY_0
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 270 / 24
-------------------------------------------------------------------------
Offset:              5.634ns (Levels of Logic = 15)
  Source:            SEL_B<2> (PAD)
  Destination:       T_19 (FF)
  Destination Clock: CLK rising

  Data Path: SEL_B<2> to T_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.715   1.305  SEL_B_2_IBUF (SEL_B_2_IBUF)
     LUT3:I0->O            1   0.479   0.000  Madd_T_addsub0000_lut<8> (Madd_T_addsub0000_lut<8>)
     MUXCY:S->O            1   0.435   0.000  Madd_T_addsub0000_cy<8> (Madd_T_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<9> (Madd_T_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<10> (Madd_T_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<11> (Madd_T_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<12> (Madd_T_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<13> (Madd_T_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<14> (Madd_T_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<15> (Madd_T_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<16> (Madd_T_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  Madd_T_addsub0000_cy<17> (Madd_T_addsub0000_cy<17>)
     MUXCY:CI->O           0   0.056   0.000  Madd_T_addsub0000_cy<18> (Madd_T_addsub0000_cy<18>)
     XORCY:CI->O           1   0.786   0.704  Madd_T_addsub0000_xor<19> (T_addsub0000<19>)
     LUT4:I3->O            1   0.479   0.000  T_mux0001<0>1 (T_mux0001<0>)
     FDE:D                     0.176          T_19
    ----------------------------------------
    Total                      5.634ns (3.625ns logic, 2.009ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.318ns (Levels of Logic = 1)
  Source:            CLK_SEL (FF)
  Destination:       CLK_R (PAD)
  Source Clock:      CLK rising

  Data Path: CLK_SEL to CLK_R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            5   0.626   0.783  CLK_SEL (CLK_SEL)
     OBUF:I->O                 4.909          CLK_R_OBUF (CLK_R)
    ----------------------------------------
    Total                      6.318ns (5.535ns logic, 0.783ns route)
                                       (87.6% logic, 12.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_SEL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            U1/TY_2 (FF)
  Destination:       CLK_T (PAD)
  Source Clock:      CLK_SEL rising

  Data Path: U1/TY_2 to CLK_T
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   0.745  U1/TY_2 (U1/TY_2)
     OBUF:I->O                 4.909          CLK_T_OBUF (CLK_T)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.37 secs
 
--> 

Total memory usage is 4499708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

