{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 10:20:48 2021 " "Info: Processing started: Fri Sep 10 10:20:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projet_complet -c projet_complet --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_complet -c projet_complet --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divFreq:inst1\|clk_1Hz_interne " "Info: Detected ripple clock \"divFreq:inst1\|clk_1Hz_interne\" as buffer" {  } { { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divFreq:inst1\|clk_1Hz_interne" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register divFreq:inst1\|count\[10\] register divFreq:inst1\|count\[19\] 256.61 MHz 3.897 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 256.61 MHz between source register \"divFreq:inst1\|count\[10\]\" and destination register \"divFreq:inst1\|count\[19\]\" (period= 3.897 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.681 ns + Longest register register " "Info: + Longest register to register delay is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divFreq:inst1\|count\[10\] 1 REG LCFF_X6_Y18_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y18_N27; Fanout = 3; REG Node = 'divFreq:inst1\|count\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { divFreq:inst1|count[10] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.438 ns) 1.239 ns divFreq:inst1\|LessThan0~2 2 COMB LCCOMB_X6_Y17_N26 1 " "Info: 2: + IC(0.801 ns) + CELL(0.438 ns) = 1.239 ns; Loc. = LCCOMB_X6_Y17_N26; Fanout = 1; COMB Node = 'divFreq:inst1\|LessThan0~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { divFreq:inst1|count[10] divFreq:inst1|LessThan0~2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.679 ns) + CELL(0.149 ns) 2.067 ns divFreq:inst1\|LessThan0~4 3 COMB LCCOMB_X6_Y18_N2 2 " "Info: 3: + IC(0.679 ns) + CELL(0.149 ns) = 2.067 ns; Loc. = LCCOMB_X6_Y18_N2; Fanout = 2; COMB Node = 'divFreq:inst1\|LessThan0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { divFreq:inst1|LessThan0~2 divFreq:inst1|LessThan0~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 2.469 ns divFreq:inst1\|LessThan0~7 4 COMB LCCOMB_X6_Y18_N4 26 " "Info: 4: + IC(0.253 ns) + CELL(0.149 ns) = 2.469 ns; Loc. = LCCOMB_X6_Y18_N4; Fanout = 26; COMB Node = 'divFreq:inst1\|LessThan0~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { divFreq:inst1|LessThan0~4 divFreq:inst1|LessThan0~7 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1695 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.510 ns) 3.681 ns divFreq:inst1\|count\[19\] 5 REG LCFF_X6_Y17_N13 3 " "Info: 5: + IC(0.702 ns) + CELL(0.510 ns) = 3.681 ns; Loc. = LCFF_X6_Y17_N13; Fanout = 3; REG Node = 'divFreq:inst1\|count\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { divFreq:inst1|LessThan0~7 divFreq:inst1|count[19] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 33.85 % ) " "Info: Total cell delay = 1.246 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.435 ns ( 66.15 % ) " "Info: Total interconnect delay = 2.435 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { divFreq:inst1|count[10] divFreq:inst1|LessThan0~2 divFreq:inst1|LessThan0~4 divFreq:inst1|LessThan0~7 divFreq:inst1|count[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { divFreq:inst1|count[10] {} divFreq:inst1|LessThan0~2 {} divFreq:inst1|LessThan0~4 {} divFreq:inst1|LessThan0~7 {} divFreq:inst1|count[19] {} } { 0.000ns 0.801ns 0.679ns 0.253ns 0.702ns } { 0.000ns 0.438ns 0.149ns 0.149ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.686 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns divFreq:inst1\|count\[19\] 3 REG LCFF_X6_Y17_N13 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X6_Y17_N13; Fanout = 3; REG Node = 'divFreq:inst1\|count\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk_50~clkctrl divFreq:inst1|count[19] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.688 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns divFreq:inst1\|count\[10\] 3 REG LCFF_X6_Y18_N27 3 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X6_Y18_N27; Fanout = 3; REG Node = 'divFreq:inst1\|count\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk_50~clkctrl divFreq:inst1|count[10] } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[10] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[10] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { divFreq:inst1|count[10] divFreq:inst1|LessThan0~2 divFreq:inst1|LessThan0~4 divFreq:inst1|LessThan0~7 divFreq:inst1|count[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { divFreq:inst1|count[10] {} divFreq:inst1|LessThan0~2 {} divFreq:inst1|LessThan0~4 {} divFreq:inst1|LessThan0~7 {} divFreq:inst1|count[19] {} } { 0.000ns 0.801ns 0.679ns 0.253ns 0.702ns } { 0.000ns 0.438ns 0.149ns 0.149ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[19] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[19] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk_50 clk_50~clkctrl divFreq:inst1|count[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} divFreq:inst1|count[10] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "compteur:inst2\|compteur\[1\] reset_freq clk_50 -1.679 ns register " "Info: tsu for register \"compteur:inst2\|compteur\[1\]\" (data pin = \"reset_freq\", clock pin = \"clk_50\") is -1.679 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.528 ns + Longest pin register " "Info: + Longest pin to register delay is 3.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_freq 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'reset_freq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_freq } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.019 ns) + CELL(0.510 ns) 3.528 ns compteur:inst2\|compteur\[1\] 2 REG LCFF_X28_Y1_N1 10 " "Info: 2: + IC(2.019 ns) + CELL(0.510 ns) = 3.528 ns; Loc. = LCFF_X28_Y1_N1; Fanout = 10; REG Node = 'compteur:inst2\|compteur\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.529 ns" { reset_freq compteur:inst2|compteur[1] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.509 ns ( 42.77 % ) " "Info: Total cell delay = 1.509 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.019 ns ( 57.23 % ) " "Info: Total interconnect delay = 2.019 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { reset_freq compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 2.019ns } { 0.000ns 0.999ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 5.171 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to destination register is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.787 ns) 2.559 ns divFreq:inst1\|clk_1Hz_interne 2 REG LCFF_X5_Y18_N1 2 " "Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X5_Y18_N1; Fanout = 2; REG Node = 'divFreq:inst1\|clk_1Hz_interne'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_50 divFreq:inst1|clk_1Hz_interne } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.000 ns) 3.579 ns divFreq:inst1\|clk_1Hz_interne~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.020 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'divFreq:inst1\|clk_1Hz_interne~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 5.171 ns compteur:inst2\|compteur\[1\] 4 REG LCFF_X28_Y1_N1 10 " "Info: 4: + IC(1.055 ns) + CELL(0.537 ns) = 5.171 ns; Loc. = LCFF_X28_Y1_N1; Fanout = 10; REG Node = 'compteur:inst2\|compteur\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.92 % ) " "Info: Total cell delay = 2.323 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.848 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.848 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 0.773ns 1.020ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.528 ns" { reset_freq compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.528 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 2.019ns } { 0.000ns 0.999ns 0.510ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 0.773ns 1.020ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 c_out compteur:inst2\|compteur\[1\] 10.036 ns register " "Info: tco from clock \"clk_50\" to destination pin \"c_out\" through register \"compteur:inst2\|compteur\[1\]\" is 10.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 5.171 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.787 ns) 2.559 ns divFreq:inst1\|clk_1Hz_interne 2 REG LCFF_X5_Y18_N1 2 " "Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X5_Y18_N1; Fanout = 2; REG Node = 'divFreq:inst1\|clk_1Hz_interne'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_50 divFreq:inst1|clk_1Hz_interne } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.000 ns) 3.579 ns divFreq:inst1\|clk_1Hz_interne~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.020 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'divFreq:inst1\|clk_1Hz_interne~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 5.171 ns compteur:inst2\|compteur\[1\] 4 REG LCFF_X28_Y1_N1 10 " "Info: 4: + IC(1.055 ns) + CELL(0.537 ns) = 5.171 ns; Loc. = LCFF_X28_Y1_N1; Fanout = 10; REG Node = 'compteur:inst2\|compteur\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.92 % ) " "Info: Total cell delay = 2.323 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.848 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.848 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 0.773ns 1.020ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.615 ns + Longest register pin " "Info: + Longest register to pin delay is 4.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur:inst2\|compteur\[1\] 1 REG LCFF_X28_Y1_N1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y1_N1; Fanout = 10; REG Node = 'compteur:inst2\|compteur\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur:inst2|compteur[1] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.438 ns) 1.019 ns bcd7seg:inst3\|Mux2~0 2 COMB LCCOMB_X28_Y1_N20 1 " "Info: 2: + IC(0.581 ns) + CELL(0.438 ns) = 1.019 ns; Loc. = LCCOMB_X28_Y1_N20; Fanout = 1; COMB Node = 'bcd7seg:inst3\|Mux2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { compteur:inst2|compteur[1] bcd7seg:inst3|Mux2~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/bcd7seg.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(2.778 ns) 4.615 ns c_out 3 PIN PIN_AC12 0 " "Info: 3: + IC(0.818 ns) + CELL(2.778 ns) = 4.615 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'c_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.596 ns" { bcd7seg:inst3|Mux2~0 c_out } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 69.69 % ) " "Info: Total cell delay = 3.216 ns ( 69.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.399 ns ( 30.31 % ) " "Info: Total interconnect delay = 1.399 ns ( 30.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { compteur:inst2|compteur[1] bcd7seg:inst3|Mux2~0 c_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { compteur:inst2|compteur[1] {} bcd7seg:inst3|Mux2~0 {} c_out {} } { 0.000ns 0.581ns 0.818ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[1] {} } { 0.000ns 0.000ns 0.773ns 1.020ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.615 ns" { compteur:inst2|compteur[1] bcd7seg:inst3|Mux2~0 c_out } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.615 ns" { compteur:inst2|compteur[1] {} bcd7seg:inst3|Mux2~0 {} c_out {} } { 0.000ns 0.581ns 0.818ns } { 0.000ns 0.438ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "compteur:inst2\|compteur\[0\] reset_freq clk_50 2.169 ns register " "Info: th for register \"compteur:inst2\|compteur\[0\]\" (data pin = \"reset_freq\", clock pin = \"clk_50\") is 2.169 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 5.171 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 5.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk_50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.787 ns) 2.559 ns divFreq:inst1\|clk_1Hz_interne 2 REG LCFF_X5_Y18_N1 2 " "Info: 2: + IC(0.773 ns) + CELL(0.787 ns) = 2.559 ns; Loc. = LCFF_X5_Y18_N1; Fanout = 2; REG Node = 'divFreq:inst1\|clk_1Hz_interne'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { clk_50 divFreq:inst1|clk_1Hz_interne } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.000 ns) 3.579 ns divFreq:inst1\|clk_1Hz_interne~clkctrl 3 COMB CLKCTRL_G3 4 " "Info: 3: + IC(1.020 ns) + CELL(0.000 ns) = 3.579 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'divFreq:inst1\|clk_1Hz_interne~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl } "NODE_NAME" } } { "divFreq.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/divFreq.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.055 ns) + CELL(0.537 ns) 5.171 ns compteur:inst2\|compteur\[0\] 4 REG LCFF_X28_Y1_N31 11 " "Info: 4: + IC(1.055 ns) + CELL(0.537 ns) = 5.171 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'compteur:inst2\|compteur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[0] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 44.92 % ) " "Info: Total cell delay = 2.323 ns ( 44.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.848 ns ( 55.08 % ) " "Info: Total interconnect delay = 2.848 ns ( 55.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 0.773ns 1.020ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.268 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.268 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns reset_freq 1 PIN PIN_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'reset_freq'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset_freq } "NODE_NAME" } } { "projet_complet.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/projet_complet.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.035 ns) + CELL(0.150 ns) 3.184 ns compteur:inst2\|compteur~4 2 COMB LCCOMB_X28_Y1_N30 1 " "Info: 2: + IC(2.035 ns) + CELL(0.150 ns) = 3.184 ns; Loc. = LCCOMB_X28_Y1_N30; Fanout = 1; COMB Node = 'compteur:inst2\|compteur~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { reset_freq compteur:inst2|compteur~4 } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.268 ns compteur:inst2\|compteur\[0\] 3 REG LCFF_X28_Y1_N31 11 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.268 ns; Loc. = LCFF_X28_Y1_N31; Fanout = 11; REG Node = 'compteur:inst2\|compteur\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { compteur:inst2|compteur~4 compteur:inst2|compteur[0] } "NODE_NAME" } } { "compteur.vhd" "" { Text "C:/TP_M2_SEWODA/Projet_1/compteur.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.233 ns ( 37.73 % ) " "Info: Total cell delay = 1.233 ns ( 37.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.035 ns ( 62.27 % ) " "Info: Total interconnect delay = 2.035 ns ( 62.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { reset_freq compteur:inst2|compteur~4 compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur~4 {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 2.035ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.171 ns" { clk_50 divFreq:inst1|clk_1Hz_interne divFreq:inst1|clk_1Hz_interne~clkctrl compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.171 ns" { clk_50 {} clk_50~combout {} divFreq:inst1|clk_1Hz_interne {} divFreq:inst1|clk_1Hz_interne~clkctrl {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 0.773ns 1.020ns 1.055ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.268 ns" { reset_freq compteur:inst2|compteur~4 compteur:inst2|compteur[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.268 ns" { reset_freq {} reset_freq~combout {} compteur:inst2|compteur~4 {} compteur:inst2|compteur[0] {} } { 0.000ns 0.000ns 2.035ns 0.000ns } { 0.000ns 0.999ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 10 10:20:48 2021 " "Info: Processing ended: Fri Sep 10 10:20:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
