INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TRENZ_TE0808/TE0808_StarterKit_2018.2/StarterKit/vivado/StarterKit.srcs/sources_1/new/GT_RESET.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GT_RESET
