INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/shift_reg/shift_reg.srcs/sources_1/new/shift_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univshift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/22ECB0F07/shift_reg/shift_reg.srcs/sim_1/new/shitf_reg_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univshifttb
