Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Sun Feb 25 02:40:13 2018
| Host             : DESKTOP-K5BEQV7 running 64-bit major release  (build 9200)
| Command          : report_power -file Datapath_power_routed.rpt -pb Datapath_power_summary_routed.pb -rpx Datapath_power_routed.rpx
| Design           : Datapath
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.117        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.026        |
| Device Static (W)        | 0.091        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |     5425 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3066 |     63400 |            4.84 |
|   CARRY4                 |    <0.001 |      123 |     15850 |            0.78 |
|   LUT as Distributed RAM |    <0.001 |      128 |     19000 |            0.67 |
|   F7/F8 Muxes            |    <0.001 |      374 |     63400 |            0.59 |
|   Register               |    <0.001 |     1567 |    126800 |            1.24 |
|   BUFG                   |    <0.001 |       11 |        32 |           34.38 |
|   Others                 |     0.000 |       23 |       --- |             --- |
| Signals                  |     0.007 |     4544 |       --- |             --- |
| DSPs                     |    <0.001 |        8 |       240 |            3.33 |
| I/O                      |     0.013 |      168 |       210 |           80.00 |
| Static Power             |     0.091 |          |           |                 |
| Total                    |     0.117 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.014 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.010 |       0.006 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| CLK   | CLK    |            50.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| Datapath                   |     0.026 |
|   EX_ALU                   |     0.003 |
|     Mux32x1_0              |    <0.001 |
|     RotateRight_0          |    <0.001 |
|     RotateRight_1          |    <0.001 |
|   EX_ALUSrcA_Mux           |    <0.001 |
|   EX_ALUSrcB_Mux           |    <0.001 |
|   EX_DataSel               |    <0.001 |
|   EX_ExeDataMux            |    <0.001 |
|   EX_FwdUnit               |     0.000 |
|   EX_HiLo                  |    <0.001 |
|   EX_HiLoMux               |     0.000 |
|   EX_MEM                   |    <0.001 |
|   EX_MovComponent          |    <0.001 |
|   EX_MovMux                |     0.000 |
|   EX_RegDestMux            |    <0.001 |
|   EX_RegExtendByte         |     0.000 |
|   EX_RegExtendHalf         |     0.000 |
|   EX_rsFwdMux              |    <0.001 |
|   EX_rtFwdMux              |     0.001 |
|   ID_BranchModule          |    <0.001 |
|   ID_Controller            |    <0.001 |
|   ID_CtrlStallMux          |    <0.001 |
|   ID_EX                    |     0.002 |
|   ID_HazCtrlUnit           |    <0.001 |
|   ID_JalDataMux            |    <0.001 |
|   ID_JalRegMux             |    <0.001 |
|   ID_RegisterFile          |     0.002 |
|   ID_SignExtension         |     0.000 |
|   ID_UpperImmediate        |     0.000 |
|   ID_rsFwdMux              |    <0.001 |
|   ID_rtFwdMux              |    <0.001 |
|   IF_ID                    |    <0.001 |
|   IF_InstructionMemory     |    <0.001 |
|   IF_Mux                   |    <0.001 |
|   IF_PCAdder               |    <0.001 |
|   IF_ProgramCounter        |    <0.001 |
|   MEM_DataMemory           |    <0.001 |
|     memory_reg_0_255_0_0   |    <0.001 |
|     memory_reg_0_255_10_10 |    <0.001 |
|     memory_reg_0_255_11_11 |    <0.001 |
|     memory_reg_0_255_12_12 |    <0.001 |
|     memory_reg_0_255_13_13 |    <0.001 |
|     memory_reg_0_255_14_14 |    <0.001 |
|     memory_reg_0_255_15_15 |    <0.001 |
|     memory_reg_0_255_16_16 |    <0.001 |
|     memory_reg_0_255_17_17 |    <0.001 |
|     memory_reg_0_255_18_18 |    <0.001 |
|     memory_reg_0_255_19_19 |    <0.001 |
|     memory_reg_0_255_1_1   |    <0.001 |
|     memory_reg_0_255_20_20 |    <0.001 |
|     memory_reg_0_255_21_21 |    <0.001 |
|     memory_reg_0_255_22_22 |    <0.001 |
|     memory_reg_0_255_23_23 |    <0.001 |
|     memory_reg_0_255_24_24 |    <0.001 |
|     memory_reg_0_255_25_25 |    <0.001 |
|     memory_reg_0_255_26_26 |    <0.001 |
|     memory_reg_0_255_27_27 |    <0.001 |
|     memory_reg_0_255_28_28 |    <0.001 |
|     memory_reg_0_255_29_29 |    <0.001 |
|     memory_reg_0_255_2_2   |    <0.001 |
|     memory_reg_0_255_30_30 |    <0.001 |
|     memory_reg_0_255_31_31 |    <0.001 |
|     memory_reg_0_255_3_3   |    <0.001 |
|     memory_reg_0_255_4_4   |    <0.001 |
|     memory_reg_0_255_5_5   |    <0.001 |
|     memory_reg_0_255_6_6   |    <0.001 |
|     memory_reg_0_255_7_7   |    <0.001 |
|     memory_reg_0_255_8_8   |    <0.001 |
|     memory_reg_0_255_9_9   |    <0.001 |
|   MEM_DataSel              |    <0.001 |
|   MEM_MemExtendByte        |     0.000 |
|   MEM_MemExtendHalf        |     0.000 |
|   MEM_WB                   |    <0.001 |
|   WB_MemToRegMux           |    <0.001 |
+----------------------------+-----------+


