0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Administrator/Desktop/project_1/project_1.sim/sim_1/synth/func/xsim/sim_coe_func_synth.v,1684750122,verilog,,C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/sim_coe.v,,RAM;RAM_bindec;RAM_blk_mem_gen_generic_cstr;RAM_blk_mem_gen_mux;RAM_blk_mem_gen_prim_width;RAM_blk_mem_gen_prim_width__parameterized0;RAM_blk_mem_gen_prim_width__parameterized1;RAM_blk_mem_gen_prim_width__parameterized10;RAM_blk_mem_gen_prim_width__parameterized11;RAM_blk_mem_gen_prim_width__parameterized12;RAM_blk_mem_gen_prim_width__parameterized13;RAM_blk_mem_gen_prim_width__parameterized2;RAM_blk_mem_gen_prim_width__parameterized3;RAM_blk_mem_gen_prim_width__parameterized4;RAM_blk_mem_gen_prim_width__parameterized5;RAM_blk_mem_gen_prim_width__parameterized6;RAM_blk_mem_gen_prim_width__parameterized7;RAM_blk_mem_gen_prim_width__parameterized8;RAM_blk_mem_gen_prim_width__parameterized9;RAM_blk_mem_gen_prim_wrapper_init;RAM_blk_mem_gen_prim_wrapper_init__parameterized0;RAM_blk_mem_gen_prim_wrapper_init__parameterized1;RAM_blk_mem_gen_prim_wrapper_init__parameterized10;RAM_blk_mem_gen_prim_wrapper_init__parameterized11;RAM_blk_mem_gen_prim_wrapper_init__parameterized12;RAM_blk_mem_gen_prim_wrapper_init__parameterized13;RAM_blk_mem_gen_prim_wrapper_init__parameterized2;RAM_blk_mem_gen_prim_wrapper_init__parameterized3;RAM_blk_mem_gen_prim_wrapper_init__parameterized4;RAM_blk_mem_gen_prim_wrapper_init__parameterized5;RAM_blk_mem_gen_prim_wrapper_init__parameterized6;RAM_blk_mem_gen_prim_wrapper_init__parameterized7;RAM_blk_mem_gen_prim_wrapper_init__parameterized8;RAM_blk_mem_gen_prim_wrapper_init__parameterized9;RAM_blk_mem_gen_top;RAM_blk_mem_gen_v8_4_1;RAM_blk_mem_gen_v8_4_1_synth;cpu;cpuclk;cpuclk_cpuclk_clk_wiz;dmemory32;ex_mem;execute;gen_regs;glbl;hazard;id_ex;if_id;mem_wb;pc_gen;pre_if;prgrom;prgrom_bindec;prgrom_blk_mem_gen_generic_cstr;prgrom_blk_mem_gen_mux;prgrom_blk_mem_gen_prim_width;prgrom_blk_mem_gen_prim_width__parameterized0;prgrom_blk_mem_gen_prim_width__parameterized1;prgrom_blk_mem_gen_prim_width__parameterized10;prgrom_blk_mem_gen_prim_width__parameterized11;prgrom_blk_mem_gen_prim_width__parameterized12;prgrom_blk_mem_gen_prim_width__parameterized13;prgrom_blk_mem_gen_prim_width__parameterized2;prgrom_blk_mem_gen_prim_width__parameterized3;prgrom_blk_mem_gen_prim_width__parameterized4;prgrom_blk_mem_gen_prim_width__parameterized5;prgrom_blk_mem_gen_prim_width__parameterized6;prgrom_blk_mem_gen_prim_width__parameterized7;prgrom_blk_mem_gen_prim_width__parameterized8;prgrom_blk_mem_gen_prim_width__parameterized9;prgrom_blk_mem_gen_prim_wrapper_init;prgrom_blk_mem_gen_prim_wrapper_init__parameterized0;prgrom_blk_mem_gen_prim_wrapper_init__parameterized1;prgrom_blk_mem_gen_prim_wrapper_init__parameterized10;prgrom_blk_mem_gen_prim_wrapper_init__parameterized11;prgrom_blk_mem_gen_prim_wrapper_init__parameterized12;prgrom_blk_mem_gen_prim_wrapper_init__parameterized13;prgrom_blk_mem_gen_prim_wrapper_init__parameterized2;prgrom_blk_mem_gen_prim_wrapper_init__parameterized3;prgrom_blk_mem_gen_prim_wrapper_init__parameterized4;prgrom_blk_mem_gen_prim_wrapper_init__parameterized5;prgrom_blk_mem_gen_prim_wrapper_init__parameterized6;prgrom_blk_mem_gen_prim_wrapper_init__parameterized7;prgrom_blk_mem_gen_prim_wrapper_init__parameterized8;prgrom_blk_mem_gen_prim_wrapper_init__parameterized9;prgrom_blk_mem_gen_top;prgrom_blk_mem_gen_v8_4_1;prgrom_blk_mem_gen_v8_4_1_synth;segment;top;uart_bmpg_0;uart_bmpg_0_axi_uart;uart_bmpg_0_axi_uart_address_decoder;uart_bmpg_0_axi_uart_axi_lite_ipif;uart_bmpg_0_axi_uart_axi_uartlite;uart_bmpg_0_axi_uart_baudrate;uart_bmpg_0_axi_uart_cdc_sync;uart_bmpg_0_axi_uart_cntr_incr_decr_addn_f;uart_bmpg_0_axi_uart_cntr_incr_decr_addn_f_2;uart_bmpg_0_axi_uart_dynshreg_f;uart_bmpg_0_axi_uart_dynshreg_f_3;uart_bmpg_0_axi_uart_dynshreg_i_f;uart_bmpg_0_axi_uart_dynshreg_i_f__parameterized0;uart_bmpg_0_axi_uart_pselect_f;uart_bmpg_0_axi_uart_pselect_f__parameterized1;uart_bmpg_0_axi_uart_slave_attachment;uart_bmpg_0_axi_uart_srl_fifo_f;uart_bmpg_0_axi_uart_srl_fifo_f_0;uart_bmpg_0_axi_uart_srl_fifo_rbu_f;uart_bmpg_0_axi_uart_srl_fifo_rbu_f_1;uart_bmpg_0_axi_uart_uartlite_core;uart_bmpg_0_axi_uart_uartlite_rx;uart_bmpg_0_axi_uart_uartlite_tx;uart_bmpg_0_uart_bmpg;uart_bmpg_0_upg,,,../../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
C:/Users/Administrator/Desktop/project_1/project_1.srcs/sim_1/new/sim_coe.v,1684749737,verilog,,,,sim_coe,,,../../../../../project_1.srcs/sources_1/ip/cpuclk,,,,,
