
proiect25GYROIT2SPI2DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d60  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000494  08008ef0  08008ef0  00018ef0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009384  08009384  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08009384  08009384  00019384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800938c  0800938c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800938c  0800938c  0001938c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009390  08009390  00019390  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08009394  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d4  200001dc  08009570  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08009570  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fdd2  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028ab  00000000  00000000  0002ffde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  00032890  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c20  00000000  00000000  000335d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028584  00000000  00000000  000341f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011619  00000000  00000000  0005c77c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ed8b8  00000000  00000000  0006dd95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b64d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004638  00000000  00000000  0015b6a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008ed8 	.word	0x08008ed8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08008ed8 	.word	0x08008ed8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b974 	b.w	8000ea8 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468e      	mov	lr, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14d      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4694      	mov	ip, r2
 8000bea:	d969      	bls.n	8000cc0 <__udivmoddi4+0xe8>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b152      	cbz	r2, 8000c08 <__udivmoddi4+0x30>
 8000bf2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bf6:	f1c2 0120 	rsb	r1, r2, #32
 8000bfa:	fa20 f101 	lsr.w	r1, r0, r1
 8000bfe:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c02:	ea41 0e03 	orr.w	lr, r1, r3
 8000c06:	4094      	lsls	r4, r2
 8000c08:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c0c:	0c21      	lsrs	r1, r4, #16
 8000c0e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c12:	fa1f f78c 	uxth.w	r7, ip
 8000c16:	fb08 e316 	mls	r3, r8, r6, lr
 8000c1a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c1e:	fb06 f107 	mul.w	r1, r6, r7
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2e:	f080 811f 	bcs.w	8000e70 <__udivmoddi4+0x298>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 811c 	bls.w	8000e70 <__udivmoddi4+0x298>
 8000c38:	3e02      	subs	r6, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a5b      	subs	r3, r3, r1
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c4c:	fb00 f707 	mul.w	r7, r0, r7
 8000c50:	42a7      	cmp	r7, r4
 8000c52:	d90a      	bls.n	8000c6a <__udivmoddi4+0x92>
 8000c54:	eb1c 0404 	adds.w	r4, ip, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	f080 810a 	bcs.w	8000e74 <__udivmoddi4+0x29c>
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	f240 8107 	bls.w	8000e74 <__udivmoddi4+0x29c>
 8000c66:	4464      	add	r4, ip
 8000c68:	3802      	subs	r0, #2
 8000c6a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c6e:	1be4      	subs	r4, r4, r7
 8000c70:	2600      	movs	r6, #0
 8000c72:	b11d      	cbz	r5, 8000c7c <__udivmoddi4+0xa4>
 8000c74:	40d4      	lsrs	r4, r2
 8000c76:	2300      	movs	r3, #0
 8000c78:	e9c5 4300 	strd	r4, r3, [r5]
 8000c7c:	4631      	mov	r1, r6
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d909      	bls.n	8000c9a <__udivmoddi4+0xc2>
 8000c86:	2d00      	cmp	r5, #0
 8000c88:	f000 80ef 	beq.w	8000e6a <__udivmoddi4+0x292>
 8000c8c:	2600      	movs	r6, #0
 8000c8e:	e9c5 0100 	strd	r0, r1, [r5]
 8000c92:	4630      	mov	r0, r6
 8000c94:	4631      	mov	r1, r6
 8000c96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9a:	fab3 f683 	clz	r6, r3
 8000c9e:	2e00      	cmp	r6, #0
 8000ca0:	d14a      	bne.n	8000d38 <__udivmoddi4+0x160>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xd4>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80f9 	bhi.w	8000e9e <__udivmoddi4+0x2c6>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb61 0303 	sbc.w	r3, r1, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	469e      	mov	lr, r3
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	d0e0      	beq.n	8000c7c <__udivmoddi4+0xa4>
 8000cba:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cbe:	e7dd      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000cc0:	b902      	cbnz	r2, 8000cc4 <__udivmoddi4+0xec>
 8000cc2:	deff      	udf	#255	; 0xff
 8000cc4:	fab2 f282 	clz	r2, r2
 8000cc8:	2a00      	cmp	r2, #0
 8000cca:	f040 8092 	bne.w	8000df2 <__udivmoddi4+0x21a>
 8000cce:	eba1 010c 	sub.w	r1, r1, ip
 8000cd2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cd6:	fa1f fe8c 	uxth.w	lr, ip
 8000cda:	2601      	movs	r6, #1
 8000cdc:	0c20      	lsrs	r0, r4, #16
 8000cde:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ce2:	fb07 1113 	mls	r1, r7, r3, r1
 8000ce6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cea:	fb0e f003 	mul.w	r0, lr, r3
 8000cee:	4288      	cmp	r0, r1
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x12c>
 8000cf2:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x12a>
 8000cfc:	4288      	cmp	r0, r1
 8000cfe:	f200 80cb 	bhi.w	8000e98 <__udivmoddi4+0x2c0>
 8000d02:	4643      	mov	r3, r8
 8000d04:	1a09      	subs	r1, r1, r0
 8000d06:	b2a4      	uxth	r4, r4
 8000d08:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d0c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d10:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d14:	fb0e fe00 	mul.w	lr, lr, r0
 8000d18:	45a6      	cmp	lr, r4
 8000d1a:	d908      	bls.n	8000d2e <__udivmoddi4+0x156>
 8000d1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d20:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d24:	d202      	bcs.n	8000d2c <__udivmoddi4+0x154>
 8000d26:	45a6      	cmp	lr, r4
 8000d28:	f200 80bb 	bhi.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d2c:	4608      	mov	r0, r1
 8000d2e:	eba4 040e 	sub.w	r4, r4, lr
 8000d32:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d36:	e79c      	b.n	8000c72 <__udivmoddi4+0x9a>
 8000d38:	f1c6 0720 	rsb	r7, r6, #32
 8000d3c:	40b3      	lsls	r3, r6
 8000d3e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d42:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d46:	fa20 f407 	lsr.w	r4, r0, r7
 8000d4a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d4e:	431c      	orrs	r4, r3
 8000d50:	40f9      	lsrs	r1, r7
 8000d52:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d56:	fa00 f306 	lsl.w	r3, r0, r6
 8000d5a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d5e:	0c20      	lsrs	r0, r4, #16
 8000d60:	fa1f fe8c 	uxth.w	lr, ip
 8000d64:	fb09 1118 	mls	r1, r9, r8, r1
 8000d68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d6c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d70:	4288      	cmp	r0, r1
 8000d72:	fa02 f206 	lsl.w	r2, r2, r6
 8000d76:	d90b      	bls.n	8000d90 <__udivmoddi4+0x1b8>
 8000d78:	eb1c 0101 	adds.w	r1, ip, r1
 8000d7c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d80:	f080 8088 	bcs.w	8000e94 <__udivmoddi4+0x2bc>
 8000d84:	4288      	cmp	r0, r1
 8000d86:	f240 8085 	bls.w	8000e94 <__udivmoddi4+0x2bc>
 8000d8a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d8e:	4461      	add	r1, ip
 8000d90:	1a09      	subs	r1, r1, r0
 8000d92:	b2a4      	uxth	r4, r4
 8000d94:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d98:	fb09 1110 	mls	r1, r9, r0, r1
 8000d9c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000da0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000da4:	458e      	cmp	lr, r1
 8000da6:	d908      	bls.n	8000dba <__udivmoddi4+0x1e2>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f100 34ff 	add.w	r4, r0, #4294967295
 8000db0:	d26c      	bcs.n	8000e8c <__udivmoddi4+0x2b4>
 8000db2:	458e      	cmp	lr, r1
 8000db4:	d96a      	bls.n	8000e8c <__udivmoddi4+0x2b4>
 8000db6:	3802      	subs	r0, #2
 8000db8:	4461      	add	r1, ip
 8000dba:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dbe:	fba0 9402 	umull	r9, r4, r0, r2
 8000dc2:	eba1 010e 	sub.w	r1, r1, lr
 8000dc6:	42a1      	cmp	r1, r4
 8000dc8:	46c8      	mov	r8, r9
 8000dca:	46a6      	mov	lr, r4
 8000dcc:	d356      	bcc.n	8000e7c <__udivmoddi4+0x2a4>
 8000dce:	d053      	beq.n	8000e78 <__udivmoddi4+0x2a0>
 8000dd0:	b15d      	cbz	r5, 8000dea <__udivmoddi4+0x212>
 8000dd2:	ebb3 0208 	subs.w	r2, r3, r8
 8000dd6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dda:	fa01 f707 	lsl.w	r7, r1, r7
 8000dde:	fa22 f306 	lsr.w	r3, r2, r6
 8000de2:	40f1      	lsrs	r1, r6
 8000de4:	431f      	orrs	r7, r3
 8000de6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dea:	2600      	movs	r6, #0
 8000dec:	4631      	mov	r1, r6
 8000dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df2:	f1c2 0320 	rsb	r3, r2, #32
 8000df6:	40d8      	lsrs	r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa21 f303 	lsr.w	r3, r1, r3
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4301      	orrs	r1, r0
 8000e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e08:	fa1f fe8c 	uxth.w	lr, ip
 8000e0c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e10:	fb07 3610 	mls	r6, r7, r0, r3
 8000e14:	0c0b      	lsrs	r3, r1, #16
 8000e16:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e1a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e1e:	429e      	cmp	r6, r3
 8000e20:	fa04 f402 	lsl.w	r4, r4, r2
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x260>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e2e:	d22f      	bcs.n	8000e90 <__udivmoddi4+0x2b8>
 8000e30:	429e      	cmp	r6, r3
 8000e32:	d92d      	bls.n	8000e90 <__udivmoddi4+0x2b8>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1b9b      	subs	r3, r3, r6
 8000e3a:	b289      	uxth	r1, r1
 8000e3c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e40:	fb07 3316 	mls	r3, r7, r6, r3
 8000e44:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e48:	fb06 f30e 	mul.w	r3, r6, lr
 8000e4c:	428b      	cmp	r3, r1
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x28a>
 8000e50:	eb1c 0101 	adds.w	r1, ip, r1
 8000e54:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e58:	d216      	bcs.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d914      	bls.n	8000e88 <__udivmoddi4+0x2b0>
 8000e5e:	3e02      	subs	r6, #2
 8000e60:	4461      	add	r1, ip
 8000e62:	1ac9      	subs	r1, r1, r3
 8000e64:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e68:	e738      	b.n	8000cdc <__udivmoddi4+0x104>
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e705      	b.n	8000c7c <__udivmoddi4+0xa4>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e3      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6f8      	b.n	8000c6a <__udivmoddi4+0x92>
 8000e78:	454b      	cmp	r3, r9
 8000e7a:	d2a9      	bcs.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e7c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e80:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7a3      	b.n	8000dd0 <__udivmoddi4+0x1f8>
 8000e88:	4646      	mov	r6, r8
 8000e8a:	e7ea      	b.n	8000e62 <__udivmoddi4+0x28a>
 8000e8c:	4620      	mov	r0, r4
 8000e8e:	e794      	b.n	8000dba <__udivmoddi4+0x1e2>
 8000e90:	4640      	mov	r0, r8
 8000e92:	e7d1      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e94:	46d0      	mov	r8, sl
 8000e96:	e77b      	b.n	8000d90 <__udivmoddi4+0x1b8>
 8000e98:	3b02      	subs	r3, #2
 8000e9a:	4461      	add	r1, ip
 8000e9c:	e732      	b.n	8000d04 <__udivmoddi4+0x12c>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e709      	b.n	8000cb6 <__udivmoddi4+0xde>
 8000ea2:	4464      	add	r4, ip
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	e742      	b.n	8000d2e <__udivmoddi4+0x156>

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ADXL_WriteData>:
static uint8_t TxBuffer[] = { 0, 0, 0, 0, 0, 0, 0 };
static uint8_t RxBuffer[7];

extern DMA_HandleTypeDef hdma_spi1_rx;

bool ADXL_WriteData(uint8_t regAddress, uint8_t registerValue) {
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b086      	sub	sp, #24
 8000eb0:	af02      	add	r7, sp, #8
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	460a      	mov	r2, r1
 8000eb6:	71fb      	strb	r3, [r7, #7]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = regAddress;
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = registerValue;
 8000ec0:	79bb      	ldrb	r3, [r7, #6]
 8000ec2:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	2140      	movs	r1, #64	; 0x40
 8000ec8:	4810      	ldr	r0, [pc, #64]	; (8000f0c <ADXL_WriteData+0x60>)
 8000eca:	f001 fec3 	bl	8002c54 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, 200) != HAL_OK)
 8000ece:	f107 0208 	add.w	r2, r7, #8
 8000ed2:	f107 010c 	add.w	r1, r7, #12
 8000ed6:	23c8      	movs	r3, #200	; 0xc8
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	2302      	movs	r3, #2
 8000edc:	480c      	ldr	r0, [pc, #48]	; (8000f10 <ADXL_WriteData+0x64>)
 8000ede:	f003 fc1c 	bl	800471a <HAL_SPI_TransmitReceive>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d006      	beq.n	8000ef6 <ADXL_WriteData+0x4a>
	{
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	2140      	movs	r1, #64	; 0x40
 8000eec:	4807      	ldr	r0, [pc, #28]	; (8000f0c <ADXL_WriteData+0x60>)
 8000eee:	f001 feb1 	bl	8002c54 <HAL_GPIO_WritePin>

		return false;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	e005      	b.n	8000f02 <ADXL_WriteData+0x56>
	}
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	2140      	movs	r1, #64	; 0x40
 8000efa:	4804      	ldr	r0, [pc, #16]	; (8000f0c <ADXL_WriteData+0x60>)
 8000efc:	f001 feaa 	bl	8002c54 <HAL_GPIO_WritePin>

	return true;
 8000f00:	2301      	movs	r3, #1
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	48000400 	.word	0x48000400
 8000f10:	20000220 	.word	0x20000220

08000f14 <ADXL_ReadData>:

bool ADXL_ReadData(uint8_t regAddress, uint8_t *registerValue) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	6039      	str	r1, [r7, #0]
 8000f1e:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = ADXL_SPI_ReadOp | regAddress;
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2140      	movs	r1, #64	; 0x40
 8000f32:	4812      	ldr	r0, [pc, #72]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f34:	f001 fe8e 	bl	8002c54 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, 200) != HAL_OK) {
 8000f38:	f107 0208 	add.w	r2, r7, #8
 8000f3c:	f107 010c 	add.w	r1, r7, #12
 8000f40:	23c8      	movs	r3, #200	; 0xc8
 8000f42:	9300      	str	r3, [sp, #0]
 8000f44:	2302      	movs	r3, #2
 8000f46:	480e      	ldr	r0, [pc, #56]	; (8000f80 <ADXL_ReadData+0x6c>)
 8000f48:	f003 fbe7 	bl	800471a <HAL_SPI_TransmitReceive>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d006      	beq.n	8000f60 <ADXL_ReadData+0x4c>
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000f52:	2201      	movs	r2, #1
 8000f54:	2140      	movs	r1, #64	; 0x40
 8000f56:	4809      	ldr	r0, [pc, #36]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f58:	f001 fe7c 	bl	8002c54 <HAL_GPIO_WritePin>
		return false;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	e008      	b.n	8000f72 <ADXL_ReadData+0x5e>

	}
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000f60:	2201      	movs	r2, #1
 8000f62:	2140      	movs	r1, #64	; 0x40
 8000f64:	4805      	ldr	r0, [pc, #20]	; (8000f7c <ADXL_ReadData+0x68>)
 8000f66:	f001 fe75 	bl	8002c54 <HAL_GPIO_WritePin>
	*registerValue = RxBuffer[1];
 8000f6a:	7a7a      	ldrb	r2, [r7, #9]
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	701a      	strb	r2, [r3, #0]

	return true;
 8000f70:	2301      	movs	r3, #1
}
 8000f72:	4618      	mov	r0, r3
 8000f74:	3710      	adds	r7, #16
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	48000400 	.word	0x48000400
 8000f80:	20000220 	.word	0x20000220

08000f84 <ADXL_ReadValuesXYZ>:
	//commit
	//ssss

}

void ADXL_ReadValuesXYZ(int16_t *x, int16_t *y, int16_t *z) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b08a      	sub	sp, #40	; 0x28
 8000f88:	af02      	add	r7, sp, #8
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
	uint8_t TxBuffer[] = { 0, 0, 0, 0, 0, 0, 0 };
 8000f90:	4a22      	ldr	r2, [pc, #136]	; (800101c <ADXL_ReadValuesXYZ+0x98>)
 8000f92:	f107 0318 	add.w	r3, r7, #24
 8000f96:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f9a:	6018      	str	r0, [r3, #0]
 8000f9c:	3304      	adds	r3, #4
 8000f9e:	8019      	strh	r1, [r3, #0]
 8000fa0:	3302      	adds	r3, #2
 8000fa2:	0c0a      	lsrs	r2, r1, #16
 8000fa4:	701a      	strb	r2, [r3, #0]
	uint8_t RxBuffer[7];

	TxBuffer[0] = ADXL_DATAX0 | ADXL_SPI_MB | ADXL_SPI_ReadOp;
 8000fa6:	23f2      	movs	r3, #242	; 0xf2
 8000fa8:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2140      	movs	r1, #64	; 0x40
 8000fae:	481c      	ldr	r0, [pc, #112]	; (8001020 <ADXL_ReadValuesXYZ+0x9c>)
 8000fb0:	f001 fe50 	bl	8002c54 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 7, 200);
 8000fb4:	f107 0210 	add.w	r2, r7, #16
 8000fb8:	f107 0118 	add.w	r1, r7, #24
 8000fbc:	23c8      	movs	r3, #200	; 0xc8
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2307      	movs	r3, #7
 8000fc2:	4818      	ldr	r0, [pc, #96]	; (8001024 <ADXL_ReadValuesXYZ+0xa0>)
 8000fc4:	f003 fba9 	bl	800471a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8000fc8:	2201      	movs	r2, #1
 8000fca:	2140      	movs	r1, #64	; 0x40
 8000fcc:	4814      	ldr	r0, [pc, #80]	; (8001020 <ADXL_ReadValuesXYZ+0x9c>)
 8000fce:	f001 fe41 	bl	8002c54 <HAL_GPIO_WritePin>

	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 8000fd2:	7cbb      	ldrb	r3, [r7, #18]
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	021b      	lsls	r3, r3, #8
 8000fd8:	b29a      	uxth	r2, r3
 8000fda:	7c7b      	ldrb	r3, [r7, #17]
 8000fdc:	b29b      	uxth	r3, r3
 8000fde:	4413      	add	r3, r2
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	b21a      	sxth	r2, r3
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 8000fe8:	7d3b      	ldrb	r3, [r7, #20]
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	021b      	lsls	r3, r3, #8
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	7cfb      	ldrb	r3, [r7, #19]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4413      	add	r3, r2
 8000ff6:	b29b      	uxth	r3, r3
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	68bb      	ldr	r3, [r7, #8]
 8000ffc:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 8000ffe:	7dbb      	ldrb	r3, [r7, #22]
 8001000:	b29b      	uxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b29a      	uxth	r2, r3
 8001006:	7d7b      	ldrb	r3, [r7, #21]
 8001008:	b29b      	uxth	r3, r3
 800100a:	4413      	add	r3, r2
 800100c:	b29b      	uxth	r3, r3
 800100e:	b21a      	sxth	r2, r3
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	801a      	strh	r2, [r3, #0]
}
 8001014:	bf00      	nop
 8001016:	3720      	adds	r7, #32
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	08008ef0 	.word	0x08008ef0
 8001020:	48000400 	.word	0x48000400
 8001024:	20000220 	.word	0x20000220

08001028 <ADXL_IT_GetValuesXYZ>:



void ADXL_IT_GetValuesXYZ(int16_t *x, int16_t *y, int16_t *z)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 8001034:	4b16      	ldr	r3, [pc, #88]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001036:	789b      	ldrb	r3, [r3, #2]
 8001038:	b29b      	uxth	r3, r3
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	b29a      	uxth	r2, r3
 800103e:	4b14      	ldr	r3, [pc, #80]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001040:	785b      	ldrb	r3, [r3, #1]
 8001042:	b29b      	uxth	r3, r3
 8001044:	4413      	add	r3, r2
 8001046:	b29b      	uxth	r3, r3
 8001048:	b21a      	sxth	r2, r3
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 800104e:	4b10      	ldr	r3, [pc, #64]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001050:	791b      	ldrb	r3, [r3, #4]
 8001052:	b29b      	uxth	r3, r3
 8001054:	021b      	lsls	r3, r3, #8
 8001056:	b29a      	uxth	r2, r3
 8001058:	4b0d      	ldr	r3, [pc, #52]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 800105a:	78db      	ldrb	r3, [r3, #3]
 800105c:	b29b      	uxth	r3, r3
 800105e:	4413      	add	r3, r2
 8001060:	b29b      	uxth	r3, r3
 8001062:	b21a      	sxth	r2, r3
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 8001068:	4b09      	ldr	r3, [pc, #36]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 800106a:	799b      	ldrb	r3, [r3, #6]
 800106c:	b29b      	uxth	r3, r3
 800106e:	021b      	lsls	r3, r3, #8
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b07      	ldr	r3, [pc, #28]	; (8001090 <ADXL_IT_GetValuesXYZ+0x68>)
 8001074:	795b      	ldrb	r3, [r3, #5]
 8001076:	b29b      	uxth	r3, r3
 8001078:	4413      	add	r3, r2
 800107a:	b29b      	uxth	r3, r3
 800107c:	b21a      	sxth	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	801a      	strh	r2, [r3, #0]
}
 8001082:	bf00      	nop
 8001084:	3714      	adds	r7, #20
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	20000204 	.word	0x20000204

08001094 <ADXL_IT_StartSPI>:

void ADXL_IT_StartSPI()
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
	for(int i = 1; i < 7; i++)
 800109a:	2301      	movs	r3, #1
 800109c:	607b      	str	r3, [r7, #4]
 800109e:	e007      	b.n	80010b0 <ADXL_IT_StartSPI+0x1c>
	{
		TxBuffer[i] = 0;
 80010a0:	4a12      	ldr	r2, [pc, #72]	; (80010ec <ADXL_IT_StartSPI+0x58>)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4413      	add	r3, r2
 80010a6:	2200      	movs	r2, #0
 80010a8:	701a      	strb	r2, [r3, #0]
	for(int i = 1; i < 7; i++)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3301      	adds	r3, #1
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2b06      	cmp	r3, #6
 80010b4:	ddf4      	ble.n	80010a0 <ADXL_IT_StartSPI+0xc>
	}

	TxBuffer[0] = ADXL_DATAX0 | ADXL_SPI_MB | ADXL_SPI_ReadOp;
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <ADXL_IT_StartSPI+0x58>)
 80010b8:	22f2      	movs	r2, #242	; 0xf2
 80010ba:	701a      	strb	r2, [r3, #0]

	if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 80010bc:	480c      	ldr	r0, [pc, #48]	; (80010f0 <ADXL_IT_StartSPI+0x5c>)
 80010be:	f003 fff3 	bl	80050a8 <HAL_SPI_GetState>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d10d      	bne.n	80010e4 <ADXL_IT_StartSPI+0x50>
	{
		ACC_EXTI_Interrupt = true;
 80010c8:	4b0a      	ldr	r3, [pc, #40]	; (80010f4 <ADXL_IT_StartSPI+0x60>)
 80010ca:	2201      	movs	r2, #1
 80010cc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_RESET);
 80010ce:	2200      	movs	r2, #0
 80010d0:	2140      	movs	r1, #64	; 0x40
 80010d2:	4809      	ldr	r0, [pc, #36]	; (80010f8 <ADXL_IT_StartSPI+0x64>)
 80010d4:	f001 fdbe 	bl	8002c54 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive_DMA(&hspi1, TxBuffer, RxBuffer, 7);
 80010d8:	2307      	movs	r3, #7
 80010da:	4a08      	ldr	r2, [pc, #32]	; (80010fc <ADXL_IT_StartSPI+0x68>)
 80010dc:	4903      	ldr	r1, [pc, #12]	; (80010ec <ADXL_IT_StartSPI+0x58>)
 80010de:	4804      	ldr	r0, [pc, #16]	; (80010f0 <ADXL_IT_StartSPI+0x5c>)
 80010e0:	f003 fd2e 	bl	8004b40 <HAL_SPI_TransmitReceive_DMA>
	}
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	200001fc 	.word	0x200001fc
 80010f0:	20000220 	.word	0x20000220
 80010f4:	200001f8 	.word	0x200001f8
 80010f8:	48000400 	.word	0x48000400
 80010fc:	20000204 	.word	0x20000204

08001100 <ADXL_Stop_Measurebit>:

}


void ADXL_Stop_Measurebit(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_POWER_CTL, 0x4);
 8001104:	2104      	movs	r1, #4
 8001106:	202d      	movs	r0, #45	; 0x2d
 8001108:	f7ff fed0 	bl	8000eac <ADXL_WriteData>

}
 800110c:	bf00      	nop
 800110e:	bd80      	pop	{r7, pc}

08001110 <ADXL_Set_Measurebit>:

void ADXL_Set_Measurebit(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_POWER_CTL, 0x0);
 8001114:	2100      	movs	r1, #0
 8001116:	202d      	movs	r0, #45	; 0x2d
 8001118:	f7ff fec8 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_POWER_CTL, 0x8);
 800111c:	2108      	movs	r1, #8
 800111e:	202d      	movs	r0, #45	; 0x2d
 8001120:	f7ff fec4 	bl	8000eac <ADXL_WriteData>
}
 8001124:	bf00      	nop
 8001126:	bd80      	pop	{r7, pc}

08001128 <ADXL_ConvertXYZValuesG>:

void ADXL_ConvertXYZValuesG(int16_t *xg , int16_t *yg, int16_t *zg)
{
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	60b9      	str	r1, [r7, #8]
 8001132:	607a      	str	r2, [r7, #4]

//	ADXL_Set_Measurebit();
//ADXL_IT_ReadValuesXYZ(&x, &y, &z);
	*xg = (*xg) * ADXL345_SCALE_FACTOR;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f9b3 3000 	ldrsh.w	r3, [r3]
 800113a:	b29b      	uxth	r3, r3
 800113c:	461a      	mov	r2, r3
 800113e:	0092      	lsls	r2, r2, #2
 8001140:	441a      	add	r2, r3
 8001142:	00d2      	lsls	r2, r2, #3
 8001144:	1ad3      	subs	r3, r2, r3
 8001146:	b29b      	uxth	r3, r3
 8001148:	b21a      	sxth	r2, r3
 800114a:	68fb      	ldr	r3, [r7, #12]
 800114c:	801a      	strh	r2, [r3, #0]
	*yg = (*yg) * ADXL345_SCALE_FACTOR;
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001154:	b29b      	uxth	r3, r3
 8001156:	461a      	mov	r2, r3
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	441a      	add	r2, r3
 800115c:	00d2      	lsls	r2, r2, #3
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	b29b      	uxth	r3, r3
 8001162:	b21a      	sxth	r2, r3
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	801a      	strh	r2, [r3, #0]
	*zg = (*zg) * ADXL345_SCALE_FACTOR;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116e:	b29b      	uxth	r3, r3
 8001170:	461a      	mov	r2, r3
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	441a      	add	r2, r3
 8001176:	00d2      	lsls	r2, r2, #3
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	b29b      	uxth	r3, r3
 800117c:	b21a      	sxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	801a      	strh	r2, [r3, #0]
}
 8001182:	bf00      	nop
 8001184:	3714      	adds	r7, #20
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr

0800118e <ADXL_INIT_IT>:

void ADXL_INIT_IT()
{
 800118e:	b580      	push	{r7, lr}
 8001190:	af00      	add	r7, sp, #0
	ADXL_WriteData(ADXL_INT_MAP_REG , 0x80);  //setam bit d7 ca sa activam intreruperea data ready pt int2
 8001192:	2180      	movs	r1, #128	; 0x80
 8001194:	202f      	movs	r0, #47	; 0x2f
 8001196:	f7ff fe89 	bl	8000eac <ADXL_WriteData>
	ADXL_WriteData(ADXL_INT_ENABLE_REG, 0x80);
 800119a:	2180      	movs	r1, #128	; 0x80
 800119c:	202e      	movs	r0, #46	; 0x2e
 800119e:	f7ff fe85 	bl	8000eac <ADXL_WriteData>
}
 80011a2:	bf00      	nop
 80011a4:	bd80      	pop	{r7, pc}
	...

080011a8 <ADXL_Init>:

int ADXL_Init(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
	uint8_t devId;

	//reset ADXL
	HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 80011ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011b2:	4810      	ldr	r0, [pc, #64]	; (80011f4 <ADXL_Init+0x4c>)
 80011b4:	f001 fd66 	bl	8002c84 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 80011b8:	2064      	movs	r0, #100	; 0x64
 80011ba:	f001 f81b 	bl	80021f4 <HAL_Delay>
	HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 80011be:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80011c2:	480c      	ldr	r0, [pc, #48]	; (80011f4 <ADXL_Init+0x4c>)
 80011c4:	f001 fd5e 	bl	8002c84 <HAL_GPIO_TogglePin>

    // Enter low power mode
    ADXL_Stop_Measurebit();
 80011c8:	f7ff ff9a 	bl	8001100 <ADXL_Stop_Measurebit>

	// Check SPI Communication
    ADXL_ReadData(ADXL_DEVICEID, &devId);
 80011cc:	1dfb      	adds	r3, r7, #7
 80011ce:	4619      	mov	r1, r3
 80011d0:	2000      	movs	r0, #0
 80011d2:	f7ff fe9f 	bl	8000f14 <ADXL_ReadData>
    if (devId != 0xE5)
 80011d6:	79fb      	ldrb	r3, [r7, #7]
 80011d8:	2be5      	cmp	r3, #229	; 0xe5
 80011da:	d001      	beq.n	80011e0 <ADXL_Init+0x38>
    {
    	Error_Handler();
 80011dc:	f000 fb65 	bl	80018aa <Error_Handler>
    }
    ADXL_INIT_IT();
 80011e0:	f7ff ffd5 	bl	800118e <ADXL_INIT_IT>

	// Start Measure
    ADXL_Set_Measurebit();
 80011e4:	f7ff ff94 	bl	8001110 <ADXL_Set_Measurebit>

	// Make 1 dummy read to x, y, z, return -EIO if HAL Read fails
  //

    return 0;
 80011e8:	2300      	movs	r3, #0
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	3708      	adds	r7, #8
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	48000800 	.word	0x48000800

080011f8 <GYRO_WriteData>:
#define GYRO_POWERMODENORMAL 0xF
#define GYRO345_SCALE_FACTOR 9   //0,009 inmultim cu 1000 sa avem integer
#define GYRO_CTRLREG3   0x22

bool GYRO_WriteData(uint8_t regAddress, uint8_t registerValue)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b084      	sub	sp, #16
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	460a      	mov	r2, r1
 8001202:	71fb      	strb	r3, [r7, #7]
 8001204:	4613      	mov	r3, r2
 8001206:	71bb      	strb	r3, [r7, #6]
	bool rc = true;
 8001208:	2301      	movs	r3, #1
 800120a:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuffer[2];

	TxBuffer[0] = regAddress;
 800120c:	79fb      	ldrb	r3, [r7, #7]
 800120e:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = registerValue;
 8001210:	79bb      	ldrb	r3, [r7, #6]
 8001212:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 8001214:	2200      	movs	r2, #0
 8001216:	f44f 7100 	mov.w	r1, #512	; 0x200
 800121a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800121e:	f001 fd19 	bl	8002c54 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi1, TxBuffer, 2, HAL_MAX_DELAY) != HAL_OK)
 8001222:	f107 010c 	add.w	r1, r7, #12
 8001226:	f04f 33ff 	mov.w	r3, #4294967295
 800122a:	2202      	movs	r2, #2
 800122c:	4809      	ldr	r0, [pc, #36]	; (8001254 <GYRO_WriteData+0x5c>)
 800122e:	f003 f906 	bl	800443e <HAL_SPI_Transmit>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <GYRO_WriteData+0x44>
	{
		rc = false;
 8001238:	2300      	movs	r3, #0
 800123a:	73fb      	strb	r3, [r7, #15]
	}
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001242:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001246:	f001 fd05 	bl	8002c54 <HAL_GPIO_WritePin>

	return rc;
 800124a:	7bfb      	ldrb	r3, [r7, #15]
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000220 	.word	0x20000220

08001258 <GYRO_ReadData>:

bool GYRO_ReadData(uint8_t regAddress, uint8_t *registerValue) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af02      	add	r7, sp, #8
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuffer[2];
	uint8_t RxBuffer[2];

	TxBuffer[0] = GYRO_SPI_ReadOp | regAddress;
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800126a:	b2db      	uxtb	r3, r3
 800126c:	733b      	strb	r3, [r7, #12]
	TxBuffer[1] = 0xFF;
 800126e:	23ff      	movs	r3, #255	; 0xff
 8001270:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 8001272:	2200      	movs	r2, #0
 8001274:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001278:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800127c:	f001 fcea 	bl	8002c54 <HAL_GPIO_WritePin>
	if (HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 2, HAL_MAX_DELAY) != HAL_OK) {
 8001280:	f107 0208 	add.w	r2, r7, #8
 8001284:	f107 010c 	add.w	r1, r7, #12
 8001288:	f04f 33ff 	mov.w	r3, #4294967295
 800128c:	9300      	str	r3, [sp, #0]
 800128e:	2302      	movs	r3, #2
 8001290:	480e      	ldr	r0, [pc, #56]	; (80012cc <GYRO_ReadData+0x74>)
 8001292:	f003 fa42 	bl	800471a <HAL_SPI_TransmitReceive>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d008      	beq.n	80012ae <GYRO_ReadData+0x56>
		HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 800129c:	2201      	movs	r2, #1
 800129e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012a6:	f001 fcd5 	bl	8002c54 <HAL_GPIO_WritePin>
		return false;
 80012aa:	2300      	movs	r3, #0
 80012ac:	e00a      	b.n	80012c4 <GYRO_ReadData+0x6c>

	}
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 80012ae:	2201      	movs	r2, #1
 80012b0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b8:	f001 fccc 	bl	8002c54 <HAL_GPIO_WritePin>
	*registerValue = RxBuffer[1];
 80012bc:	7a7a      	ldrb	r2, [r7, #9]
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	701a      	strb	r2, [r3, #0]

	return true;
 80012c2:	2301      	movs	r3, #1
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000220 	.word	0x20000220

080012d0 <GYRO_ReadValuesXYZ>:

void GYRO_ReadValuesXYZ(int16_t *x, int16_t *y, int16_t *z)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08a      	sub	sp, #40	; 0x28
 80012d4:	af02      	add	r7, sp, #8
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
	uint8_t TxBuffer[7] = { 0 };
 80012dc:	2300      	movs	r3, #0
 80012de:	61bb      	str	r3, [r7, #24]
 80012e0:	f107 031c 	add.w	r3, r7, #28
 80012e4:	2100      	movs	r1, #0
 80012e6:	460a      	mov	r2, r1
 80012e8:	801a      	strh	r2, [r3, #0]
 80012ea:	460a      	mov	r2, r1
 80012ec:	709a      	strb	r2, [r3, #2]
	uint8_t RxBuffer[7];

	TxBuffer[0] = GYRO_DATAX0 | GYRO_SPI_MB | GYRO_SPI_ReadOp;
 80012ee:	23e8      	movs	r3, #232	; 0xe8
 80012f0:	763b      	strb	r3, [r7, #24]
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 80012f2:	2200      	movs	r2, #0
 80012f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80012f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012fc:	f001 fcaa 	bl	8002c54 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, TxBuffer, RxBuffer, 7, HAL_MAX_DELAY);
 8001300:	f107 0210 	add.w	r2, r7, #16
 8001304:	f107 0118 	add.w	r1, r7, #24
 8001308:	f04f 33ff 	mov.w	r3, #4294967295
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	2307      	movs	r3, #7
 8001310:	4814      	ldr	r0, [pc, #80]	; (8001364 <GYRO_ReadValuesXYZ+0x94>)
 8001312:	f003 fa02 	bl	800471a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 8001316:	2201      	movs	r2, #1
 8001318:	f44f 7100 	mov.w	r1, #512	; 0x200
 800131c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001320:	f001 fc98 	bl	8002c54 <HAL_GPIO_WritePin>

	*x = (int16_t)(RxBuffer[2] << 8) | RxBuffer[1];
 8001324:	7cbb      	ldrb	r3, [r7, #18]
 8001326:	021b      	lsls	r3, r3, #8
 8001328:	b21a      	sxth	r2, r3
 800132a:	7c7b      	ldrb	r3, [r7, #17]
 800132c:	b21b      	sxth	r3, r3
 800132e:	4313      	orrs	r3, r2
 8001330:	b21a      	sxth	r2, r3
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	801a      	strh	r2, [r3, #0]
	*y = (int16_t)(RxBuffer[4] << 8) | RxBuffer[3];
 8001336:	7d3b      	ldrb	r3, [r7, #20]
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b21a      	sxth	r2, r3
 800133c:	7cfb      	ldrb	r3, [r7, #19]
 800133e:	b21b      	sxth	r3, r3
 8001340:	4313      	orrs	r3, r2
 8001342:	b21a      	sxth	r2, r3
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	801a      	strh	r2, [r3, #0]
	*z = (int16_t)(RxBuffer[6] << 8) | RxBuffer[5];
 8001348:	7dbb      	ldrb	r3, [r7, #22]
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	b21a      	sxth	r2, r3
 800134e:	7d7b      	ldrb	r3, [r7, #21]
 8001350:	b21b      	sxth	r3, r3
 8001352:	4313      	orrs	r3, r2
 8001354:	b21a      	sxth	r2, r3
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	801a      	strh	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	3720      	adds	r7, #32
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000220 	.word	0x20000220

08001368 <GYRO_PowerMode>:


void GYRO_PowerMode()
{   uint8_t devId;
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
//	//reset GYRO
	HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 800136e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001372:	4815      	ldr	r0, [pc, #84]	; (80013c8 <GYRO_PowerMode+0x60>)
 8001374:	f001 fc86 	bl	8002c84 <HAL_GPIO_TogglePin>
	HAL_Delay(100);
 8001378:	2064      	movs	r0, #100	; 0x64
 800137a:	f000 ff3b 	bl	80021f4 <HAL_Delay>
    HAL_GPIO_TogglePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin);
 800137e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001382:	4811      	ldr	r0, [pc, #68]	; (80013c8 <GYRO_PowerMode+0x60>)
 8001384:	f001 fc7e 	bl	8002c84 <HAL_GPIO_TogglePin>

   //stop GYRO power mode
    GYRO_WriteData(GYRO_CTRL_REG1,0x8);  //set gyro sleep mode test?  stop:0x0
 8001388:	2108      	movs	r1, #8
 800138a:	2020      	movs	r0, #32
 800138c:	f7ff ff34 	bl	80011f8 <GYRO_WriteData>
    HAL_Delay(100);
 8001390:	2064      	movs	r0, #100	; 0x64
 8001392:	f000 ff2f 	bl	80021f4 <HAL_Delay>
   //Check SPI communication

    GYRO_ReadData(GYRO_DEVID, &devId);
 8001396:	1dfb      	adds	r3, r7, #7
 8001398:	4619      	mov	r1, r3
 800139a:	200f      	movs	r0, #15
 800139c:	f7ff ff5c 	bl	8001258 <GYRO_ReadData>
    if(devId != 0xD3)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2bd3      	cmp	r3, #211	; 0xd3
 80013a4:	d001      	beq.n	80013aa <GYRO_PowerMode+0x42>
    {
    	Error_Handler();
 80013a6:	f000 fa80 	bl	80018aa <Error_Handler>
    }
   //enable pin2 DRDY interrupt
    GYRO_WriteData(GYRO_CTRLREG3, 0x8);   //setam bit D3 I2_DRDY pentru a activa intreruprea Data Ready;
 80013aa:	2108      	movs	r1, #8
 80013ac:	2022      	movs	r0, #34	; 0x22
 80013ae:	f7ff ff23 	bl	80011f8 <GYRO_WriteData>

   //start GYRO power mode-normal
	GYRO_WriteData(GYRO_CTRL_REG1,GYRO_POWERMODENORMAL);
 80013b2:	210f      	movs	r1, #15
 80013b4:	2020      	movs	r0, #32
 80013b6:	f7ff ff1f 	bl	80011f8 <GYRO_WriteData>
	HAL_Delay(250);
 80013ba:	20fa      	movs	r0, #250	; 0xfa
 80013bc:	f000 ff1a 	bl	80021f4 <HAL_Delay>
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	48000800 	.word	0x48000800

080013cc <GYRO_IT_GetValuesXYZ>:

void GYRO_IT_GetValuesXYZ(int16_t *x, int16_t *y, int16_t *z)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
	*x = ((int16_t) RxBuffer[2] << 8) + RxBuffer[1];
 80013d8:	4b16      	ldr	r3, [pc, #88]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013da:	789b      	ldrb	r3, [r3, #2]
 80013dc:	b29b      	uxth	r3, r3
 80013de:	021b      	lsls	r3, r3, #8
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b14      	ldr	r3, [pc, #80]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013e4:	785b      	ldrb	r3, [r3, #1]
 80013e6:	b29b      	uxth	r3, r3
 80013e8:	4413      	add	r3, r2
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b21a      	sxth	r2, r3
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	801a      	strh	r2, [r3, #0]
	*y = ((int16_t) RxBuffer[4] << 8) + RxBuffer[3];
 80013f2:	4b10      	ldr	r3, [pc, #64]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013f4:	791b      	ldrb	r3, [r3, #4]
 80013f6:	b29b      	uxth	r3, r3
 80013f8:	021b      	lsls	r3, r3, #8
 80013fa:	b29a      	uxth	r2, r3
 80013fc:	4b0d      	ldr	r3, [pc, #52]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 80013fe:	78db      	ldrb	r3, [r3, #3]
 8001400:	b29b      	uxth	r3, r3
 8001402:	4413      	add	r3, r2
 8001404:	b29b      	uxth	r3, r3
 8001406:	b21a      	sxth	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	801a      	strh	r2, [r3, #0]
	*z = ((int16_t) RxBuffer[6] << 8) + RxBuffer[5];
 800140c:	4b09      	ldr	r3, [pc, #36]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 800140e:	799b      	ldrb	r3, [r3, #6]
 8001410:	b29b      	uxth	r3, r3
 8001412:	021b      	lsls	r3, r3, #8
 8001414:	b29a      	uxth	r2, r3
 8001416:	4b07      	ldr	r3, [pc, #28]	; (8001434 <GYRO_IT_GetValuesXYZ+0x68>)
 8001418:	795b      	ldrb	r3, [r3, #5]
 800141a:	b29b      	uxth	r3, r3
 800141c:	4413      	add	r3, r2
 800141e:	b29b      	uxth	r3, r3
 8001420:	b21a      	sxth	r2, r3
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	801a      	strh	r2, [r3, #0]
}
 8001426:	bf00      	nop
 8001428:	3714      	adds	r7, #20
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000214 	.word	0x20000214

08001438 <GYRO_XYZConv>:

void GYRO_XYZConv(int16_t *xg, int16_t *yg, int16_t *zg)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
    *xg = (*xg) * GYRO345_SCALE_FACTOR;
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144a:	b29b      	uxth	r3, r3
 800144c:	461a      	mov	r2, r3
 800144e:	00d2      	lsls	r2, r2, #3
 8001450:	4413      	add	r3, r2
 8001452:	b29b      	uxth	r3, r3
 8001454:	b21a      	sxth	r2, r3
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	801a      	strh	r2, [r3, #0]
	*yg = (*yg) * GYRO345_SCALE_FACTOR;
 800145a:	68bb      	ldr	r3, [r7, #8]
 800145c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001460:	b29b      	uxth	r3, r3
 8001462:	461a      	mov	r2, r3
 8001464:	00d2      	lsls	r2, r2, #3
 8001466:	4413      	add	r3, r2
 8001468:	b29b      	uxth	r3, r3
 800146a:	b21a      	sxth	r2, r3
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	801a      	strh	r2, [r3, #0]
	*zg = (*zg) * GYRO345_SCALE_FACTOR;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001476:	b29b      	uxth	r3, r3
 8001478:	461a      	mov	r2, r3
 800147a:	00d2      	lsls	r2, r2, #3
 800147c:	4413      	add	r3, r2
 800147e:	b29b      	uxth	r3, r3
 8001480:	b21a      	sxth	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	801a      	strh	r2, [r3, #0]
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <GYRO_SPI_IT_START>:

void GYRO_SPI_IT_START()
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
	//memset(TxBuffer, 0, 7 * sizeof(TxBuffer[0]));
     for(int i = 0; i < 7; i++)
 800149a:	2300      	movs	r3, #0
 800149c:	607b      	str	r3, [r7, #4]
 800149e:	e007      	b.n	80014b0 <GYRO_SPI_IT_START+0x1c>
     {
    	 TxBuffer[i] = 0;
 80014a0:	4a13      	ldr	r2, [pc, #76]	; (80014f0 <GYRO_SPI_IT_START+0x5c>)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	4413      	add	r3, r2
 80014a6:	2200      	movs	r2, #0
 80014a8:	701a      	strb	r2, [r3, #0]
     for(int i = 0; i < 7; i++)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	3301      	adds	r3, #1
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b06      	cmp	r3, #6
 80014b4:	ddf4      	ble.n	80014a0 <GYRO_SPI_IT_START+0xc>
     }

	TxBuffer[0] = GYRO_DATAX0 | GYRO_SPI_MB | GYRO_SPI_ReadOp;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <GYRO_SPI_IT_START+0x5c>)
 80014b8:	22e8      	movs	r2, #232	; 0xe8
 80014ba:	701a      	strb	r2, [r3, #0]
	if(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_READY)
 80014bc:	480d      	ldr	r0, [pc, #52]	; (80014f4 <GYRO_SPI_IT_START+0x60>)
 80014be:	f003 fdf3 	bl	80050a8 <HAL_SPI_GetState>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b01      	cmp	r3, #1
 80014c6:	d10f      	bne.n	80014e8 <GYRO_SPI_IT_START+0x54>
	{
		GYRO_EXTI_Interrupt = true;
 80014c8:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <GYRO_SPI_IT_START+0x64>)
 80014ca:	2201      	movs	r2, #1
 80014cc:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_RESET);
 80014ce:	2200      	movs	r2, #0
 80014d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014d8:	f001 fbbc 	bl	8002c54 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive_DMA(&hspi1, TxBuffer, RxBuffer, 7);
 80014dc:	2307      	movs	r3, #7
 80014de:	4a07      	ldr	r2, [pc, #28]	; (80014fc <GYRO_SPI_IT_START+0x68>)
 80014e0:	4903      	ldr	r1, [pc, #12]	; (80014f0 <GYRO_SPI_IT_START+0x5c>)
 80014e2:	4804      	ldr	r0, [pc, #16]	; (80014f4 <GYRO_SPI_IT_START+0x60>)
 80014e4:	f003 fb2c 	bl	8004b40 <HAL_SPI_TransmitReceive_DMA>
	}
}
 80014e8:	bf00      	nop
 80014ea:	3708      	adds	r7, #8
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	2000020c 	.word	0x2000020c
 80014f4:	20000220 	.word	0x20000220
 80014f8:	2000021b 	.word	0x2000021b
 80014fc:	20000214 	.word	0x20000214

08001500 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <MX_DMA_Init+0x48>)
 8001508:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800150a:	4a0f      	ldr	r2, [pc, #60]	; (8001548 <MX_DMA_Init+0x48>)
 800150c:	f043 0301 	orr.w	r3, r3, #1
 8001510:	6493      	str	r3, [r2, #72]	; 0x48
 8001512:	4b0d      	ldr	r3, [pc, #52]	; (8001548 <MX_DMA_Init+0x48>)
 8001514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	607b      	str	r3, [r7, #4]
 800151c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2102      	movs	r1, #2
 8001522:	200c      	movs	r0, #12
 8001524:	f000 ff65 	bl	80023f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001528:	200c      	movs	r0, #12
 800152a:	f000 ff7e 	bl	800242a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	2102      	movs	r1, #2
 8001532:	200d      	movs	r0, #13
 8001534:	f000 ff5d 	bl	80023f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001538:	200d      	movs	r0, #13
 800153a:	f000 ff76 	bl	800242a <HAL_NVIC_EnableIRQ>

}
 800153e:	bf00      	nop
 8001540:	3708      	adds	r7, #8
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40021000 	.word	0x40021000

0800154c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
 8001560:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001562:	4b62      	ldr	r3, [pc, #392]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001566:	4a61      	ldr	r2, [pc, #388]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001568:	f043 0304 	orr.w	r3, r3, #4
 800156c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800156e:	4b5f      	ldr	r3, [pc, #380]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	613b      	str	r3, [r7, #16]
 8001578:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800157a:	4b5c      	ldr	r3, [pc, #368]	; (80016ec <MX_GPIO_Init+0x1a0>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157e:	4a5b      	ldr	r2, [pc, #364]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001584:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001586:	4b59      	ldr	r3, [pc, #356]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800158a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001592:	4b56      	ldr	r3, [pc, #344]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001594:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001596:	4a55      	ldr	r2, [pc, #340]	; (80016ec <MX_GPIO_Init+0x1a0>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800159e:	4b53      	ldr	r3, [pc, #332]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60bb      	str	r3, [r7, #8]
 80015a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015aa:	4b50      	ldr	r3, [pc, #320]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ae:	4a4f      	ldr	r2, [pc, #316]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015b0:	f043 0302 	orr.w	r3, r3, #2
 80015b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b6:	4b4d      	ldr	r3, [pc, #308]	; (80016ec <MX_GPIO_Init+0x1a0>)
 80015b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015ba:	f003 0302 	and.w	r3, r3, #2
 80015be:	607b      	str	r3, [r7, #4]
 80015c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 80015c2:	2201      	movs	r2, #1
 80015c4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015cc:	f001 fb42 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EXTI_INT_TEST_GPIO_Port, EXTI_INT_TEST_Pin, GPIO_PIN_RESET);
 80015d0:	2200      	movs	r2, #0
 80015d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015da:	f001 fb3b 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADXL_RESET_GPIO_Port, ADXL_RESET_Pin, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e4:	4842      	ldr	r0, [pc, #264]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 80015e6:	f001 fb35 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_IT_TEST_GPIO_Port, SPI_IT_TEST_Pin, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	2120      	movs	r1, #32
 80015ee:	4841      	ldr	r0, [pc, #260]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80015f0:	f001 fb30 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 80015f4:	2201      	movs	r2, #1
 80015f6:	2140      	movs	r1, #64	; 0x40
 80015f8:	483e      	ldr	r0, [pc, #248]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80015fa:	f001 fb2b 	bl	8002c54 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015fe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001602:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001604:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001608:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800160e:	f107 0314 	add.w	r3, r7, #20
 8001612:	4619      	mov	r1, r3
 8001614:	4836      	ldr	r0, [pc, #216]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 8001616:	f001 f95b 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI_ACC_Pin;
 800161a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800161e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001620:	2300      	movs	r3, #0
 8001622:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001624:	2300      	movs	r3, #0
 8001626:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_EXTI_ACC_GPIO_Port, &GPIO_InitStruct);
 8001628:	f107 0314 	add.w	r3, r7, #20
 800162c:	4619      	mov	r1, r3
 800162e:	4830      	ldr	r0, [pc, #192]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 8001630:	f001 f94e 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_GYRO_Pin;
 8001634:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001638:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800163a:	2301      	movs	r3, #1
 800163c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163e:	2300      	movs	r3, #0
 8001640:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001642:	2302      	movs	r3, #2
 8001644:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_GYRO_GPIO_Port, &GPIO_InitStruct);
 8001646:	f107 0314 	add.w	r3, r7, #20
 800164a:	4619      	mov	r1, r3
 800164c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001650:	f001 f93e 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EXTI_INT_TEST_Pin;
 8001654:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800165a:	2301      	movs	r3, #1
 800165c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EXTI_INT_TEST_GPIO_Port, &GPIO_InitStruct);
 8001666:	f107 0314 	add.w	r3, r7, #20
 800166a:	4619      	mov	r1, r3
 800166c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001670:	f001 f92e 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADXL_RESET_Pin;
 8001674:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800167a:	2301      	movs	r3, #1
 800167c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167e:	2300      	movs	r3, #0
 8001680:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001682:	2300      	movs	r3, #0
 8001684:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADXL_RESET_GPIO_Port, &GPIO_InitStruct);
 8001686:	f107 0314 	add.w	r3, r7, #20
 800168a:	4619      	mov	r1, r3
 800168c:	4818      	ldr	r0, [pc, #96]	; (80016f0 <MX_GPIO_Init+0x1a4>)
 800168e:	f001 f91f 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_IT_TEST_Pin;
 8001692:	2320      	movs	r3, #32
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001696:	2301      	movs	r3, #1
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169e:	2300      	movs	r3, #0
 80016a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_IT_TEST_GPIO_Port, &GPIO_InitStruct);
 80016a2:	f107 0314 	add.w	r3, r7, #20
 80016a6:	4619      	mov	r1, r3
 80016a8:	4812      	ldr	r0, [pc, #72]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80016aa:	f001 f911 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI_CS_ACC_Pin;
 80016ae:	2340      	movs	r3, #64	; 0x40
 80016b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b2:	2301      	movs	r3, #1
 80016b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016ba:	2302      	movs	r3, #2
 80016bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CS_ACC_GPIO_Port, &GPIO_InitStruct);
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	4619      	mov	r1, r3
 80016c4:	480b      	ldr	r0, [pc, #44]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80016c6:	f001 f903 	bl	80028d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = GPIO_EXTI_GYRO_Pin;
 80016ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016d0:	2300      	movs	r3, #0
 80016d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d4:	2300      	movs	r3, #0
 80016d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIO_EXTI_GYRO_GPIO_Port, &GPIO_InitStruct);
 80016d8:	f107 0314 	add.w	r3, r7, #20
 80016dc:	4619      	mov	r1, r3
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_GPIO_Init+0x1a8>)
 80016e0:	f001 f8f6 	bl	80028d0 <HAL_GPIO_Init>

}
 80016e4:	bf00      	nop
 80016e6:	3728      	adds	r7, #40	; 0x28
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	40021000 	.word	0x40021000
 80016f0:	48000800 	.word	0x48000800
 80016f4:	48000400 	.word	0x48000400

080016f8 <ADXL_IsExtiDataReady>:
#define ADXL_DATAX0 0x32
#define ADXL_POWER_CTL 0x2D
#define ADXL345_SCALE_FACTOR    39  //  if is 2g  , if is 4g *2  8g *4 16g*8

static inline bool ADXL_IsExtiDataReady()
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(GPIO_EXTI_ACC_GPIO_Port, GPIO_EXTI_ACC_Pin) == GPIO_PIN_SET);
 80016fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001700:	4805      	ldr	r0, [pc, #20]	; (8001718 <ADXL_IsExtiDataReady+0x20>)
 8001702:	f001 fa8f 	bl	8002c24 <HAL_GPIO_ReadPin>
 8001706:	4603      	mov	r3, r0
 8001708:	2b01      	cmp	r3, #1
 800170a:	bf0c      	ite	eq
 800170c:	2301      	moveq	r3, #1
 800170e:	2300      	movne	r3, #0
 8001710:	b2db      	uxtb	r3, r3
}
 8001712:	4618      	mov	r0, r3
 8001714:	bd80      	pop	{r7, pc}
 8001716:	bf00      	nop
 8001718:	48000800 	.word	0x48000800

0800171c <GYRO_IsExtiDataReady>:

#ifndef INC_GYRO_H_
#define INC_GYRO_H_

static inline bool GYRO_IsExtiDataReady()
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
	return (HAL_GPIO_ReadPin(GPIO_EXTI_GYRO_GPIO_Port, GPIO_EXTI_GYRO_Pin) == GPIO_PIN_SET);
 8001720:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001724:	4805      	ldr	r0, [pc, #20]	; (800173c <GYRO_IsExtiDataReady+0x20>)
 8001726:	f001 fa7d 	bl	8002c24 <HAL_GPIO_ReadPin>
 800172a:	4603      	mov	r3, r0
 800172c:	2b01      	cmp	r3, #1
 800172e:	bf0c      	ite	eq
 8001730:	2301      	moveq	r3, #1
 8001732:	2300      	movne	r3, #0
 8001734:	b2db      	uxtb	r3, r3
}
 8001736:	4618      	mov	r0, r3
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	48000400 	.word	0x48000400

08001740 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001746:	f000 fcd9 	bl	80020fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800174a:	f000 f85d 	bl	8001808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800174e:	f7ff fefd 	bl	800154c <MX_GPIO_Init>
  MX_DMA_Init();
 8001752:	f7ff fed5 	bl	8001500 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001756:	f000 fb17 	bl	8001d88 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800175a:	f000 f8ab 	bl	80018b4 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  ADXL_Init();
 800175e:	f7ff fd23 	bl	80011a8 <ADXL_Init>
  GYRO_PowerMode();
 8001762:	f7ff fe01 	bl	8001368 <GYRO_PowerMode>

  int16_t x,y,z;
  ADXL_ReadValuesXYZ(&x, &y, &z);
 8001766:	1cba      	adds	r2, r7, #2
 8001768:	1d39      	adds	r1, r7, #4
 800176a:	1dbb      	adds	r3, r7, #6
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff fc09 	bl	8000f84 <ADXL_ReadValuesXYZ>
  GYRO_ReadValuesXYZ(&x, &y, &z);
 8001772:	1cba      	adds	r2, r7, #2
 8001774:	1d39      	adds	r1, r7, #4
 8001776:	1dbb      	adds	r3, r7, #6
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fda9 	bl	80012d0 <GYRO_ReadValuesXYZ>
  /* USER CODE BEGIN WHILE */

  while (1)
  {

	if(ADXL_IsExtiDataReady())
 800177e:	f7ff ffbb 	bl	80016f8 <ADXL_IsExtiDataReady>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <main+0x4c>
	{
		ADXL_IT_StartSPI();
 8001788:	f7ff fc84 	bl	8001094 <ADXL_IT_StartSPI>
	}

	if(GYRO_IsExtiDataReady())
 800178c:	f7ff ffc6 	bl	800171c <GYRO_IsExtiDataReady>
 8001790:	4603      	mov	r3, r0
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <main+0x5a>
	{
		GYRO_SPI_IT_START();
 8001796:	f7ff fe7d 	bl	8001494 <GYRO_SPI_IT_START>
	}

	if(is_new_ACC_datacomplete)
 800179a:	4b19      	ldr	r3, [pc, #100]	; (8001800 <main+0xc0>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d014      	beq.n	80017cc <main+0x8c>
	{
		is_new_ACC_datacomplete = false;
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <main+0xc0>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	701a      	strb	r2, [r3, #0]
		ADXL_IT_GetValuesXYZ(&x, &y, &z);
 80017a8:	1cba      	adds	r2, r7, #2
 80017aa:	1d39      	adds	r1, r7, #4
 80017ac:	1dbb      	adds	r3, r7, #6
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff fc3a 	bl	8001028 <ADXL_IT_GetValuesXYZ>
		ADXL_ConvertXYZValuesG(&x, &y, &z);
 80017b4:	1cba      	adds	r2, r7, #2
 80017b6:	1d39      	adds	r1, r7, #4
 80017b8:	1dbb      	adds	r3, r7, #6
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fcb4 	bl	8001128 <ADXL_ConvertXYZValuesG>
		USART_TransmitACCValues(&x, &y, &z);
 80017c0:	1cba      	adds	r2, r7, #2
 80017c2:	1d39      	adds	r1, r7, #4
 80017c4:	1dbb      	adds	r3, r7, #6
 80017c6:	4618      	mov	r0, r3
 80017c8:	f000 fb6a 	bl	8001ea0 <USART_TransmitACCValues>
 	}

    if(is_new_GYRO_datacomplete)
 80017cc:	4b0d      	ldr	r3, [pc, #52]	; (8001804 <main+0xc4>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d0d4      	beq.n	800177e <main+0x3e>
    {
	    is_new_GYRO_datacomplete =false;
 80017d4:	4b0b      	ldr	r3, [pc, #44]	; (8001804 <main+0xc4>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	701a      	strb	r2, [r3, #0]
	    GYRO_IT_GetValuesXYZ(&x, &y, &z);
 80017da:	1cba      	adds	r2, r7, #2
 80017dc:	1d39      	adds	r1, r7, #4
 80017de:	1dbb      	adds	r3, r7, #6
 80017e0:	4618      	mov	r0, r3
 80017e2:	f7ff fdf3 	bl	80013cc <GYRO_IT_GetValuesXYZ>
  	    GYRO_XYZConv(&x, &y, &z);
 80017e6:	1cba      	adds	r2, r7, #2
 80017e8:	1d39      	adds	r1, r7, #4
 80017ea:	1dbb      	adds	r3, r7, #6
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff fe23 	bl	8001438 <GYRO_XYZConv>

  	    USART_TransmitGYROValues(&x, &y, &z);
 80017f2:	1cba      	adds	r2, r7, #2
 80017f4:	1d39      	adds	r1, r7, #4
 80017f6:	1dbb      	adds	r3, r7, #6
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fbcf 	bl	8001f9c <USART_TransmitGYROValues>
	if(ADXL_IsExtiDataReady())
 80017fe:	e7be      	b.n	800177e <main+0x3e>
 8001800:	2000021c 	.word	0x2000021c
 8001804:	2000021d 	.word	0x2000021d

08001808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b096      	sub	sp, #88	; 0x58
 800180c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180e:	f107 0314 	add.w	r3, r7, #20
 8001812:	2244      	movs	r2, #68	; 0x44
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f004 fc72 	bl	8006100 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800181c:	463b      	mov	r3, r7
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]
 8001822:	605a      	str	r2, [r3, #4]
 8001824:	609a      	str	r2, [r3, #8]
 8001826:	60da      	str	r2, [r3, #12]
 8001828:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800182a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800182e:	f001 fa51 	bl	8002cd4 <HAL_PWREx_ControlVoltageScaling>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001838:	f000 f837 	bl	80018aa <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800183c:	2302      	movs	r3, #2
 800183e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001844:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001846:	2310      	movs	r3, #16
 8001848:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800184a:	2302      	movs	r3, #2
 800184c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800184e:	2302      	movs	r3, #2
 8001850:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001852:	2301      	movs	r3, #1
 8001854:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001856:	230a      	movs	r3, #10
 8001858:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800185a:	2307      	movs	r3, #7
 800185c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800185e:	2302      	movs	r3, #2
 8001860:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001862:	2302      	movs	r3, #2
 8001864:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001866:	f107 0314 	add.w	r3, r7, #20
 800186a:	4618      	mov	r0, r3
 800186c:	f001 fa88 	bl	8002d80 <HAL_RCC_OscConfig>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001876:	f000 f818 	bl	80018aa <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800187a:	230f      	movs	r3, #15
 800187c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800187e:	2303      	movs	r3, #3
 8001880:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001882:	2300      	movs	r3, #0
 8001884:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001886:	2300      	movs	r3, #0
 8001888:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800188e:	463b      	mov	r3, r7
 8001890:	2104      	movs	r1, #4
 8001892:	4618      	mov	r0, r3
 8001894:	f001 fe50 	bl	8003538 <HAL_RCC_ClockConfig>
 8001898:	4603      	mov	r3, r0
 800189a:	2b00      	cmp	r3, #0
 800189c:	d001      	beq.n	80018a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800189e:	f000 f804 	bl	80018aa <Error_Handler>
  }
}
 80018a2:	bf00      	nop
 80018a4:	3758      	adds	r7, #88	; 0x58
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018aa:	b480      	push	{r7}
 80018ac:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018ae:	b672      	cpsid	i
}
 80018b0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018b2:	e7fe      	b.n	80018b2 <Error_Handler+0x8>

080018b4 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80018b8:	4b1b      	ldr	r3, [pc, #108]	; (8001928 <MX_SPI1_Init+0x74>)
 80018ba:	4a1c      	ldr	r2, [pc, #112]	; (800192c <MX_SPI1_Init+0x78>)
 80018bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80018be:	4b1a      	ldr	r3, [pc, #104]	; (8001928 <MX_SPI1_Init+0x74>)
 80018c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80018c6:	4b18      	ldr	r3, [pc, #96]	; (8001928 <MX_SPI1_Init+0x74>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018cc:	4b16      	ldr	r3, [pc, #88]	; (8001928 <MX_SPI1_Init+0x74>)
 80018ce:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80018d2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80018d4:	4b14      	ldr	r3, [pc, #80]	; (8001928 <MX_SPI1_Init+0x74>)
 80018d6:	2202      	movs	r2, #2
 80018d8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80018da:	4b13      	ldr	r3, [pc, #76]	; (8001928 <MX_SPI1_Init+0x74>)
 80018dc:	2201      	movs	r2, #1
 80018de:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018e0:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_SPI1_Init+0x74>)
 80018e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80018e6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80018e8:	4b0f      	ldr	r3, [pc, #60]	; (8001928 <MX_SPI1_Init+0x74>)
 80018ea:	2238      	movs	r2, #56	; 0x38
 80018ec:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018ee:	4b0e      	ldr	r3, [pc, #56]	; (8001928 <MX_SPI1_Init+0x74>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018f4:	4b0c      	ldr	r3, [pc, #48]	; (8001928 <MX_SPI1_Init+0x74>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018fa:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <MX_SPI1_Init+0x74>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001900:	4b09      	ldr	r3, [pc, #36]	; (8001928 <MX_SPI1_Init+0x74>)
 8001902:	2207      	movs	r2, #7
 8001904:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001906:	4b08      	ldr	r3, [pc, #32]	; (8001928 <MX_SPI1_Init+0x74>)
 8001908:	2200      	movs	r2, #0
 800190a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800190c:	4b06      	ldr	r3, [pc, #24]	; (8001928 <MX_SPI1_Init+0x74>)
 800190e:	2200      	movs	r2, #0
 8001910:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001912:	4805      	ldr	r0, [pc, #20]	; (8001928 <MX_SPI1_Init+0x74>)
 8001914:	f002 fcf0 	bl	80042f8 <HAL_SPI_Init>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800191e:	f7ff ffc4 	bl	80018aa <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000220 	.word	0x20000220
 800192c:	40013000 	.word	0x40013000

08001930 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b08a      	sub	sp, #40	; 0x28
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a4d      	ldr	r2, [pc, #308]	; (8001a84 <HAL_SPI_MspInit+0x154>)
 800194e:	4293      	cmp	r3, r2
 8001950:	f040 8094 	bne.w	8001a7c <HAL_SPI_MspInit+0x14c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001954:	4b4c      	ldr	r3, [pc, #304]	; (8001a88 <HAL_SPI_MspInit+0x158>)
 8001956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001958:	4a4b      	ldr	r2, [pc, #300]	; (8001a88 <HAL_SPI_MspInit+0x158>)
 800195a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800195e:	6613      	str	r3, [r2, #96]	; 0x60
 8001960:	4b49      	ldr	r3, [pc, #292]	; (8001a88 <HAL_SPI_MspInit+0x158>)
 8001962:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001964:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001968:	613b      	str	r3, [r7, #16]
 800196a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800196c:	4b46      	ldr	r3, [pc, #280]	; (8001a88 <HAL_SPI_MspInit+0x158>)
 800196e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001970:	4a45      	ldr	r2, [pc, #276]	; (8001a88 <HAL_SPI_MspInit+0x158>)
 8001972:	f043 0301 	orr.w	r3, r3, #1
 8001976:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001978:	4b43      	ldr	r3, [pc, #268]	; (8001a88 <HAL_SPI_MspInit+0x158>)
 800197a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	60fb      	str	r3, [r7, #12]
 8001982:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001984:	2320      	movs	r3, #32
 8001986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001988:	2302      	movs	r3, #2
 800198a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001990:	2303      	movs	r3, #3
 8001992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001994:	2305      	movs	r3, #5
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	4619      	mov	r1, r3
 800199e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a2:	f000 ff95 	bl	80028d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80019a6:	23c0      	movs	r3, #192	; 0xc0
 80019a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019aa:	2302      	movs	r3, #2
 80019ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b2:	2303      	movs	r3, #3
 80019b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80019b6:	2305      	movs	r3, #5
 80019b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019c4:	f000 ff84 	bl	80028d0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80019c8:	4b30      	ldr	r3, [pc, #192]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019ca:	4a31      	ldr	r2, [pc, #196]	; (8001a90 <HAL_SPI_MspInit+0x160>)
 80019cc:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 80019ce:	4b2f      	ldr	r3, [pc, #188]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019d4:	4b2d      	ldr	r3, [pc, #180]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019da:	4b2c      	ldr	r3, [pc, #176]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019dc:	2200      	movs	r2, #0
 80019de:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019e0:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019e2:	2280      	movs	r2, #128	; 0x80
 80019e4:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019e6:	4b29      	ldr	r3, [pc, #164]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019ec:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80019f2:	4b26      	ldr	r3, [pc, #152]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019f8:	4b24      	ldr	r3, [pc, #144]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80019fe:	4823      	ldr	r0, [pc, #140]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 8001a00:	f000 fd2e 	bl	8002460 <HAL_DMA_Init>
 8001a04:	4603      	mov	r3, r0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <HAL_SPI_MspInit+0xde>
    {
      Error_Handler();
 8001a0a:	f7ff ff4e 	bl	80018aa <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	4a1e      	ldr	r2, [pc, #120]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 8001a12:	659a      	str	r2, [r3, #88]	; 0x58
 8001a14:	4a1d      	ldr	r2, [pc, #116]	; (8001a8c <HAL_SPI_MspInit+0x15c>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001a1a:	4b1e      	ldr	r3, [pc, #120]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a1c:	4a1e      	ldr	r2, [pc, #120]	; (8001a98 <HAL_SPI_MspInit+0x168>)
 8001a1e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8001a20:	4b1c      	ldr	r3, [pc, #112]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001a26:	4b1b      	ldr	r3, [pc, #108]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a28:	2210      	movs	r2, #16
 8001a2a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a2c:	4b19      	ldr	r3, [pc, #100]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a34:	2280      	movs	r2, #128	; 0x80
 8001a36:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001a38:	4b16      	ldr	r3, [pc, #88]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001a44:	4b13      	ldr	r3, [pc, #76]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001a4a:	4b12      	ldr	r3, [pc, #72]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001a50:	4810      	ldr	r0, [pc, #64]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a52:	f000 fd05 	bl	8002460 <HAL_DMA_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <HAL_SPI_MspInit+0x130>
    {
      Error_Handler();
 8001a5c:	f7ff ff25 	bl	80018aa <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	4a0c      	ldr	r2, [pc, #48]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a64:	655a      	str	r2, [r3, #84]	; 0x54
 8001a66:	4a0b      	ldr	r2, [pc, #44]	; (8001a94 <HAL_SPI_MspInit+0x164>)
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 2, 0);
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2102      	movs	r1, #2
 8001a70:	2023      	movs	r0, #35	; 0x23
 8001a72:	f000 fcbe 	bl	80023f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001a76:	2023      	movs	r0, #35	; 0x23
 8001a78:	f000 fcd7 	bl	800242a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a7c:	bf00      	nop
 8001a7e:	3728      	adds	r7, #40	; 0x28
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	40013000 	.word	0x40013000
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	20000284 	.word	0x20000284
 8001a90:	4002001c 	.word	0x4002001c
 8001a94:	200002cc 	.word	0x200002cc
 8001a98:	40020030 	.word	0x40020030

08001a9c <HAL_SPI_TxRxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
   if(ACC_EXTI_Interrupt)
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <HAL_SPI_TxRxCpltCallback+0x50>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d00a      	beq.n	8001ac2 <HAL_SPI_TxRxCpltCallback+0x26>
   {
      is_new_ACC_datacomplete = true;
 8001aac:	4b10      	ldr	r3, [pc, #64]	; (8001af0 <HAL_SPI_TxRxCpltCallback+0x54>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(SPI_CS_ACC_GPIO_Port, SPI_CS_ACC_Pin, GPIO_PIN_SET);
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	2140      	movs	r1, #64	; 0x40
 8001ab6:	480f      	ldr	r0, [pc, #60]	; (8001af4 <HAL_SPI_TxRxCpltCallback+0x58>)
 8001ab8:	f001 f8cc 	bl	8002c54 <HAL_GPIO_WritePin>
      ACC_EXTI_Interrupt = false;
 8001abc:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <HAL_SPI_TxRxCpltCallback+0x50>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
   }

   //Release CS line
//   HAL_GPIO_TogglePin(SPI_IT_TEST_GPIO_Port, SPI_IT_TEST_Pin);

   if(GYRO_EXTI_Interrupt)
 8001ac2:	4b0d      	ldr	r3, [pc, #52]	; (8001af8 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d00c      	beq.n	8001ae4 <HAL_SPI_TxRxCpltCallback+0x48>
   {
     HAL_GPIO_WritePin(SPI_CS_GYRO_GPIO_Port, SPI_CS_GYRO_Pin, GPIO_PIN_SET);
 8001aca:	2201      	movs	r2, #1
 8001acc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ad0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad4:	f001 f8be 	bl	8002c54 <HAL_GPIO_WritePin>
     is_new_GYRO_datacomplete = true;
 8001ad8:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_SPI_TxRxCpltCallback+0x60>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	701a      	strb	r2, [r3, #0]
     GYRO_EXTI_Interrupt = false;
 8001ade:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_SPI_TxRxCpltCallback+0x5c>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
   }
}
 8001ae4:	bf00      	nop
 8001ae6:	3708      	adds	r7, #8
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	200001f8 	.word	0x200001f8
 8001af0:	2000021c 	.word	0x2000021c
 8001af4:	48000400 	.word	0x48000400
 8001af8:	2000021b 	.word	0x2000021b
 8001afc:	2000021d 	.word	0x2000021d

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	b083      	sub	sp, #12
 8001b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <HAL_MspInit+0x44>)
 8001b08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b0a:	4a0e      	ldr	r2, [pc, #56]	; (8001b44 <HAL_MspInit+0x44>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6613      	str	r3, [r2, #96]	; 0x60
 8001b12:	4b0c      	ldr	r3, [pc, #48]	; (8001b44 <HAL_MspInit+0x44>)
 8001b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <HAL_MspInit+0x44>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b22:	4a08      	ldr	r2, [pc, #32]	; (8001b44 <HAL_MspInit+0x44>)
 8001b24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b28:	6593      	str	r3, [r2, #88]	; 0x58
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <HAL_MspInit+0x44>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b36:	bf00      	nop
 8001b38:	370c      	adds	r7, #12
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	40021000 	.word	0x40021000

08001b48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b4c:	e7fe      	b.n	8001b4c <NMI_Handler+0x4>

08001b4e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b4e:	b480      	push	{r7}
 8001b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b52:	e7fe      	b.n	8001b52 <HardFault_Handler+0x4>

08001b54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b58:	e7fe      	b.n	8001b58 <MemManage_Handler+0x4>

08001b5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b5e:	e7fe      	b.n	8001b5e <BusFault_Handler+0x4>

08001b60 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b64:	e7fe      	b.n	8001b64 <UsageFault_Handler+0x4>

08001b66 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b66:	b480      	push	{r7}
 8001b68:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr

08001b74 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b78:	bf00      	nop
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b80:	4770      	bx	lr

08001b82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b82:	b480      	push	{r7}
 8001b84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b94:	f000 fb0e 	bl	80021b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001ba0:	4802      	ldr	r0, [pc, #8]	; (8001bac <DMA1_Channel2_IRQHandler+0x10>)
 8001ba2:	f000 fdb6 	bl	8002712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ba6:	bf00      	nop
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	20000284 	.word	0x20000284

08001bb0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001bb4:	4802      	ldr	r0, [pc, #8]	; (8001bc0 <DMA1_Channel3_IRQHandler+0x10>)
 8001bb6:	f000 fdac 	bl	8002712 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200002cc 	.word	0x200002cc

08001bc4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001bc8:	4802      	ldr	r0, [pc, #8]	; (8001bd4 <SPI1_IRQHandler+0x10>)
 8001bca:	f003 f945 	bl	8004e58 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	bf00      	nop
 8001bd4:	20000220 	.word	0x20000220

08001bd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
	return 1;
 8001bdc:	2301      	movs	r3, #1
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr

08001be8 <_kill>:

int _kill(int pid, int sig)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b082      	sub	sp, #8
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001bf2:	f004 fa5b 	bl	80060ac <__errno>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2216      	movs	r2, #22
 8001bfa:	601a      	str	r2, [r3, #0]
	return -1;
 8001bfc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	3708      	adds	r7, #8
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}

08001c08 <_exit>:

void _exit (int status)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001c10:	f04f 31ff 	mov.w	r1, #4294967295
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff ffe7 	bl	8001be8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001c1a:	e7fe      	b.n	8001c1a <_exit+0x12>

08001c1c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c28:	2300      	movs	r3, #0
 8001c2a:	617b      	str	r3, [r7, #20]
 8001c2c:	e00a      	b.n	8001c44 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001c2e:	f3af 8000 	nop.w
 8001c32:	4601      	mov	r1, r0
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	1c5a      	adds	r2, r3, #1
 8001c38:	60ba      	str	r2, [r7, #8]
 8001c3a:	b2ca      	uxtb	r2, r1
 8001c3c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	3301      	adds	r3, #1
 8001c42:	617b      	str	r3, [r7, #20]
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	dbf0      	blt.n	8001c2e <_read+0x12>
	}

return len;
 8001c4c:	687b      	ldr	r3, [r7, #4]
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	3718      	adds	r7, #24
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	60f8      	str	r0, [r7, #12]
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c62:	2300      	movs	r3, #0
 8001c64:	617b      	str	r3, [r7, #20]
 8001c66:	e009      	b.n	8001c7c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	1c5a      	adds	r2, r3, #1
 8001c6c:	60ba      	str	r2, [r7, #8]
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	617b      	str	r3, [r7, #20]
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	dbf1      	blt.n	8001c68 <_write+0x12>
	}
	return len;
 8001c84:	687b      	ldr	r3, [r7, #4]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <_close>:

int _close(int file)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	b083      	sub	sp, #12
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
	return -1;
 8001c96:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	370c      	adds	r7, #12
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b083      	sub	sp, #12
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb6:	605a      	str	r2, [r3, #4]
	return 0;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr

08001cc6 <_isatty>:

int _isatty(int file)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
	return 1;
 8001cce:	2301      	movs	r3, #1
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b085      	sub	sp, #20
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
	return 0;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3714      	adds	r7, #20
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
	...

08001cf8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d00:	4a14      	ldr	r2, [pc, #80]	; (8001d54 <_sbrk+0x5c>)
 8001d02:	4b15      	ldr	r3, [pc, #84]	; (8001d58 <_sbrk+0x60>)
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d0c:	4b13      	ldr	r3, [pc, #76]	; (8001d5c <_sbrk+0x64>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d102      	bne.n	8001d1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d14:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <_sbrk+0x64>)
 8001d16:	4a12      	ldr	r2, [pc, #72]	; (8001d60 <_sbrk+0x68>)
 8001d18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d1a:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <_sbrk+0x64>)
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	4413      	add	r3, r2
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d207      	bcs.n	8001d38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d28:	f004 f9c0 	bl	80060ac <__errno>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	220c      	movs	r2, #12
 8001d30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d32:	f04f 33ff 	mov.w	r3, #4294967295
 8001d36:	e009      	b.n	8001d4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d38:	4b08      	ldr	r3, [pc, #32]	; (8001d5c <_sbrk+0x64>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d3e:	4b07      	ldr	r3, [pc, #28]	; (8001d5c <_sbrk+0x64>)
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	4413      	add	r3, r2
 8001d46:	4a05      	ldr	r2, [pc, #20]	; (8001d5c <_sbrk+0x64>)
 8001d48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d4a:	68fb      	ldr	r3, [r7, #12]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20018000 	.word	0x20018000
 8001d58:	00000400 	.word	0x00000400
 8001d5c:	20000314 	.word	0x20000314
 8001d60:	200003b0 	.word	0x200003b0

08001d64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d68:	4b06      	ldr	r3, [pc, #24]	; (8001d84 <SystemInit+0x20>)
 8001d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d6e:	4a05      	ldr	r2, [pc, #20]	; (8001d84 <SystemInit+0x20>)
 8001d70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr
 8001d82:	bf00      	nop
 8001d84:	e000ed00 	.word	0xe000ed00

08001d88 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d8c:	4b14      	ldr	r3, [pc, #80]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001d8e:	4a15      	ldr	r2, [pc, #84]	; (8001de4 <MX_USART2_UART_Init+0x5c>)
 8001d90:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d92:	4b13      	ldr	r3, [pc, #76]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001d94:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d98:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d9a:	4b11      	ldr	r3, [pc, #68]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001da0:	4b0f      	ldr	r3, [pc, #60]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001da6:	4b0e      	ldr	r3, [pc, #56]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001dac:	4b0c      	ldr	r3, [pc, #48]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001dae:	220c      	movs	r2, #12
 8001db0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001db8:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001dba:	2200      	movs	r2, #0
 8001dbc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dbe:	4b08      	ldr	r3, [pc, #32]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dc4:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dca:	4805      	ldr	r0, [pc, #20]	; (8001de0 <MX_USART2_UART_Init+0x58>)
 8001dcc:	f003 fc24 	bl	8005618 <HAL_UART_Init>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001dd6:	f7ff fd68 	bl	80018aa <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001dda:	bf00      	nop
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	20000318 	.word	0x20000318
 8001de4:	40004400 	.word	0x40004400

08001de8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b0ac      	sub	sp, #176	; 0xb0
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001df4:	2200      	movs	r2, #0
 8001df6:	601a      	str	r2, [r3, #0]
 8001df8:	605a      	str	r2, [r3, #4]
 8001dfa:	609a      	str	r2, [r3, #8]
 8001dfc:	60da      	str	r2, [r3, #12]
 8001dfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e00:	f107 0314 	add.w	r3, r7, #20
 8001e04:	2288      	movs	r2, #136	; 0x88
 8001e06:	2100      	movs	r1, #0
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f004 f979 	bl	8006100 <memset>
  if(uartHandle->Instance==USART2)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4a21      	ldr	r2, [pc, #132]	; (8001e98 <HAL_UART_MspInit+0xb0>)
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d13b      	bne.n	8001e90 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4618      	mov	r0, r3
 8001e26:	f001 fdab 	bl	8003980 <HAL_RCCEx_PeriphCLKConfig>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001e30:	f7ff fd3b 	bl	80018aa <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e34:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <HAL_UART_MspInit+0xb4>)
 8001e36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e38:	4a18      	ldr	r2, [pc, #96]	; (8001e9c <HAL_UART_MspInit+0xb4>)
 8001e3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e3e:	6593      	str	r3, [r2, #88]	; 0x58
 8001e40:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <HAL_UART_MspInit+0xb4>)
 8001e42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e44:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e48:	613b      	str	r3, [r7, #16]
 8001e4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4c:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <HAL_UART_MspInit+0xb4>)
 8001e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e50:	4a12      	ldr	r2, [pc, #72]	; (8001e9c <HAL_UART_MspInit+0xb4>)
 8001e52:	f043 0301 	orr.w	r3, r3, #1
 8001e56:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e58:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <HAL_UART_MspInit+0xb4>)
 8001e5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e5c:	f003 0301 	and.w	r3, r3, #1
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001e64:	230c      	movs	r3, #12
 8001e66:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6a:	2302      	movs	r3, #2
 8001e6c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e7c:	2307      	movs	r3, #7
 8001e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e82:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001e86:	4619      	mov	r1, r3
 8001e88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e8c:	f000 fd20 	bl	80028d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e90:	bf00      	nop
 8001e92:	37b0      	adds	r7, #176	; 0xb0
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	40004400 	.word	0x40004400
 8001e9c:	40021000 	.word	0x40021000

08001ea0 <USART_TransmitACCValues>:
  }
}

/* USER CODE BEGIN 1 */
void USART_TransmitACCValues(int16_t *x, int16_t *y, int16_t *z)
{
 8001ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ea2:	b0bb      	sub	sp, #236	; 0xec
 8001ea4:	af04      	add	r7, sp, #16
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]

    char buffer[200];
    sprintf(buffer, "ACC: xg = %d,%04d   yg = %d,%04d  zg = %.d,%04d \r\n", (*x) / 10000, (*x) % 10000, (*y) / 10000, (*y) % 10000 , (*z) / 10000, abs((*z) % 10000));
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001eb2:	4a37      	ldr	r2, [pc, #220]	; (8001f90 <USART_TransmitACCValues+0xf0>)
 8001eb4:	fb82 1203 	smull	r1, r2, r2, r3
 8001eb8:	1312      	asrs	r2, r2, #12
 8001eba:	17db      	asrs	r3, r3, #31
 8001ebc:	1ad3      	subs	r3, r2, r3
 8001ebe:	b21b      	sxth	r3, r3
 8001ec0:	469c      	mov	ip, r3
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ec8:	4a31      	ldr	r2, [pc, #196]	; (8001f90 <USART_TransmitACCValues+0xf0>)
 8001eca:	fb82 1203 	smull	r1, r2, r2, r3
 8001ece:	1311      	asrs	r1, r2, #12
 8001ed0:	17da      	asrs	r2, r3, #31
 8001ed2:	1a8a      	subs	r2, r1, r2
 8001ed4:	f242 7110 	movw	r1, #10000	; 0x2710
 8001ed8:	fb01 f202 	mul.w	r2, r1, r2
 8001edc:	1a9b      	subs	r3, r3, r2
 8001ede:	b21b      	sxth	r3, r3
 8001ee0:	469e      	mov	lr, r3
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ee8:	4a29      	ldr	r2, [pc, #164]	; (8001f90 <USART_TransmitACCValues+0xf0>)
 8001eea:	fb82 1203 	smull	r1, r2, r2, r3
 8001eee:	1312      	asrs	r2, r2, #12
 8001ef0:	17db      	asrs	r3, r3, #31
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	b21b      	sxth	r3, r3
 8001ef6:	461c      	mov	r4, r3
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001efe:	4a24      	ldr	r2, [pc, #144]	; (8001f90 <USART_TransmitACCValues+0xf0>)
 8001f00:	fb82 1203 	smull	r1, r2, r2, r3
 8001f04:	1311      	asrs	r1, r2, #12
 8001f06:	17da      	asrs	r2, r3, #31
 8001f08:	1a8a      	subs	r2, r1, r2
 8001f0a:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f0e:	fb01 f202 	mul.w	r2, r1, r2
 8001f12:	1a9b      	subs	r3, r3, r2
 8001f14:	b21b      	sxth	r3, r3
 8001f16:	461d      	mov	r5, r3
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f1e:	4a1c      	ldr	r2, [pc, #112]	; (8001f90 <USART_TransmitACCValues+0xf0>)
 8001f20:	fb82 1203 	smull	r1, r2, r2, r3
 8001f24:	1312      	asrs	r2, r2, #12
 8001f26:	17db      	asrs	r3, r3, #31
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	b21b      	sxth	r3, r3
 8001f2c:	461e      	mov	r6, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001f34:	4a16      	ldr	r2, [pc, #88]	; (8001f90 <USART_TransmitACCValues+0xf0>)
 8001f36:	fb82 1203 	smull	r1, r2, r2, r3
 8001f3a:	1311      	asrs	r1, r2, #12
 8001f3c:	17da      	asrs	r2, r3, #31
 8001f3e:	1a8a      	subs	r2, r1, r2
 8001f40:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f44:	fb01 f202 	mul.w	r2, r1, r2
 8001f48:	1a9b      	subs	r3, r3, r2
 8001f4a:	b21b      	sxth	r3, r3
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	bfb8      	it	lt
 8001f50:	425b      	neglt	r3, r3
 8001f52:	b29b      	uxth	r3, r3
 8001f54:	f107 0010 	add.w	r0, r7, #16
 8001f58:	9303      	str	r3, [sp, #12]
 8001f5a:	9602      	str	r6, [sp, #8]
 8001f5c:	9501      	str	r5, [sp, #4]
 8001f5e:	9400      	str	r4, [sp, #0]
 8001f60:	4673      	mov	r3, lr
 8001f62:	4662      	mov	r2, ip
 8001f64:	490b      	ldr	r1, [pc, #44]	; (8001f94 <USART_TransmitACCValues+0xf4>)
 8001f66:	f004 fd3d 	bl	80069e4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001f6a:	f107 0310 	add.w	r3, r7, #16
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe f92e 	bl	80001d0 <strlen>
 8001f74:	4603      	mov	r3, r0
 8001f76:	b29a      	uxth	r2, r3
 8001f78:	f107 0110 	add.w	r1, r7, #16
 8001f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001f80:	4805      	ldr	r0, [pc, #20]	; (8001f98 <USART_TransmitACCValues+0xf8>)
 8001f82:	f003 fb97 	bl	80056b4 <HAL_UART_Transmit>

}
 8001f86:	bf00      	nop
 8001f88:	37dc      	adds	r7, #220	; 0xdc
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	68db8bad 	.word	0x68db8bad
 8001f94:	08008ef8 	.word	0x08008ef8
 8001f98:	20000318 	.word	0x20000318

08001f9c <USART_TransmitGYROValues>:

void USART_TransmitGYROValues(int16_t *x, int16_t *y, int16_t *z)
{
 8001f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f9e:	b0bb      	sub	sp, #236	; 0xec
 8001fa0:	af04      	add	r7, sp, #16
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]


    char buffer[200];

    sprintf(buffer, "GYRO: xg = %d,%03d   yg = %d,%03d  zg = %.d,%03d \r\n", (*x) / 1000, abs((*x) % 1000), (*y) / 1000, abs((*y) % 1000) , (*z) / 1000, abs((*z) % 1000));
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fae:	4a3b      	ldr	r2, [pc, #236]	; (800209c <USART_TransmitGYROValues+0x100>)
 8001fb0:	fb82 1203 	smull	r1, r2, r2, r3
 8001fb4:	1192      	asrs	r2, r2, #6
 8001fb6:	17db      	asrs	r3, r3, #31
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	b21b      	sxth	r3, r3
 8001fbc:	469c      	mov	ip, r3
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fc4:	4a35      	ldr	r2, [pc, #212]	; (800209c <USART_TransmitGYROValues+0x100>)
 8001fc6:	fb82 1203 	smull	r1, r2, r2, r3
 8001fca:	1191      	asrs	r1, r2, #6
 8001fcc:	17da      	asrs	r2, r3, #31
 8001fce:	1a8a      	subs	r2, r1, r2
 8001fd0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001fd4:	fb01 f202 	mul.w	r2, r1, r2
 8001fd8:	1a9b      	subs	r3, r3, r2
 8001fda:	b21b      	sxth	r3, r3
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bfb8      	it	lt
 8001fe0:	425b      	neglt	r3, r3
 8001fe2:	b29b      	uxth	r3, r3
 8001fe4:	469e      	mov	lr, r3
 8001fe6:	68bb      	ldr	r3, [r7, #8]
 8001fe8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001fec:	4a2b      	ldr	r2, [pc, #172]	; (800209c <USART_TransmitGYROValues+0x100>)
 8001fee:	fb82 1203 	smull	r1, r2, r2, r3
 8001ff2:	1192      	asrs	r2, r2, #6
 8001ff4:	17db      	asrs	r3, r3, #31
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	b21b      	sxth	r3, r3
 8001ffa:	461c      	mov	r4, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002002:	4a26      	ldr	r2, [pc, #152]	; (800209c <USART_TransmitGYROValues+0x100>)
 8002004:	fb82 1203 	smull	r1, r2, r2, r3
 8002008:	1191      	asrs	r1, r2, #6
 800200a:	17da      	asrs	r2, r3, #31
 800200c:	1a8a      	subs	r2, r1, r2
 800200e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002012:	fb01 f202 	mul.w	r2, r1, r2
 8002016:	1a9b      	subs	r3, r3, r2
 8002018:	b21b      	sxth	r3, r3
 800201a:	2b00      	cmp	r3, #0
 800201c:	bfb8      	it	lt
 800201e:	425b      	neglt	r3, r3
 8002020:	b29b      	uxth	r3, r3
 8002022:	461d      	mov	r5, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f9b3 3000 	ldrsh.w	r3, [r3]
 800202a:	4a1c      	ldr	r2, [pc, #112]	; (800209c <USART_TransmitGYROValues+0x100>)
 800202c:	fb82 1203 	smull	r1, r2, r2, r3
 8002030:	1192      	asrs	r2, r2, #6
 8002032:	17db      	asrs	r3, r3, #31
 8002034:	1ad3      	subs	r3, r2, r3
 8002036:	b21b      	sxth	r3, r3
 8002038:	461e      	mov	r6, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002040:	4a16      	ldr	r2, [pc, #88]	; (800209c <USART_TransmitGYROValues+0x100>)
 8002042:	fb82 1203 	smull	r1, r2, r2, r3
 8002046:	1191      	asrs	r1, r2, #6
 8002048:	17da      	asrs	r2, r3, #31
 800204a:	1a8a      	subs	r2, r1, r2
 800204c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002050:	fb01 f202 	mul.w	r2, r1, r2
 8002054:	1a9b      	subs	r3, r3, r2
 8002056:	b21b      	sxth	r3, r3
 8002058:	2b00      	cmp	r3, #0
 800205a:	bfb8      	it	lt
 800205c:	425b      	neglt	r3, r3
 800205e:	b29b      	uxth	r3, r3
 8002060:	f107 0010 	add.w	r0, r7, #16
 8002064:	9303      	str	r3, [sp, #12]
 8002066:	9602      	str	r6, [sp, #8]
 8002068:	9501      	str	r5, [sp, #4]
 800206a:	9400      	str	r4, [sp, #0]
 800206c:	4673      	mov	r3, lr
 800206e:	4662      	mov	r2, ip
 8002070:	490b      	ldr	r1, [pc, #44]	; (80020a0 <USART_TransmitGYROValues+0x104>)
 8002072:	f004 fcb7 	bl	80069e4 <siprintf>
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 8002076:	f107 0310 	add.w	r3, r7, #16
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe f8a8 	bl	80001d0 <strlen>
 8002080:	4603      	mov	r3, r0
 8002082:	b29a      	uxth	r2, r3
 8002084:	f107 0110 	add.w	r1, r7, #16
 8002088:	f04f 33ff 	mov.w	r3, #4294967295
 800208c:	4805      	ldr	r0, [pc, #20]	; (80020a4 <USART_TransmitGYROValues+0x108>)
 800208e:	f003 fb11 	bl	80056b4 <HAL_UART_Transmit>

}
 8002092:	bf00      	nop
 8002094:	37dc      	adds	r7, #220	; 0xdc
 8002096:	46bd      	mov	sp, r7
 8002098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800209a:	bf00      	nop
 800209c:	10624dd3 	.word	0x10624dd3
 80020a0:	08008f2c 	.word	0x08008f2c
 80020a4:	20000318 	.word	0x20000318

080020a8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80020a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020e0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80020ac:	f7ff fe5a 	bl	8001d64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80020b0:	480c      	ldr	r0, [pc, #48]	; (80020e4 <LoopForever+0x6>)
  ldr r1, =_edata
 80020b2:	490d      	ldr	r1, [pc, #52]	; (80020e8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80020b4:	4a0d      	ldr	r2, [pc, #52]	; (80020ec <LoopForever+0xe>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020b8:	e002      	b.n	80020c0 <LoopCopyDataInit>

080020ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020be:	3304      	adds	r3, #4

080020c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020c4:	d3f9      	bcc.n	80020ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020c6:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80020c8:	4c0a      	ldr	r4, [pc, #40]	; (80020f4 <LoopForever+0x16>)
  movs r3, #0
 80020ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020cc:	e001      	b.n	80020d2 <LoopFillZerobss>

080020ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020d0:	3204      	adds	r2, #4

080020d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020d4:	d3fb      	bcc.n	80020ce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020d6:	f003 ffef 	bl	80060b8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80020da:	f7ff fb31 	bl	8001740 <main>

080020de <LoopForever>:

LoopForever:
    b LoopForever
 80020de:	e7fe      	b.n	80020de <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80020e0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80020e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80020e8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80020ec:	08009394 	.word	0x08009394
  ldr r2, =_sbss
 80020f0:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80020f4:	200003b0 	.word	0x200003b0

080020f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80020f8:	e7fe      	b.n	80020f8 <ADC1_2_IRQHandler>
	...

080020fc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002102:	2300      	movs	r3, #0
 8002104:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002106:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <HAL_Init+0x3c>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	4a0b      	ldr	r2, [pc, #44]	; (8002138 <HAL_Init+0x3c>)
 800210c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002110:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002112:	2003      	movs	r0, #3
 8002114:	f000 f962 	bl	80023dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002118:	2000      	movs	r0, #0
 800211a:	f000 f80f 	bl	800213c <HAL_InitTick>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d002      	beq.n	800212a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	71fb      	strb	r3, [r7, #7]
 8002128:	e001      	b.n	800212e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800212a:	f7ff fce9 	bl	8001b00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800212e:	79fb      	ldrb	r3, [r7, #7]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	40022000 	.word	0x40022000

0800213c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002144:	2300      	movs	r3, #0
 8002146:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002148:	4b17      	ldr	r3, [pc, #92]	; (80021a8 <HAL_InitTick+0x6c>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d023      	beq.n	8002198 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002150:	4b16      	ldr	r3, [pc, #88]	; (80021ac <HAL_InitTick+0x70>)
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <HAL_InitTick+0x6c>)
 8002156:	781b      	ldrb	r3, [r3, #0]
 8002158:	4619      	mov	r1, r3
 800215a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800215e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002162:	fbb2 f3f3 	udiv	r3, r2, r3
 8002166:	4618      	mov	r0, r3
 8002168:	f000 f96d 	bl	8002446 <HAL_SYSTICK_Config>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d10f      	bne.n	8002192 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2b0f      	cmp	r3, #15
 8002176:	d809      	bhi.n	800218c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002178:	2200      	movs	r2, #0
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	f04f 30ff 	mov.w	r0, #4294967295
 8002180:	f000 f937 	bl	80023f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002184:	4a0a      	ldr	r2, [pc, #40]	; (80021b0 <HAL_InitTick+0x74>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6013      	str	r3, [r2, #0]
 800218a:	e007      	b.n	800219c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800218c:	2301      	movs	r3, #1
 800218e:	73fb      	strb	r3, [r7, #15]
 8002190:	e004      	b.n	800219c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	73fb      	strb	r3, [r7, #15]
 8002196:	e001      	b.n	800219c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800219c:	7bfb      	ldrb	r3, [r7, #15]
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20000008 	.word	0x20000008
 80021ac:	20000000 	.word	0x20000000
 80021b0:	20000004 	.word	0x20000004

080021b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80021b8:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <HAL_IncTick+0x20>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	461a      	mov	r2, r3
 80021be:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <HAL_IncTick+0x24>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	4413      	add	r3, r2
 80021c4:	4a04      	ldr	r2, [pc, #16]	; (80021d8 <HAL_IncTick+0x24>)
 80021c6:	6013      	str	r3, [r2, #0]
}
 80021c8:	bf00      	nop
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	20000008 	.word	0x20000008
 80021d8:	2000039c 	.word	0x2000039c

080021dc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	af00      	add	r7, sp, #0
  return uwTick;
 80021e0:	4b03      	ldr	r3, [pc, #12]	; (80021f0 <HAL_GetTick+0x14>)
 80021e2:	681b      	ldr	r3, [r3, #0]
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	2000039c 	.word	0x2000039c

080021f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021fc:	f7ff ffee 	bl	80021dc <HAL_GetTick>
 8002200:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220c:	d005      	beq.n	800221a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800220e:	4b0a      	ldr	r3, [pc, #40]	; (8002238 <HAL_Delay+0x44>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	4413      	add	r3, r2
 8002218:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800221a:	bf00      	nop
 800221c:	f7ff ffde 	bl	80021dc <HAL_GetTick>
 8002220:	4602      	mov	r2, r0
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	1ad3      	subs	r3, r2, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	429a      	cmp	r2, r3
 800222a:	d8f7      	bhi.n	800221c <HAL_Delay+0x28>
  {
  }
}
 800222c:	bf00      	nop
 800222e:	bf00      	nop
 8002230:	3710      	adds	r7, #16
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000008 	.word	0x20000008

0800223c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	f003 0307 	and.w	r3, r3, #7
 800224a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800224c:	4b0c      	ldr	r3, [pc, #48]	; (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002258:	4013      	ands	r3, r2
 800225a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002264:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002268:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800226c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800226e:	4a04      	ldr	r2, [pc, #16]	; (8002280 <__NVIC_SetPriorityGrouping+0x44>)
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	60d3      	str	r3, [r2, #12]
}
 8002274:	bf00      	nop
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	e000ed00 	.word	0xe000ed00

08002284 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002288:	4b04      	ldr	r3, [pc, #16]	; (800229c <__NVIC_GetPriorityGrouping+0x18>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	f003 0307 	and.w	r3, r3, #7
}
 8002292:	4618      	mov	r0, r3
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr
 800229c:	e000ed00 	.word	0xe000ed00

080022a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b083      	sub	sp, #12
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	4603      	mov	r3, r0
 80022a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	db0b      	blt.n	80022ca <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022b2:	79fb      	ldrb	r3, [r7, #7]
 80022b4:	f003 021f 	and.w	r2, r3, #31
 80022b8:	4907      	ldr	r1, [pc, #28]	; (80022d8 <__NVIC_EnableIRQ+0x38>)
 80022ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022be:	095b      	lsrs	r3, r3, #5
 80022c0:	2001      	movs	r0, #1
 80022c2:	fa00 f202 	lsl.w	r2, r0, r2
 80022c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022ca:	bf00      	nop
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop
 80022d8:	e000e100 	.word	0xe000e100

080022dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	4603      	mov	r3, r0
 80022e4:	6039      	str	r1, [r7, #0]
 80022e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	db0a      	blt.n	8002306 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	b2da      	uxtb	r2, r3
 80022f4:	490c      	ldr	r1, [pc, #48]	; (8002328 <__NVIC_SetPriority+0x4c>)
 80022f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022fa:	0112      	lsls	r2, r2, #4
 80022fc:	b2d2      	uxtb	r2, r2
 80022fe:	440b      	add	r3, r1
 8002300:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002304:	e00a      	b.n	800231c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	b2da      	uxtb	r2, r3
 800230a:	4908      	ldr	r1, [pc, #32]	; (800232c <__NVIC_SetPriority+0x50>)
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	f003 030f 	and.w	r3, r3, #15
 8002312:	3b04      	subs	r3, #4
 8002314:	0112      	lsls	r2, r2, #4
 8002316:	b2d2      	uxtb	r2, r2
 8002318:	440b      	add	r3, r1
 800231a:	761a      	strb	r2, [r3, #24]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	e000e100 	.word	0xe000e100
 800232c:	e000ed00 	.word	0xe000ed00

08002330 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002330:	b480      	push	{r7}
 8002332:	b089      	sub	sp, #36	; 0x24
 8002334:	af00      	add	r7, sp, #0
 8002336:	60f8      	str	r0, [r7, #12]
 8002338:	60b9      	str	r1, [r7, #8]
 800233a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f003 0307 	and.w	r3, r3, #7
 8002342:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002344:	69fb      	ldr	r3, [r7, #28]
 8002346:	f1c3 0307 	rsb	r3, r3, #7
 800234a:	2b04      	cmp	r3, #4
 800234c:	bf28      	it	cs
 800234e:	2304      	movcs	r3, #4
 8002350:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002352:	69fb      	ldr	r3, [r7, #28]
 8002354:	3304      	adds	r3, #4
 8002356:	2b06      	cmp	r3, #6
 8002358:	d902      	bls.n	8002360 <NVIC_EncodePriority+0x30>
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3b03      	subs	r3, #3
 800235e:	e000      	b.n	8002362 <NVIC_EncodePriority+0x32>
 8002360:	2300      	movs	r3, #0
 8002362:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	43da      	mvns	r2, r3
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	401a      	ands	r2, r3
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002378:	f04f 31ff 	mov.w	r1, #4294967295
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	fa01 f303 	lsl.w	r3, r1, r3
 8002382:	43d9      	mvns	r1, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002388:	4313      	orrs	r3, r2
         );
}
 800238a:	4618      	mov	r0, r3
 800238c:	3724      	adds	r7, #36	; 0x24
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
	...

08002398 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b082      	sub	sp, #8
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	3b01      	subs	r3, #1
 80023a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023a8:	d301      	bcc.n	80023ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023aa:	2301      	movs	r3, #1
 80023ac:	e00f      	b.n	80023ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023ae:	4a0a      	ldr	r2, [pc, #40]	; (80023d8 <SysTick_Config+0x40>)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023b6:	210f      	movs	r1, #15
 80023b8:	f04f 30ff 	mov.w	r0, #4294967295
 80023bc:	f7ff ff8e 	bl	80022dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <SysTick_Config+0x40>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023c6:	4b04      	ldr	r3, [pc, #16]	; (80023d8 <SysTick_Config+0x40>)
 80023c8:	2207      	movs	r2, #7
 80023ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023cc:	2300      	movs	r3, #0
}
 80023ce:	4618      	mov	r0, r3
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	e000e010 	.word	0xe000e010

080023dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f7ff ff29 	bl	800223c <__NVIC_SetPriorityGrouping>
}
 80023ea:	bf00      	nop
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}

080023f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023f2:	b580      	push	{r7, lr}
 80023f4:	b086      	sub	sp, #24
 80023f6:	af00      	add	r7, sp, #0
 80023f8:	4603      	mov	r3, r0
 80023fa:	60b9      	str	r1, [r7, #8]
 80023fc:	607a      	str	r2, [r7, #4]
 80023fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002404:	f7ff ff3e 	bl	8002284 <__NVIC_GetPriorityGrouping>
 8002408:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	68b9      	ldr	r1, [r7, #8]
 800240e:	6978      	ldr	r0, [r7, #20]
 8002410:	f7ff ff8e 	bl	8002330 <NVIC_EncodePriority>
 8002414:	4602      	mov	r2, r0
 8002416:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800241a:	4611      	mov	r1, r2
 800241c:	4618      	mov	r0, r3
 800241e:	f7ff ff5d 	bl	80022dc <__NVIC_SetPriority>
}
 8002422:	bf00      	nop
 8002424:	3718      	adds	r7, #24
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}

0800242a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800242a:	b580      	push	{r7, lr}
 800242c:	b082      	sub	sp, #8
 800242e:	af00      	add	r7, sp, #0
 8002430:	4603      	mov	r3, r0
 8002432:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002434:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002438:	4618      	mov	r0, r3
 800243a:	f7ff ff31 	bl	80022a0 <__NVIC_EnableIRQ>
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b082      	sub	sp, #8
 800244a:	af00      	add	r7, sp, #0
 800244c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff ffa2 	bl	8002398 <SysTick_Config>
 8002454:	4603      	mov	r3, r0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e098      	b.n	80025a4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	461a      	mov	r2, r3
 8002478:	4b4d      	ldr	r3, [pc, #308]	; (80025b0 <HAL_DMA_Init+0x150>)
 800247a:	429a      	cmp	r2, r3
 800247c:	d80f      	bhi.n	800249e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	4b4b      	ldr	r3, [pc, #300]	; (80025b4 <HAL_DMA_Init+0x154>)
 8002486:	4413      	add	r3, r2
 8002488:	4a4b      	ldr	r2, [pc, #300]	; (80025b8 <HAL_DMA_Init+0x158>)
 800248a:	fba2 2303 	umull	r2, r3, r2, r3
 800248e:	091b      	lsrs	r3, r3, #4
 8002490:	009a      	lsls	r2, r3, #2
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	4a48      	ldr	r2, [pc, #288]	; (80025bc <HAL_DMA_Init+0x15c>)
 800249a:	641a      	str	r2, [r3, #64]	; 0x40
 800249c:	e00e      	b.n	80024bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	461a      	mov	r2, r3
 80024a4:	4b46      	ldr	r3, [pc, #280]	; (80025c0 <HAL_DMA_Init+0x160>)
 80024a6:	4413      	add	r3, r2
 80024a8:	4a43      	ldr	r2, [pc, #268]	; (80025b8 <HAL_DMA_Init+0x158>)
 80024aa:	fba2 2303 	umull	r2, r3, r2, r3
 80024ae:	091b      	lsrs	r3, r3, #4
 80024b0:	009a      	lsls	r2, r3, #2
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a42      	ldr	r2, [pc, #264]	; (80025c4 <HAL_DMA_Init+0x164>)
 80024ba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2202      	movs	r2, #2
 80024c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80024d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80024e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	699b      	ldr	r3, [r3, #24]
 80024f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	4313      	orrs	r3, r2
 8002504:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68fa      	ldr	r2, [r7, #12]
 800250c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002516:	d039      	beq.n	800258c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800251c:	4a27      	ldr	r2, [pc, #156]	; (80025bc <HAL_DMA_Init+0x15c>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d11a      	bne.n	8002558 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002522:	4b29      	ldr	r3, [pc, #164]	; (80025c8 <HAL_DMA_Init+0x168>)
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	f003 031c 	and.w	r3, r3, #28
 800252e:	210f      	movs	r1, #15
 8002530:	fa01 f303 	lsl.w	r3, r1, r3
 8002534:	43db      	mvns	r3, r3
 8002536:	4924      	ldr	r1, [pc, #144]	; (80025c8 <HAL_DMA_Init+0x168>)
 8002538:	4013      	ands	r3, r2
 800253a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800253c:	4b22      	ldr	r3, [pc, #136]	; (80025c8 <HAL_DMA_Init+0x168>)
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6859      	ldr	r1, [r3, #4]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002548:	f003 031c 	and.w	r3, r3, #28
 800254c:	fa01 f303 	lsl.w	r3, r1, r3
 8002550:	491d      	ldr	r1, [pc, #116]	; (80025c8 <HAL_DMA_Init+0x168>)
 8002552:	4313      	orrs	r3, r2
 8002554:	600b      	str	r3, [r1, #0]
 8002556:	e019      	b.n	800258c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002558:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <HAL_DMA_Init+0x16c>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002560:	f003 031c 	and.w	r3, r3, #28
 8002564:	210f      	movs	r1, #15
 8002566:	fa01 f303 	lsl.w	r3, r1, r3
 800256a:	43db      	mvns	r3, r3
 800256c:	4917      	ldr	r1, [pc, #92]	; (80025cc <HAL_DMA_Init+0x16c>)
 800256e:	4013      	ands	r3, r2
 8002570:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002572:	4b16      	ldr	r3, [pc, #88]	; (80025cc <HAL_DMA_Init+0x16c>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6859      	ldr	r1, [r3, #4]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257e:	f003 031c 	and.w	r3, r3, #28
 8002582:	fa01 f303 	lsl.w	r3, r1, r3
 8002586:	4911      	ldr	r1, [pc, #68]	; (80025cc <HAL_DMA_Init+0x16c>)
 8002588:	4313      	orrs	r3, r2
 800258a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80025a2:	2300      	movs	r3, #0
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3714      	adds	r7, #20
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr
 80025b0:	40020407 	.word	0x40020407
 80025b4:	bffdfff8 	.word	0xbffdfff8
 80025b8:	cccccccd 	.word	0xcccccccd
 80025bc:	40020000 	.word	0x40020000
 80025c0:	bffdfbf8 	.word	0xbffdfbf8
 80025c4:	40020400 	.word	0x40020400
 80025c8:	400200a8 	.word	0x400200a8
 80025cc:	400204a8 	.word	0x400204a8

080025d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b086      	sub	sp, #24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
 80025dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025de:	2300      	movs	r3, #0
 80025e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80025e8:	2b01      	cmp	r3, #1
 80025ea:	d101      	bne.n	80025f0 <HAL_DMA_Start_IT+0x20>
 80025ec:	2302      	movs	r3, #2
 80025ee:	e04b      	b.n	8002688 <HAL_DMA_Start_IT+0xb8>
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2201      	movs	r2, #1
 80025f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	2b01      	cmp	r3, #1
 8002602:	d13a      	bne.n	800267a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2202      	movs	r2, #2
 8002608:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2200      	movs	r2, #0
 8002610:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	681a      	ldr	r2, [r3, #0]
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f022 0201 	bic.w	r2, r2, #1
 8002620:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	68b9      	ldr	r1, [r7, #8]
 8002628:	68f8      	ldr	r0, [r7, #12]
 800262a:	f000 f921 	bl	8002870 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	2b00      	cmp	r3, #0
 8002634:	d008      	beq.n	8002648 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	681a      	ldr	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f042 020e 	orr.w	r2, r2, #14
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	e00f      	b.n	8002668 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0204 	bic.w	r2, r2, #4
 8002656:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f042 020a 	orr.w	r2, r2, #10
 8002666:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	681a      	ldr	r2, [r3, #0]
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f042 0201 	orr.w	r2, r2, #1
 8002676:	601a      	str	r2, [r3, #0]
 8002678:	e005      	b.n	8002686 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	2200      	movs	r2, #0
 800267e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002682:	2302      	movs	r3, #2
 8002684:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002686:	7dfb      	ldrb	r3, [r7, #23]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002698:	2300      	movs	r3, #0
 800269a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b02      	cmp	r3, #2
 80026a6:	d005      	beq.n	80026b4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2204      	movs	r2, #4
 80026ac:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	73fb      	strb	r3, [r7, #15]
 80026b2:	e029      	b.n	8002708 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 020e 	bic.w	r2, r2, #14
 80026c2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0201 	bic.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d8:	f003 021c 	and.w	r2, r3, #28
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e0:	2101      	movs	r1, #1
 80026e2:	fa01 f202 	lsl.w	r2, r1, r2
 80026e6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2201      	movs	r2, #1
 80026ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d003      	beq.n	8002708 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	4798      	blx	r3
    }
  }
  return status;
 8002708:	7bfb      	ldrb	r3, [r7, #15]
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b084      	sub	sp, #16
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	f003 031c 	and.w	r3, r3, #28
 8002732:	2204      	movs	r2, #4
 8002734:	409a      	lsls	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4013      	ands	r3, r2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d026      	beq.n	800278c <HAL_DMA_IRQHandler+0x7a>
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f003 0304 	and.w	r3, r3, #4
 8002744:	2b00      	cmp	r3, #0
 8002746:	d021      	beq.n	800278c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0320 	and.w	r3, r3, #32
 8002752:	2b00      	cmp	r3, #0
 8002754:	d107      	bne.n	8002766 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 0204 	bic.w	r2, r2, #4
 8002764:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276a:	f003 021c 	and.w	r2, r3, #28
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	2104      	movs	r1, #4
 8002774:	fa01 f202 	lsl.w	r2, r1, r2
 8002778:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277e:	2b00      	cmp	r3, #0
 8002780:	d071      	beq.n	8002866 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800278a:	e06c      	b.n	8002866 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002790:	f003 031c 	and.w	r3, r3, #28
 8002794:	2202      	movs	r2, #2
 8002796:	409a      	lsls	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	4013      	ands	r3, r2
 800279c:	2b00      	cmp	r3, #0
 800279e:	d02e      	beq.n	80027fe <HAL_DMA_IRQHandler+0xec>
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f003 0302 	and.w	r3, r3, #2
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d029      	beq.n	80027fe <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f003 0320 	and.w	r3, r3, #32
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d10b      	bne.n	80027d0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 020a 	bic.w	r2, r2, #10
 80027c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027d4:	f003 021c 	and.w	r2, r3, #28
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027dc:	2102      	movs	r1, #2
 80027de:	fa01 f202 	lsl.w	r2, r1, r2
 80027e2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d038      	beq.n	8002866 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80027fc:	e033      	b.n	8002866 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002802:	f003 031c 	and.w	r3, r3, #28
 8002806:	2208      	movs	r2, #8
 8002808:	409a      	lsls	r2, r3
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	4013      	ands	r3, r2
 800280e:	2b00      	cmp	r3, #0
 8002810:	d02a      	beq.n	8002868 <HAL_DMA_IRQHandler+0x156>
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	2b00      	cmp	r3, #0
 800281a:	d025      	beq.n	8002868 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f022 020e 	bic.w	r2, r2, #14
 800282a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002830:	f003 021c 	and.w	r2, r3, #28
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002838:	2101      	movs	r1, #1
 800283a:	fa01 f202 	lsl.w	r2, r1, r2
 800283e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800285a:	2b00      	cmp	r3, #0
 800285c:	d004      	beq.n	8002868 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002866:	bf00      	nop
 8002868:	bf00      	nop
}
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
 800287c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002882:	f003 021c 	and.w	r2, r3, #28
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288a:	2101      	movs	r1, #1
 800288c:	fa01 f202 	lsl.w	r2, r1, r2
 8002890:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b10      	cmp	r3, #16
 80028a0:	d108      	bne.n	80028b4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028b2:	e007      	b.n	80028c4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	60da      	str	r2, [r3, #12]
}
 80028c4:	bf00      	nop
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b087      	sub	sp, #28
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028da:	2300      	movs	r3, #0
 80028dc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028de:	e17f      	b.n	8002be0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	2101      	movs	r1, #1
 80028e6:	697b      	ldr	r3, [r7, #20]
 80028e8:	fa01 f303 	lsl.w	r3, r1, r3
 80028ec:	4013      	ands	r3, r2
 80028ee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	f000 8171 	beq.w	8002bda <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	f003 0303 	and.w	r3, r3, #3
 8002900:	2b01      	cmp	r3, #1
 8002902:	d005      	beq.n	8002910 <HAL_GPIO_Init+0x40>
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	f003 0303 	and.w	r3, r3, #3
 800290c:	2b02      	cmp	r3, #2
 800290e:	d130      	bne.n	8002972 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	2203      	movs	r2, #3
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	693a      	ldr	r2, [r7, #16]
 8002924:	4013      	ands	r3, r2
 8002926:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	68da      	ldr	r2, [r3, #12]
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	fa02 f303 	lsl.w	r3, r2, r3
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	4313      	orrs	r3, r2
 8002938:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002946:	2201      	movs	r2, #1
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	43db      	mvns	r3, r3
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	4013      	ands	r3, r2
 8002954:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	091b      	lsrs	r3, r3, #4
 800295c:	f003 0201 	and.w	r2, r3, #1
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	fa02 f303 	lsl.w	r3, r2, r3
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	4313      	orrs	r3, r2
 800296a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	693a      	ldr	r2, [r7, #16]
 8002970:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	f003 0303 	and.w	r3, r3, #3
 800297a:	2b03      	cmp	r3, #3
 800297c:	d118      	bne.n	80029b0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002982:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002984:	2201      	movs	r2, #1
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	fa02 f303 	lsl.w	r3, r2, r3
 800298c:	43db      	mvns	r3, r3
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4013      	ands	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	685b      	ldr	r3, [r3, #4]
 8002998:	08db      	lsrs	r3, r3, #3
 800299a:	f003 0201 	and.w	r2, r3, #1
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	693a      	ldr	r2, [r7, #16]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	2b03      	cmp	r3, #3
 80029ba:	d017      	beq.n	80029ec <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	005b      	lsls	r3, r3, #1
 80029c6:	2203      	movs	r2, #3
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	43db      	mvns	r3, r3
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4013      	ands	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	689a      	ldr	r2, [r3, #8]
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	005b      	lsls	r3, r3, #1
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	693a      	ldr	r2, [r7, #16]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d123      	bne.n	8002a40 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	08da      	lsrs	r2, r3, #3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	3208      	adds	r2, #8
 8002a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a04:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	f003 0307 	and.w	r3, r3, #7
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	220f      	movs	r2, #15
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	f003 0307 	and.w	r3, r3, #7
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	693a      	ldr	r2, [r7, #16]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	08da      	lsrs	r2, r3, #3
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	3208      	adds	r2, #8
 8002a3a:	6939      	ldr	r1, [r7, #16]
 8002a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	2203      	movs	r2, #3
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	4013      	ands	r3, r2
 8002a56:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	f003 0203 	and.w	r2, r3, #3
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	005b      	lsls	r3, r3, #1
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	693a      	ldr	r2, [r7, #16]
 8002a6a:	4313      	orrs	r3, r2
 8002a6c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	693a      	ldr	r2, [r7, #16]
 8002a72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 80ac 	beq.w	8002bda <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a82:	4b5f      	ldr	r3, [pc, #380]	; (8002c00 <HAL_GPIO_Init+0x330>)
 8002a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a86:	4a5e      	ldr	r2, [pc, #376]	; (8002c00 <HAL_GPIO_Init+0x330>)
 8002a88:	f043 0301 	orr.w	r3, r3, #1
 8002a8c:	6613      	str	r3, [r2, #96]	; 0x60
 8002a8e:	4b5c      	ldr	r3, [pc, #368]	; (8002c00 <HAL_GPIO_Init+0x330>)
 8002a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a92:	f003 0301 	and.w	r3, r3, #1
 8002a96:	60bb      	str	r3, [r7, #8]
 8002a98:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a9a:	4a5a      	ldr	r2, [pc, #360]	; (8002c04 <HAL_GPIO_Init+0x334>)
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	089b      	lsrs	r3, r3, #2
 8002aa0:	3302      	adds	r3, #2
 8002aa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002aa8:	697b      	ldr	r3, [r7, #20]
 8002aaa:	f003 0303 	and.w	r3, r3, #3
 8002aae:	009b      	lsls	r3, r3, #2
 8002ab0:	220f      	movs	r2, #15
 8002ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab6:	43db      	mvns	r3, r3
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	4013      	ands	r3, r2
 8002abc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ac4:	d025      	beq.n	8002b12 <HAL_GPIO_Init+0x242>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a4f      	ldr	r2, [pc, #316]	; (8002c08 <HAL_GPIO_Init+0x338>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d01f      	beq.n	8002b0e <HAL_GPIO_Init+0x23e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a4e      	ldr	r2, [pc, #312]	; (8002c0c <HAL_GPIO_Init+0x33c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d019      	beq.n	8002b0a <HAL_GPIO_Init+0x23a>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a4d      	ldr	r2, [pc, #308]	; (8002c10 <HAL_GPIO_Init+0x340>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d013      	beq.n	8002b06 <HAL_GPIO_Init+0x236>
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	4a4c      	ldr	r2, [pc, #304]	; (8002c14 <HAL_GPIO_Init+0x344>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d00d      	beq.n	8002b02 <HAL_GPIO_Init+0x232>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a4b      	ldr	r2, [pc, #300]	; (8002c18 <HAL_GPIO_Init+0x348>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d007      	beq.n	8002afe <HAL_GPIO_Init+0x22e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a4a      	ldr	r2, [pc, #296]	; (8002c1c <HAL_GPIO_Init+0x34c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d101      	bne.n	8002afa <HAL_GPIO_Init+0x22a>
 8002af6:	2306      	movs	r3, #6
 8002af8:	e00c      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002afa:	2307      	movs	r3, #7
 8002afc:	e00a      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002afe:	2305      	movs	r3, #5
 8002b00:	e008      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002b02:	2304      	movs	r3, #4
 8002b04:	e006      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002b06:	2303      	movs	r3, #3
 8002b08:	e004      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e002      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <HAL_GPIO_Init+0x244>
 8002b12:	2300      	movs	r3, #0
 8002b14:	697a      	ldr	r2, [r7, #20]
 8002b16:	f002 0203 	and.w	r2, r2, #3
 8002b1a:	0092      	lsls	r2, r2, #2
 8002b1c:	4093      	lsls	r3, r2
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b24:	4937      	ldr	r1, [pc, #220]	; (8002c04 <HAL_GPIO_Init+0x334>)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	089b      	lsrs	r3, r3, #2
 8002b2a:	3302      	adds	r3, #2
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b32:	4b3b      	ldr	r3, [pc, #236]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d003      	beq.n	8002b56 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b4e:	693a      	ldr	r2, [r7, #16]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b56:	4a32      	ldr	r2, [pc, #200]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b5c:	4b30      	ldr	r3, [pc, #192]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d003      	beq.n	8002b80 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b80:	4a27      	ldr	r2, [pc, #156]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b86:	4b26      	ldr	r3, [pc, #152]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	43db      	mvns	r3, r3
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4013      	ands	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d003      	beq.n	8002baa <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002baa:	4a1d      	ldr	r2, [pc, #116]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d003      	beq.n	8002bd4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002bcc:	693a      	ldr	r2, [r7, #16]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bd4:	4a12      	ldr	r2, [pc, #72]	; (8002c20 <HAL_GPIO_Init+0x350>)
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f47f ae78 	bne.w	80028e0 <HAL_GPIO_Init+0x10>
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	bf00      	nop
 8002bf4:	371c      	adds	r7, #28
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	40021000 	.word	0x40021000
 8002c04:	40010000 	.word	0x40010000
 8002c08:	48000400 	.word	0x48000400
 8002c0c:	48000800 	.word	0x48000800
 8002c10:	48000c00 	.word	0x48000c00
 8002c14:	48001000 	.word	0x48001000
 8002c18:	48001400 	.word	0x48001400
 8002c1c:	48001800 	.word	0x48001800
 8002c20:	40010400 	.word	0x40010400

08002c24 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	691a      	ldr	r2, [r3, #16]
 8002c34:	887b      	ldrh	r3, [r7, #2]
 8002c36:	4013      	ands	r3, r2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d002      	beq.n	8002c42 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c3c:	2301      	movs	r3, #1
 8002c3e:	73fb      	strb	r3, [r7, #15]
 8002c40:	e001      	b.n	8002c46 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c42:	2300      	movs	r3, #0
 8002c44:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr

08002c54 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b083      	sub	sp, #12
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	807b      	strh	r3, [r7, #2]
 8002c60:	4613      	mov	r3, r2
 8002c62:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c64:	787b      	ldrb	r3, [r7, #1]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d003      	beq.n	8002c72 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c6a:	887a      	ldrh	r2, [r7, #2]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c70:	e002      	b.n	8002c78 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c72:	887a      	ldrh	r2, [r7, #2]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c78:	bf00      	nop
 8002c7a:	370c      	adds	r7, #12
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b085      	sub	sp, #20
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	460b      	mov	r3, r1
 8002c8e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	695b      	ldr	r3, [r3, #20]
 8002c94:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c96:	887a      	ldrh	r2, [r7, #2]
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	041a      	lsls	r2, r3, #16
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	43d9      	mvns	r1, r3
 8002ca2:	887b      	ldrh	r3, [r7, #2]
 8002ca4:	400b      	ands	r3, r1
 8002ca6:	431a      	orrs	r2, r3
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	619a      	str	r2, [r3, #24]
}
 8002cac:	bf00      	nop
 8002cae:	3714      	adds	r7, #20
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb6:	4770      	bx	lr

08002cb8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002cbc:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ccc:	4770      	bx	lr
 8002cce:	bf00      	nop
 8002cd0:	40007000 	.word	0x40007000

08002cd4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	b085      	sub	sp, #20
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ce2:	d130      	bne.n	8002d46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ce4:	4b23      	ldr	r3, [pc, #140]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002cec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cf0:	d038      	beq.n	8002d64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cf2:	4b20      	ldr	r3, [pc, #128]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cfa:	4a1e      	ldr	r2, [pc, #120]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cfc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d00:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d02:	4b1d      	ldr	r3, [pc, #116]	; (8002d78 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2232      	movs	r2, #50	; 0x32
 8002d08:	fb02 f303 	mul.w	r3, r2, r3
 8002d0c:	4a1b      	ldr	r2, [pc, #108]	; (8002d7c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d12:	0c9b      	lsrs	r3, r3, #18
 8002d14:	3301      	adds	r3, #1
 8002d16:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d18:	e002      	b.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d20:	4b14      	ldr	r3, [pc, #80]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d2c:	d102      	bne.n	8002d34 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d1f2      	bne.n	8002d1a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002d34:	4b0f      	ldr	r3, [pc, #60]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d36:	695b      	ldr	r3, [r3, #20]
 8002d38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d3c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d40:	d110      	bne.n	8002d64 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e00f      	b.n	8002d66 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d46:	4b0b      	ldr	r3, [pc, #44]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d52:	d007      	beq.n	8002d64 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d54:	4b07      	ldr	r3, [pc, #28]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d5c:	4a05      	ldr	r2, [pc, #20]	; (8002d74 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d62:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3714      	adds	r7, #20
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr
 8002d72:	bf00      	nop
 8002d74:	40007000 	.word	0x40007000
 8002d78:	20000000 	.word	0x20000000
 8002d7c:	431bde83 	.word	0x431bde83

08002d80 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b088      	sub	sp, #32
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d101      	bne.n	8002d92 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d8e:	2301      	movs	r3, #1
 8002d90:	e3ca      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d92:	4b97      	ldr	r3, [pc, #604]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	f003 030c 	and.w	r3, r3, #12
 8002d9a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d9c:	4b94      	ldr	r3, [pc, #592]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	f003 0303 	and.w	r3, r3, #3
 8002da4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0310 	and.w	r3, r3, #16
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	f000 80e4 	beq.w	8002f7c <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002db4:	69bb      	ldr	r3, [r7, #24]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d007      	beq.n	8002dca <HAL_RCC_OscConfig+0x4a>
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	2b0c      	cmp	r3, #12
 8002dbe:	f040 808b 	bne.w	8002ed8 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	2b01      	cmp	r3, #1
 8002dc6:	f040 8087 	bne.w	8002ed8 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002dca:	4b89      	ldr	r3, [pc, #548]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d005      	beq.n	8002de2 <HAL_RCC_OscConfig+0x62>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002dde:	2301      	movs	r3, #1
 8002de0:	e3a2      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1a      	ldr	r2, [r3, #32]
 8002de6:	4b82      	ldr	r3, [pc, #520]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0308 	and.w	r3, r3, #8
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d004      	beq.n	8002dfc <HAL_RCC_OscConfig+0x7c>
 8002df2:	4b7f      	ldr	r3, [pc, #508]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dfa:	e005      	b.n	8002e08 <HAL_RCC_OscConfig+0x88>
 8002dfc:	4b7c      	ldr	r3, [pc, #496]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002dfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e02:	091b      	lsrs	r3, r3, #4
 8002e04:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d223      	bcs.n	8002e54 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f000 fd55 	bl	80038c0 <RCC_SetFlashLatencyFromMSIRange>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e383      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e20:	4b73      	ldr	r3, [pc, #460]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a72      	ldr	r2, [pc, #456]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e26:	f043 0308 	orr.w	r3, r3, #8
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	4b70      	ldr	r3, [pc, #448]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	496d      	ldr	r1, [pc, #436]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e3e:	4b6c      	ldr	r3, [pc, #432]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69db      	ldr	r3, [r3, #28]
 8002e4a:	021b      	lsls	r3, r3, #8
 8002e4c:	4968      	ldr	r1, [pc, #416]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	604b      	str	r3, [r1, #4]
 8002e52:	e025      	b.n	8002ea0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e54:	4b66      	ldr	r3, [pc, #408]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4a65      	ldr	r2, [pc, #404]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e5a:	f043 0308 	orr.w	r3, r3, #8
 8002e5e:	6013      	str	r3, [r2, #0]
 8002e60:	4b63      	ldr	r3, [pc, #396]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6a1b      	ldr	r3, [r3, #32]
 8002e6c:	4960      	ldr	r1, [pc, #384]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e72:	4b5f      	ldr	r3, [pc, #380]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	69db      	ldr	r3, [r3, #28]
 8002e7e:	021b      	lsls	r3, r3, #8
 8002e80:	495b      	ldr	r1, [pc, #364]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002e82:	4313      	orrs	r3, r2
 8002e84:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d109      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f000 fd15 	bl	80038c0 <RCC_SetFlashLatencyFromMSIRange>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e343      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ea0:	f000 fc4a 	bl	8003738 <HAL_RCC_GetSysClockFreq>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	4b52      	ldr	r3, [pc, #328]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	091b      	lsrs	r3, r3, #4
 8002eac:	f003 030f 	and.w	r3, r3, #15
 8002eb0:	4950      	ldr	r1, [pc, #320]	; (8002ff4 <HAL_RCC_OscConfig+0x274>)
 8002eb2:	5ccb      	ldrb	r3, [r1, r3]
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002ebc:	4a4e      	ldr	r2, [pc, #312]	; (8002ff8 <HAL_RCC_OscConfig+0x278>)
 8002ebe:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002ec0:	4b4e      	ldr	r3, [pc, #312]	; (8002ffc <HAL_RCC_OscConfig+0x27c>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff f939 	bl	800213c <HAL_InitTick>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ece:	7bfb      	ldrb	r3, [r7, #15]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d052      	beq.n	8002f7a <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002ed4:	7bfb      	ldrb	r3, [r7, #15]
 8002ed6:	e327      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	699b      	ldr	r3, [r3, #24]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d032      	beq.n	8002f46 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002ee0:	4b43      	ldr	r3, [pc, #268]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4a42      	ldr	r2, [pc, #264]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002ee6:	f043 0301 	orr.w	r3, r3, #1
 8002eea:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002eec:	f7ff f976 	bl	80021dc <HAL_GetTick>
 8002ef0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ef2:	e008      	b.n	8002f06 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ef4:	f7ff f972 	bl	80021dc <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b02      	cmp	r3, #2
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e310      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f06:	4b3a      	ldr	r3, [pc, #232]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f003 0302 	and.w	r3, r3, #2
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f12:	4b37      	ldr	r3, [pc, #220]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4a36      	ldr	r2, [pc, #216]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f18:	f043 0308 	orr.w	r3, r3, #8
 8002f1c:	6013      	str	r3, [r2, #0]
 8002f1e:	4b34      	ldr	r3, [pc, #208]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a1b      	ldr	r3, [r3, #32]
 8002f2a:	4931      	ldr	r1, [pc, #196]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002f30:	4b2f      	ldr	r3, [pc, #188]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	69db      	ldr	r3, [r3, #28]
 8002f3c:	021b      	lsls	r3, r3, #8
 8002f3e:	492c      	ldr	r1, [pc, #176]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f40:	4313      	orrs	r3, r2
 8002f42:	604b      	str	r3, [r1, #4]
 8002f44:	e01a      	b.n	8002f7c <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f46:	4b2a      	ldr	r3, [pc, #168]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a29      	ldr	r2, [pc, #164]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f4c:	f023 0301 	bic.w	r3, r3, #1
 8002f50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f52:	f7ff f943 	bl	80021dc <HAL_GetTick>
 8002f56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f58:	e008      	b.n	8002f6c <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f5a:	f7ff f93f 	bl	80021dc <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	d901      	bls.n	8002f6c <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002f68:	2303      	movs	r3, #3
 8002f6a:	e2dd      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f6c:	4b20      	ldr	r3, [pc, #128]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0302 	and.w	r3, r3, #2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1f0      	bne.n	8002f5a <HAL_RCC_OscConfig+0x1da>
 8002f78:	e000      	b.n	8002f7c <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f7a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d074      	beq.n	8003072 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002f88:	69bb      	ldr	r3, [r7, #24]
 8002f8a:	2b08      	cmp	r3, #8
 8002f8c:	d005      	beq.n	8002f9a <HAL_RCC_OscConfig+0x21a>
 8002f8e:	69bb      	ldr	r3, [r7, #24]
 8002f90:	2b0c      	cmp	r3, #12
 8002f92:	d10e      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2b03      	cmp	r3, #3
 8002f98:	d10b      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d064      	beq.n	8003070 <HAL_RCC_OscConfig+0x2f0>
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d160      	bne.n	8003070 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002fae:	2301      	movs	r3, #1
 8002fb0:	e2ba      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fba:	d106      	bne.n	8002fca <HAL_RCC_OscConfig+0x24a>
 8002fbc:	4b0c      	ldr	r3, [pc, #48]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a0b      	ldr	r2, [pc, #44]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002fc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	e026      	b.n	8003018 <HAL_RCC_OscConfig+0x298>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002fd2:	d115      	bne.n	8003000 <HAL_RCC_OscConfig+0x280>
 8002fd4:	4b06      	ldr	r3, [pc, #24]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a05      	ldr	r2, [pc, #20]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002fda:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fde:	6013      	str	r3, [r2, #0]
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	4a02      	ldr	r2, [pc, #8]	; (8002ff0 <HAL_RCC_OscConfig+0x270>)
 8002fe6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fea:	6013      	str	r3, [r2, #0]
 8002fec:	e014      	b.n	8003018 <HAL_RCC_OscConfig+0x298>
 8002fee:	bf00      	nop
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	08008f60 	.word	0x08008f60
 8002ff8:	20000000 	.word	0x20000000
 8002ffc:	20000004 	.word	0x20000004
 8003000:	4ba0      	ldr	r3, [pc, #640]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a9f      	ldr	r2, [pc, #636]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800300a:	6013      	str	r3, [r2, #0]
 800300c:	4b9d      	ldr	r3, [pc, #628]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a9c      	ldr	r2, [pc, #624]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003016:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d013      	beq.n	8003048 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003020:	f7ff f8dc 	bl	80021dc <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003028:	f7ff f8d8 	bl	80021dc <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b64      	cmp	r3, #100	; 0x64
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e276      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800303a:	4b92      	ldr	r3, [pc, #584]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d0f0      	beq.n	8003028 <HAL_RCC_OscConfig+0x2a8>
 8003046:	e014      	b.n	8003072 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003048:	f7ff f8c8 	bl	80021dc <HAL_GetTick>
 800304c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800304e:	e008      	b.n	8003062 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003050:	f7ff f8c4 	bl	80021dc <HAL_GetTick>
 8003054:	4602      	mov	r2, r0
 8003056:	693b      	ldr	r3, [r7, #16]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b64      	cmp	r3, #100	; 0x64
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e262      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003062:	4b88      	ldr	r3, [pc, #544]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d1f0      	bne.n	8003050 <HAL_RCC_OscConfig+0x2d0>
 800306e:	e000      	b.n	8003072 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 0302 	and.w	r3, r3, #2
 800307a:	2b00      	cmp	r3, #0
 800307c:	d060      	beq.n	8003140 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	2b04      	cmp	r3, #4
 8003082:	d005      	beq.n	8003090 <HAL_RCC_OscConfig+0x310>
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	2b0c      	cmp	r3, #12
 8003088:	d119      	bne.n	80030be <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	2b02      	cmp	r3, #2
 800308e:	d116      	bne.n	80030be <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003090:	4b7c      	ldr	r3, [pc, #496]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003098:	2b00      	cmp	r3, #0
 800309a:	d005      	beq.n	80030a8 <HAL_RCC_OscConfig+0x328>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	68db      	ldr	r3, [r3, #12]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e23f      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a8:	4b76      	ldr	r3, [pc, #472]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	691b      	ldr	r3, [r3, #16]
 80030b4:	061b      	lsls	r3, r3, #24
 80030b6:	4973      	ldr	r1, [pc, #460]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030bc:	e040      	b.n	8003140 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d023      	beq.n	800310e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030c6:	4b6f      	ldr	r3, [pc, #444]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a6e      	ldr	r2, [pc, #440]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80030cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d2:	f7ff f883 	bl	80021dc <HAL_GetTick>
 80030d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030d8:	e008      	b.n	80030ec <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030da:	f7ff f87f 	bl	80021dc <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	693b      	ldr	r3, [r7, #16]
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e21d      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030ec:	4b65      	ldr	r3, [pc, #404]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0f0      	beq.n	80030da <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030f8:	4b62      	ldr	r3, [pc, #392]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	691b      	ldr	r3, [r3, #16]
 8003104:	061b      	lsls	r3, r3, #24
 8003106:	495f      	ldr	r1, [pc, #380]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003108:	4313      	orrs	r3, r2
 800310a:	604b      	str	r3, [r1, #4]
 800310c:	e018      	b.n	8003140 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800310e:	4b5d      	ldr	r3, [pc, #372]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a5c      	ldr	r2, [pc, #368]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003114:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003118:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800311a:	f7ff f85f 	bl	80021dc <HAL_GetTick>
 800311e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003120:	e008      	b.n	8003134 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003122:	f7ff f85b 	bl	80021dc <HAL_GetTick>
 8003126:	4602      	mov	r2, r0
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	2b02      	cmp	r3, #2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e1f9      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003134:	4b53      	ldr	r3, [pc, #332]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800313c:	2b00      	cmp	r3, #0
 800313e:	d1f0      	bne.n	8003122 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0308 	and.w	r3, r3, #8
 8003148:	2b00      	cmp	r3, #0
 800314a:	d03c      	beq.n	80031c6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	695b      	ldr	r3, [r3, #20]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d01c      	beq.n	800318e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003154:	4b4b      	ldr	r3, [pc, #300]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003156:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800315a:	4a4a      	ldr	r2, [pc, #296]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 800315c:	f043 0301 	orr.w	r3, r3, #1
 8003160:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003164:	f7ff f83a 	bl	80021dc <HAL_GetTick>
 8003168:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800316a:	e008      	b.n	800317e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800316c:	f7ff f836 	bl	80021dc <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	2b02      	cmp	r3, #2
 8003178:	d901      	bls.n	800317e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e1d4      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800317e:	4b41      	ldr	r3, [pc, #260]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003180:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d0ef      	beq.n	800316c <HAL_RCC_OscConfig+0x3ec>
 800318c:	e01b      	b.n	80031c6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800318e:	4b3d      	ldr	r3, [pc, #244]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003190:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003194:	4a3b      	ldr	r2, [pc, #236]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003196:	f023 0301 	bic.w	r3, r3, #1
 800319a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800319e:	f7ff f81d 	bl	80021dc <HAL_GetTick>
 80031a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031a4:	e008      	b.n	80031b8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031a6:	f7ff f819 	bl	80021dc <HAL_GetTick>
 80031aa:	4602      	mov	r2, r0
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	1ad3      	subs	r3, r2, r3
 80031b0:	2b02      	cmp	r3, #2
 80031b2:	d901      	bls.n	80031b8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80031b4:	2303      	movs	r3, #3
 80031b6:	e1b7      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80031b8:	4b32      	ldr	r3, [pc, #200]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80031ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d1ef      	bne.n	80031a6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0304 	and.w	r3, r3, #4
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	f000 80a6 	beq.w	8003320 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031d4:	2300      	movs	r3, #0
 80031d6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80031d8:	4b2a      	ldr	r3, [pc, #168]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80031da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d10d      	bne.n	8003200 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031e4:	4b27      	ldr	r3, [pc, #156]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80031e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e8:	4a26      	ldr	r2, [pc, #152]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80031ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031ee:	6593      	str	r3, [r2, #88]	; 0x58
 80031f0:	4b24      	ldr	r3, [pc, #144]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 80031f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f8:	60bb      	str	r3, [r7, #8]
 80031fa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031fc:	2301      	movs	r3, #1
 80031fe:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003200:	4b21      	ldr	r3, [pc, #132]	; (8003288 <HAL_RCC_OscConfig+0x508>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003208:	2b00      	cmp	r3, #0
 800320a:	d118      	bne.n	800323e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800320c:	4b1e      	ldr	r3, [pc, #120]	; (8003288 <HAL_RCC_OscConfig+0x508>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a1d      	ldr	r2, [pc, #116]	; (8003288 <HAL_RCC_OscConfig+0x508>)
 8003212:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003216:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003218:	f7fe ffe0 	bl	80021dc <HAL_GetTick>
 800321c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800321e:	e008      	b.n	8003232 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003220:	f7fe ffdc 	bl	80021dc <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d901      	bls.n	8003232 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800322e:	2303      	movs	r3, #3
 8003230:	e17a      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003232:	4b15      	ldr	r3, [pc, #84]	; (8003288 <HAL_RCC_OscConfig+0x508>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800323a:	2b00      	cmp	r3, #0
 800323c:	d0f0      	beq.n	8003220 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	2b01      	cmp	r3, #1
 8003244:	d108      	bne.n	8003258 <HAL_RCC_OscConfig+0x4d8>
 8003246:	4b0f      	ldr	r3, [pc, #60]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003248:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324c:	4a0d      	ldr	r2, [pc, #52]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 800324e:	f043 0301 	orr.w	r3, r3, #1
 8003252:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003256:	e029      	b.n	80032ac <HAL_RCC_OscConfig+0x52c>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	2b05      	cmp	r3, #5
 800325e:	d115      	bne.n	800328c <HAL_RCC_OscConfig+0x50c>
 8003260:	4b08      	ldr	r3, [pc, #32]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003262:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003266:	4a07      	ldr	r2, [pc, #28]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003268:	f043 0304 	orr.w	r3, r3, #4
 800326c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003270:	4b04      	ldr	r3, [pc, #16]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003272:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003276:	4a03      	ldr	r2, [pc, #12]	; (8003284 <HAL_RCC_OscConfig+0x504>)
 8003278:	f043 0301 	orr.w	r3, r3, #1
 800327c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003280:	e014      	b.n	80032ac <HAL_RCC_OscConfig+0x52c>
 8003282:	bf00      	nop
 8003284:	40021000 	.word	0x40021000
 8003288:	40007000 	.word	0x40007000
 800328c:	4b9c      	ldr	r3, [pc, #624]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 800328e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003292:	4a9b      	ldr	r2, [pc, #620]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003294:	f023 0301 	bic.w	r3, r3, #1
 8003298:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800329c:	4b98      	ldr	r3, [pc, #608]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 800329e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032a2:	4a97      	ldr	r2, [pc, #604]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80032a4:	f023 0304 	bic.w	r3, r3, #4
 80032a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	689b      	ldr	r3, [r3, #8]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d016      	beq.n	80032e2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b4:	f7fe ff92 	bl	80021dc <HAL_GetTick>
 80032b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032ba:	e00a      	b.n	80032d2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032bc:	f7fe ff8e 	bl	80021dc <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e12a      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032d2:	4b8b      	ldr	r3, [pc, #556]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80032d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0ed      	beq.n	80032bc <HAL_RCC_OscConfig+0x53c>
 80032e0:	e015      	b.n	800330e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032e2:	f7fe ff7b 	bl	80021dc <HAL_GetTick>
 80032e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032e8:	e00a      	b.n	8003300 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032ea:	f7fe ff77 	bl	80021dc <HAL_GetTick>
 80032ee:	4602      	mov	r2, r0
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	1ad3      	subs	r3, r2, r3
 80032f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d901      	bls.n	8003300 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e113      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003300:	4b7f      	ldr	r3, [pc, #508]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003302:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003306:	f003 0302 	and.w	r3, r3, #2
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1ed      	bne.n	80032ea <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800330e:	7ffb      	ldrb	r3, [r7, #31]
 8003310:	2b01      	cmp	r3, #1
 8003312:	d105      	bne.n	8003320 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003314:	4b7a      	ldr	r3, [pc, #488]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003318:	4a79      	ldr	r2, [pc, #484]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 800331a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800331e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80fe 	beq.w	8003526 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800332e:	2b02      	cmp	r3, #2
 8003330:	f040 80d0 	bne.w	80034d4 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003334:	4b72      	ldr	r3, [pc, #456]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f003 0203 	and.w	r2, r3, #3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003344:	429a      	cmp	r2, r3
 8003346:	d130      	bne.n	80033aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003352:	3b01      	subs	r3, #1
 8003354:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003356:	429a      	cmp	r2, r3
 8003358:	d127      	bne.n	80033aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003364:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003366:	429a      	cmp	r2, r3
 8003368:	d11f      	bne.n	80033aa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003374:	2a07      	cmp	r2, #7
 8003376:	bf14      	ite	ne
 8003378:	2201      	movne	r2, #1
 800337a:	2200      	moveq	r2, #0
 800337c:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800337e:	4293      	cmp	r3, r2
 8003380:	d113      	bne.n	80033aa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338c:	085b      	lsrs	r3, r3, #1
 800338e:	3b01      	subs	r3, #1
 8003390:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d109      	bne.n	80033aa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a0:	085b      	lsrs	r3, r3, #1
 80033a2:	3b01      	subs	r3, #1
 80033a4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d06e      	beq.n	8003488 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	2b0c      	cmp	r3, #12
 80033ae:	d069      	beq.n	8003484 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80033b0:	4b53      	ldr	r3, [pc, #332]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d105      	bne.n	80033c8 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80033bc:	4b50      	ldr	r3, [pc, #320]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e0ad      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033cc:	4b4c      	ldr	r3, [pc, #304]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a4b      	ldr	r2, [pc, #300]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80033d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033d6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033d8:	f7fe ff00 	bl	80021dc <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033e0:	f7fe fefc 	bl	80021dc <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b02      	cmp	r3, #2
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e09a      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033f2:	4b43      	ldr	r3, [pc, #268]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1f0      	bne.n	80033e0 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033fe:	4b40      	ldr	r3, [pc, #256]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003400:	68da      	ldr	r2, [r3, #12]
 8003402:	4b40      	ldr	r3, [pc, #256]	; (8003504 <HAL_RCC_OscConfig+0x784>)
 8003404:	4013      	ands	r3, r2
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800340e:	3a01      	subs	r2, #1
 8003410:	0112      	lsls	r2, r2, #4
 8003412:	4311      	orrs	r1, r2
 8003414:	687a      	ldr	r2, [r7, #4]
 8003416:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003418:	0212      	lsls	r2, r2, #8
 800341a:	4311      	orrs	r1, r2
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003420:	0852      	lsrs	r2, r2, #1
 8003422:	3a01      	subs	r2, #1
 8003424:	0552      	lsls	r2, r2, #21
 8003426:	4311      	orrs	r1, r2
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800342c:	0852      	lsrs	r2, r2, #1
 800342e:	3a01      	subs	r2, #1
 8003430:	0652      	lsls	r2, r2, #25
 8003432:	4311      	orrs	r1, r2
 8003434:	687a      	ldr	r2, [r7, #4]
 8003436:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003438:	0912      	lsrs	r2, r2, #4
 800343a:	0452      	lsls	r2, r2, #17
 800343c:	430a      	orrs	r2, r1
 800343e:	4930      	ldr	r1, [pc, #192]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003440:	4313      	orrs	r3, r2
 8003442:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003444:	4b2e      	ldr	r3, [pc, #184]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2d      	ldr	r2, [pc, #180]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 800344a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800344e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003450:	4b2b      	ldr	r3, [pc, #172]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	4a2a      	ldr	r2, [pc, #168]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003456:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800345a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800345c:	f7fe febe 	bl	80021dc <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003464:	f7fe feba 	bl	80021dc <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e058      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003476:	4b22      	ldr	r3, [pc, #136]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d0f0      	beq.n	8003464 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003482:	e050      	b.n	8003526 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e04f      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003488:	4b1d      	ldr	r3, [pc, #116]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d148      	bne.n	8003526 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003494:	4b1a      	ldr	r3, [pc, #104]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a19      	ldr	r2, [pc, #100]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 800349a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800349e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034a0:	4b17      	ldr	r3, [pc, #92]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	4a16      	ldr	r2, [pc, #88]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80034a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80034aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034ac:	f7fe fe96 	bl	80021dc <HAL_GetTick>
 80034b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034b2:	e008      	b.n	80034c6 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b4:	f7fe fe92 	bl	80021dc <HAL_GetTick>
 80034b8:	4602      	mov	r2, r0
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	1ad3      	subs	r3, r2, r3
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d901      	bls.n	80034c6 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80034c2:	2303      	movs	r3, #3
 80034c4:	e030      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034c6:	4b0e      	ldr	r3, [pc, #56]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d0f0      	beq.n	80034b4 <HAL_RCC_OscConfig+0x734>
 80034d2:	e028      	b.n	8003526 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	2b0c      	cmp	r3, #12
 80034d8:	d023      	beq.n	8003522 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034da:	4b09      	ldr	r3, [pc, #36]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a08      	ldr	r2, [pc, #32]	; (8003500 <HAL_RCC_OscConfig+0x780>)
 80034e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034e6:	f7fe fe79 	bl	80021dc <HAL_GetTick>
 80034ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034ec:	e00c      	b.n	8003508 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034ee:	f7fe fe75 	bl	80021dc <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d905      	bls.n	8003508 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e013      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
 8003500:	40021000 	.word	0x40021000
 8003504:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003508:	4b09      	ldr	r3, [pc, #36]	; (8003530 <HAL_RCC_OscConfig+0x7b0>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003510:	2b00      	cmp	r3, #0
 8003512:	d1ec      	bne.n	80034ee <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003514:	4b06      	ldr	r3, [pc, #24]	; (8003530 <HAL_RCC_OscConfig+0x7b0>)
 8003516:	68da      	ldr	r2, [r3, #12]
 8003518:	4905      	ldr	r1, [pc, #20]	; (8003530 <HAL_RCC_OscConfig+0x7b0>)
 800351a:	4b06      	ldr	r3, [pc, #24]	; (8003534 <HAL_RCC_OscConfig+0x7b4>)
 800351c:	4013      	ands	r3, r2
 800351e:	60cb      	str	r3, [r1, #12]
 8003520:	e001      	b.n	8003526 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e000      	b.n	8003528 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	3720      	adds	r7, #32
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}
 8003530:	40021000 	.word	0x40021000
 8003534:	feeefffc 	.word	0xfeeefffc

08003538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d101      	bne.n	800354c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e0e7      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800354c:	4b75      	ldr	r3, [pc, #468]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	683a      	ldr	r2, [r7, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d910      	bls.n	800357c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355a:	4b72      	ldr	r3, [pc, #456]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f023 0207 	bic.w	r2, r3, #7
 8003562:	4970      	ldr	r1, [pc, #448]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	4313      	orrs	r3, r2
 8003568:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800356a:	4b6e      	ldr	r3, [pc, #440]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0307 	and.w	r3, r3, #7
 8003572:	683a      	ldr	r2, [r7, #0]
 8003574:	429a      	cmp	r2, r3
 8003576:	d001      	beq.n	800357c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	e0cf      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0302 	and.w	r3, r3, #2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d010      	beq.n	80035aa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	4b66      	ldr	r3, [pc, #408]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003594:	429a      	cmp	r2, r3
 8003596:	d908      	bls.n	80035aa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003598:	4b63      	ldr	r3, [pc, #396]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	4960      	ldr	r1, [pc, #384]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d04c      	beq.n	8003650 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d107      	bne.n	80035ce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035be:	4b5a      	ldr	r3, [pc, #360]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d121      	bne.n	800360e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80035ca:	2301      	movs	r3, #1
 80035cc:	e0a6      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	685b      	ldr	r3, [r3, #4]
 80035d2:	2b02      	cmp	r3, #2
 80035d4:	d107      	bne.n	80035e6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035d6:	4b54      	ldr	r3, [pc, #336]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d115      	bne.n	800360e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e09a      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d107      	bne.n	80035fe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035ee:	4b4e      	ldr	r3, [pc, #312]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d109      	bne.n	800360e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e08e      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035fe:	4b4a      	ldr	r3, [pc, #296]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e086      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800360e:	4b46      	ldr	r3, [pc, #280]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f023 0203 	bic.w	r2, r3, #3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	4943      	ldr	r1, [pc, #268]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 800361c:	4313      	orrs	r3, r2
 800361e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003620:	f7fe fddc 	bl	80021dc <HAL_GetTick>
 8003624:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003626:	e00a      	b.n	800363e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003628:	f7fe fdd8 	bl	80021dc <HAL_GetTick>
 800362c:	4602      	mov	r2, r0
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	1ad3      	subs	r3, r2, r3
 8003632:	f241 3288 	movw	r2, #5000	; 0x1388
 8003636:	4293      	cmp	r3, r2
 8003638:	d901      	bls.n	800363e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e06e      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800363e:	4b3a      	ldr	r3, [pc, #232]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 020c 	and.w	r2, r3, #12
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	429a      	cmp	r2, r3
 800364e:	d1eb      	bne.n	8003628 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d010      	beq.n	800367e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689a      	ldr	r2, [r3, #8]
 8003660:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003668:	429a      	cmp	r2, r3
 800366a:	d208      	bcs.n	800367e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800366c:	4b2e      	ldr	r3, [pc, #184]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	689b      	ldr	r3, [r3, #8]
 8003678:	492b      	ldr	r1, [pc, #172]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 800367a:	4313      	orrs	r3, r2
 800367c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800367e:	4b29      	ldr	r3, [pc, #164]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	429a      	cmp	r2, r3
 800368a:	d210      	bcs.n	80036ae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800368c:	4b25      	ldr	r3, [pc, #148]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f023 0207 	bic.w	r2, r3, #7
 8003694:	4923      	ldr	r1, [pc, #140]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	4313      	orrs	r3, r2
 800369a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800369c:	4b21      	ldr	r3, [pc, #132]	; (8003724 <HAL_RCC_ClockConfig+0x1ec>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d001      	beq.n	80036ae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e036      	b.n	800371c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d008      	beq.n	80036cc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036ba:	4b1b      	ldr	r3, [pc, #108]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	4918      	ldr	r1, [pc, #96]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80036c8:	4313      	orrs	r3, r2
 80036ca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0308 	and.w	r3, r3, #8
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d009      	beq.n	80036ec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036d8:	4b13      	ldr	r3, [pc, #76]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	691b      	ldr	r3, [r3, #16]
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4910      	ldr	r1, [pc, #64]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036ec:	f000 f824 	bl	8003738 <HAL_RCC_GetSysClockFreq>
 80036f0:	4602      	mov	r2, r0
 80036f2:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <HAL_RCC_ClockConfig+0x1f0>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	091b      	lsrs	r3, r3, #4
 80036f8:	f003 030f 	and.w	r3, r3, #15
 80036fc:	490b      	ldr	r1, [pc, #44]	; (800372c <HAL_RCC_ClockConfig+0x1f4>)
 80036fe:	5ccb      	ldrb	r3, [r1, r3]
 8003700:	f003 031f 	and.w	r3, r3, #31
 8003704:	fa22 f303 	lsr.w	r3, r2, r3
 8003708:	4a09      	ldr	r2, [pc, #36]	; (8003730 <HAL_RCC_ClockConfig+0x1f8>)
 800370a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800370c:	4b09      	ldr	r3, [pc, #36]	; (8003734 <HAL_RCC_ClockConfig+0x1fc>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7fe fd13 	bl	800213c <HAL_InitTick>
 8003716:	4603      	mov	r3, r0
 8003718:	72fb      	strb	r3, [r7, #11]

  return status;
 800371a:	7afb      	ldrb	r3, [r7, #11]
}
 800371c:	4618      	mov	r0, r3
 800371e:	3710      	adds	r7, #16
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40022000 	.word	0x40022000
 8003728:	40021000 	.word	0x40021000
 800372c:	08008f60 	.word	0x08008f60
 8003730:	20000000 	.word	0x20000000
 8003734:	20000004 	.word	0x20000004

08003738 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003738:	b480      	push	{r7}
 800373a:	b089      	sub	sp, #36	; 0x24
 800373c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	61fb      	str	r3, [r7, #28]
 8003742:	2300      	movs	r3, #0
 8003744:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003746:	4b3e      	ldr	r3, [pc, #248]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f003 030c 	and.w	r3, r3, #12
 800374e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003750:	4b3b      	ldr	r3, [pc, #236]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 8003752:	68db      	ldr	r3, [r3, #12]
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d005      	beq.n	800376c <HAL_RCC_GetSysClockFreq+0x34>
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	2b0c      	cmp	r3, #12
 8003764:	d121      	bne.n	80037aa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2b01      	cmp	r3, #1
 800376a:	d11e      	bne.n	80037aa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800376c:	4b34      	ldr	r3, [pc, #208]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0308 	and.w	r3, r3, #8
 8003774:	2b00      	cmp	r3, #0
 8003776:	d107      	bne.n	8003788 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003778:	4b31      	ldr	r3, [pc, #196]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 800377a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800377e:	0a1b      	lsrs	r3, r3, #8
 8003780:	f003 030f 	and.w	r3, r3, #15
 8003784:	61fb      	str	r3, [r7, #28]
 8003786:	e005      	b.n	8003794 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003788:	4b2d      	ldr	r3, [pc, #180]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	091b      	lsrs	r3, r3, #4
 800378e:	f003 030f 	and.w	r3, r3, #15
 8003792:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003794:	4a2b      	ldr	r2, [pc, #172]	; (8003844 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800379c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10d      	bne.n	80037c0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80037a8:	e00a      	b.n	80037c0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	2b04      	cmp	r3, #4
 80037ae:	d102      	bne.n	80037b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037b0:	4b25      	ldr	r3, [pc, #148]	; (8003848 <HAL_RCC_GetSysClockFreq+0x110>)
 80037b2:	61bb      	str	r3, [r7, #24]
 80037b4:	e004      	b.n	80037c0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	2b08      	cmp	r3, #8
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037bc:	4b23      	ldr	r3, [pc, #140]	; (800384c <HAL_RCC_GetSysClockFreq+0x114>)
 80037be:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	2b0c      	cmp	r3, #12
 80037c4:	d134      	bne.n	8003830 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037c6:	4b1e      	ldr	r3, [pc, #120]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 80037c8:	68db      	ldr	r3, [r3, #12]
 80037ca:	f003 0303 	and.w	r3, r3, #3
 80037ce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d003      	beq.n	80037de <HAL_RCC_GetSysClockFreq+0xa6>
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	2b03      	cmp	r3, #3
 80037da:	d003      	beq.n	80037e4 <HAL_RCC_GetSysClockFreq+0xac>
 80037dc:	e005      	b.n	80037ea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037de:	4b1a      	ldr	r3, [pc, #104]	; (8003848 <HAL_RCC_GetSysClockFreq+0x110>)
 80037e0:	617b      	str	r3, [r7, #20]
      break;
 80037e2:	e005      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037e4:	4b19      	ldr	r3, [pc, #100]	; (800384c <HAL_RCC_GetSysClockFreq+0x114>)
 80037e6:	617b      	str	r3, [r7, #20]
      break;
 80037e8:	e002      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	617b      	str	r3, [r7, #20]
      break;
 80037ee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037f0:	4b13      	ldr	r3, [pc, #76]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	091b      	lsrs	r3, r3, #4
 80037f6:	f003 0307 	and.w	r3, r3, #7
 80037fa:	3301      	adds	r3, #1
 80037fc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037fe:	4b10      	ldr	r3, [pc, #64]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	0a1b      	lsrs	r3, r3, #8
 8003804:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003808:	697a      	ldr	r2, [r7, #20]
 800380a:	fb03 f202 	mul.w	r2, r3, r2
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	fbb2 f3f3 	udiv	r3, r2, r3
 8003814:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003816:	4b0a      	ldr	r3, [pc, #40]	; (8003840 <HAL_RCC_GetSysClockFreq+0x108>)
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	0e5b      	lsrs	r3, r3, #25
 800381c:	f003 0303 	and.w	r3, r3, #3
 8003820:	3301      	adds	r3, #1
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003826:	697a      	ldr	r2, [r7, #20]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	fbb2 f3f3 	udiv	r3, r2, r3
 800382e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003830:	69bb      	ldr	r3, [r7, #24]
}
 8003832:	4618      	mov	r0, r3
 8003834:	3724      	adds	r7, #36	; 0x24
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	40021000 	.word	0x40021000
 8003844:	08008f78 	.word	0x08008f78
 8003848:	00f42400 	.word	0x00f42400
 800384c:	007a1200 	.word	0x007a1200

08003850 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003854:	4b03      	ldr	r3, [pc, #12]	; (8003864 <HAL_RCC_GetHCLKFreq+0x14>)
 8003856:	681b      	ldr	r3, [r3, #0]
}
 8003858:	4618      	mov	r0, r3
 800385a:	46bd      	mov	sp, r7
 800385c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003860:	4770      	bx	lr
 8003862:	bf00      	nop
 8003864:	20000000 	.word	0x20000000

08003868 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800386c:	f7ff fff0 	bl	8003850 <HAL_RCC_GetHCLKFreq>
 8003870:	4602      	mov	r2, r0
 8003872:	4b06      	ldr	r3, [pc, #24]	; (800388c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003874:	689b      	ldr	r3, [r3, #8]
 8003876:	0a1b      	lsrs	r3, r3, #8
 8003878:	f003 0307 	and.w	r3, r3, #7
 800387c:	4904      	ldr	r1, [pc, #16]	; (8003890 <HAL_RCC_GetPCLK1Freq+0x28>)
 800387e:	5ccb      	ldrb	r3, [r1, r3]
 8003880:	f003 031f 	and.w	r3, r3, #31
 8003884:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003888:	4618      	mov	r0, r3
 800388a:	bd80      	pop	{r7, pc}
 800388c:	40021000 	.word	0x40021000
 8003890:	08008f70 	.word	0x08008f70

08003894 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003898:	f7ff ffda 	bl	8003850 <HAL_RCC_GetHCLKFreq>
 800389c:	4602      	mov	r2, r0
 800389e:	4b06      	ldr	r3, [pc, #24]	; (80038b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	0adb      	lsrs	r3, r3, #11
 80038a4:	f003 0307 	and.w	r3, r3, #7
 80038a8:	4904      	ldr	r1, [pc, #16]	; (80038bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80038aa:	5ccb      	ldrb	r3, [r1, r3]
 80038ac:	f003 031f 	and.w	r3, r3, #31
 80038b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40021000 	.word	0x40021000
 80038bc:	08008f70 	.word	0x08008f70

080038c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038c8:	2300      	movs	r3, #0
 80038ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038cc:	4b2a      	ldr	r3, [pc, #168]	; (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d003      	beq.n	80038e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038d8:	f7ff f9ee 	bl	8002cb8 <HAL_PWREx_GetVoltageRange>
 80038dc:	6178      	str	r0, [r7, #20]
 80038de:	e014      	b.n	800390a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038e0:	4b25      	ldr	r3, [pc, #148]	; (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038e4:	4a24      	ldr	r2, [pc, #144]	; (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038ea:	6593      	str	r3, [r2, #88]	; 0x58
 80038ec:	4b22      	ldr	r3, [pc, #136]	; (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f4:	60fb      	str	r3, [r7, #12]
 80038f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038f8:	f7ff f9de 	bl	8002cb8 <HAL_PWREx_GetVoltageRange>
 80038fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80038fe:	4b1e      	ldr	r3, [pc, #120]	; (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003902:	4a1d      	ldr	r2, [pc, #116]	; (8003978 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003904:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003908:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800390a:	697b      	ldr	r3, [r7, #20]
 800390c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003910:	d10b      	bne.n	800392a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b80      	cmp	r3, #128	; 0x80
 8003916:	d919      	bls.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2ba0      	cmp	r3, #160	; 0xa0
 800391c:	d902      	bls.n	8003924 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800391e:	2302      	movs	r3, #2
 8003920:	613b      	str	r3, [r7, #16]
 8003922:	e013      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003924:	2301      	movs	r3, #1
 8003926:	613b      	str	r3, [r7, #16]
 8003928:	e010      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b80      	cmp	r3, #128	; 0x80
 800392e:	d902      	bls.n	8003936 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003930:	2303      	movs	r3, #3
 8003932:	613b      	str	r3, [r7, #16]
 8003934:	e00a      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2b80      	cmp	r3, #128	; 0x80
 800393a:	d102      	bne.n	8003942 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800393c:	2302      	movs	r3, #2
 800393e:	613b      	str	r3, [r7, #16]
 8003940:	e004      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2b70      	cmp	r3, #112	; 0x70
 8003946:	d101      	bne.n	800394c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003948:	2301      	movs	r3, #1
 800394a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800394c:	4b0b      	ldr	r3, [pc, #44]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f023 0207 	bic.w	r2, r3, #7
 8003954:	4909      	ldr	r1, [pc, #36]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	4313      	orrs	r3, r2
 800395a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800395c:	4b07      	ldr	r3, [pc, #28]	; (800397c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f003 0307 	and.w	r3, r3, #7
 8003964:	693a      	ldr	r2, [r7, #16]
 8003966:	429a      	cmp	r2, r3
 8003968:	d001      	beq.n	800396e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e000      	b.n	8003970 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	4618      	mov	r0, r3
 8003972:	3718      	adds	r7, #24
 8003974:	46bd      	mov	sp, r7
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	40022000 	.word	0x40022000

08003980 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003988:	2300      	movs	r3, #0
 800398a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800398c:	2300      	movs	r3, #0
 800398e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003998:	2b00      	cmp	r3, #0
 800399a:	d041      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039a0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039a4:	d02a      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80039a6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80039aa:	d824      	bhi.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039ac:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039b0:	d008      	beq.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80039b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80039b6:	d81e      	bhi.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d00a      	beq.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80039bc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039c0:	d010      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80039c2:	e018      	b.n	80039f6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039c4:	4b86      	ldr	r3, [pc, #536]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c6:	68db      	ldr	r3, [r3, #12]
 80039c8:	4a85      	ldr	r2, [pc, #532]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039ce:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039d0:	e015      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	3304      	adds	r3, #4
 80039d6:	2100      	movs	r1, #0
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 fabb 	bl	8003f54 <RCCEx_PLLSAI1_Config>
 80039de:	4603      	mov	r3, r0
 80039e0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039e2:	e00c      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	3320      	adds	r3, #32
 80039e8:	2100      	movs	r1, #0
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 fba6 	bl	800413c <RCCEx_PLLSAI2_Config>
 80039f0:	4603      	mov	r3, r0
 80039f2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039f4:	e003      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	74fb      	strb	r3, [r7, #19]
      break;
 80039fa:	e000      	b.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80039fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039fe:	7cfb      	ldrb	r3, [r7, #19]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d10b      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a04:	4b76      	ldr	r3, [pc, #472]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a0a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003a12:	4973      	ldr	r1, [pc, #460]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a14:	4313      	orrs	r3, r2
 8003a16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003a1a:	e001      	b.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a1c:	7cfb      	ldrb	r3, [r7, #19]
 8003a1e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d041      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a30:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a34:	d02a      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003a36:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003a3a:	d824      	bhi.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a40:	d008      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003a42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a46:	d81e      	bhi.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00a      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003a4c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a50:	d010      	beq.n	8003a74 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a52:	e018      	b.n	8003a86 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a54:	4b62      	ldr	r3, [pc, #392]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	4a61      	ldr	r2, [pc, #388]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a5e:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a60:	e015      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	3304      	adds	r3, #4
 8003a66:	2100      	movs	r1, #0
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f000 fa73 	bl	8003f54 <RCCEx_PLLSAI1_Config>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a72:	e00c      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	3320      	adds	r3, #32
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	f000 fb5e 	bl	800413c <RCCEx_PLLSAI2_Config>
 8003a80:	4603      	mov	r3, r0
 8003a82:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a84:	e003      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	74fb      	strb	r3, [r7, #19]
      break;
 8003a8a:	e000      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003a8c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a8e:	7cfb      	ldrb	r3, [r7, #19]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10b      	bne.n	8003aac <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a94:	4b52      	ldr	r3, [pc, #328]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003aa2:	494f      	ldr	r1, [pc, #316]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003aaa:	e001      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aac:	7cfb      	ldrb	r3, [r7, #19]
 8003aae:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	f000 80a0 	beq.w	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003ac2:	4b47      	ldr	r3, [pc, #284]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ac4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ac6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e000      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00d      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad8:	4b41      	ldr	r3, [pc, #260]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003adc:	4a40      	ldr	r2, [pc, #256]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ae2:	6593      	str	r3, [r2, #88]	; 0x58
 8003ae4:	4b3e      	ldr	r3, [pc, #248]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aec:	60bb      	str	r3, [r7, #8]
 8003aee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003af0:	2301      	movs	r3, #1
 8003af2:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003af4:	4b3b      	ldr	r3, [pc, #236]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a3a      	ldr	r2, [pc, #232]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003afa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003afe:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b00:	f7fe fb6c 	bl	80021dc <HAL_GetTick>
 8003b04:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b06:	e009      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b08:	f7fe fb68 	bl	80021dc <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b02      	cmp	r3, #2
 8003b14:	d902      	bls.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	74fb      	strb	r3, [r7, #19]
        break;
 8003b1a:	e005      	b.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b1c:	4b31      	ldr	r3, [pc, #196]	; (8003be4 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0ef      	beq.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003b28:	7cfb      	ldrb	r3, [r7, #19]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d15c      	bne.n	8003be8 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b2e:	4b2c      	ldr	r3, [pc, #176]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b38:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d01f      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	429a      	cmp	r2, r3
 8003b4a:	d019      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b4c:	4b24      	ldr	r3, [pc, #144]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b56:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b58:	4b21      	ldr	r3, [pc, #132]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b5e:	4a20      	ldr	r2, [pc, #128]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b64:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b68:	4b1d      	ldr	r3, [pc, #116]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b6e:	4a1c      	ldr	r2, [pc, #112]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b70:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b74:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b78:	4a19      	ldr	r2, [pc, #100]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d016      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b8a:	f7fe fb27 	bl	80021dc <HAL_GetTick>
 8003b8e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b90:	e00b      	b.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b92:	f7fe fb23 	bl	80021dc <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d902      	bls.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003ba4:	2303      	movs	r3, #3
 8003ba6:	74fb      	strb	r3, [r7, #19]
            break;
 8003ba8:	e006      	b.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003baa:	4b0d      	ldr	r3, [pc, #52]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0ec      	beq.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003bb8:	7cfb      	ldrb	r3, [r7, #19]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d10c      	bne.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bbe:	4b08      	ldr	r3, [pc, #32]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bce:	4904      	ldr	r1, [pc, #16]	; (8003be0 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003bd6:	e009      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bd8:	7cfb      	ldrb	r3, [r7, #19]
 8003bda:	74bb      	strb	r3, [r7, #18]
 8003bdc:	e006      	b.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003bde:	bf00      	nop
 8003be0:	40021000 	.word	0x40021000
 8003be4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003be8:	7cfb      	ldrb	r3, [r7, #19]
 8003bea:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003bec:	7c7b      	ldrb	r3, [r7, #17]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d105      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf2:	4b9e      	ldr	r3, [pc, #632]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bf6:	4a9d      	ldr	r2, [pc, #628]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bfc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00a      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c0a:	4b98      	ldr	r3, [pc, #608]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c10:	f023 0203 	bic.w	r2, r3, #3
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c18:	4994      	ldr	r1, [pc, #592]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00a      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c2c:	4b8f      	ldr	r3, [pc, #572]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c32:	f023 020c 	bic.w	r2, r3, #12
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3a:	498c      	ldr	r1, [pc, #560]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0304 	and.w	r3, r3, #4
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00a      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c4e:	4b87      	ldr	r3, [pc, #540]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c54:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5c:	4983      	ldr	r1, [pc, #524]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0308 	and.w	r3, r3, #8
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00a      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c70:	4b7e      	ldr	r3, [pc, #504]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c76:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7e:	497b      	ldr	r1, [pc, #492]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00a      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c92:	4b76      	ldr	r3, [pc, #472]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ca0:	4972      	ldr	r1, [pc, #456]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0320 	and.w	r3, r3, #32
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00a      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003cb4:	4b6d      	ldr	r3, [pc, #436]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cba:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003cc2:	496a      	ldr	r1, [pc, #424]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00a      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003cd6:	4b65      	ldr	r3, [pc, #404]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cdc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce4:	4961      	ldr	r1, [pc, #388]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00a      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cf8:	4b5c      	ldr	r3, [pc, #368]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cfe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003d06:	4959      	ldr	r1, [pc, #356]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00a      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d1a:	4b54      	ldr	r3, [pc, #336]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d20:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d28:	4950      	ldr	r1, [pc, #320]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d00a      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003d3c:	4b4b      	ldr	r3, [pc, #300]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d42:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d4a:	4948      	ldr	r1, [pc, #288]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d00a      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d5e:	4b43      	ldr	r3, [pc, #268]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6c:	493f      	ldr	r1, [pc, #252]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d6e:	4313      	orrs	r3, r2
 8003d70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d028      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d80:	4b3a      	ldr	r3, [pc, #232]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d86:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d8e:	4937      	ldr	r1, [pc, #220]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d9a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d9e:	d106      	bne.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003da0:	4b32      	ldr	r3, [pc, #200]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da2:	68db      	ldr	r3, [r3, #12]
 8003da4:	4a31      	ldr	r2, [pc, #196]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003da6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003daa:	60d3      	str	r3, [r2, #12]
 8003dac:	e011      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003db2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003db6:	d10c      	bne.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	3304      	adds	r3, #4
 8003dbc:	2101      	movs	r1, #1
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f000 f8c8 	bl	8003f54 <RCCEx_PLLSAI1_Config>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003dc8:	7cfb      	ldrb	r3, [r7, #19]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d001      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003dce:	7cfb      	ldrb	r3, [r7, #19]
 8003dd0:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d028      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003dde:	4b23      	ldr	r3, [pc, #140]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003de4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dec:	491f      	ldr	r1, [pc, #124]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003df8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003dfc:	d106      	bne.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dfe:	4b1b      	ldr	r3, [pc, #108]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	4a1a      	ldr	r2, [pc, #104]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e04:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e08:	60d3      	str	r3, [r2, #12]
 8003e0a:	e011      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e10:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e14:	d10c      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	2101      	movs	r1, #1
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f000 f899 	bl	8003f54 <RCCEx_PLLSAI1_Config>
 8003e22:	4603      	mov	r3, r0
 8003e24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e26:	7cfb      	ldrb	r3, [r7, #19]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d001      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003e2c:	7cfb      	ldrb	r3, [r7, #19]
 8003e2e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d02b      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e3c:	4b0b      	ldr	r3, [pc, #44]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e4a:	4908      	ldr	r1, [pc, #32]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e5a:	d109      	bne.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e5c:	4b03      	ldr	r3, [pc, #12]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4a02      	ldr	r2, [pc, #8]	; (8003e6c <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e66:	60d3      	str	r3, [r2, #12]
 8003e68:	e014      	b.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003e6a:	bf00      	nop
 8003e6c:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e78:	d10c      	bne.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	3304      	adds	r3, #4
 8003e7e:	2101      	movs	r1, #1
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 f867 	bl	8003f54 <RCCEx_PLLSAI1_Config>
 8003e86:	4603      	mov	r3, r0
 8003e88:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e8a:	7cfb      	ldrb	r3, [r7, #19]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003e90:	7cfb      	ldrb	r3, [r7, #19]
 8003e92:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d02f      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ea0:	4b2b      	ldr	r3, [pc, #172]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eae:	4928      	ldr	r1, [pc, #160]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ebe:	d10d      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	3304      	adds	r3, #4
 8003ec4:	2102      	movs	r1, #2
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	f000 f844 	bl	8003f54 <RCCEx_PLLSAI1_Config>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ed0:	7cfb      	ldrb	r3, [r7, #19]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d014      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003ed6:	7cfb      	ldrb	r3, [r7, #19]
 8003ed8:	74bb      	strb	r3, [r7, #18]
 8003eda:	e011      	b.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ee0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ee4:	d10c      	bne.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	3320      	adds	r3, #32
 8003eea:	2102      	movs	r1, #2
 8003eec:	4618      	mov	r0, r3
 8003eee:	f000 f925 	bl	800413c <RCCEx_PLLSAI2_Config>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ef6:	7cfb      	ldrb	r3, [r7, #19]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003efc:	7cfb      	ldrb	r3, [r7, #19]
 8003efe:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003f0c:	4b10      	ldr	r3, [pc, #64]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f12:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f1a:	490d      	ldr	r1, [pc, #52]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00b      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003f2e:	4b08      	ldr	r3, [pc, #32]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f34:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f3e:	4904      	ldr	r1, [pc, #16]	; (8003f50 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f46:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3718      	adds	r7, #24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	40021000 	.word	0x40021000

08003f54 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f62:	4b75      	ldr	r3, [pc, #468]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d018      	beq.n	8003fa0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f6e:	4b72      	ldr	r3, [pc, #456]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f003 0203 	and.w	r2, r3, #3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d10d      	bne.n	8003f9a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
       ||
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d009      	beq.n	8003f9a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003f86:	4b6c      	ldr	r3, [pc, #432]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	091b      	lsrs	r3, r3, #4
 8003f8c:	f003 0307 	and.w	r3, r3, #7
 8003f90:	1c5a      	adds	r2, r3, #1
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	685b      	ldr	r3, [r3, #4]
       ||
 8003f96:	429a      	cmp	r2, r3
 8003f98:	d047      	beq.n	800402a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	73fb      	strb	r3, [r7, #15]
 8003f9e:	e044      	b.n	800402a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2b03      	cmp	r3, #3
 8003fa6:	d018      	beq.n	8003fda <RCCEx_PLLSAI1_Config+0x86>
 8003fa8:	2b03      	cmp	r3, #3
 8003faa:	d825      	bhi.n	8003ff8 <RCCEx_PLLSAI1_Config+0xa4>
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d002      	beq.n	8003fb6 <RCCEx_PLLSAI1_Config+0x62>
 8003fb0:	2b02      	cmp	r3, #2
 8003fb2:	d009      	beq.n	8003fc8 <RCCEx_PLLSAI1_Config+0x74>
 8003fb4:	e020      	b.n	8003ff8 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fb6:	4b60      	ldr	r3, [pc, #384]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0302 	and.w	r3, r3, #2
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d11d      	bne.n	8003ffe <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fc6:	e01a      	b.n	8003ffe <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fc8:	4b5b      	ldr	r3, [pc, #364]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d116      	bne.n	8004002 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd8:	e013      	b.n	8004002 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fda:	4b57      	ldr	r3, [pc, #348]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d10f      	bne.n	8004006 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fe6:	4b54      	ldr	r3, [pc, #336]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d109      	bne.n	8004006 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ff6:	e006      	b.n	8004006 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	73fb      	strb	r3, [r7, #15]
      break;
 8003ffc:	e004      	b.n	8004008 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003ffe:	bf00      	nop
 8004000:	e002      	b.n	8004008 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004002:	bf00      	nop
 8004004:	e000      	b.n	8004008 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004006:	bf00      	nop
    }

    if(status == HAL_OK)
 8004008:	7bfb      	ldrb	r3, [r7, #15]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d10d      	bne.n	800402a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800400e:	4b4a      	ldr	r3, [pc, #296]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6819      	ldr	r1, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	3b01      	subs	r3, #1
 8004020:	011b      	lsls	r3, r3, #4
 8004022:	430b      	orrs	r3, r1
 8004024:	4944      	ldr	r1, [pc, #272]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004026:	4313      	orrs	r3, r2
 8004028:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800402a:	7bfb      	ldrb	r3, [r7, #15]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d17d      	bne.n	800412c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004030:	4b41      	ldr	r3, [pc, #260]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a40      	ldr	r2, [pc, #256]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004036:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800403a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800403c:	f7fe f8ce 	bl	80021dc <HAL_GetTick>
 8004040:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004042:	e009      	b.n	8004058 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004044:	f7fe f8ca 	bl	80021dc <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	2b02      	cmp	r3, #2
 8004050:	d902      	bls.n	8004058 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	73fb      	strb	r3, [r7, #15]
        break;
 8004056:	e005      	b.n	8004064 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004058:	4b37      	ldr	r3, [pc, #220]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1ef      	bne.n	8004044 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004064:	7bfb      	ldrb	r3, [r7, #15]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d160      	bne.n	800412c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800406a:	683b      	ldr	r3, [r7, #0]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d111      	bne.n	8004094 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004070:	4b31      	ldr	r3, [pc, #196]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004072:	691b      	ldr	r3, [r3, #16]
 8004074:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004078:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	6892      	ldr	r2, [r2, #8]
 8004080:	0211      	lsls	r1, r2, #8
 8004082:	687a      	ldr	r2, [r7, #4]
 8004084:	68d2      	ldr	r2, [r2, #12]
 8004086:	0912      	lsrs	r2, r2, #4
 8004088:	0452      	lsls	r2, r2, #17
 800408a:	430a      	orrs	r2, r1
 800408c:	492a      	ldr	r1, [pc, #168]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800408e:	4313      	orrs	r3, r2
 8004090:	610b      	str	r3, [r1, #16]
 8004092:	e027      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	2b01      	cmp	r3, #1
 8004098:	d112      	bne.n	80040c0 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800409a:	4b27      	ldr	r3, [pc, #156]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800409c:	691b      	ldr	r3, [r3, #16]
 800409e:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80040a2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040a6:	687a      	ldr	r2, [r7, #4]
 80040a8:	6892      	ldr	r2, [r2, #8]
 80040aa:	0211      	lsls	r1, r2, #8
 80040ac:	687a      	ldr	r2, [r7, #4]
 80040ae:	6912      	ldr	r2, [r2, #16]
 80040b0:	0852      	lsrs	r2, r2, #1
 80040b2:	3a01      	subs	r2, #1
 80040b4:	0552      	lsls	r2, r2, #21
 80040b6:	430a      	orrs	r2, r1
 80040b8:	491f      	ldr	r1, [pc, #124]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ba:	4313      	orrs	r3, r2
 80040bc:	610b      	str	r3, [r1, #16]
 80040be:	e011      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040c0:	4b1d      	ldr	r3, [pc, #116]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040c2:	691b      	ldr	r3, [r3, #16]
 80040c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6892      	ldr	r2, [r2, #8]
 80040d0:	0211      	lsls	r1, r2, #8
 80040d2:	687a      	ldr	r2, [r7, #4]
 80040d4:	6952      	ldr	r2, [r2, #20]
 80040d6:	0852      	lsrs	r2, r2, #1
 80040d8:	3a01      	subs	r2, #1
 80040da:	0652      	lsls	r2, r2, #25
 80040dc:	430a      	orrs	r2, r1
 80040de:	4916      	ldr	r1, [pc, #88]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80040e4:	4b14      	ldr	r3, [pc, #80]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a13      	ldr	r2, [pc, #76]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f0:	f7fe f874 	bl	80021dc <HAL_GetTick>
 80040f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040f6:	e009      	b.n	800410c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040f8:	f7fe f870 	bl	80021dc <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d902      	bls.n	800410c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	73fb      	strb	r3, [r7, #15]
          break;
 800410a:	e005      	b.n	8004118 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800410c:	4b0a      	ldr	r3, [pc, #40]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ef      	beq.n	80040f8 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004118:	7bfb      	ldrb	r3, [r7, #15]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d106      	bne.n	800412c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004120:	691a      	ldr	r2, [r3, #16]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	4904      	ldr	r1, [pc, #16]	; (8004138 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004128:	4313      	orrs	r3, r2
 800412a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800412c:	7bfb      	ldrb	r3, [r7, #15]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40021000 	.word	0x40021000

0800413c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
 8004144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004146:	2300      	movs	r3, #0
 8004148:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800414a:	4b6a      	ldr	r3, [pc, #424]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	f003 0303 	and.w	r3, r3, #3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d018      	beq.n	8004188 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004156:	4b67      	ldr	r3, [pc, #412]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f003 0203 	and.w	r2, r3, #3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	429a      	cmp	r2, r3
 8004164:	d10d      	bne.n	8004182 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
       ||
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800416e:	4b61      	ldr	r3, [pc, #388]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	091b      	lsrs	r3, r3, #4
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	685b      	ldr	r3, [r3, #4]
       ||
 800417e:	429a      	cmp	r2, r3
 8004180:	d047      	beq.n	8004212 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	73fb      	strb	r3, [r7, #15]
 8004186:	e044      	b.n	8004212 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2b03      	cmp	r3, #3
 800418e:	d018      	beq.n	80041c2 <RCCEx_PLLSAI2_Config+0x86>
 8004190:	2b03      	cmp	r3, #3
 8004192:	d825      	bhi.n	80041e0 <RCCEx_PLLSAI2_Config+0xa4>
 8004194:	2b01      	cmp	r3, #1
 8004196:	d002      	beq.n	800419e <RCCEx_PLLSAI2_Config+0x62>
 8004198:	2b02      	cmp	r3, #2
 800419a:	d009      	beq.n	80041b0 <RCCEx_PLLSAI2_Config+0x74>
 800419c:	e020      	b.n	80041e0 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800419e:	4b55      	ldr	r3, [pc, #340]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d11d      	bne.n	80041e6 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80041aa:	2301      	movs	r3, #1
 80041ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ae:	e01a      	b.n	80041e6 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041b0:	4b50      	ldr	r3, [pc, #320]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d116      	bne.n	80041ea <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041c0:	e013      	b.n	80041ea <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041c2:	4b4c      	ldr	r3, [pc, #304]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d10f      	bne.n	80041ee <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041ce:	4b49      	ldr	r3, [pc, #292]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d109      	bne.n	80041ee <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041de:	e006      	b.n	80041ee <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	73fb      	strb	r3, [r7, #15]
      break;
 80041e4:	e004      	b.n	80041f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041e6:	bf00      	nop
 80041e8:	e002      	b.n	80041f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041ea:	bf00      	nop
 80041ec:	e000      	b.n	80041f0 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041ee:	bf00      	nop
    }

    if(status == HAL_OK)
 80041f0:	7bfb      	ldrb	r3, [r7, #15]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d10d      	bne.n	8004212 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041f6:	4b3f      	ldr	r3, [pc, #252]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6819      	ldr	r1, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	3b01      	subs	r3, #1
 8004208:	011b      	lsls	r3, r3, #4
 800420a:	430b      	orrs	r3, r1
 800420c:	4939      	ldr	r1, [pc, #228]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800420e:	4313      	orrs	r3, r2
 8004210:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004212:	7bfb      	ldrb	r3, [r7, #15]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d167      	bne.n	80042e8 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004218:	4b36      	ldr	r3, [pc, #216]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a35      	ldr	r2, [pc, #212]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800421e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004222:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004224:	f7fd ffda 	bl	80021dc <HAL_GetTick>
 8004228:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800422a:	e009      	b.n	8004240 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800422c:	f7fd ffd6 	bl	80021dc <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d902      	bls.n	8004240 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	73fb      	strb	r3, [r7, #15]
        break;
 800423e:	e005      	b.n	800424c <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004240:	4b2c      	ldr	r3, [pc, #176]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d1ef      	bne.n	800422c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800424c:	7bfb      	ldrb	r3, [r7, #15]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d14a      	bne.n	80042e8 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d111      	bne.n	800427c <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004258:	4b26      	ldr	r3, [pc, #152]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425a:	695b      	ldr	r3, [r3, #20]
 800425c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004260:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	6892      	ldr	r2, [r2, #8]
 8004268:	0211      	lsls	r1, r2, #8
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	68d2      	ldr	r2, [r2, #12]
 800426e:	0912      	lsrs	r2, r2, #4
 8004270:	0452      	lsls	r2, r2, #17
 8004272:	430a      	orrs	r2, r1
 8004274:	491f      	ldr	r1, [pc, #124]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004276:	4313      	orrs	r3, r2
 8004278:	614b      	str	r3, [r1, #20]
 800427a:	e011      	b.n	80042a0 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800427c:	4b1d      	ldr	r3, [pc, #116]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800427e:	695b      	ldr	r3, [r3, #20]
 8004280:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004284:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	6892      	ldr	r2, [r2, #8]
 800428c:	0211      	lsls	r1, r2, #8
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6912      	ldr	r2, [r2, #16]
 8004292:	0852      	lsrs	r2, r2, #1
 8004294:	3a01      	subs	r2, #1
 8004296:	0652      	lsls	r2, r2, #25
 8004298:	430a      	orrs	r2, r1
 800429a:	4916      	ldr	r1, [pc, #88]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 800429c:	4313      	orrs	r3, r2
 800429e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042a0:	4b14      	ldr	r3, [pc, #80]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a13      	ldr	r2, [pc, #76]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042ac:	f7fd ff96 	bl	80021dc <HAL_GetTick>
 80042b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042b2:	e009      	b.n	80042c8 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042b4:	f7fd ff92 	bl	80021dc <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	2b02      	cmp	r3, #2
 80042c0:	d902      	bls.n	80042c8 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80042c2:	2303      	movs	r3, #3
 80042c4:	73fb      	strb	r3, [r7, #15]
          break;
 80042c6:	e005      	b.n	80042d4 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042c8:	4b0a      	ldr	r3, [pc, #40]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d0ef      	beq.n	80042b4 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80042d4:	7bfb      	ldrb	r3, [r7, #15]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d106      	bne.n	80042e8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80042da:	4b06      	ldr	r3, [pc, #24]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042dc:	695a      	ldr	r2, [r3, #20]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	4904      	ldr	r1, [pc, #16]	; (80042f4 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042e4:	4313      	orrs	r3, r2
 80042e6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80042e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40021000 	.word	0x40021000

080042f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e095      	b.n	8004436 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430e:	2b00      	cmp	r3, #0
 8004310:	d108      	bne.n	8004324 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800431a:	d009      	beq.n	8004330 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	61da      	str	r2, [r3, #28]
 8004322:	e005      	b.n	8004330 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d106      	bne.n	8004350 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fd faf0 	bl	8001930 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004366:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004370:	d902      	bls.n	8004378 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004372:	2300      	movs	r3, #0
 8004374:	60fb      	str	r3, [r7, #12]
 8004376:	e002      	b.n	800437e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004378:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800437c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004386:	d007      	beq.n	8004398 <HAL_SPI_Init+0xa0>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004390:	d002      	beq.n	8004398 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	685b      	ldr	r3, [r3, #4]
 800439c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80043a8:	431a      	orrs	r2, r3
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	f003 0302 	and.w	r3, r3, #2
 80043b2:	431a      	orrs	r2, r3
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	695b      	ldr	r3, [r3, #20]
 80043b8:	f003 0301 	and.w	r3, r3, #1
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	699b      	ldr	r3, [r3, #24]
 80043c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	69db      	ldr	r3, [r3, #28]
 80043cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a1b      	ldr	r3, [r3, #32]
 80043d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043da:	ea42 0103 	orr.w	r1, r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043e2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	0c1b      	lsrs	r3, r3, #16
 80043f4:	f003 0204 	and.w	r2, r3, #4
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043fc:	f003 0310 	and.w	r3, r3, #16
 8004400:	431a      	orrs	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004414:	ea42 0103 	orr.w	r1, r2, r3
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	430a      	orrs	r2, r1
 8004424:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3710      	adds	r7, #16
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}

0800443e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800443e:	b580      	push	{r7, lr}
 8004440:	b088      	sub	sp, #32
 8004442:	af00      	add	r7, sp, #0
 8004444:	60f8      	str	r0, [r7, #12]
 8004446:	60b9      	str	r1, [r7, #8]
 8004448:	603b      	str	r3, [r7, #0]
 800444a:	4613      	mov	r3, r2
 800444c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800444e:	2300      	movs	r3, #0
 8004450:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004458:	2b01      	cmp	r3, #1
 800445a:	d101      	bne.n	8004460 <HAL_SPI_Transmit+0x22>
 800445c:	2302      	movs	r3, #2
 800445e:	e158      	b.n	8004712 <HAL_SPI_Transmit+0x2d4>
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004468:	f7fd feb8 	bl	80021dc <HAL_GetTick>
 800446c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800446e:	88fb      	ldrh	r3, [r7, #6]
 8004470:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004478:	b2db      	uxtb	r3, r3
 800447a:	2b01      	cmp	r3, #1
 800447c:	d002      	beq.n	8004484 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800447e:	2302      	movs	r3, #2
 8004480:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004482:	e13d      	b.n	8004700 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <HAL_SPI_Transmit+0x52>
 800448a:	88fb      	ldrh	r3, [r7, #6]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d102      	bne.n	8004496 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004490:	2301      	movs	r3, #1
 8004492:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004494:	e134      	b.n	8004700 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2203      	movs	r2, #3
 800449a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	88fa      	ldrh	r2, [r7, #6]
 80044ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	88fa      	ldrh	r2, [r7, #6]
 80044b4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2200      	movs	r2, #0
 80044d6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	689b      	ldr	r3, [r3, #8]
 80044dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044e0:	d10f      	bne.n	8004502 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004500:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800450c:	2b40      	cmp	r3, #64	; 0x40
 800450e:	d007      	beq.n	8004520 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800451e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004528:	d94b      	bls.n	80045c2 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d002      	beq.n	8004538 <HAL_SPI_Transmit+0xfa>
 8004532:	8afb      	ldrh	r3, [r7, #22]
 8004534:	2b01      	cmp	r3, #1
 8004536:	d13e      	bne.n	80045b6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800453c:	881a      	ldrh	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004548:	1c9a      	adds	r2, r3, #2
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004552:	b29b      	uxth	r3, r3
 8004554:	3b01      	subs	r3, #1
 8004556:	b29a      	uxth	r2, r3
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800455c:	e02b      	b.n	80045b6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	689b      	ldr	r3, [r3, #8]
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	2b02      	cmp	r3, #2
 800456a:	d112      	bne.n	8004592 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004570:	881a      	ldrh	r2, [r3, #0]
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800457c:	1c9a      	adds	r2, r3, #2
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004586:	b29b      	uxth	r3, r3
 8004588:	3b01      	subs	r3, #1
 800458a:	b29a      	uxth	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004590:	e011      	b.n	80045b6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004592:	f7fd fe23 	bl	80021dc <HAL_GetTick>
 8004596:	4602      	mov	r2, r0
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	1ad3      	subs	r3, r2, r3
 800459c:	683a      	ldr	r2, [r7, #0]
 800459e:	429a      	cmp	r2, r3
 80045a0:	d803      	bhi.n	80045aa <HAL_SPI_Transmit+0x16c>
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045a8:	d102      	bne.n	80045b0 <HAL_SPI_Transmit+0x172>
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d102      	bne.n	80045b6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80045b0:	2303      	movs	r3, #3
 80045b2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80045b4:	e0a4      	b.n	8004700 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d1ce      	bne.n	800455e <HAL_SPI_Transmit+0x120>
 80045c0:	e07c      	b.n	80046bc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d002      	beq.n	80045d0 <HAL_SPI_Transmit+0x192>
 80045ca:	8afb      	ldrh	r3, [r7, #22]
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d170      	bne.n	80046b2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d912      	bls.n	8004600 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045de:	881a      	ldrh	r2, [r3, #0]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ea:	1c9a      	adds	r2, r3, #2
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	3b02      	subs	r3, #2
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045fe:	e058      	b.n	80046b2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	330c      	adds	r3, #12
 800460a:	7812      	ldrb	r2, [r2, #0]
 800460c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004612:	1c5a      	adds	r2, r3, #1
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800461c:	b29b      	uxth	r3, r3
 800461e:	3b01      	subs	r3, #1
 8004620:	b29a      	uxth	r2, r3
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004626:	e044      	b.n	80046b2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	2b02      	cmp	r3, #2
 8004634:	d12b      	bne.n	800468e <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b01      	cmp	r3, #1
 800463e:	d912      	bls.n	8004666 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004644:	881a      	ldrh	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004650:	1c9a      	adds	r2, r3, #2
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b02      	subs	r3, #2
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004664:	e025      	b.n	80046b2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	330c      	adds	r3, #12
 8004670:	7812      	ldrb	r2, [r2, #0]
 8004672:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004678:	1c5a      	adds	r2, r3, #1
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004682:	b29b      	uxth	r3, r3
 8004684:	3b01      	subs	r3, #1
 8004686:	b29a      	uxth	r2, r3
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800468c:	e011      	b.n	80046b2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800468e:	f7fd fda5 	bl	80021dc <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	683a      	ldr	r2, [r7, #0]
 800469a:	429a      	cmp	r2, r3
 800469c:	d803      	bhi.n	80046a6 <HAL_SPI_Transmit+0x268>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a4:	d102      	bne.n	80046ac <HAL_SPI_Transmit+0x26e>
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d102      	bne.n	80046b2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	77fb      	strb	r3, [r7, #31]
          goto error;
 80046b0:	e026      	b.n	8004700 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1b5      	bne.n	8004628 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	6839      	ldr	r1, [r7, #0]
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 ff63 	bl	800558c <SPI_EndRxTxTransaction>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d002      	beq.n	80046d2 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2220      	movs	r2, #32
 80046d0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d10a      	bne.n	80046f0 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046da:	2300      	movs	r3, #0
 80046dc:	613b      	str	r3, [r7, #16]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	613b      	str	r3, [r7, #16]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	613b      	str	r3, [r7, #16]
 80046ee:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d002      	beq.n	80046fe <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	77fb      	strb	r3, [r7, #31]
 80046fc:	e000      	b.n	8004700 <HAL_SPI_Transmit+0x2c2>
  }

error:
 80046fe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2200      	movs	r2, #0
 800470c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004710:	7ffb      	ldrb	r3, [r7, #31]
}
 8004712:	4618      	mov	r0, r3
 8004714:	3720      	adds	r7, #32
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}

0800471a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800471a:	b580      	push	{r7, lr}
 800471c:	b08a      	sub	sp, #40	; 0x28
 800471e:	af00      	add	r7, sp, #0
 8004720:	60f8      	str	r0, [r7, #12]
 8004722:	60b9      	str	r1, [r7, #8]
 8004724:	607a      	str	r2, [r7, #4]
 8004726:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004728:	2301      	movs	r3, #1
 800472a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800472c:	2300      	movs	r3, #0
 800472e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_SPI_TransmitReceive+0x26>
 800473c:	2302      	movs	r3, #2
 800473e:	e1fb      	b.n	8004b38 <HAL_SPI_TransmitReceive+0x41e>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004748:	f7fd fd48 	bl	80021dc <HAL_GetTick>
 800474c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004754:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800475c:	887b      	ldrh	r3, [r7, #2]
 800475e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004760:	887b      	ldrh	r3, [r7, #2]
 8004762:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004764:	7efb      	ldrb	r3, [r7, #27]
 8004766:	2b01      	cmp	r3, #1
 8004768:	d00e      	beq.n	8004788 <HAL_SPI_TransmitReceive+0x6e>
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004770:	d106      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	2b00      	cmp	r3, #0
 8004778:	d102      	bne.n	8004780 <HAL_SPI_TransmitReceive+0x66>
 800477a:	7efb      	ldrb	r3, [r7, #27]
 800477c:	2b04      	cmp	r3, #4
 800477e:	d003      	beq.n	8004788 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004780:	2302      	movs	r3, #2
 8004782:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004786:	e1cd      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004788:	68bb      	ldr	r3, [r7, #8]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d005      	beq.n	800479a <HAL_SPI_TransmitReceive+0x80>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d002      	beq.n	800479a <HAL_SPI_TransmitReceive+0x80>
 8004794:	887b      	ldrh	r3, [r7, #2]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d103      	bne.n	80047a2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800479a:	2301      	movs	r3, #1
 800479c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80047a0:	e1c0      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d003      	beq.n	80047b6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2205      	movs	r2, #5
 80047b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	887a      	ldrh	r2, [r7, #2]
 80047c6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	887a      	ldrh	r2, [r7, #2]
 80047ce:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	887a      	ldrh	r2, [r7, #2]
 80047dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	887a      	ldrh	r2, [r7, #2]
 80047e2:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2200      	movs	r2, #0
 80047ee:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	68db      	ldr	r3, [r3, #12]
 80047f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80047f8:	d802      	bhi.n	8004800 <HAL_SPI_TransmitReceive+0xe6>
 80047fa:	8a3b      	ldrh	r3, [r7, #16]
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d908      	bls.n	8004812 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	685a      	ldr	r2, [r3, #4]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800480e:	605a      	str	r2, [r3, #4]
 8004810:	e007      	b.n	8004822 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	685a      	ldr	r2, [r3, #4]
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004820:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800482c:	2b40      	cmp	r3, #64	; 0x40
 800482e:	d007      	beq.n	8004840 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	681a      	ldr	r2, [r3, #0]
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800483e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	68db      	ldr	r3, [r3, #12]
 8004844:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004848:	d97c      	bls.n	8004944 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d002      	beq.n	8004858 <HAL_SPI_TransmitReceive+0x13e>
 8004852:	8a7b      	ldrh	r3, [r7, #18]
 8004854:	2b01      	cmp	r3, #1
 8004856:	d169      	bne.n	800492c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485c:	881a      	ldrh	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004868:	1c9a      	adds	r2, r3, #2
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004872:	b29b      	uxth	r3, r3
 8004874:	3b01      	subs	r3, #1
 8004876:	b29a      	uxth	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800487c:	e056      	b.n	800492c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b02      	cmp	r3, #2
 800488a:	d11b      	bne.n	80048c4 <HAL_SPI_TransmitReceive+0x1aa>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004890:	b29b      	uxth	r3, r3
 8004892:	2b00      	cmp	r3, #0
 8004894:	d016      	beq.n	80048c4 <HAL_SPI_TransmitReceive+0x1aa>
 8004896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004898:	2b01      	cmp	r3, #1
 800489a:	d113      	bne.n	80048c4 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048a0:	881a      	ldrh	r2, [r3, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048ac:	1c9a      	adds	r2, r3, #2
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	3b01      	subs	r3, #1
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048c0:	2300      	movs	r3, #0
 80048c2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	689b      	ldr	r3, [r3, #8]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d11c      	bne.n	800490c <HAL_SPI_TransmitReceive+0x1f2>
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048d8:	b29b      	uxth	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d016      	beq.n	800490c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	68da      	ldr	r2, [r3, #12]
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e8:	b292      	uxth	r2, r2
 80048ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048f0:	1c9a      	adds	r2, r3, #2
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004908:	2301      	movs	r3, #1
 800490a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800490c:	f7fd fc66 	bl	80021dc <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	69fb      	ldr	r3, [r7, #28]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004918:	429a      	cmp	r2, r3
 800491a:	d807      	bhi.n	800492c <HAL_SPI_TransmitReceive+0x212>
 800491c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800491e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004922:	d003      	beq.n	800492c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004924:	2303      	movs	r3, #3
 8004926:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800492a:	e0fb      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004930:	b29b      	uxth	r3, r3
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1a3      	bne.n	800487e <HAL_SPI_TransmitReceive+0x164>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d19d      	bne.n	800487e <HAL_SPI_TransmitReceive+0x164>
 8004942:	e0df      	b.n	8004b04 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d003      	beq.n	8004954 <HAL_SPI_TransmitReceive+0x23a>
 800494c:	8a7b      	ldrh	r3, [r7, #18]
 800494e:	2b01      	cmp	r3, #1
 8004950:	f040 80cb 	bne.w	8004aea <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b01      	cmp	r3, #1
 800495c:	d912      	bls.n	8004984 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004962:	881a      	ldrh	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496e:	1c9a      	adds	r2, r3, #2
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004978:	b29b      	uxth	r3, r3
 800497a:	3b02      	subs	r3, #2
 800497c:	b29a      	uxth	r2, r3
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004982:	e0b2      	b.n	8004aea <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	330c      	adds	r3, #12
 800498e:	7812      	ldrb	r2, [r2, #0]
 8004990:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004996:	1c5a      	adds	r2, r3, #1
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	3b01      	subs	r3, #1
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049aa:	e09e      	b.n	8004aea <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f003 0302 	and.w	r3, r3, #2
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d134      	bne.n	8004a24 <HAL_SPI_TransmitReceive+0x30a>
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049be:	b29b      	uxth	r3, r3
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d02f      	beq.n	8004a24 <HAL_SPI_TransmitReceive+0x30a>
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d12c      	bne.n	8004a24 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ce:	b29b      	uxth	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d912      	bls.n	80049fa <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d8:	881a      	ldrh	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049e4:	1c9a      	adds	r2, r3, #2
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	3b02      	subs	r3, #2
 80049f2:	b29a      	uxth	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80049f8:	e012      	b.n	8004a20 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	330c      	adds	r3, #12
 8004a04:	7812      	ldrb	r2, [r2, #0]
 8004a06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0c:	1c5a      	adds	r2, r3, #1
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	b29a      	uxth	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004a20:	2300      	movs	r3, #0
 8004a22:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	689b      	ldr	r3, [r3, #8]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b01      	cmp	r3, #1
 8004a30:	d148      	bne.n	8004ac4 <HAL_SPI_TransmitReceive+0x3aa>
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d042      	beq.n	8004ac4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d923      	bls.n	8004a92 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68da      	ldr	r2, [r3, #12]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a54:	b292      	uxth	r2, r2
 8004a56:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a5c:	1c9a      	adds	r2, r3, #2
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	3b02      	subs	r3, #2
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d81f      	bhi.n	8004ac0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004a8e:	605a      	str	r2, [r3, #4]
 8004a90:	e016      	b.n	8004ac0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f103 020c 	add.w	r2, r3, #12
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9e:	7812      	ldrb	r2, [r2, #0]
 8004aa0:	b2d2      	uxtb	r2, r2
 8004aa2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa8:	1c5a      	adds	r2, r3, #1
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	b29a      	uxth	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ac0:	2301      	movs	r3, #1
 8004ac2:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ac4:	f7fd fb8a 	bl	80021dc <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d803      	bhi.n	8004adc <HAL_SPI_TransmitReceive+0x3c2>
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ad6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ada:	d102      	bne.n	8004ae2 <HAL_SPI_TransmitReceive+0x3c8>
 8004adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d103      	bne.n	8004aea <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004ae8:	e01c      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	f47f af5b 	bne.w	80049ac <HAL_SPI_TransmitReceive+0x292>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004afc:	b29b      	uxth	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	f47f af54 	bne.w	80049ac <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b04:	69fa      	ldr	r2, [r7, #28]
 8004b06:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b08:	68f8      	ldr	r0, [r7, #12]
 8004b0a:	f000 fd3f 	bl	800558c <SPI_EndRxTxTransaction>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d006      	beq.n	8004b22 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004b14:	2301      	movs	r3, #1
 8004b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	661a      	str	r2, [r3, #96]	; 0x60
 8004b20:	e000      	b.n	8004b24 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004b22:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004b34:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3728      	adds	r7, #40	; 0x28
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}

08004b40 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	60f8      	str	r0, [r7, #12]
 8004b48:	60b9      	str	r1, [r7, #8]
 8004b4a:	607a      	str	r2, [r7, #4]
 8004b4c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b58:	2b01      	cmp	r3, #1
 8004b5a:	d101      	bne.n	8004b60 <HAL_SPI_TransmitReceive_DMA+0x20>
 8004b5c:	2302      	movs	r3, #2
 8004b5e:	e16c      	b.n	8004e3a <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b6e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004b76:	7dbb      	ldrb	r3, [r7, #22]
 8004b78:	2b01      	cmp	r3, #1
 8004b7a:	d00d      	beq.n	8004b98 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b82:	d106      	bne.n	8004b92 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d102      	bne.n	8004b92 <HAL_SPI_TransmitReceive_DMA+0x52>
 8004b8c:	7dbb      	ldrb	r3, [r7, #22]
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	d002      	beq.n	8004b98 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8004b92:	2302      	movs	r3, #2
 8004b94:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004b96:	e14b      	b.n	8004e30 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d005      	beq.n	8004baa <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d002      	beq.n	8004baa <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004ba4:	887b      	ldrh	r3, [r7, #2]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d102      	bne.n	8004bb0 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004bae:	e13f      	b.n	8004e30 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d003      	beq.n	8004bc4 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	2205      	movs	r2, #5
 8004bc0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	887a      	ldrh	r2, [r7, #2]
 8004bd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	887a      	ldrh	r2, [r7, #2]
 8004bda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	887a      	ldrh	r2, [r7, #2]
 8004be6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	887a      	ldrh	r2, [r7, #2]
 8004bee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2200      	movs	r2, #0
 8004bf6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	685a      	ldr	r2, [r3, #4]
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8004c0c:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c16:	d908      	bls.n	8004c2a <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	685a      	ldr	r2, [r3, #4]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004c26:	605a      	str	r2, [r3, #4]
 8004c28:	e06f      	b.n	8004d0a <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c38:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c44:	d126      	bne.n	8004c94 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10f      	bne.n	8004c72 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	685a      	ldr	r2, [r3, #4]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004c60:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c66:	b29b      	uxth	r3, r3
 8004c68:	085b      	lsrs	r3, r3, #1
 8004c6a:	b29a      	uxth	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004c70:	e010      	b.n	8004c94 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	685a      	ldr	r2, [r3, #4]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c80:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	085b      	lsrs	r3, r3, #1
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	b29a      	uxth	r2, r3
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c98:	699b      	ldr	r3, [r3, #24]
 8004c9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c9e:	d134      	bne.n	8004d0a <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	685a      	ldr	r2, [r3, #4]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004cae:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d111      	bne.n	8004ce4 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	685a      	ldr	r2, [r3, #4]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004cce:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	085b      	lsrs	r3, r3, #1
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8004ce2:	e012      	b.n	8004d0a <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	685a      	ldr	r2, [r3, #4]
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004cf2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cfa:	b29b      	uxth	r3, r3
 8004cfc:	085b      	lsrs	r3, r3, #1
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	3301      	adds	r3, #1
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d108      	bne.n	8004d28 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d1a:	4a4a      	ldr	r2, [pc, #296]	; (8004e44 <HAL_SPI_TransmitReceive_DMA+0x304>)
 8004d1c:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d22:	4a49      	ldr	r2, [pc, #292]	; (8004e48 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8004d24:	62da      	str	r2, [r3, #44]	; 0x2c
 8004d26:	e007      	b.n	8004d38 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d2c:	4a47      	ldr	r2, [pc, #284]	; (8004e4c <HAL_SPI_TransmitReceive_DMA+0x30c>)
 8004d2e:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d34:	4a46      	ldr	r2, [pc, #280]	; (8004e50 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8004d36:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d3c:	4a45      	ldr	r2, [pc, #276]	; (8004e54 <HAL_SPI_TransmitReceive_DMA+0x314>)
 8004d3e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d44:	2200      	movs	r2, #0
 8004d46:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	4619      	mov	r1, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d58:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d60:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004d62:	f7fd fc35 	bl	80025d0 <HAL_DMA_Start_IT>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00c      	beq.n	8004d86 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d70:	f043 0210 	orr.w	r2, r3, #16
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004d84:	e054      	b.n	8004e30 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f042 0201 	orr.w	r2, r2, #1
 8004d94:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da2:	2200      	movs	r2, #0
 8004da4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004daa:	2200      	movs	r2, #0
 8004dac:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db2:	2200      	movs	r2, #0
 8004db4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbe:	4619      	mov	r1, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	330c      	adds	r3, #12
 8004dc6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dcc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004dce:	f7fd fbff 	bl	80025d0 <HAL_DMA_Start_IT>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00c      	beq.n	8004df2 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ddc:	f043 0210 	orr.w	r2, r3, #16
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8004de4:	2301      	movs	r3, #1
 8004de6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8004df0:	e01e      	b.n	8004e30 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dfc:	2b40      	cmp	r3, #64	; 0x40
 8004dfe:	d007      	beq.n	8004e10 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e0e:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0220 	orr.w	r2, r2, #32
 8004e1e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	685a      	ldr	r2, [r3, #4]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f042 0202 	orr.w	r2, r2, #2
 8004e2e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004e38:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3718      	adds	r7, #24
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	080051fd 	.word	0x080051fd
 8004e48:	080050c5 	.word	0x080050c5
 8004e4c:	08005219 	.word	0x08005219
 8004e50:	0800516d 	.word	0x0800516d
 8004e54:	08005235 	.word	0x08005235

08004e58 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	685b      	ldr	r3, [r3, #4]
 8004e66:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	099b      	lsrs	r3, r3, #6
 8004e74:	f003 0301 	and.w	r3, r3, #1
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10f      	bne.n	8004e9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d00a      	beq.n	8004e9c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	099b      	lsrs	r3, r3, #6
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d004      	beq.n	8004e9c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	4798      	blx	r3
    return;
 8004e9a:	e0d7      	b.n	800504c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8004e9c:	69bb      	ldr	r3, [r7, #24]
 8004e9e:	085b      	lsrs	r3, r3, #1
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00a      	beq.n	8004ebe <HAL_SPI_IRQHandler+0x66>
 8004ea8:	69fb      	ldr	r3, [r7, #28]
 8004eaa:	09db      	lsrs	r3, r3, #7
 8004eac:	f003 0301 	and.w	r3, r3, #1
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d004      	beq.n	8004ebe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	4798      	blx	r3
    return;
 8004ebc:	e0c6      	b.n	800504c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	095b      	lsrs	r3, r3, #5
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d10c      	bne.n	8004ee4 <HAL_SPI_IRQHandler+0x8c>
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	099b      	lsrs	r3, r3, #6
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d106      	bne.n	8004ee4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	0a1b      	lsrs	r3, r3, #8
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	f000 80b4 	beq.w	800504c <HAL_SPI_IRQHandler+0x1f4>
 8004ee4:	69fb      	ldr	r3, [r7, #28]
 8004ee6:	095b      	lsrs	r3, r3, #5
 8004ee8:	f003 0301 	and.w	r3, r3, #1
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80ad 	beq.w	800504c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	099b      	lsrs	r3, r3, #6
 8004ef6:	f003 0301 	and.w	r3, r3, #1
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d023      	beq.n	8004f46 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b03      	cmp	r3, #3
 8004f08:	d011      	beq.n	8004f2e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f0e:	f043 0204 	orr.w	r2, r3, #4
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f16:	2300      	movs	r3, #0
 8004f18:	617b      	str	r3, [r7, #20]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	617b      	str	r3, [r7, #20]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	e00b      	b.n	8004f46 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	613b      	str	r3, [r7, #16]
 8004f42:	693b      	ldr	r3, [r7, #16]
        return;
 8004f44:	e082      	b.n	800504c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d014      	beq.n	8004f7c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f56:	f043 0201 	orr.w	r2, r3, #1
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004f5e:	2300      	movs	r3, #0
 8004f60:	60fb      	str	r3, [r7, #12]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	60fb      	str	r3, [r7, #12]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f78:	601a      	str	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8004f7c:	69bb      	ldr	r3, [r7, #24]
 8004f7e:	0a1b      	lsrs	r3, r3, #8
 8004f80:	f003 0301 	and.w	r3, r3, #1
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d00c      	beq.n	8004fa2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f8c:	f043 0208 	orr.w	r2, r3, #8
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8004f94:	2300      	movs	r3, #0
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	689b      	ldr	r3, [r3, #8]
 8004f9e:	60bb      	str	r3, [r7, #8]
 8004fa0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d04f      	beq.n	800504a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	685a      	ldr	r2, [r3, #4]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004fb8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2201      	movs	r2, #1
 8004fbe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	f003 0302 	and.w	r3, r3, #2
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d104      	bne.n	8004fd6 <HAL_SPI_IRQHandler+0x17e>
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d034      	beq.n	8005040 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685a      	ldr	r2, [r3, #4]
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f022 0203 	bic.w	r2, r2, #3
 8004fe4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d011      	beq.n	8005012 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ff2:	4a18      	ldr	r2, [pc, #96]	; (8005054 <HAL_SPI_IRQHandler+0x1fc>)
 8004ff4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	f7fd fb48 	bl	8002690 <HAL_DMA_Abort_IT>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d005      	beq.n	8005012 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800500a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005016:	2b00      	cmp	r3, #0
 8005018:	d016      	beq.n	8005048 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800501e:	4a0d      	ldr	r2, [pc, #52]	; (8005054 <HAL_SPI_IRQHandler+0x1fc>)
 8005020:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005026:	4618      	mov	r0, r3
 8005028:	f7fd fb32 	bl	8002690 <HAL_DMA_Abort_IT>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00a      	beq.n	8005048 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005036:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800503e:	e003      	b.n	8005048 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 f827 	bl	8005094 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005046:	e000      	b.n	800504a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005048:	bf00      	nop
    return;
 800504a:	bf00      	nop
  }
}
 800504c:	3720      	adds	r7, #32
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	08005275 	.word	0x08005275

08005058 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8005060:	bf00      	nop
 8005062:	370c      	adds	r7, #12
 8005064:	46bd      	mov	sp, r7
 8005066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506a:	4770      	bx	lr

0800506c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800506c:	b480      	push	{r7}
 800506e:	b083      	sub	sp, #12
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005074:	bf00      	nop
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005088:	bf00      	nop
 800508a:	370c      	adds	r7, #12
 800508c:	46bd      	mov	sp, r7
 800508e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005092:	4770      	bx	lr

08005094 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80050b6:	b2db      	uxtb	r3, r3
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b084      	sub	sp, #16
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050d0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80050d2:	f7fd f883 	bl	80021dc <HAL_GetTick>
 80050d6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 0320 	and.w	r3, r3, #32
 80050e2:	2b20      	cmp	r3, #32
 80050e4:	d03c      	beq.n	8005160 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 0220 	bic.w	r2, r2, #32
 80050f4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10d      	bne.n	800511a <SPI_DMAReceiveCplt+0x56>
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005106:	d108      	bne.n	800511a <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f022 0203 	bic.w	r2, r2, #3
 8005116:	605a      	str	r2, [r3, #4]
 8005118:	e007      	b.n	800512a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	685a      	ldr	r2, [r3, #4]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f022 0201 	bic.w	r2, r2, #1
 8005128:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	2164      	movs	r1, #100	; 0x64
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f000 f9d4 	bl	80054dc <SPI_EndRxTransaction>
 8005134:	4603      	mov	r3, r0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2220      	movs	r2, #32
 800513e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005154:	2b00      	cmp	r3, #0
 8005156:	d003      	beq.n	8005160 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f7ff ff9b 	bl	8005094 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800515e:	e002      	b.n	8005166 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f7ff ff79 	bl	8005058 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005166:	3710      	adds	r7, #16
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}

0800516c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005178:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800517a:	f7fd f82f 	bl	80021dc <HAL_GetTick>
 800517e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0320 	and.w	r3, r3, #32
 800518a:	2b20      	cmp	r3, #32
 800518c:	d030      	beq.n	80051f0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685a      	ldr	r2, [r3, #4]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 0220 	bic.w	r2, r2, #32
 800519c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	2164      	movs	r1, #100	; 0x64
 80051a2:	68f8      	ldr	r0, [r7, #12]
 80051a4:	f000 f9f2 	bl	800558c <SPI_EndRxTxTransaction>
 80051a8:	4603      	mov	r3, r0
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d005      	beq.n	80051ba <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b2:	f043 0220 	orr.w	r2, r3, #32
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	685a      	ldr	r2, [r3, #4]
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f022 0203 	bic.w	r2, r2, #3
 80051c8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d003      	beq.n	80051f0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f7ff ff53 	bl	8005094 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80051ee:	e002      	b.n	80051f6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7fc fc53 	bl	8001a9c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80051f6:	3710      	adds	r7, #16
 80051f8:	46bd      	mov	sp, r7
 80051fa:	bd80      	pop	{r7, pc}

080051fc <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b084      	sub	sp, #16
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005208:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800520a:	68f8      	ldr	r0, [r7, #12]
 800520c:	f7ff ff2e 	bl	800506c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005210:	bf00      	nop
 8005212:	3710      	adds	r7, #16
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005224:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f7ff ff2a 	bl	8005080 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800522c:	bf00      	nop
 800522e:	3710      	adds	r7, #16
 8005230:	46bd      	mov	sp, r7
 8005232:	bd80      	pop	{r7, pc}

08005234 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8005234:	b580      	push	{r7, lr}
 8005236:	b084      	sub	sp, #16
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005240:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	685a      	ldr	r2, [r3, #4]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f022 0203 	bic.w	r2, r2, #3
 8005250:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005256:	f043 0210 	orr.w	r2, r3, #16
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005266:	68f8      	ldr	r0, [r7, #12]
 8005268:	f7ff ff14 	bl	8005094 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800526c:	bf00      	nop
 800526e:	3710      	adds	r7, #16
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005280:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005290:	68f8      	ldr	r0, [r7, #12]
 8005292:	f7ff feff 	bl	8005094 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005296:	bf00      	nop
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
	...

080052a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b088      	sub	sp, #32
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	60b9      	str	r1, [r7, #8]
 80052aa:	603b      	str	r3, [r7, #0]
 80052ac:	4613      	mov	r3, r2
 80052ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80052b0:	f7fc ff94 	bl	80021dc <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052b8:	1a9b      	subs	r3, r3, r2
 80052ba:	683a      	ldr	r2, [r7, #0]
 80052bc:	4413      	add	r3, r2
 80052be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80052c0:	f7fc ff8c 	bl	80021dc <HAL_GetTick>
 80052c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80052c6:	4b39      	ldr	r3, [pc, #228]	; (80053ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	015b      	lsls	r3, r3, #5
 80052cc:	0d1b      	lsrs	r3, r3, #20
 80052ce:	69fa      	ldr	r2, [r7, #28]
 80052d0:	fb02 f303 	mul.w	r3, r2, r3
 80052d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80052d6:	e054      	b.n	8005382 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052de:	d050      	beq.n	8005382 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80052e0:	f7fc ff7c 	bl	80021dc <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	69fa      	ldr	r2, [r7, #28]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d902      	bls.n	80052f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d13d      	bne.n	8005372 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005304:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800530e:	d111      	bne.n	8005334 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005318:	d004      	beq.n	8005324 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005322:	d107      	bne.n	8005334 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	681a      	ldr	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005332:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005338:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800533c:	d10f      	bne.n	800535e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800535c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800536e:	2303      	movs	r3, #3
 8005370:	e017      	b.n	80053a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d101      	bne.n	800537c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	3b01      	subs	r3, #1
 8005380:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	689a      	ldr	r2, [r3, #8]
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	4013      	ands	r3, r2
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	429a      	cmp	r2, r3
 8005390:	bf0c      	ite	eq
 8005392:	2301      	moveq	r3, #1
 8005394:	2300      	movne	r3, #0
 8005396:	b2db      	uxtb	r3, r3
 8005398:	461a      	mov	r2, r3
 800539a:	79fb      	ldrb	r3, [r7, #7]
 800539c:	429a      	cmp	r2, r3
 800539e:	d19b      	bne.n	80052d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3720      	adds	r7, #32
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000000 	.word	0x20000000

080053b0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b08a      	sub	sp, #40	; 0x28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
 80053bc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80053be:	2300      	movs	r3, #0
 80053c0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80053c2:	f7fc ff0b 	bl	80021dc <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ca:	1a9b      	subs	r3, r3, r2
 80053cc:	683a      	ldr	r2, [r7, #0]
 80053ce:	4413      	add	r3, r2
 80053d0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80053d2:	f7fc ff03 	bl	80021dc <HAL_GetTick>
 80053d6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	330c      	adds	r3, #12
 80053de:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80053e0:	4b3d      	ldr	r3, [pc, #244]	; (80054d8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	4613      	mov	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	4413      	add	r3, r2
 80053ea:	00da      	lsls	r2, r3, #3
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	0d1b      	lsrs	r3, r3, #20
 80053f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053f2:	fb02 f303 	mul.w	r3, r2, r3
 80053f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80053f8:	e060      	b.n	80054bc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005400:	d107      	bne.n	8005412 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d104      	bne.n	8005412 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	b2db      	uxtb	r3, r3
 800540e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005410:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005418:	d050      	beq.n	80054bc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800541a:	f7fc fedf 	bl	80021dc <HAL_GetTick>
 800541e:	4602      	mov	r2, r0
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005426:	429a      	cmp	r2, r3
 8005428:	d902      	bls.n	8005430 <SPI_WaitFifoStateUntilTimeout+0x80>
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	2b00      	cmp	r3, #0
 800542e:	d13d      	bne.n	80054ac <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800543e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	685b      	ldr	r3, [r3, #4]
 8005444:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005448:	d111      	bne.n	800546e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	689b      	ldr	r3, [r3, #8]
 800544e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005452:	d004      	beq.n	800545e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800545c:	d107      	bne.n	800546e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	681a      	ldr	r2, [r3, #0]
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800546c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005472:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005476:	d10f      	bne.n	8005498 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005486:	601a      	str	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005496:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80054a8:	2303      	movs	r3, #3
 80054aa:	e010      	b.n	80054ce <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d101      	bne.n	80054b6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80054b2:	2300      	movs	r3, #0
 80054b4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	3b01      	subs	r3, #1
 80054ba:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	689a      	ldr	r2, [r3, #8]
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	4013      	ands	r3, r2
 80054c6:	687a      	ldr	r2, [r7, #4]
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d196      	bne.n	80053fa <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3728      	adds	r7, #40	; 0x28
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bd80      	pop	{r7, pc}
 80054d6:	bf00      	nop
 80054d8:	20000000 	.word	0x20000000

080054dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80054dc:	b580      	push	{r7, lr}
 80054de:	b086      	sub	sp, #24
 80054e0:	af02      	add	r7, sp, #8
 80054e2:	60f8      	str	r0, [r7, #12]
 80054e4:	60b9      	str	r1, [r7, #8]
 80054e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80054f0:	d111      	bne.n	8005516 <SPI_EndRxTransaction+0x3a>
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	689b      	ldr	r3, [r3, #8]
 80054f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054fa:	d004      	beq.n	8005506 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005504:	d107      	bne.n	8005516 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005514:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	9300      	str	r3, [sp, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	2200      	movs	r2, #0
 800551e:	2180      	movs	r1, #128	; 0x80
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f7ff febd 	bl	80052a0 <SPI_WaitFlagStateUntilTimeout>
 8005526:	4603      	mov	r3, r0
 8005528:	2b00      	cmp	r3, #0
 800552a:	d007      	beq.n	800553c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005530:	f043 0220 	orr.w	r2, r3, #32
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e023      	b.n	8005584 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005544:	d11d      	bne.n	8005582 <SPI_EndRxTransaction+0xa6>
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800554e:	d004      	beq.n	800555a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005558:	d113      	bne.n	8005582 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	2200      	movs	r2, #0
 8005562:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005566:	68f8      	ldr	r0, [r7, #12]
 8005568:	f7ff ff22 	bl	80053b0 <SPI_WaitFifoStateUntilTimeout>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d007      	beq.n	8005582 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005576:	f043 0220 	orr.w	r2, r3, #32
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e000      	b.n	8005584 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3710      	adds	r7, #16
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b086      	sub	sp, #24
 8005590:	af02      	add	r7, sp, #8
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	2200      	movs	r2, #0
 80055a0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f7ff ff03 	bl	80053b0 <SPI_WaitFifoStateUntilTimeout>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d007      	beq.n	80055c0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055b4:	f043 0220 	orr.w	r2, r3, #32
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e027      	b.n	8005610 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	9300      	str	r3, [sp, #0]
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2200      	movs	r2, #0
 80055c8:	2180      	movs	r1, #128	; 0x80
 80055ca:	68f8      	ldr	r0, [r7, #12]
 80055cc:	f7ff fe68 	bl	80052a0 <SPI_WaitFlagStateUntilTimeout>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d007      	beq.n	80055e6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055da:	f043 0220 	orr.w	r2, r3, #32
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80055e2:	2303      	movs	r3, #3
 80055e4:	e014      	b.n	8005610 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	2200      	movs	r2, #0
 80055ee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80055f2:	68f8      	ldr	r0, [r7, #12]
 80055f4:	f7ff fedc 	bl	80053b0 <SPI_WaitFifoStateUntilTimeout>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d007      	beq.n	800560e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005602:	f043 0220 	orr.w	r2, r3, #32
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e000      	b.n	8005610 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e040      	b.n	80056ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800562e:	2b00      	cmp	r3, #0
 8005630:	d106      	bne.n	8005640 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f7fc fbd4 	bl	8001de8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2224      	movs	r2, #36	; 0x24
 8005644:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f022 0201 	bic.w	r2, r2, #1
 8005654:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 f8c0 	bl	80057dc <UART_SetConfig>
 800565c:	4603      	mov	r3, r0
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	e022      	b.n	80056ac <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800566a:	2b00      	cmp	r3, #0
 800566c:	d002      	beq.n	8005674 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f000 fb6c 	bl	8005d4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005682:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	689a      	ldr	r2, [r3, #8]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005692:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	681a      	ldr	r2, [r3, #0]
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f042 0201 	orr.w	r2, r2, #1
 80056a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 fbf3 	bl	8005e90 <UART_CheckIdleState>
 80056aa:	4603      	mov	r3, r0
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b08a      	sub	sp, #40	; 0x28
 80056b8:	af02      	add	r7, sp, #8
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	603b      	str	r3, [r7, #0]
 80056c0:	4613      	mov	r3, r2
 80056c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80056c8:	2b20      	cmp	r3, #32
 80056ca:	f040 8082 	bne.w	80057d2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80056ce:	68bb      	ldr	r3, [r7, #8]
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d002      	beq.n	80056da <HAL_UART_Transmit+0x26>
 80056d4:	88fb      	ldrh	r3, [r7, #6]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e07a      	b.n	80057d4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80056e4:	2b01      	cmp	r3, #1
 80056e6:	d101      	bne.n	80056ec <HAL_UART_Transmit+0x38>
 80056e8:	2302      	movs	r3, #2
 80056ea:	e073      	b.n	80057d4 <HAL_UART_Transmit+0x120>
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	2200      	movs	r2, #0
 80056f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	2221      	movs	r2, #33	; 0x21
 8005700:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005702:	f7fc fd6b 	bl	80021dc <HAL_GetTick>
 8005706:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	88fa      	ldrh	r2, [r7, #6]
 800570c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	88fa      	ldrh	r2, [r7, #6]
 8005714:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	689b      	ldr	r3, [r3, #8]
 800571c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005720:	d108      	bne.n	8005734 <HAL_UART_Transmit+0x80>
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	691b      	ldr	r3, [r3, #16]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d104      	bne.n	8005734 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800572a:	2300      	movs	r3, #0
 800572c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	61bb      	str	r3, [r7, #24]
 8005732:	e003      	b.n	800573c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005738:	2300      	movs	r3, #0
 800573a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	2200      	movs	r2, #0
 8005740:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005744:	e02d      	b.n	80057a2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	9300      	str	r3, [sp, #0]
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	2200      	movs	r2, #0
 800574e:	2180      	movs	r1, #128	; 0x80
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 fbe6 	bl	8005f22 <UART_WaitOnFlagUntilTimeout>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d001      	beq.n	8005760 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800575c:	2303      	movs	r3, #3
 800575e:	e039      	b.n	80057d4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10b      	bne.n	800577e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	881a      	ldrh	r2, [r3, #0]
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005772:	b292      	uxth	r2, r2
 8005774:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	3302      	adds	r3, #2
 800577a:	61bb      	str	r3, [r7, #24]
 800577c:	e008      	b.n	8005790 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800577e:	69fb      	ldr	r3, [r7, #28]
 8005780:	781a      	ldrb	r2, [r3, #0]
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	b292      	uxth	r2, r2
 8005788:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800578a:	69fb      	ldr	r3, [r7, #28]
 800578c:	3301      	adds	r3, #1
 800578e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005796:	b29b      	uxth	r3, r3
 8005798:	3b01      	subs	r3, #1
 800579a:	b29a      	uxth	r2, r3
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80057a8:	b29b      	uxth	r3, r3
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d1cb      	bne.n	8005746 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	2200      	movs	r2, #0
 80057b6:	2140      	movs	r1, #64	; 0x40
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 fbb2 	bl	8005f22 <UART_WaitOnFlagUntilTimeout>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d001      	beq.n	80057c8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e005      	b.n	80057d4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2220      	movs	r2, #32
 80057cc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80057ce:	2300      	movs	r3, #0
 80057d0:	e000      	b.n	80057d4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80057d2:	2302      	movs	r3, #2
  }
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3720      	adds	r7, #32
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e0:	b08a      	sub	sp, #40	; 0x28
 80057e2:	af00      	add	r7, sp, #0
 80057e4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057e6:	2300      	movs	r3, #0
 80057e8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	689a      	ldr	r2, [r3, #8]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	431a      	orrs	r2, r3
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	431a      	orrs	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	69db      	ldr	r3, [r3, #28]
 8005800:	4313      	orrs	r3, r2
 8005802:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	681a      	ldr	r2, [r3, #0]
 800580a:	4ba4      	ldr	r3, [pc, #656]	; (8005a9c <UART_SetConfig+0x2c0>)
 800580c:	4013      	ands	r3, r2
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	6812      	ldr	r2, [r2, #0]
 8005812:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005814:	430b      	orrs	r3, r1
 8005816:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	68da      	ldr	r2, [r3, #12]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a99      	ldr	r2, [pc, #612]	; (8005aa0 <UART_SetConfig+0x2c4>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d004      	beq.n	8005848 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	6a1b      	ldr	r3, [r3, #32]
 8005842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005844:	4313      	orrs	r3, r2
 8005846:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	689b      	ldr	r3, [r3, #8]
 800584e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005858:	430a      	orrs	r2, r1
 800585a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a90      	ldr	r2, [pc, #576]	; (8005aa4 <UART_SetConfig+0x2c8>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d126      	bne.n	80058b4 <UART_SetConfig+0xd8>
 8005866:	4b90      	ldr	r3, [pc, #576]	; (8005aa8 <UART_SetConfig+0x2cc>)
 8005868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800586c:	f003 0303 	and.w	r3, r3, #3
 8005870:	2b03      	cmp	r3, #3
 8005872:	d81b      	bhi.n	80058ac <UART_SetConfig+0xd0>
 8005874:	a201      	add	r2, pc, #4	; (adr r2, 800587c <UART_SetConfig+0xa0>)
 8005876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800587a:	bf00      	nop
 800587c:	0800588d 	.word	0x0800588d
 8005880:	0800589d 	.word	0x0800589d
 8005884:	08005895 	.word	0x08005895
 8005888:	080058a5 	.word	0x080058a5
 800588c:	2301      	movs	r3, #1
 800588e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005892:	e116      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005894:	2302      	movs	r3, #2
 8005896:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800589a:	e112      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 800589c:	2304      	movs	r3, #4
 800589e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058a2:	e10e      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80058a4:	2308      	movs	r3, #8
 80058a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058aa:	e10a      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80058ac:	2310      	movs	r3, #16
 80058ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80058b2:	e106      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a7c      	ldr	r2, [pc, #496]	; (8005aac <UART_SetConfig+0x2d0>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d138      	bne.n	8005930 <UART_SetConfig+0x154>
 80058be:	4b7a      	ldr	r3, [pc, #488]	; (8005aa8 <UART_SetConfig+0x2cc>)
 80058c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058c4:	f003 030c 	and.w	r3, r3, #12
 80058c8:	2b0c      	cmp	r3, #12
 80058ca:	d82d      	bhi.n	8005928 <UART_SetConfig+0x14c>
 80058cc:	a201      	add	r2, pc, #4	; (adr r2, 80058d4 <UART_SetConfig+0xf8>)
 80058ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058d2:	bf00      	nop
 80058d4:	08005909 	.word	0x08005909
 80058d8:	08005929 	.word	0x08005929
 80058dc:	08005929 	.word	0x08005929
 80058e0:	08005929 	.word	0x08005929
 80058e4:	08005919 	.word	0x08005919
 80058e8:	08005929 	.word	0x08005929
 80058ec:	08005929 	.word	0x08005929
 80058f0:	08005929 	.word	0x08005929
 80058f4:	08005911 	.word	0x08005911
 80058f8:	08005929 	.word	0x08005929
 80058fc:	08005929 	.word	0x08005929
 8005900:	08005929 	.word	0x08005929
 8005904:	08005921 	.word	0x08005921
 8005908:	2300      	movs	r3, #0
 800590a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800590e:	e0d8      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005910:	2302      	movs	r3, #2
 8005912:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005916:	e0d4      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005918:	2304      	movs	r3, #4
 800591a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800591e:	e0d0      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005920:	2308      	movs	r3, #8
 8005922:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005926:	e0cc      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005928:	2310      	movs	r3, #16
 800592a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800592e:	e0c8      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a5e      	ldr	r2, [pc, #376]	; (8005ab0 <UART_SetConfig+0x2d4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d125      	bne.n	8005986 <UART_SetConfig+0x1aa>
 800593a:	4b5b      	ldr	r3, [pc, #364]	; (8005aa8 <UART_SetConfig+0x2cc>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005940:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005944:	2b30      	cmp	r3, #48	; 0x30
 8005946:	d016      	beq.n	8005976 <UART_SetConfig+0x19a>
 8005948:	2b30      	cmp	r3, #48	; 0x30
 800594a:	d818      	bhi.n	800597e <UART_SetConfig+0x1a2>
 800594c:	2b20      	cmp	r3, #32
 800594e:	d00a      	beq.n	8005966 <UART_SetConfig+0x18a>
 8005950:	2b20      	cmp	r3, #32
 8005952:	d814      	bhi.n	800597e <UART_SetConfig+0x1a2>
 8005954:	2b00      	cmp	r3, #0
 8005956:	d002      	beq.n	800595e <UART_SetConfig+0x182>
 8005958:	2b10      	cmp	r3, #16
 800595a:	d008      	beq.n	800596e <UART_SetConfig+0x192>
 800595c:	e00f      	b.n	800597e <UART_SetConfig+0x1a2>
 800595e:	2300      	movs	r3, #0
 8005960:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005964:	e0ad      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005966:	2302      	movs	r3, #2
 8005968:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800596c:	e0a9      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 800596e:	2304      	movs	r3, #4
 8005970:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005974:	e0a5      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005976:	2308      	movs	r3, #8
 8005978:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800597c:	e0a1      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 800597e:	2310      	movs	r3, #16
 8005980:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005984:	e09d      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a4a      	ldr	r2, [pc, #296]	; (8005ab4 <UART_SetConfig+0x2d8>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d125      	bne.n	80059dc <UART_SetConfig+0x200>
 8005990:	4b45      	ldr	r3, [pc, #276]	; (8005aa8 <UART_SetConfig+0x2cc>)
 8005992:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005996:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800599a:	2bc0      	cmp	r3, #192	; 0xc0
 800599c:	d016      	beq.n	80059cc <UART_SetConfig+0x1f0>
 800599e:	2bc0      	cmp	r3, #192	; 0xc0
 80059a0:	d818      	bhi.n	80059d4 <UART_SetConfig+0x1f8>
 80059a2:	2b80      	cmp	r3, #128	; 0x80
 80059a4:	d00a      	beq.n	80059bc <UART_SetConfig+0x1e0>
 80059a6:	2b80      	cmp	r3, #128	; 0x80
 80059a8:	d814      	bhi.n	80059d4 <UART_SetConfig+0x1f8>
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d002      	beq.n	80059b4 <UART_SetConfig+0x1d8>
 80059ae:	2b40      	cmp	r3, #64	; 0x40
 80059b0:	d008      	beq.n	80059c4 <UART_SetConfig+0x1e8>
 80059b2:	e00f      	b.n	80059d4 <UART_SetConfig+0x1f8>
 80059b4:	2300      	movs	r3, #0
 80059b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059ba:	e082      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80059bc:	2302      	movs	r3, #2
 80059be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059c2:	e07e      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80059c4:	2304      	movs	r3, #4
 80059c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059ca:	e07a      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80059cc:	2308      	movs	r3, #8
 80059ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059d2:	e076      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80059d4:	2310      	movs	r3, #16
 80059d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80059da:	e072      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a35      	ldr	r2, [pc, #212]	; (8005ab8 <UART_SetConfig+0x2dc>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d12a      	bne.n	8005a3c <UART_SetConfig+0x260>
 80059e6:	4b30      	ldr	r3, [pc, #192]	; (8005aa8 <UART_SetConfig+0x2cc>)
 80059e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059f4:	d01a      	beq.n	8005a2c <UART_SetConfig+0x250>
 80059f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059fa:	d81b      	bhi.n	8005a34 <UART_SetConfig+0x258>
 80059fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a00:	d00c      	beq.n	8005a1c <UART_SetConfig+0x240>
 8005a02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a06:	d815      	bhi.n	8005a34 <UART_SetConfig+0x258>
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d003      	beq.n	8005a14 <UART_SetConfig+0x238>
 8005a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a10:	d008      	beq.n	8005a24 <UART_SetConfig+0x248>
 8005a12:	e00f      	b.n	8005a34 <UART_SetConfig+0x258>
 8005a14:	2300      	movs	r3, #0
 8005a16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a1a:	e052      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a1c:	2302      	movs	r3, #2
 8005a1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a22:	e04e      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a24:	2304      	movs	r3, #4
 8005a26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a2a:	e04a      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a2c:	2308      	movs	r3, #8
 8005a2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a32:	e046      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a34:	2310      	movs	r3, #16
 8005a36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a3a:	e042      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a17      	ldr	r2, [pc, #92]	; (8005aa0 <UART_SetConfig+0x2c4>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d13a      	bne.n	8005abc <UART_SetConfig+0x2e0>
 8005a46:	4b18      	ldr	r3, [pc, #96]	; (8005aa8 <UART_SetConfig+0x2cc>)
 8005a48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a4c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005a50:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a54:	d01a      	beq.n	8005a8c <UART_SetConfig+0x2b0>
 8005a56:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a5a:	d81b      	bhi.n	8005a94 <UART_SetConfig+0x2b8>
 8005a5c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a60:	d00c      	beq.n	8005a7c <UART_SetConfig+0x2a0>
 8005a62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a66:	d815      	bhi.n	8005a94 <UART_SetConfig+0x2b8>
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <UART_SetConfig+0x298>
 8005a6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a70:	d008      	beq.n	8005a84 <UART_SetConfig+0x2a8>
 8005a72:	e00f      	b.n	8005a94 <UART_SetConfig+0x2b8>
 8005a74:	2300      	movs	r3, #0
 8005a76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a7a:	e022      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a7c:	2302      	movs	r3, #2
 8005a7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a82:	e01e      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a84:	2304      	movs	r3, #4
 8005a86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a8a:	e01a      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a8c:	2308      	movs	r3, #8
 8005a8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a92:	e016      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a94:	2310      	movs	r3, #16
 8005a96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a9a:	e012      	b.n	8005ac2 <UART_SetConfig+0x2e6>
 8005a9c:	efff69f3 	.word	0xefff69f3
 8005aa0:	40008000 	.word	0x40008000
 8005aa4:	40013800 	.word	0x40013800
 8005aa8:	40021000 	.word	0x40021000
 8005aac:	40004400 	.word	0x40004400
 8005ab0:	40004800 	.word	0x40004800
 8005ab4:	40004c00 	.word	0x40004c00
 8005ab8:	40005000 	.word	0x40005000
 8005abc:	2310      	movs	r3, #16
 8005abe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a9f      	ldr	r2, [pc, #636]	; (8005d44 <UART_SetConfig+0x568>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d17a      	bne.n	8005bc2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005acc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005ad0:	2b08      	cmp	r3, #8
 8005ad2:	d824      	bhi.n	8005b1e <UART_SetConfig+0x342>
 8005ad4:	a201      	add	r2, pc, #4	; (adr r2, 8005adc <UART_SetConfig+0x300>)
 8005ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ada:	bf00      	nop
 8005adc:	08005b01 	.word	0x08005b01
 8005ae0:	08005b1f 	.word	0x08005b1f
 8005ae4:	08005b09 	.word	0x08005b09
 8005ae8:	08005b1f 	.word	0x08005b1f
 8005aec:	08005b0f 	.word	0x08005b0f
 8005af0:	08005b1f 	.word	0x08005b1f
 8005af4:	08005b1f 	.word	0x08005b1f
 8005af8:	08005b1f 	.word	0x08005b1f
 8005afc:	08005b17 	.word	0x08005b17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b00:	f7fd feb2 	bl	8003868 <HAL_RCC_GetPCLK1Freq>
 8005b04:	61f8      	str	r0, [r7, #28]
        break;
 8005b06:	e010      	b.n	8005b2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b08:	4b8f      	ldr	r3, [pc, #572]	; (8005d48 <UART_SetConfig+0x56c>)
 8005b0a:	61fb      	str	r3, [r7, #28]
        break;
 8005b0c:	e00d      	b.n	8005b2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b0e:	f7fd fe13 	bl	8003738 <HAL_RCC_GetSysClockFreq>
 8005b12:	61f8      	str	r0, [r7, #28]
        break;
 8005b14:	e009      	b.n	8005b2a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b1a:	61fb      	str	r3, [r7, #28]
        break;
 8005b1c:	e005      	b.n	8005b2a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005b28:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	f000 80fb 	beq.w	8005d28 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	4613      	mov	r3, r2
 8005b38:	005b      	lsls	r3, r3, #1
 8005b3a:	4413      	add	r3, r2
 8005b3c:	69fa      	ldr	r2, [r7, #28]
 8005b3e:	429a      	cmp	r2, r3
 8005b40:	d305      	bcc.n	8005b4e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	685b      	ldr	r3, [r3, #4]
 8005b46:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b48:	69fa      	ldr	r2, [r7, #28]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	d903      	bls.n	8005b56 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005b54:	e0e8      	b.n	8005d28 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005b56:	69fb      	ldr	r3, [r7, #28]
 8005b58:	2200      	movs	r2, #0
 8005b5a:	461c      	mov	r4, r3
 8005b5c:	4615      	mov	r5, r2
 8005b5e:	f04f 0200 	mov.w	r2, #0
 8005b62:	f04f 0300 	mov.w	r3, #0
 8005b66:	022b      	lsls	r3, r5, #8
 8005b68:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005b6c:	0222      	lsls	r2, r4, #8
 8005b6e:	68f9      	ldr	r1, [r7, #12]
 8005b70:	6849      	ldr	r1, [r1, #4]
 8005b72:	0849      	lsrs	r1, r1, #1
 8005b74:	2000      	movs	r0, #0
 8005b76:	4688      	mov	r8, r1
 8005b78:	4681      	mov	r9, r0
 8005b7a:	eb12 0a08 	adds.w	sl, r2, r8
 8005b7e:	eb43 0b09 	adc.w	fp, r3, r9
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	685b      	ldr	r3, [r3, #4]
 8005b86:	2200      	movs	r2, #0
 8005b88:	603b      	str	r3, [r7, #0]
 8005b8a:	607a      	str	r2, [r7, #4]
 8005b8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b90:	4650      	mov	r0, sl
 8005b92:	4659      	mov	r1, fp
 8005b94:	f7fb f808 	bl	8000ba8 <__aeabi_uldivmod>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ba0:	69bb      	ldr	r3, [r7, #24]
 8005ba2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005ba6:	d308      	bcc.n	8005bba <UART_SetConfig+0x3de>
 8005ba8:	69bb      	ldr	r3, [r7, #24]
 8005baa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bae:	d204      	bcs.n	8005bba <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	69ba      	ldr	r2, [r7, #24]
 8005bb6:	60da      	str	r2, [r3, #12]
 8005bb8:	e0b6      	b.n	8005d28 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005bc0:	e0b2      	b.n	8005d28 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bca:	d15e      	bne.n	8005c8a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8005bcc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d828      	bhi.n	8005c26 <UART_SetConfig+0x44a>
 8005bd4:	a201      	add	r2, pc, #4	; (adr r2, 8005bdc <UART_SetConfig+0x400>)
 8005bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bda:	bf00      	nop
 8005bdc:	08005c01 	.word	0x08005c01
 8005be0:	08005c09 	.word	0x08005c09
 8005be4:	08005c11 	.word	0x08005c11
 8005be8:	08005c27 	.word	0x08005c27
 8005bec:	08005c17 	.word	0x08005c17
 8005bf0:	08005c27 	.word	0x08005c27
 8005bf4:	08005c27 	.word	0x08005c27
 8005bf8:	08005c27 	.word	0x08005c27
 8005bfc:	08005c1f 	.word	0x08005c1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c00:	f7fd fe32 	bl	8003868 <HAL_RCC_GetPCLK1Freq>
 8005c04:	61f8      	str	r0, [r7, #28]
        break;
 8005c06:	e014      	b.n	8005c32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c08:	f7fd fe44 	bl	8003894 <HAL_RCC_GetPCLK2Freq>
 8005c0c:	61f8      	str	r0, [r7, #28]
        break;
 8005c0e:	e010      	b.n	8005c32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c10:	4b4d      	ldr	r3, [pc, #308]	; (8005d48 <UART_SetConfig+0x56c>)
 8005c12:	61fb      	str	r3, [r7, #28]
        break;
 8005c14:	e00d      	b.n	8005c32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c16:	f7fd fd8f 	bl	8003738 <HAL_RCC_GetSysClockFreq>
 8005c1a:	61f8      	str	r0, [r7, #28]
        break;
 8005c1c:	e009      	b.n	8005c32 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c1e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c22:	61fb      	str	r3, [r7, #28]
        break;
 8005c24:	e005      	b.n	8005c32 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005c30:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c32:	69fb      	ldr	r3, [r7, #28]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d077      	beq.n	8005d28 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	005a      	lsls	r2, r3, #1
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	085b      	lsrs	r3, r3, #1
 8005c42:	441a      	add	r2, r3
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	2b0f      	cmp	r3, #15
 8005c52:	d916      	bls.n	8005c82 <UART_SetConfig+0x4a6>
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c5a:	d212      	bcs.n	8005c82 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c5c:	69bb      	ldr	r3, [r7, #24]
 8005c5e:	b29b      	uxth	r3, r3
 8005c60:	f023 030f 	bic.w	r3, r3, #15
 8005c64:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c66:	69bb      	ldr	r3, [r7, #24]
 8005c68:	085b      	lsrs	r3, r3, #1
 8005c6a:	b29b      	uxth	r3, r3
 8005c6c:	f003 0307 	and.w	r3, r3, #7
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	8afb      	ldrh	r3, [r7, #22]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	8afa      	ldrh	r2, [r7, #22]
 8005c7e:	60da      	str	r2, [r3, #12]
 8005c80:	e052      	b.n	8005d28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005c88:	e04e      	b.n	8005d28 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005c8a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c8e:	2b08      	cmp	r3, #8
 8005c90:	d827      	bhi.n	8005ce2 <UART_SetConfig+0x506>
 8005c92:	a201      	add	r2, pc, #4	; (adr r2, 8005c98 <UART_SetConfig+0x4bc>)
 8005c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c98:	08005cbd 	.word	0x08005cbd
 8005c9c:	08005cc5 	.word	0x08005cc5
 8005ca0:	08005ccd 	.word	0x08005ccd
 8005ca4:	08005ce3 	.word	0x08005ce3
 8005ca8:	08005cd3 	.word	0x08005cd3
 8005cac:	08005ce3 	.word	0x08005ce3
 8005cb0:	08005ce3 	.word	0x08005ce3
 8005cb4:	08005ce3 	.word	0x08005ce3
 8005cb8:	08005cdb 	.word	0x08005cdb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cbc:	f7fd fdd4 	bl	8003868 <HAL_RCC_GetPCLK1Freq>
 8005cc0:	61f8      	str	r0, [r7, #28]
        break;
 8005cc2:	e014      	b.n	8005cee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005cc4:	f7fd fde6 	bl	8003894 <HAL_RCC_GetPCLK2Freq>
 8005cc8:	61f8      	str	r0, [r7, #28]
        break;
 8005cca:	e010      	b.n	8005cee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ccc:	4b1e      	ldr	r3, [pc, #120]	; (8005d48 <UART_SetConfig+0x56c>)
 8005cce:	61fb      	str	r3, [r7, #28]
        break;
 8005cd0:	e00d      	b.n	8005cee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005cd2:	f7fd fd31 	bl	8003738 <HAL_RCC_GetSysClockFreq>
 8005cd6:	61f8      	str	r0, [r7, #28]
        break;
 8005cd8:	e009      	b.n	8005cee <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cda:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005cde:	61fb      	str	r3, [r7, #28]
        break;
 8005ce0:	e005      	b.n	8005cee <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005cec:	bf00      	nop
    }

    if (pclk != 0U)
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d019      	beq.n	8005d28 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	085a      	lsrs	r2, r3, #1
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	441a      	add	r2, r3
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d06:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	2b0f      	cmp	r3, #15
 8005d0c:	d909      	bls.n	8005d22 <UART_SetConfig+0x546>
 8005d0e:	69bb      	ldr	r3, [r7, #24]
 8005d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d14:	d205      	bcs.n	8005d22 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d16:	69bb      	ldr	r3, [r7, #24]
 8005d18:	b29a      	uxth	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	60da      	str	r2, [r3, #12]
 8005d20:	e002      	b.n	8005d28 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005d34:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3728      	adds	r7, #40	; 0x28
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d42:	bf00      	nop
 8005d44:	40008000 	.word	0x40008000
 8005d48:	00f42400 	.word	0x00f42400

08005d4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d58:	f003 0301 	and.w	r3, r3, #1
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00a      	beq.n	8005d76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d7a:	f003 0302 	and.w	r3, r3, #2
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d00a      	beq.n	8005d98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	430a      	orrs	r2, r1
 8005d96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9c:	f003 0304 	and.w	r3, r3, #4
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00a      	beq.n	8005dba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	430a      	orrs	r2, r1
 8005db8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	f003 0308 	and.w	r3, r3, #8
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00a      	beq.n	8005ddc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	430a      	orrs	r2, r1
 8005dda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de0:	f003 0310 	and.w	r3, r3, #16
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d00a      	beq.n	8005dfe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	430a      	orrs	r2, r1
 8005dfc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e02:	f003 0320 	and.w	r3, r3, #32
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d00a      	beq.n	8005e20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	430a      	orrs	r2, r1
 8005e1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d01a      	beq.n	8005e62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	685b      	ldr	r3, [r3, #4]
 8005e32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e4a:	d10a      	bne.n	8005e62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00a      	beq.n	8005e84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	430a      	orrs	r2, r1
 8005e82:	605a      	str	r2, [r3, #4]
  }
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af02      	add	r7, sp, #8
 8005e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ea0:	f7fc f99c 	bl	80021dc <HAL_GetTick>
 8005ea4:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 0308 	and.w	r3, r3, #8
 8005eb0:	2b08      	cmp	r3, #8
 8005eb2:	d10e      	bne.n	8005ed2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005eb4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005eb8:	9300      	str	r3, [sp, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 f82d 	bl	8005f22 <UART_WaitOnFlagUntilTimeout>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d001      	beq.n	8005ed2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005ece:	2303      	movs	r3, #3
 8005ed0:	e023      	b.n	8005f1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0304 	and.w	r3, r3, #4
 8005edc:	2b04      	cmp	r3, #4
 8005ede:	d10e      	bne.n	8005efe <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ee0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f817 	bl	8005f22 <UART_WaitOnFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d001      	beq.n	8005efe <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e00d      	b.n	8005f1a <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	2220      	movs	r2, #32
 8005f02:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	2220      	movs	r2, #32
 8005f08:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005f18:	2300      	movs	r3, #0
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b09c      	sub	sp, #112	; 0x70
 8005f26:	af00      	add	r7, sp, #0
 8005f28:	60f8      	str	r0, [r7, #12]
 8005f2a:	60b9      	str	r1, [r7, #8]
 8005f2c:	603b      	str	r3, [r7, #0]
 8005f2e:	4613      	mov	r3, r2
 8005f30:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f32:	e0a5      	b.n	8006080 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3a:	f000 80a1 	beq.w	8006080 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f3e:	f7fc f94d 	bl	80021dc <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d302      	bcc.n	8005f54 <UART_WaitOnFlagUntilTimeout+0x32>
 8005f4e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d13e      	bne.n	8005fd2 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005f5c:	e853 3f00 	ldrex	r3, [r3]
 8005f60:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005f62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f64:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f68:	667b      	str	r3, [r7, #100]	; 0x64
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005f72:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f74:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f76:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005f78:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005f7a:	e841 2300 	strex	r3, r2, [r1]
 8005f7e:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005f80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1e6      	bne.n	8005f54 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	3308      	adds	r3, #8
 8005f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f90:	e853 3f00 	ldrex	r3, [r3]
 8005f94:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f98:	f023 0301 	bic.w	r3, r3, #1
 8005f9c:	663b      	str	r3, [r7, #96]	; 0x60
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	3308      	adds	r3, #8
 8005fa4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005fa6:	64ba      	str	r2, [r7, #72]	; 0x48
 8005fa8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005faa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005fac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005fae:	e841 2300 	strex	r3, r2, [r1]
 8005fb2:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005fb4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d1e5      	bne.n	8005f86 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	2220      	movs	r2, #32
 8005fc4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e067      	b.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f003 0304 	and.w	r3, r3, #4
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d04f      	beq.n	8006080 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fee:	d147      	bne.n	8006080 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ff8:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006000:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006002:	e853 3f00 	ldrex	r3, [r3]
 8006006:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800600a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800600e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	461a      	mov	r2, r3
 8006016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006018:	637b      	str	r3, [r7, #52]	; 0x34
 800601a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800601c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800601e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006020:	e841 2300 	strex	r3, r2, [r1]
 8006024:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006028:	2b00      	cmp	r3, #0
 800602a:	d1e6      	bne.n	8005ffa <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	3308      	adds	r3, #8
 8006032:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	e853 3f00 	ldrex	r3, [r3]
 800603a:	613b      	str	r3, [r7, #16]
   return(result);
 800603c:	693b      	ldr	r3, [r7, #16]
 800603e:	f023 0301 	bic.w	r3, r3, #1
 8006042:	66bb      	str	r3, [r7, #104]	; 0x68
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	3308      	adds	r3, #8
 800604a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800604c:	623a      	str	r2, [r7, #32]
 800604e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006050:	69f9      	ldr	r1, [r7, #28]
 8006052:	6a3a      	ldr	r2, [r7, #32]
 8006054:	e841 2300 	strex	r3, r2, [r1]
 8006058:	61bb      	str	r3, [r7, #24]
   return(result);
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d1e5      	bne.n	800602c <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2220      	movs	r2, #32
 8006064:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2220      	movs	r2, #32
 800606a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	2220      	movs	r2, #32
 8006070:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800607c:	2303      	movs	r3, #3
 800607e:	e010      	b.n	80060a2 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	69da      	ldr	r2, [r3, #28]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	4013      	ands	r3, r2
 800608a:	68ba      	ldr	r2, [r7, #8]
 800608c:	429a      	cmp	r2, r3
 800608e:	bf0c      	ite	eq
 8006090:	2301      	moveq	r3, #1
 8006092:	2300      	movne	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
 8006098:	79fb      	ldrb	r3, [r7, #7]
 800609a:	429a      	cmp	r2, r3
 800609c:	f43f af4a 	beq.w	8005f34 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3770      	adds	r7, #112	; 0x70
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
	...

080060ac <__errno>:
 80060ac:	4b01      	ldr	r3, [pc, #4]	; (80060b4 <__errno+0x8>)
 80060ae:	6818      	ldr	r0, [r3, #0]
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	2000000c 	.word	0x2000000c

080060b8 <__libc_init_array>:
 80060b8:	b570      	push	{r4, r5, r6, lr}
 80060ba:	4d0d      	ldr	r5, [pc, #52]	; (80060f0 <__libc_init_array+0x38>)
 80060bc:	4c0d      	ldr	r4, [pc, #52]	; (80060f4 <__libc_init_array+0x3c>)
 80060be:	1b64      	subs	r4, r4, r5
 80060c0:	10a4      	asrs	r4, r4, #2
 80060c2:	2600      	movs	r6, #0
 80060c4:	42a6      	cmp	r6, r4
 80060c6:	d109      	bne.n	80060dc <__libc_init_array+0x24>
 80060c8:	4d0b      	ldr	r5, [pc, #44]	; (80060f8 <__libc_init_array+0x40>)
 80060ca:	4c0c      	ldr	r4, [pc, #48]	; (80060fc <__libc_init_array+0x44>)
 80060cc:	f002 ff04 	bl	8008ed8 <_init>
 80060d0:	1b64      	subs	r4, r4, r5
 80060d2:	10a4      	asrs	r4, r4, #2
 80060d4:	2600      	movs	r6, #0
 80060d6:	42a6      	cmp	r6, r4
 80060d8:	d105      	bne.n	80060e6 <__libc_init_array+0x2e>
 80060da:	bd70      	pop	{r4, r5, r6, pc}
 80060dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80060e0:	4798      	blx	r3
 80060e2:	3601      	adds	r6, #1
 80060e4:	e7ee      	b.n	80060c4 <__libc_init_array+0xc>
 80060e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ea:	4798      	blx	r3
 80060ec:	3601      	adds	r6, #1
 80060ee:	e7f2      	b.n	80060d6 <__libc_init_array+0x1e>
 80060f0:	0800938c 	.word	0x0800938c
 80060f4:	0800938c 	.word	0x0800938c
 80060f8:	0800938c 	.word	0x0800938c
 80060fc:	08009390 	.word	0x08009390

08006100 <memset>:
 8006100:	4402      	add	r2, r0
 8006102:	4603      	mov	r3, r0
 8006104:	4293      	cmp	r3, r2
 8006106:	d100      	bne.n	800610a <memset+0xa>
 8006108:	4770      	bx	lr
 800610a:	f803 1b01 	strb.w	r1, [r3], #1
 800610e:	e7f9      	b.n	8006104 <memset+0x4>

08006110 <__cvt>:
 8006110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006114:	ec55 4b10 	vmov	r4, r5, d0
 8006118:	2d00      	cmp	r5, #0
 800611a:	460e      	mov	r6, r1
 800611c:	4619      	mov	r1, r3
 800611e:	462b      	mov	r3, r5
 8006120:	bfbb      	ittet	lt
 8006122:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006126:	461d      	movlt	r5, r3
 8006128:	2300      	movge	r3, #0
 800612a:	232d      	movlt	r3, #45	; 0x2d
 800612c:	700b      	strb	r3, [r1, #0]
 800612e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006130:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006134:	4691      	mov	r9, r2
 8006136:	f023 0820 	bic.w	r8, r3, #32
 800613a:	bfbc      	itt	lt
 800613c:	4622      	movlt	r2, r4
 800613e:	4614      	movlt	r4, r2
 8006140:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006144:	d005      	beq.n	8006152 <__cvt+0x42>
 8006146:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800614a:	d100      	bne.n	800614e <__cvt+0x3e>
 800614c:	3601      	adds	r6, #1
 800614e:	2102      	movs	r1, #2
 8006150:	e000      	b.n	8006154 <__cvt+0x44>
 8006152:	2103      	movs	r1, #3
 8006154:	ab03      	add	r3, sp, #12
 8006156:	9301      	str	r3, [sp, #4]
 8006158:	ab02      	add	r3, sp, #8
 800615a:	9300      	str	r3, [sp, #0]
 800615c:	ec45 4b10 	vmov	d0, r4, r5
 8006160:	4653      	mov	r3, sl
 8006162:	4632      	mov	r2, r6
 8006164:	f000 fcec 	bl	8006b40 <_dtoa_r>
 8006168:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800616c:	4607      	mov	r7, r0
 800616e:	d102      	bne.n	8006176 <__cvt+0x66>
 8006170:	f019 0f01 	tst.w	r9, #1
 8006174:	d022      	beq.n	80061bc <__cvt+0xac>
 8006176:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800617a:	eb07 0906 	add.w	r9, r7, r6
 800617e:	d110      	bne.n	80061a2 <__cvt+0x92>
 8006180:	783b      	ldrb	r3, [r7, #0]
 8006182:	2b30      	cmp	r3, #48	; 0x30
 8006184:	d10a      	bne.n	800619c <__cvt+0x8c>
 8006186:	2200      	movs	r2, #0
 8006188:	2300      	movs	r3, #0
 800618a:	4620      	mov	r0, r4
 800618c:	4629      	mov	r1, r5
 800618e:	f7fa fc9b 	bl	8000ac8 <__aeabi_dcmpeq>
 8006192:	b918      	cbnz	r0, 800619c <__cvt+0x8c>
 8006194:	f1c6 0601 	rsb	r6, r6, #1
 8006198:	f8ca 6000 	str.w	r6, [sl]
 800619c:	f8da 3000 	ldr.w	r3, [sl]
 80061a0:	4499      	add	r9, r3
 80061a2:	2200      	movs	r2, #0
 80061a4:	2300      	movs	r3, #0
 80061a6:	4620      	mov	r0, r4
 80061a8:	4629      	mov	r1, r5
 80061aa:	f7fa fc8d 	bl	8000ac8 <__aeabi_dcmpeq>
 80061ae:	b108      	cbz	r0, 80061b4 <__cvt+0xa4>
 80061b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80061b4:	2230      	movs	r2, #48	; 0x30
 80061b6:	9b03      	ldr	r3, [sp, #12]
 80061b8:	454b      	cmp	r3, r9
 80061ba:	d307      	bcc.n	80061cc <__cvt+0xbc>
 80061bc:	9b03      	ldr	r3, [sp, #12]
 80061be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061c0:	1bdb      	subs	r3, r3, r7
 80061c2:	4638      	mov	r0, r7
 80061c4:	6013      	str	r3, [r2, #0]
 80061c6:	b004      	add	sp, #16
 80061c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061cc:	1c59      	adds	r1, r3, #1
 80061ce:	9103      	str	r1, [sp, #12]
 80061d0:	701a      	strb	r2, [r3, #0]
 80061d2:	e7f0      	b.n	80061b6 <__cvt+0xa6>

080061d4 <__exponent>:
 80061d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061d6:	4603      	mov	r3, r0
 80061d8:	2900      	cmp	r1, #0
 80061da:	bfb8      	it	lt
 80061dc:	4249      	neglt	r1, r1
 80061de:	f803 2b02 	strb.w	r2, [r3], #2
 80061e2:	bfb4      	ite	lt
 80061e4:	222d      	movlt	r2, #45	; 0x2d
 80061e6:	222b      	movge	r2, #43	; 0x2b
 80061e8:	2909      	cmp	r1, #9
 80061ea:	7042      	strb	r2, [r0, #1]
 80061ec:	dd2a      	ble.n	8006244 <__exponent+0x70>
 80061ee:	f10d 0407 	add.w	r4, sp, #7
 80061f2:	46a4      	mov	ip, r4
 80061f4:	270a      	movs	r7, #10
 80061f6:	46a6      	mov	lr, r4
 80061f8:	460a      	mov	r2, r1
 80061fa:	fb91 f6f7 	sdiv	r6, r1, r7
 80061fe:	fb07 1516 	mls	r5, r7, r6, r1
 8006202:	3530      	adds	r5, #48	; 0x30
 8006204:	2a63      	cmp	r2, #99	; 0x63
 8006206:	f104 34ff 	add.w	r4, r4, #4294967295
 800620a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800620e:	4631      	mov	r1, r6
 8006210:	dcf1      	bgt.n	80061f6 <__exponent+0x22>
 8006212:	3130      	adds	r1, #48	; 0x30
 8006214:	f1ae 0502 	sub.w	r5, lr, #2
 8006218:	f804 1c01 	strb.w	r1, [r4, #-1]
 800621c:	1c44      	adds	r4, r0, #1
 800621e:	4629      	mov	r1, r5
 8006220:	4561      	cmp	r1, ip
 8006222:	d30a      	bcc.n	800623a <__exponent+0x66>
 8006224:	f10d 0209 	add.w	r2, sp, #9
 8006228:	eba2 020e 	sub.w	r2, r2, lr
 800622c:	4565      	cmp	r5, ip
 800622e:	bf88      	it	hi
 8006230:	2200      	movhi	r2, #0
 8006232:	4413      	add	r3, r2
 8006234:	1a18      	subs	r0, r3, r0
 8006236:	b003      	add	sp, #12
 8006238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800623a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800623e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006242:	e7ed      	b.n	8006220 <__exponent+0x4c>
 8006244:	2330      	movs	r3, #48	; 0x30
 8006246:	3130      	adds	r1, #48	; 0x30
 8006248:	7083      	strb	r3, [r0, #2]
 800624a:	70c1      	strb	r1, [r0, #3]
 800624c:	1d03      	adds	r3, r0, #4
 800624e:	e7f1      	b.n	8006234 <__exponent+0x60>

08006250 <_printf_float>:
 8006250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006254:	ed2d 8b02 	vpush	{d8}
 8006258:	b08d      	sub	sp, #52	; 0x34
 800625a:	460c      	mov	r4, r1
 800625c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006260:	4616      	mov	r6, r2
 8006262:	461f      	mov	r7, r3
 8006264:	4605      	mov	r5, r0
 8006266:	f001 fa59 	bl	800771c <_localeconv_r>
 800626a:	f8d0 a000 	ldr.w	sl, [r0]
 800626e:	4650      	mov	r0, sl
 8006270:	f7f9 ffae 	bl	80001d0 <strlen>
 8006274:	2300      	movs	r3, #0
 8006276:	930a      	str	r3, [sp, #40]	; 0x28
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	9305      	str	r3, [sp, #20]
 800627c:	f8d8 3000 	ldr.w	r3, [r8]
 8006280:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006284:	3307      	adds	r3, #7
 8006286:	f023 0307 	bic.w	r3, r3, #7
 800628a:	f103 0208 	add.w	r2, r3, #8
 800628e:	f8c8 2000 	str.w	r2, [r8]
 8006292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006296:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800629a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800629e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062a2:	9307      	str	r3, [sp, #28]
 80062a4:	f8cd 8018 	str.w	r8, [sp, #24]
 80062a8:	ee08 0a10 	vmov	s16, r0
 80062ac:	4b9f      	ldr	r3, [pc, #636]	; (800652c <_printf_float+0x2dc>)
 80062ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062b2:	f04f 32ff 	mov.w	r2, #4294967295
 80062b6:	f7fa fc39 	bl	8000b2c <__aeabi_dcmpun>
 80062ba:	bb88      	cbnz	r0, 8006320 <_printf_float+0xd0>
 80062bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062c0:	4b9a      	ldr	r3, [pc, #616]	; (800652c <_printf_float+0x2dc>)
 80062c2:	f04f 32ff 	mov.w	r2, #4294967295
 80062c6:	f7fa fc13 	bl	8000af0 <__aeabi_dcmple>
 80062ca:	bb48      	cbnz	r0, 8006320 <_printf_float+0xd0>
 80062cc:	2200      	movs	r2, #0
 80062ce:	2300      	movs	r3, #0
 80062d0:	4640      	mov	r0, r8
 80062d2:	4649      	mov	r1, r9
 80062d4:	f7fa fc02 	bl	8000adc <__aeabi_dcmplt>
 80062d8:	b110      	cbz	r0, 80062e0 <_printf_float+0x90>
 80062da:	232d      	movs	r3, #45	; 0x2d
 80062dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062e0:	4b93      	ldr	r3, [pc, #588]	; (8006530 <_printf_float+0x2e0>)
 80062e2:	4894      	ldr	r0, [pc, #592]	; (8006534 <_printf_float+0x2e4>)
 80062e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80062e8:	bf94      	ite	ls
 80062ea:	4698      	movls	r8, r3
 80062ec:	4680      	movhi	r8, r0
 80062ee:	2303      	movs	r3, #3
 80062f0:	6123      	str	r3, [r4, #16]
 80062f2:	9b05      	ldr	r3, [sp, #20]
 80062f4:	f023 0204 	bic.w	r2, r3, #4
 80062f8:	6022      	str	r2, [r4, #0]
 80062fa:	f04f 0900 	mov.w	r9, #0
 80062fe:	9700      	str	r7, [sp, #0]
 8006300:	4633      	mov	r3, r6
 8006302:	aa0b      	add	r2, sp, #44	; 0x2c
 8006304:	4621      	mov	r1, r4
 8006306:	4628      	mov	r0, r5
 8006308:	f000 f9d8 	bl	80066bc <_printf_common>
 800630c:	3001      	adds	r0, #1
 800630e:	f040 8090 	bne.w	8006432 <_printf_float+0x1e2>
 8006312:	f04f 30ff 	mov.w	r0, #4294967295
 8006316:	b00d      	add	sp, #52	; 0x34
 8006318:	ecbd 8b02 	vpop	{d8}
 800631c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006320:	4642      	mov	r2, r8
 8006322:	464b      	mov	r3, r9
 8006324:	4640      	mov	r0, r8
 8006326:	4649      	mov	r1, r9
 8006328:	f7fa fc00 	bl	8000b2c <__aeabi_dcmpun>
 800632c:	b140      	cbz	r0, 8006340 <_printf_float+0xf0>
 800632e:	464b      	mov	r3, r9
 8006330:	2b00      	cmp	r3, #0
 8006332:	bfbc      	itt	lt
 8006334:	232d      	movlt	r3, #45	; 0x2d
 8006336:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800633a:	487f      	ldr	r0, [pc, #508]	; (8006538 <_printf_float+0x2e8>)
 800633c:	4b7f      	ldr	r3, [pc, #508]	; (800653c <_printf_float+0x2ec>)
 800633e:	e7d1      	b.n	80062e4 <_printf_float+0x94>
 8006340:	6863      	ldr	r3, [r4, #4]
 8006342:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006346:	9206      	str	r2, [sp, #24]
 8006348:	1c5a      	adds	r2, r3, #1
 800634a:	d13f      	bne.n	80063cc <_printf_float+0x17c>
 800634c:	2306      	movs	r3, #6
 800634e:	6063      	str	r3, [r4, #4]
 8006350:	9b05      	ldr	r3, [sp, #20]
 8006352:	6861      	ldr	r1, [r4, #4]
 8006354:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006358:	2300      	movs	r3, #0
 800635a:	9303      	str	r3, [sp, #12]
 800635c:	ab0a      	add	r3, sp, #40	; 0x28
 800635e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006362:	ab09      	add	r3, sp, #36	; 0x24
 8006364:	ec49 8b10 	vmov	d0, r8, r9
 8006368:	9300      	str	r3, [sp, #0]
 800636a:	6022      	str	r2, [r4, #0]
 800636c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006370:	4628      	mov	r0, r5
 8006372:	f7ff fecd 	bl	8006110 <__cvt>
 8006376:	9b06      	ldr	r3, [sp, #24]
 8006378:	9909      	ldr	r1, [sp, #36]	; 0x24
 800637a:	2b47      	cmp	r3, #71	; 0x47
 800637c:	4680      	mov	r8, r0
 800637e:	d108      	bne.n	8006392 <_printf_float+0x142>
 8006380:	1cc8      	adds	r0, r1, #3
 8006382:	db02      	blt.n	800638a <_printf_float+0x13a>
 8006384:	6863      	ldr	r3, [r4, #4]
 8006386:	4299      	cmp	r1, r3
 8006388:	dd41      	ble.n	800640e <_printf_float+0x1be>
 800638a:	f1ab 0b02 	sub.w	fp, fp, #2
 800638e:	fa5f fb8b 	uxtb.w	fp, fp
 8006392:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006396:	d820      	bhi.n	80063da <_printf_float+0x18a>
 8006398:	3901      	subs	r1, #1
 800639a:	465a      	mov	r2, fp
 800639c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063a0:	9109      	str	r1, [sp, #36]	; 0x24
 80063a2:	f7ff ff17 	bl	80061d4 <__exponent>
 80063a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063a8:	1813      	adds	r3, r2, r0
 80063aa:	2a01      	cmp	r2, #1
 80063ac:	4681      	mov	r9, r0
 80063ae:	6123      	str	r3, [r4, #16]
 80063b0:	dc02      	bgt.n	80063b8 <_printf_float+0x168>
 80063b2:	6822      	ldr	r2, [r4, #0]
 80063b4:	07d2      	lsls	r2, r2, #31
 80063b6:	d501      	bpl.n	80063bc <_printf_float+0x16c>
 80063b8:	3301      	adds	r3, #1
 80063ba:	6123      	str	r3, [r4, #16]
 80063bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d09c      	beq.n	80062fe <_printf_float+0xae>
 80063c4:	232d      	movs	r3, #45	; 0x2d
 80063c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063ca:	e798      	b.n	80062fe <_printf_float+0xae>
 80063cc:	9a06      	ldr	r2, [sp, #24]
 80063ce:	2a47      	cmp	r2, #71	; 0x47
 80063d0:	d1be      	bne.n	8006350 <_printf_float+0x100>
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d1bc      	bne.n	8006350 <_printf_float+0x100>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e7b9      	b.n	800634e <_printf_float+0xfe>
 80063da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80063de:	d118      	bne.n	8006412 <_printf_float+0x1c2>
 80063e0:	2900      	cmp	r1, #0
 80063e2:	6863      	ldr	r3, [r4, #4]
 80063e4:	dd0b      	ble.n	80063fe <_printf_float+0x1ae>
 80063e6:	6121      	str	r1, [r4, #16]
 80063e8:	b913      	cbnz	r3, 80063f0 <_printf_float+0x1a0>
 80063ea:	6822      	ldr	r2, [r4, #0]
 80063ec:	07d0      	lsls	r0, r2, #31
 80063ee:	d502      	bpl.n	80063f6 <_printf_float+0x1a6>
 80063f0:	3301      	adds	r3, #1
 80063f2:	440b      	add	r3, r1
 80063f4:	6123      	str	r3, [r4, #16]
 80063f6:	65a1      	str	r1, [r4, #88]	; 0x58
 80063f8:	f04f 0900 	mov.w	r9, #0
 80063fc:	e7de      	b.n	80063bc <_printf_float+0x16c>
 80063fe:	b913      	cbnz	r3, 8006406 <_printf_float+0x1b6>
 8006400:	6822      	ldr	r2, [r4, #0]
 8006402:	07d2      	lsls	r2, r2, #31
 8006404:	d501      	bpl.n	800640a <_printf_float+0x1ba>
 8006406:	3302      	adds	r3, #2
 8006408:	e7f4      	b.n	80063f4 <_printf_float+0x1a4>
 800640a:	2301      	movs	r3, #1
 800640c:	e7f2      	b.n	80063f4 <_printf_float+0x1a4>
 800640e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006412:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006414:	4299      	cmp	r1, r3
 8006416:	db05      	blt.n	8006424 <_printf_float+0x1d4>
 8006418:	6823      	ldr	r3, [r4, #0]
 800641a:	6121      	str	r1, [r4, #16]
 800641c:	07d8      	lsls	r0, r3, #31
 800641e:	d5ea      	bpl.n	80063f6 <_printf_float+0x1a6>
 8006420:	1c4b      	adds	r3, r1, #1
 8006422:	e7e7      	b.n	80063f4 <_printf_float+0x1a4>
 8006424:	2900      	cmp	r1, #0
 8006426:	bfd4      	ite	le
 8006428:	f1c1 0202 	rsble	r2, r1, #2
 800642c:	2201      	movgt	r2, #1
 800642e:	4413      	add	r3, r2
 8006430:	e7e0      	b.n	80063f4 <_printf_float+0x1a4>
 8006432:	6823      	ldr	r3, [r4, #0]
 8006434:	055a      	lsls	r2, r3, #21
 8006436:	d407      	bmi.n	8006448 <_printf_float+0x1f8>
 8006438:	6923      	ldr	r3, [r4, #16]
 800643a:	4642      	mov	r2, r8
 800643c:	4631      	mov	r1, r6
 800643e:	4628      	mov	r0, r5
 8006440:	47b8      	blx	r7
 8006442:	3001      	adds	r0, #1
 8006444:	d12c      	bne.n	80064a0 <_printf_float+0x250>
 8006446:	e764      	b.n	8006312 <_printf_float+0xc2>
 8006448:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800644c:	f240 80e0 	bls.w	8006610 <_printf_float+0x3c0>
 8006450:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006454:	2200      	movs	r2, #0
 8006456:	2300      	movs	r3, #0
 8006458:	f7fa fb36 	bl	8000ac8 <__aeabi_dcmpeq>
 800645c:	2800      	cmp	r0, #0
 800645e:	d034      	beq.n	80064ca <_printf_float+0x27a>
 8006460:	4a37      	ldr	r2, [pc, #220]	; (8006540 <_printf_float+0x2f0>)
 8006462:	2301      	movs	r3, #1
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	f43f af51 	beq.w	8006312 <_printf_float+0xc2>
 8006470:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006474:	429a      	cmp	r2, r3
 8006476:	db02      	blt.n	800647e <_printf_float+0x22e>
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	07d8      	lsls	r0, r3, #31
 800647c:	d510      	bpl.n	80064a0 <_printf_float+0x250>
 800647e:	ee18 3a10 	vmov	r3, s16
 8006482:	4652      	mov	r2, sl
 8006484:	4631      	mov	r1, r6
 8006486:	4628      	mov	r0, r5
 8006488:	47b8      	blx	r7
 800648a:	3001      	adds	r0, #1
 800648c:	f43f af41 	beq.w	8006312 <_printf_float+0xc2>
 8006490:	f04f 0800 	mov.w	r8, #0
 8006494:	f104 091a 	add.w	r9, r4, #26
 8006498:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800649a:	3b01      	subs	r3, #1
 800649c:	4543      	cmp	r3, r8
 800649e:	dc09      	bgt.n	80064b4 <_printf_float+0x264>
 80064a0:	6823      	ldr	r3, [r4, #0]
 80064a2:	079b      	lsls	r3, r3, #30
 80064a4:	f100 8105 	bmi.w	80066b2 <_printf_float+0x462>
 80064a8:	68e0      	ldr	r0, [r4, #12]
 80064aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064ac:	4298      	cmp	r0, r3
 80064ae:	bfb8      	it	lt
 80064b0:	4618      	movlt	r0, r3
 80064b2:	e730      	b.n	8006316 <_printf_float+0xc6>
 80064b4:	2301      	movs	r3, #1
 80064b6:	464a      	mov	r2, r9
 80064b8:	4631      	mov	r1, r6
 80064ba:	4628      	mov	r0, r5
 80064bc:	47b8      	blx	r7
 80064be:	3001      	adds	r0, #1
 80064c0:	f43f af27 	beq.w	8006312 <_printf_float+0xc2>
 80064c4:	f108 0801 	add.w	r8, r8, #1
 80064c8:	e7e6      	b.n	8006498 <_printf_float+0x248>
 80064ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	dc39      	bgt.n	8006544 <_printf_float+0x2f4>
 80064d0:	4a1b      	ldr	r2, [pc, #108]	; (8006540 <_printf_float+0x2f0>)
 80064d2:	2301      	movs	r3, #1
 80064d4:	4631      	mov	r1, r6
 80064d6:	4628      	mov	r0, r5
 80064d8:	47b8      	blx	r7
 80064da:	3001      	adds	r0, #1
 80064dc:	f43f af19 	beq.w	8006312 <_printf_float+0xc2>
 80064e0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064e4:	4313      	orrs	r3, r2
 80064e6:	d102      	bne.n	80064ee <_printf_float+0x29e>
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	07d9      	lsls	r1, r3, #31
 80064ec:	d5d8      	bpl.n	80064a0 <_printf_float+0x250>
 80064ee:	ee18 3a10 	vmov	r3, s16
 80064f2:	4652      	mov	r2, sl
 80064f4:	4631      	mov	r1, r6
 80064f6:	4628      	mov	r0, r5
 80064f8:	47b8      	blx	r7
 80064fa:	3001      	adds	r0, #1
 80064fc:	f43f af09 	beq.w	8006312 <_printf_float+0xc2>
 8006500:	f04f 0900 	mov.w	r9, #0
 8006504:	f104 0a1a 	add.w	sl, r4, #26
 8006508:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800650a:	425b      	negs	r3, r3
 800650c:	454b      	cmp	r3, r9
 800650e:	dc01      	bgt.n	8006514 <_printf_float+0x2c4>
 8006510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006512:	e792      	b.n	800643a <_printf_float+0x1ea>
 8006514:	2301      	movs	r3, #1
 8006516:	4652      	mov	r2, sl
 8006518:	4631      	mov	r1, r6
 800651a:	4628      	mov	r0, r5
 800651c:	47b8      	blx	r7
 800651e:	3001      	adds	r0, #1
 8006520:	f43f aef7 	beq.w	8006312 <_printf_float+0xc2>
 8006524:	f109 0901 	add.w	r9, r9, #1
 8006528:	e7ee      	b.n	8006508 <_printf_float+0x2b8>
 800652a:	bf00      	nop
 800652c:	7fefffff 	.word	0x7fefffff
 8006530:	08008fac 	.word	0x08008fac
 8006534:	08008fb0 	.word	0x08008fb0
 8006538:	08008fb8 	.word	0x08008fb8
 800653c:	08008fb4 	.word	0x08008fb4
 8006540:	08008fbc 	.word	0x08008fbc
 8006544:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006546:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006548:	429a      	cmp	r2, r3
 800654a:	bfa8      	it	ge
 800654c:	461a      	movge	r2, r3
 800654e:	2a00      	cmp	r2, #0
 8006550:	4691      	mov	r9, r2
 8006552:	dc37      	bgt.n	80065c4 <_printf_float+0x374>
 8006554:	f04f 0b00 	mov.w	fp, #0
 8006558:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800655c:	f104 021a 	add.w	r2, r4, #26
 8006560:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006562:	9305      	str	r3, [sp, #20]
 8006564:	eba3 0309 	sub.w	r3, r3, r9
 8006568:	455b      	cmp	r3, fp
 800656a:	dc33      	bgt.n	80065d4 <_printf_float+0x384>
 800656c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006570:	429a      	cmp	r2, r3
 8006572:	db3b      	blt.n	80065ec <_printf_float+0x39c>
 8006574:	6823      	ldr	r3, [r4, #0]
 8006576:	07da      	lsls	r2, r3, #31
 8006578:	d438      	bmi.n	80065ec <_printf_float+0x39c>
 800657a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800657c:	9a05      	ldr	r2, [sp, #20]
 800657e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006580:	1a9a      	subs	r2, r3, r2
 8006582:	eba3 0901 	sub.w	r9, r3, r1
 8006586:	4591      	cmp	r9, r2
 8006588:	bfa8      	it	ge
 800658a:	4691      	movge	r9, r2
 800658c:	f1b9 0f00 	cmp.w	r9, #0
 8006590:	dc35      	bgt.n	80065fe <_printf_float+0x3ae>
 8006592:	f04f 0800 	mov.w	r8, #0
 8006596:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800659a:	f104 0a1a 	add.w	sl, r4, #26
 800659e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065a2:	1a9b      	subs	r3, r3, r2
 80065a4:	eba3 0309 	sub.w	r3, r3, r9
 80065a8:	4543      	cmp	r3, r8
 80065aa:	f77f af79 	ble.w	80064a0 <_printf_float+0x250>
 80065ae:	2301      	movs	r3, #1
 80065b0:	4652      	mov	r2, sl
 80065b2:	4631      	mov	r1, r6
 80065b4:	4628      	mov	r0, r5
 80065b6:	47b8      	blx	r7
 80065b8:	3001      	adds	r0, #1
 80065ba:	f43f aeaa 	beq.w	8006312 <_printf_float+0xc2>
 80065be:	f108 0801 	add.w	r8, r8, #1
 80065c2:	e7ec      	b.n	800659e <_printf_float+0x34e>
 80065c4:	4613      	mov	r3, r2
 80065c6:	4631      	mov	r1, r6
 80065c8:	4642      	mov	r2, r8
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	d1c0      	bne.n	8006554 <_printf_float+0x304>
 80065d2:	e69e      	b.n	8006312 <_printf_float+0xc2>
 80065d4:	2301      	movs	r3, #1
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	9205      	str	r2, [sp, #20]
 80065dc:	47b8      	blx	r7
 80065de:	3001      	adds	r0, #1
 80065e0:	f43f ae97 	beq.w	8006312 <_printf_float+0xc2>
 80065e4:	9a05      	ldr	r2, [sp, #20]
 80065e6:	f10b 0b01 	add.w	fp, fp, #1
 80065ea:	e7b9      	b.n	8006560 <_printf_float+0x310>
 80065ec:	ee18 3a10 	vmov	r3, s16
 80065f0:	4652      	mov	r2, sl
 80065f2:	4631      	mov	r1, r6
 80065f4:	4628      	mov	r0, r5
 80065f6:	47b8      	blx	r7
 80065f8:	3001      	adds	r0, #1
 80065fa:	d1be      	bne.n	800657a <_printf_float+0x32a>
 80065fc:	e689      	b.n	8006312 <_printf_float+0xc2>
 80065fe:	9a05      	ldr	r2, [sp, #20]
 8006600:	464b      	mov	r3, r9
 8006602:	4442      	add	r2, r8
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	d1c1      	bne.n	8006592 <_printf_float+0x342>
 800660e:	e680      	b.n	8006312 <_printf_float+0xc2>
 8006610:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006612:	2a01      	cmp	r2, #1
 8006614:	dc01      	bgt.n	800661a <_printf_float+0x3ca>
 8006616:	07db      	lsls	r3, r3, #31
 8006618:	d538      	bpl.n	800668c <_printf_float+0x43c>
 800661a:	2301      	movs	r3, #1
 800661c:	4642      	mov	r2, r8
 800661e:	4631      	mov	r1, r6
 8006620:	4628      	mov	r0, r5
 8006622:	47b8      	blx	r7
 8006624:	3001      	adds	r0, #1
 8006626:	f43f ae74 	beq.w	8006312 <_printf_float+0xc2>
 800662a:	ee18 3a10 	vmov	r3, s16
 800662e:	4652      	mov	r2, sl
 8006630:	4631      	mov	r1, r6
 8006632:	4628      	mov	r0, r5
 8006634:	47b8      	blx	r7
 8006636:	3001      	adds	r0, #1
 8006638:	f43f ae6b 	beq.w	8006312 <_printf_float+0xc2>
 800663c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006640:	2200      	movs	r2, #0
 8006642:	2300      	movs	r3, #0
 8006644:	f7fa fa40 	bl	8000ac8 <__aeabi_dcmpeq>
 8006648:	b9d8      	cbnz	r0, 8006682 <_printf_float+0x432>
 800664a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800664c:	f108 0201 	add.w	r2, r8, #1
 8006650:	3b01      	subs	r3, #1
 8006652:	4631      	mov	r1, r6
 8006654:	4628      	mov	r0, r5
 8006656:	47b8      	blx	r7
 8006658:	3001      	adds	r0, #1
 800665a:	d10e      	bne.n	800667a <_printf_float+0x42a>
 800665c:	e659      	b.n	8006312 <_printf_float+0xc2>
 800665e:	2301      	movs	r3, #1
 8006660:	4652      	mov	r2, sl
 8006662:	4631      	mov	r1, r6
 8006664:	4628      	mov	r0, r5
 8006666:	47b8      	blx	r7
 8006668:	3001      	adds	r0, #1
 800666a:	f43f ae52 	beq.w	8006312 <_printf_float+0xc2>
 800666e:	f108 0801 	add.w	r8, r8, #1
 8006672:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006674:	3b01      	subs	r3, #1
 8006676:	4543      	cmp	r3, r8
 8006678:	dcf1      	bgt.n	800665e <_printf_float+0x40e>
 800667a:	464b      	mov	r3, r9
 800667c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006680:	e6dc      	b.n	800643c <_printf_float+0x1ec>
 8006682:	f04f 0800 	mov.w	r8, #0
 8006686:	f104 0a1a 	add.w	sl, r4, #26
 800668a:	e7f2      	b.n	8006672 <_printf_float+0x422>
 800668c:	2301      	movs	r3, #1
 800668e:	4642      	mov	r2, r8
 8006690:	e7df      	b.n	8006652 <_printf_float+0x402>
 8006692:	2301      	movs	r3, #1
 8006694:	464a      	mov	r2, r9
 8006696:	4631      	mov	r1, r6
 8006698:	4628      	mov	r0, r5
 800669a:	47b8      	blx	r7
 800669c:	3001      	adds	r0, #1
 800669e:	f43f ae38 	beq.w	8006312 <_printf_float+0xc2>
 80066a2:	f108 0801 	add.w	r8, r8, #1
 80066a6:	68e3      	ldr	r3, [r4, #12]
 80066a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066aa:	1a5b      	subs	r3, r3, r1
 80066ac:	4543      	cmp	r3, r8
 80066ae:	dcf0      	bgt.n	8006692 <_printf_float+0x442>
 80066b0:	e6fa      	b.n	80064a8 <_printf_float+0x258>
 80066b2:	f04f 0800 	mov.w	r8, #0
 80066b6:	f104 0919 	add.w	r9, r4, #25
 80066ba:	e7f4      	b.n	80066a6 <_printf_float+0x456>

080066bc <_printf_common>:
 80066bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066c0:	4616      	mov	r6, r2
 80066c2:	4699      	mov	r9, r3
 80066c4:	688a      	ldr	r2, [r1, #8]
 80066c6:	690b      	ldr	r3, [r1, #16]
 80066c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066cc:	4293      	cmp	r3, r2
 80066ce:	bfb8      	it	lt
 80066d0:	4613      	movlt	r3, r2
 80066d2:	6033      	str	r3, [r6, #0]
 80066d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066d8:	4607      	mov	r7, r0
 80066da:	460c      	mov	r4, r1
 80066dc:	b10a      	cbz	r2, 80066e2 <_printf_common+0x26>
 80066de:	3301      	adds	r3, #1
 80066e0:	6033      	str	r3, [r6, #0]
 80066e2:	6823      	ldr	r3, [r4, #0]
 80066e4:	0699      	lsls	r1, r3, #26
 80066e6:	bf42      	ittt	mi
 80066e8:	6833      	ldrmi	r3, [r6, #0]
 80066ea:	3302      	addmi	r3, #2
 80066ec:	6033      	strmi	r3, [r6, #0]
 80066ee:	6825      	ldr	r5, [r4, #0]
 80066f0:	f015 0506 	ands.w	r5, r5, #6
 80066f4:	d106      	bne.n	8006704 <_printf_common+0x48>
 80066f6:	f104 0a19 	add.w	sl, r4, #25
 80066fa:	68e3      	ldr	r3, [r4, #12]
 80066fc:	6832      	ldr	r2, [r6, #0]
 80066fe:	1a9b      	subs	r3, r3, r2
 8006700:	42ab      	cmp	r3, r5
 8006702:	dc26      	bgt.n	8006752 <_printf_common+0x96>
 8006704:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006708:	1e13      	subs	r3, r2, #0
 800670a:	6822      	ldr	r2, [r4, #0]
 800670c:	bf18      	it	ne
 800670e:	2301      	movne	r3, #1
 8006710:	0692      	lsls	r2, r2, #26
 8006712:	d42b      	bmi.n	800676c <_printf_common+0xb0>
 8006714:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006718:	4649      	mov	r1, r9
 800671a:	4638      	mov	r0, r7
 800671c:	47c0      	blx	r8
 800671e:	3001      	adds	r0, #1
 8006720:	d01e      	beq.n	8006760 <_printf_common+0xa4>
 8006722:	6823      	ldr	r3, [r4, #0]
 8006724:	68e5      	ldr	r5, [r4, #12]
 8006726:	6832      	ldr	r2, [r6, #0]
 8006728:	f003 0306 	and.w	r3, r3, #6
 800672c:	2b04      	cmp	r3, #4
 800672e:	bf08      	it	eq
 8006730:	1aad      	subeq	r5, r5, r2
 8006732:	68a3      	ldr	r3, [r4, #8]
 8006734:	6922      	ldr	r2, [r4, #16]
 8006736:	bf0c      	ite	eq
 8006738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800673c:	2500      	movne	r5, #0
 800673e:	4293      	cmp	r3, r2
 8006740:	bfc4      	itt	gt
 8006742:	1a9b      	subgt	r3, r3, r2
 8006744:	18ed      	addgt	r5, r5, r3
 8006746:	2600      	movs	r6, #0
 8006748:	341a      	adds	r4, #26
 800674a:	42b5      	cmp	r5, r6
 800674c:	d11a      	bne.n	8006784 <_printf_common+0xc8>
 800674e:	2000      	movs	r0, #0
 8006750:	e008      	b.n	8006764 <_printf_common+0xa8>
 8006752:	2301      	movs	r3, #1
 8006754:	4652      	mov	r2, sl
 8006756:	4649      	mov	r1, r9
 8006758:	4638      	mov	r0, r7
 800675a:	47c0      	blx	r8
 800675c:	3001      	adds	r0, #1
 800675e:	d103      	bne.n	8006768 <_printf_common+0xac>
 8006760:	f04f 30ff 	mov.w	r0, #4294967295
 8006764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006768:	3501      	adds	r5, #1
 800676a:	e7c6      	b.n	80066fa <_printf_common+0x3e>
 800676c:	18e1      	adds	r1, r4, r3
 800676e:	1c5a      	adds	r2, r3, #1
 8006770:	2030      	movs	r0, #48	; 0x30
 8006772:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006776:	4422      	add	r2, r4
 8006778:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800677c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006780:	3302      	adds	r3, #2
 8006782:	e7c7      	b.n	8006714 <_printf_common+0x58>
 8006784:	2301      	movs	r3, #1
 8006786:	4622      	mov	r2, r4
 8006788:	4649      	mov	r1, r9
 800678a:	4638      	mov	r0, r7
 800678c:	47c0      	blx	r8
 800678e:	3001      	adds	r0, #1
 8006790:	d0e6      	beq.n	8006760 <_printf_common+0xa4>
 8006792:	3601      	adds	r6, #1
 8006794:	e7d9      	b.n	800674a <_printf_common+0x8e>
	...

08006798 <_printf_i>:
 8006798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800679c:	7e0f      	ldrb	r7, [r1, #24]
 800679e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067a0:	2f78      	cmp	r7, #120	; 0x78
 80067a2:	4691      	mov	r9, r2
 80067a4:	4680      	mov	r8, r0
 80067a6:	460c      	mov	r4, r1
 80067a8:	469a      	mov	sl, r3
 80067aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067ae:	d807      	bhi.n	80067c0 <_printf_i+0x28>
 80067b0:	2f62      	cmp	r7, #98	; 0x62
 80067b2:	d80a      	bhi.n	80067ca <_printf_i+0x32>
 80067b4:	2f00      	cmp	r7, #0
 80067b6:	f000 80d8 	beq.w	800696a <_printf_i+0x1d2>
 80067ba:	2f58      	cmp	r7, #88	; 0x58
 80067bc:	f000 80a3 	beq.w	8006906 <_printf_i+0x16e>
 80067c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067c8:	e03a      	b.n	8006840 <_printf_i+0xa8>
 80067ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067ce:	2b15      	cmp	r3, #21
 80067d0:	d8f6      	bhi.n	80067c0 <_printf_i+0x28>
 80067d2:	a101      	add	r1, pc, #4	; (adr r1, 80067d8 <_printf_i+0x40>)
 80067d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067d8:	08006831 	.word	0x08006831
 80067dc:	08006845 	.word	0x08006845
 80067e0:	080067c1 	.word	0x080067c1
 80067e4:	080067c1 	.word	0x080067c1
 80067e8:	080067c1 	.word	0x080067c1
 80067ec:	080067c1 	.word	0x080067c1
 80067f0:	08006845 	.word	0x08006845
 80067f4:	080067c1 	.word	0x080067c1
 80067f8:	080067c1 	.word	0x080067c1
 80067fc:	080067c1 	.word	0x080067c1
 8006800:	080067c1 	.word	0x080067c1
 8006804:	08006951 	.word	0x08006951
 8006808:	08006875 	.word	0x08006875
 800680c:	08006933 	.word	0x08006933
 8006810:	080067c1 	.word	0x080067c1
 8006814:	080067c1 	.word	0x080067c1
 8006818:	08006973 	.word	0x08006973
 800681c:	080067c1 	.word	0x080067c1
 8006820:	08006875 	.word	0x08006875
 8006824:	080067c1 	.word	0x080067c1
 8006828:	080067c1 	.word	0x080067c1
 800682c:	0800693b 	.word	0x0800693b
 8006830:	682b      	ldr	r3, [r5, #0]
 8006832:	1d1a      	adds	r2, r3, #4
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	602a      	str	r2, [r5, #0]
 8006838:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800683c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006840:	2301      	movs	r3, #1
 8006842:	e0a3      	b.n	800698c <_printf_i+0x1f4>
 8006844:	6820      	ldr	r0, [r4, #0]
 8006846:	6829      	ldr	r1, [r5, #0]
 8006848:	0606      	lsls	r6, r0, #24
 800684a:	f101 0304 	add.w	r3, r1, #4
 800684e:	d50a      	bpl.n	8006866 <_printf_i+0xce>
 8006850:	680e      	ldr	r6, [r1, #0]
 8006852:	602b      	str	r3, [r5, #0]
 8006854:	2e00      	cmp	r6, #0
 8006856:	da03      	bge.n	8006860 <_printf_i+0xc8>
 8006858:	232d      	movs	r3, #45	; 0x2d
 800685a:	4276      	negs	r6, r6
 800685c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006860:	485e      	ldr	r0, [pc, #376]	; (80069dc <_printf_i+0x244>)
 8006862:	230a      	movs	r3, #10
 8006864:	e019      	b.n	800689a <_printf_i+0x102>
 8006866:	680e      	ldr	r6, [r1, #0]
 8006868:	602b      	str	r3, [r5, #0]
 800686a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800686e:	bf18      	it	ne
 8006870:	b236      	sxthne	r6, r6
 8006872:	e7ef      	b.n	8006854 <_printf_i+0xbc>
 8006874:	682b      	ldr	r3, [r5, #0]
 8006876:	6820      	ldr	r0, [r4, #0]
 8006878:	1d19      	adds	r1, r3, #4
 800687a:	6029      	str	r1, [r5, #0]
 800687c:	0601      	lsls	r1, r0, #24
 800687e:	d501      	bpl.n	8006884 <_printf_i+0xec>
 8006880:	681e      	ldr	r6, [r3, #0]
 8006882:	e002      	b.n	800688a <_printf_i+0xf2>
 8006884:	0646      	lsls	r6, r0, #25
 8006886:	d5fb      	bpl.n	8006880 <_printf_i+0xe8>
 8006888:	881e      	ldrh	r6, [r3, #0]
 800688a:	4854      	ldr	r0, [pc, #336]	; (80069dc <_printf_i+0x244>)
 800688c:	2f6f      	cmp	r7, #111	; 0x6f
 800688e:	bf0c      	ite	eq
 8006890:	2308      	moveq	r3, #8
 8006892:	230a      	movne	r3, #10
 8006894:	2100      	movs	r1, #0
 8006896:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800689a:	6865      	ldr	r5, [r4, #4]
 800689c:	60a5      	str	r5, [r4, #8]
 800689e:	2d00      	cmp	r5, #0
 80068a0:	bfa2      	ittt	ge
 80068a2:	6821      	ldrge	r1, [r4, #0]
 80068a4:	f021 0104 	bicge.w	r1, r1, #4
 80068a8:	6021      	strge	r1, [r4, #0]
 80068aa:	b90e      	cbnz	r6, 80068b0 <_printf_i+0x118>
 80068ac:	2d00      	cmp	r5, #0
 80068ae:	d04d      	beq.n	800694c <_printf_i+0x1b4>
 80068b0:	4615      	mov	r5, r2
 80068b2:	fbb6 f1f3 	udiv	r1, r6, r3
 80068b6:	fb03 6711 	mls	r7, r3, r1, r6
 80068ba:	5dc7      	ldrb	r7, [r0, r7]
 80068bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068c0:	4637      	mov	r7, r6
 80068c2:	42bb      	cmp	r3, r7
 80068c4:	460e      	mov	r6, r1
 80068c6:	d9f4      	bls.n	80068b2 <_printf_i+0x11a>
 80068c8:	2b08      	cmp	r3, #8
 80068ca:	d10b      	bne.n	80068e4 <_printf_i+0x14c>
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	07de      	lsls	r6, r3, #31
 80068d0:	d508      	bpl.n	80068e4 <_printf_i+0x14c>
 80068d2:	6923      	ldr	r3, [r4, #16]
 80068d4:	6861      	ldr	r1, [r4, #4]
 80068d6:	4299      	cmp	r1, r3
 80068d8:	bfde      	ittt	le
 80068da:	2330      	movle	r3, #48	; 0x30
 80068dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068e4:	1b52      	subs	r2, r2, r5
 80068e6:	6122      	str	r2, [r4, #16]
 80068e8:	f8cd a000 	str.w	sl, [sp]
 80068ec:	464b      	mov	r3, r9
 80068ee:	aa03      	add	r2, sp, #12
 80068f0:	4621      	mov	r1, r4
 80068f2:	4640      	mov	r0, r8
 80068f4:	f7ff fee2 	bl	80066bc <_printf_common>
 80068f8:	3001      	adds	r0, #1
 80068fa:	d14c      	bne.n	8006996 <_printf_i+0x1fe>
 80068fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006900:	b004      	add	sp, #16
 8006902:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006906:	4835      	ldr	r0, [pc, #212]	; (80069dc <_printf_i+0x244>)
 8006908:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800690c:	6829      	ldr	r1, [r5, #0]
 800690e:	6823      	ldr	r3, [r4, #0]
 8006910:	f851 6b04 	ldr.w	r6, [r1], #4
 8006914:	6029      	str	r1, [r5, #0]
 8006916:	061d      	lsls	r5, r3, #24
 8006918:	d514      	bpl.n	8006944 <_printf_i+0x1ac>
 800691a:	07df      	lsls	r7, r3, #31
 800691c:	bf44      	itt	mi
 800691e:	f043 0320 	orrmi.w	r3, r3, #32
 8006922:	6023      	strmi	r3, [r4, #0]
 8006924:	b91e      	cbnz	r6, 800692e <_printf_i+0x196>
 8006926:	6823      	ldr	r3, [r4, #0]
 8006928:	f023 0320 	bic.w	r3, r3, #32
 800692c:	6023      	str	r3, [r4, #0]
 800692e:	2310      	movs	r3, #16
 8006930:	e7b0      	b.n	8006894 <_printf_i+0xfc>
 8006932:	6823      	ldr	r3, [r4, #0]
 8006934:	f043 0320 	orr.w	r3, r3, #32
 8006938:	6023      	str	r3, [r4, #0]
 800693a:	2378      	movs	r3, #120	; 0x78
 800693c:	4828      	ldr	r0, [pc, #160]	; (80069e0 <_printf_i+0x248>)
 800693e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006942:	e7e3      	b.n	800690c <_printf_i+0x174>
 8006944:	0659      	lsls	r1, r3, #25
 8006946:	bf48      	it	mi
 8006948:	b2b6      	uxthmi	r6, r6
 800694a:	e7e6      	b.n	800691a <_printf_i+0x182>
 800694c:	4615      	mov	r5, r2
 800694e:	e7bb      	b.n	80068c8 <_printf_i+0x130>
 8006950:	682b      	ldr	r3, [r5, #0]
 8006952:	6826      	ldr	r6, [r4, #0]
 8006954:	6961      	ldr	r1, [r4, #20]
 8006956:	1d18      	adds	r0, r3, #4
 8006958:	6028      	str	r0, [r5, #0]
 800695a:	0635      	lsls	r5, r6, #24
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	d501      	bpl.n	8006964 <_printf_i+0x1cc>
 8006960:	6019      	str	r1, [r3, #0]
 8006962:	e002      	b.n	800696a <_printf_i+0x1d2>
 8006964:	0670      	lsls	r0, r6, #25
 8006966:	d5fb      	bpl.n	8006960 <_printf_i+0x1c8>
 8006968:	8019      	strh	r1, [r3, #0]
 800696a:	2300      	movs	r3, #0
 800696c:	6123      	str	r3, [r4, #16]
 800696e:	4615      	mov	r5, r2
 8006970:	e7ba      	b.n	80068e8 <_printf_i+0x150>
 8006972:	682b      	ldr	r3, [r5, #0]
 8006974:	1d1a      	adds	r2, r3, #4
 8006976:	602a      	str	r2, [r5, #0]
 8006978:	681d      	ldr	r5, [r3, #0]
 800697a:	6862      	ldr	r2, [r4, #4]
 800697c:	2100      	movs	r1, #0
 800697e:	4628      	mov	r0, r5
 8006980:	f7f9 fc2e 	bl	80001e0 <memchr>
 8006984:	b108      	cbz	r0, 800698a <_printf_i+0x1f2>
 8006986:	1b40      	subs	r0, r0, r5
 8006988:	6060      	str	r0, [r4, #4]
 800698a:	6863      	ldr	r3, [r4, #4]
 800698c:	6123      	str	r3, [r4, #16]
 800698e:	2300      	movs	r3, #0
 8006990:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006994:	e7a8      	b.n	80068e8 <_printf_i+0x150>
 8006996:	6923      	ldr	r3, [r4, #16]
 8006998:	462a      	mov	r2, r5
 800699a:	4649      	mov	r1, r9
 800699c:	4640      	mov	r0, r8
 800699e:	47d0      	blx	sl
 80069a0:	3001      	adds	r0, #1
 80069a2:	d0ab      	beq.n	80068fc <_printf_i+0x164>
 80069a4:	6823      	ldr	r3, [r4, #0]
 80069a6:	079b      	lsls	r3, r3, #30
 80069a8:	d413      	bmi.n	80069d2 <_printf_i+0x23a>
 80069aa:	68e0      	ldr	r0, [r4, #12]
 80069ac:	9b03      	ldr	r3, [sp, #12]
 80069ae:	4298      	cmp	r0, r3
 80069b0:	bfb8      	it	lt
 80069b2:	4618      	movlt	r0, r3
 80069b4:	e7a4      	b.n	8006900 <_printf_i+0x168>
 80069b6:	2301      	movs	r3, #1
 80069b8:	4632      	mov	r2, r6
 80069ba:	4649      	mov	r1, r9
 80069bc:	4640      	mov	r0, r8
 80069be:	47d0      	blx	sl
 80069c0:	3001      	adds	r0, #1
 80069c2:	d09b      	beq.n	80068fc <_printf_i+0x164>
 80069c4:	3501      	adds	r5, #1
 80069c6:	68e3      	ldr	r3, [r4, #12]
 80069c8:	9903      	ldr	r1, [sp, #12]
 80069ca:	1a5b      	subs	r3, r3, r1
 80069cc:	42ab      	cmp	r3, r5
 80069ce:	dcf2      	bgt.n	80069b6 <_printf_i+0x21e>
 80069d0:	e7eb      	b.n	80069aa <_printf_i+0x212>
 80069d2:	2500      	movs	r5, #0
 80069d4:	f104 0619 	add.w	r6, r4, #25
 80069d8:	e7f5      	b.n	80069c6 <_printf_i+0x22e>
 80069da:	bf00      	nop
 80069dc:	08008fbe 	.word	0x08008fbe
 80069e0:	08008fcf 	.word	0x08008fcf

080069e4 <siprintf>:
 80069e4:	b40e      	push	{r1, r2, r3}
 80069e6:	b500      	push	{lr}
 80069e8:	b09c      	sub	sp, #112	; 0x70
 80069ea:	ab1d      	add	r3, sp, #116	; 0x74
 80069ec:	9002      	str	r0, [sp, #8]
 80069ee:	9006      	str	r0, [sp, #24]
 80069f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069f4:	4809      	ldr	r0, [pc, #36]	; (8006a1c <siprintf+0x38>)
 80069f6:	9107      	str	r1, [sp, #28]
 80069f8:	9104      	str	r1, [sp, #16]
 80069fa:	4909      	ldr	r1, [pc, #36]	; (8006a20 <siprintf+0x3c>)
 80069fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a00:	9105      	str	r1, [sp, #20]
 8006a02:	6800      	ldr	r0, [r0, #0]
 8006a04:	9301      	str	r3, [sp, #4]
 8006a06:	a902      	add	r1, sp, #8
 8006a08:	f001 fb78 	bl	80080fc <_svfiprintf_r>
 8006a0c:	9b02      	ldr	r3, [sp, #8]
 8006a0e:	2200      	movs	r2, #0
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	b01c      	add	sp, #112	; 0x70
 8006a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a18:	b003      	add	sp, #12
 8006a1a:	4770      	bx	lr
 8006a1c:	2000000c 	.word	0x2000000c
 8006a20:	ffff0208 	.word	0xffff0208

08006a24 <quorem>:
 8006a24:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a28:	6903      	ldr	r3, [r0, #16]
 8006a2a:	690c      	ldr	r4, [r1, #16]
 8006a2c:	42a3      	cmp	r3, r4
 8006a2e:	4607      	mov	r7, r0
 8006a30:	f2c0 8081 	blt.w	8006b36 <quorem+0x112>
 8006a34:	3c01      	subs	r4, #1
 8006a36:	f101 0814 	add.w	r8, r1, #20
 8006a3a:	f100 0514 	add.w	r5, r0, #20
 8006a3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006a42:	9301      	str	r3, [sp, #4]
 8006a44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006a48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006a54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006a58:	fbb2 f6f3 	udiv	r6, r2, r3
 8006a5c:	d331      	bcc.n	8006ac2 <quorem+0x9e>
 8006a5e:	f04f 0e00 	mov.w	lr, #0
 8006a62:	4640      	mov	r0, r8
 8006a64:	46ac      	mov	ip, r5
 8006a66:	46f2      	mov	sl, lr
 8006a68:	f850 2b04 	ldr.w	r2, [r0], #4
 8006a6c:	b293      	uxth	r3, r2
 8006a6e:	fb06 e303 	mla	r3, r6, r3, lr
 8006a72:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006a76:	b29b      	uxth	r3, r3
 8006a78:	ebaa 0303 	sub.w	r3, sl, r3
 8006a7c:	f8dc a000 	ldr.w	sl, [ip]
 8006a80:	0c12      	lsrs	r2, r2, #16
 8006a82:	fa13 f38a 	uxtah	r3, r3, sl
 8006a86:	fb06 e202 	mla	r2, r6, r2, lr
 8006a8a:	9300      	str	r3, [sp, #0]
 8006a8c:	9b00      	ldr	r3, [sp, #0]
 8006a8e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006a92:	b292      	uxth	r2, r2
 8006a94:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006a98:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006a9c:	f8bd 3000 	ldrh.w	r3, [sp]
 8006aa0:	4581      	cmp	r9, r0
 8006aa2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006aa6:	f84c 3b04 	str.w	r3, [ip], #4
 8006aaa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006aae:	d2db      	bcs.n	8006a68 <quorem+0x44>
 8006ab0:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ab4:	b92b      	cbnz	r3, 8006ac2 <quorem+0x9e>
 8006ab6:	9b01      	ldr	r3, [sp, #4]
 8006ab8:	3b04      	subs	r3, #4
 8006aba:	429d      	cmp	r5, r3
 8006abc:	461a      	mov	r2, r3
 8006abe:	d32e      	bcc.n	8006b1e <quorem+0xfa>
 8006ac0:	613c      	str	r4, [r7, #16]
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	f001 f8c6 	bl	8007c54 <__mcmp>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	db24      	blt.n	8006b16 <quorem+0xf2>
 8006acc:	3601      	adds	r6, #1
 8006ace:	4628      	mov	r0, r5
 8006ad0:	f04f 0c00 	mov.w	ip, #0
 8006ad4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ad8:	f8d0 e000 	ldr.w	lr, [r0]
 8006adc:	b293      	uxth	r3, r2
 8006ade:	ebac 0303 	sub.w	r3, ip, r3
 8006ae2:	0c12      	lsrs	r2, r2, #16
 8006ae4:	fa13 f38e 	uxtah	r3, r3, lr
 8006ae8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006aec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006af0:	b29b      	uxth	r3, r3
 8006af2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006af6:	45c1      	cmp	r9, r8
 8006af8:	f840 3b04 	str.w	r3, [r0], #4
 8006afc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006b00:	d2e8      	bcs.n	8006ad4 <quorem+0xb0>
 8006b02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b0a:	b922      	cbnz	r2, 8006b16 <quorem+0xf2>
 8006b0c:	3b04      	subs	r3, #4
 8006b0e:	429d      	cmp	r5, r3
 8006b10:	461a      	mov	r2, r3
 8006b12:	d30a      	bcc.n	8006b2a <quorem+0x106>
 8006b14:	613c      	str	r4, [r7, #16]
 8006b16:	4630      	mov	r0, r6
 8006b18:	b003      	add	sp, #12
 8006b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b1e:	6812      	ldr	r2, [r2, #0]
 8006b20:	3b04      	subs	r3, #4
 8006b22:	2a00      	cmp	r2, #0
 8006b24:	d1cc      	bne.n	8006ac0 <quorem+0x9c>
 8006b26:	3c01      	subs	r4, #1
 8006b28:	e7c7      	b.n	8006aba <quorem+0x96>
 8006b2a:	6812      	ldr	r2, [r2, #0]
 8006b2c:	3b04      	subs	r3, #4
 8006b2e:	2a00      	cmp	r2, #0
 8006b30:	d1f0      	bne.n	8006b14 <quorem+0xf0>
 8006b32:	3c01      	subs	r4, #1
 8006b34:	e7eb      	b.n	8006b0e <quorem+0xea>
 8006b36:	2000      	movs	r0, #0
 8006b38:	e7ee      	b.n	8006b18 <quorem+0xf4>
 8006b3a:	0000      	movs	r0, r0
 8006b3c:	0000      	movs	r0, r0
	...

08006b40 <_dtoa_r>:
 8006b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b44:	ed2d 8b04 	vpush	{d8-d9}
 8006b48:	ec57 6b10 	vmov	r6, r7, d0
 8006b4c:	b093      	sub	sp, #76	; 0x4c
 8006b4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006b50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006b54:	9106      	str	r1, [sp, #24]
 8006b56:	ee10 aa10 	vmov	sl, s0
 8006b5a:	4604      	mov	r4, r0
 8006b5c:	9209      	str	r2, [sp, #36]	; 0x24
 8006b5e:	930c      	str	r3, [sp, #48]	; 0x30
 8006b60:	46bb      	mov	fp, r7
 8006b62:	b975      	cbnz	r5, 8006b82 <_dtoa_r+0x42>
 8006b64:	2010      	movs	r0, #16
 8006b66:	f000 fddd 	bl	8007724 <malloc>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	6260      	str	r0, [r4, #36]	; 0x24
 8006b6e:	b920      	cbnz	r0, 8006b7a <_dtoa_r+0x3a>
 8006b70:	4ba7      	ldr	r3, [pc, #668]	; (8006e10 <_dtoa_r+0x2d0>)
 8006b72:	21ea      	movs	r1, #234	; 0xea
 8006b74:	48a7      	ldr	r0, [pc, #668]	; (8006e14 <_dtoa_r+0x2d4>)
 8006b76:	f001 fbd1 	bl	800831c <__assert_func>
 8006b7a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006b7e:	6005      	str	r5, [r0, #0]
 8006b80:	60c5      	str	r5, [r0, #12]
 8006b82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b84:	6819      	ldr	r1, [r3, #0]
 8006b86:	b151      	cbz	r1, 8006b9e <_dtoa_r+0x5e>
 8006b88:	685a      	ldr	r2, [r3, #4]
 8006b8a:	604a      	str	r2, [r1, #4]
 8006b8c:	2301      	movs	r3, #1
 8006b8e:	4093      	lsls	r3, r2
 8006b90:	608b      	str	r3, [r1, #8]
 8006b92:	4620      	mov	r0, r4
 8006b94:	f000 fe1c 	bl	80077d0 <_Bfree>
 8006b98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	601a      	str	r2, [r3, #0]
 8006b9e:	1e3b      	subs	r3, r7, #0
 8006ba0:	bfaa      	itet	ge
 8006ba2:	2300      	movge	r3, #0
 8006ba4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006ba8:	f8c8 3000 	strge.w	r3, [r8]
 8006bac:	4b9a      	ldr	r3, [pc, #616]	; (8006e18 <_dtoa_r+0x2d8>)
 8006bae:	bfbc      	itt	lt
 8006bb0:	2201      	movlt	r2, #1
 8006bb2:	f8c8 2000 	strlt.w	r2, [r8]
 8006bb6:	ea33 030b 	bics.w	r3, r3, fp
 8006bba:	d11b      	bne.n	8006bf4 <_dtoa_r+0xb4>
 8006bbc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006bbe:	f242 730f 	movw	r3, #9999	; 0x270f
 8006bc2:	6013      	str	r3, [r2, #0]
 8006bc4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006bc8:	4333      	orrs	r3, r6
 8006bca:	f000 8592 	beq.w	80076f2 <_dtoa_r+0xbb2>
 8006bce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006bd0:	b963      	cbnz	r3, 8006bec <_dtoa_r+0xac>
 8006bd2:	4b92      	ldr	r3, [pc, #584]	; (8006e1c <_dtoa_r+0x2dc>)
 8006bd4:	e022      	b.n	8006c1c <_dtoa_r+0xdc>
 8006bd6:	4b92      	ldr	r3, [pc, #584]	; (8006e20 <_dtoa_r+0x2e0>)
 8006bd8:	9301      	str	r3, [sp, #4]
 8006bda:	3308      	adds	r3, #8
 8006bdc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006bde:	6013      	str	r3, [r2, #0]
 8006be0:	9801      	ldr	r0, [sp, #4]
 8006be2:	b013      	add	sp, #76	; 0x4c
 8006be4:	ecbd 8b04 	vpop	{d8-d9}
 8006be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bec:	4b8b      	ldr	r3, [pc, #556]	; (8006e1c <_dtoa_r+0x2dc>)
 8006bee:	9301      	str	r3, [sp, #4]
 8006bf0:	3303      	adds	r3, #3
 8006bf2:	e7f3      	b.n	8006bdc <_dtoa_r+0x9c>
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	4650      	mov	r0, sl
 8006bfa:	4659      	mov	r1, fp
 8006bfc:	f7f9 ff64 	bl	8000ac8 <__aeabi_dcmpeq>
 8006c00:	ec4b ab19 	vmov	d9, sl, fp
 8006c04:	4680      	mov	r8, r0
 8006c06:	b158      	cbz	r0, 8006c20 <_dtoa_r+0xe0>
 8006c08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	6013      	str	r3, [r2, #0]
 8006c0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	f000 856b 	beq.w	80076ec <_dtoa_r+0xbac>
 8006c16:	4883      	ldr	r0, [pc, #524]	; (8006e24 <_dtoa_r+0x2e4>)
 8006c18:	6018      	str	r0, [r3, #0]
 8006c1a:	1e43      	subs	r3, r0, #1
 8006c1c:	9301      	str	r3, [sp, #4]
 8006c1e:	e7df      	b.n	8006be0 <_dtoa_r+0xa0>
 8006c20:	ec4b ab10 	vmov	d0, sl, fp
 8006c24:	aa10      	add	r2, sp, #64	; 0x40
 8006c26:	a911      	add	r1, sp, #68	; 0x44
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f001 f8b9 	bl	8007da0 <__d2b>
 8006c2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006c32:	ee08 0a10 	vmov	s16, r0
 8006c36:	2d00      	cmp	r5, #0
 8006c38:	f000 8084 	beq.w	8006d44 <_dtoa_r+0x204>
 8006c3c:	ee19 3a90 	vmov	r3, s19
 8006c40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006c48:	4656      	mov	r6, sl
 8006c4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006c4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006c52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006c56:	4b74      	ldr	r3, [pc, #464]	; (8006e28 <_dtoa_r+0x2e8>)
 8006c58:	2200      	movs	r2, #0
 8006c5a:	4630      	mov	r0, r6
 8006c5c:	4639      	mov	r1, r7
 8006c5e:	f7f9 fb13 	bl	8000288 <__aeabi_dsub>
 8006c62:	a365      	add	r3, pc, #404	; (adr r3, 8006df8 <_dtoa_r+0x2b8>)
 8006c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c68:	f7f9 fcc6 	bl	80005f8 <__aeabi_dmul>
 8006c6c:	a364      	add	r3, pc, #400	; (adr r3, 8006e00 <_dtoa_r+0x2c0>)
 8006c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c72:	f7f9 fb0b 	bl	800028c <__adddf3>
 8006c76:	4606      	mov	r6, r0
 8006c78:	4628      	mov	r0, r5
 8006c7a:	460f      	mov	r7, r1
 8006c7c:	f7f9 fc52 	bl	8000524 <__aeabi_i2d>
 8006c80:	a361      	add	r3, pc, #388	; (adr r3, 8006e08 <_dtoa_r+0x2c8>)
 8006c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c86:	f7f9 fcb7 	bl	80005f8 <__aeabi_dmul>
 8006c8a:	4602      	mov	r2, r0
 8006c8c:	460b      	mov	r3, r1
 8006c8e:	4630      	mov	r0, r6
 8006c90:	4639      	mov	r1, r7
 8006c92:	f7f9 fafb 	bl	800028c <__adddf3>
 8006c96:	4606      	mov	r6, r0
 8006c98:	460f      	mov	r7, r1
 8006c9a:	f7f9 ff5d 	bl	8000b58 <__aeabi_d2iz>
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	9000      	str	r0, [sp, #0]
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	4630      	mov	r0, r6
 8006ca6:	4639      	mov	r1, r7
 8006ca8:	f7f9 ff18 	bl	8000adc <__aeabi_dcmplt>
 8006cac:	b150      	cbz	r0, 8006cc4 <_dtoa_r+0x184>
 8006cae:	9800      	ldr	r0, [sp, #0]
 8006cb0:	f7f9 fc38 	bl	8000524 <__aeabi_i2d>
 8006cb4:	4632      	mov	r2, r6
 8006cb6:	463b      	mov	r3, r7
 8006cb8:	f7f9 ff06 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cbc:	b910      	cbnz	r0, 8006cc4 <_dtoa_r+0x184>
 8006cbe:	9b00      	ldr	r3, [sp, #0]
 8006cc0:	3b01      	subs	r3, #1
 8006cc2:	9300      	str	r3, [sp, #0]
 8006cc4:	9b00      	ldr	r3, [sp, #0]
 8006cc6:	2b16      	cmp	r3, #22
 8006cc8:	d85a      	bhi.n	8006d80 <_dtoa_r+0x240>
 8006cca:	9a00      	ldr	r2, [sp, #0]
 8006ccc:	4b57      	ldr	r3, [pc, #348]	; (8006e2c <_dtoa_r+0x2ec>)
 8006cce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cd6:	ec51 0b19 	vmov	r0, r1, d9
 8006cda:	f7f9 feff 	bl	8000adc <__aeabi_dcmplt>
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d050      	beq.n	8006d84 <_dtoa_r+0x244>
 8006ce2:	9b00      	ldr	r3, [sp, #0]
 8006ce4:	3b01      	subs	r3, #1
 8006ce6:	9300      	str	r3, [sp, #0]
 8006ce8:	2300      	movs	r3, #0
 8006cea:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006cee:	1b5d      	subs	r5, r3, r5
 8006cf0:	1e6b      	subs	r3, r5, #1
 8006cf2:	9305      	str	r3, [sp, #20]
 8006cf4:	bf45      	ittet	mi
 8006cf6:	f1c5 0301 	rsbmi	r3, r5, #1
 8006cfa:	9304      	strmi	r3, [sp, #16]
 8006cfc:	2300      	movpl	r3, #0
 8006cfe:	2300      	movmi	r3, #0
 8006d00:	bf4c      	ite	mi
 8006d02:	9305      	strmi	r3, [sp, #20]
 8006d04:	9304      	strpl	r3, [sp, #16]
 8006d06:	9b00      	ldr	r3, [sp, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	db3d      	blt.n	8006d88 <_dtoa_r+0x248>
 8006d0c:	9b05      	ldr	r3, [sp, #20]
 8006d0e:	9a00      	ldr	r2, [sp, #0]
 8006d10:	920a      	str	r2, [sp, #40]	; 0x28
 8006d12:	4413      	add	r3, r2
 8006d14:	9305      	str	r3, [sp, #20]
 8006d16:	2300      	movs	r3, #0
 8006d18:	9307      	str	r3, [sp, #28]
 8006d1a:	9b06      	ldr	r3, [sp, #24]
 8006d1c:	2b09      	cmp	r3, #9
 8006d1e:	f200 8089 	bhi.w	8006e34 <_dtoa_r+0x2f4>
 8006d22:	2b05      	cmp	r3, #5
 8006d24:	bfc4      	itt	gt
 8006d26:	3b04      	subgt	r3, #4
 8006d28:	9306      	strgt	r3, [sp, #24]
 8006d2a:	9b06      	ldr	r3, [sp, #24]
 8006d2c:	f1a3 0302 	sub.w	r3, r3, #2
 8006d30:	bfcc      	ite	gt
 8006d32:	2500      	movgt	r5, #0
 8006d34:	2501      	movle	r5, #1
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	f200 8087 	bhi.w	8006e4a <_dtoa_r+0x30a>
 8006d3c:	e8df f003 	tbb	[pc, r3]
 8006d40:	59383a2d 	.word	0x59383a2d
 8006d44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006d48:	441d      	add	r5, r3
 8006d4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006d4e:	2b20      	cmp	r3, #32
 8006d50:	bfc1      	itttt	gt
 8006d52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006d56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006d5a:	fa0b f303 	lslgt.w	r3, fp, r3
 8006d5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006d62:	bfda      	itte	le
 8006d64:	f1c3 0320 	rsble	r3, r3, #32
 8006d68:	fa06 f003 	lslle.w	r0, r6, r3
 8006d6c:	4318      	orrgt	r0, r3
 8006d6e:	f7f9 fbc9 	bl	8000504 <__aeabi_ui2d>
 8006d72:	2301      	movs	r3, #1
 8006d74:	4606      	mov	r6, r0
 8006d76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006d7a:	3d01      	subs	r5, #1
 8006d7c:	930e      	str	r3, [sp, #56]	; 0x38
 8006d7e:	e76a      	b.n	8006c56 <_dtoa_r+0x116>
 8006d80:	2301      	movs	r3, #1
 8006d82:	e7b2      	b.n	8006cea <_dtoa_r+0x1aa>
 8006d84:	900b      	str	r0, [sp, #44]	; 0x2c
 8006d86:	e7b1      	b.n	8006cec <_dtoa_r+0x1ac>
 8006d88:	9b04      	ldr	r3, [sp, #16]
 8006d8a:	9a00      	ldr	r2, [sp, #0]
 8006d8c:	1a9b      	subs	r3, r3, r2
 8006d8e:	9304      	str	r3, [sp, #16]
 8006d90:	4253      	negs	r3, r2
 8006d92:	9307      	str	r3, [sp, #28]
 8006d94:	2300      	movs	r3, #0
 8006d96:	930a      	str	r3, [sp, #40]	; 0x28
 8006d98:	e7bf      	b.n	8006d1a <_dtoa_r+0x1da>
 8006d9a:	2300      	movs	r3, #0
 8006d9c:	9308      	str	r3, [sp, #32]
 8006d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	dc55      	bgt.n	8006e50 <_dtoa_r+0x310>
 8006da4:	2301      	movs	r3, #1
 8006da6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006daa:	461a      	mov	r2, r3
 8006dac:	9209      	str	r2, [sp, #36]	; 0x24
 8006dae:	e00c      	b.n	8006dca <_dtoa_r+0x28a>
 8006db0:	2301      	movs	r3, #1
 8006db2:	e7f3      	b.n	8006d9c <_dtoa_r+0x25c>
 8006db4:	2300      	movs	r3, #0
 8006db6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006db8:	9308      	str	r3, [sp, #32]
 8006dba:	9b00      	ldr	r3, [sp, #0]
 8006dbc:	4413      	add	r3, r2
 8006dbe:	9302      	str	r3, [sp, #8]
 8006dc0:	3301      	adds	r3, #1
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	9303      	str	r3, [sp, #12]
 8006dc6:	bfb8      	it	lt
 8006dc8:	2301      	movlt	r3, #1
 8006dca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006dcc:	2200      	movs	r2, #0
 8006dce:	6042      	str	r2, [r0, #4]
 8006dd0:	2204      	movs	r2, #4
 8006dd2:	f102 0614 	add.w	r6, r2, #20
 8006dd6:	429e      	cmp	r6, r3
 8006dd8:	6841      	ldr	r1, [r0, #4]
 8006dda:	d93d      	bls.n	8006e58 <_dtoa_r+0x318>
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f000 fcb7 	bl	8007750 <_Balloc>
 8006de2:	9001      	str	r0, [sp, #4]
 8006de4:	2800      	cmp	r0, #0
 8006de6:	d13b      	bne.n	8006e60 <_dtoa_r+0x320>
 8006de8:	4b11      	ldr	r3, [pc, #68]	; (8006e30 <_dtoa_r+0x2f0>)
 8006dea:	4602      	mov	r2, r0
 8006dec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006df0:	e6c0      	b.n	8006b74 <_dtoa_r+0x34>
 8006df2:	2301      	movs	r3, #1
 8006df4:	e7df      	b.n	8006db6 <_dtoa_r+0x276>
 8006df6:	bf00      	nop
 8006df8:	636f4361 	.word	0x636f4361
 8006dfc:	3fd287a7 	.word	0x3fd287a7
 8006e00:	8b60c8b3 	.word	0x8b60c8b3
 8006e04:	3fc68a28 	.word	0x3fc68a28
 8006e08:	509f79fb 	.word	0x509f79fb
 8006e0c:	3fd34413 	.word	0x3fd34413
 8006e10:	08008fed 	.word	0x08008fed
 8006e14:	08009004 	.word	0x08009004
 8006e18:	7ff00000 	.word	0x7ff00000
 8006e1c:	08008fe9 	.word	0x08008fe9
 8006e20:	08008fe0 	.word	0x08008fe0
 8006e24:	08008fbd 	.word	0x08008fbd
 8006e28:	3ff80000 	.word	0x3ff80000
 8006e2c:	080090f8 	.word	0x080090f8
 8006e30:	0800905f 	.word	0x0800905f
 8006e34:	2501      	movs	r5, #1
 8006e36:	2300      	movs	r3, #0
 8006e38:	9306      	str	r3, [sp, #24]
 8006e3a:	9508      	str	r5, [sp, #32]
 8006e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e44:	2200      	movs	r2, #0
 8006e46:	2312      	movs	r3, #18
 8006e48:	e7b0      	b.n	8006dac <_dtoa_r+0x26c>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	9308      	str	r3, [sp, #32]
 8006e4e:	e7f5      	b.n	8006e3c <_dtoa_r+0x2fc>
 8006e50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006e56:	e7b8      	b.n	8006dca <_dtoa_r+0x28a>
 8006e58:	3101      	adds	r1, #1
 8006e5a:	6041      	str	r1, [r0, #4]
 8006e5c:	0052      	lsls	r2, r2, #1
 8006e5e:	e7b8      	b.n	8006dd2 <_dtoa_r+0x292>
 8006e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e62:	9a01      	ldr	r2, [sp, #4]
 8006e64:	601a      	str	r2, [r3, #0]
 8006e66:	9b03      	ldr	r3, [sp, #12]
 8006e68:	2b0e      	cmp	r3, #14
 8006e6a:	f200 809d 	bhi.w	8006fa8 <_dtoa_r+0x468>
 8006e6e:	2d00      	cmp	r5, #0
 8006e70:	f000 809a 	beq.w	8006fa8 <_dtoa_r+0x468>
 8006e74:	9b00      	ldr	r3, [sp, #0]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	dd32      	ble.n	8006ee0 <_dtoa_r+0x3a0>
 8006e7a:	4ab7      	ldr	r2, [pc, #732]	; (8007158 <_dtoa_r+0x618>)
 8006e7c:	f003 030f 	and.w	r3, r3, #15
 8006e80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006e84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e88:	9b00      	ldr	r3, [sp, #0]
 8006e8a:	05d8      	lsls	r0, r3, #23
 8006e8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006e90:	d516      	bpl.n	8006ec0 <_dtoa_r+0x380>
 8006e92:	4bb2      	ldr	r3, [pc, #712]	; (800715c <_dtoa_r+0x61c>)
 8006e94:	ec51 0b19 	vmov	r0, r1, d9
 8006e98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006e9c:	f7f9 fcd6 	bl	800084c <__aeabi_ddiv>
 8006ea0:	f007 070f 	and.w	r7, r7, #15
 8006ea4:	4682      	mov	sl, r0
 8006ea6:	468b      	mov	fp, r1
 8006ea8:	2503      	movs	r5, #3
 8006eaa:	4eac      	ldr	r6, [pc, #688]	; (800715c <_dtoa_r+0x61c>)
 8006eac:	b957      	cbnz	r7, 8006ec4 <_dtoa_r+0x384>
 8006eae:	4642      	mov	r2, r8
 8006eb0:	464b      	mov	r3, r9
 8006eb2:	4650      	mov	r0, sl
 8006eb4:	4659      	mov	r1, fp
 8006eb6:	f7f9 fcc9 	bl	800084c <__aeabi_ddiv>
 8006eba:	4682      	mov	sl, r0
 8006ebc:	468b      	mov	fp, r1
 8006ebe:	e028      	b.n	8006f12 <_dtoa_r+0x3d2>
 8006ec0:	2502      	movs	r5, #2
 8006ec2:	e7f2      	b.n	8006eaa <_dtoa_r+0x36a>
 8006ec4:	07f9      	lsls	r1, r7, #31
 8006ec6:	d508      	bpl.n	8006eda <_dtoa_r+0x39a>
 8006ec8:	4640      	mov	r0, r8
 8006eca:	4649      	mov	r1, r9
 8006ecc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ed0:	f7f9 fb92 	bl	80005f8 <__aeabi_dmul>
 8006ed4:	3501      	adds	r5, #1
 8006ed6:	4680      	mov	r8, r0
 8006ed8:	4689      	mov	r9, r1
 8006eda:	107f      	asrs	r7, r7, #1
 8006edc:	3608      	adds	r6, #8
 8006ede:	e7e5      	b.n	8006eac <_dtoa_r+0x36c>
 8006ee0:	f000 809b 	beq.w	800701a <_dtoa_r+0x4da>
 8006ee4:	9b00      	ldr	r3, [sp, #0]
 8006ee6:	4f9d      	ldr	r7, [pc, #628]	; (800715c <_dtoa_r+0x61c>)
 8006ee8:	425e      	negs	r6, r3
 8006eea:	4b9b      	ldr	r3, [pc, #620]	; (8007158 <_dtoa_r+0x618>)
 8006eec:	f006 020f 	and.w	r2, r6, #15
 8006ef0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ef8:	ec51 0b19 	vmov	r0, r1, d9
 8006efc:	f7f9 fb7c 	bl	80005f8 <__aeabi_dmul>
 8006f00:	1136      	asrs	r6, r6, #4
 8006f02:	4682      	mov	sl, r0
 8006f04:	468b      	mov	fp, r1
 8006f06:	2300      	movs	r3, #0
 8006f08:	2502      	movs	r5, #2
 8006f0a:	2e00      	cmp	r6, #0
 8006f0c:	d17a      	bne.n	8007004 <_dtoa_r+0x4c4>
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d1d3      	bne.n	8006eba <_dtoa_r+0x37a>
 8006f12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	f000 8082 	beq.w	800701e <_dtoa_r+0x4de>
 8006f1a:	4b91      	ldr	r3, [pc, #580]	; (8007160 <_dtoa_r+0x620>)
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	4650      	mov	r0, sl
 8006f20:	4659      	mov	r1, fp
 8006f22:	f7f9 fddb 	bl	8000adc <__aeabi_dcmplt>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d079      	beq.n	800701e <_dtoa_r+0x4de>
 8006f2a:	9b03      	ldr	r3, [sp, #12]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d076      	beq.n	800701e <_dtoa_r+0x4de>
 8006f30:	9b02      	ldr	r3, [sp, #8]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	dd36      	ble.n	8006fa4 <_dtoa_r+0x464>
 8006f36:	9b00      	ldr	r3, [sp, #0]
 8006f38:	4650      	mov	r0, sl
 8006f3a:	4659      	mov	r1, fp
 8006f3c:	1e5f      	subs	r7, r3, #1
 8006f3e:	2200      	movs	r2, #0
 8006f40:	4b88      	ldr	r3, [pc, #544]	; (8007164 <_dtoa_r+0x624>)
 8006f42:	f7f9 fb59 	bl	80005f8 <__aeabi_dmul>
 8006f46:	9e02      	ldr	r6, [sp, #8]
 8006f48:	4682      	mov	sl, r0
 8006f4a:	468b      	mov	fp, r1
 8006f4c:	3501      	adds	r5, #1
 8006f4e:	4628      	mov	r0, r5
 8006f50:	f7f9 fae8 	bl	8000524 <__aeabi_i2d>
 8006f54:	4652      	mov	r2, sl
 8006f56:	465b      	mov	r3, fp
 8006f58:	f7f9 fb4e 	bl	80005f8 <__aeabi_dmul>
 8006f5c:	4b82      	ldr	r3, [pc, #520]	; (8007168 <_dtoa_r+0x628>)
 8006f5e:	2200      	movs	r2, #0
 8006f60:	f7f9 f994 	bl	800028c <__adddf3>
 8006f64:	46d0      	mov	r8, sl
 8006f66:	46d9      	mov	r9, fp
 8006f68:	4682      	mov	sl, r0
 8006f6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006f6e:	2e00      	cmp	r6, #0
 8006f70:	d158      	bne.n	8007024 <_dtoa_r+0x4e4>
 8006f72:	4b7e      	ldr	r3, [pc, #504]	; (800716c <_dtoa_r+0x62c>)
 8006f74:	2200      	movs	r2, #0
 8006f76:	4640      	mov	r0, r8
 8006f78:	4649      	mov	r1, r9
 8006f7a:	f7f9 f985 	bl	8000288 <__aeabi_dsub>
 8006f7e:	4652      	mov	r2, sl
 8006f80:	465b      	mov	r3, fp
 8006f82:	4680      	mov	r8, r0
 8006f84:	4689      	mov	r9, r1
 8006f86:	f7f9 fdc7 	bl	8000b18 <__aeabi_dcmpgt>
 8006f8a:	2800      	cmp	r0, #0
 8006f8c:	f040 8295 	bne.w	80074ba <_dtoa_r+0x97a>
 8006f90:	4652      	mov	r2, sl
 8006f92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006f96:	4640      	mov	r0, r8
 8006f98:	4649      	mov	r1, r9
 8006f9a:	f7f9 fd9f 	bl	8000adc <__aeabi_dcmplt>
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	f040 8289 	bne.w	80074b6 <_dtoa_r+0x976>
 8006fa4:	ec5b ab19 	vmov	sl, fp, d9
 8006fa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f2c0 8148 	blt.w	8007240 <_dtoa_r+0x700>
 8006fb0:	9a00      	ldr	r2, [sp, #0]
 8006fb2:	2a0e      	cmp	r2, #14
 8006fb4:	f300 8144 	bgt.w	8007240 <_dtoa_r+0x700>
 8006fb8:	4b67      	ldr	r3, [pc, #412]	; (8007158 <_dtoa_r+0x618>)
 8006fba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fbe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	f280 80d5 	bge.w	8007174 <_dtoa_r+0x634>
 8006fca:	9b03      	ldr	r3, [sp, #12]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f300 80d1 	bgt.w	8007174 <_dtoa_r+0x634>
 8006fd2:	f040 826f 	bne.w	80074b4 <_dtoa_r+0x974>
 8006fd6:	4b65      	ldr	r3, [pc, #404]	; (800716c <_dtoa_r+0x62c>)
 8006fd8:	2200      	movs	r2, #0
 8006fda:	4640      	mov	r0, r8
 8006fdc:	4649      	mov	r1, r9
 8006fde:	f7f9 fb0b 	bl	80005f8 <__aeabi_dmul>
 8006fe2:	4652      	mov	r2, sl
 8006fe4:	465b      	mov	r3, fp
 8006fe6:	f7f9 fd8d 	bl	8000b04 <__aeabi_dcmpge>
 8006fea:	9e03      	ldr	r6, [sp, #12]
 8006fec:	4637      	mov	r7, r6
 8006fee:	2800      	cmp	r0, #0
 8006ff0:	f040 8245 	bne.w	800747e <_dtoa_r+0x93e>
 8006ff4:	9d01      	ldr	r5, [sp, #4]
 8006ff6:	2331      	movs	r3, #49	; 0x31
 8006ff8:	f805 3b01 	strb.w	r3, [r5], #1
 8006ffc:	9b00      	ldr	r3, [sp, #0]
 8006ffe:	3301      	adds	r3, #1
 8007000:	9300      	str	r3, [sp, #0]
 8007002:	e240      	b.n	8007486 <_dtoa_r+0x946>
 8007004:	07f2      	lsls	r2, r6, #31
 8007006:	d505      	bpl.n	8007014 <_dtoa_r+0x4d4>
 8007008:	e9d7 2300 	ldrd	r2, r3, [r7]
 800700c:	f7f9 faf4 	bl	80005f8 <__aeabi_dmul>
 8007010:	3501      	adds	r5, #1
 8007012:	2301      	movs	r3, #1
 8007014:	1076      	asrs	r6, r6, #1
 8007016:	3708      	adds	r7, #8
 8007018:	e777      	b.n	8006f0a <_dtoa_r+0x3ca>
 800701a:	2502      	movs	r5, #2
 800701c:	e779      	b.n	8006f12 <_dtoa_r+0x3d2>
 800701e:	9f00      	ldr	r7, [sp, #0]
 8007020:	9e03      	ldr	r6, [sp, #12]
 8007022:	e794      	b.n	8006f4e <_dtoa_r+0x40e>
 8007024:	9901      	ldr	r1, [sp, #4]
 8007026:	4b4c      	ldr	r3, [pc, #304]	; (8007158 <_dtoa_r+0x618>)
 8007028:	4431      	add	r1, r6
 800702a:	910d      	str	r1, [sp, #52]	; 0x34
 800702c:	9908      	ldr	r1, [sp, #32]
 800702e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007032:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007036:	2900      	cmp	r1, #0
 8007038:	d043      	beq.n	80070c2 <_dtoa_r+0x582>
 800703a:	494d      	ldr	r1, [pc, #308]	; (8007170 <_dtoa_r+0x630>)
 800703c:	2000      	movs	r0, #0
 800703e:	f7f9 fc05 	bl	800084c <__aeabi_ddiv>
 8007042:	4652      	mov	r2, sl
 8007044:	465b      	mov	r3, fp
 8007046:	f7f9 f91f 	bl	8000288 <__aeabi_dsub>
 800704a:	9d01      	ldr	r5, [sp, #4]
 800704c:	4682      	mov	sl, r0
 800704e:	468b      	mov	fp, r1
 8007050:	4649      	mov	r1, r9
 8007052:	4640      	mov	r0, r8
 8007054:	f7f9 fd80 	bl	8000b58 <__aeabi_d2iz>
 8007058:	4606      	mov	r6, r0
 800705a:	f7f9 fa63 	bl	8000524 <__aeabi_i2d>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4640      	mov	r0, r8
 8007064:	4649      	mov	r1, r9
 8007066:	f7f9 f90f 	bl	8000288 <__aeabi_dsub>
 800706a:	3630      	adds	r6, #48	; 0x30
 800706c:	f805 6b01 	strb.w	r6, [r5], #1
 8007070:	4652      	mov	r2, sl
 8007072:	465b      	mov	r3, fp
 8007074:	4680      	mov	r8, r0
 8007076:	4689      	mov	r9, r1
 8007078:	f7f9 fd30 	bl	8000adc <__aeabi_dcmplt>
 800707c:	2800      	cmp	r0, #0
 800707e:	d163      	bne.n	8007148 <_dtoa_r+0x608>
 8007080:	4642      	mov	r2, r8
 8007082:	464b      	mov	r3, r9
 8007084:	4936      	ldr	r1, [pc, #216]	; (8007160 <_dtoa_r+0x620>)
 8007086:	2000      	movs	r0, #0
 8007088:	f7f9 f8fe 	bl	8000288 <__aeabi_dsub>
 800708c:	4652      	mov	r2, sl
 800708e:	465b      	mov	r3, fp
 8007090:	f7f9 fd24 	bl	8000adc <__aeabi_dcmplt>
 8007094:	2800      	cmp	r0, #0
 8007096:	f040 80b5 	bne.w	8007204 <_dtoa_r+0x6c4>
 800709a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800709c:	429d      	cmp	r5, r3
 800709e:	d081      	beq.n	8006fa4 <_dtoa_r+0x464>
 80070a0:	4b30      	ldr	r3, [pc, #192]	; (8007164 <_dtoa_r+0x624>)
 80070a2:	2200      	movs	r2, #0
 80070a4:	4650      	mov	r0, sl
 80070a6:	4659      	mov	r1, fp
 80070a8:	f7f9 faa6 	bl	80005f8 <__aeabi_dmul>
 80070ac:	4b2d      	ldr	r3, [pc, #180]	; (8007164 <_dtoa_r+0x624>)
 80070ae:	4682      	mov	sl, r0
 80070b0:	468b      	mov	fp, r1
 80070b2:	4640      	mov	r0, r8
 80070b4:	4649      	mov	r1, r9
 80070b6:	2200      	movs	r2, #0
 80070b8:	f7f9 fa9e 	bl	80005f8 <__aeabi_dmul>
 80070bc:	4680      	mov	r8, r0
 80070be:	4689      	mov	r9, r1
 80070c0:	e7c6      	b.n	8007050 <_dtoa_r+0x510>
 80070c2:	4650      	mov	r0, sl
 80070c4:	4659      	mov	r1, fp
 80070c6:	f7f9 fa97 	bl	80005f8 <__aeabi_dmul>
 80070ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070cc:	9d01      	ldr	r5, [sp, #4]
 80070ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80070d0:	4682      	mov	sl, r0
 80070d2:	468b      	mov	fp, r1
 80070d4:	4649      	mov	r1, r9
 80070d6:	4640      	mov	r0, r8
 80070d8:	f7f9 fd3e 	bl	8000b58 <__aeabi_d2iz>
 80070dc:	4606      	mov	r6, r0
 80070de:	f7f9 fa21 	bl	8000524 <__aeabi_i2d>
 80070e2:	3630      	adds	r6, #48	; 0x30
 80070e4:	4602      	mov	r2, r0
 80070e6:	460b      	mov	r3, r1
 80070e8:	4640      	mov	r0, r8
 80070ea:	4649      	mov	r1, r9
 80070ec:	f7f9 f8cc 	bl	8000288 <__aeabi_dsub>
 80070f0:	f805 6b01 	strb.w	r6, [r5], #1
 80070f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070f6:	429d      	cmp	r5, r3
 80070f8:	4680      	mov	r8, r0
 80070fa:	4689      	mov	r9, r1
 80070fc:	f04f 0200 	mov.w	r2, #0
 8007100:	d124      	bne.n	800714c <_dtoa_r+0x60c>
 8007102:	4b1b      	ldr	r3, [pc, #108]	; (8007170 <_dtoa_r+0x630>)
 8007104:	4650      	mov	r0, sl
 8007106:	4659      	mov	r1, fp
 8007108:	f7f9 f8c0 	bl	800028c <__adddf3>
 800710c:	4602      	mov	r2, r0
 800710e:	460b      	mov	r3, r1
 8007110:	4640      	mov	r0, r8
 8007112:	4649      	mov	r1, r9
 8007114:	f7f9 fd00 	bl	8000b18 <__aeabi_dcmpgt>
 8007118:	2800      	cmp	r0, #0
 800711a:	d173      	bne.n	8007204 <_dtoa_r+0x6c4>
 800711c:	4652      	mov	r2, sl
 800711e:	465b      	mov	r3, fp
 8007120:	4913      	ldr	r1, [pc, #76]	; (8007170 <_dtoa_r+0x630>)
 8007122:	2000      	movs	r0, #0
 8007124:	f7f9 f8b0 	bl	8000288 <__aeabi_dsub>
 8007128:	4602      	mov	r2, r0
 800712a:	460b      	mov	r3, r1
 800712c:	4640      	mov	r0, r8
 800712e:	4649      	mov	r1, r9
 8007130:	f7f9 fcd4 	bl	8000adc <__aeabi_dcmplt>
 8007134:	2800      	cmp	r0, #0
 8007136:	f43f af35 	beq.w	8006fa4 <_dtoa_r+0x464>
 800713a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800713c:	1e6b      	subs	r3, r5, #1
 800713e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007140:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007144:	2b30      	cmp	r3, #48	; 0x30
 8007146:	d0f8      	beq.n	800713a <_dtoa_r+0x5fa>
 8007148:	9700      	str	r7, [sp, #0]
 800714a:	e049      	b.n	80071e0 <_dtoa_r+0x6a0>
 800714c:	4b05      	ldr	r3, [pc, #20]	; (8007164 <_dtoa_r+0x624>)
 800714e:	f7f9 fa53 	bl	80005f8 <__aeabi_dmul>
 8007152:	4680      	mov	r8, r0
 8007154:	4689      	mov	r9, r1
 8007156:	e7bd      	b.n	80070d4 <_dtoa_r+0x594>
 8007158:	080090f8 	.word	0x080090f8
 800715c:	080090d0 	.word	0x080090d0
 8007160:	3ff00000 	.word	0x3ff00000
 8007164:	40240000 	.word	0x40240000
 8007168:	401c0000 	.word	0x401c0000
 800716c:	40140000 	.word	0x40140000
 8007170:	3fe00000 	.word	0x3fe00000
 8007174:	9d01      	ldr	r5, [sp, #4]
 8007176:	4656      	mov	r6, sl
 8007178:	465f      	mov	r7, fp
 800717a:	4642      	mov	r2, r8
 800717c:	464b      	mov	r3, r9
 800717e:	4630      	mov	r0, r6
 8007180:	4639      	mov	r1, r7
 8007182:	f7f9 fb63 	bl	800084c <__aeabi_ddiv>
 8007186:	f7f9 fce7 	bl	8000b58 <__aeabi_d2iz>
 800718a:	4682      	mov	sl, r0
 800718c:	f7f9 f9ca 	bl	8000524 <__aeabi_i2d>
 8007190:	4642      	mov	r2, r8
 8007192:	464b      	mov	r3, r9
 8007194:	f7f9 fa30 	bl	80005f8 <__aeabi_dmul>
 8007198:	4602      	mov	r2, r0
 800719a:	460b      	mov	r3, r1
 800719c:	4630      	mov	r0, r6
 800719e:	4639      	mov	r1, r7
 80071a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80071a4:	f7f9 f870 	bl	8000288 <__aeabi_dsub>
 80071a8:	f805 6b01 	strb.w	r6, [r5], #1
 80071ac:	9e01      	ldr	r6, [sp, #4]
 80071ae:	9f03      	ldr	r7, [sp, #12]
 80071b0:	1bae      	subs	r6, r5, r6
 80071b2:	42b7      	cmp	r7, r6
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	d135      	bne.n	8007226 <_dtoa_r+0x6e6>
 80071ba:	f7f9 f867 	bl	800028c <__adddf3>
 80071be:	4642      	mov	r2, r8
 80071c0:	464b      	mov	r3, r9
 80071c2:	4606      	mov	r6, r0
 80071c4:	460f      	mov	r7, r1
 80071c6:	f7f9 fca7 	bl	8000b18 <__aeabi_dcmpgt>
 80071ca:	b9d0      	cbnz	r0, 8007202 <_dtoa_r+0x6c2>
 80071cc:	4642      	mov	r2, r8
 80071ce:	464b      	mov	r3, r9
 80071d0:	4630      	mov	r0, r6
 80071d2:	4639      	mov	r1, r7
 80071d4:	f7f9 fc78 	bl	8000ac8 <__aeabi_dcmpeq>
 80071d8:	b110      	cbz	r0, 80071e0 <_dtoa_r+0x6a0>
 80071da:	f01a 0f01 	tst.w	sl, #1
 80071de:	d110      	bne.n	8007202 <_dtoa_r+0x6c2>
 80071e0:	4620      	mov	r0, r4
 80071e2:	ee18 1a10 	vmov	r1, s16
 80071e6:	f000 faf3 	bl	80077d0 <_Bfree>
 80071ea:	2300      	movs	r3, #0
 80071ec:	9800      	ldr	r0, [sp, #0]
 80071ee:	702b      	strb	r3, [r5, #0]
 80071f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80071f2:	3001      	adds	r0, #1
 80071f4:	6018      	str	r0, [r3, #0]
 80071f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	f43f acf1 	beq.w	8006be0 <_dtoa_r+0xa0>
 80071fe:	601d      	str	r5, [r3, #0]
 8007200:	e4ee      	b.n	8006be0 <_dtoa_r+0xa0>
 8007202:	9f00      	ldr	r7, [sp, #0]
 8007204:	462b      	mov	r3, r5
 8007206:	461d      	mov	r5, r3
 8007208:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800720c:	2a39      	cmp	r2, #57	; 0x39
 800720e:	d106      	bne.n	800721e <_dtoa_r+0x6de>
 8007210:	9a01      	ldr	r2, [sp, #4]
 8007212:	429a      	cmp	r2, r3
 8007214:	d1f7      	bne.n	8007206 <_dtoa_r+0x6c6>
 8007216:	9901      	ldr	r1, [sp, #4]
 8007218:	2230      	movs	r2, #48	; 0x30
 800721a:	3701      	adds	r7, #1
 800721c:	700a      	strb	r2, [r1, #0]
 800721e:	781a      	ldrb	r2, [r3, #0]
 8007220:	3201      	adds	r2, #1
 8007222:	701a      	strb	r2, [r3, #0]
 8007224:	e790      	b.n	8007148 <_dtoa_r+0x608>
 8007226:	4ba6      	ldr	r3, [pc, #664]	; (80074c0 <_dtoa_r+0x980>)
 8007228:	2200      	movs	r2, #0
 800722a:	f7f9 f9e5 	bl	80005f8 <__aeabi_dmul>
 800722e:	2200      	movs	r2, #0
 8007230:	2300      	movs	r3, #0
 8007232:	4606      	mov	r6, r0
 8007234:	460f      	mov	r7, r1
 8007236:	f7f9 fc47 	bl	8000ac8 <__aeabi_dcmpeq>
 800723a:	2800      	cmp	r0, #0
 800723c:	d09d      	beq.n	800717a <_dtoa_r+0x63a>
 800723e:	e7cf      	b.n	80071e0 <_dtoa_r+0x6a0>
 8007240:	9a08      	ldr	r2, [sp, #32]
 8007242:	2a00      	cmp	r2, #0
 8007244:	f000 80d7 	beq.w	80073f6 <_dtoa_r+0x8b6>
 8007248:	9a06      	ldr	r2, [sp, #24]
 800724a:	2a01      	cmp	r2, #1
 800724c:	f300 80ba 	bgt.w	80073c4 <_dtoa_r+0x884>
 8007250:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007252:	2a00      	cmp	r2, #0
 8007254:	f000 80b2 	beq.w	80073bc <_dtoa_r+0x87c>
 8007258:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800725c:	9e07      	ldr	r6, [sp, #28]
 800725e:	9d04      	ldr	r5, [sp, #16]
 8007260:	9a04      	ldr	r2, [sp, #16]
 8007262:	441a      	add	r2, r3
 8007264:	9204      	str	r2, [sp, #16]
 8007266:	9a05      	ldr	r2, [sp, #20]
 8007268:	2101      	movs	r1, #1
 800726a:	441a      	add	r2, r3
 800726c:	4620      	mov	r0, r4
 800726e:	9205      	str	r2, [sp, #20]
 8007270:	f000 fb66 	bl	8007940 <__i2b>
 8007274:	4607      	mov	r7, r0
 8007276:	2d00      	cmp	r5, #0
 8007278:	dd0c      	ble.n	8007294 <_dtoa_r+0x754>
 800727a:	9b05      	ldr	r3, [sp, #20]
 800727c:	2b00      	cmp	r3, #0
 800727e:	dd09      	ble.n	8007294 <_dtoa_r+0x754>
 8007280:	42ab      	cmp	r3, r5
 8007282:	9a04      	ldr	r2, [sp, #16]
 8007284:	bfa8      	it	ge
 8007286:	462b      	movge	r3, r5
 8007288:	1ad2      	subs	r2, r2, r3
 800728a:	9204      	str	r2, [sp, #16]
 800728c:	9a05      	ldr	r2, [sp, #20]
 800728e:	1aed      	subs	r5, r5, r3
 8007290:	1ad3      	subs	r3, r2, r3
 8007292:	9305      	str	r3, [sp, #20]
 8007294:	9b07      	ldr	r3, [sp, #28]
 8007296:	b31b      	cbz	r3, 80072e0 <_dtoa_r+0x7a0>
 8007298:	9b08      	ldr	r3, [sp, #32]
 800729a:	2b00      	cmp	r3, #0
 800729c:	f000 80af 	beq.w	80073fe <_dtoa_r+0x8be>
 80072a0:	2e00      	cmp	r6, #0
 80072a2:	dd13      	ble.n	80072cc <_dtoa_r+0x78c>
 80072a4:	4639      	mov	r1, r7
 80072a6:	4632      	mov	r2, r6
 80072a8:	4620      	mov	r0, r4
 80072aa:	f000 fc09 	bl	8007ac0 <__pow5mult>
 80072ae:	ee18 2a10 	vmov	r2, s16
 80072b2:	4601      	mov	r1, r0
 80072b4:	4607      	mov	r7, r0
 80072b6:	4620      	mov	r0, r4
 80072b8:	f000 fb58 	bl	800796c <__multiply>
 80072bc:	ee18 1a10 	vmov	r1, s16
 80072c0:	4680      	mov	r8, r0
 80072c2:	4620      	mov	r0, r4
 80072c4:	f000 fa84 	bl	80077d0 <_Bfree>
 80072c8:	ee08 8a10 	vmov	s16, r8
 80072cc:	9b07      	ldr	r3, [sp, #28]
 80072ce:	1b9a      	subs	r2, r3, r6
 80072d0:	d006      	beq.n	80072e0 <_dtoa_r+0x7a0>
 80072d2:	ee18 1a10 	vmov	r1, s16
 80072d6:	4620      	mov	r0, r4
 80072d8:	f000 fbf2 	bl	8007ac0 <__pow5mult>
 80072dc:	ee08 0a10 	vmov	s16, r0
 80072e0:	2101      	movs	r1, #1
 80072e2:	4620      	mov	r0, r4
 80072e4:	f000 fb2c 	bl	8007940 <__i2b>
 80072e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	4606      	mov	r6, r0
 80072ee:	f340 8088 	ble.w	8007402 <_dtoa_r+0x8c2>
 80072f2:	461a      	mov	r2, r3
 80072f4:	4601      	mov	r1, r0
 80072f6:	4620      	mov	r0, r4
 80072f8:	f000 fbe2 	bl	8007ac0 <__pow5mult>
 80072fc:	9b06      	ldr	r3, [sp, #24]
 80072fe:	2b01      	cmp	r3, #1
 8007300:	4606      	mov	r6, r0
 8007302:	f340 8081 	ble.w	8007408 <_dtoa_r+0x8c8>
 8007306:	f04f 0800 	mov.w	r8, #0
 800730a:	6933      	ldr	r3, [r6, #16]
 800730c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007310:	6918      	ldr	r0, [r3, #16]
 8007312:	f000 fac5 	bl	80078a0 <__hi0bits>
 8007316:	f1c0 0020 	rsb	r0, r0, #32
 800731a:	9b05      	ldr	r3, [sp, #20]
 800731c:	4418      	add	r0, r3
 800731e:	f010 001f 	ands.w	r0, r0, #31
 8007322:	f000 8092 	beq.w	800744a <_dtoa_r+0x90a>
 8007326:	f1c0 0320 	rsb	r3, r0, #32
 800732a:	2b04      	cmp	r3, #4
 800732c:	f340 808a 	ble.w	8007444 <_dtoa_r+0x904>
 8007330:	f1c0 001c 	rsb	r0, r0, #28
 8007334:	9b04      	ldr	r3, [sp, #16]
 8007336:	4403      	add	r3, r0
 8007338:	9304      	str	r3, [sp, #16]
 800733a:	9b05      	ldr	r3, [sp, #20]
 800733c:	4403      	add	r3, r0
 800733e:	4405      	add	r5, r0
 8007340:	9305      	str	r3, [sp, #20]
 8007342:	9b04      	ldr	r3, [sp, #16]
 8007344:	2b00      	cmp	r3, #0
 8007346:	dd07      	ble.n	8007358 <_dtoa_r+0x818>
 8007348:	ee18 1a10 	vmov	r1, s16
 800734c:	461a      	mov	r2, r3
 800734e:	4620      	mov	r0, r4
 8007350:	f000 fc10 	bl	8007b74 <__lshift>
 8007354:	ee08 0a10 	vmov	s16, r0
 8007358:	9b05      	ldr	r3, [sp, #20]
 800735a:	2b00      	cmp	r3, #0
 800735c:	dd05      	ble.n	800736a <_dtoa_r+0x82a>
 800735e:	4631      	mov	r1, r6
 8007360:	461a      	mov	r2, r3
 8007362:	4620      	mov	r0, r4
 8007364:	f000 fc06 	bl	8007b74 <__lshift>
 8007368:	4606      	mov	r6, r0
 800736a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800736c:	2b00      	cmp	r3, #0
 800736e:	d06e      	beq.n	800744e <_dtoa_r+0x90e>
 8007370:	ee18 0a10 	vmov	r0, s16
 8007374:	4631      	mov	r1, r6
 8007376:	f000 fc6d 	bl	8007c54 <__mcmp>
 800737a:	2800      	cmp	r0, #0
 800737c:	da67      	bge.n	800744e <_dtoa_r+0x90e>
 800737e:	9b00      	ldr	r3, [sp, #0]
 8007380:	3b01      	subs	r3, #1
 8007382:	ee18 1a10 	vmov	r1, s16
 8007386:	9300      	str	r3, [sp, #0]
 8007388:	220a      	movs	r2, #10
 800738a:	2300      	movs	r3, #0
 800738c:	4620      	mov	r0, r4
 800738e:	f000 fa41 	bl	8007814 <__multadd>
 8007392:	9b08      	ldr	r3, [sp, #32]
 8007394:	ee08 0a10 	vmov	s16, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	f000 81b1 	beq.w	8007700 <_dtoa_r+0xbc0>
 800739e:	2300      	movs	r3, #0
 80073a0:	4639      	mov	r1, r7
 80073a2:	220a      	movs	r2, #10
 80073a4:	4620      	mov	r0, r4
 80073a6:	f000 fa35 	bl	8007814 <__multadd>
 80073aa:	9b02      	ldr	r3, [sp, #8]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	4607      	mov	r7, r0
 80073b0:	f300 808e 	bgt.w	80074d0 <_dtoa_r+0x990>
 80073b4:	9b06      	ldr	r3, [sp, #24]
 80073b6:	2b02      	cmp	r3, #2
 80073b8:	dc51      	bgt.n	800745e <_dtoa_r+0x91e>
 80073ba:	e089      	b.n	80074d0 <_dtoa_r+0x990>
 80073bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80073be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80073c2:	e74b      	b.n	800725c <_dtoa_r+0x71c>
 80073c4:	9b03      	ldr	r3, [sp, #12]
 80073c6:	1e5e      	subs	r6, r3, #1
 80073c8:	9b07      	ldr	r3, [sp, #28]
 80073ca:	42b3      	cmp	r3, r6
 80073cc:	bfbf      	itttt	lt
 80073ce:	9b07      	ldrlt	r3, [sp, #28]
 80073d0:	9607      	strlt	r6, [sp, #28]
 80073d2:	1af2      	sublt	r2, r6, r3
 80073d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80073d6:	bfb6      	itet	lt
 80073d8:	189b      	addlt	r3, r3, r2
 80073da:	1b9e      	subge	r6, r3, r6
 80073dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80073de:	9b03      	ldr	r3, [sp, #12]
 80073e0:	bfb8      	it	lt
 80073e2:	2600      	movlt	r6, #0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	bfb7      	itett	lt
 80073e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80073ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80073f0:	1a9d      	sublt	r5, r3, r2
 80073f2:	2300      	movlt	r3, #0
 80073f4:	e734      	b.n	8007260 <_dtoa_r+0x720>
 80073f6:	9e07      	ldr	r6, [sp, #28]
 80073f8:	9d04      	ldr	r5, [sp, #16]
 80073fa:	9f08      	ldr	r7, [sp, #32]
 80073fc:	e73b      	b.n	8007276 <_dtoa_r+0x736>
 80073fe:	9a07      	ldr	r2, [sp, #28]
 8007400:	e767      	b.n	80072d2 <_dtoa_r+0x792>
 8007402:	9b06      	ldr	r3, [sp, #24]
 8007404:	2b01      	cmp	r3, #1
 8007406:	dc18      	bgt.n	800743a <_dtoa_r+0x8fa>
 8007408:	f1ba 0f00 	cmp.w	sl, #0
 800740c:	d115      	bne.n	800743a <_dtoa_r+0x8fa>
 800740e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007412:	b993      	cbnz	r3, 800743a <_dtoa_r+0x8fa>
 8007414:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007418:	0d1b      	lsrs	r3, r3, #20
 800741a:	051b      	lsls	r3, r3, #20
 800741c:	b183      	cbz	r3, 8007440 <_dtoa_r+0x900>
 800741e:	9b04      	ldr	r3, [sp, #16]
 8007420:	3301      	adds	r3, #1
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	9b05      	ldr	r3, [sp, #20]
 8007426:	3301      	adds	r3, #1
 8007428:	9305      	str	r3, [sp, #20]
 800742a:	f04f 0801 	mov.w	r8, #1
 800742e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007430:	2b00      	cmp	r3, #0
 8007432:	f47f af6a 	bne.w	800730a <_dtoa_r+0x7ca>
 8007436:	2001      	movs	r0, #1
 8007438:	e76f      	b.n	800731a <_dtoa_r+0x7da>
 800743a:	f04f 0800 	mov.w	r8, #0
 800743e:	e7f6      	b.n	800742e <_dtoa_r+0x8ee>
 8007440:	4698      	mov	r8, r3
 8007442:	e7f4      	b.n	800742e <_dtoa_r+0x8ee>
 8007444:	f43f af7d 	beq.w	8007342 <_dtoa_r+0x802>
 8007448:	4618      	mov	r0, r3
 800744a:	301c      	adds	r0, #28
 800744c:	e772      	b.n	8007334 <_dtoa_r+0x7f4>
 800744e:	9b03      	ldr	r3, [sp, #12]
 8007450:	2b00      	cmp	r3, #0
 8007452:	dc37      	bgt.n	80074c4 <_dtoa_r+0x984>
 8007454:	9b06      	ldr	r3, [sp, #24]
 8007456:	2b02      	cmp	r3, #2
 8007458:	dd34      	ble.n	80074c4 <_dtoa_r+0x984>
 800745a:	9b03      	ldr	r3, [sp, #12]
 800745c:	9302      	str	r3, [sp, #8]
 800745e:	9b02      	ldr	r3, [sp, #8]
 8007460:	b96b      	cbnz	r3, 800747e <_dtoa_r+0x93e>
 8007462:	4631      	mov	r1, r6
 8007464:	2205      	movs	r2, #5
 8007466:	4620      	mov	r0, r4
 8007468:	f000 f9d4 	bl	8007814 <__multadd>
 800746c:	4601      	mov	r1, r0
 800746e:	4606      	mov	r6, r0
 8007470:	ee18 0a10 	vmov	r0, s16
 8007474:	f000 fbee 	bl	8007c54 <__mcmp>
 8007478:	2800      	cmp	r0, #0
 800747a:	f73f adbb 	bgt.w	8006ff4 <_dtoa_r+0x4b4>
 800747e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007480:	9d01      	ldr	r5, [sp, #4]
 8007482:	43db      	mvns	r3, r3
 8007484:	9300      	str	r3, [sp, #0]
 8007486:	f04f 0800 	mov.w	r8, #0
 800748a:	4631      	mov	r1, r6
 800748c:	4620      	mov	r0, r4
 800748e:	f000 f99f 	bl	80077d0 <_Bfree>
 8007492:	2f00      	cmp	r7, #0
 8007494:	f43f aea4 	beq.w	80071e0 <_dtoa_r+0x6a0>
 8007498:	f1b8 0f00 	cmp.w	r8, #0
 800749c:	d005      	beq.n	80074aa <_dtoa_r+0x96a>
 800749e:	45b8      	cmp	r8, r7
 80074a0:	d003      	beq.n	80074aa <_dtoa_r+0x96a>
 80074a2:	4641      	mov	r1, r8
 80074a4:	4620      	mov	r0, r4
 80074a6:	f000 f993 	bl	80077d0 <_Bfree>
 80074aa:	4639      	mov	r1, r7
 80074ac:	4620      	mov	r0, r4
 80074ae:	f000 f98f 	bl	80077d0 <_Bfree>
 80074b2:	e695      	b.n	80071e0 <_dtoa_r+0x6a0>
 80074b4:	2600      	movs	r6, #0
 80074b6:	4637      	mov	r7, r6
 80074b8:	e7e1      	b.n	800747e <_dtoa_r+0x93e>
 80074ba:	9700      	str	r7, [sp, #0]
 80074bc:	4637      	mov	r7, r6
 80074be:	e599      	b.n	8006ff4 <_dtoa_r+0x4b4>
 80074c0:	40240000 	.word	0x40240000
 80074c4:	9b08      	ldr	r3, [sp, #32]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 80ca 	beq.w	8007660 <_dtoa_r+0xb20>
 80074cc:	9b03      	ldr	r3, [sp, #12]
 80074ce:	9302      	str	r3, [sp, #8]
 80074d0:	2d00      	cmp	r5, #0
 80074d2:	dd05      	ble.n	80074e0 <_dtoa_r+0x9a0>
 80074d4:	4639      	mov	r1, r7
 80074d6:	462a      	mov	r2, r5
 80074d8:	4620      	mov	r0, r4
 80074da:	f000 fb4b 	bl	8007b74 <__lshift>
 80074de:	4607      	mov	r7, r0
 80074e0:	f1b8 0f00 	cmp.w	r8, #0
 80074e4:	d05b      	beq.n	800759e <_dtoa_r+0xa5e>
 80074e6:	6879      	ldr	r1, [r7, #4]
 80074e8:	4620      	mov	r0, r4
 80074ea:	f000 f931 	bl	8007750 <_Balloc>
 80074ee:	4605      	mov	r5, r0
 80074f0:	b928      	cbnz	r0, 80074fe <_dtoa_r+0x9be>
 80074f2:	4b87      	ldr	r3, [pc, #540]	; (8007710 <_dtoa_r+0xbd0>)
 80074f4:	4602      	mov	r2, r0
 80074f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80074fa:	f7ff bb3b 	b.w	8006b74 <_dtoa_r+0x34>
 80074fe:	693a      	ldr	r2, [r7, #16]
 8007500:	3202      	adds	r2, #2
 8007502:	0092      	lsls	r2, r2, #2
 8007504:	f107 010c 	add.w	r1, r7, #12
 8007508:	300c      	adds	r0, #12
 800750a:	f000 f913 	bl	8007734 <memcpy>
 800750e:	2201      	movs	r2, #1
 8007510:	4629      	mov	r1, r5
 8007512:	4620      	mov	r0, r4
 8007514:	f000 fb2e 	bl	8007b74 <__lshift>
 8007518:	9b01      	ldr	r3, [sp, #4]
 800751a:	f103 0901 	add.w	r9, r3, #1
 800751e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007522:	4413      	add	r3, r2
 8007524:	9305      	str	r3, [sp, #20]
 8007526:	f00a 0301 	and.w	r3, sl, #1
 800752a:	46b8      	mov	r8, r7
 800752c:	9304      	str	r3, [sp, #16]
 800752e:	4607      	mov	r7, r0
 8007530:	4631      	mov	r1, r6
 8007532:	ee18 0a10 	vmov	r0, s16
 8007536:	f7ff fa75 	bl	8006a24 <quorem>
 800753a:	4641      	mov	r1, r8
 800753c:	9002      	str	r0, [sp, #8]
 800753e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007542:	ee18 0a10 	vmov	r0, s16
 8007546:	f000 fb85 	bl	8007c54 <__mcmp>
 800754a:	463a      	mov	r2, r7
 800754c:	9003      	str	r0, [sp, #12]
 800754e:	4631      	mov	r1, r6
 8007550:	4620      	mov	r0, r4
 8007552:	f000 fb9b 	bl	8007c8c <__mdiff>
 8007556:	68c2      	ldr	r2, [r0, #12]
 8007558:	f109 3bff 	add.w	fp, r9, #4294967295
 800755c:	4605      	mov	r5, r0
 800755e:	bb02      	cbnz	r2, 80075a2 <_dtoa_r+0xa62>
 8007560:	4601      	mov	r1, r0
 8007562:	ee18 0a10 	vmov	r0, s16
 8007566:	f000 fb75 	bl	8007c54 <__mcmp>
 800756a:	4602      	mov	r2, r0
 800756c:	4629      	mov	r1, r5
 800756e:	4620      	mov	r0, r4
 8007570:	9207      	str	r2, [sp, #28]
 8007572:	f000 f92d 	bl	80077d0 <_Bfree>
 8007576:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800757a:	ea43 0102 	orr.w	r1, r3, r2
 800757e:	9b04      	ldr	r3, [sp, #16]
 8007580:	430b      	orrs	r3, r1
 8007582:	464d      	mov	r5, r9
 8007584:	d10f      	bne.n	80075a6 <_dtoa_r+0xa66>
 8007586:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800758a:	d02a      	beq.n	80075e2 <_dtoa_r+0xaa2>
 800758c:	9b03      	ldr	r3, [sp, #12]
 800758e:	2b00      	cmp	r3, #0
 8007590:	dd02      	ble.n	8007598 <_dtoa_r+0xa58>
 8007592:	9b02      	ldr	r3, [sp, #8]
 8007594:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007598:	f88b a000 	strb.w	sl, [fp]
 800759c:	e775      	b.n	800748a <_dtoa_r+0x94a>
 800759e:	4638      	mov	r0, r7
 80075a0:	e7ba      	b.n	8007518 <_dtoa_r+0x9d8>
 80075a2:	2201      	movs	r2, #1
 80075a4:	e7e2      	b.n	800756c <_dtoa_r+0xa2c>
 80075a6:	9b03      	ldr	r3, [sp, #12]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	db04      	blt.n	80075b6 <_dtoa_r+0xa76>
 80075ac:	9906      	ldr	r1, [sp, #24]
 80075ae:	430b      	orrs	r3, r1
 80075b0:	9904      	ldr	r1, [sp, #16]
 80075b2:	430b      	orrs	r3, r1
 80075b4:	d122      	bne.n	80075fc <_dtoa_r+0xabc>
 80075b6:	2a00      	cmp	r2, #0
 80075b8:	ddee      	ble.n	8007598 <_dtoa_r+0xa58>
 80075ba:	ee18 1a10 	vmov	r1, s16
 80075be:	2201      	movs	r2, #1
 80075c0:	4620      	mov	r0, r4
 80075c2:	f000 fad7 	bl	8007b74 <__lshift>
 80075c6:	4631      	mov	r1, r6
 80075c8:	ee08 0a10 	vmov	s16, r0
 80075cc:	f000 fb42 	bl	8007c54 <__mcmp>
 80075d0:	2800      	cmp	r0, #0
 80075d2:	dc03      	bgt.n	80075dc <_dtoa_r+0xa9c>
 80075d4:	d1e0      	bne.n	8007598 <_dtoa_r+0xa58>
 80075d6:	f01a 0f01 	tst.w	sl, #1
 80075da:	d0dd      	beq.n	8007598 <_dtoa_r+0xa58>
 80075dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80075e0:	d1d7      	bne.n	8007592 <_dtoa_r+0xa52>
 80075e2:	2339      	movs	r3, #57	; 0x39
 80075e4:	f88b 3000 	strb.w	r3, [fp]
 80075e8:	462b      	mov	r3, r5
 80075ea:	461d      	mov	r5, r3
 80075ec:	3b01      	subs	r3, #1
 80075ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80075f2:	2a39      	cmp	r2, #57	; 0x39
 80075f4:	d071      	beq.n	80076da <_dtoa_r+0xb9a>
 80075f6:	3201      	adds	r2, #1
 80075f8:	701a      	strb	r2, [r3, #0]
 80075fa:	e746      	b.n	800748a <_dtoa_r+0x94a>
 80075fc:	2a00      	cmp	r2, #0
 80075fe:	dd07      	ble.n	8007610 <_dtoa_r+0xad0>
 8007600:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007604:	d0ed      	beq.n	80075e2 <_dtoa_r+0xaa2>
 8007606:	f10a 0301 	add.w	r3, sl, #1
 800760a:	f88b 3000 	strb.w	r3, [fp]
 800760e:	e73c      	b.n	800748a <_dtoa_r+0x94a>
 8007610:	9b05      	ldr	r3, [sp, #20]
 8007612:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007616:	4599      	cmp	r9, r3
 8007618:	d047      	beq.n	80076aa <_dtoa_r+0xb6a>
 800761a:	ee18 1a10 	vmov	r1, s16
 800761e:	2300      	movs	r3, #0
 8007620:	220a      	movs	r2, #10
 8007622:	4620      	mov	r0, r4
 8007624:	f000 f8f6 	bl	8007814 <__multadd>
 8007628:	45b8      	cmp	r8, r7
 800762a:	ee08 0a10 	vmov	s16, r0
 800762e:	f04f 0300 	mov.w	r3, #0
 8007632:	f04f 020a 	mov.w	r2, #10
 8007636:	4641      	mov	r1, r8
 8007638:	4620      	mov	r0, r4
 800763a:	d106      	bne.n	800764a <_dtoa_r+0xb0a>
 800763c:	f000 f8ea 	bl	8007814 <__multadd>
 8007640:	4680      	mov	r8, r0
 8007642:	4607      	mov	r7, r0
 8007644:	f109 0901 	add.w	r9, r9, #1
 8007648:	e772      	b.n	8007530 <_dtoa_r+0x9f0>
 800764a:	f000 f8e3 	bl	8007814 <__multadd>
 800764e:	4639      	mov	r1, r7
 8007650:	4680      	mov	r8, r0
 8007652:	2300      	movs	r3, #0
 8007654:	220a      	movs	r2, #10
 8007656:	4620      	mov	r0, r4
 8007658:	f000 f8dc 	bl	8007814 <__multadd>
 800765c:	4607      	mov	r7, r0
 800765e:	e7f1      	b.n	8007644 <_dtoa_r+0xb04>
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	9302      	str	r3, [sp, #8]
 8007664:	9d01      	ldr	r5, [sp, #4]
 8007666:	ee18 0a10 	vmov	r0, s16
 800766a:	4631      	mov	r1, r6
 800766c:	f7ff f9da 	bl	8006a24 <quorem>
 8007670:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007674:	9b01      	ldr	r3, [sp, #4]
 8007676:	f805 ab01 	strb.w	sl, [r5], #1
 800767a:	1aea      	subs	r2, r5, r3
 800767c:	9b02      	ldr	r3, [sp, #8]
 800767e:	4293      	cmp	r3, r2
 8007680:	dd09      	ble.n	8007696 <_dtoa_r+0xb56>
 8007682:	ee18 1a10 	vmov	r1, s16
 8007686:	2300      	movs	r3, #0
 8007688:	220a      	movs	r2, #10
 800768a:	4620      	mov	r0, r4
 800768c:	f000 f8c2 	bl	8007814 <__multadd>
 8007690:	ee08 0a10 	vmov	s16, r0
 8007694:	e7e7      	b.n	8007666 <_dtoa_r+0xb26>
 8007696:	9b02      	ldr	r3, [sp, #8]
 8007698:	2b00      	cmp	r3, #0
 800769a:	bfc8      	it	gt
 800769c:	461d      	movgt	r5, r3
 800769e:	9b01      	ldr	r3, [sp, #4]
 80076a0:	bfd8      	it	le
 80076a2:	2501      	movle	r5, #1
 80076a4:	441d      	add	r5, r3
 80076a6:	f04f 0800 	mov.w	r8, #0
 80076aa:	ee18 1a10 	vmov	r1, s16
 80076ae:	2201      	movs	r2, #1
 80076b0:	4620      	mov	r0, r4
 80076b2:	f000 fa5f 	bl	8007b74 <__lshift>
 80076b6:	4631      	mov	r1, r6
 80076b8:	ee08 0a10 	vmov	s16, r0
 80076bc:	f000 faca 	bl	8007c54 <__mcmp>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	dc91      	bgt.n	80075e8 <_dtoa_r+0xaa8>
 80076c4:	d102      	bne.n	80076cc <_dtoa_r+0xb8c>
 80076c6:	f01a 0f01 	tst.w	sl, #1
 80076ca:	d18d      	bne.n	80075e8 <_dtoa_r+0xaa8>
 80076cc:	462b      	mov	r3, r5
 80076ce:	461d      	mov	r5, r3
 80076d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80076d4:	2a30      	cmp	r2, #48	; 0x30
 80076d6:	d0fa      	beq.n	80076ce <_dtoa_r+0xb8e>
 80076d8:	e6d7      	b.n	800748a <_dtoa_r+0x94a>
 80076da:	9a01      	ldr	r2, [sp, #4]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d184      	bne.n	80075ea <_dtoa_r+0xaaa>
 80076e0:	9b00      	ldr	r3, [sp, #0]
 80076e2:	3301      	adds	r3, #1
 80076e4:	9300      	str	r3, [sp, #0]
 80076e6:	2331      	movs	r3, #49	; 0x31
 80076e8:	7013      	strb	r3, [r2, #0]
 80076ea:	e6ce      	b.n	800748a <_dtoa_r+0x94a>
 80076ec:	4b09      	ldr	r3, [pc, #36]	; (8007714 <_dtoa_r+0xbd4>)
 80076ee:	f7ff ba95 	b.w	8006c1c <_dtoa_r+0xdc>
 80076f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f47f aa6e 	bne.w	8006bd6 <_dtoa_r+0x96>
 80076fa:	4b07      	ldr	r3, [pc, #28]	; (8007718 <_dtoa_r+0xbd8>)
 80076fc:	f7ff ba8e 	b.w	8006c1c <_dtoa_r+0xdc>
 8007700:	9b02      	ldr	r3, [sp, #8]
 8007702:	2b00      	cmp	r3, #0
 8007704:	dcae      	bgt.n	8007664 <_dtoa_r+0xb24>
 8007706:	9b06      	ldr	r3, [sp, #24]
 8007708:	2b02      	cmp	r3, #2
 800770a:	f73f aea8 	bgt.w	800745e <_dtoa_r+0x91e>
 800770e:	e7a9      	b.n	8007664 <_dtoa_r+0xb24>
 8007710:	0800905f 	.word	0x0800905f
 8007714:	08008fbc 	.word	0x08008fbc
 8007718:	08008fe0 	.word	0x08008fe0

0800771c <_localeconv_r>:
 800771c:	4800      	ldr	r0, [pc, #0]	; (8007720 <_localeconv_r+0x4>)
 800771e:	4770      	bx	lr
 8007720:	20000160 	.word	0x20000160

08007724 <malloc>:
 8007724:	4b02      	ldr	r3, [pc, #8]	; (8007730 <malloc+0xc>)
 8007726:	4601      	mov	r1, r0
 8007728:	6818      	ldr	r0, [r3, #0]
 800772a:	f000 bc17 	b.w	8007f5c <_malloc_r>
 800772e:	bf00      	nop
 8007730:	2000000c 	.word	0x2000000c

08007734 <memcpy>:
 8007734:	440a      	add	r2, r1
 8007736:	4291      	cmp	r1, r2
 8007738:	f100 33ff 	add.w	r3, r0, #4294967295
 800773c:	d100      	bne.n	8007740 <memcpy+0xc>
 800773e:	4770      	bx	lr
 8007740:	b510      	push	{r4, lr}
 8007742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007746:	f803 4f01 	strb.w	r4, [r3, #1]!
 800774a:	4291      	cmp	r1, r2
 800774c:	d1f9      	bne.n	8007742 <memcpy+0xe>
 800774e:	bd10      	pop	{r4, pc}

08007750 <_Balloc>:
 8007750:	b570      	push	{r4, r5, r6, lr}
 8007752:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007754:	4604      	mov	r4, r0
 8007756:	460d      	mov	r5, r1
 8007758:	b976      	cbnz	r6, 8007778 <_Balloc+0x28>
 800775a:	2010      	movs	r0, #16
 800775c:	f7ff ffe2 	bl	8007724 <malloc>
 8007760:	4602      	mov	r2, r0
 8007762:	6260      	str	r0, [r4, #36]	; 0x24
 8007764:	b920      	cbnz	r0, 8007770 <_Balloc+0x20>
 8007766:	4b18      	ldr	r3, [pc, #96]	; (80077c8 <_Balloc+0x78>)
 8007768:	4818      	ldr	r0, [pc, #96]	; (80077cc <_Balloc+0x7c>)
 800776a:	2166      	movs	r1, #102	; 0x66
 800776c:	f000 fdd6 	bl	800831c <__assert_func>
 8007770:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007774:	6006      	str	r6, [r0, #0]
 8007776:	60c6      	str	r6, [r0, #12]
 8007778:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800777a:	68f3      	ldr	r3, [r6, #12]
 800777c:	b183      	cbz	r3, 80077a0 <_Balloc+0x50>
 800777e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007780:	68db      	ldr	r3, [r3, #12]
 8007782:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007786:	b9b8      	cbnz	r0, 80077b8 <_Balloc+0x68>
 8007788:	2101      	movs	r1, #1
 800778a:	fa01 f605 	lsl.w	r6, r1, r5
 800778e:	1d72      	adds	r2, r6, #5
 8007790:	0092      	lsls	r2, r2, #2
 8007792:	4620      	mov	r0, r4
 8007794:	f000 fb60 	bl	8007e58 <_calloc_r>
 8007798:	b160      	cbz	r0, 80077b4 <_Balloc+0x64>
 800779a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800779e:	e00e      	b.n	80077be <_Balloc+0x6e>
 80077a0:	2221      	movs	r2, #33	; 0x21
 80077a2:	2104      	movs	r1, #4
 80077a4:	4620      	mov	r0, r4
 80077a6:	f000 fb57 	bl	8007e58 <_calloc_r>
 80077aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077ac:	60f0      	str	r0, [r6, #12]
 80077ae:	68db      	ldr	r3, [r3, #12]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d1e4      	bne.n	800777e <_Balloc+0x2e>
 80077b4:	2000      	movs	r0, #0
 80077b6:	bd70      	pop	{r4, r5, r6, pc}
 80077b8:	6802      	ldr	r2, [r0, #0]
 80077ba:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80077be:	2300      	movs	r3, #0
 80077c0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80077c4:	e7f7      	b.n	80077b6 <_Balloc+0x66>
 80077c6:	bf00      	nop
 80077c8:	08008fed 	.word	0x08008fed
 80077cc:	08009070 	.word	0x08009070

080077d0 <_Bfree>:
 80077d0:	b570      	push	{r4, r5, r6, lr}
 80077d2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80077d4:	4605      	mov	r5, r0
 80077d6:	460c      	mov	r4, r1
 80077d8:	b976      	cbnz	r6, 80077f8 <_Bfree+0x28>
 80077da:	2010      	movs	r0, #16
 80077dc:	f7ff ffa2 	bl	8007724 <malloc>
 80077e0:	4602      	mov	r2, r0
 80077e2:	6268      	str	r0, [r5, #36]	; 0x24
 80077e4:	b920      	cbnz	r0, 80077f0 <_Bfree+0x20>
 80077e6:	4b09      	ldr	r3, [pc, #36]	; (800780c <_Bfree+0x3c>)
 80077e8:	4809      	ldr	r0, [pc, #36]	; (8007810 <_Bfree+0x40>)
 80077ea:	218a      	movs	r1, #138	; 0x8a
 80077ec:	f000 fd96 	bl	800831c <__assert_func>
 80077f0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80077f4:	6006      	str	r6, [r0, #0]
 80077f6:	60c6      	str	r6, [r0, #12]
 80077f8:	b13c      	cbz	r4, 800780a <_Bfree+0x3a>
 80077fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80077fc:	6862      	ldr	r2, [r4, #4]
 80077fe:	68db      	ldr	r3, [r3, #12]
 8007800:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007804:	6021      	str	r1, [r4, #0]
 8007806:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800780a:	bd70      	pop	{r4, r5, r6, pc}
 800780c:	08008fed 	.word	0x08008fed
 8007810:	08009070 	.word	0x08009070

08007814 <__multadd>:
 8007814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007818:	690d      	ldr	r5, [r1, #16]
 800781a:	4607      	mov	r7, r0
 800781c:	460c      	mov	r4, r1
 800781e:	461e      	mov	r6, r3
 8007820:	f101 0c14 	add.w	ip, r1, #20
 8007824:	2000      	movs	r0, #0
 8007826:	f8dc 3000 	ldr.w	r3, [ip]
 800782a:	b299      	uxth	r1, r3
 800782c:	fb02 6101 	mla	r1, r2, r1, r6
 8007830:	0c1e      	lsrs	r6, r3, #16
 8007832:	0c0b      	lsrs	r3, r1, #16
 8007834:	fb02 3306 	mla	r3, r2, r6, r3
 8007838:	b289      	uxth	r1, r1
 800783a:	3001      	adds	r0, #1
 800783c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007840:	4285      	cmp	r5, r0
 8007842:	f84c 1b04 	str.w	r1, [ip], #4
 8007846:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800784a:	dcec      	bgt.n	8007826 <__multadd+0x12>
 800784c:	b30e      	cbz	r6, 8007892 <__multadd+0x7e>
 800784e:	68a3      	ldr	r3, [r4, #8]
 8007850:	42ab      	cmp	r3, r5
 8007852:	dc19      	bgt.n	8007888 <__multadd+0x74>
 8007854:	6861      	ldr	r1, [r4, #4]
 8007856:	4638      	mov	r0, r7
 8007858:	3101      	adds	r1, #1
 800785a:	f7ff ff79 	bl	8007750 <_Balloc>
 800785e:	4680      	mov	r8, r0
 8007860:	b928      	cbnz	r0, 800786e <__multadd+0x5a>
 8007862:	4602      	mov	r2, r0
 8007864:	4b0c      	ldr	r3, [pc, #48]	; (8007898 <__multadd+0x84>)
 8007866:	480d      	ldr	r0, [pc, #52]	; (800789c <__multadd+0x88>)
 8007868:	21b5      	movs	r1, #181	; 0xb5
 800786a:	f000 fd57 	bl	800831c <__assert_func>
 800786e:	6922      	ldr	r2, [r4, #16]
 8007870:	3202      	adds	r2, #2
 8007872:	f104 010c 	add.w	r1, r4, #12
 8007876:	0092      	lsls	r2, r2, #2
 8007878:	300c      	adds	r0, #12
 800787a:	f7ff ff5b 	bl	8007734 <memcpy>
 800787e:	4621      	mov	r1, r4
 8007880:	4638      	mov	r0, r7
 8007882:	f7ff ffa5 	bl	80077d0 <_Bfree>
 8007886:	4644      	mov	r4, r8
 8007888:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800788c:	3501      	adds	r5, #1
 800788e:	615e      	str	r6, [r3, #20]
 8007890:	6125      	str	r5, [r4, #16]
 8007892:	4620      	mov	r0, r4
 8007894:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007898:	0800905f 	.word	0x0800905f
 800789c:	08009070 	.word	0x08009070

080078a0 <__hi0bits>:
 80078a0:	0c03      	lsrs	r3, r0, #16
 80078a2:	041b      	lsls	r3, r3, #16
 80078a4:	b9d3      	cbnz	r3, 80078dc <__hi0bits+0x3c>
 80078a6:	0400      	lsls	r0, r0, #16
 80078a8:	2310      	movs	r3, #16
 80078aa:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80078ae:	bf04      	itt	eq
 80078b0:	0200      	lsleq	r0, r0, #8
 80078b2:	3308      	addeq	r3, #8
 80078b4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80078b8:	bf04      	itt	eq
 80078ba:	0100      	lsleq	r0, r0, #4
 80078bc:	3304      	addeq	r3, #4
 80078be:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80078c2:	bf04      	itt	eq
 80078c4:	0080      	lsleq	r0, r0, #2
 80078c6:	3302      	addeq	r3, #2
 80078c8:	2800      	cmp	r0, #0
 80078ca:	db05      	blt.n	80078d8 <__hi0bits+0x38>
 80078cc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80078d0:	f103 0301 	add.w	r3, r3, #1
 80078d4:	bf08      	it	eq
 80078d6:	2320      	moveq	r3, #32
 80078d8:	4618      	mov	r0, r3
 80078da:	4770      	bx	lr
 80078dc:	2300      	movs	r3, #0
 80078de:	e7e4      	b.n	80078aa <__hi0bits+0xa>

080078e0 <__lo0bits>:
 80078e0:	6803      	ldr	r3, [r0, #0]
 80078e2:	f013 0207 	ands.w	r2, r3, #7
 80078e6:	4601      	mov	r1, r0
 80078e8:	d00b      	beq.n	8007902 <__lo0bits+0x22>
 80078ea:	07da      	lsls	r2, r3, #31
 80078ec:	d423      	bmi.n	8007936 <__lo0bits+0x56>
 80078ee:	0798      	lsls	r0, r3, #30
 80078f0:	bf49      	itett	mi
 80078f2:	085b      	lsrmi	r3, r3, #1
 80078f4:	089b      	lsrpl	r3, r3, #2
 80078f6:	2001      	movmi	r0, #1
 80078f8:	600b      	strmi	r3, [r1, #0]
 80078fa:	bf5c      	itt	pl
 80078fc:	600b      	strpl	r3, [r1, #0]
 80078fe:	2002      	movpl	r0, #2
 8007900:	4770      	bx	lr
 8007902:	b298      	uxth	r0, r3
 8007904:	b9a8      	cbnz	r0, 8007932 <__lo0bits+0x52>
 8007906:	0c1b      	lsrs	r3, r3, #16
 8007908:	2010      	movs	r0, #16
 800790a:	b2da      	uxtb	r2, r3
 800790c:	b90a      	cbnz	r2, 8007912 <__lo0bits+0x32>
 800790e:	3008      	adds	r0, #8
 8007910:	0a1b      	lsrs	r3, r3, #8
 8007912:	071a      	lsls	r2, r3, #28
 8007914:	bf04      	itt	eq
 8007916:	091b      	lsreq	r3, r3, #4
 8007918:	3004      	addeq	r0, #4
 800791a:	079a      	lsls	r2, r3, #30
 800791c:	bf04      	itt	eq
 800791e:	089b      	lsreq	r3, r3, #2
 8007920:	3002      	addeq	r0, #2
 8007922:	07da      	lsls	r2, r3, #31
 8007924:	d403      	bmi.n	800792e <__lo0bits+0x4e>
 8007926:	085b      	lsrs	r3, r3, #1
 8007928:	f100 0001 	add.w	r0, r0, #1
 800792c:	d005      	beq.n	800793a <__lo0bits+0x5a>
 800792e:	600b      	str	r3, [r1, #0]
 8007930:	4770      	bx	lr
 8007932:	4610      	mov	r0, r2
 8007934:	e7e9      	b.n	800790a <__lo0bits+0x2a>
 8007936:	2000      	movs	r0, #0
 8007938:	4770      	bx	lr
 800793a:	2020      	movs	r0, #32
 800793c:	4770      	bx	lr
	...

08007940 <__i2b>:
 8007940:	b510      	push	{r4, lr}
 8007942:	460c      	mov	r4, r1
 8007944:	2101      	movs	r1, #1
 8007946:	f7ff ff03 	bl	8007750 <_Balloc>
 800794a:	4602      	mov	r2, r0
 800794c:	b928      	cbnz	r0, 800795a <__i2b+0x1a>
 800794e:	4b05      	ldr	r3, [pc, #20]	; (8007964 <__i2b+0x24>)
 8007950:	4805      	ldr	r0, [pc, #20]	; (8007968 <__i2b+0x28>)
 8007952:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007956:	f000 fce1 	bl	800831c <__assert_func>
 800795a:	2301      	movs	r3, #1
 800795c:	6144      	str	r4, [r0, #20]
 800795e:	6103      	str	r3, [r0, #16]
 8007960:	bd10      	pop	{r4, pc}
 8007962:	bf00      	nop
 8007964:	0800905f 	.word	0x0800905f
 8007968:	08009070 	.word	0x08009070

0800796c <__multiply>:
 800796c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007970:	4691      	mov	r9, r2
 8007972:	690a      	ldr	r2, [r1, #16]
 8007974:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007978:	429a      	cmp	r2, r3
 800797a:	bfb8      	it	lt
 800797c:	460b      	movlt	r3, r1
 800797e:	460c      	mov	r4, r1
 8007980:	bfbc      	itt	lt
 8007982:	464c      	movlt	r4, r9
 8007984:	4699      	movlt	r9, r3
 8007986:	6927      	ldr	r7, [r4, #16]
 8007988:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800798c:	68a3      	ldr	r3, [r4, #8]
 800798e:	6861      	ldr	r1, [r4, #4]
 8007990:	eb07 060a 	add.w	r6, r7, sl
 8007994:	42b3      	cmp	r3, r6
 8007996:	b085      	sub	sp, #20
 8007998:	bfb8      	it	lt
 800799a:	3101      	addlt	r1, #1
 800799c:	f7ff fed8 	bl	8007750 <_Balloc>
 80079a0:	b930      	cbnz	r0, 80079b0 <__multiply+0x44>
 80079a2:	4602      	mov	r2, r0
 80079a4:	4b44      	ldr	r3, [pc, #272]	; (8007ab8 <__multiply+0x14c>)
 80079a6:	4845      	ldr	r0, [pc, #276]	; (8007abc <__multiply+0x150>)
 80079a8:	f240 115d 	movw	r1, #349	; 0x15d
 80079ac:	f000 fcb6 	bl	800831c <__assert_func>
 80079b0:	f100 0514 	add.w	r5, r0, #20
 80079b4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80079b8:	462b      	mov	r3, r5
 80079ba:	2200      	movs	r2, #0
 80079bc:	4543      	cmp	r3, r8
 80079be:	d321      	bcc.n	8007a04 <__multiply+0x98>
 80079c0:	f104 0314 	add.w	r3, r4, #20
 80079c4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80079c8:	f109 0314 	add.w	r3, r9, #20
 80079cc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80079d0:	9202      	str	r2, [sp, #8]
 80079d2:	1b3a      	subs	r2, r7, r4
 80079d4:	3a15      	subs	r2, #21
 80079d6:	f022 0203 	bic.w	r2, r2, #3
 80079da:	3204      	adds	r2, #4
 80079dc:	f104 0115 	add.w	r1, r4, #21
 80079e0:	428f      	cmp	r7, r1
 80079e2:	bf38      	it	cc
 80079e4:	2204      	movcc	r2, #4
 80079e6:	9201      	str	r2, [sp, #4]
 80079e8:	9a02      	ldr	r2, [sp, #8]
 80079ea:	9303      	str	r3, [sp, #12]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d80c      	bhi.n	8007a0a <__multiply+0x9e>
 80079f0:	2e00      	cmp	r6, #0
 80079f2:	dd03      	ble.n	80079fc <__multiply+0x90>
 80079f4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d05a      	beq.n	8007ab2 <__multiply+0x146>
 80079fc:	6106      	str	r6, [r0, #16]
 80079fe:	b005      	add	sp, #20
 8007a00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a04:	f843 2b04 	str.w	r2, [r3], #4
 8007a08:	e7d8      	b.n	80079bc <__multiply+0x50>
 8007a0a:	f8b3 a000 	ldrh.w	sl, [r3]
 8007a0e:	f1ba 0f00 	cmp.w	sl, #0
 8007a12:	d024      	beq.n	8007a5e <__multiply+0xf2>
 8007a14:	f104 0e14 	add.w	lr, r4, #20
 8007a18:	46a9      	mov	r9, r5
 8007a1a:	f04f 0c00 	mov.w	ip, #0
 8007a1e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007a22:	f8d9 1000 	ldr.w	r1, [r9]
 8007a26:	fa1f fb82 	uxth.w	fp, r2
 8007a2a:	b289      	uxth	r1, r1
 8007a2c:	fb0a 110b 	mla	r1, sl, fp, r1
 8007a30:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007a34:	f8d9 2000 	ldr.w	r2, [r9]
 8007a38:	4461      	add	r1, ip
 8007a3a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a3e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007a42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007a46:	b289      	uxth	r1, r1
 8007a48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007a4c:	4577      	cmp	r7, lr
 8007a4e:	f849 1b04 	str.w	r1, [r9], #4
 8007a52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007a56:	d8e2      	bhi.n	8007a1e <__multiply+0xb2>
 8007a58:	9a01      	ldr	r2, [sp, #4]
 8007a5a:	f845 c002 	str.w	ip, [r5, r2]
 8007a5e:	9a03      	ldr	r2, [sp, #12]
 8007a60:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007a64:	3304      	adds	r3, #4
 8007a66:	f1b9 0f00 	cmp.w	r9, #0
 8007a6a:	d020      	beq.n	8007aae <__multiply+0x142>
 8007a6c:	6829      	ldr	r1, [r5, #0]
 8007a6e:	f104 0c14 	add.w	ip, r4, #20
 8007a72:	46ae      	mov	lr, r5
 8007a74:	f04f 0a00 	mov.w	sl, #0
 8007a78:	f8bc b000 	ldrh.w	fp, [ip]
 8007a7c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007a80:	fb09 220b 	mla	r2, r9, fp, r2
 8007a84:	4492      	add	sl, r2
 8007a86:	b289      	uxth	r1, r1
 8007a88:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007a8c:	f84e 1b04 	str.w	r1, [lr], #4
 8007a90:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007a94:	f8be 1000 	ldrh.w	r1, [lr]
 8007a98:	0c12      	lsrs	r2, r2, #16
 8007a9a:	fb09 1102 	mla	r1, r9, r2, r1
 8007a9e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007aa2:	4567      	cmp	r7, ip
 8007aa4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007aa8:	d8e6      	bhi.n	8007a78 <__multiply+0x10c>
 8007aaa:	9a01      	ldr	r2, [sp, #4]
 8007aac:	50a9      	str	r1, [r5, r2]
 8007aae:	3504      	adds	r5, #4
 8007ab0:	e79a      	b.n	80079e8 <__multiply+0x7c>
 8007ab2:	3e01      	subs	r6, #1
 8007ab4:	e79c      	b.n	80079f0 <__multiply+0x84>
 8007ab6:	bf00      	nop
 8007ab8:	0800905f 	.word	0x0800905f
 8007abc:	08009070 	.word	0x08009070

08007ac0 <__pow5mult>:
 8007ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ac4:	4615      	mov	r5, r2
 8007ac6:	f012 0203 	ands.w	r2, r2, #3
 8007aca:	4606      	mov	r6, r0
 8007acc:	460f      	mov	r7, r1
 8007ace:	d007      	beq.n	8007ae0 <__pow5mult+0x20>
 8007ad0:	4c25      	ldr	r4, [pc, #148]	; (8007b68 <__pow5mult+0xa8>)
 8007ad2:	3a01      	subs	r2, #1
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ada:	f7ff fe9b 	bl	8007814 <__multadd>
 8007ade:	4607      	mov	r7, r0
 8007ae0:	10ad      	asrs	r5, r5, #2
 8007ae2:	d03d      	beq.n	8007b60 <__pow5mult+0xa0>
 8007ae4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ae6:	b97c      	cbnz	r4, 8007b08 <__pow5mult+0x48>
 8007ae8:	2010      	movs	r0, #16
 8007aea:	f7ff fe1b 	bl	8007724 <malloc>
 8007aee:	4602      	mov	r2, r0
 8007af0:	6270      	str	r0, [r6, #36]	; 0x24
 8007af2:	b928      	cbnz	r0, 8007b00 <__pow5mult+0x40>
 8007af4:	4b1d      	ldr	r3, [pc, #116]	; (8007b6c <__pow5mult+0xac>)
 8007af6:	481e      	ldr	r0, [pc, #120]	; (8007b70 <__pow5mult+0xb0>)
 8007af8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007afc:	f000 fc0e 	bl	800831c <__assert_func>
 8007b00:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007b04:	6004      	str	r4, [r0, #0]
 8007b06:	60c4      	str	r4, [r0, #12]
 8007b08:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007b0c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007b10:	b94c      	cbnz	r4, 8007b26 <__pow5mult+0x66>
 8007b12:	f240 2171 	movw	r1, #625	; 0x271
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ff12 	bl	8007940 <__i2b>
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007b22:	4604      	mov	r4, r0
 8007b24:	6003      	str	r3, [r0, #0]
 8007b26:	f04f 0900 	mov.w	r9, #0
 8007b2a:	07eb      	lsls	r3, r5, #31
 8007b2c:	d50a      	bpl.n	8007b44 <__pow5mult+0x84>
 8007b2e:	4639      	mov	r1, r7
 8007b30:	4622      	mov	r2, r4
 8007b32:	4630      	mov	r0, r6
 8007b34:	f7ff ff1a 	bl	800796c <__multiply>
 8007b38:	4639      	mov	r1, r7
 8007b3a:	4680      	mov	r8, r0
 8007b3c:	4630      	mov	r0, r6
 8007b3e:	f7ff fe47 	bl	80077d0 <_Bfree>
 8007b42:	4647      	mov	r7, r8
 8007b44:	106d      	asrs	r5, r5, #1
 8007b46:	d00b      	beq.n	8007b60 <__pow5mult+0xa0>
 8007b48:	6820      	ldr	r0, [r4, #0]
 8007b4a:	b938      	cbnz	r0, 8007b5c <__pow5mult+0x9c>
 8007b4c:	4622      	mov	r2, r4
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4630      	mov	r0, r6
 8007b52:	f7ff ff0b 	bl	800796c <__multiply>
 8007b56:	6020      	str	r0, [r4, #0]
 8007b58:	f8c0 9000 	str.w	r9, [r0]
 8007b5c:	4604      	mov	r4, r0
 8007b5e:	e7e4      	b.n	8007b2a <__pow5mult+0x6a>
 8007b60:	4638      	mov	r0, r7
 8007b62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b66:	bf00      	nop
 8007b68:	080091c0 	.word	0x080091c0
 8007b6c:	08008fed 	.word	0x08008fed
 8007b70:	08009070 	.word	0x08009070

08007b74 <__lshift>:
 8007b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b78:	460c      	mov	r4, r1
 8007b7a:	6849      	ldr	r1, [r1, #4]
 8007b7c:	6923      	ldr	r3, [r4, #16]
 8007b7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007b82:	68a3      	ldr	r3, [r4, #8]
 8007b84:	4607      	mov	r7, r0
 8007b86:	4691      	mov	r9, r2
 8007b88:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007b8c:	f108 0601 	add.w	r6, r8, #1
 8007b90:	42b3      	cmp	r3, r6
 8007b92:	db0b      	blt.n	8007bac <__lshift+0x38>
 8007b94:	4638      	mov	r0, r7
 8007b96:	f7ff fddb 	bl	8007750 <_Balloc>
 8007b9a:	4605      	mov	r5, r0
 8007b9c:	b948      	cbnz	r0, 8007bb2 <__lshift+0x3e>
 8007b9e:	4602      	mov	r2, r0
 8007ba0:	4b2a      	ldr	r3, [pc, #168]	; (8007c4c <__lshift+0xd8>)
 8007ba2:	482b      	ldr	r0, [pc, #172]	; (8007c50 <__lshift+0xdc>)
 8007ba4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007ba8:	f000 fbb8 	bl	800831c <__assert_func>
 8007bac:	3101      	adds	r1, #1
 8007bae:	005b      	lsls	r3, r3, #1
 8007bb0:	e7ee      	b.n	8007b90 <__lshift+0x1c>
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	f100 0114 	add.w	r1, r0, #20
 8007bb8:	f100 0210 	add.w	r2, r0, #16
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	4553      	cmp	r3, sl
 8007bc0:	db37      	blt.n	8007c32 <__lshift+0xbe>
 8007bc2:	6920      	ldr	r0, [r4, #16]
 8007bc4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007bc8:	f104 0314 	add.w	r3, r4, #20
 8007bcc:	f019 091f 	ands.w	r9, r9, #31
 8007bd0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007bd4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007bd8:	d02f      	beq.n	8007c3a <__lshift+0xc6>
 8007bda:	f1c9 0e20 	rsb	lr, r9, #32
 8007bde:	468a      	mov	sl, r1
 8007be0:	f04f 0c00 	mov.w	ip, #0
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	fa02 f209 	lsl.w	r2, r2, r9
 8007bea:	ea42 020c 	orr.w	r2, r2, ip
 8007bee:	f84a 2b04 	str.w	r2, [sl], #4
 8007bf2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bf6:	4298      	cmp	r0, r3
 8007bf8:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007bfc:	d8f2      	bhi.n	8007be4 <__lshift+0x70>
 8007bfe:	1b03      	subs	r3, r0, r4
 8007c00:	3b15      	subs	r3, #21
 8007c02:	f023 0303 	bic.w	r3, r3, #3
 8007c06:	3304      	adds	r3, #4
 8007c08:	f104 0215 	add.w	r2, r4, #21
 8007c0c:	4290      	cmp	r0, r2
 8007c0e:	bf38      	it	cc
 8007c10:	2304      	movcc	r3, #4
 8007c12:	f841 c003 	str.w	ip, [r1, r3]
 8007c16:	f1bc 0f00 	cmp.w	ip, #0
 8007c1a:	d001      	beq.n	8007c20 <__lshift+0xac>
 8007c1c:	f108 0602 	add.w	r6, r8, #2
 8007c20:	3e01      	subs	r6, #1
 8007c22:	4638      	mov	r0, r7
 8007c24:	612e      	str	r6, [r5, #16]
 8007c26:	4621      	mov	r1, r4
 8007c28:	f7ff fdd2 	bl	80077d0 <_Bfree>
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c32:	f842 0f04 	str.w	r0, [r2, #4]!
 8007c36:	3301      	adds	r3, #1
 8007c38:	e7c1      	b.n	8007bbe <__lshift+0x4a>
 8007c3a:	3904      	subs	r1, #4
 8007c3c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c40:	f841 2f04 	str.w	r2, [r1, #4]!
 8007c44:	4298      	cmp	r0, r3
 8007c46:	d8f9      	bhi.n	8007c3c <__lshift+0xc8>
 8007c48:	e7ea      	b.n	8007c20 <__lshift+0xac>
 8007c4a:	bf00      	nop
 8007c4c:	0800905f 	.word	0x0800905f
 8007c50:	08009070 	.word	0x08009070

08007c54 <__mcmp>:
 8007c54:	b530      	push	{r4, r5, lr}
 8007c56:	6902      	ldr	r2, [r0, #16]
 8007c58:	690c      	ldr	r4, [r1, #16]
 8007c5a:	1b12      	subs	r2, r2, r4
 8007c5c:	d10e      	bne.n	8007c7c <__mcmp+0x28>
 8007c5e:	f100 0314 	add.w	r3, r0, #20
 8007c62:	3114      	adds	r1, #20
 8007c64:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007c68:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007c6c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007c70:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007c74:	42a5      	cmp	r5, r4
 8007c76:	d003      	beq.n	8007c80 <__mcmp+0x2c>
 8007c78:	d305      	bcc.n	8007c86 <__mcmp+0x32>
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	bd30      	pop	{r4, r5, pc}
 8007c80:	4283      	cmp	r3, r0
 8007c82:	d3f3      	bcc.n	8007c6c <__mcmp+0x18>
 8007c84:	e7fa      	b.n	8007c7c <__mcmp+0x28>
 8007c86:	f04f 32ff 	mov.w	r2, #4294967295
 8007c8a:	e7f7      	b.n	8007c7c <__mcmp+0x28>

08007c8c <__mdiff>:
 8007c8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c90:	460c      	mov	r4, r1
 8007c92:	4606      	mov	r6, r0
 8007c94:	4611      	mov	r1, r2
 8007c96:	4620      	mov	r0, r4
 8007c98:	4690      	mov	r8, r2
 8007c9a:	f7ff ffdb 	bl	8007c54 <__mcmp>
 8007c9e:	1e05      	subs	r5, r0, #0
 8007ca0:	d110      	bne.n	8007cc4 <__mdiff+0x38>
 8007ca2:	4629      	mov	r1, r5
 8007ca4:	4630      	mov	r0, r6
 8007ca6:	f7ff fd53 	bl	8007750 <_Balloc>
 8007caa:	b930      	cbnz	r0, 8007cba <__mdiff+0x2e>
 8007cac:	4b3a      	ldr	r3, [pc, #232]	; (8007d98 <__mdiff+0x10c>)
 8007cae:	4602      	mov	r2, r0
 8007cb0:	f240 2132 	movw	r1, #562	; 0x232
 8007cb4:	4839      	ldr	r0, [pc, #228]	; (8007d9c <__mdiff+0x110>)
 8007cb6:	f000 fb31 	bl	800831c <__assert_func>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007cc0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc4:	bfa4      	itt	ge
 8007cc6:	4643      	movge	r3, r8
 8007cc8:	46a0      	movge	r8, r4
 8007cca:	4630      	mov	r0, r6
 8007ccc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007cd0:	bfa6      	itte	ge
 8007cd2:	461c      	movge	r4, r3
 8007cd4:	2500      	movge	r5, #0
 8007cd6:	2501      	movlt	r5, #1
 8007cd8:	f7ff fd3a 	bl	8007750 <_Balloc>
 8007cdc:	b920      	cbnz	r0, 8007ce8 <__mdiff+0x5c>
 8007cde:	4b2e      	ldr	r3, [pc, #184]	; (8007d98 <__mdiff+0x10c>)
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007ce6:	e7e5      	b.n	8007cb4 <__mdiff+0x28>
 8007ce8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007cec:	6926      	ldr	r6, [r4, #16]
 8007cee:	60c5      	str	r5, [r0, #12]
 8007cf0:	f104 0914 	add.w	r9, r4, #20
 8007cf4:	f108 0514 	add.w	r5, r8, #20
 8007cf8:	f100 0e14 	add.w	lr, r0, #20
 8007cfc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007d00:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007d04:	f108 0210 	add.w	r2, r8, #16
 8007d08:	46f2      	mov	sl, lr
 8007d0a:	2100      	movs	r1, #0
 8007d0c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007d10:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007d14:	fa1f f883 	uxth.w	r8, r3
 8007d18:	fa11 f18b 	uxtah	r1, r1, fp
 8007d1c:	0c1b      	lsrs	r3, r3, #16
 8007d1e:	eba1 0808 	sub.w	r8, r1, r8
 8007d22:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007d26:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007d2a:	fa1f f888 	uxth.w	r8, r8
 8007d2e:	1419      	asrs	r1, r3, #16
 8007d30:	454e      	cmp	r6, r9
 8007d32:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007d36:	f84a 3b04 	str.w	r3, [sl], #4
 8007d3a:	d8e7      	bhi.n	8007d0c <__mdiff+0x80>
 8007d3c:	1b33      	subs	r3, r6, r4
 8007d3e:	3b15      	subs	r3, #21
 8007d40:	f023 0303 	bic.w	r3, r3, #3
 8007d44:	3304      	adds	r3, #4
 8007d46:	3415      	adds	r4, #21
 8007d48:	42a6      	cmp	r6, r4
 8007d4a:	bf38      	it	cc
 8007d4c:	2304      	movcc	r3, #4
 8007d4e:	441d      	add	r5, r3
 8007d50:	4473      	add	r3, lr
 8007d52:	469e      	mov	lr, r3
 8007d54:	462e      	mov	r6, r5
 8007d56:	4566      	cmp	r6, ip
 8007d58:	d30e      	bcc.n	8007d78 <__mdiff+0xec>
 8007d5a:	f10c 0203 	add.w	r2, ip, #3
 8007d5e:	1b52      	subs	r2, r2, r5
 8007d60:	f022 0203 	bic.w	r2, r2, #3
 8007d64:	3d03      	subs	r5, #3
 8007d66:	45ac      	cmp	ip, r5
 8007d68:	bf38      	it	cc
 8007d6a:	2200      	movcc	r2, #0
 8007d6c:	441a      	add	r2, r3
 8007d6e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007d72:	b17b      	cbz	r3, 8007d94 <__mdiff+0x108>
 8007d74:	6107      	str	r7, [r0, #16]
 8007d76:	e7a3      	b.n	8007cc0 <__mdiff+0x34>
 8007d78:	f856 8b04 	ldr.w	r8, [r6], #4
 8007d7c:	fa11 f288 	uxtah	r2, r1, r8
 8007d80:	1414      	asrs	r4, r2, #16
 8007d82:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007d86:	b292      	uxth	r2, r2
 8007d88:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007d8c:	f84e 2b04 	str.w	r2, [lr], #4
 8007d90:	1421      	asrs	r1, r4, #16
 8007d92:	e7e0      	b.n	8007d56 <__mdiff+0xca>
 8007d94:	3f01      	subs	r7, #1
 8007d96:	e7ea      	b.n	8007d6e <__mdiff+0xe2>
 8007d98:	0800905f 	.word	0x0800905f
 8007d9c:	08009070 	.word	0x08009070

08007da0 <__d2b>:
 8007da0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007da4:	4689      	mov	r9, r1
 8007da6:	2101      	movs	r1, #1
 8007da8:	ec57 6b10 	vmov	r6, r7, d0
 8007dac:	4690      	mov	r8, r2
 8007dae:	f7ff fccf 	bl	8007750 <_Balloc>
 8007db2:	4604      	mov	r4, r0
 8007db4:	b930      	cbnz	r0, 8007dc4 <__d2b+0x24>
 8007db6:	4602      	mov	r2, r0
 8007db8:	4b25      	ldr	r3, [pc, #148]	; (8007e50 <__d2b+0xb0>)
 8007dba:	4826      	ldr	r0, [pc, #152]	; (8007e54 <__d2b+0xb4>)
 8007dbc:	f240 310a 	movw	r1, #778	; 0x30a
 8007dc0:	f000 faac 	bl	800831c <__assert_func>
 8007dc4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007dc8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007dcc:	bb35      	cbnz	r5, 8007e1c <__d2b+0x7c>
 8007dce:	2e00      	cmp	r6, #0
 8007dd0:	9301      	str	r3, [sp, #4]
 8007dd2:	d028      	beq.n	8007e26 <__d2b+0x86>
 8007dd4:	4668      	mov	r0, sp
 8007dd6:	9600      	str	r6, [sp, #0]
 8007dd8:	f7ff fd82 	bl	80078e0 <__lo0bits>
 8007ddc:	9900      	ldr	r1, [sp, #0]
 8007dde:	b300      	cbz	r0, 8007e22 <__d2b+0x82>
 8007de0:	9a01      	ldr	r2, [sp, #4]
 8007de2:	f1c0 0320 	rsb	r3, r0, #32
 8007de6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dea:	430b      	orrs	r3, r1
 8007dec:	40c2      	lsrs	r2, r0
 8007dee:	6163      	str	r3, [r4, #20]
 8007df0:	9201      	str	r2, [sp, #4]
 8007df2:	9b01      	ldr	r3, [sp, #4]
 8007df4:	61a3      	str	r3, [r4, #24]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	bf14      	ite	ne
 8007dfa:	2202      	movne	r2, #2
 8007dfc:	2201      	moveq	r2, #1
 8007dfe:	6122      	str	r2, [r4, #16]
 8007e00:	b1d5      	cbz	r5, 8007e38 <__d2b+0x98>
 8007e02:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007e06:	4405      	add	r5, r0
 8007e08:	f8c9 5000 	str.w	r5, [r9]
 8007e0c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007e10:	f8c8 0000 	str.w	r0, [r8]
 8007e14:	4620      	mov	r0, r4
 8007e16:	b003      	add	sp, #12
 8007e18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007e1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007e20:	e7d5      	b.n	8007dce <__d2b+0x2e>
 8007e22:	6161      	str	r1, [r4, #20]
 8007e24:	e7e5      	b.n	8007df2 <__d2b+0x52>
 8007e26:	a801      	add	r0, sp, #4
 8007e28:	f7ff fd5a 	bl	80078e0 <__lo0bits>
 8007e2c:	9b01      	ldr	r3, [sp, #4]
 8007e2e:	6163      	str	r3, [r4, #20]
 8007e30:	2201      	movs	r2, #1
 8007e32:	6122      	str	r2, [r4, #16]
 8007e34:	3020      	adds	r0, #32
 8007e36:	e7e3      	b.n	8007e00 <__d2b+0x60>
 8007e38:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007e3c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007e40:	f8c9 0000 	str.w	r0, [r9]
 8007e44:	6918      	ldr	r0, [r3, #16]
 8007e46:	f7ff fd2b 	bl	80078a0 <__hi0bits>
 8007e4a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007e4e:	e7df      	b.n	8007e10 <__d2b+0x70>
 8007e50:	0800905f 	.word	0x0800905f
 8007e54:	08009070 	.word	0x08009070

08007e58 <_calloc_r>:
 8007e58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e5a:	fba1 2402 	umull	r2, r4, r1, r2
 8007e5e:	b94c      	cbnz	r4, 8007e74 <_calloc_r+0x1c>
 8007e60:	4611      	mov	r1, r2
 8007e62:	9201      	str	r2, [sp, #4]
 8007e64:	f000 f87a 	bl	8007f5c <_malloc_r>
 8007e68:	9a01      	ldr	r2, [sp, #4]
 8007e6a:	4605      	mov	r5, r0
 8007e6c:	b930      	cbnz	r0, 8007e7c <_calloc_r+0x24>
 8007e6e:	4628      	mov	r0, r5
 8007e70:	b003      	add	sp, #12
 8007e72:	bd30      	pop	{r4, r5, pc}
 8007e74:	220c      	movs	r2, #12
 8007e76:	6002      	str	r2, [r0, #0]
 8007e78:	2500      	movs	r5, #0
 8007e7a:	e7f8      	b.n	8007e6e <_calloc_r+0x16>
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	f7fe f93f 	bl	8006100 <memset>
 8007e82:	e7f4      	b.n	8007e6e <_calloc_r+0x16>

08007e84 <_free_r>:
 8007e84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e86:	2900      	cmp	r1, #0
 8007e88:	d044      	beq.n	8007f14 <_free_r+0x90>
 8007e8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e8e:	9001      	str	r0, [sp, #4]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f1a1 0404 	sub.w	r4, r1, #4
 8007e96:	bfb8      	it	lt
 8007e98:	18e4      	addlt	r4, r4, r3
 8007e9a:	f000 fa9b 	bl	80083d4 <__malloc_lock>
 8007e9e:	4a1e      	ldr	r2, [pc, #120]	; (8007f18 <_free_r+0x94>)
 8007ea0:	9801      	ldr	r0, [sp, #4]
 8007ea2:	6813      	ldr	r3, [r2, #0]
 8007ea4:	b933      	cbnz	r3, 8007eb4 <_free_r+0x30>
 8007ea6:	6063      	str	r3, [r4, #4]
 8007ea8:	6014      	str	r4, [r2, #0]
 8007eaa:	b003      	add	sp, #12
 8007eac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007eb0:	f000 ba96 	b.w	80083e0 <__malloc_unlock>
 8007eb4:	42a3      	cmp	r3, r4
 8007eb6:	d908      	bls.n	8007eca <_free_r+0x46>
 8007eb8:	6825      	ldr	r5, [r4, #0]
 8007eba:	1961      	adds	r1, r4, r5
 8007ebc:	428b      	cmp	r3, r1
 8007ebe:	bf01      	itttt	eq
 8007ec0:	6819      	ldreq	r1, [r3, #0]
 8007ec2:	685b      	ldreq	r3, [r3, #4]
 8007ec4:	1949      	addeq	r1, r1, r5
 8007ec6:	6021      	streq	r1, [r4, #0]
 8007ec8:	e7ed      	b.n	8007ea6 <_free_r+0x22>
 8007eca:	461a      	mov	r2, r3
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	b10b      	cbz	r3, 8007ed4 <_free_r+0x50>
 8007ed0:	42a3      	cmp	r3, r4
 8007ed2:	d9fa      	bls.n	8007eca <_free_r+0x46>
 8007ed4:	6811      	ldr	r1, [r2, #0]
 8007ed6:	1855      	adds	r5, r2, r1
 8007ed8:	42a5      	cmp	r5, r4
 8007eda:	d10b      	bne.n	8007ef4 <_free_r+0x70>
 8007edc:	6824      	ldr	r4, [r4, #0]
 8007ede:	4421      	add	r1, r4
 8007ee0:	1854      	adds	r4, r2, r1
 8007ee2:	42a3      	cmp	r3, r4
 8007ee4:	6011      	str	r1, [r2, #0]
 8007ee6:	d1e0      	bne.n	8007eaa <_free_r+0x26>
 8007ee8:	681c      	ldr	r4, [r3, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	6053      	str	r3, [r2, #4]
 8007eee:	4421      	add	r1, r4
 8007ef0:	6011      	str	r1, [r2, #0]
 8007ef2:	e7da      	b.n	8007eaa <_free_r+0x26>
 8007ef4:	d902      	bls.n	8007efc <_free_r+0x78>
 8007ef6:	230c      	movs	r3, #12
 8007ef8:	6003      	str	r3, [r0, #0]
 8007efa:	e7d6      	b.n	8007eaa <_free_r+0x26>
 8007efc:	6825      	ldr	r5, [r4, #0]
 8007efe:	1961      	adds	r1, r4, r5
 8007f00:	428b      	cmp	r3, r1
 8007f02:	bf04      	itt	eq
 8007f04:	6819      	ldreq	r1, [r3, #0]
 8007f06:	685b      	ldreq	r3, [r3, #4]
 8007f08:	6063      	str	r3, [r4, #4]
 8007f0a:	bf04      	itt	eq
 8007f0c:	1949      	addeq	r1, r1, r5
 8007f0e:	6021      	streq	r1, [r4, #0]
 8007f10:	6054      	str	r4, [r2, #4]
 8007f12:	e7ca      	b.n	8007eaa <_free_r+0x26>
 8007f14:	b003      	add	sp, #12
 8007f16:	bd30      	pop	{r4, r5, pc}
 8007f18:	200003a0 	.word	0x200003a0

08007f1c <sbrk_aligned>:
 8007f1c:	b570      	push	{r4, r5, r6, lr}
 8007f1e:	4e0e      	ldr	r6, [pc, #56]	; (8007f58 <sbrk_aligned+0x3c>)
 8007f20:	460c      	mov	r4, r1
 8007f22:	6831      	ldr	r1, [r6, #0]
 8007f24:	4605      	mov	r5, r0
 8007f26:	b911      	cbnz	r1, 8007f2e <sbrk_aligned+0x12>
 8007f28:	f000 f9e8 	bl	80082fc <_sbrk_r>
 8007f2c:	6030      	str	r0, [r6, #0]
 8007f2e:	4621      	mov	r1, r4
 8007f30:	4628      	mov	r0, r5
 8007f32:	f000 f9e3 	bl	80082fc <_sbrk_r>
 8007f36:	1c43      	adds	r3, r0, #1
 8007f38:	d00a      	beq.n	8007f50 <sbrk_aligned+0x34>
 8007f3a:	1cc4      	adds	r4, r0, #3
 8007f3c:	f024 0403 	bic.w	r4, r4, #3
 8007f40:	42a0      	cmp	r0, r4
 8007f42:	d007      	beq.n	8007f54 <sbrk_aligned+0x38>
 8007f44:	1a21      	subs	r1, r4, r0
 8007f46:	4628      	mov	r0, r5
 8007f48:	f000 f9d8 	bl	80082fc <_sbrk_r>
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d101      	bne.n	8007f54 <sbrk_aligned+0x38>
 8007f50:	f04f 34ff 	mov.w	r4, #4294967295
 8007f54:	4620      	mov	r0, r4
 8007f56:	bd70      	pop	{r4, r5, r6, pc}
 8007f58:	200003a4 	.word	0x200003a4

08007f5c <_malloc_r>:
 8007f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f60:	1ccd      	adds	r5, r1, #3
 8007f62:	f025 0503 	bic.w	r5, r5, #3
 8007f66:	3508      	adds	r5, #8
 8007f68:	2d0c      	cmp	r5, #12
 8007f6a:	bf38      	it	cc
 8007f6c:	250c      	movcc	r5, #12
 8007f6e:	2d00      	cmp	r5, #0
 8007f70:	4607      	mov	r7, r0
 8007f72:	db01      	blt.n	8007f78 <_malloc_r+0x1c>
 8007f74:	42a9      	cmp	r1, r5
 8007f76:	d905      	bls.n	8007f84 <_malloc_r+0x28>
 8007f78:	230c      	movs	r3, #12
 8007f7a:	603b      	str	r3, [r7, #0]
 8007f7c:	2600      	movs	r6, #0
 8007f7e:	4630      	mov	r0, r6
 8007f80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f84:	4e2e      	ldr	r6, [pc, #184]	; (8008040 <_malloc_r+0xe4>)
 8007f86:	f000 fa25 	bl	80083d4 <__malloc_lock>
 8007f8a:	6833      	ldr	r3, [r6, #0]
 8007f8c:	461c      	mov	r4, r3
 8007f8e:	bb34      	cbnz	r4, 8007fde <_malloc_r+0x82>
 8007f90:	4629      	mov	r1, r5
 8007f92:	4638      	mov	r0, r7
 8007f94:	f7ff ffc2 	bl	8007f1c <sbrk_aligned>
 8007f98:	1c43      	adds	r3, r0, #1
 8007f9a:	4604      	mov	r4, r0
 8007f9c:	d14d      	bne.n	800803a <_malloc_r+0xde>
 8007f9e:	6834      	ldr	r4, [r6, #0]
 8007fa0:	4626      	mov	r6, r4
 8007fa2:	2e00      	cmp	r6, #0
 8007fa4:	d140      	bne.n	8008028 <_malloc_r+0xcc>
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	4631      	mov	r1, r6
 8007faa:	4638      	mov	r0, r7
 8007fac:	eb04 0803 	add.w	r8, r4, r3
 8007fb0:	f000 f9a4 	bl	80082fc <_sbrk_r>
 8007fb4:	4580      	cmp	r8, r0
 8007fb6:	d13a      	bne.n	800802e <_malloc_r+0xd2>
 8007fb8:	6821      	ldr	r1, [r4, #0]
 8007fba:	3503      	adds	r5, #3
 8007fbc:	1a6d      	subs	r5, r5, r1
 8007fbe:	f025 0503 	bic.w	r5, r5, #3
 8007fc2:	3508      	adds	r5, #8
 8007fc4:	2d0c      	cmp	r5, #12
 8007fc6:	bf38      	it	cc
 8007fc8:	250c      	movcc	r5, #12
 8007fca:	4629      	mov	r1, r5
 8007fcc:	4638      	mov	r0, r7
 8007fce:	f7ff ffa5 	bl	8007f1c <sbrk_aligned>
 8007fd2:	3001      	adds	r0, #1
 8007fd4:	d02b      	beq.n	800802e <_malloc_r+0xd2>
 8007fd6:	6823      	ldr	r3, [r4, #0]
 8007fd8:	442b      	add	r3, r5
 8007fda:	6023      	str	r3, [r4, #0]
 8007fdc:	e00e      	b.n	8007ffc <_malloc_r+0xa0>
 8007fde:	6822      	ldr	r2, [r4, #0]
 8007fe0:	1b52      	subs	r2, r2, r5
 8007fe2:	d41e      	bmi.n	8008022 <_malloc_r+0xc6>
 8007fe4:	2a0b      	cmp	r2, #11
 8007fe6:	d916      	bls.n	8008016 <_malloc_r+0xba>
 8007fe8:	1961      	adds	r1, r4, r5
 8007fea:	42a3      	cmp	r3, r4
 8007fec:	6025      	str	r5, [r4, #0]
 8007fee:	bf18      	it	ne
 8007ff0:	6059      	strne	r1, [r3, #4]
 8007ff2:	6863      	ldr	r3, [r4, #4]
 8007ff4:	bf08      	it	eq
 8007ff6:	6031      	streq	r1, [r6, #0]
 8007ff8:	5162      	str	r2, [r4, r5]
 8007ffa:	604b      	str	r3, [r1, #4]
 8007ffc:	4638      	mov	r0, r7
 8007ffe:	f104 060b 	add.w	r6, r4, #11
 8008002:	f000 f9ed 	bl	80083e0 <__malloc_unlock>
 8008006:	f026 0607 	bic.w	r6, r6, #7
 800800a:	1d23      	adds	r3, r4, #4
 800800c:	1af2      	subs	r2, r6, r3
 800800e:	d0b6      	beq.n	8007f7e <_malloc_r+0x22>
 8008010:	1b9b      	subs	r3, r3, r6
 8008012:	50a3      	str	r3, [r4, r2]
 8008014:	e7b3      	b.n	8007f7e <_malloc_r+0x22>
 8008016:	6862      	ldr	r2, [r4, #4]
 8008018:	42a3      	cmp	r3, r4
 800801a:	bf0c      	ite	eq
 800801c:	6032      	streq	r2, [r6, #0]
 800801e:	605a      	strne	r2, [r3, #4]
 8008020:	e7ec      	b.n	8007ffc <_malloc_r+0xa0>
 8008022:	4623      	mov	r3, r4
 8008024:	6864      	ldr	r4, [r4, #4]
 8008026:	e7b2      	b.n	8007f8e <_malloc_r+0x32>
 8008028:	4634      	mov	r4, r6
 800802a:	6876      	ldr	r6, [r6, #4]
 800802c:	e7b9      	b.n	8007fa2 <_malloc_r+0x46>
 800802e:	230c      	movs	r3, #12
 8008030:	603b      	str	r3, [r7, #0]
 8008032:	4638      	mov	r0, r7
 8008034:	f000 f9d4 	bl	80083e0 <__malloc_unlock>
 8008038:	e7a1      	b.n	8007f7e <_malloc_r+0x22>
 800803a:	6025      	str	r5, [r4, #0]
 800803c:	e7de      	b.n	8007ffc <_malloc_r+0xa0>
 800803e:	bf00      	nop
 8008040:	200003a0 	.word	0x200003a0

08008044 <__ssputs_r>:
 8008044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008048:	688e      	ldr	r6, [r1, #8]
 800804a:	429e      	cmp	r6, r3
 800804c:	4682      	mov	sl, r0
 800804e:	460c      	mov	r4, r1
 8008050:	4690      	mov	r8, r2
 8008052:	461f      	mov	r7, r3
 8008054:	d838      	bhi.n	80080c8 <__ssputs_r+0x84>
 8008056:	898a      	ldrh	r2, [r1, #12]
 8008058:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800805c:	d032      	beq.n	80080c4 <__ssputs_r+0x80>
 800805e:	6825      	ldr	r5, [r4, #0]
 8008060:	6909      	ldr	r1, [r1, #16]
 8008062:	eba5 0901 	sub.w	r9, r5, r1
 8008066:	6965      	ldr	r5, [r4, #20]
 8008068:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800806c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008070:	3301      	adds	r3, #1
 8008072:	444b      	add	r3, r9
 8008074:	106d      	asrs	r5, r5, #1
 8008076:	429d      	cmp	r5, r3
 8008078:	bf38      	it	cc
 800807a:	461d      	movcc	r5, r3
 800807c:	0553      	lsls	r3, r2, #21
 800807e:	d531      	bpl.n	80080e4 <__ssputs_r+0xa0>
 8008080:	4629      	mov	r1, r5
 8008082:	f7ff ff6b 	bl	8007f5c <_malloc_r>
 8008086:	4606      	mov	r6, r0
 8008088:	b950      	cbnz	r0, 80080a0 <__ssputs_r+0x5c>
 800808a:	230c      	movs	r3, #12
 800808c:	f8ca 3000 	str.w	r3, [sl]
 8008090:	89a3      	ldrh	r3, [r4, #12]
 8008092:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008096:	81a3      	strh	r3, [r4, #12]
 8008098:	f04f 30ff 	mov.w	r0, #4294967295
 800809c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080a0:	6921      	ldr	r1, [r4, #16]
 80080a2:	464a      	mov	r2, r9
 80080a4:	f7ff fb46 	bl	8007734 <memcpy>
 80080a8:	89a3      	ldrh	r3, [r4, #12]
 80080aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80080ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080b2:	81a3      	strh	r3, [r4, #12]
 80080b4:	6126      	str	r6, [r4, #16]
 80080b6:	6165      	str	r5, [r4, #20]
 80080b8:	444e      	add	r6, r9
 80080ba:	eba5 0509 	sub.w	r5, r5, r9
 80080be:	6026      	str	r6, [r4, #0]
 80080c0:	60a5      	str	r5, [r4, #8]
 80080c2:	463e      	mov	r6, r7
 80080c4:	42be      	cmp	r6, r7
 80080c6:	d900      	bls.n	80080ca <__ssputs_r+0x86>
 80080c8:	463e      	mov	r6, r7
 80080ca:	6820      	ldr	r0, [r4, #0]
 80080cc:	4632      	mov	r2, r6
 80080ce:	4641      	mov	r1, r8
 80080d0:	f000 f966 	bl	80083a0 <memmove>
 80080d4:	68a3      	ldr	r3, [r4, #8]
 80080d6:	1b9b      	subs	r3, r3, r6
 80080d8:	60a3      	str	r3, [r4, #8]
 80080da:	6823      	ldr	r3, [r4, #0]
 80080dc:	4433      	add	r3, r6
 80080de:	6023      	str	r3, [r4, #0]
 80080e0:	2000      	movs	r0, #0
 80080e2:	e7db      	b.n	800809c <__ssputs_r+0x58>
 80080e4:	462a      	mov	r2, r5
 80080e6:	f000 f981 	bl	80083ec <_realloc_r>
 80080ea:	4606      	mov	r6, r0
 80080ec:	2800      	cmp	r0, #0
 80080ee:	d1e1      	bne.n	80080b4 <__ssputs_r+0x70>
 80080f0:	6921      	ldr	r1, [r4, #16]
 80080f2:	4650      	mov	r0, sl
 80080f4:	f7ff fec6 	bl	8007e84 <_free_r>
 80080f8:	e7c7      	b.n	800808a <__ssputs_r+0x46>
	...

080080fc <_svfiprintf_r>:
 80080fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008100:	4698      	mov	r8, r3
 8008102:	898b      	ldrh	r3, [r1, #12]
 8008104:	061b      	lsls	r3, r3, #24
 8008106:	b09d      	sub	sp, #116	; 0x74
 8008108:	4607      	mov	r7, r0
 800810a:	460d      	mov	r5, r1
 800810c:	4614      	mov	r4, r2
 800810e:	d50e      	bpl.n	800812e <_svfiprintf_r+0x32>
 8008110:	690b      	ldr	r3, [r1, #16]
 8008112:	b963      	cbnz	r3, 800812e <_svfiprintf_r+0x32>
 8008114:	2140      	movs	r1, #64	; 0x40
 8008116:	f7ff ff21 	bl	8007f5c <_malloc_r>
 800811a:	6028      	str	r0, [r5, #0]
 800811c:	6128      	str	r0, [r5, #16]
 800811e:	b920      	cbnz	r0, 800812a <_svfiprintf_r+0x2e>
 8008120:	230c      	movs	r3, #12
 8008122:	603b      	str	r3, [r7, #0]
 8008124:	f04f 30ff 	mov.w	r0, #4294967295
 8008128:	e0d1      	b.n	80082ce <_svfiprintf_r+0x1d2>
 800812a:	2340      	movs	r3, #64	; 0x40
 800812c:	616b      	str	r3, [r5, #20]
 800812e:	2300      	movs	r3, #0
 8008130:	9309      	str	r3, [sp, #36]	; 0x24
 8008132:	2320      	movs	r3, #32
 8008134:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008138:	f8cd 800c 	str.w	r8, [sp, #12]
 800813c:	2330      	movs	r3, #48	; 0x30
 800813e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80082e8 <_svfiprintf_r+0x1ec>
 8008142:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008146:	f04f 0901 	mov.w	r9, #1
 800814a:	4623      	mov	r3, r4
 800814c:	469a      	mov	sl, r3
 800814e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008152:	b10a      	cbz	r2, 8008158 <_svfiprintf_r+0x5c>
 8008154:	2a25      	cmp	r2, #37	; 0x25
 8008156:	d1f9      	bne.n	800814c <_svfiprintf_r+0x50>
 8008158:	ebba 0b04 	subs.w	fp, sl, r4
 800815c:	d00b      	beq.n	8008176 <_svfiprintf_r+0x7a>
 800815e:	465b      	mov	r3, fp
 8008160:	4622      	mov	r2, r4
 8008162:	4629      	mov	r1, r5
 8008164:	4638      	mov	r0, r7
 8008166:	f7ff ff6d 	bl	8008044 <__ssputs_r>
 800816a:	3001      	adds	r0, #1
 800816c:	f000 80aa 	beq.w	80082c4 <_svfiprintf_r+0x1c8>
 8008170:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008172:	445a      	add	r2, fp
 8008174:	9209      	str	r2, [sp, #36]	; 0x24
 8008176:	f89a 3000 	ldrb.w	r3, [sl]
 800817a:	2b00      	cmp	r3, #0
 800817c:	f000 80a2 	beq.w	80082c4 <_svfiprintf_r+0x1c8>
 8008180:	2300      	movs	r3, #0
 8008182:	f04f 32ff 	mov.w	r2, #4294967295
 8008186:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800818a:	f10a 0a01 	add.w	sl, sl, #1
 800818e:	9304      	str	r3, [sp, #16]
 8008190:	9307      	str	r3, [sp, #28]
 8008192:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008196:	931a      	str	r3, [sp, #104]	; 0x68
 8008198:	4654      	mov	r4, sl
 800819a:	2205      	movs	r2, #5
 800819c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081a0:	4851      	ldr	r0, [pc, #324]	; (80082e8 <_svfiprintf_r+0x1ec>)
 80081a2:	f7f8 f81d 	bl	80001e0 <memchr>
 80081a6:	9a04      	ldr	r2, [sp, #16]
 80081a8:	b9d8      	cbnz	r0, 80081e2 <_svfiprintf_r+0xe6>
 80081aa:	06d0      	lsls	r0, r2, #27
 80081ac:	bf44      	itt	mi
 80081ae:	2320      	movmi	r3, #32
 80081b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081b4:	0711      	lsls	r1, r2, #28
 80081b6:	bf44      	itt	mi
 80081b8:	232b      	movmi	r3, #43	; 0x2b
 80081ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081be:	f89a 3000 	ldrb.w	r3, [sl]
 80081c2:	2b2a      	cmp	r3, #42	; 0x2a
 80081c4:	d015      	beq.n	80081f2 <_svfiprintf_r+0xf6>
 80081c6:	9a07      	ldr	r2, [sp, #28]
 80081c8:	4654      	mov	r4, sl
 80081ca:	2000      	movs	r0, #0
 80081cc:	f04f 0c0a 	mov.w	ip, #10
 80081d0:	4621      	mov	r1, r4
 80081d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80081d6:	3b30      	subs	r3, #48	; 0x30
 80081d8:	2b09      	cmp	r3, #9
 80081da:	d94e      	bls.n	800827a <_svfiprintf_r+0x17e>
 80081dc:	b1b0      	cbz	r0, 800820c <_svfiprintf_r+0x110>
 80081de:	9207      	str	r2, [sp, #28]
 80081e0:	e014      	b.n	800820c <_svfiprintf_r+0x110>
 80081e2:	eba0 0308 	sub.w	r3, r0, r8
 80081e6:	fa09 f303 	lsl.w	r3, r9, r3
 80081ea:	4313      	orrs	r3, r2
 80081ec:	9304      	str	r3, [sp, #16]
 80081ee:	46a2      	mov	sl, r4
 80081f0:	e7d2      	b.n	8008198 <_svfiprintf_r+0x9c>
 80081f2:	9b03      	ldr	r3, [sp, #12]
 80081f4:	1d19      	adds	r1, r3, #4
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	9103      	str	r1, [sp, #12]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	bfbb      	ittet	lt
 80081fe:	425b      	neglt	r3, r3
 8008200:	f042 0202 	orrlt.w	r2, r2, #2
 8008204:	9307      	strge	r3, [sp, #28]
 8008206:	9307      	strlt	r3, [sp, #28]
 8008208:	bfb8      	it	lt
 800820a:	9204      	strlt	r2, [sp, #16]
 800820c:	7823      	ldrb	r3, [r4, #0]
 800820e:	2b2e      	cmp	r3, #46	; 0x2e
 8008210:	d10c      	bne.n	800822c <_svfiprintf_r+0x130>
 8008212:	7863      	ldrb	r3, [r4, #1]
 8008214:	2b2a      	cmp	r3, #42	; 0x2a
 8008216:	d135      	bne.n	8008284 <_svfiprintf_r+0x188>
 8008218:	9b03      	ldr	r3, [sp, #12]
 800821a:	1d1a      	adds	r2, r3, #4
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	9203      	str	r2, [sp, #12]
 8008220:	2b00      	cmp	r3, #0
 8008222:	bfb8      	it	lt
 8008224:	f04f 33ff 	movlt.w	r3, #4294967295
 8008228:	3402      	adds	r4, #2
 800822a:	9305      	str	r3, [sp, #20]
 800822c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80082f8 <_svfiprintf_r+0x1fc>
 8008230:	7821      	ldrb	r1, [r4, #0]
 8008232:	2203      	movs	r2, #3
 8008234:	4650      	mov	r0, sl
 8008236:	f7f7 ffd3 	bl	80001e0 <memchr>
 800823a:	b140      	cbz	r0, 800824e <_svfiprintf_r+0x152>
 800823c:	2340      	movs	r3, #64	; 0x40
 800823e:	eba0 000a 	sub.w	r0, r0, sl
 8008242:	fa03 f000 	lsl.w	r0, r3, r0
 8008246:	9b04      	ldr	r3, [sp, #16]
 8008248:	4303      	orrs	r3, r0
 800824a:	3401      	adds	r4, #1
 800824c:	9304      	str	r3, [sp, #16]
 800824e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008252:	4826      	ldr	r0, [pc, #152]	; (80082ec <_svfiprintf_r+0x1f0>)
 8008254:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008258:	2206      	movs	r2, #6
 800825a:	f7f7 ffc1 	bl	80001e0 <memchr>
 800825e:	2800      	cmp	r0, #0
 8008260:	d038      	beq.n	80082d4 <_svfiprintf_r+0x1d8>
 8008262:	4b23      	ldr	r3, [pc, #140]	; (80082f0 <_svfiprintf_r+0x1f4>)
 8008264:	bb1b      	cbnz	r3, 80082ae <_svfiprintf_r+0x1b2>
 8008266:	9b03      	ldr	r3, [sp, #12]
 8008268:	3307      	adds	r3, #7
 800826a:	f023 0307 	bic.w	r3, r3, #7
 800826e:	3308      	adds	r3, #8
 8008270:	9303      	str	r3, [sp, #12]
 8008272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008274:	4433      	add	r3, r6
 8008276:	9309      	str	r3, [sp, #36]	; 0x24
 8008278:	e767      	b.n	800814a <_svfiprintf_r+0x4e>
 800827a:	fb0c 3202 	mla	r2, ip, r2, r3
 800827e:	460c      	mov	r4, r1
 8008280:	2001      	movs	r0, #1
 8008282:	e7a5      	b.n	80081d0 <_svfiprintf_r+0xd4>
 8008284:	2300      	movs	r3, #0
 8008286:	3401      	adds	r4, #1
 8008288:	9305      	str	r3, [sp, #20]
 800828a:	4619      	mov	r1, r3
 800828c:	f04f 0c0a 	mov.w	ip, #10
 8008290:	4620      	mov	r0, r4
 8008292:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008296:	3a30      	subs	r2, #48	; 0x30
 8008298:	2a09      	cmp	r2, #9
 800829a:	d903      	bls.n	80082a4 <_svfiprintf_r+0x1a8>
 800829c:	2b00      	cmp	r3, #0
 800829e:	d0c5      	beq.n	800822c <_svfiprintf_r+0x130>
 80082a0:	9105      	str	r1, [sp, #20]
 80082a2:	e7c3      	b.n	800822c <_svfiprintf_r+0x130>
 80082a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80082a8:	4604      	mov	r4, r0
 80082aa:	2301      	movs	r3, #1
 80082ac:	e7f0      	b.n	8008290 <_svfiprintf_r+0x194>
 80082ae:	ab03      	add	r3, sp, #12
 80082b0:	9300      	str	r3, [sp, #0]
 80082b2:	462a      	mov	r2, r5
 80082b4:	4b0f      	ldr	r3, [pc, #60]	; (80082f4 <_svfiprintf_r+0x1f8>)
 80082b6:	a904      	add	r1, sp, #16
 80082b8:	4638      	mov	r0, r7
 80082ba:	f7fd ffc9 	bl	8006250 <_printf_float>
 80082be:	1c42      	adds	r2, r0, #1
 80082c0:	4606      	mov	r6, r0
 80082c2:	d1d6      	bne.n	8008272 <_svfiprintf_r+0x176>
 80082c4:	89ab      	ldrh	r3, [r5, #12]
 80082c6:	065b      	lsls	r3, r3, #25
 80082c8:	f53f af2c 	bmi.w	8008124 <_svfiprintf_r+0x28>
 80082cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082ce:	b01d      	add	sp, #116	; 0x74
 80082d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d4:	ab03      	add	r3, sp, #12
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	462a      	mov	r2, r5
 80082da:	4b06      	ldr	r3, [pc, #24]	; (80082f4 <_svfiprintf_r+0x1f8>)
 80082dc:	a904      	add	r1, sp, #16
 80082de:	4638      	mov	r0, r7
 80082e0:	f7fe fa5a 	bl	8006798 <_printf_i>
 80082e4:	e7eb      	b.n	80082be <_svfiprintf_r+0x1c2>
 80082e6:	bf00      	nop
 80082e8:	080091cc 	.word	0x080091cc
 80082ec:	080091d6 	.word	0x080091d6
 80082f0:	08006251 	.word	0x08006251
 80082f4:	08008045 	.word	0x08008045
 80082f8:	080091d2 	.word	0x080091d2

080082fc <_sbrk_r>:
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	4d06      	ldr	r5, [pc, #24]	; (8008318 <_sbrk_r+0x1c>)
 8008300:	2300      	movs	r3, #0
 8008302:	4604      	mov	r4, r0
 8008304:	4608      	mov	r0, r1
 8008306:	602b      	str	r3, [r5, #0]
 8008308:	f7f9 fcf6 	bl	8001cf8 <_sbrk>
 800830c:	1c43      	adds	r3, r0, #1
 800830e:	d102      	bne.n	8008316 <_sbrk_r+0x1a>
 8008310:	682b      	ldr	r3, [r5, #0]
 8008312:	b103      	cbz	r3, 8008316 <_sbrk_r+0x1a>
 8008314:	6023      	str	r3, [r4, #0]
 8008316:	bd38      	pop	{r3, r4, r5, pc}
 8008318:	200003a8 	.word	0x200003a8

0800831c <__assert_func>:
 800831c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800831e:	4614      	mov	r4, r2
 8008320:	461a      	mov	r2, r3
 8008322:	4b09      	ldr	r3, [pc, #36]	; (8008348 <__assert_func+0x2c>)
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	4605      	mov	r5, r0
 8008328:	68d8      	ldr	r0, [r3, #12]
 800832a:	b14c      	cbz	r4, 8008340 <__assert_func+0x24>
 800832c:	4b07      	ldr	r3, [pc, #28]	; (800834c <__assert_func+0x30>)
 800832e:	9100      	str	r1, [sp, #0]
 8008330:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008334:	4906      	ldr	r1, [pc, #24]	; (8008350 <__assert_func+0x34>)
 8008336:	462b      	mov	r3, r5
 8008338:	f000 f80e 	bl	8008358 <fiprintf>
 800833c:	f000 faac 	bl	8008898 <abort>
 8008340:	4b04      	ldr	r3, [pc, #16]	; (8008354 <__assert_func+0x38>)
 8008342:	461c      	mov	r4, r3
 8008344:	e7f3      	b.n	800832e <__assert_func+0x12>
 8008346:	bf00      	nop
 8008348:	2000000c 	.word	0x2000000c
 800834c:	080091dd 	.word	0x080091dd
 8008350:	080091ea 	.word	0x080091ea
 8008354:	08009218 	.word	0x08009218

08008358 <fiprintf>:
 8008358:	b40e      	push	{r1, r2, r3}
 800835a:	b503      	push	{r0, r1, lr}
 800835c:	4601      	mov	r1, r0
 800835e:	ab03      	add	r3, sp, #12
 8008360:	4805      	ldr	r0, [pc, #20]	; (8008378 <fiprintf+0x20>)
 8008362:	f853 2b04 	ldr.w	r2, [r3], #4
 8008366:	6800      	ldr	r0, [r0, #0]
 8008368:	9301      	str	r3, [sp, #4]
 800836a:	f000 f897 	bl	800849c <_vfiprintf_r>
 800836e:	b002      	add	sp, #8
 8008370:	f85d eb04 	ldr.w	lr, [sp], #4
 8008374:	b003      	add	sp, #12
 8008376:	4770      	bx	lr
 8008378:	2000000c 	.word	0x2000000c

0800837c <__ascii_mbtowc>:
 800837c:	b082      	sub	sp, #8
 800837e:	b901      	cbnz	r1, 8008382 <__ascii_mbtowc+0x6>
 8008380:	a901      	add	r1, sp, #4
 8008382:	b142      	cbz	r2, 8008396 <__ascii_mbtowc+0x1a>
 8008384:	b14b      	cbz	r3, 800839a <__ascii_mbtowc+0x1e>
 8008386:	7813      	ldrb	r3, [r2, #0]
 8008388:	600b      	str	r3, [r1, #0]
 800838a:	7812      	ldrb	r2, [r2, #0]
 800838c:	1e10      	subs	r0, r2, #0
 800838e:	bf18      	it	ne
 8008390:	2001      	movne	r0, #1
 8008392:	b002      	add	sp, #8
 8008394:	4770      	bx	lr
 8008396:	4610      	mov	r0, r2
 8008398:	e7fb      	b.n	8008392 <__ascii_mbtowc+0x16>
 800839a:	f06f 0001 	mvn.w	r0, #1
 800839e:	e7f8      	b.n	8008392 <__ascii_mbtowc+0x16>

080083a0 <memmove>:
 80083a0:	4288      	cmp	r0, r1
 80083a2:	b510      	push	{r4, lr}
 80083a4:	eb01 0402 	add.w	r4, r1, r2
 80083a8:	d902      	bls.n	80083b0 <memmove+0x10>
 80083aa:	4284      	cmp	r4, r0
 80083ac:	4623      	mov	r3, r4
 80083ae:	d807      	bhi.n	80083c0 <memmove+0x20>
 80083b0:	1e43      	subs	r3, r0, #1
 80083b2:	42a1      	cmp	r1, r4
 80083b4:	d008      	beq.n	80083c8 <memmove+0x28>
 80083b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083be:	e7f8      	b.n	80083b2 <memmove+0x12>
 80083c0:	4402      	add	r2, r0
 80083c2:	4601      	mov	r1, r0
 80083c4:	428a      	cmp	r2, r1
 80083c6:	d100      	bne.n	80083ca <memmove+0x2a>
 80083c8:	bd10      	pop	{r4, pc}
 80083ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083d2:	e7f7      	b.n	80083c4 <memmove+0x24>

080083d4 <__malloc_lock>:
 80083d4:	4801      	ldr	r0, [pc, #4]	; (80083dc <__malloc_lock+0x8>)
 80083d6:	f000 bc1f 	b.w	8008c18 <__retarget_lock_acquire_recursive>
 80083da:	bf00      	nop
 80083dc:	200003ac 	.word	0x200003ac

080083e0 <__malloc_unlock>:
 80083e0:	4801      	ldr	r0, [pc, #4]	; (80083e8 <__malloc_unlock+0x8>)
 80083e2:	f000 bc1a 	b.w	8008c1a <__retarget_lock_release_recursive>
 80083e6:	bf00      	nop
 80083e8:	200003ac 	.word	0x200003ac

080083ec <_realloc_r>:
 80083ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083f0:	4680      	mov	r8, r0
 80083f2:	4614      	mov	r4, r2
 80083f4:	460e      	mov	r6, r1
 80083f6:	b921      	cbnz	r1, 8008402 <_realloc_r+0x16>
 80083f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083fc:	4611      	mov	r1, r2
 80083fe:	f7ff bdad 	b.w	8007f5c <_malloc_r>
 8008402:	b92a      	cbnz	r2, 8008410 <_realloc_r+0x24>
 8008404:	f7ff fd3e 	bl	8007e84 <_free_r>
 8008408:	4625      	mov	r5, r4
 800840a:	4628      	mov	r0, r5
 800840c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008410:	f000 fc6a 	bl	8008ce8 <_malloc_usable_size_r>
 8008414:	4284      	cmp	r4, r0
 8008416:	4607      	mov	r7, r0
 8008418:	d802      	bhi.n	8008420 <_realloc_r+0x34>
 800841a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800841e:	d812      	bhi.n	8008446 <_realloc_r+0x5a>
 8008420:	4621      	mov	r1, r4
 8008422:	4640      	mov	r0, r8
 8008424:	f7ff fd9a 	bl	8007f5c <_malloc_r>
 8008428:	4605      	mov	r5, r0
 800842a:	2800      	cmp	r0, #0
 800842c:	d0ed      	beq.n	800840a <_realloc_r+0x1e>
 800842e:	42bc      	cmp	r4, r7
 8008430:	4622      	mov	r2, r4
 8008432:	4631      	mov	r1, r6
 8008434:	bf28      	it	cs
 8008436:	463a      	movcs	r2, r7
 8008438:	f7ff f97c 	bl	8007734 <memcpy>
 800843c:	4631      	mov	r1, r6
 800843e:	4640      	mov	r0, r8
 8008440:	f7ff fd20 	bl	8007e84 <_free_r>
 8008444:	e7e1      	b.n	800840a <_realloc_r+0x1e>
 8008446:	4635      	mov	r5, r6
 8008448:	e7df      	b.n	800840a <_realloc_r+0x1e>

0800844a <__sfputc_r>:
 800844a:	6893      	ldr	r3, [r2, #8]
 800844c:	3b01      	subs	r3, #1
 800844e:	2b00      	cmp	r3, #0
 8008450:	b410      	push	{r4}
 8008452:	6093      	str	r3, [r2, #8]
 8008454:	da08      	bge.n	8008468 <__sfputc_r+0x1e>
 8008456:	6994      	ldr	r4, [r2, #24]
 8008458:	42a3      	cmp	r3, r4
 800845a:	db01      	blt.n	8008460 <__sfputc_r+0x16>
 800845c:	290a      	cmp	r1, #10
 800845e:	d103      	bne.n	8008468 <__sfputc_r+0x1e>
 8008460:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008464:	f000 b94a 	b.w	80086fc <__swbuf_r>
 8008468:	6813      	ldr	r3, [r2, #0]
 800846a:	1c58      	adds	r0, r3, #1
 800846c:	6010      	str	r0, [r2, #0]
 800846e:	7019      	strb	r1, [r3, #0]
 8008470:	4608      	mov	r0, r1
 8008472:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008476:	4770      	bx	lr

08008478 <__sfputs_r>:
 8008478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800847a:	4606      	mov	r6, r0
 800847c:	460f      	mov	r7, r1
 800847e:	4614      	mov	r4, r2
 8008480:	18d5      	adds	r5, r2, r3
 8008482:	42ac      	cmp	r4, r5
 8008484:	d101      	bne.n	800848a <__sfputs_r+0x12>
 8008486:	2000      	movs	r0, #0
 8008488:	e007      	b.n	800849a <__sfputs_r+0x22>
 800848a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800848e:	463a      	mov	r2, r7
 8008490:	4630      	mov	r0, r6
 8008492:	f7ff ffda 	bl	800844a <__sfputc_r>
 8008496:	1c43      	adds	r3, r0, #1
 8008498:	d1f3      	bne.n	8008482 <__sfputs_r+0xa>
 800849a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800849c <_vfiprintf_r>:
 800849c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a0:	460d      	mov	r5, r1
 80084a2:	b09d      	sub	sp, #116	; 0x74
 80084a4:	4614      	mov	r4, r2
 80084a6:	4698      	mov	r8, r3
 80084a8:	4606      	mov	r6, r0
 80084aa:	b118      	cbz	r0, 80084b4 <_vfiprintf_r+0x18>
 80084ac:	6983      	ldr	r3, [r0, #24]
 80084ae:	b90b      	cbnz	r3, 80084b4 <_vfiprintf_r+0x18>
 80084b0:	f000 fb14 	bl	8008adc <__sinit>
 80084b4:	4b89      	ldr	r3, [pc, #548]	; (80086dc <_vfiprintf_r+0x240>)
 80084b6:	429d      	cmp	r5, r3
 80084b8:	d11b      	bne.n	80084f2 <_vfiprintf_r+0x56>
 80084ba:	6875      	ldr	r5, [r6, #4]
 80084bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084be:	07d9      	lsls	r1, r3, #31
 80084c0:	d405      	bmi.n	80084ce <_vfiprintf_r+0x32>
 80084c2:	89ab      	ldrh	r3, [r5, #12]
 80084c4:	059a      	lsls	r2, r3, #22
 80084c6:	d402      	bmi.n	80084ce <_vfiprintf_r+0x32>
 80084c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80084ca:	f000 fba5 	bl	8008c18 <__retarget_lock_acquire_recursive>
 80084ce:	89ab      	ldrh	r3, [r5, #12]
 80084d0:	071b      	lsls	r3, r3, #28
 80084d2:	d501      	bpl.n	80084d8 <_vfiprintf_r+0x3c>
 80084d4:	692b      	ldr	r3, [r5, #16]
 80084d6:	b9eb      	cbnz	r3, 8008514 <_vfiprintf_r+0x78>
 80084d8:	4629      	mov	r1, r5
 80084da:	4630      	mov	r0, r6
 80084dc:	f000 f96e 	bl	80087bc <__swsetup_r>
 80084e0:	b1c0      	cbz	r0, 8008514 <_vfiprintf_r+0x78>
 80084e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80084e4:	07dc      	lsls	r4, r3, #31
 80084e6:	d50e      	bpl.n	8008506 <_vfiprintf_r+0x6a>
 80084e8:	f04f 30ff 	mov.w	r0, #4294967295
 80084ec:	b01d      	add	sp, #116	; 0x74
 80084ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084f2:	4b7b      	ldr	r3, [pc, #492]	; (80086e0 <_vfiprintf_r+0x244>)
 80084f4:	429d      	cmp	r5, r3
 80084f6:	d101      	bne.n	80084fc <_vfiprintf_r+0x60>
 80084f8:	68b5      	ldr	r5, [r6, #8]
 80084fa:	e7df      	b.n	80084bc <_vfiprintf_r+0x20>
 80084fc:	4b79      	ldr	r3, [pc, #484]	; (80086e4 <_vfiprintf_r+0x248>)
 80084fe:	429d      	cmp	r5, r3
 8008500:	bf08      	it	eq
 8008502:	68f5      	ldreq	r5, [r6, #12]
 8008504:	e7da      	b.n	80084bc <_vfiprintf_r+0x20>
 8008506:	89ab      	ldrh	r3, [r5, #12]
 8008508:	0598      	lsls	r0, r3, #22
 800850a:	d4ed      	bmi.n	80084e8 <_vfiprintf_r+0x4c>
 800850c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800850e:	f000 fb84 	bl	8008c1a <__retarget_lock_release_recursive>
 8008512:	e7e9      	b.n	80084e8 <_vfiprintf_r+0x4c>
 8008514:	2300      	movs	r3, #0
 8008516:	9309      	str	r3, [sp, #36]	; 0x24
 8008518:	2320      	movs	r3, #32
 800851a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800851e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008522:	2330      	movs	r3, #48	; 0x30
 8008524:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80086e8 <_vfiprintf_r+0x24c>
 8008528:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800852c:	f04f 0901 	mov.w	r9, #1
 8008530:	4623      	mov	r3, r4
 8008532:	469a      	mov	sl, r3
 8008534:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008538:	b10a      	cbz	r2, 800853e <_vfiprintf_r+0xa2>
 800853a:	2a25      	cmp	r2, #37	; 0x25
 800853c:	d1f9      	bne.n	8008532 <_vfiprintf_r+0x96>
 800853e:	ebba 0b04 	subs.w	fp, sl, r4
 8008542:	d00b      	beq.n	800855c <_vfiprintf_r+0xc0>
 8008544:	465b      	mov	r3, fp
 8008546:	4622      	mov	r2, r4
 8008548:	4629      	mov	r1, r5
 800854a:	4630      	mov	r0, r6
 800854c:	f7ff ff94 	bl	8008478 <__sfputs_r>
 8008550:	3001      	adds	r0, #1
 8008552:	f000 80aa 	beq.w	80086aa <_vfiprintf_r+0x20e>
 8008556:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008558:	445a      	add	r2, fp
 800855a:	9209      	str	r2, [sp, #36]	; 0x24
 800855c:	f89a 3000 	ldrb.w	r3, [sl]
 8008560:	2b00      	cmp	r3, #0
 8008562:	f000 80a2 	beq.w	80086aa <_vfiprintf_r+0x20e>
 8008566:	2300      	movs	r3, #0
 8008568:	f04f 32ff 	mov.w	r2, #4294967295
 800856c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008570:	f10a 0a01 	add.w	sl, sl, #1
 8008574:	9304      	str	r3, [sp, #16]
 8008576:	9307      	str	r3, [sp, #28]
 8008578:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800857c:	931a      	str	r3, [sp, #104]	; 0x68
 800857e:	4654      	mov	r4, sl
 8008580:	2205      	movs	r2, #5
 8008582:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008586:	4858      	ldr	r0, [pc, #352]	; (80086e8 <_vfiprintf_r+0x24c>)
 8008588:	f7f7 fe2a 	bl	80001e0 <memchr>
 800858c:	9a04      	ldr	r2, [sp, #16]
 800858e:	b9d8      	cbnz	r0, 80085c8 <_vfiprintf_r+0x12c>
 8008590:	06d1      	lsls	r1, r2, #27
 8008592:	bf44      	itt	mi
 8008594:	2320      	movmi	r3, #32
 8008596:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800859a:	0713      	lsls	r3, r2, #28
 800859c:	bf44      	itt	mi
 800859e:	232b      	movmi	r3, #43	; 0x2b
 80085a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085a4:	f89a 3000 	ldrb.w	r3, [sl]
 80085a8:	2b2a      	cmp	r3, #42	; 0x2a
 80085aa:	d015      	beq.n	80085d8 <_vfiprintf_r+0x13c>
 80085ac:	9a07      	ldr	r2, [sp, #28]
 80085ae:	4654      	mov	r4, sl
 80085b0:	2000      	movs	r0, #0
 80085b2:	f04f 0c0a 	mov.w	ip, #10
 80085b6:	4621      	mov	r1, r4
 80085b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085bc:	3b30      	subs	r3, #48	; 0x30
 80085be:	2b09      	cmp	r3, #9
 80085c0:	d94e      	bls.n	8008660 <_vfiprintf_r+0x1c4>
 80085c2:	b1b0      	cbz	r0, 80085f2 <_vfiprintf_r+0x156>
 80085c4:	9207      	str	r2, [sp, #28]
 80085c6:	e014      	b.n	80085f2 <_vfiprintf_r+0x156>
 80085c8:	eba0 0308 	sub.w	r3, r0, r8
 80085cc:	fa09 f303 	lsl.w	r3, r9, r3
 80085d0:	4313      	orrs	r3, r2
 80085d2:	9304      	str	r3, [sp, #16]
 80085d4:	46a2      	mov	sl, r4
 80085d6:	e7d2      	b.n	800857e <_vfiprintf_r+0xe2>
 80085d8:	9b03      	ldr	r3, [sp, #12]
 80085da:	1d19      	adds	r1, r3, #4
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	9103      	str	r1, [sp, #12]
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	bfbb      	ittet	lt
 80085e4:	425b      	neglt	r3, r3
 80085e6:	f042 0202 	orrlt.w	r2, r2, #2
 80085ea:	9307      	strge	r3, [sp, #28]
 80085ec:	9307      	strlt	r3, [sp, #28]
 80085ee:	bfb8      	it	lt
 80085f0:	9204      	strlt	r2, [sp, #16]
 80085f2:	7823      	ldrb	r3, [r4, #0]
 80085f4:	2b2e      	cmp	r3, #46	; 0x2e
 80085f6:	d10c      	bne.n	8008612 <_vfiprintf_r+0x176>
 80085f8:	7863      	ldrb	r3, [r4, #1]
 80085fa:	2b2a      	cmp	r3, #42	; 0x2a
 80085fc:	d135      	bne.n	800866a <_vfiprintf_r+0x1ce>
 80085fe:	9b03      	ldr	r3, [sp, #12]
 8008600:	1d1a      	adds	r2, r3, #4
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	9203      	str	r2, [sp, #12]
 8008606:	2b00      	cmp	r3, #0
 8008608:	bfb8      	it	lt
 800860a:	f04f 33ff 	movlt.w	r3, #4294967295
 800860e:	3402      	adds	r4, #2
 8008610:	9305      	str	r3, [sp, #20]
 8008612:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80086f8 <_vfiprintf_r+0x25c>
 8008616:	7821      	ldrb	r1, [r4, #0]
 8008618:	2203      	movs	r2, #3
 800861a:	4650      	mov	r0, sl
 800861c:	f7f7 fde0 	bl	80001e0 <memchr>
 8008620:	b140      	cbz	r0, 8008634 <_vfiprintf_r+0x198>
 8008622:	2340      	movs	r3, #64	; 0x40
 8008624:	eba0 000a 	sub.w	r0, r0, sl
 8008628:	fa03 f000 	lsl.w	r0, r3, r0
 800862c:	9b04      	ldr	r3, [sp, #16]
 800862e:	4303      	orrs	r3, r0
 8008630:	3401      	adds	r4, #1
 8008632:	9304      	str	r3, [sp, #16]
 8008634:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008638:	482c      	ldr	r0, [pc, #176]	; (80086ec <_vfiprintf_r+0x250>)
 800863a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800863e:	2206      	movs	r2, #6
 8008640:	f7f7 fdce 	bl	80001e0 <memchr>
 8008644:	2800      	cmp	r0, #0
 8008646:	d03f      	beq.n	80086c8 <_vfiprintf_r+0x22c>
 8008648:	4b29      	ldr	r3, [pc, #164]	; (80086f0 <_vfiprintf_r+0x254>)
 800864a:	bb1b      	cbnz	r3, 8008694 <_vfiprintf_r+0x1f8>
 800864c:	9b03      	ldr	r3, [sp, #12]
 800864e:	3307      	adds	r3, #7
 8008650:	f023 0307 	bic.w	r3, r3, #7
 8008654:	3308      	adds	r3, #8
 8008656:	9303      	str	r3, [sp, #12]
 8008658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800865a:	443b      	add	r3, r7
 800865c:	9309      	str	r3, [sp, #36]	; 0x24
 800865e:	e767      	b.n	8008530 <_vfiprintf_r+0x94>
 8008660:	fb0c 3202 	mla	r2, ip, r2, r3
 8008664:	460c      	mov	r4, r1
 8008666:	2001      	movs	r0, #1
 8008668:	e7a5      	b.n	80085b6 <_vfiprintf_r+0x11a>
 800866a:	2300      	movs	r3, #0
 800866c:	3401      	adds	r4, #1
 800866e:	9305      	str	r3, [sp, #20]
 8008670:	4619      	mov	r1, r3
 8008672:	f04f 0c0a 	mov.w	ip, #10
 8008676:	4620      	mov	r0, r4
 8008678:	f810 2b01 	ldrb.w	r2, [r0], #1
 800867c:	3a30      	subs	r2, #48	; 0x30
 800867e:	2a09      	cmp	r2, #9
 8008680:	d903      	bls.n	800868a <_vfiprintf_r+0x1ee>
 8008682:	2b00      	cmp	r3, #0
 8008684:	d0c5      	beq.n	8008612 <_vfiprintf_r+0x176>
 8008686:	9105      	str	r1, [sp, #20]
 8008688:	e7c3      	b.n	8008612 <_vfiprintf_r+0x176>
 800868a:	fb0c 2101 	mla	r1, ip, r1, r2
 800868e:	4604      	mov	r4, r0
 8008690:	2301      	movs	r3, #1
 8008692:	e7f0      	b.n	8008676 <_vfiprintf_r+0x1da>
 8008694:	ab03      	add	r3, sp, #12
 8008696:	9300      	str	r3, [sp, #0]
 8008698:	462a      	mov	r2, r5
 800869a:	4b16      	ldr	r3, [pc, #88]	; (80086f4 <_vfiprintf_r+0x258>)
 800869c:	a904      	add	r1, sp, #16
 800869e:	4630      	mov	r0, r6
 80086a0:	f7fd fdd6 	bl	8006250 <_printf_float>
 80086a4:	4607      	mov	r7, r0
 80086a6:	1c78      	adds	r0, r7, #1
 80086a8:	d1d6      	bne.n	8008658 <_vfiprintf_r+0x1bc>
 80086aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80086ac:	07d9      	lsls	r1, r3, #31
 80086ae:	d405      	bmi.n	80086bc <_vfiprintf_r+0x220>
 80086b0:	89ab      	ldrh	r3, [r5, #12]
 80086b2:	059a      	lsls	r2, r3, #22
 80086b4:	d402      	bmi.n	80086bc <_vfiprintf_r+0x220>
 80086b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80086b8:	f000 faaf 	bl	8008c1a <__retarget_lock_release_recursive>
 80086bc:	89ab      	ldrh	r3, [r5, #12]
 80086be:	065b      	lsls	r3, r3, #25
 80086c0:	f53f af12 	bmi.w	80084e8 <_vfiprintf_r+0x4c>
 80086c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086c6:	e711      	b.n	80084ec <_vfiprintf_r+0x50>
 80086c8:	ab03      	add	r3, sp, #12
 80086ca:	9300      	str	r3, [sp, #0]
 80086cc:	462a      	mov	r2, r5
 80086ce:	4b09      	ldr	r3, [pc, #36]	; (80086f4 <_vfiprintf_r+0x258>)
 80086d0:	a904      	add	r1, sp, #16
 80086d2:	4630      	mov	r0, r6
 80086d4:	f7fe f860 	bl	8006798 <_printf_i>
 80086d8:	e7e4      	b.n	80086a4 <_vfiprintf_r+0x208>
 80086da:	bf00      	nop
 80086dc:	08009344 	.word	0x08009344
 80086e0:	08009364 	.word	0x08009364
 80086e4:	08009324 	.word	0x08009324
 80086e8:	080091cc 	.word	0x080091cc
 80086ec:	080091d6 	.word	0x080091d6
 80086f0:	08006251 	.word	0x08006251
 80086f4:	08008479 	.word	0x08008479
 80086f8:	080091d2 	.word	0x080091d2

080086fc <__swbuf_r>:
 80086fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086fe:	460e      	mov	r6, r1
 8008700:	4614      	mov	r4, r2
 8008702:	4605      	mov	r5, r0
 8008704:	b118      	cbz	r0, 800870e <__swbuf_r+0x12>
 8008706:	6983      	ldr	r3, [r0, #24]
 8008708:	b90b      	cbnz	r3, 800870e <__swbuf_r+0x12>
 800870a:	f000 f9e7 	bl	8008adc <__sinit>
 800870e:	4b21      	ldr	r3, [pc, #132]	; (8008794 <__swbuf_r+0x98>)
 8008710:	429c      	cmp	r4, r3
 8008712:	d12b      	bne.n	800876c <__swbuf_r+0x70>
 8008714:	686c      	ldr	r4, [r5, #4]
 8008716:	69a3      	ldr	r3, [r4, #24]
 8008718:	60a3      	str	r3, [r4, #8]
 800871a:	89a3      	ldrh	r3, [r4, #12]
 800871c:	071a      	lsls	r2, r3, #28
 800871e:	d52f      	bpl.n	8008780 <__swbuf_r+0x84>
 8008720:	6923      	ldr	r3, [r4, #16]
 8008722:	b36b      	cbz	r3, 8008780 <__swbuf_r+0x84>
 8008724:	6923      	ldr	r3, [r4, #16]
 8008726:	6820      	ldr	r0, [r4, #0]
 8008728:	1ac0      	subs	r0, r0, r3
 800872a:	6963      	ldr	r3, [r4, #20]
 800872c:	b2f6      	uxtb	r6, r6
 800872e:	4283      	cmp	r3, r0
 8008730:	4637      	mov	r7, r6
 8008732:	dc04      	bgt.n	800873e <__swbuf_r+0x42>
 8008734:	4621      	mov	r1, r4
 8008736:	4628      	mov	r0, r5
 8008738:	f000 f93c 	bl	80089b4 <_fflush_r>
 800873c:	bb30      	cbnz	r0, 800878c <__swbuf_r+0x90>
 800873e:	68a3      	ldr	r3, [r4, #8]
 8008740:	3b01      	subs	r3, #1
 8008742:	60a3      	str	r3, [r4, #8]
 8008744:	6823      	ldr	r3, [r4, #0]
 8008746:	1c5a      	adds	r2, r3, #1
 8008748:	6022      	str	r2, [r4, #0]
 800874a:	701e      	strb	r6, [r3, #0]
 800874c:	6963      	ldr	r3, [r4, #20]
 800874e:	3001      	adds	r0, #1
 8008750:	4283      	cmp	r3, r0
 8008752:	d004      	beq.n	800875e <__swbuf_r+0x62>
 8008754:	89a3      	ldrh	r3, [r4, #12]
 8008756:	07db      	lsls	r3, r3, #31
 8008758:	d506      	bpl.n	8008768 <__swbuf_r+0x6c>
 800875a:	2e0a      	cmp	r6, #10
 800875c:	d104      	bne.n	8008768 <__swbuf_r+0x6c>
 800875e:	4621      	mov	r1, r4
 8008760:	4628      	mov	r0, r5
 8008762:	f000 f927 	bl	80089b4 <_fflush_r>
 8008766:	b988      	cbnz	r0, 800878c <__swbuf_r+0x90>
 8008768:	4638      	mov	r0, r7
 800876a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800876c:	4b0a      	ldr	r3, [pc, #40]	; (8008798 <__swbuf_r+0x9c>)
 800876e:	429c      	cmp	r4, r3
 8008770:	d101      	bne.n	8008776 <__swbuf_r+0x7a>
 8008772:	68ac      	ldr	r4, [r5, #8]
 8008774:	e7cf      	b.n	8008716 <__swbuf_r+0x1a>
 8008776:	4b09      	ldr	r3, [pc, #36]	; (800879c <__swbuf_r+0xa0>)
 8008778:	429c      	cmp	r4, r3
 800877a:	bf08      	it	eq
 800877c:	68ec      	ldreq	r4, [r5, #12]
 800877e:	e7ca      	b.n	8008716 <__swbuf_r+0x1a>
 8008780:	4621      	mov	r1, r4
 8008782:	4628      	mov	r0, r5
 8008784:	f000 f81a 	bl	80087bc <__swsetup_r>
 8008788:	2800      	cmp	r0, #0
 800878a:	d0cb      	beq.n	8008724 <__swbuf_r+0x28>
 800878c:	f04f 37ff 	mov.w	r7, #4294967295
 8008790:	e7ea      	b.n	8008768 <__swbuf_r+0x6c>
 8008792:	bf00      	nop
 8008794:	08009344 	.word	0x08009344
 8008798:	08009364 	.word	0x08009364
 800879c:	08009324 	.word	0x08009324

080087a0 <__ascii_wctomb>:
 80087a0:	b149      	cbz	r1, 80087b6 <__ascii_wctomb+0x16>
 80087a2:	2aff      	cmp	r2, #255	; 0xff
 80087a4:	bf85      	ittet	hi
 80087a6:	238a      	movhi	r3, #138	; 0x8a
 80087a8:	6003      	strhi	r3, [r0, #0]
 80087aa:	700a      	strbls	r2, [r1, #0]
 80087ac:	f04f 30ff 	movhi.w	r0, #4294967295
 80087b0:	bf98      	it	ls
 80087b2:	2001      	movls	r0, #1
 80087b4:	4770      	bx	lr
 80087b6:	4608      	mov	r0, r1
 80087b8:	4770      	bx	lr
	...

080087bc <__swsetup_r>:
 80087bc:	4b32      	ldr	r3, [pc, #200]	; (8008888 <__swsetup_r+0xcc>)
 80087be:	b570      	push	{r4, r5, r6, lr}
 80087c0:	681d      	ldr	r5, [r3, #0]
 80087c2:	4606      	mov	r6, r0
 80087c4:	460c      	mov	r4, r1
 80087c6:	b125      	cbz	r5, 80087d2 <__swsetup_r+0x16>
 80087c8:	69ab      	ldr	r3, [r5, #24]
 80087ca:	b913      	cbnz	r3, 80087d2 <__swsetup_r+0x16>
 80087cc:	4628      	mov	r0, r5
 80087ce:	f000 f985 	bl	8008adc <__sinit>
 80087d2:	4b2e      	ldr	r3, [pc, #184]	; (800888c <__swsetup_r+0xd0>)
 80087d4:	429c      	cmp	r4, r3
 80087d6:	d10f      	bne.n	80087f8 <__swsetup_r+0x3c>
 80087d8:	686c      	ldr	r4, [r5, #4]
 80087da:	89a3      	ldrh	r3, [r4, #12]
 80087dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80087e0:	0719      	lsls	r1, r3, #28
 80087e2:	d42c      	bmi.n	800883e <__swsetup_r+0x82>
 80087e4:	06dd      	lsls	r5, r3, #27
 80087e6:	d411      	bmi.n	800880c <__swsetup_r+0x50>
 80087e8:	2309      	movs	r3, #9
 80087ea:	6033      	str	r3, [r6, #0]
 80087ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80087f0:	81a3      	strh	r3, [r4, #12]
 80087f2:	f04f 30ff 	mov.w	r0, #4294967295
 80087f6:	e03e      	b.n	8008876 <__swsetup_r+0xba>
 80087f8:	4b25      	ldr	r3, [pc, #148]	; (8008890 <__swsetup_r+0xd4>)
 80087fa:	429c      	cmp	r4, r3
 80087fc:	d101      	bne.n	8008802 <__swsetup_r+0x46>
 80087fe:	68ac      	ldr	r4, [r5, #8]
 8008800:	e7eb      	b.n	80087da <__swsetup_r+0x1e>
 8008802:	4b24      	ldr	r3, [pc, #144]	; (8008894 <__swsetup_r+0xd8>)
 8008804:	429c      	cmp	r4, r3
 8008806:	bf08      	it	eq
 8008808:	68ec      	ldreq	r4, [r5, #12]
 800880a:	e7e6      	b.n	80087da <__swsetup_r+0x1e>
 800880c:	0758      	lsls	r0, r3, #29
 800880e:	d512      	bpl.n	8008836 <__swsetup_r+0x7a>
 8008810:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008812:	b141      	cbz	r1, 8008826 <__swsetup_r+0x6a>
 8008814:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008818:	4299      	cmp	r1, r3
 800881a:	d002      	beq.n	8008822 <__swsetup_r+0x66>
 800881c:	4630      	mov	r0, r6
 800881e:	f7ff fb31 	bl	8007e84 <_free_r>
 8008822:	2300      	movs	r3, #0
 8008824:	6363      	str	r3, [r4, #52]	; 0x34
 8008826:	89a3      	ldrh	r3, [r4, #12]
 8008828:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800882c:	81a3      	strh	r3, [r4, #12]
 800882e:	2300      	movs	r3, #0
 8008830:	6063      	str	r3, [r4, #4]
 8008832:	6923      	ldr	r3, [r4, #16]
 8008834:	6023      	str	r3, [r4, #0]
 8008836:	89a3      	ldrh	r3, [r4, #12]
 8008838:	f043 0308 	orr.w	r3, r3, #8
 800883c:	81a3      	strh	r3, [r4, #12]
 800883e:	6923      	ldr	r3, [r4, #16]
 8008840:	b94b      	cbnz	r3, 8008856 <__swsetup_r+0x9a>
 8008842:	89a3      	ldrh	r3, [r4, #12]
 8008844:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800884c:	d003      	beq.n	8008856 <__swsetup_r+0x9a>
 800884e:	4621      	mov	r1, r4
 8008850:	4630      	mov	r0, r6
 8008852:	f000 fa09 	bl	8008c68 <__smakebuf_r>
 8008856:	89a0      	ldrh	r0, [r4, #12]
 8008858:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800885c:	f010 0301 	ands.w	r3, r0, #1
 8008860:	d00a      	beq.n	8008878 <__swsetup_r+0xbc>
 8008862:	2300      	movs	r3, #0
 8008864:	60a3      	str	r3, [r4, #8]
 8008866:	6963      	ldr	r3, [r4, #20]
 8008868:	425b      	negs	r3, r3
 800886a:	61a3      	str	r3, [r4, #24]
 800886c:	6923      	ldr	r3, [r4, #16]
 800886e:	b943      	cbnz	r3, 8008882 <__swsetup_r+0xc6>
 8008870:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008874:	d1ba      	bne.n	80087ec <__swsetup_r+0x30>
 8008876:	bd70      	pop	{r4, r5, r6, pc}
 8008878:	0781      	lsls	r1, r0, #30
 800887a:	bf58      	it	pl
 800887c:	6963      	ldrpl	r3, [r4, #20]
 800887e:	60a3      	str	r3, [r4, #8]
 8008880:	e7f4      	b.n	800886c <__swsetup_r+0xb0>
 8008882:	2000      	movs	r0, #0
 8008884:	e7f7      	b.n	8008876 <__swsetup_r+0xba>
 8008886:	bf00      	nop
 8008888:	2000000c 	.word	0x2000000c
 800888c:	08009344 	.word	0x08009344
 8008890:	08009364 	.word	0x08009364
 8008894:	08009324 	.word	0x08009324

08008898 <abort>:
 8008898:	b508      	push	{r3, lr}
 800889a:	2006      	movs	r0, #6
 800889c:	f000 fa54 	bl	8008d48 <raise>
 80088a0:	2001      	movs	r0, #1
 80088a2:	f7f9 f9b1 	bl	8001c08 <_exit>
	...

080088a8 <__sflush_r>:
 80088a8:	898a      	ldrh	r2, [r1, #12]
 80088aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088ae:	4605      	mov	r5, r0
 80088b0:	0710      	lsls	r0, r2, #28
 80088b2:	460c      	mov	r4, r1
 80088b4:	d458      	bmi.n	8008968 <__sflush_r+0xc0>
 80088b6:	684b      	ldr	r3, [r1, #4]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	dc05      	bgt.n	80088c8 <__sflush_r+0x20>
 80088bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80088be:	2b00      	cmp	r3, #0
 80088c0:	dc02      	bgt.n	80088c8 <__sflush_r+0x20>
 80088c2:	2000      	movs	r0, #0
 80088c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088ca:	2e00      	cmp	r6, #0
 80088cc:	d0f9      	beq.n	80088c2 <__sflush_r+0x1a>
 80088ce:	2300      	movs	r3, #0
 80088d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80088d4:	682f      	ldr	r7, [r5, #0]
 80088d6:	602b      	str	r3, [r5, #0]
 80088d8:	d032      	beq.n	8008940 <__sflush_r+0x98>
 80088da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80088dc:	89a3      	ldrh	r3, [r4, #12]
 80088de:	075a      	lsls	r2, r3, #29
 80088e0:	d505      	bpl.n	80088ee <__sflush_r+0x46>
 80088e2:	6863      	ldr	r3, [r4, #4]
 80088e4:	1ac0      	subs	r0, r0, r3
 80088e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80088e8:	b10b      	cbz	r3, 80088ee <__sflush_r+0x46>
 80088ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80088ec:	1ac0      	subs	r0, r0, r3
 80088ee:	2300      	movs	r3, #0
 80088f0:	4602      	mov	r2, r0
 80088f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80088f4:	6a21      	ldr	r1, [r4, #32]
 80088f6:	4628      	mov	r0, r5
 80088f8:	47b0      	blx	r6
 80088fa:	1c43      	adds	r3, r0, #1
 80088fc:	89a3      	ldrh	r3, [r4, #12]
 80088fe:	d106      	bne.n	800890e <__sflush_r+0x66>
 8008900:	6829      	ldr	r1, [r5, #0]
 8008902:	291d      	cmp	r1, #29
 8008904:	d82c      	bhi.n	8008960 <__sflush_r+0xb8>
 8008906:	4a2a      	ldr	r2, [pc, #168]	; (80089b0 <__sflush_r+0x108>)
 8008908:	40ca      	lsrs	r2, r1
 800890a:	07d6      	lsls	r6, r2, #31
 800890c:	d528      	bpl.n	8008960 <__sflush_r+0xb8>
 800890e:	2200      	movs	r2, #0
 8008910:	6062      	str	r2, [r4, #4]
 8008912:	04d9      	lsls	r1, r3, #19
 8008914:	6922      	ldr	r2, [r4, #16]
 8008916:	6022      	str	r2, [r4, #0]
 8008918:	d504      	bpl.n	8008924 <__sflush_r+0x7c>
 800891a:	1c42      	adds	r2, r0, #1
 800891c:	d101      	bne.n	8008922 <__sflush_r+0x7a>
 800891e:	682b      	ldr	r3, [r5, #0]
 8008920:	b903      	cbnz	r3, 8008924 <__sflush_r+0x7c>
 8008922:	6560      	str	r0, [r4, #84]	; 0x54
 8008924:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008926:	602f      	str	r7, [r5, #0]
 8008928:	2900      	cmp	r1, #0
 800892a:	d0ca      	beq.n	80088c2 <__sflush_r+0x1a>
 800892c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008930:	4299      	cmp	r1, r3
 8008932:	d002      	beq.n	800893a <__sflush_r+0x92>
 8008934:	4628      	mov	r0, r5
 8008936:	f7ff faa5 	bl	8007e84 <_free_r>
 800893a:	2000      	movs	r0, #0
 800893c:	6360      	str	r0, [r4, #52]	; 0x34
 800893e:	e7c1      	b.n	80088c4 <__sflush_r+0x1c>
 8008940:	6a21      	ldr	r1, [r4, #32]
 8008942:	2301      	movs	r3, #1
 8008944:	4628      	mov	r0, r5
 8008946:	47b0      	blx	r6
 8008948:	1c41      	adds	r1, r0, #1
 800894a:	d1c7      	bne.n	80088dc <__sflush_r+0x34>
 800894c:	682b      	ldr	r3, [r5, #0]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d0c4      	beq.n	80088dc <__sflush_r+0x34>
 8008952:	2b1d      	cmp	r3, #29
 8008954:	d001      	beq.n	800895a <__sflush_r+0xb2>
 8008956:	2b16      	cmp	r3, #22
 8008958:	d101      	bne.n	800895e <__sflush_r+0xb6>
 800895a:	602f      	str	r7, [r5, #0]
 800895c:	e7b1      	b.n	80088c2 <__sflush_r+0x1a>
 800895e:	89a3      	ldrh	r3, [r4, #12]
 8008960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008964:	81a3      	strh	r3, [r4, #12]
 8008966:	e7ad      	b.n	80088c4 <__sflush_r+0x1c>
 8008968:	690f      	ldr	r7, [r1, #16]
 800896a:	2f00      	cmp	r7, #0
 800896c:	d0a9      	beq.n	80088c2 <__sflush_r+0x1a>
 800896e:	0793      	lsls	r3, r2, #30
 8008970:	680e      	ldr	r6, [r1, #0]
 8008972:	bf08      	it	eq
 8008974:	694b      	ldreq	r3, [r1, #20]
 8008976:	600f      	str	r7, [r1, #0]
 8008978:	bf18      	it	ne
 800897a:	2300      	movne	r3, #0
 800897c:	eba6 0807 	sub.w	r8, r6, r7
 8008980:	608b      	str	r3, [r1, #8]
 8008982:	f1b8 0f00 	cmp.w	r8, #0
 8008986:	dd9c      	ble.n	80088c2 <__sflush_r+0x1a>
 8008988:	6a21      	ldr	r1, [r4, #32]
 800898a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800898c:	4643      	mov	r3, r8
 800898e:	463a      	mov	r2, r7
 8008990:	4628      	mov	r0, r5
 8008992:	47b0      	blx	r6
 8008994:	2800      	cmp	r0, #0
 8008996:	dc06      	bgt.n	80089a6 <__sflush_r+0xfe>
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800899e:	81a3      	strh	r3, [r4, #12]
 80089a0:	f04f 30ff 	mov.w	r0, #4294967295
 80089a4:	e78e      	b.n	80088c4 <__sflush_r+0x1c>
 80089a6:	4407      	add	r7, r0
 80089a8:	eba8 0800 	sub.w	r8, r8, r0
 80089ac:	e7e9      	b.n	8008982 <__sflush_r+0xda>
 80089ae:	bf00      	nop
 80089b0:	20400001 	.word	0x20400001

080089b4 <_fflush_r>:
 80089b4:	b538      	push	{r3, r4, r5, lr}
 80089b6:	690b      	ldr	r3, [r1, #16]
 80089b8:	4605      	mov	r5, r0
 80089ba:	460c      	mov	r4, r1
 80089bc:	b913      	cbnz	r3, 80089c4 <_fflush_r+0x10>
 80089be:	2500      	movs	r5, #0
 80089c0:	4628      	mov	r0, r5
 80089c2:	bd38      	pop	{r3, r4, r5, pc}
 80089c4:	b118      	cbz	r0, 80089ce <_fflush_r+0x1a>
 80089c6:	6983      	ldr	r3, [r0, #24]
 80089c8:	b90b      	cbnz	r3, 80089ce <_fflush_r+0x1a>
 80089ca:	f000 f887 	bl	8008adc <__sinit>
 80089ce:	4b14      	ldr	r3, [pc, #80]	; (8008a20 <_fflush_r+0x6c>)
 80089d0:	429c      	cmp	r4, r3
 80089d2:	d11b      	bne.n	8008a0c <_fflush_r+0x58>
 80089d4:	686c      	ldr	r4, [r5, #4]
 80089d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d0ef      	beq.n	80089be <_fflush_r+0xa>
 80089de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80089e0:	07d0      	lsls	r0, r2, #31
 80089e2:	d404      	bmi.n	80089ee <_fflush_r+0x3a>
 80089e4:	0599      	lsls	r1, r3, #22
 80089e6:	d402      	bmi.n	80089ee <_fflush_r+0x3a>
 80089e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80089ea:	f000 f915 	bl	8008c18 <__retarget_lock_acquire_recursive>
 80089ee:	4628      	mov	r0, r5
 80089f0:	4621      	mov	r1, r4
 80089f2:	f7ff ff59 	bl	80088a8 <__sflush_r>
 80089f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80089f8:	07da      	lsls	r2, r3, #31
 80089fa:	4605      	mov	r5, r0
 80089fc:	d4e0      	bmi.n	80089c0 <_fflush_r+0xc>
 80089fe:	89a3      	ldrh	r3, [r4, #12]
 8008a00:	059b      	lsls	r3, r3, #22
 8008a02:	d4dd      	bmi.n	80089c0 <_fflush_r+0xc>
 8008a04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a06:	f000 f908 	bl	8008c1a <__retarget_lock_release_recursive>
 8008a0a:	e7d9      	b.n	80089c0 <_fflush_r+0xc>
 8008a0c:	4b05      	ldr	r3, [pc, #20]	; (8008a24 <_fflush_r+0x70>)
 8008a0e:	429c      	cmp	r4, r3
 8008a10:	d101      	bne.n	8008a16 <_fflush_r+0x62>
 8008a12:	68ac      	ldr	r4, [r5, #8]
 8008a14:	e7df      	b.n	80089d6 <_fflush_r+0x22>
 8008a16:	4b04      	ldr	r3, [pc, #16]	; (8008a28 <_fflush_r+0x74>)
 8008a18:	429c      	cmp	r4, r3
 8008a1a:	bf08      	it	eq
 8008a1c:	68ec      	ldreq	r4, [r5, #12]
 8008a1e:	e7da      	b.n	80089d6 <_fflush_r+0x22>
 8008a20:	08009344 	.word	0x08009344
 8008a24:	08009364 	.word	0x08009364
 8008a28:	08009324 	.word	0x08009324

08008a2c <std>:
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	b510      	push	{r4, lr}
 8008a30:	4604      	mov	r4, r0
 8008a32:	e9c0 3300 	strd	r3, r3, [r0]
 8008a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008a3a:	6083      	str	r3, [r0, #8]
 8008a3c:	8181      	strh	r1, [r0, #12]
 8008a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8008a40:	81c2      	strh	r2, [r0, #14]
 8008a42:	6183      	str	r3, [r0, #24]
 8008a44:	4619      	mov	r1, r3
 8008a46:	2208      	movs	r2, #8
 8008a48:	305c      	adds	r0, #92	; 0x5c
 8008a4a:	f7fd fb59 	bl	8006100 <memset>
 8008a4e:	4b05      	ldr	r3, [pc, #20]	; (8008a64 <std+0x38>)
 8008a50:	6263      	str	r3, [r4, #36]	; 0x24
 8008a52:	4b05      	ldr	r3, [pc, #20]	; (8008a68 <std+0x3c>)
 8008a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8008a56:	4b05      	ldr	r3, [pc, #20]	; (8008a6c <std+0x40>)
 8008a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008a5a:	4b05      	ldr	r3, [pc, #20]	; (8008a70 <std+0x44>)
 8008a5c:	6224      	str	r4, [r4, #32]
 8008a5e:	6323      	str	r3, [r4, #48]	; 0x30
 8008a60:	bd10      	pop	{r4, pc}
 8008a62:	bf00      	nop
 8008a64:	08008d81 	.word	0x08008d81
 8008a68:	08008da3 	.word	0x08008da3
 8008a6c:	08008ddb 	.word	0x08008ddb
 8008a70:	08008dff 	.word	0x08008dff

08008a74 <_cleanup_r>:
 8008a74:	4901      	ldr	r1, [pc, #4]	; (8008a7c <_cleanup_r+0x8>)
 8008a76:	f000 b8af 	b.w	8008bd8 <_fwalk_reent>
 8008a7a:	bf00      	nop
 8008a7c:	080089b5 	.word	0x080089b5

08008a80 <__sfmoreglue>:
 8008a80:	b570      	push	{r4, r5, r6, lr}
 8008a82:	2268      	movs	r2, #104	; 0x68
 8008a84:	1e4d      	subs	r5, r1, #1
 8008a86:	4355      	muls	r5, r2
 8008a88:	460e      	mov	r6, r1
 8008a8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008a8e:	f7ff fa65 	bl	8007f5c <_malloc_r>
 8008a92:	4604      	mov	r4, r0
 8008a94:	b140      	cbz	r0, 8008aa8 <__sfmoreglue+0x28>
 8008a96:	2100      	movs	r1, #0
 8008a98:	e9c0 1600 	strd	r1, r6, [r0]
 8008a9c:	300c      	adds	r0, #12
 8008a9e:	60a0      	str	r0, [r4, #8]
 8008aa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008aa4:	f7fd fb2c 	bl	8006100 <memset>
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	bd70      	pop	{r4, r5, r6, pc}

08008aac <__sfp_lock_acquire>:
 8008aac:	4801      	ldr	r0, [pc, #4]	; (8008ab4 <__sfp_lock_acquire+0x8>)
 8008aae:	f000 b8b3 	b.w	8008c18 <__retarget_lock_acquire_recursive>
 8008ab2:	bf00      	nop
 8008ab4:	200003ad 	.word	0x200003ad

08008ab8 <__sfp_lock_release>:
 8008ab8:	4801      	ldr	r0, [pc, #4]	; (8008ac0 <__sfp_lock_release+0x8>)
 8008aba:	f000 b8ae 	b.w	8008c1a <__retarget_lock_release_recursive>
 8008abe:	bf00      	nop
 8008ac0:	200003ad 	.word	0x200003ad

08008ac4 <__sinit_lock_acquire>:
 8008ac4:	4801      	ldr	r0, [pc, #4]	; (8008acc <__sinit_lock_acquire+0x8>)
 8008ac6:	f000 b8a7 	b.w	8008c18 <__retarget_lock_acquire_recursive>
 8008aca:	bf00      	nop
 8008acc:	200003ae 	.word	0x200003ae

08008ad0 <__sinit_lock_release>:
 8008ad0:	4801      	ldr	r0, [pc, #4]	; (8008ad8 <__sinit_lock_release+0x8>)
 8008ad2:	f000 b8a2 	b.w	8008c1a <__retarget_lock_release_recursive>
 8008ad6:	bf00      	nop
 8008ad8:	200003ae 	.word	0x200003ae

08008adc <__sinit>:
 8008adc:	b510      	push	{r4, lr}
 8008ade:	4604      	mov	r4, r0
 8008ae0:	f7ff fff0 	bl	8008ac4 <__sinit_lock_acquire>
 8008ae4:	69a3      	ldr	r3, [r4, #24]
 8008ae6:	b11b      	cbz	r3, 8008af0 <__sinit+0x14>
 8008ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008aec:	f7ff bff0 	b.w	8008ad0 <__sinit_lock_release>
 8008af0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008af4:	6523      	str	r3, [r4, #80]	; 0x50
 8008af6:	4b13      	ldr	r3, [pc, #76]	; (8008b44 <__sinit+0x68>)
 8008af8:	4a13      	ldr	r2, [pc, #76]	; (8008b48 <__sinit+0x6c>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	62a2      	str	r2, [r4, #40]	; 0x28
 8008afe:	42a3      	cmp	r3, r4
 8008b00:	bf04      	itt	eq
 8008b02:	2301      	moveq	r3, #1
 8008b04:	61a3      	streq	r3, [r4, #24]
 8008b06:	4620      	mov	r0, r4
 8008b08:	f000 f820 	bl	8008b4c <__sfp>
 8008b0c:	6060      	str	r0, [r4, #4]
 8008b0e:	4620      	mov	r0, r4
 8008b10:	f000 f81c 	bl	8008b4c <__sfp>
 8008b14:	60a0      	str	r0, [r4, #8]
 8008b16:	4620      	mov	r0, r4
 8008b18:	f000 f818 	bl	8008b4c <__sfp>
 8008b1c:	2200      	movs	r2, #0
 8008b1e:	60e0      	str	r0, [r4, #12]
 8008b20:	2104      	movs	r1, #4
 8008b22:	6860      	ldr	r0, [r4, #4]
 8008b24:	f7ff ff82 	bl	8008a2c <std>
 8008b28:	68a0      	ldr	r0, [r4, #8]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	2109      	movs	r1, #9
 8008b2e:	f7ff ff7d 	bl	8008a2c <std>
 8008b32:	68e0      	ldr	r0, [r4, #12]
 8008b34:	2202      	movs	r2, #2
 8008b36:	2112      	movs	r1, #18
 8008b38:	f7ff ff78 	bl	8008a2c <std>
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	61a3      	str	r3, [r4, #24]
 8008b40:	e7d2      	b.n	8008ae8 <__sinit+0xc>
 8008b42:	bf00      	nop
 8008b44:	08008fa8 	.word	0x08008fa8
 8008b48:	08008a75 	.word	0x08008a75

08008b4c <__sfp>:
 8008b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b4e:	4607      	mov	r7, r0
 8008b50:	f7ff ffac 	bl	8008aac <__sfp_lock_acquire>
 8008b54:	4b1e      	ldr	r3, [pc, #120]	; (8008bd0 <__sfp+0x84>)
 8008b56:	681e      	ldr	r6, [r3, #0]
 8008b58:	69b3      	ldr	r3, [r6, #24]
 8008b5a:	b913      	cbnz	r3, 8008b62 <__sfp+0x16>
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f7ff ffbd 	bl	8008adc <__sinit>
 8008b62:	3648      	adds	r6, #72	; 0x48
 8008b64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	d503      	bpl.n	8008b74 <__sfp+0x28>
 8008b6c:	6833      	ldr	r3, [r6, #0]
 8008b6e:	b30b      	cbz	r3, 8008bb4 <__sfp+0x68>
 8008b70:	6836      	ldr	r6, [r6, #0]
 8008b72:	e7f7      	b.n	8008b64 <__sfp+0x18>
 8008b74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008b78:	b9d5      	cbnz	r5, 8008bb0 <__sfp+0x64>
 8008b7a:	4b16      	ldr	r3, [pc, #88]	; (8008bd4 <__sfp+0x88>)
 8008b7c:	60e3      	str	r3, [r4, #12]
 8008b7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b82:	6665      	str	r5, [r4, #100]	; 0x64
 8008b84:	f000 f847 	bl	8008c16 <__retarget_lock_init_recursive>
 8008b88:	f7ff ff96 	bl	8008ab8 <__sfp_lock_release>
 8008b8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008b90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008b94:	6025      	str	r5, [r4, #0]
 8008b96:	61a5      	str	r5, [r4, #24]
 8008b98:	2208      	movs	r2, #8
 8008b9a:	4629      	mov	r1, r5
 8008b9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008ba0:	f7fd faae 	bl	8006100 <memset>
 8008ba4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008ba8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008bac:	4620      	mov	r0, r4
 8008bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008bb0:	3468      	adds	r4, #104	; 0x68
 8008bb2:	e7d9      	b.n	8008b68 <__sfp+0x1c>
 8008bb4:	2104      	movs	r1, #4
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	f7ff ff62 	bl	8008a80 <__sfmoreglue>
 8008bbc:	4604      	mov	r4, r0
 8008bbe:	6030      	str	r0, [r6, #0]
 8008bc0:	2800      	cmp	r0, #0
 8008bc2:	d1d5      	bne.n	8008b70 <__sfp+0x24>
 8008bc4:	f7ff ff78 	bl	8008ab8 <__sfp_lock_release>
 8008bc8:	230c      	movs	r3, #12
 8008bca:	603b      	str	r3, [r7, #0]
 8008bcc:	e7ee      	b.n	8008bac <__sfp+0x60>
 8008bce:	bf00      	nop
 8008bd0:	08008fa8 	.word	0x08008fa8
 8008bd4:	ffff0001 	.word	0xffff0001

08008bd8 <_fwalk_reent>:
 8008bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bdc:	4606      	mov	r6, r0
 8008bde:	4688      	mov	r8, r1
 8008be0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008be4:	2700      	movs	r7, #0
 8008be6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008bea:	f1b9 0901 	subs.w	r9, r9, #1
 8008bee:	d505      	bpl.n	8008bfc <_fwalk_reent+0x24>
 8008bf0:	6824      	ldr	r4, [r4, #0]
 8008bf2:	2c00      	cmp	r4, #0
 8008bf4:	d1f7      	bne.n	8008be6 <_fwalk_reent+0xe>
 8008bf6:	4638      	mov	r0, r7
 8008bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bfc:	89ab      	ldrh	r3, [r5, #12]
 8008bfe:	2b01      	cmp	r3, #1
 8008c00:	d907      	bls.n	8008c12 <_fwalk_reent+0x3a>
 8008c02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008c06:	3301      	adds	r3, #1
 8008c08:	d003      	beq.n	8008c12 <_fwalk_reent+0x3a>
 8008c0a:	4629      	mov	r1, r5
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	47c0      	blx	r8
 8008c10:	4307      	orrs	r7, r0
 8008c12:	3568      	adds	r5, #104	; 0x68
 8008c14:	e7e9      	b.n	8008bea <_fwalk_reent+0x12>

08008c16 <__retarget_lock_init_recursive>:
 8008c16:	4770      	bx	lr

08008c18 <__retarget_lock_acquire_recursive>:
 8008c18:	4770      	bx	lr

08008c1a <__retarget_lock_release_recursive>:
 8008c1a:	4770      	bx	lr

08008c1c <__swhatbuf_r>:
 8008c1c:	b570      	push	{r4, r5, r6, lr}
 8008c1e:	460e      	mov	r6, r1
 8008c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c24:	2900      	cmp	r1, #0
 8008c26:	b096      	sub	sp, #88	; 0x58
 8008c28:	4614      	mov	r4, r2
 8008c2a:	461d      	mov	r5, r3
 8008c2c:	da08      	bge.n	8008c40 <__swhatbuf_r+0x24>
 8008c2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008c32:	2200      	movs	r2, #0
 8008c34:	602a      	str	r2, [r5, #0]
 8008c36:	061a      	lsls	r2, r3, #24
 8008c38:	d410      	bmi.n	8008c5c <__swhatbuf_r+0x40>
 8008c3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008c3e:	e00e      	b.n	8008c5e <__swhatbuf_r+0x42>
 8008c40:	466a      	mov	r2, sp
 8008c42:	f000 f903 	bl	8008e4c <_fstat_r>
 8008c46:	2800      	cmp	r0, #0
 8008c48:	dbf1      	blt.n	8008c2e <__swhatbuf_r+0x12>
 8008c4a:	9a01      	ldr	r2, [sp, #4]
 8008c4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008c50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008c54:	425a      	negs	r2, r3
 8008c56:	415a      	adcs	r2, r3
 8008c58:	602a      	str	r2, [r5, #0]
 8008c5a:	e7ee      	b.n	8008c3a <__swhatbuf_r+0x1e>
 8008c5c:	2340      	movs	r3, #64	; 0x40
 8008c5e:	2000      	movs	r0, #0
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	b016      	add	sp, #88	; 0x58
 8008c64:	bd70      	pop	{r4, r5, r6, pc}
	...

08008c68 <__smakebuf_r>:
 8008c68:	898b      	ldrh	r3, [r1, #12]
 8008c6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008c6c:	079d      	lsls	r5, r3, #30
 8008c6e:	4606      	mov	r6, r0
 8008c70:	460c      	mov	r4, r1
 8008c72:	d507      	bpl.n	8008c84 <__smakebuf_r+0x1c>
 8008c74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008c78:	6023      	str	r3, [r4, #0]
 8008c7a:	6123      	str	r3, [r4, #16]
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	6163      	str	r3, [r4, #20]
 8008c80:	b002      	add	sp, #8
 8008c82:	bd70      	pop	{r4, r5, r6, pc}
 8008c84:	ab01      	add	r3, sp, #4
 8008c86:	466a      	mov	r2, sp
 8008c88:	f7ff ffc8 	bl	8008c1c <__swhatbuf_r>
 8008c8c:	9900      	ldr	r1, [sp, #0]
 8008c8e:	4605      	mov	r5, r0
 8008c90:	4630      	mov	r0, r6
 8008c92:	f7ff f963 	bl	8007f5c <_malloc_r>
 8008c96:	b948      	cbnz	r0, 8008cac <__smakebuf_r+0x44>
 8008c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c9c:	059a      	lsls	r2, r3, #22
 8008c9e:	d4ef      	bmi.n	8008c80 <__smakebuf_r+0x18>
 8008ca0:	f023 0303 	bic.w	r3, r3, #3
 8008ca4:	f043 0302 	orr.w	r3, r3, #2
 8008ca8:	81a3      	strh	r3, [r4, #12]
 8008caa:	e7e3      	b.n	8008c74 <__smakebuf_r+0xc>
 8008cac:	4b0d      	ldr	r3, [pc, #52]	; (8008ce4 <__smakebuf_r+0x7c>)
 8008cae:	62b3      	str	r3, [r6, #40]	; 0x28
 8008cb0:	89a3      	ldrh	r3, [r4, #12]
 8008cb2:	6020      	str	r0, [r4, #0]
 8008cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008cb8:	81a3      	strh	r3, [r4, #12]
 8008cba:	9b00      	ldr	r3, [sp, #0]
 8008cbc:	6163      	str	r3, [r4, #20]
 8008cbe:	9b01      	ldr	r3, [sp, #4]
 8008cc0:	6120      	str	r0, [r4, #16]
 8008cc2:	b15b      	cbz	r3, 8008cdc <__smakebuf_r+0x74>
 8008cc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008cc8:	4630      	mov	r0, r6
 8008cca:	f000 f8d1 	bl	8008e70 <_isatty_r>
 8008cce:	b128      	cbz	r0, 8008cdc <__smakebuf_r+0x74>
 8008cd0:	89a3      	ldrh	r3, [r4, #12]
 8008cd2:	f023 0303 	bic.w	r3, r3, #3
 8008cd6:	f043 0301 	orr.w	r3, r3, #1
 8008cda:	81a3      	strh	r3, [r4, #12]
 8008cdc:	89a0      	ldrh	r0, [r4, #12]
 8008cde:	4305      	orrs	r5, r0
 8008ce0:	81a5      	strh	r5, [r4, #12]
 8008ce2:	e7cd      	b.n	8008c80 <__smakebuf_r+0x18>
 8008ce4:	08008a75 	.word	0x08008a75

08008ce8 <_malloc_usable_size_r>:
 8008ce8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cec:	1f18      	subs	r0, r3, #4
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	bfbc      	itt	lt
 8008cf2:	580b      	ldrlt	r3, [r1, r0]
 8008cf4:	18c0      	addlt	r0, r0, r3
 8008cf6:	4770      	bx	lr

08008cf8 <_raise_r>:
 8008cf8:	291f      	cmp	r1, #31
 8008cfa:	b538      	push	{r3, r4, r5, lr}
 8008cfc:	4604      	mov	r4, r0
 8008cfe:	460d      	mov	r5, r1
 8008d00:	d904      	bls.n	8008d0c <_raise_r+0x14>
 8008d02:	2316      	movs	r3, #22
 8008d04:	6003      	str	r3, [r0, #0]
 8008d06:	f04f 30ff 	mov.w	r0, #4294967295
 8008d0a:	bd38      	pop	{r3, r4, r5, pc}
 8008d0c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008d0e:	b112      	cbz	r2, 8008d16 <_raise_r+0x1e>
 8008d10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d14:	b94b      	cbnz	r3, 8008d2a <_raise_r+0x32>
 8008d16:	4620      	mov	r0, r4
 8008d18:	f000 f830 	bl	8008d7c <_getpid_r>
 8008d1c:	462a      	mov	r2, r5
 8008d1e:	4601      	mov	r1, r0
 8008d20:	4620      	mov	r0, r4
 8008d22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d26:	f000 b817 	b.w	8008d58 <_kill_r>
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d00a      	beq.n	8008d44 <_raise_r+0x4c>
 8008d2e:	1c59      	adds	r1, r3, #1
 8008d30:	d103      	bne.n	8008d3a <_raise_r+0x42>
 8008d32:	2316      	movs	r3, #22
 8008d34:	6003      	str	r3, [r0, #0]
 8008d36:	2001      	movs	r0, #1
 8008d38:	e7e7      	b.n	8008d0a <_raise_r+0x12>
 8008d3a:	2400      	movs	r4, #0
 8008d3c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d40:	4628      	mov	r0, r5
 8008d42:	4798      	blx	r3
 8008d44:	2000      	movs	r0, #0
 8008d46:	e7e0      	b.n	8008d0a <_raise_r+0x12>

08008d48 <raise>:
 8008d48:	4b02      	ldr	r3, [pc, #8]	; (8008d54 <raise+0xc>)
 8008d4a:	4601      	mov	r1, r0
 8008d4c:	6818      	ldr	r0, [r3, #0]
 8008d4e:	f7ff bfd3 	b.w	8008cf8 <_raise_r>
 8008d52:	bf00      	nop
 8008d54:	2000000c 	.word	0x2000000c

08008d58 <_kill_r>:
 8008d58:	b538      	push	{r3, r4, r5, lr}
 8008d5a:	4d07      	ldr	r5, [pc, #28]	; (8008d78 <_kill_r+0x20>)
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	4604      	mov	r4, r0
 8008d60:	4608      	mov	r0, r1
 8008d62:	4611      	mov	r1, r2
 8008d64:	602b      	str	r3, [r5, #0]
 8008d66:	f7f8 ff3f 	bl	8001be8 <_kill>
 8008d6a:	1c43      	adds	r3, r0, #1
 8008d6c:	d102      	bne.n	8008d74 <_kill_r+0x1c>
 8008d6e:	682b      	ldr	r3, [r5, #0]
 8008d70:	b103      	cbz	r3, 8008d74 <_kill_r+0x1c>
 8008d72:	6023      	str	r3, [r4, #0]
 8008d74:	bd38      	pop	{r3, r4, r5, pc}
 8008d76:	bf00      	nop
 8008d78:	200003a8 	.word	0x200003a8

08008d7c <_getpid_r>:
 8008d7c:	f7f8 bf2c 	b.w	8001bd8 <_getpid>

08008d80 <__sread>:
 8008d80:	b510      	push	{r4, lr}
 8008d82:	460c      	mov	r4, r1
 8008d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d88:	f000 f894 	bl	8008eb4 <_read_r>
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	bfab      	itete	ge
 8008d90:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008d92:	89a3      	ldrhlt	r3, [r4, #12]
 8008d94:	181b      	addge	r3, r3, r0
 8008d96:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008d9a:	bfac      	ite	ge
 8008d9c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008d9e:	81a3      	strhlt	r3, [r4, #12]
 8008da0:	bd10      	pop	{r4, pc}

08008da2 <__swrite>:
 8008da2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008da6:	461f      	mov	r7, r3
 8008da8:	898b      	ldrh	r3, [r1, #12]
 8008daa:	05db      	lsls	r3, r3, #23
 8008dac:	4605      	mov	r5, r0
 8008dae:	460c      	mov	r4, r1
 8008db0:	4616      	mov	r6, r2
 8008db2:	d505      	bpl.n	8008dc0 <__swrite+0x1e>
 8008db4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008db8:	2302      	movs	r3, #2
 8008dba:	2200      	movs	r2, #0
 8008dbc:	f000 f868 	bl	8008e90 <_lseek_r>
 8008dc0:	89a3      	ldrh	r3, [r4, #12]
 8008dc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008dca:	81a3      	strh	r3, [r4, #12]
 8008dcc:	4632      	mov	r2, r6
 8008dce:	463b      	mov	r3, r7
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008dd6:	f000 b817 	b.w	8008e08 <_write_r>

08008dda <__sseek>:
 8008dda:	b510      	push	{r4, lr}
 8008ddc:	460c      	mov	r4, r1
 8008dde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008de2:	f000 f855 	bl	8008e90 <_lseek_r>
 8008de6:	1c43      	adds	r3, r0, #1
 8008de8:	89a3      	ldrh	r3, [r4, #12]
 8008dea:	bf15      	itete	ne
 8008dec:	6560      	strne	r0, [r4, #84]	; 0x54
 8008dee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008df2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008df6:	81a3      	strheq	r3, [r4, #12]
 8008df8:	bf18      	it	ne
 8008dfa:	81a3      	strhne	r3, [r4, #12]
 8008dfc:	bd10      	pop	{r4, pc}

08008dfe <__sclose>:
 8008dfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e02:	f000 b813 	b.w	8008e2c <_close_r>
	...

08008e08 <_write_r>:
 8008e08:	b538      	push	{r3, r4, r5, lr}
 8008e0a:	4d07      	ldr	r5, [pc, #28]	; (8008e28 <_write_r+0x20>)
 8008e0c:	4604      	mov	r4, r0
 8008e0e:	4608      	mov	r0, r1
 8008e10:	4611      	mov	r1, r2
 8008e12:	2200      	movs	r2, #0
 8008e14:	602a      	str	r2, [r5, #0]
 8008e16:	461a      	mov	r2, r3
 8008e18:	f7f8 ff1d 	bl	8001c56 <_write>
 8008e1c:	1c43      	adds	r3, r0, #1
 8008e1e:	d102      	bne.n	8008e26 <_write_r+0x1e>
 8008e20:	682b      	ldr	r3, [r5, #0]
 8008e22:	b103      	cbz	r3, 8008e26 <_write_r+0x1e>
 8008e24:	6023      	str	r3, [r4, #0]
 8008e26:	bd38      	pop	{r3, r4, r5, pc}
 8008e28:	200003a8 	.word	0x200003a8

08008e2c <_close_r>:
 8008e2c:	b538      	push	{r3, r4, r5, lr}
 8008e2e:	4d06      	ldr	r5, [pc, #24]	; (8008e48 <_close_r+0x1c>)
 8008e30:	2300      	movs	r3, #0
 8008e32:	4604      	mov	r4, r0
 8008e34:	4608      	mov	r0, r1
 8008e36:	602b      	str	r3, [r5, #0]
 8008e38:	f7f8 ff29 	bl	8001c8e <_close>
 8008e3c:	1c43      	adds	r3, r0, #1
 8008e3e:	d102      	bne.n	8008e46 <_close_r+0x1a>
 8008e40:	682b      	ldr	r3, [r5, #0]
 8008e42:	b103      	cbz	r3, 8008e46 <_close_r+0x1a>
 8008e44:	6023      	str	r3, [r4, #0]
 8008e46:	bd38      	pop	{r3, r4, r5, pc}
 8008e48:	200003a8 	.word	0x200003a8

08008e4c <_fstat_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	4d07      	ldr	r5, [pc, #28]	; (8008e6c <_fstat_r+0x20>)
 8008e50:	2300      	movs	r3, #0
 8008e52:	4604      	mov	r4, r0
 8008e54:	4608      	mov	r0, r1
 8008e56:	4611      	mov	r1, r2
 8008e58:	602b      	str	r3, [r5, #0]
 8008e5a:	f7f8 ff24 	bl	8001ca6 <_fstat>
 8008e5e:	1c43      	adds	r3, r0, #1
 8008e60:	d102      	bne.n	8008e68 <_fstat_r+0x1c>
 8008e62:	682b      	ldr	r3, [r5, #0]
 8008e64:	b103      	cbz	r3, 8008e68 <_fstat_r+0x1c>
 8008e66:	6023      	str	r3, [r4, #0]
 8008e68:	bd38      	pop	{r3, r4, r5, pc}
 8008e6a:	bf00      	nop
 8008e6c:	200003a8 	.word	0x200003a8

08008e70 <_isatty_r>:
 8008e70:	b538      	push	{r3, r4, r5, lr}
 8008e72:	4d06      	ldr	r5, [pc, #24]	; (8008e8c <_isatty_r+0x1c>)
 8008e74:	2300      	movs	r3, #0
 8008e76:	4604      	mov	r4, r0
 8008e78:	4608      	mov	r0, r1
 8008e7a:	602b      	str	r3, [r5, #0]
 8008e7c:	f7f8 ff23 	bl	8001cc6 <_isatty>
 8008e80:	1c43      	adds	r3, r0, #1
 8008e82:	d102      	bne.n	8008e8a <_isatty_r+0x1a>
 8008e84:	682b      	ldr	r3, [r5, #0]
 8008e86:	b103      	cbz	r3, 8008e8a <_isatty_r+0x1a>
 8008e88:	6023      	str	r3, [r4, #0]
 8008e8a:	bd38      	pop	{r3, r4, r5, pc}
 8008e8c:	200003a8 	.word	0x200003a8

08008e90 <_lseek_r>:
 8008e90:	b538      	push	{r3, r4, r5, lr}
 8008e92:	4d07      	ldr	r5, [pc, #28]	; (8008eb0 <_lseek_r+0x20>)
 8008e94:	4604      	mov	r4, r0
 8008e96:	4608      	mov	r0, r1
 8008e98:	4611      	mov	r1, r2
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	602a      	str	r2, [r5, #0]
 8008e9e:	461a      	mov	r2, r3
 8008ea0:	f7f8 ff1c 	bl	8001cdc <_lseek>
 8008ea4:	1c43      	adds	r3, r0, #1
 8008ea6:	d102      	bne.n	8008eae <_lseek_r+0x1e>
 8008ea8:	682b      	ldr	r3, [r5, #0]
 8008eaa:	b103      	cbz	r3, 8008eae <_lseek_r+0x1e>
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	bd38      	pop	{r3, r4, r5, pc}
 8008eb0:	200003a8 	.word	0x200003a8

08008eb4 <_read_r>:
 8008eb4:	b538      	push	{r3, r4, r5, lr}
 8008eb6:	4d07      	ldr	r5, [pc, #28]	; (8008ed4 <_read_r+0x20>)
 8008eb8:	4604      	mov	r4, r0
 8008eba:	4608      	mov	r0, r1
 8008ebc:	4611      	mov	r1, r2
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	602a      	str	r2, [r5, #0]
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	f7f8 feaa 	bl	8001c1c <_read>
 8008ec8:	1c43      	adds	r3, r0, #1
 8008eca:	d102      	bne.n	8008ed2 <_read_r+0x1e>
 8008ecc:	682b      	ldr	r3, [r5, #0]
 8008ece:	b103      	cbz	r3, 8008ed2 <_read_r+0x1e>
 8008ed0:	6023      	str	r3, [r4, #0]
 8008ed2:	bd38      	pop	{r3, r4, r5, pc}
 8008ed4:	200003a8 	.word	0x200003a8

08008ed8 <_init>:
 8008ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008eda:	bf00      	nop
 8008edc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ede:	bc08      	pop	{r3}
 8008ee0:	469e      	mov	lr, r3
 8008ee2:	4770      	bx	lr

08008ee4 <_fini>:
 8008ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee6:	bf00      	nop
 8008ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008eea:	bc08      	pop	{r3}
 8008eec:	469e      	mov	lr, r3
 8008eee:	4770      	bx	lr
