
```
//-----------------------------------------------------
// Engineer    : Janani P Srinivasan
// University  : San Diego State University
// File        : my_profile.v
// Description : Passionate engineer working on hardware
                 designs for machine learning inferencing
// 
// -----------------------------------------------------

module my_profile;

  // Interests
  string interests [0:3] = '{
    "VLSI and SoC Design (RTL to GDSII)",
    "Processor Microarchitecture and ISA design",
    "Low-Power ASIC Design for ML workloads",
    "Static Timing, Linting, and Clock Domain Crossing analysis"
  };

  // Tools and Languages
  string tools_and_languages [0:9] = '{
    "Verilog/SystemVerilog",
    "C/C++, MATLAB",
    "Cadence (Genus, Innovus, Spectre)",
    "Synopsys Design Compiler",
    "VS Code, ModelSim, GTKWave",
    "Git",
    "CMake",
    "Make",
    "Python",
    "Shell scripting for automation"
  };

  string learning_now [0:3] = '{
    "Advanced microarchitecture design and verification",
    "UVM and Formal methods and equivalence checking",
    "System-level simulation and co-design",
    "DevOps and toolchain automation"
  };

endmodule
```


## üì´ Get in Touch
Feel free to connect or collaborate on projects!  
üîó [LinkedIn](https://linkedin.com/in/your-profile)  
‚úâÔ∏è janani.email@example.com

---

üõ†Ô∏è *This repo is a collection of my ongoing work in digital design, scientific computing, and embedded systems. Contributions and feedback are always welcome!*
