{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 16:37:42 2009 " "Info: Processing started: Sun Oct 18 16:37:42 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_debounce -c key_debounce " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off key_debounce -c key_debounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \";\", or \",\" key_debounce.v(42) " "Error (10170): Verilog HDL syntax error at key_debounce.v(42) near text \"reg\";  expecting \";\", or \",\"" {  } { { "RTL/key_debounce.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/key_debounce/RTL/key_debounce.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "key_out key_debounce.v(47) " "Error (10149): Verilog HDL Declaration error at key_debounce.v(47): identifier \"key_out\" is already declared in the present scope" {  } { { "RTL/key_debounce.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/key_debounce/RTL/key_debounce.v" 47 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "key_debounce key_debounce.v(23) " "Error (10112): Ignored design unit \"key_debounce\" at key_debounce.v(23) due to previous errors" {  } { { "RTL/key_debounce.v" "" { Text "D:/Projecct/FPGA/EP2C5T144_V1.0/Project/key_debounce/RTL/key_debounce.v" 23 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RTL/key_debounce.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file RTL/key_debounce.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "134 " "Info: Allocated 134 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Sun Oct 18 16:37:43 2009 " "Error: Processing ended: Sun Oct 18 16:37:43 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
