
---------- Begin Simulation Statistics ----------
final_tick                               2541671618500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 194896                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748868                       # Number of bytes of host memory used
host_op_rate                                   194894                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.52                       # Real time elapsed on the host
host_tick_rate                              541818315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194787                       # Number of instructions simulated
sim_ops                                       4194787                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011662                       # Number of seconds simulated
sim_ticks                                 11661773500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             60.645644                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  328287                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               541320                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2647                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             57436                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            859860                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              48532                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          177833                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           129301                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1032110                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       637394                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong       144300                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         1927                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          790                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0       114439                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1        16939                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2        15504                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3        27092                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        16583                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5        12859                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         3586                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         6501                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1674                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          536                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10          180                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          257                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         4006                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         4156                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong         2202                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       555665                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         7162                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        47580                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2        33970                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3        31685                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4        27630                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5        35308                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6        11668                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7        11013                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8        13597                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         2262                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          925                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          233                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          279                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect       199041                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1931                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        10901                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   63088                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        25961                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194787                       # Number of instructions committed
system.cpu.committedOps                       4194787                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.556893                       # CPI: cycles per instruction
system.cpu.discardedOps                        188424                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606819                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1450288                       # DTB hits
system.cpu.dtb.data_misses                       7566                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405499                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848185                       # DTB read hits
system.cpu.dtb.read_misses                       6755                       # DTB read misses
system.cpu.dtb.write_accesses                  201320                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602103                       # DTB write hits
system.cpu.dtb.write_misses                       811                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18077                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3387246                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1025027                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           654171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16637087                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.179957                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  891957                       # ITB accesses
system.cpu.itb.fetch_acv                          504                       # ITB acv
system.cpu.itb.fetch_hits                      885022                       # ITB hits
system.cpu.itb.fetch_misses                      6935                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4204     69.29%     79.17% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.96% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6067                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14410                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.39%     47.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.49% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.72% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2675     52.28%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5117                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10759118500     92.22%     92.22% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9351000      0.08%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17925500      0.15%     92.46% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               879770000      7.54%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11666165000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.901682                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946062                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 873                      
system.cpu.kern.mode_good::user                   873                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 873                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.593878                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.745198                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7922912500     67.91%     67.91% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3743252500     32.09%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23309984                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85414      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540683     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839087     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592472     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104803      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194787                       # Class of committed instruction
system.cpu.quiesceCycles                        13563                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6672897                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       154775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        311152                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22730458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22730458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22730458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22730458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116566.451282                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116566.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116566.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116566.451282                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     12969490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     12969490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     12969490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     12969490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66510.205128                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66510.205128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66510.205128                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66510.205128                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22380961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22380961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116567.505208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116567.505208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12769993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12769993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66510.380208                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66510.380208                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.290588                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539272160000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.290588                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205662                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205662                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127309                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34846                       # Transaction distribution
system.membus.trans_dist::WritebackClean        85791                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34115                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28989                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28989                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86381                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40822                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       258490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       258490                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 467692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11014976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11014976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6686464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6686897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17713137                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            156607                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002758                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052449                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156175     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              156607                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           816073535                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375514500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          457864500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5524352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4467584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9991936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5524352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5524352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86318                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69806                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34846                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         473714568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         383096448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             856811016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    473714568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        473714568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191235407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191235407                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191235407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        473714568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        383096448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1048046423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69322.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              404224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111049                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156124                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120425                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120425                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2165                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1985691000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  728555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4717772250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13627.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32377.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103370                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156124                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120425                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.953868                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.462961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.644973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34147     42.24%     42.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24100     29.81%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9949     12.31%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4555      5.64%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2321      2.87%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1440      1.78%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          940      1.16%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          567      0.70%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80833                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.998490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.381935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.789156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1324     18.17%     18.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5494     75.40%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           273      3.75%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.21%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            49      0.67%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.228383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.213384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.731108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6554     89.95%     89.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               90      1.24%     91.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              423      5.81%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              154      2.11%     99.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               62      0.85%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9325504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7567360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9991936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7707200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       799.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       648.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    856.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    660.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11661768500                       # Total gap between requests
system.mem_ctrls.avgGap                      42168.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4888896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7567360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 419224057.129903972149                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380440247.789069116116                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 648903016.337952375412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86318                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69806                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120425                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2471311500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2246460750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 286583863250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28630.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32181.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2379770.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313374600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166535985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557491200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308632500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     920116080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5094520920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187998240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7548669525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.300303                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    438808750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    389220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10833744750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            263865840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140225250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           482885340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          308580300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     920116080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5048595450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        226672320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7390940580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.775007                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    538145750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    389220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10734407750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11654573500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1535484                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1535484                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1535484                       # number of overall hits
system.cpu.icache.overall_hits::total         1535484                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86382                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86382                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86382                       # number of overall misses
system.cpu.icache.overall_misses::total         86382                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5297923500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5297923500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5297923500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5297923500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1621866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1621866                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1621866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1621866                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.053261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.053261                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.053261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.053261                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61331.336390                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61331.336390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61331.336390                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61331.336390                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        85791                       # number of writebacks
system.cpu.icache.writebacks::total             85791                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86382                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86382                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86382                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86382                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5211542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5211542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5211542500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5211542500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.053261                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.053261                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.053261                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.053261                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60331.347966                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60331.347966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60331.347966                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60331.347966                       # average overall mshr miss latency
system.cpu.icache.replacements                  85791                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1535484                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1535484                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86382                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86382                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5297923500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5297923500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1621866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1621866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.053261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.053261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61331.336390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61331.336390                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86382                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5211542500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5211542500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.053261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.053261                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60331.347966                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60331.347966                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.806542                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1562317                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85869                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.194191                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.806542                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3330113                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3330113                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311304                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311304                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311304                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311304                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105662                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105662                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105662                       # number of overall misses
system.cpu.dcache.overall_misses::total        105662                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778172500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778172500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778172500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1416966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1416966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1416966                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1416966                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074569                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074569                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074569                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64149.576007                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64149.576007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64149.576007                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64149.576007                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34670                       # number of writebacks
system.cpu.dcache.writebacks::total             34670                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36722                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36722                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36722                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4392915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4392915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4392915000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4392915000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63720.844212                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63720.844212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63720.844212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63720.844212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68782                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       780537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          780537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       829725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67003.944051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67003.944051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9251                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2668522500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2668522500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66818.301325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66818.301325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56474                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482382500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482382500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587241                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61663.464603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61663.464603                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27471                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049389                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59455.659759                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59455.659759                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10301                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          884                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63471500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63471500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71800.339367                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71800.339367                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          884                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62587500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70800.339367                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70800.339367                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541671618500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.340716                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378099                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68782                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.035751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.340716                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978848                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2948344                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2948344                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548208652500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 908810                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751940                       # Number of bytes of host memory used
host_op_rate                                   908797                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.84                       # Real time elapsed on the host
host_tick_rate                              632809594                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6212481                       # Number of instructions simulated
sim_ops                                       6212481                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004326                       # Number of seconds simulated
sim_ticks                                  4325870000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.327692                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   87931                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               161853                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                902                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17450                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            281264                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              17999                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57309                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            39310                       # Number of indirect misses.
system.cpu.branchPred.lookups                  348792                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect       209098                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        51110                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          246                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           87                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0        38344                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1         3419                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         5043                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3         2179                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4         3216                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5         4830                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6         1413                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7          837                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8         1461                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          216                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10           39                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11          100                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect          355                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          662                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          132                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect       197721                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         1057                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1        16980                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         9100                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3         8631                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4         6009                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5         6654                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6         5283                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         2759                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         3313                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9         1825                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10          296                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          112                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          135                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        59020                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          159                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong         1590                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                   27177                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        10207                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1278637                       # Number of instructions committed
system.cpu.committedOps                       1278637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.705999                       # CPI: cycles per instruction
system.cpu.discardedOps                         62172                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    56885                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       415479                       # DTB hits
system.cpu.dtb.data_misses                       1461                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36460                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       249286                       # DTB read hits
system.cpu.dtb.read_misses                       1205                       # DTB read misses
system.cpu.dtb.write_accesses                   20425                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166193                       # DTB write hits
system.cpu.dtb.write_misses                       256                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 706                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1021415                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            290401                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           179440                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6524362                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.149120                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  150589                       # ITB accesses
system.cpu.itb.fetch_acv                          103                       # ITB acv
system.cpu.itb.fetch_hits                      148879                       # ITB hits
system.cpu.itb.fetch_misses                      1710                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.32%      4.32% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.53% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3007     79.66%     84.19% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.81%     86.99% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     87.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     87.05% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.15%     93.19% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.19%     94.38% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.49% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.48%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3775                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5482                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1328     40.65%     40.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.70%     41.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1911     58.49%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3267                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1327     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1327     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2682                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2848464000     65.81%     65.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40541500      0.94%     66.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 5652000      0.13%     66.88% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1433676000     33.12%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4328333500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999247                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.694401                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.820937                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               395                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.521519                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.685524                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3821333000     88.29%     88.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            507000500     11.71%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8574538                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21481      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  804558     62.92%     64.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2351      0.18%     64.79% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.79% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.83% # Class of committed instruction
system.cpu.op_class_0::MemRead                 251567     19.67%     84.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165731     12.96%     97.46% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.53% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30707      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1278637                       # Class of committed instruction
system.cpu.quiesceCycles                        77202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2050176                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2204249122                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2204249122                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2204249122                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2204249122                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118095.318618                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118095.318618                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118095.318618                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118095.318618                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            58                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1269954935                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1269954935                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1269954935                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1269954935                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68039.375033                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68039.375033                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68039.375033                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68039.375033                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4723483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4723483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115206.902439                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115206.902439                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2673483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2673483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65206.902439                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65206.902439                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2199525639                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2199525639                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118101.677352                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118101.677352                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1267281452                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1267281452                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68045.610610                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68045.610610                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50673                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27289                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41778                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6103                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6343                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6343                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41779                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8425                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125336                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44181                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        45961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208627                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5347648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5347648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1496960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1498447                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8038031                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76063                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001446                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038001                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   75953     99.86%     99.86% # Request fanout histogram
system.membus.snoop_fanout::1                     110      0.14%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76063                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1511500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           433177076                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              10.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           80930500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          221991750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2673856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         942400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3616256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2673856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2673856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1746496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1746496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27289                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27289                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         618108265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         217852131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             835960396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    618108265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        618108265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      403732891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            403732891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      403732891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        618108265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        217852131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1239693287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68247.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     38954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154134                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64507                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69031                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69031                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2887                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   784                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3312                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    850037500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  268085000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1855356250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15853.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34603.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        82                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69031                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    248                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.656390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.426235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.979313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14456     40.70%     40.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10720     30.18%     70.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4460     12.56%     83.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1965      5.53%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1075      3.03%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          579      1.63%     93.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          364      1.02%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      0.66%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1662      4.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35517                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.776030                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.762873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.311607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1179     28.09%     28.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              33      0.79%     28.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             98      2.34%     31.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           447     10.65%     41.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2025     48.25%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           247      5.89%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            77      1.83%     97.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            31      0.74%     98.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      0.43%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            19      0.45%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      0.17%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             7      0.17%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             2      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.261854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.245446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3610     86.01%     86.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              269      6.41%     92.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              198      4.72%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               83      1.98%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.45%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.14%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.14%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3431488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  184768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4368064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3616256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4417984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1009.75                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    835.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1021.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.09                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4325870000                       # Total gap between requests
system.mem_ctrls.avgGap                      34459.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2493056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       938432                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4368064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 576313204.049127697945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 216934859.346212446690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1009753876.098911881447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69031                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1333693250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    521663000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 109849488250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31922.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35427.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1591306.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146241480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77717805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           217541520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187455420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     341739840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1883935500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         76711200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2931342765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        677.630804                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    182555250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    144560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4004091750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            107628360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57194445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165790800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169148880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     341739840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1859653500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         97104000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2798259825                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.866370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    236304500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    144560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3950198000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97349122                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.3                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              790500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              541500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6496234000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       434078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           434078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       434078                       # number of overall hits
system.cpu.icache.overall_hits::total          434078                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41779                       # number of overall misses
system.cpu.icache.overall_misses::total         41779                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2732783000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2732783000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2732783000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2732783000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       475857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       475857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       475857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       475857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.087797                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.087797                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.087797                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.087797                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65410.445439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65410.445439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65410.445439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65410.445439                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41778                       # number of writebacks
system.cpu.icache.writebacks::total             41778                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41779                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41779                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41779                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41779                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2691004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2691004000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2691004000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2691004000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.087797                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.087797                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.087797                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.087797                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64410.445439                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64410.445439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64410.445439                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64410.445439                       # average overall mshr miss latency
system.cpu.icache.replacements                  41778                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       434078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          434078                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41779                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2732783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2732783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       475857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       475857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.087797                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.087797                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65410.445439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65410.445439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41779                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2691004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2691004000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.087797                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.087797                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64410.445439                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64410.445439                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997531                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              525714                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41778                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.583513                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997531                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            993493                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           993493                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380384                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380384                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380384                       # number of overall hits
system.cpu.dcache.overall_hits::total          380384                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21641                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21641                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21641                       # number of overall misses
system.cpu.dcache.overall_misses::total         21641                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1432681500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1432681500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1432681500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1432681500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402025                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402025                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053830                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053830                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053830                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053830                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66202.185666                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66202.185666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66202.185666                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66202.185666                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8665                       # number of writebacks
system.cpu.dcache.writebacks::total              8665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7231                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7231                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7231                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14410                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    965852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    965852500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    965852500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    965852500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91339000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91339000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035844                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035844                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035844                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035844                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67026.544067                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67026.544067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67026.544067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67026.544067                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102628.089888                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102628.089888                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14727                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       232678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          232678                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9498                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    685943000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    685943000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       242176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       242176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.039219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.039219                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72219.730470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72219.730470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1433                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8065                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    586619500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    586619500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91339000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033302                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72736.453813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72736.453813                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194752.665245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194752.665245                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147706                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    746738500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    746738500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159849                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.075965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075965                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61495.388290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61495.388290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5798                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6345                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    379233000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    379233000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039694                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59768.794326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59768.794326                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4995                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4995                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          323                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     25513000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     25513000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.060737                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.060737                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78987.616099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78987.616099                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          319                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     24975000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     24975000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.059985                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.059985                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78291.536050                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78291.536050                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5199                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5199                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6537034000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              390097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14727                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.488558                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          638                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            839811                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           839811                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2838302404500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 252745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 751940                       # Number of bytes of host memory used
host_op_rate                                   252745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1765.35                       # Real time elapsed on the host
host_tick_rate                              164326027                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   446184801                       # Number of instructions simulated
sim_ops                                     446184801                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.290094                       # Number of seconds simulated
sim_ticks                                290093752000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.206860                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                23432278                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             53005977                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1847                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1622203                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         131936655                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10649909                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        23155783                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         12505874                       # Number of indirect misses.
system.cpu.branchPred.lookups               142638521                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect    125174616                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong      5640856                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3968                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          160                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     15900421                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1      3034797                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      2128402                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3      1211725                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4       661421                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5       797687                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       864646                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      1149572                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8      1853356                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9      2053283                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      1054453                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11       435478                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect       348446                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit       135757                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong       179990                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     99665742                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          361                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1      3406893                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2     14866068                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3      1228006                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      2089744                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5       551815                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       887112                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      1166022                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      1044867                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      1755058                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      2466708                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11      1021363                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12       661585                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     30007945                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit        96917                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong       608860                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 4983616                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       824879                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   439972320                       # Number of instructions committed
system.cpu.committedOps                     439972320                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.318248                       # CPI: cycles per instruction
system.cpu.discardedOps                      17687660                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                153231732                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    155719662                       # DTB hits
system.cpu.dtb.data_misses                       1801                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                101401848                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    102772192                       # DTB read hits
system.cpu.dtb.read_misses                        567                       # DTB read misses
system.cpu.dtb.write_accesses                51829884                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    52947470                       # DTB write hits
system.cpu.dtb.write_misses                      1234                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1331                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          253962206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         116203762                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         56946735                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        68732149                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.758583                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               125570089                       # ITB accesses
system.cpu.itb.fetch_acv                           66                       # ITB acv
system.cpu.itb.fetch_hits                   125569752                       # ITB hits
system.cpu.itb.fetch_misses                       337                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    24      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 12204      0.25%      0.25% # number of callpals executed
system.cpu.kern.callpal::rdps                     802      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     1927      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                  996      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             4887048     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                4903002                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    4905017                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      129                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5211     36.01%     36.01% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      43      0.30%     36.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     297      2.05%     38.36% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    8920     61.64%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                14471                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5210     48.42%     48.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       43      0.40%     48.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      297      2.76%     51.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5210     48.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 10760                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             283381384500     97.69%     97.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                84465000      0.03%     97.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               317005000      0.11%     97.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6298527500      2.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         290081382000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999808                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.584081                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.743556                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1869                      
system.cpu.kern.mode_good::user                  1869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1951                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.957970                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978534                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        27142927000      9.36%      9.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         262938455000     90.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       24                       # number of times the context was actually changed
system.cpu.numCycles                        579992522                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       129                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            20200869      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               245165181     55.72%     60.31% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12113      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1174      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     3      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              116660850     26.52%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              52949124     12.03%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               531      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              515      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              4981959      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                439972320                       # Class of committed instruction
system.cpu.quiesceCycles                       194982                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       511260373                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4255744                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 519                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        520                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       636248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1272290                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        66633                       # number of demand (read+write) misses
system.iocache.demand_misses::total             66633                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        66633                       # number of overall misses
system.iocache.overall_misses::total            66633                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   7851142095                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   7851142095                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   7851142095                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   7851142095                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        66633                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           66633                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        66633                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          66633                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117826.633875                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117826.633875                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117826.633875                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117826.633875                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           113                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    18.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          66496                       # number of writebacks
system.iocache.writebacks::total                66496                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        66633                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        66633                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        66633                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        66633                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4515783543                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4515783543                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4515783543                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4515783543                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67770.977489                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67770.977489                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67770.977489                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67770.977489                       # average overall mshr miss latency
system.iocache.replacements                     66633                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          137                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              137                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     17894455                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     17894455                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          137                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            137                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 130616.459854                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 130616.459854                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          137                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11044455                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11044455                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 80616.459854                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 80616.459854                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        66496                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        66496                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   7833247640                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   7833247640                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        66496                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        66496                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117800.283325                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117800.283325                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        66496                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        66496                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4504739088                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4504739088                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67744.512271                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67744.512271                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  66649                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                66649                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               599697                       # Number of tag accesses
system.iocache.tags.data_accesses              599697                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 439                       # Transaction distribution
system.membus.trans_dist::ReadResp             460719                       # Transaction distribution
system.membus.trans_dist::WriteReq               1037                       # Transaction distribution
system.membus.trans_dist::WriteResp              1037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       318600                       # Transaction distribution
system.membus.trans_dist::WritebackClean       201307                       # Transaction distribution
system.membus.trans_dist::CleanEvict           116135                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109266                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109266                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         201307                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        258973                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         66496                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       133280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       133280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       603921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       603921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1104314                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1107266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1844467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4256640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4256640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     25767296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     25767296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         4713                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     39693184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     39697897                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                69721833                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              123                       # Total snoops (count)
system.membus.snoopTraffic                       7872                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637526                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000195                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.013945                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637402     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     124      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              637526                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3003000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3425450993                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             736705                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1982557250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1074344750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       12883648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       23558528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36443072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     12883648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12883648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20390400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20390400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          201307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          368102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              569423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       318600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             318600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44412015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81210050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           3089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             125625153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44412015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44412015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70289001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70289001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70289001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44412015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81210050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          3089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            195914154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    518798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    190672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    356600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000543836750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        31201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        31201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1583077                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             489526                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      569423                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     519907                       # Number of write requests accepted
system.mem_ctrls.readBursts                    569423                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   519907                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22137                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1109                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             39741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             35173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            50706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            44989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             28172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             40767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             30023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             41842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             35861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            42256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            33104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            40323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            25195                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8603248500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2736430000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18864861000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15719.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34469.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       198                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   319117                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  355727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                569423                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               519907                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  28119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  28232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  28654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  28725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  31717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  30861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  31193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  31227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  31547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  31862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    632                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       391250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    174.391780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.567402                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.579619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       200503     51.25%     51.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       114676     29.31%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34766      8.89%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        13678      3.50%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6910      1.77%     94.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3681      0.94%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2479      0.63%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1789      0.46%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12768      3.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       391250                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        31201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.540720                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.382656                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            3793     12.16%     12.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              72      0.23%     12.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            277      0.89%     13.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          3271     10.48%     23.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19         14521     46.54%     70.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23          4107     13.16%     83.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27          2162      6.93%     90.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1384      4.44%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35           804      2.58%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39           413      1.32%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43           193      0.62%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            93      0.30%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            47      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            33      0.11%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            16      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             6      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         31201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        31201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.627864                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.523711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.194577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         30658     98.26%     98.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           394      1.26%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            46      0.15%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             9      0.03%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            23      0.07%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             9      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             7      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             6      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             5      0.02%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             6      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             4      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             1      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             8      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             4      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::212-215            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         31201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35026304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1416768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33203584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36443072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33274048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       120.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       114.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    125.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  290092721000                       # Total gap between requests
system.mem_ctrls.avgGap                     266303.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     12203008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     22822400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     33203584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42065738.802950851619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 78672497.572439968586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 3088.656662967357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 114458114.906245902181                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       201307                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       368102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       519907                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   6673995250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12188998500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1867250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6873632071750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33153.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33113.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    133375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13220887.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1653788220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            879009285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2185111320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1436956380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     22899642480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91230944730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34569942240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       154855394655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.811547                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89027113250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9686820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 191379818750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1139722500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            605784465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1722510720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1271210940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22899642480.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      60894300990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      60116589600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       148649761695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        512.419729                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 155670029250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9686820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 124736902750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  576                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 576                       # Transaction distribution
system.iobus.trans_dist::WriteReq               67533                       # Transaction distribution
system.iobus.trans_dist::WriteResp              67533                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          852                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       133266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       133266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  136218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1161                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4713                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4256840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4256840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4261553                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               972500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            66770000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1915000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           347137095                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1999000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 258                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           129                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283945.417290                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          129    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             129                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    289990552000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    103200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    128256542                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        128256542                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    128256542                       # number of overall hits
system.cpu.icache.overall_hits::total       128256542                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       201306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         201306                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       201306                       # number of overall misses
system.cpu.icache.overall_misses::total        201306                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  13420663500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  13420663500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  13420663500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  13420663500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    128457848                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    128457848                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    128457848                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    128457848                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001567                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001567                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66667.975619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66667.975619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66667.975619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66667.975619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       201307                       # number of writebacks
system.cpu.icache.writebacks::total            201307                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       201306                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       201306                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       201306                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       201306                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13219356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13219356500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13219356500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13219356500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001567                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001567                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001567                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001567                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65667.970652                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65667.970652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65667.970652                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65667.970652                       # average overall mshr miss latency
system.cpu.icache.replacements                 201307                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    128256542                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       128256542                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       201306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        201306                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  13420663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  13420663500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    128457848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    128457848                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66667.975619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66667.975619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       201306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       201306                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13219356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13219356500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001567                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65667.970652                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65667.970652                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           128465857                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            201819                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            636.539954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         257117003                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        257117003                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    140542022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        140542022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    140542022                       # number of overall hits
system.cpu.dcache.overall_hits::total       140542022                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       457324                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         457324                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       457324                       # number of overall misses
system.cpu.dcache.overall_misses::total        457324                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  29524189500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29524189500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  29524189500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29524189500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    140999346                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    140999346                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    140999346                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    140999346                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003243                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003243                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003243                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64558.583193                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64558.583193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64558.583193                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64558.583193                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       252104                       # number of writebacks
system.cpu.dcache.writebacks::total            252104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        91718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        91718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        91718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        91718                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       365606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       365606                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       365606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       365606                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1476                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23558755500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23558755500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  23558755500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  23558755500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     68494000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     68494000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002593                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002593                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002593                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002593                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64437.551627                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64437.551627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64437.551627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64437.551627                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46405.149051                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46405.149051                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 368102                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     97593163                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        97593163                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       256909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        256909                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  17444771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  17444771000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     97850072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     97850072                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002626                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67902.529690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67902.529690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          577                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       256332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       256332                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          439                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          439                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17153017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17153017000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     68494000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     68494000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66917.189426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66917.189426                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 156022.779043                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 156022.779043                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42948859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42948859                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       200415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       200415                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12079418500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12079418500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     43149274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     43149274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004645                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004645                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60272.028042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60272.028042                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        91141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        91141                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       109274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       109274                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1037                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1037                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6405738500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6405738500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002532                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58620.884199                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58620.884199                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      9791364                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      9791364                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2511                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2511                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    202434500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    202434500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      9793875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      9793875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000256                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 80619.076065                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 80619.076065                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2504                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2504                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    199396500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    199396500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000256                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 79631.190096                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 79631.190096                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      9793858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      9793858                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      9793858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      9793858                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 290093752000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           160533657                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            369126                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            434.902058                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          537                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          289                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         321542260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        321542260                       # Number of data accesses

---------- End Simulation Statistics   ----------
