# I2C-PROTOCOL
RTL Design and Verification     

###        Raj Kumar Laldev 
 Advance VLSI Lab   
   Silicon institute of technology Bhubaneswar,India  
       rajbihar5364@gmail.com
 # Table of Contents 
- [Introduction ](#Introduction)  
   * [Frame format](#Frame-formate)  
- [I2C Master Module](#I2C-Master-Module)  
  * [SCL Generator](#SCL-Generator)    
  * [PISO_ADDRESS](#PISO_ADDRESS)
  * [PISO_DATA](#PISO_DATA)   
  * [SIPO_DATA](#SIPO_DATA)   
  * [Multiplexer](#Multiplexer)  
  * [De-Multiplexer](#De--Multiplexer)  
  * [Tri-State Buffer](#Tri--State-Buffer)  
  * [Master FSM](#Master-FSM)
- [Master Working](#Master-Working)   
- [I2C Slave Module](#I2C-Slave-Module)  
  * [SCL Receiver](#SCL-Receiver)  
  * [Start Detector](#Start-Detector)  
  * [Stop Detector](#Stop-Detector)  
  * [Slave FSM](#Slave-FSM)  
- [Slave Working](#Slave-Working)  
- [Simulation results of I2C design](#Simulation-results-of-I2C-design)
- [Conclusion](#Conclusion)
- [Acknowledgement](#Acknowledgement)
- [References](#References)