                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ANSI-C Compiler
                                      3 ; Version 3.6.3 #9771 (MSVC)
                                      4 ;--------------------------------------------------------
                                      5 	.module _divulong
                                      6 	.optsdcc -mmcs51 --model-large --xstack
                                      7 	
                                      8 ;--------------------------------------------------------
                                      9 ; Public variables in this module
                                     10 ;--------------------------------------------------------
                                     11 	.globl __divulong_PARM_2
                                     12 	.globl __divulong
                                     13 ;--------------------------------------------------------
                                     14 ; special function registers
                                     15 ;--------------------------------------------------------
                                     16 	.area RSEG    (ABS,DATA)
      000000                         17 	.org 0x0000
                                     18 ;--------------------------------------------------------
                                     19 ; special function bits
                                     20 ;--------------------------------------------------------
                                     21 	.area RSEG    (ABS,DATA)
      000000                         22 	.org 0x0000
                                     23 ;--------------------------------------------------------
                                     24 ; overlayable register banks
                                     25 ;--------------------------------------------------------
                                     26 	.area REG_BANK_0	(REL,OVR,DATA)
      000000                         27 	.ds 8
                                     28 ;--------------------------------------------------------
                                     29 ; internal ram data
                                     30 ;--------------------------------------------------------
                                     31 	.area DSEG    (DATA)
                                     32 ;--------------------------------------------------------
                                     33 ; overlayable items in internal ram 
                                     34 ;--------------------------------------------------------
                                     35 	.area	OSEG    (OVR,DATA)
      000000                         36 __divulong_sloc0_1_0:
      000000                         37 	.ds 1
                                     38 ;--------------------------------------------------------
                                     39 ; indirectly addressable internal ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area ISEG    (DATA)
                                     42 ;--------------------------------------------------------
                                     43 ; absolute internal ram data
                                     44 ;--------------------------------------------------------
                                     45 	.area IABS    (ABS,DATA)
                                     46 	.area IABS    (ABS,DATA)
                                     47 ;--------------------------------------------------------
                                     48 ; bit data
                                     49 ;--------------------------------------------------------
                                     50 	.area BSEG    (BIT)
                                     51 ;--------------------------------------------------------
                                     52 ; paged external ram data
                                     53 ;--------------------------------------------------------
                                     54 	.area PSEG    (PAG,XDATA)
                                     55 ;--------------------------------------------------------
                                     56 ; external ram data
                                     57 ;--------------------------------------------------------
                                     58 	.area XSEG    (XDATA)
      000000                         59 __divulong_PARM_2:
      000000                         60 	.ds 4
      000004                         61 __divulong_x_1_1:
      000004                         62 	.ds 4
      000008                         63 __divulong_reste_1_2:
      000008                         64 	.ds 4
      00000C                         65 __divulong_c_1_2:
      00000C                         66 	.ds 1
                                     67 ;--------------------------------------------------------
                                     68 ; absolute external ram data
                                     69 ;--------------------------------------------------------
                                     70 	.area XABS    (ABS,XDATA)
                                     71 ;--------------------------------------------------------
                                     72 ; external initialized ram data
                                     73 ;--------------------------------------------------------
                                     74 	.area XISEG   (XDATA)
                                     75 	.area HOME    (CODE)
                                     76 	.area GSINIT0 (CODE)
                                     77 	.area GSINIT1 (CODE)
                                     78 	.area GSINIT2 (CODE)
                                     79 	.area GSINIT3 (CODE)
                                     80 	.area GSINIT4 (CODE)
                                     81 	.area GSINIT5 (CODE)
                                     82 	.area GSINIT  (CODE)
                                     83 	.area GSFINAL (CODE)
                                     84 	.area CSEG    (CODE)
                                     85 ;--------------------------------------------------------
                                     86 ; global & static initialisations
                                     87 ;--------------------------------------------------------
                                     88 	.area HOME    (CODE)
                                     89 	.area GSINIT  (CODE)
                                     90 	.area GSFINAL (CODE)
                                     91 	.area GSINIT  (CODE)
                                     92 ;--------------------------------------------------------
                                     93 ; Home
                                     94 ;--------------------------------------------------------
                                     95 	.area HOME    (CODE)
                                     96 	.area HOME    (CODE)
                                     97 ;--------------------------------------------------------
                                     98 ; code
                                     99 ;--------------------------------------------------------
                                    100 	.area CSEG    (CODE)
                                    101 ;------------------------------------------------------------
                                    102 ;Allocation info for local variables in function '_divulong'
                                    103 ;------------------------------------------------------------
                                    104 ;y                         Allocated with name '__divulong_PARM_2'
                                    105 ;x                         Allocated with name '__divulong_x_1_1'
                                    106 ;reste                     Allocated with name '__divulong_reste_1_2'
                                    107 ;count                     Allocated with name '__divulong_count_1_2'
                                    108 ;c                         Allocated with name '__divulong_c_1_2'
                                    109 ;sloc0                     Allocated with name '__divulong_sloc0_1_0'
                                    110 ;------------------------------------------------------------
                                    111 ;	_divulong.c:331: _divulong (unsigned long x, unsigned long y)
                                    112 ;	-----------------------------------------
                                    113 ;	 function _divulong
                                    114 ;	-----------------------------------------
      000000                        115 __divulong:
                           000007   116 	ar7 = 0x07
                           000006   117 	ar6 = 0x06
                           000005   118 	ar5 = 0x05
                           000004   119 	ar4 = 0x04
                           000003   120 	ar3 = 0x03
                           000002   121 	ar2 = 0x02
                           000001   122 	ar1 = 0x01
                           000000   123 	ar0 = 0x00
      000000 AF 82            [24]  124 	mov	r7,dpl
      000002 AE 83            [24]  125 	mov	r6,dph
      000004 AD F0            [24]  126 	mov	r5,b
      000006 FC               [12]  127 	mov	r4,a
      000007 90r00r04         [24]  128 	mov	dptr,#__divulong_x_1_1
      00000A EF               [12]  129 	mov	a,r7
      00000B F0               [24]  130 	movx	@dptr,a
      00000C EE               [12]  131 	mov	a,r6
      00000D A3               [24]  132 	inc	dptr
      00000E F0               [24]  133 	movx	@dptr,a
      00000F ED               [12]  134 	mov	a,r5
      000010 A3               [24]  135 	inc	dptr
      000011 F0               [24]  136 	movx	@dptr,a
      000012 EC               [12]  137 	mov	a,r4
      000013 A3               [24]  138 	inc	dptr
      000014 F0               [24]  139 	movx	@dptr,a
                                    140 ;	_divulong.c:333: unsigned long reste = 0L;
      000015 90r00r08         [24]  141 	mov	dptr,#__divulong_reste_1_2
      000018 E4               [12]  142 	clr	a
      000019 F0               [24]  143 	movx	@dptr,a
      00001A A3               [24]  144 	inc	dptr
      00001B F0               [24]  145 	movx	@dptr,a
      00001C A3               [24]  146 	inc	dptr
      00001D F0               [24]  147 	movx	@dptr,a
      00001E A3               [24]  148 	inc	dptr
      00001F F0               [24]  149 	movx	@dptr,a
                                    150 ;	_divulong.c:337: do
      000020 90r00r00         [24]  151 	mov	dptr,#__divulong_PARM_2
      000023 E0               [24]  152 	movx	a,@dptr
      000024 FC               [12]  153 	mov	r4,a
      000025 A3               [24]  154 	inc	dptr
      000026 E0               [24]  155 	movx	a,@dptr
      000027 FD               [12]  156 	mov	r5,a
      000028 A3               [24]  157 	inc	dptr
      000029 E0               [24]  158 	movx	a,@dptr
      00002A FE               [12]  159 	mov	r6,a
      00002B A3               [24]  160 	inc	dptr
      00002C E0               [24]  161 	movx	a,@dptr
      00002D FF               [12]  162 	mov	r7,a
      00002E 75*00 20         [24]  163 	mov	__divulong_sloc0_1_0,#0x20
      000031                        164 00105$:
                                    165 ;	_divulong.c:340: c = MSB_SET(x);
      000031 90r00r04         [24]  166 	mov	dptr,#__divulong_x_1_1
      000034 E0               [24]  167 	movx	a,@dptr
      000035 F8               [12]  168 	mov	r0,a
      000036 A3               [24]  169 	inc	dptr
      000037 E0               [24]  170 	movx	a,@dptr
      000038 F9               [12]  171 	mov	r1,a
      000039 A3               [24]  172 	inc	dptr
      00003A E0               [24]  173 	movx	a,@dptr
      00003B FA               [12]  174 	mov	r2,a
      00003C A3               [24]  175 	inc	dptr
      00003D E0               [24]  176 	movx	a,@dptr
      00003E FB               [12]  177 	mov	r3,a
      00003F 90r00r0C         [24]  178 	mov	dptr,#__divulong_c_1_2
      000042 23               [12]  179 	rl	a
      000043 54 01            [12]  180 	anl	a,#0x01
      000045 F0               [24]  181 	movx	@dptr,a
                                    182 ;	_divulong.c:341: x <<= 1;
      000046 E8               [12]  183 	mov	a,r0
      000047 28               [12]  184 	add	a,r0
      000048 F8               [12]  185 	mov	r0,a
      000049 E9               [12]  186 	mov	a,r1
      00004A 33               [12]  187 	rlc	a
      00004B F9               [12]  188 	mov	r1,a
      00004C EA               [12]  189 	mov	a,r2
      00004D 33               [12]  190 	rlc	a
      00004E FA               [12]  191 	mov	r2,a
      00004F EB               [12]  192 	mov	a,r3
      000050 33               [12]  193 	rlc	a
      000051 FB               [12]  194 	mov	r3,a
      000052 90r00r04         [24]  195 	mov	dptr,#__divulong_x_1_1
      000055 E8               [12]  196 	mov	a,r0
      000056 F0               [24]  197 	movx	@dptr,a
      000057 E9               [12]  198 	mov	a,r1
      000058 A3               [24]  199 	inc	dptr
      000059 F0               [24]  200 	movx	@dptr,a
      00005A EA               [12]  201 	mov	a,r2
      00005B A3               [24]  202 	inc	dptr
      00005C F0               [24]  203 	movx	@dptr,a
      00005D EB               [12]  204 	mov	a,r3
      00005E A3               [24]  205 	inc	dptr
      00005F F0               [24]  206 	movx	@dptr,a
                                    207 ;	_divulong.c:342: reste <<= 1;
      000060 90r00r08         [24]  208 	mov	dptr,#__divulong_reste_1_2
      000063 E0               [24]  209 	movx	a,@dptr
      000064 F8               [12]  210 	mov	r0,a
      000065 A3               [24]  211 	inc	dptr
      000066 E0               [24]  212 	movx	a,@dptr
      000067 F9               [12]  213 	mov	r1,a
      000068 A3               [24]  214 	inc	dptr
      000069 E0               [24]  215 	movx	a,@dptr
      00006A FA               [12]  216 	mov	r2,a
      00006B A3               [24]  217 	inc	dptr
      00006C E0               [24]  218 	movx	a,@dptr
      00006D FB               [12]  219 	mov	r3,a
      00006E E8               [12]  220 	mov	a,r0
      00006F 28               [12]  221 	add	a,r0
      000070 F8               [12]  222 	mov	r0,a
      000071 E9               [12]  223 	mov	a,r1
      000072 33               [12]  224 	rlc	a
      000073 F9               [12]  225 	mov	r1,a
      000074 EA               [12]  226 	mov	a,r2
      000075 33               [12]  227 	rlc	a
      000076 FA               [12]  228 	mov	r2,a
      000077 EB               [12]  229 	mov	a,r3
      000078 33               [12]  230 	rlc	a
      000079 FB               [12]  231 	mov	r3,a
      00007A 90r00r08         [24]  232 	mov	dptr,#__divulong_reste_1_2
      00007D E8               [12]  233 	mov	a,r0
      00007E F0               [24]  234 	movx	@dptr,a
      00007F E9               [12]  235 	mov	a,r1
      000080 A3               [24]  236 	inc	dptr
      000081 F0               [24]  237 	movx	@dptr,a
      000082 EA               [12]  238 	mov	a,r2
      000083 A3               [24]  239 	inc	dptr
      000084 F0               [24]  240 	movx	@dptr,a
      000085 EB               [12]  241 	mov	a,r3
      000086 A3               [24]  242 	inc	dptr
      000087 F0               [24]  243 	movx	@dptr,a
                                    244 ;	_divulong.c:343: if (c)
      000088 90r00r0C         [24]  245 	mov	dptr,#__divulong_c_1_2
      00008B E0               [24]  246 	movx	a,@dptr
      00008C 60 1E            [24]  247 	jz	00102$
                                    248 ;	_divulong.c:344: reste |= 1L;
      00008E 90r00r08         [24]  249 	mov	dptr,#__divulong_reste_1_2
      000091 E0               [24]  250 	movx	a,@dptr
      000092 F8               [12]  251 	mov	r0,a
      000093 A3               [24]  252 	inc	dptr
      000094 E0               [24]  253 	movx	a,@dptr
      000095 F9               [12]  254 	mov	r1,a
      000096 A3               [24]  255 	inc	dptr
      000097 E0               [24]  256 	movx	a,@dptr
      000098 FA               [12]  257 	mov	r2,a
      000099 A3               [24]  258 	inc	dptr
      00009A E0               [24]  259 	movx	a,@dptr
      00009B FB               [12]  260 	mov	r3,a
      00009C 90r00r08         [24]  261 	mov	dptr,#__divulong_reste_1_2
      00009F 74 01            [12]  262 	mov	a,#0x01
      0000A1 48               [12]  263 	orl	a,r0
      0000A2 F0               [24]  264 	movx	@dptr,a
      0000A3 E9               [12]  265 	mov	a,r1
      0000A4 A3               [24]  266 	inc	dptr
      0000A5 F0               [24]  267 	movx	@dptr,a
      0000A6 EA               [12]  268 	mov	a,r2
      0000A7 A3               [24]  269 	inc	dptr
      0000A8 F0               [24]  270 	movx	@dptr,a
      0000A9 EB               [12]  271 	mov	a,r3
      0000AA A3               [24]  272 	inc	dptr
      0000AB F0               [24]  273 	movx	@dptr,a
      0000AC                        274 00102$:
                                    275 ;	_divulong.c:346: if (reste >= y)
      0000AC 90r00r08         [24]  276 	mov	dptr,#__divulong_reste_1_2
      0000AF E0               [24]  277 	movx	a,@dptr
      0000B0 F8               [12]  278 	mov	r0,a
      0000B1 A3               [24]  279 	inc	dptr
      0000B2 E0               [24]  280 	movx	a,@dptr
      0000B3 F9               [12]  281 	mov	r1,a
      0000B4 A3               [24]  282 	inc	dptr
      0000B5 E0               [24]  283 	movx	a,@dptr
      0000B6 FA               [12]  284 	mov	r2,a
      0000B7 A3               [24]  285 	inc	dptr
      0000B8 E0               [24]  286 	movx	a,@dptr
      0000B9 FB               [12]  287 	mov	r3,a
      0000BA C3               [12]  288 	clr	c
      0000BB E8               [12]  289 	mov	a,r0
      0000BC 9C               [12]  290 	subb	a,r4
      0000BD E9               [12]  291 	mov	a,r1
      0000BE 9D               [12]  292 	subb	a,r5
      0000BF EA               [12]  293 	mov	a,r2
      0000C0 9E               [12]  294 	subb	a,r6
      0000C1 EB               [12]  295 	mov	a,r3
      0000C2 9F               [12]  296 	subb	a,r7
      0000C3 40 31            [24]  297 	jc	00106$
                                    298 ;	_divulong.c:348: reste -= y;
      0000C5 90r00r08         [24]  299 	mov	dptr,#__divulong_reste_1_2
      0000C8 E8               [12]  300 	mov	a,r0
      0000C9 C3               [12]  301 	clr	c
      0000CA 9C               [12]  302 	subb	a,r4
      0000CB F0               [24]  303 	movx	@dptr,a
      0000CC E9               [12]  304 	mov	a,r1
      0000CD 9D               [12]  305 	subb	a,r5
      0000CE A3               [24]  306 	inc	dptr
      0000CF F0               [24]  307 	movx	@dptr,a
      0000D0 EA               [12]  308 	mov	a,r2
      0000D1 9E               [12]  309 	subb	a,r6
      0000D2 A3               [24]  310 	inc	dptr
      0000D3 F0               [24]  311 	movx	@dptr,a
      0000D4 EB               [12]  312 	mov	a,r3
      0000D5 9F               [12]  313 	subb	a,r7
      0000D6 A3               [24]  314 	inc	dptr
      0000D7 F0               [24]  315 	movx	@dptr,a
                                    316 ;	_divulong.c:350: x |= 1L;
      0000D8 90r00r04         [24]  317 	mov	dptr,#__divulong_x_1_1
      0000DB E0               [24]  318 	movx	a,@dptr
      0000DC F8               [12]  319 	mov	r0,a
      0000DD A3               [24]  320 	inc	dptr
      0000DE E0               [24]  321 	movx	a,@dptr
      0000DF F9               [12]  322 	mov	r1,a
      0000E0 A3               [24]  323 	inc	dptr
      0000E1 E0               [24]  324 	movx	a,@dptr
      0000E2 FA               [12]  325 	mov	r2,a
      0000E3 A3               [24]  326 	inc	dptr
      0000E4 E0               [24]  327 	movx	a,@dptr
      0000E5 FB               [12]  328 	mov	r3,a
      0000E6 90r00r04         [24]  329 	mov	dptr,#__divulong_x_1_1
      0000E9 74 01            [12]  330 	mov	a,#0x01
      0000EB 48               [12]  331 	orl	a,r0
      0000EC F0               [24]  332 	movx	@dptr,a
      0000ED E9               [12]  333 	mov	a,r1
      0000EE A3               [24]  334 	inc	dptr
      0000EF F0               [24]  335 	movx	@dptr,a
      0000F0 EA               [12]  336 	mov	a,r2
      0000F1 A3               [24]  337 	inc	dptr
      0000F2 F0               [24]  338 	movx	@dptr,a
      0000F3 EB               [12]  339 	mov	a,r3
      0000F4 A3               [24]  340 	inc	dptr
      0000F5 F0               [24]  341 	movx	@dptr,a
      0000F6                        342 00106$:
                                    343 ;	_divulong.c:353: while (--count);
      0000F6 D5*00 02         [24]  344 	djnz	__divulong_sloc0_1_0,00125$
      0000F9 80 03            [24]  345 	sjmp	00126$
      0000FB                        346 00125$:
      0000FB 02r00r31         [24]  347 	ljmp	00105$
      0000FE                        348 00126$:
                                    349 ;	_divulong.c:354: return x;
      0000FE 90r00r04         [24]  350 	mov	dptr,#__divulong_x_1_1
      000101 E0               [24]  351 	movx	a,@dptr
      000102 FC               [12]  352 	mov	r4,a
      000103 A3               [24]  353 	inc	dptr
      000104 E0               [24]  354 	movx	a,@dptr
      000105 FD               [12]  355 	mov	r5,a
      000106 A3               [24]  356 	inc	dptr
      000107 E0               [24]  357 	movx	a,@dptr
      000108 FE               [12]  358 	mov	r6,a
      000109 A3               [24]  359 	inc	dptr
      00010A E0               [24]  360 	movx	a,@dptr
      00010B 8C 82            [24]  361 	mov	dpl,r4
      00010D 8D 83            [24]  362 	mov	dph,r5
      00010F 8E F0            [24]  363 	mov	b,r6
      000111 22               [24]  364 	ret
                                    365 	.area CSEG    (CODE)
                                    366 	.area CONST   (CODE)
                                    367 	.area XINIT   (CODE)
                                    368 	.area CABS    (ABS,CODE)
