/**********************************************************************************************
*																						      *
* Copyright (c) 2008 - 2012 Analog Devices, Inc.  All Rights Reserved.                        *
* This software is proprietary and confidential to Analog Devices, Inc. and its licensors.    *
*                                                                                             *
***********************************************************************************************/
/*******************************************************************************
*                                                                              *

* This software is intended for use with the ADV7842 part only.                *
*                                                                              *
*******************************************************************************/

/*******************************************************************************
*                                                                              *
* FILE AUTOMATICALLY GENERATED.                                                *
* DATE: 18 Nov 2009 15:43:7                                                    *
*                                                                              *
*******************************************************************************/


#ifndef ADV7842_AFE_DPLL_MAP_DEF_H
#define ADV7842_AFE_DPLL_MAP_DEF_H

#define VRX_FIELD_PDN_ADC3_DEF                              0x1
#define VRX_FIELD_PDN_ADC3_BIT_SIZE                         1

#define VRX_FIELD_PDN_ADC2_DEF                              0x1
#define VRX_FIELD_PDN_ADC2_BIT_SIZE                         1

#define VRX_FIELD_PDN_ADC1_DEF                              0x1
#define VRX_FIELD_PDN_ADC1_BIT_SIZE                         1

#define VRX_FIELD_PDN_ADC0_DEF                              0x1
#define VRX_FIELD_PDN_ADC0_BIT_SIZE                         1

#define VRX_REG_AFE_DPLL_02H_DEF                            0x00
#define VRX_FIELD_ADC_SWITCH_MAN_DEF                        0x0
#define VRX_FIELD_ADC_SWITCH_MAN_BIT_SIZE                   1

#define VRX_FIELD_EMB_SYNC_SEL_MAN_EN_DEF                   0x0
#define VRX_FIELD_EMB_SYNC_SEL_MAN_EN_BIT_SIZE              1

#define VRX_FIELD_AIN_SEL_DEF                               0x0
#define VRX_FIELD_AIN_SEL_BIT_SIZE                          4

#define VRX_REG_AFE_DPLL_03H_DEF                            0x00
#define VRX_FIELD_ADC0_SW_MAN_DEF                           0x0
#define VRX_FIELD_ADC0_SW_MAN_BIT_SIZE                      4

#define VRX_FIELD_ADC1_SW_MAN_DEF                           0x0
#define VRX_FIELD_ADC1_SW_MAN_BIT_SIZE                      4

#define VRX_REG_AFE_DPLL_04H_DEF                            0x00
#define VRX_FIELD_ADC2_SW_MAN_DEF                           0x0
#define VRX_FIELD_ADC2_SW_MAN_BIT_SIZE                      4

#define VRX_FIELD_ADC3_SW_MAN_DEF                           0x0
#define VRX_FIELD_ADC3_SW_MAN_BIT_SIZE                      4

#define VRX_REG_AFE_DPLL_05H_DEF                            0x00
#define VRX_FIELD_AA_FILTER_EN3_DEF                         0x0
#define VRX_FIELD_AA_FILTER_EN3_BIT_SIZE                    1

#define VRX_FIELD_AA_FILTER_EN2_DEF                         0x0
#define VRX_FIELD_AA_FILTER_EN2_BIT_SIZE                    1

#define VRX_FIELD_AA_FILTER_EN1_DEF                         0x0
#define VRX_FIELD_AA_FILTER_EN1_BIT_SIZE                    1

#define VRX_FIELD_AA_FILTER_EN0_DEF                         0x0
#define VRX_FIELD_AA_FILTER_EN0_BIT_SIZE                    1

#define VRX_REG_AFE_DPLL_06H_DEF                            0x00
#define VRX_REG_AFE_DPLL_07H_DEF                            0x00
#define VRX_FIELD_AA_FILT_HIGH_BW_DEF                       0x0
#define VRX_FIELD_AA_FILT_HIGH_BW_BIT_SIZE                  2

#define VRX_FIELD_AA_FILT_PROG_BW_DEF                       0x0
#define VRX_FIELD_AA_FILT_PROG_BW_BIT_SIZE                  2

#define VRX_REG_AFE_DPLL_14H_DEF                            0x00
#define VRX_FIELD_FB_SELECT_DEF                             0x0
#define VRX_FIELD_FB_SELECT_BIT_SIZE                        4

#define VRX_REG_AFE_DPLL_15H_DEF                            0x0A
#define VRX_FIELD_EMB_SYNC_1_SEL_MAN_DEF                    0x0
#define VRX_FIELD_EMB_SYNC_1_SEL_MAN_BIT_SIZE               2

#define VRX_FIELD_EMB_SYNC_2_SEL_MAN_DEF                    0x0
#define VRX_FIELD_EMB_SYNC_2_SEL_MAN_BIT_SIZE               2

#define VRX_FIELD_SYNC1_FILTER_SEL_DEF                      0x2
#define VRX_FIELD_SYNC1_FILTER_SEL_BIT_SIZE                 2

#define VRX_FIELD_SYNC2_FILTER_SEL_DEF                      0x2
#define VRX_FIELD_SYNC2_FILTER_SEL_BIT_SIZE                 2

#define VRX_REG_AFE_DPLL_16H_DEF                            0x98
#define VRX_FIELD_SLICE_LEVEL_DEF                           0x18
#define VRX_FIELD_SLICE_LEVEL_BIT_SIZE                      5

#define VRX_REG_AFE_DPLL_17H_DEF                            0x00
#define VRX_FIELD_TRI1_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI1_INT_MASKB_BIT_SIZE                   2

#define VRX_FIELD_TRI2_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI2_INT_MASKB_BIT_SIZE                   2

#define VRX_FIELD_TRI3_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI3_INT_MASKB_BIT_SIZE                   2

#define VRX_FIELD_TRI4_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI4_INT_MASKB_BIT_SIZE                   2

#define VRX_REG_AFE_DPLL_18H_DEF                            0x00
#define VRX_FIELD_TRI5_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI5_INT_MASKB_BIT_SIZE                   2

#define VRX_FIELD_TRI6_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI6_INT_MASKB_BIT_SIZE                   2

#define VRX_FIELD_TRI7_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI7_INT_MASKB_BIT_SIZE                   2

#define VRX_FIELD_TRI8_INT_MASKB_DEF                        0x0
#define VRX_FIELD_TRI8_INT_MASKB_BIT_SIZE                   2

#define VRX_REG_AFE_DPLL_19H_DEF                            0x00
#define VRX_FIELD_TRI1_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI1_INT_CLEAR_BIT_SIZE                   2

#define VRX_FIELD_TRI2_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI2_INT_CLEAR_BIT_SIZE                   2

#define VRX_FIELD_TRI3_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI3_INT_CLEAR_BIT_SIZE                   2

#define VRX_FIELD_TRI4_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI4_INT_CLEAR_BIT_SIZE                   2

#define VRX_REG_AFE_DPLL_1AH_DEF                            0x00
#define VRX_FIELD_TRI5_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI5_INT_CLEAR_BIT_SIZE                   2

#define VRX_FIELD_TRI6_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI6_INT_CLEAR_BIT_SIZE                   2

#define VRX_FIELD_TRI7_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI7_INT_CLEAR_BIT_SIZE                   2

#define VRX_FIELD_TRI8_INT_CLEAR_DEF                        0x0
#define VRX_FIELD_TRI8_INT_CLEAR_BIT_SIZE                   2

#define VRX_REG_AFE_DPLL_1BH_DEF                            0x00
#define VRX_FIELD_TRI1_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI1_INT_STATUS_BIT_SIZE                  2

#define VRX_FIELD_TRI2_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI2_INT_STATUS_BIT_SIZE                  2

#define VRX_FIELD_TRI3_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI3_INT_STATUS_BIT_SIZE                  2

#define VRX_FIELD_TRI4_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI4_INT_STATUS_BIT_SIZE                  2

#define VRX_REG_AFE_DPLL_1CH_DEF                            0x00
#define VRX_FIELD_TRI5_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI5_INT_STATUS_BIT_SIZE                  2

#define VRX_FIELD_TRI6_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI6_INT_STATUS_BIT_SIZE                  2

#define VRX_FIELD_TRI7_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI7_INT_STATUS_BIT_SIZE                  2

#define VRX_FIELD_TRI8_INT_STATUS_DEF                       0x0
#define VRX_FIELD_TRI8_INT_STATUS_BIT_SIZE                  2

#define VRX_REG_AFE_DPLL_1DH_DEF                            0x6D
#define VRX_FIELD_TRI1_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI1_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI1_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI1_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI1_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI1_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI1_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI1_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_1EH_DEF                            0x6D
#define VRX_FIELD_TRI2_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI2_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI2_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI2_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI2_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI2_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI2_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI2_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_1FH_DEF                            0x6D
#define VRX_FIELD_TRI3_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI3_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI3_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI3_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI3_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI3_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI3_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI3_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_20H_DEF                            0x6D
#define VRX_FIELD_TRI4_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI4_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI4_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI4_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI4_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI4_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI4_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI4_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_21H_DEF                            0x6D
#define VRX_FIELD_TRI5_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI5_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI5_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI5_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI5_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI5_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI5_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI5_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_22H_DEF                            0x6D
#define VRX_FIELD_TRI6_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI6_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI6_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI6_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI6_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI6_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI6_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI6_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_23H_DEF                            0x6D
#define VRX_FIELD_TRI7_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI7_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI7_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI7_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI7_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI7_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI7_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI7_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_24H_DEF                            0x6D
#define VRX_FIELD_TRI8_SLICER_PWRDN_DEF                     0x1
#define VRX_FIELD_TRI8_SLICER_PWRDN_BIT_SIZE                1

#define VRX_FIELD_TRI8_BILEVEL_SLICE_EN_DEF                 0x1
#define VRX_FIELD_TRI8_BILEVEL_SLICE_EN_BIT_SIZE            1

#define VRX_FIELD_TRI8_UPPER_SLICE_LEVEL_DEF                0x3
#define VRX_FIELD_TRI8_UPPER_SLICE_LEVEL_BIT_SIZE           3

#define VRX_FIELD_TRI8_LOWER_SLICE_LEVEL_DEF                0x1
#define VRX_FIELD_TRI8_LOWER_SLICE_LEVEL_BIT_SIZE           2

#define VRX_REG_AFE_DPLL_27H_DEF                            0x00
#define VRX_FIELD_TRI1_READBACK_DEF                         0x0
#define VRX_FIELD_TRI1_READBACK_BIT_SIZE                    2

#define VRX_FIELD_TRI2_READBACK_DEF                         0x0
#define VRX_FIELD_TRI2_READBACK_BIT_SIZE                    2

#define VRX_FIELD_TRI3_READBACK_DEF                         0x0
#define VRX_FIELD_TRI3_READBACK_BIT_SIZE                    2

#define VRX_FIELD_TRI4_READBACK_DEF                         0x0
#define VRX_FIELD_TRI4_READBACK_BIT_SIZE                    2

#define VRX_REG_AFE_DPLL_28H_DEF                            0x00
#define VRX_FIELD_TRI5_READBACK_DEF                         0x0
#define VRX_FIELD_TRI5_READBACK_BIT_SIZE                    2

#define VRX_FIELD_TRI6_READBACK_DEF                         0x0
#define VRX_FIELD_TRI6_READBACK_BIT_SIZE                    2

#define VRX_FIELD_TRI7_READBACK_DEF                         0x0
#define VRX_FIELD_TRI7_READBACK_BIT_SIZE                    2

#define VRX_FIELD_TRI8_READBACK_DEF                         0x0
#define VRX_FIELD_TRI8_READBACK_BIT_SIZE                    2

#define VRX_REG_AFE_DPLL_B5H_DEF                            0x01
#define VRX_FIELD_MCLK_FS_N_DEF                             0x1
#define VRX_FIELD_MCLK_FS_N_BIT_SIZE                        3

#define VRX_REG_AFE_DPLL_C8H_DEF                            0x00
#define VRX_FIELD_DLL_PHASE_DEF                             0x0
#define VRX_FIELD_DLL_PHASE_BIT_SIZE                        6

#define VRX_REG_AFE_DPLL_C9H_DEF                            0x00
#define VRX_FIELD_FB_PHASE_ADJUST_DEF                       0x0
#define VRX_FIELD_FB_PHASE_ADJUST_BIT_SIZE                  4

#endif
