5 18 1fd81 3 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (disable2.1.vcd) 2 -o (disable2.1.cdd) 2 -v (disable2.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 disable2.1.v 1 27 1 
2 1 3 3 3 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 disable2.1.v 3 5 1 
2 2 4 4 4 10003 1 3b 5002 0 0 1 18 0 1 0 0 0 0 foo
4 2 11 0 0 2
3 1 main.u$1 "main.u$1" 0 disable2.1.v 7 14 1 
3 3 main.foo "main.foo" 0 disable2.1.v 16 25 1 
2 3 18 18 18 20006 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
1 a 1 17 1070006 1 0 0 0 1 17 0 1 0 0 0 0
4 3 11 0 0 3
3 1 main.foo.u$2 "main.foo.u$2" 0 disable2.1.v 18 24 1 
2 4 19 19 19 8000b 1 0 21008 0 0 1 16 1 0
2 5 19 19 19 40004 0 1 1410 0 0 1 1 a
2 6 19 19 19 4000b 1 37 1a 4 5
2 7 20 20 20 80008 1 1 1008 0 0 1 1 a
2 8 20 20 20 4000a 1 39 a 7 0
2 9 23 23 23 a000d 0 0 21010 0 0 1 16 0 0
2 10 23 23 23 60006 0 1 1410 0 0 1 1 a
2 11 23 23 23 6000d 0 37 32 9 10
2 12 21 21 21 60010 1 40 5002 0 0 1 18 0 1 0 0 0 0 foo
4 6 11 8 8 6
4 8 0 12 11 6
4 12 0 0 0 6
4 11 0 0 0 6
