
IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (16 10)  (238 539)  (238 539)  IOB_1 IO Functioning bit
 (17 13)  (239 541)  (239 541)  IOB_1 IO Functioning bit
 (16 14)  (238 543)  (238 543)  IOB_1 IO Functioning bit


IO_Tile_0_30

 (1 2)  (16 482)  (16 482)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_8
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



IO_Tile_0_28

 (14 1)  (3 449)  (3 449)  routing T_0_28.span4_vert_t_12 <X> T_0_28.span4_vert_b_0


IO_Tile_0_25



LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (14 1)  (3 385)  (3 385)  routing T_0_24.span4_vert_t_12 <X> T_0_24.span4_vert_b_0


LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



IO_Tile_0_20

 (14 1)  (3 321)  (3 321)  routing T_0_20.span4_vert_t_12 <X> T_0_20.span4_vert_b_0


IO_Tile_0_17

 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (5 13)  (12 285)  (12 285)  routing T_0_17.span4_vert_b_12 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8

 (36 0)  (54 128)  (54 128)  LC_0 Logic Functioning bit
 (38 0)  (56 128)  (56 128)  LC_0 Logic Functioning bit
 (41 0)  (59 128)  (59 128)  LC_0 Logic Functioning bit
 (43 0)  (61 128)  (61 128)  LC_0 Logic Functioning bit
 (45 0)  (63 128)  (63 128)  LC_0 Logic Functioning bit
 (26 1)  (44 129)  (44 129)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_0/in_0
 (27 1)  (45 129)  (45 129)  routing T_1_8.lc_trk_g1_3 <X> T_1_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 129)  (47 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (37 1)  (55 129)  (55 129)  LC_0 Logic Functioning bit
 (39 1)  (57 129)  (57 129)  LC_0 Logic Functioning bit
 (40 1)  (58 129)  (58 129)  LC_0 Logic Functioning bit
 (42 1)  (60 129)  (60 129)  LC_0 Logic Functioning bit
 (0 2)  (18 130)  (18 130)  routing T_1_8.glb_netwk_3 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (2 2)  (20 130)  (20 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 131)  (18 131)  routing T_1_8.glb_netwk_3 <X> T_1_8.wire_logic_cluster/lc_7/clk
 (14 4)  (32 132)  (32 132)  routing T_1_8.wire_logic_cluster/lc_0/out <X> T_1_8.lc_trk_g1_0
 (22 4)  (40 132)  (40 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (32 4)  (50 132)  (50 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 132)  (52 132)  routing T_1_8.lc_trk_g1_0 <X> T_1_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 132)  (54 132)  LC_2 Logic Functioning bit
 (37 4)  (55 132)  (55 132)  LC_2 Logic Functioning bit
 (38 4)  (56 132)  (56 132)  LC_2 Logic Functioning bit
 (39 4)  (57 132)  (57 132)  LC_2 Logic Functioning bit
 (45 4)  (63 132)  (63 132)  LC_2 Logic Functioning bit
 (51 4)  (69 132)  (69 132)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (35 133)  (35 133)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (36 5)  (54 133)  (54 133)  LC_2 Logic Functioning bit
 (37 5)  (55 133)  (55 133)  LC_2 Logic Functioning bit
 (38 5)  (56 133)  (56 133)  LC_2 Logic Functioning bit
 (39 5)  (57 133)  (57 133)  LC_2 Logic Functioning bit
 (7 10)  (25 138)  (25 138)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_2_8

 (14 0)  (86 128)  (86 128)  routing T_2_8.sp4_v_b_8 <X> T_2_8.lc_trk_g0_0
 (16 0)  (88 128)  (88 128)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g0_1
 (17 0)  (89 128)  (89 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (90 128)  (90 128)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g0_1
 (21 0)  (93 128)  (93 128)  routing T_2_8.sp4_v_b_11 <X> T_2_8.lc_trk_g0_3
 (22 0)  (94 128)  (94 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (95 128)  (95 128)  routing T_2_8.sp4_v_b_11 <X> T_2_8.lc_trk_g0_3
 (29 0)  (101 128)  (101 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 128)  (102 128)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_0/in_1
 (32 0)  (104 128)  (104 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (106 128)  (106 128)  routing T_2_8.lc_trk_g1_2 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (35 0)  (107 128)  (107 128)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.input_2_0
 (36 0)  (108 128)  (108 128)  LC_0 Logic Functioning bit
 (38 0)  (110 128)  (110 128)  LC_0 Logic Functioning bit
 (43 0)  (115 128)  (115 128)  LC_0 Logic Functioning bit
 (45 0)  (117 128)  (117 128)  LC_0 Logic Functioning bit
 (14 1)  (86 129)  (86 129)  routing T_2_8.sp4_v_b_8 <X> T_2_8.lc_trk_g0_0
 (16 1)  (88 129)  (88 129)  routing T_2_8.sp4_v_b_8 <X> T_2_8.lc_trk_g0_0
 (17 1)  (89 129)  (89 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (18 1)  (90 129)  (90 129)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g0_1
 (21 1)  (93 129)  (93 129)  routing T_2_8.sp4_v_b_11 <X> T_2_8.lc_trk_g0_3
 (22 1)  (94 129)  (94 129)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (95 129)  (95 129)  routing T_2_8.sp12_h_r_10 <X> T_2_8.lc_trk_g0_2
 (27 1)  (99 129)  (99 129)  routing T_2_8.lc_trk_g1_1 <X> T_2_8.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 129)  (101 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 129)  (103 129)  routing T_2_8.lc_trk_g1_2 <X> T_2_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 129)  (104 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (105 129)  (105 129)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.input_2_0
 (34 1)  (106 129)  (106 129)  routing T_2_8.lc_trk_g3_5 <X> T_2_8.input_2_0
 (36 1)  (108 129)  (108 129)  LC_0 Logic Functioning bit
 (37 1)  (109 129)  (109 129)  LC_0 Logic Functioning bit
 (39 1)  (111 129)  (111 129)  LC_0 Logic Functioning bit
 (43 1)  (115 129)  (115 129)  LC_0 Logic Functioning bit
 (48 1)  (120 129)  (120 129)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (123 129)  (123 129)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 130)  (72 130)  routing T_2_8.glb_netwk_3 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (2 2)  (74 130)  (74 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (16 2)  (88 130)  (88 130)  routing T_2_8.sp4_v_b_5 <X> T_2_8.lc_trk_g0_5
 (17 2)  (89 130)  (89 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (90 130)  (90 130)  routing T_2_8.sp4_v_b_5 <X> T_2_8.lc_trk_g0_5
 (22 2)  (94 130)  (94 130)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 130)  (95 130)  routing T_2_8.sp4_v_b_23 <X> T_2_8.lc_trk_g0_7
 (24 2)  (96 130)  (96 130)  routing T_2_8.sp4_v_b_23 <X> T_2_8.lc_trk_g0_7
 (26 2)  (98 130)  (98 130)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 130)  (101 130)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 130)  (104 130)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 130)  (106 130)  routing T_2_8.lc_trk_g1_1 <X> T_2_8.wire_logic_cluster/lc_1/in_3
 (35 2)  (107 130)  (107 130)  routing T_2_8.lc_trk_g1_4 <X> T_2_8.input_2_1
 (36 2)  (108 130)  (108 130)  LC_1 Logic Functioning bit
 (38 2)  (110 130)  (110 130)  LC_1 Logic Functioning bit
 (43 2)  (115 130)  (115 130)  LC_1 Logic Functioning bit
 (45 2)  (117 130)  (117 130)  LC_1 Logic Functioning bit
 (46 2)  (118 130)  (118 130)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (72 131)  (72 131)  routing T_2_8.glb_netwk_3 <X> T_2_8.wire_logic_cluster/lc_7/clk
 (14 3)  (86 131)  (86 131)  routing T_2_8.sp4_h_r_4 <X> T_2_8.lc_trk_g0_4
 (15 3)  (87 131)  (87 131)  routing T_2_8.sp4_h_r_4 <X> T_2_8.lc_trk_g0_4
 (16 3)  (88 131)  (88 131)  routing T_2_8.sp4_h_r_4 <X> T_2_8.lc_trk_g0_4
 (17 3)  (89 131)  (89 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (94 131)  (94 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (95 131)  (95 131)  routing T_2_8.sp4_v_b_22 <X> T_2_8.lc_trk_g0_6
 (24 3)  (96 131)  (96 131)  routing T_2_8.sp4_v_b_22 <X> T_2_8.lc_trk_g0_6
 (29 3)  (101 131)  (101 131)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (104 131)  (104 131)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (106 131)  (106 131)  routing T_2_8.lc_trk_g1_4 <X> T_2_8.input_2_1
 (36 3)  (108 131)  (108 131)  LC_1 Logic Functioning bit
 (37 3)  (109 131)  (109 131)  LC_1 Logic Functioning bit
 (38 3)  (110 131)  (110 131)  LC_1 Logic Functioning bit
 (42 3)  (114 131)  (114 131)  LC_1 Logic Functioning bit
 (47 3)  (119 131)  (119 131)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (53 3)  (125 131)  (125 131)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (0 4)  (72 132)  (72 132)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_7/cen
 (1 4)  (73 132)  (73 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (88 132)  (88 132)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g1_1
 (17 4)  (89 132)  (89 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (90 132)  (90 132)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g1_1
 (29 4)  (101 132)  (101 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 132)  (102 132)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 132)  (103 132)  routing T_2_8.lc_trk_g2_5 <X> T_2_8.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 132)  (104 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 132)  (105 132)  routing T_2_8.lc_trk_g2_5 <X> T_2_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 132)  (108 132)  LC_2 Logic Functioning bit
 (38 4)  (110 132)  (110 132)  LC_2 Logic Functioning bit
 (43 4)  (115 132)  (115 132)  LC_2 Logic Functioning bit
 (45 4)  (117 132)  (117 132)  LC_2 Logic Functioning bit
 (52 4)  (124 132)  (124 132)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (72 133)  (72 133)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_7/cen
 (1 5)  (73 133)  (73 133)  routing T_2_8.lc_trk_g3_3 <X> T_2_8.wire_logic_cluster/lc_7/cen
 (18 5)  (90 133)  (90 133)  routing T_2_8.sp4_v_b_9 <X> T_2_8.lc_trk_g1_1
 (22 5)  (94 133)  (94 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (95 133)  (95 133)  routing T_2_8.sp4_v_b_18 <X> T_2_8.lc_trk_g1_2
 (24 5)  (96 133)  (96 133)  routing T_2_8.sp4_v_b_18 <X> T_2_8.lc_trk_g1_2
 (27 5)  (99 133)  (99 133)  routing T_2_8.lc_trk_g1_1 <X> T_2_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 133)  (101 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (104 133)  (104 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_0 input_2_2
 (33 5)  (105 133)  (105 133)  routing T_2_8.lc_trk_g2_0 <X> T_2_8.input_2_2
 (36 5)  (108 133)  (108 133)  LC_2 Logic Functioning bit
 (37 5)  (109 133)  (109 133)  LC_2 Logic Functioning bit
 (39 5)  (111 133)  (111 133)  LC_2 Logic Functioning bit
 (43 5)  (115 133)  (115 133)  LC_2 Logic Functioning bit
 (48 5)  (120 133)  (120 133)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (52 5)  (124 133)  (124 133)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (16 6)  (88 134)  (88 134)  routing T_2_8.sp4_v_b_13 <X> T_2_8.lc_trk_g1_5
 (17 6)  (89 134)  (89 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (90 134)  (90 134)  routing T_2_8.sp4_v_b_13 <X> T_2_8.lc_trk_g1_5
 (25 6)  (97 134)  (97 134)  routing T_2_8.sp4_v_t_3 <X> T_2_8.lc_trk_g1_6
 (26 6)  (98 134)  (98 134)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (99 134)  (99 134)  routing T_2_8.lc_trk_g1_1 <X> T_2_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 134)  (101 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 134)  (103 134)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 134)  (104 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 134)  (105 134)  routing T_2_8.lc_trk_g2_4 <X> T_2_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 134)  (108 134)  LC_3 Logic Functioning bit
 (38 6)  (110 134)  (110 134)  LC_3 Logic Functioning bit
 (43 6)  (115 134)  (115 134)  LC_3 Logic Functioning bit
 (45 6)  (117 134)  (117 134)  LC_3 Logic Functioning bit
 (46 6)  (118 134)  (118 134)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (125 134)  (125 134)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (14 7)  (86 135)  (86 135)  routing T_2_8.sp4_r_v_b_28 <X> T_2_8.lc_trk_g1_4
 (17 7)  (89 135)  (89 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (90 135)  (90 135)  routing T_2_8.sp4_v_b_13 <X> T_2_8.lc_trk_g1_5
 (22 7)  (94 135)  (94 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (95 135)  (95 135)  routing T_2_8.sp4_v_t_3 <X> T_2_8.lc_trk_g1_6
 (25 7)  (97 135)  (97 135)  routing T_2_8.sp4_v_t_3 <X> T_2_8.lc_trk_g1_6
 (29 7)  (101 135)  (101 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (104 135)  (104 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (107 135)  (107 135)  routing T_2_8.lc_trk_g0_3 <X> T_2_8.input_2_3
 (36 7)  (108 135)  (108 135)  LC_3 Logic Functioning bit
 (37 7)  (109 135)  (109 135)  LC_3 Logic Functioning bit
 (38 7)  (110 135)  (110 135)  LC_3 Logic Functioning bit
 (42 7)  (114 135)  (114 135)  LC_3 Logic Functioning bit
 (14 8)  (86 136)  (86 136)  routing T_2_8.sp4_h_l_21 <X> T_2_8.lc_trk_g2_0
 (29 8)  (101 136)  (101 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 136)  (102 136)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 136)  (103 136)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 136)  (104 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 136)  (106 136)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 136)  (108 136)  LC_4 Logic Functioning bit
 (38 8)  (110 136)  (110 136)  LC_4 Logic Functioning bit
 (43 8)  (115 136)  (115 136)  LC_4 Logic Functioning bit
 (45 8)  (117 136)  (117 136)  LC_4 Logic Functioning bit
 (5 9)  (77 137)  (77 137)  routing T_2_8.sp4_h_r_6 <X> T_2_8.sp4_v_b_6
 (15 9)  (87 137)  (87 137)  routing T_2_8.sp4_h_l_21 <X> T_2_8.lc_trk_g2_0
 (16 9)  (88 137)  (88 137)  routing T_2_8.sp4_h_l_21 <X> T_2_8.lc_trk_g2_0
 (17 9)  (89 137)  (89 137)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (94 137)  (94 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (27 9)  (99 137)  (99 137)  routing T_2_8.lc_trk_g1_1 <X> T_2_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 137)  (101 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 137)  (103 137)  routing T_2_8.lc_trk_g1_6 <X> T_2_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 137)  (104 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 137)  (105 137)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.input_2_4
 (34 9)  (106 137)  (106 137)  routing T_2_8.lc_trk_g3_1 <X> T_2_8.input_2_4
 (36 9)  (108 137)  (108 137)  LC_4 Logic Functioning bit
 (37 9)  (109 137)  (109 137)  LC_4 Logic Functioning bit
 (39 9)  (111 137)  (111 137)  LC_4 Logic Functioning bit
 (43 9)  (115 137)  (115 137)  LC_4 Logic Functioning bit
 (51 9)  (123 137)  (123 137)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (52 9)  (124 137)  (124 137)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (79 138)  (79 138)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (86 138)  (86 138)  routing T_2_8.bnl_op_4 <X> T_2_8.lc_trk_g2_4
 (17 10)  (89 138)  (89 138)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (90 138)  (90 138)  routing T_2_8.bnl_op_5 <X> T_2_8.lc_trk_g2_5
 (26 10)  (98 138)  (98 138)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (101 138)  (101 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 138)  (103 138)  routing T_2_8.lc_trk_g0_6 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 138)  (104 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 138)  (108 138)  LC_5 Logic Functioning bit
 (37 10)  (109 138)  (109 138)  LC_5 Logic Functioning bit
 (38 10)  (110 138)  (110 138)  LC_5 Logic Functioning bit
 (41 10)  (113 138)  (113 138)  LC_5 Logic Functioning bit
 (43 10)  (115 138)  (115 138)  LC_5 Logic Functioning bit
 (45 10)  (117 138)  (117 138)  LC_5 Logic Functioning bit
 (14 11)  (86 139)  (86 139)  routing T_2_8.bnl_op_4 <X> T_2_8.lc_trk_g2_4
 (17 11)  (89 139)  (89 139)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (90 139)  (90 139)  routing T_2_8.bnl_op_5 <X> T_2_8.lc_trk_g2_5
 (29 11)  (101 139)  (101 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 139)  (102 139)  routing T_2_8.lc_trk_g0_2 <X> T_2_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 139)  (103 139)  routing T_2_8.lc_trk_g0_6 <X> T_2_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 139)  (104 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (108 139)  (108 139)  LC_5 Logic Functioning bit
 (37 11)  (109 139)  (109 139)  LC_5 Logic Functioning bit
 (51 11)  (123 139)  (123 139)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (125 139)  (125 139)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (11 12)  (83 140)  (83 140)  routing T_2_8.sp4_h_r_6 <X> T_2_8.sp4_v_b_11
 (15 12)  (87 140)  (87 140)  routing T_2_8.sp4_v_t_28 <X> T_2_8.lc_trk_g3_1
 (16 12)  (88 140)  (88 140)  routing T_2_8.sp4_v_t_28 <X> T_2_8.lc_trk_g3_1
 (17 12)  (89 140)  (89 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (93 140)  (93 140)  routing T_2_8.sp4_h_r_43 <X> T_2_8.lc_trk_g3_3
 (22 12)  (94 140)  (94 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (95 140)  (95 140)  routing T_2_8.sp4_h_r_43 <X> T_2_8.lc_trk_g3_3
 (24 12)  (96 140)  (96 140)  routing T_2_8.sp4_h_r_43 <X> T_2_8.lc_trk_g3_3
 (29 12)  (101 140)  (101 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 140)  (102 140)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_6/in_1
 (31 12)  (103 140)  (103 140)  routing T_2_8.lc_trk_g0_7 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 140)  (104 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (107 140)  (107 140)  routing T_2_8.lc_trk_g0_4 <X> T_2_8.input_2_6
 (36 12)  (108 140)  (108 140)  LC_6 Logic Functioning bit
 (38 12)  (110 140)  (110 140)  LC_6 Logic Functioning bit
 (43 12)  (115 140)  (115 140)  LC_6 Logic Functioning bit
 (45 12)  (117 140)  (117 140)  LC_6 Logic Functioning bit
 (21 13)  (93 141)  (93 141)  routing T_2_8.sp4_h_r_43 <X> T_2_8.lc_trk_g3_3
 (27 13)  (99 141)  (99 141)  routing T_2_8.lc_trk_g1_1 <X> T_2_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 141)  (101 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (103 141)  (103 141)  routing T_2_8.lc_trk_g0_7 <X> T_2_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 141)  (104 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (108 141)  (108 141)  LC_6 Logic Functioning bit
 (37 13)  (109 141)  (109 141)  LC_6 Logic Functioning bit
 (39 13)  (111 141)  (111 141)  LC_6 Logic Functioning bit
 (43 13)  (115 141)  (115 141)  LC_6 Logic Functioning bit
 (48 13)  (120 141)  (120 141)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (15 14)  (87 142)  (87 142)  routing T_2_8.sp4_h_r_45 <X> T_2_8.lc_trk_g3_5
 (16 14)  (88 142)  (88 142)  routing T_2_8.sp4_h_r_45 <X> T_2_8.lc_trk_g3_5
 (17 14)  (89 142)  (89 142)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (90 142)  (90 142)  routing T_2_8.sp4_h_r_45 <X> T_2_8.lc_trk_g3_5
 (26 14)  (98 142)  (98 142)  routing T_2_8.lc_trk_g0_5 <X> T_2_8.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 142)  (100 142)  routing T_2_8.lc_trk_g2_2 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 142)  (101 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 142)  (103 142)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 142)  (104 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 142)  (106 142)  routing T_2_8.lc_trk_g1_5 <X> T_2_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 142)  (108 142)  LC_7 Logic Functioning bit
 (37 14)  (109 142)  (109 142)  LC_7 Logic Functioning bit
 (38 14)  (110 142)  (110 142)  LC_7 Logic Functioning bit
 (41 14)  (113 142)  (113 142)  LC_7 Logic Functioning bit
 (43 14)  (115 142)  (115 142)  LC_7 Logic Functioning bit
 (45 14)  (117 142)  (117 142)  LC_7 Logic Functioning bit
 (18 15)  (90 143)  (90 143)  routing T_2_8.sp4_h_r_45 <X> T_2_8.lc_trk_g3_5
 (29 15)  (101 143)  (101 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 143)  (102 143)  routing T_2_8.lc_trk_g2_2 <X> T_2_8.wire_logic_cluster/lc_7/in_1
 (32 15)  (104 143)  (104 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (108 143)  (108 143)  LC_7 Logic Functioning bit
 (37 15)  (109 143)  (109 143)  LC_7 Logic Functioning bit
 (51 15)  (123 143)  (123 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (124 143)  (124 143)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_3_8

 (8 0)  (134 128)  (134 128)  routing T_3_8.sp4_v_b_1 <X> T_3_8.sp4_h_r_1
 (9 0)  (135 128)  (135 128)  routing T_3_8.sp4_v_b_1 <X> T_3_8.sp4_h_r_1
 (14 0)  (140 128)  (140 128)  routing T_3_8.sp4_v_b_8 <X> T_3_8.lc_trk_g0_0
 (22 0)  (148 128)  (148 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (149 128)  (149 128)  routing T_3_8.sp4_v_b_19 <X> T_3_8.lc_trk_g0_3
 (24 0)  (150 128)  (150 128)  routing T_3_8.sp4_v_b_19 <X> T_3_8.lc_trk_g0_3
 (14 1)  (140 129)  (140 129)  routing T_3_8.sp4_v_b_8 <X> T_3_8.lc_trk_g0_0
 (16 1)  (142 129)  (142 129)  routing T_3_8.sp4_v_b_8 <X> T_3_8.lc_trk_g0_0
 (17 1)  (143 129)  (143 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (0 2)  (126 130)  (126 130)  routing T_3_8.glb_netwk_3 <X> T_3_8.wire_logic_cluster/lc_7/clk
 (2 2)  (128 130)  (128 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 130)  (143 130)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (144 130)  (144 130)  routing T_3_8.bnr_op_5 <X> T_3_8.lc_trk_g0_5
 (0 3)  (126 131)  (126 131)  routing T_3_8.glb_netwk_3 <X> T_3_8.wire_logic_cluster/lc_7/clk
 (15 3)  (141 131)  (141 131)  routing T_3_8.bot_op_4 <X> T_3_8.lc_trk_g0_4
 (17 3)  (143 131)  (143 131)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (144 131)  (144 131)  routing T_3_8.bnr_op_5 <X> T_3_8.lc_trk_g0_5
 (0 4)  (126 132)  (126 132)  routing T_3_8.lc_trk_g2_2 <X> T_3_8.wire_logic_cluster/lc_7/cen
 (1 4)  (127 132)  (127 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (127 133)  (127 133)  routing T_3_8.lc_trk_g2_2 <X> T_3_8.wire_logic_cluster/lc_7/cen
 (14 6)  (140 134)  (140 134)  routing T_3_8.sp4_v_b_4 <X> T_3_8.lc_trk_g1_4
 (15 6)  (141 134)  (141 134)  routing T_3_8.sp4_h_r_5 <X> T_3_8.lc_trk_g1_5
 (16 6)  (142 134)  (142 134)  routing T_3_8.sp4_h_r_5 <X> T_3_8.lc_trk_g1_5
 (17 6)  (143 134)  (143 134)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (16 7)  (142 135)  (142 135)  routing T_3_8.sp4_v_b_4 <X> T_3_8.lc_trk_g1_4
 (17 7)  (143 135)  (143 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (18 7)  (144 135)  (144 135)  routing T_3_8.sp4_h_r_5 <X> T_3_8.lc_trk_g1_5
 (22 9)  (148 137)  (148 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (149 137)  (149 137)  routing T_3_8.sp4_v_b_42 <X> T_3_8.lc_trk_g2_2
 (24 9)  (150 137)  (150 137)  routing T_3_8.sp4_v_b_42 <X> T_3_8.lc_trk_g2_2
 (5 10)  (131 138)  (131 138)  routing T_3_8.sp4_v_b_6 <X> T_3_8.sp4_h_l_43
 (7 10)  (133 138)  (133 138)  Column buffer control bit: LH_colbuf_cntl_3

 (12 10)  (138 138)  (138 138)  routing T_3_8.sp4_h_r_5 <X> T_3_8.sp4_h_l_45
 (16 10)  (142 138)  (142 138)  routing T_3_8.sp12_v_t_10 <X> T_3_8.lc_trk_g2_5
 (17 10)  (143 138)  (143 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5
 (25 10)  (151 138)  (151 138)  routing T_3_8.wire_logic_cluster/lc_6/out <X> T_3_8.lc_trk_g2_6
 (13 11)  (139 139)  (139 139)  routing T_3_8.sp4_h_r_5 <X> T_3_8.sp4_h_l_45
 (22 11)  (148 139)  (148 139)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 12)  (153 140)  (153 140)  routing T_3_8.lc_trk_g1_4 <X> T_3_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 140)  (155 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 140)  (156 140)  routing T_3_8.lc_trk_g1_4 <X> T_3_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 140)  (158 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (161 140)  (161 140)  routing T_3_8.lc_trk_g1_5 <X> T_3_8.input_2_6
 (36 12)  (162 140)  (162 140)  LC_6 Logic Functioning bit
 (38 12)  (164 140)  (164 140)  LC_6 Logic Functioning bit
 (43 12)  (169 140)  (169 140)  LC_6 Logic Functioning bit
 (45 12)  (171 140)  (171 140)  LC_6 Logic Functioning bit
 (29 13)  (155 141)  (155 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (157 141)  (157 141)  routing T_3_8.lc_trk_g0_3 <X> T_3_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (158 141)  (158 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (160 141)  (160 141)  routing T_3_8.lc_trk_g1_5 <X> T_3_8.input_2_6
 (36 13)  (162 141)  (162 141)  LC_6 Logic Functioning bit
 (37 13)  (163 141)  (163 141)  LC_6 Logic Functioning bit
 (39 13)  (165 141)  (165 141)  LC_6 Logic Functioning bit
 (43 13)  (169 141)  (169 141)  LC_6 Logic Functioning bit
 (26 14)  (152 142)  (152 142)  routing T_3_8.lc_trk_g0_5 <X> T_3_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (155 142)  (155 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (156 142)  (156 142)  routing T_3_8.lc_trk_g0_4 <X> T_3_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (157 142)  (157 142)  routing T_3_8.lc_trk_g2_6 <X> T_3_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 142)  (158 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 142)  (159 142)  routing T_3_8.lc_trk_g2_6 <X> T_3_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (161 142)  (161 142)  routing T_3_8.lc_trk_g2_5 <X> T_3_8.input_2_7
 (42 14)  (168 142)  (168 142)  LC_7 Logic Functioning bit
 (29 15)  (155 143)  (155 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 143)  (157 143)  routing T_3_8.lc_trk_g2_6 <X> T_3_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (158 143)  (158 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (159 143)  (159 143)  routing T_3_8.lc_trk_g2_5 <X> T_3_8.input_2_7


LogicTile_4_8

 (14 0)  (194 128)  (194 128)  routing T_4_8.bnr_op_0 <X> T_4_8.lc_trk_g0_0
 (16 0)  (196 128)  (196 128)  routing T_4_8.sp4_v_b_9 <X> T_4_8.lc_trk_g0_1
 (17 0)  (197 128)  (197 128)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (198 128)  (198 128)  routing T_4_8.sp4_v_b_9 <X> T_4_8.lc_trk_g0_1
 (27 0)  (207 128)  (207 128)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 128)  (208 128)  routing T_4_8.lc_trk_g3_0 <X> T_4_8.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 128)  (209 128)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 128)  (211 128)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 128)  (212 128)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (37 0)  (217 128)  (217 128)  LC_0 Logic Functioning bit
 (39 0)  (219 128)  (219 128)  LC_0 Logic Functioning bit
 (41 0)  (221 128)  (221 128)  LC_0 Logic Functioning bit
 (53 0)  (233 128)  (233 128)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (14 1)  (194 129)  (194 129)  routing T_4_8.bnr_op_0 <X> T_4_8.lc_trk_g0_0
 (17 1)  (197 129)  (197 129)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (18 1)  (198 129)  (198 129)  routing T_4_8.sp4_v_b_9 <X> T_4_8.lc_trk_g0_1
 (29 1)  (209 129)  (209 129)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 129)  (211 129)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 129)  (212 129)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (213 129)  (213 129)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.input_2_0
 (34 1)  (214 129)  (214 129)  routing T_4_8.lc_trk_g3_1 <X> T_4_8.input_2_0
 (40 1)  (220 129)  (220 129)  LC_0 Logic Functioning bit
 (0 2)  (180 130)  (180 130)  routing T_4_8.glb_netwk_3 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (2 2)  (182 130)  (182 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (201 130)  (201 130)  routing T_4_8.bnr_op_7 <X> T_4_8.lc_trk_g0_7
 (22 2)  (202 130)  (202 130)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (0 3)  (180 131)  (180 131)  routing T_4_8.glb_netwk_3 <X> T_4_8.wire_logic_cluster/lc_7/clk
 (21 3)  (201 131)  (201 131)  routing T_4_8.bnr_op_7 <X> T_4_8.lc_trk_g0_7
 (1 4)  (181 132)  (181 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (201 132)  (201 132)  routing T_4_8.sp4_v_b_11 <X> T_4_8.lc_trk_g1_3
 (22 4)  (202 132)  (202 132)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (203 132)  (203 132)  routing T_4_8.sp4_v_b_11 <X> T_4_8.lc_trk_g1_3
 (0 5)  (180 133)  (180 133)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_7/cen
 (1 5)  (181 133)  (181 133)  routing T_4_8.lc_trk_g1_3 <X> T_4_8.wire_logic_cluster/lc_7/cen
 (8 5)  (188 133)  (188 133)  routing T_4_8.sp4_h_l_47 <X> T_4_8.sp4_v_b_4
 (9 5)  (189 133)  (189 133)  routing T_4_8.sp4_h_l_47 <X> T_4_8.sp4_v_b_4
 (10 5)  (190 133)  (190 133)  routing T_4_8.sp4_h_l_47 <X> T_4_8.sp4_v_b_4
 (15 5)  (195 133)  (195 133)  routing T_4_8.sp4_v_t_5 <X> T_4_8.lc_trk_g1_0
 (16 5)  (196 133)  (196 133)  routing T_4_8.sp4_v_t_5 <X> T_4_8.lc_trk_g1_0
 (17 5)  (197 133)  (197 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (201 133)  (201 133)  routing T_4_8.sp4_v_b_11 <X> T_4_8.lc_trk_g1_3
 (22 6)  (202 134)  (202 134)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (204 134)  (204 134)  routing T_4_8.bot_op_7 <X> T_4_8.lc_trk_g1_7
 (27 6)  (207 134)  (207 134)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (208 134)  (208 134)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 134)  (209 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 134)  (210 134)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 134)  (212 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 134)  (213 134)  routing T_4_8.lc_trk_g3_3 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 134)  (214 134)  routing T_4_8.lc_trk_g3_3 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 134)  (215 134)  routing T_4_8.lc_trk_g2_5 <X> T_4_8.input_2_3
 (36 6)  (216 134)  (216 134)  LC_3 Logic Functioning bit
 (37 6)  (217 134)  (217 134)  LC_3 Logic Functioning bit
 (38 6)  (218 134)  (218 134)  LC_3 Logic Functioning bit
 (39 6)  (219 134)  (219 134)  LC_3 Logic Functioning bit
 (41 6)  (221 134)  (221 134)  LC_3 Logic Functioning bit
 (42 6)  (222 134)  (222 134)  LC_3 Logic Functioning bit
 (43 6)  (223 134)  (223 134)  LC_3 Logic Functioning bit
 (45 6)  (225 134)  (225 134)  LC_3 Logic Functioning bit
 (47 6)  (227 134)  (227 134)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (17 7)  (197 135)  (197 135)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (207 135)  (207 135)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 135)  (209 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (211 135)  (211 135)  routing T_4_8.lc_trk_g3_3 <X> T_4_8.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 135)  (212 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (213 135)  (213 135)  routing T_4_8.lc_trk_g2_5 <X> T_4_8.input_2_3
 (36 7)  (216 135)  (216 135)  LC_3 Logic Functioning bit
 (37 7)  (217 135)  (217 135)  LC_3 Logic Functioning bit
 (38 7)  (218 135)  (218 135)  LC_3 Logic Functioning bit
 (39 7)  (219 135)  (219 135)  LC_3 Logic Functioning bit
 (40 7)  (220 135)  (220 135)  LC_3 Logic Functioning bit
 (42 7)  (222 135)  (222 135)  LC_3 Logic Functioning bit
 (51 7)  (231 135)  (231 135)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (21 8)  (201 136)  (201 136)  routing T_4_8.rgt_op_3 <X> T_4_8.lc_trk_g2_3
 (22 8)  (202 136)  (202 136)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (204 136)  (204 136)  routing T_4_8.rgt_op_3 <X> T_4_8.lc_trk_g2_3
 (26 8)  (206 136)  (206 136)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (27 8)  (207 136)  (207 136)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 136)  (208 136)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 136)  (209 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (210 136)  (210 136)  routing T_4_8.lc_trk_g3_4 <X> T_4_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (212 136)  (212 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 136)  (214 136)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 136)  (215 136)  routing T_4_8.lc_trk_g2_6 <X> T_4_8.input_2_4
 (40 8)  (220 136)  (220 136)  LC_4 Logic Functioning bit
 (45 8)  (225 136)  (225 136)  LC_4 Logic Functioning bit
 (51 8)  (231 136)  (231 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (207 137)  (207 137)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 137)  (208 137)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 137)  (209 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 137)  (212 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (213 137)  (213 137)  routing T_4_8.lc_trk_g2_6 <X> T_4_8.input_2_4
 (35 9)  (215 137)  (215 137)  routing T_4_8.lc_trk_g2_6 <X> T_4_8.input_2_4
 (46 9)  (226 137)  (226 137)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (7 10)  (187 138)  (187 138)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (195 138)  (195 138)  routing T_4_8.rgt_op_5 <X> T_4_8.lc_trk_g2_5
 (17 10)  (197 138)  (197 138)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (198 138)  (198 138)  routing T_4_8.rgt_op_5 <X> T_4_8.lc_trk_g2_5
 (25 10)  (205 138)  (205 138)  routing T_4_8.rgt_op_6 <X> T_4_8.lc_trk_g2_6
 (26 10)  (206 138)  (206 138)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (29 10)  (209 138)  (209 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 138)  (211 138)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 138)  (212 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 138)  (213 138)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (34 10)  (214 138)  (214 138)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (215 138)  (215 138)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.input_2_5
 (11 11)  (191 139)  (191 139)  routing T_4_8.sp4_h_r_8 <X> T_4_8.sp4_h_l_45
 (22 11)  (202 139)  (202 139)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (204 139)  (204 139)  routing T_4_8.rgt_op_6 <X> T_4_8.lc_trk_g2_6
 (26 11)  (206 139)  (206 139)  routing T_4_8.lc_trk_g0_7 <X> T_4_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 139)  (209 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 139)  (211 139)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 139)  (212 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (214 139)  (214 139)  routing T_4_8.lc_trk_g1_4 <X> T_4_8.input_2_5
 (39 11)  (219 139)  (219 139)  LC_5 Logic Functioning bit
 (40 11)  (220 139)  (220 139)  LC_5 Logic Functioning bit
 (41 11)  (221 139)  (221 139)  LC_5 Logic Functioning bit
 (43 11)  (223 139)  (223 139)  LC_5 Logic Functioning bit
 (15 12)  (195 140)  (195 140)  routing T_4_8.sp4_h_r_33 <X> T_4_8.lc_trk_g3_1
 (16 12)  (196 140)  (196 140)  routing T_4_8.sp4_h_r_33 <X> T_4_8.lc_trk_g3_1
 (17 12)  (197 140)  (197 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 140)  (198 140)  routing T_4_8.sp4_h_r_33 <X> T_4_8.lc_trk_g3_1
 (21 12)  (201 140)  (201 140)  routing T_4_8.bnl_op_3 <X> T_4_8.lc_trk_g3_3
 (22 12)  (202 140)  (202 140)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (26 12)  (206 140)  (206 140)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (29 12)  (209 140)  (209 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (212 140)  (212 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (214 140)  (214 140)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_6/in_3
 (40 12)  (220 140)  (220 140)  LC_6 Logic Functioning bit
 (45 12)  (225 140)  (225 140)  LC_6 Logic Functioning bit
 (46 12)  (226 140)  (226 140)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (50 12)  (230 140)  (230 140)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (231 140)  (231 140)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (17 13)  (197 141)  (197 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (201 141)  (201 141)  routing T_4_8.bnl_op_3 <X> T_4_8.lc_trk_g3_3
 (27 13)  (207 141)  (207 141)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 141)  (208 141)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 141)  (209 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (51 13)  (231 141)  (231 141)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (14 14)  (194 142)  (194 142)  routing T_4_8.rgt_op_4 <X> T_4_8.lc_trk_g3_4
 (17 14)  (197 142)  (197 142)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (198 142)  (198 142)  routing T_4_8.bnl_op_5 <X> T_4_8.lc_trk_g3_5
 (21 14)  (201 142)  (201 142)  routing T_4_8.sp4_h_r_39 <X> T_4_8.lc_trk_g3_7
 (22 14)  (202 142)  (202 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (203 142)  (203 142)  routing T_4_8.sp4_h_r_39 <X> T_4_8.lc_trk_g3_7
 (24 14)  (204 142)  (204 142)  routing T_4_8.sp4_h_r_39 <X> T_4_8.lc_trk_g3_7
 (27 14)  (207 142)  (207 142)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (208 142)  (208 142)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 142)  (209 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (210 142)  (210 142)  routing T_4_8.lc_trk_g3_5 <X> T_4_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (211 142)  (211 142)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 142)  (212 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (214 142)  (214 142)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (36 14)  (216 142)  (216 142)  LC_7 Logic Functioning bit
 (37 14)  (217 142)  (217 142)  LC_7 Logic Functioning bit
 (38 14)  (218 142)  (218 142)  LC_7 Logic Functioning bit
 (39 14)  (219 142)  (219 142)  LC_7 Logic Functioning bit
 (41 14)  (221 142)  (221 142)  LC_7 Logic Functioning bit
 (42 14)  (222 142)  (222 142)  LC_7 Logic Functioning bit
 (43 14)  (223 142)  (223 142)  LC_7 Logic Functioning bit
 (45 14)  (225 142)  (225 142)  LC_7 Logic Functioning bit
 (46 14)  (226 142)  (226 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (53 14)  (233 142)  (233 142)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (195 143)  (195 143)  routing T_4_8.rgt_op_4 <X> T_4_8.lc_trk_g3_4
 (17 15)  (197 143)  (197 143)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (198 143)  (198 143)  routing T_4_8.bnl_op_5 <X> T_4_8.lc_trk_g3_5
 (27 15)  (207 143)  (207 143)  routing T_4_8.lc_trk_g1_0 <X> T_4_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 143)  (209 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 143)  (211 143)  routing T_4_8.lc_trk_g1_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (212 143)  (212 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (213 143)  (213 143)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.input_2_7
 (35 15)  (215 143)  (215 143)  routing T_4_8.lc_trk_g2_3 <X> T_4_8.input_2_7
 (36 15)  (216 143)  (216 143)  LC_7 Logic Functioning bit
 (37 15)  (217 143)  (217 143)  LC_7 Logic Functioning bit
 (38 15)  (218 143)  (218 143)  LC_7 Logic Functioning bit
 (39 15)  (219 143)  (219 143)  LC_7 Logic Functioning bit
 (40 15)  (220 143)  (220 143)  LC_7 Logic Functioning bit
 (42 15)  (222 143)  (222 143)  LC_7 Logic Functioning bit


LogicTile_5_8

 (6 0)  (240 128)  (240 128)  routing T_5_8.sp4_h_r_7 <X> T_5_8.sp4_v_b_0
 (14 2)  (248 130)  (248 130)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g0_4
 (22 2)  (256 130)  (256 130)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (258 130)  (258 130)  routing T_5_8.bot_op_7 <X> T_5_8.lc_trk_g0_7
 (13 3)  (247 131)  (247 131)  routing T_5_8.sp4_v_b_9 <X> T_5_8.sp4_h_l_39
 (14 3)  (248 131)  (248 131)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g0_4
 (16 3)  (250 131)  (250 131)  routing T_5_8.sp4_v_t_1 <X> T_5_8.lc_trk_g0_4
 (17 3)  (251 131)  (251 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (16 4)  (250 132)  (250 132)  routing T_5_8.sp4_v_b_1 <X> T_5_8.lc_trk_g1_1
 (17 4)  (251 132)  (251 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (252 132)  (252 132)  routing T_5_8.sp4_v_b_1 <X> T_5_8.lc_trk_g1_1
 (22 4)  (256 132)  (256 132)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (258 132)  (258 132)  routing T_5_8.bot_op_3 <X> T_5_8.lc_trk_g1_3
 (15 5)  (249 133)  (249 133)  routing T_5_8.bot_op_0 <X> T_5_8.lc_trk_g1_0
 (17 5)  (251 133)  (251 133)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (256 133)  (256 133)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (257 133)  (257 133)  routing T_5_8.sp4_v_b_18 <X> T_5_8.lc_trk_g1_2
 (24 5)  (258 133)  (258 133)  routing T_5_8.sp4_v_b_18 <X> T_5_8.lc_trk_g1_2
 (15 6)  (249 134)  (249 134)  routing T_5_8.bot_op_5 <X> T_5_8.lc_trk_g1_5
 (17 6)  (251 134)  (251 134)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (260 134)  (260 134)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 134)  (261 134)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 134)  (263 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 134)  (265 134)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 134)  (266 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 134)  (268 134)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_3/in_3
 (43 6)  (277 134)  (277 134)  LC_3 Logic Functioning bit
 (22 7)  (256 135)  (256 135)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (257 135)  (257 135)  routing T_5_8.sp4_v_b_22 <X> T_5_8.lc_trk_g1_6
 (24 7)  (258 135)  (258 135)  routing T_5_8.sp4_v_b_22 <X> T_5_8.lc_trk_g1_6
 (26 7)  (260 135)  (260 135)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 135)  (262 135)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 135)  (263 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 135)  (264 135)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_3/in_1
 (32 7)  (266 135)  (266 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (267 135)  (267 135)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.input_2_3
 (34 7)  (268 135)  (268 135)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.input_2_3
 (35 7)  (269 135)  (269 135)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.input_2_3
 (37 7)  (271 135)  (271 135)  LC_3 Logic Functioning bit
 (39 7)  (273 135)  (273 135)  LC_3 Logic Functioning bit
 (43 7)  (277 135)  (277 135)  LC_3 Logic Functioning bit
 (8 8)  (242 136)  (242 136)  routing T_5_8.sp4_h_l_46 <X> T_5_8.sp4_h_r_7
 (10 8)  (244 136)  (244 136)  routing T_5_8.sp4_h_l_46 <X> T_5_8.sp4_h_r_7
 (16 8)  (250 136)  (250 136)  routing T_5_8.sp12_v_t_6 <X> T_5_8.lc_trk_g2_1
 (17 8)  (251 136)  (251 136)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_6 lc_trk_g2_1
 (27 8)  (261 136)  (261 136)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 136)  (263 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (265 136)  (265 136)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 136)  (266 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (269 136)  (269 136)  routing T_5_8.lc_trk_g2_4 <X> T_5_8.input_2_4
 (38 8)  (272 136)  (272 136)  LC_4 Logic Functioning bit
 (40 8)  (274 136)  (274 136)  LC_4 Logic Functioning bit
 (42 8)  (276 136)  (276 136)  LC_4 Logic Functioning bit
 (8 9)  (242 137)  (242 137)  routing T_5_8.sp4_h_l_42 <X> T_5_8.sp4_v_b_7
 (9 9)  (243 137)  (243 137)  routing T_5_8.sp4_h_l_42 <X> T_5_8.sp4_v_b_7
 (27 9)  (261 137)  (261 137)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 137)  (262 137)  routing T_5_8.lc_trk_g3_1 <X> T_5_8.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 137)  (263 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 137)  (265 137)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 137)  (266 137)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (267 137)  (267 137)  routing T_5_8.lc_trk_g2_4 <X> T_5_8.input_2_4
 (38 9)  (272 137)  (272 137)  LC_4 Logic Functioning bit
 (7 10)  (241 138)  (241 138)  Column buffer control bit: LH_colbuf_cntl_3

 (15 10)  (249 138)  (249 138)  routing T_5_8.sp12_v_t_2 <X> T_5_8.lc_trk_g2_5
 (17 10)  (251 138)  (251 138)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_2 lc_trk_g2_5
 (18 10)  (252 138)  (252 138)  routing T_5_8.sp12_v_t_2 <X> T_5_8.lc_trk_g2_5
 (22 10)  (256 138)  (256 138)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (27 10)  (261 138)  (261 138)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 138)  (263 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 138)  (265 138)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 138)  (266 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (268 138)  (268 138)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 138)  (269 138)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.input_2_5
 (43 10)  (277 138)  (277 138)  LC_5 Logic Functioning bit
 (16 11)  (250 139)  (250 139)  routing T_5_8.sp12_v_b_12 <X> T_5_8.lc_trk_g2_4
 (17 11)  (251 139)  (251 139)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (18 11)  (252 139)  (252 139)  routing T_5_8.sp12_v_t_2 <X> T_5_8.lc_trk_g2_5
 (26 11)  (260 139)  (260 139)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 139)  (261 139)  routing T_5_8.lc_trk_g1_2 <X> T_5_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 139)  (263 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 139)  (264 139)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_5/in_1
 (32 11)  (266 139)  (266 139)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (267 139)  (267 139)  routing T_5_8.lc_trk_g2_5 <X> T_5_8.input_2_5
 (37 11)  (271 139)  (271 139)  LC_5 Logic Functioning bit
 (39 11)  (273 139)  (273 139)  LC_5 Logic Functioning bit
 (43 11)  (277 139)  (277 139)  LC_5 Logic Functioning bit
 (15 12)  (249 140)  (249 140)  routing T_5_8.sp4_h_r_25 <X> T_5_8.lc_trk_g3_1
 (16 12)  (250 140)  (250 140)  routing T_5_8.sp4_h_r_25 <X> T_5_8.lc_trk_g3_1
 (17 12)  (251 140)  (251 140)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (259 140)  (259 140)  routing T_5_8.sp4_h_r_42 <X> T_5_8.lc_trk_g3_2
 (26 12)  (260 140)  (260 140)  routing T_5_8.lc_trk_g0_4 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (27 12)  (261 140)  (261 140)  routing T_5_8.lc_trk_g1_0 <X> T_5_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (263 140)  (263 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (265 140)  (265 140)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 140)  (266 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (271 140)  (271 140)  LC_6 Logic Functioning bit
 (39 12)  (273 140)  (273 140)  LC_6 Logic Functioning bit
 (41 12)  (275 140)  (275 140)  LC_6 Logic Functioning bit
 (18 13)  (252 141)  (252 141)  routing T_5_8.sp4_h_r_25 <X> T_5_8.lc_trk_g3_1
 (22 13)  (256 141)  (256 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 141)  (257 141)  routing T_5_8.sp4_h_r_42 <X> T_5_8.lc_trk_g3_2
 (24 13)  (258 141)  (258 141)  routing T_5_8.sp4_h_r_42 <X> T_5_8.lc_trk_g3_2
 (25 13)  (259 141)  (259 141)  routing T_5_8.sp4_h_r_42 <X> T_5_8.lc_trk_g3_2
 (29 13)  (263 141)  (263 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 141)  (265 141)  routing T_5_8.lc_trk_g0_7 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 141)  (266 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (268 141)  (268 141)  routing T_5_8.lc_trk_g1_1 <X> T_5_8.input_2_6
 (41 13)  (275 141)  (275 141)  LC_6 Logic Functioning bit
 (26 14)  (260 142)  (260 142)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 142)  (261 142)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 142)  (263 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 142)  (265 142)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 142)  (266 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (268 142)  (268 142)  routing T_5_8.lc_trk_g1_5 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (43 14)  (277 142)  (277 142)  LC_7 Logic Functioning bit
 (26 15)  (260 143)  (260 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (27 15)  (261 143)  (261 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 143)  (263 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 143)  (264 143)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 143)  (266 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (267 143)  (267 143)  routing T_5_8.lc_trk_g2_1 <X> T_5_8.input_2_7
 (37 15)  (271 143)  (271 143)  LC_7 Logic Functioning bit
 (39 15)  (273 143)  (273 143)  LC_7 Logic Functioning bit
 (43 15)  (277 143)  (277 143)  LC_7 Logic Functioning bit
 (51 15)  (285 143)  (285 143)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_6_8

 (7 10)  (295 138)  (295 138)  Column buffer control bit: LH_colbuf_cntl_3

 (10 10)  (298 138)  (298 138)  routing T_6_8.sp4_v_b_2 <X> T_6_8.sp4_h_l_42
 (4 15)  (292 143)  (292 143)  routing T_6_8.sp4_v_b_4 <X> T_6_8.sp4_h_l_44


LogicTile_7_8

 (13 7)  (355 135)  (355 135)  routing T_7_8.sp4_v_b_0 <X> T_7_8.sp4_h_l_40


RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_1_7

 (14 0)  (32 112)  (32 112)  routing T_1_7.sp4_h_l_5 <X> T_1_7.lc_trk_g0_0
 (17 0)  (35 112)  (35 112)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (36 112)  (36 112)  routing T_1_7.bnr_op_1 <X> T_1_7.lc_trk_g0_1
 (25 0)  (43 112)  (43 112)  routing T_1_7.bnr_op_2 <X> T_1_7.lc_trk_g0_2
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (49 112)  (49 112)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 112)  (51 112)  routing T_1_7.lc_trk_g2_5 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 112)  (54 112)  LC_0 Logic Functioning bit
 (37 0)  (55 112)  (55 112)  LC_0 Logic Functioning bit
 (38 0)  (56 112)  (56 112)  LC_0 Logic Functioning bit
 (39 0)  (57 112)  (57 112)  LC_0 Logic Functioning bit
 (41 0)  (59 112)  (59 112)  LC_0 Logic Functioning bit
 (42 0)  (60 112)  (60 112)  LC_0 Logic Functioning bit
 (43 0)  (61 112)  (61 112)  LC_0 Logic Functioning bit
 (45 0)  (63 112)  (63 112)  LC_0 Logic Functioning bit
 (48 0)  (66 112)  (66 112)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (14 1)  (32 113)  (32 113)  routing T_1_7.sp4_h_l_5 <X> T_1_7.lc_trk_g0_0
 (15 1)  (33 113)  (33 113)  routing T_1_7.sp4_h_l_5 <X> T_1_7.lc_trk_g0_0
 (16 1)  (34 113)  (34 113)  routing T_1_7.sp4_h_l_5 <X> T_1_7.lc_trk_g0_0
 (17 1)  (35 113)  (35 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (18 1)  (36 113)  (36 113)  routing T_1_7.bnr_op_1 <X> T_1_7.lc_trk_g0_1
 (22 1)  (40 113)  (40 113)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (43 113)  (43 113)  routing T_1_7.bnr_op_2 <X> T_1_7.lc_trk_g0_2
 (27 1)  (45 113)  (45 113)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (46 113)  (46 113)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 113)  (47 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 113)  (50 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (54 113)  (54 113)  LC_0 Logic Functioning bit
 (38 1)  (56 113)  (56 113)  LC_0 Logic Functioning bit
 (41 1)  (59 113)  (59 113)  LC_0 Logic Functioning bit
 (43 1)  (61 113)  (61 113)  LC_0 Logic Functioning bit
 (0 2)  (18 114)  (18 114)  routing T_1_7.glb_netwk_3 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 114)  (32 114)  routing T_1_7.sp4_v_t_1 <X> T_1_7.lc_trk_g0_4
 (25 2)  (43 114)  (43 114)  routing T_1_7.bnr_op_6 <X> T_1_7.lc_trk_g0_6
 (29 2)  (47 114)  (47 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (49 114)  (49 114)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 114)  (51 114)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (34 2)  (52 114)  (52 114)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (37 2)  (55 114)  (55 114)  LC_1 Logic Functioning bit
 (39 2)  (57 114)  (57 114)  LC_1 Logic Functioning bit
 (40 2)  (58 114)  (58 114)  LC_1 Logic Functioning bit
 (42 2)  (60 114)  (60 114)  LC_1 Logic Functioning bit
 (0 3)  (18 115)  (18 115)  routing T_1_7.glb_netwk_3 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (14 3)  (32 115)  (32 115)  routing T_1_7.sp4_v_t_1 <X> T_1_7.lc_trk_g0_4
 (16 3)  (34 115)  (34 115)  routing T_1_7.sp4_v_t_1 <X> T_1_7.lc_trk_g0_4
 (17 3)  (35 115)  (35 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (40 115)  (40 115)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (43 115)  (43 115)  routing T_1_7.bnr_op_6 <X> T_1_7.lc_trk_g0_6
 (27 3)  (45 115)  (45 115)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (46 115)  (46 115)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (47 115)  (47 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (54 115)  (54 115)  LC_1 Logic Functioning bit
 (38 3)  (56 115)  (56 115)  LC_1 Logic Functioning bit
 (40 3)  (58 115)  (58 115)  LC_1 Logic Functioning bit
 (41 3)  (59 115)  (59 115)  LC_1 Logic Functioning bit
 (42 3)  (60 115)  (60 115)  LC_1 Logic Functioning bit
 (43 3)  (61 115)  (61 115)  LC_1 Logic Functioning bit
 (0 4)  (18 116)  (18 116)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.wire_logic_cluster/lc_7/cen
 (1 4)  (19 116)  (19 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (23 116)  (23 116)  routing T_1_7.sp4_v_b_9 <X> T_1_7.sp4_h_r_3
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 116)  (51 116)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (52 116)  (52 116)  routing T_1_7.lc_trk_g3_0 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (53 116)  (53 116)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.input_2_2
 (39 4)  (57 116)  (57 116)  LC_2 Logic Functioning bit
 (40 4)  (58 116)  (58 116)  LC_2 Logic Functioning bit
 (41 4)  (59 116)  (59 116)  LC_2 Logic Functioning bit
 (42 4)  (60 116)  (60 116)  LC_2 Logic Functioning bit
 (43 4)  (61 116)  (61 116)  LC_2 Logic Functioning bit
 (1 5)  (19 117)  (19 117)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.wire_logic_cluster/lc_7/cen
 (4 5)  (22 117)  (22 117)  routing T_1_7.sp4_v_b_9 <X> T_1_7.sp4_h_r_3
 (6 5)  (24 117)  (24 117)  routing T_1_7.sp4_v_b_9 <X> T_1_7.sp4_h_r_3
 (26 5)  (44 117)  (44 117)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (27 5)  (45 117)  (45 117)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 117)  (46 117)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 117)  (50 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (51 117)  (51 117)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.input_2_2
 (34 5)  (52 117)  (52 117)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.input_2_2
 (38 5)  (56 117)  (56 117)  LC_2 Logic Functioning bit
 (40 5)  (58 117)  (58 117)  LC_2 Logic Functioning bit
 (41 5)  (59 117)  (59 117)  LC_2 Logic Functioning bit
 (42 5)  (60 117)  (60 117)  LC_2 Logic Functioning bit
 (43 5)  (61 117)  (61 117)  LC_2 Logic Functioning bit
 (14 6)  (32 118)  (32 118)  routing T_1_7.sp4_h_l_9 <X> T_1_7.lc_trk_g1_4
 (22 6)  (40 118)  (40 118)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (42 118)  (42 118)  routing T_1_7.bot_op_7 <X> T_1_7.lc_trk_g1_7
 (25 6)  (43 118)  (43 118)  routing T_1_7.sp4_v_t_3 <X> T_1_7.lc_trk_g1_6
 (27 6)  (45 118)  (45 118)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 118)  (46 118)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 118)  (49 118)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 118)  (51 118)  routing T_1_7.lc_trk_g2_4 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 118)  (54 118)  LC_3 Logic Functioning bit
 (38 6)  (56 118)  (56 118)  LC_3 Logic Functioning bit
 (39 6)  (57 118)  (57 118)  LC_3 Logic Functioning bit
 (41 6)  (59 118)  (59 118)  LC_3 Logic Functioning bit
 (43 6)  (61 118)  (61 118)  LC_3 Logic Functioning bit
 (45 6)  (63 118)  (63 118)  LC_3 Logic Functioning bit
 (46 6)  (64 118)  (64 118)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (68 118)  (68 118)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (32 119)  (32 119)  routing T_1_7.sp4_h_l_9 <X> T_1_7.lc_trk_g1_4
 (15 7)  (33 119)  (33 119)  routing T_1_7.sp4_h_l_9 <X> T_1_7.lc_trk_g1_4
 (16 7)  (34 119)  (34 119)  routing T_1_7.sp4_h_l_9 <X> T_1_7.lc_trk_g1_4
 (17 7)  (35 119)  (35 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (40 119)  (40 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (41 119)  (41 119)  routing T_1_7.sp4_v_t_3 <X> T_1_7.lc_trk_g1_6
 (25 7)  (43 119)  (43 119)  routing T_1_7.sp4_v_t_3 <X> T_1_7.lc_trk_g1_6
 (29 7)  (47 119)  (47 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 119)  (48 119)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (37 7)  (55 119)  (55 119)  LC_3 Logic Functioning bit
 (38 7)  (56 119)  (56 119)  LC_3 Logic Functioning bit
 (39 7)  (57 119)  (57 119)  LC_3 Logic Functioning bit
 (40 7)  (58 119)  (58 119)  LC_3 Logic Functioning bit
 (41 7)  (59 119)  (59 119)  LC_3 Logic Functioning bit
 (42 7)  (60 119)  (60 119)  LC_3 Logic Functioning bit
 (21 8)  (39 120)  (39 120)  routing T_1_7.rgt_op_3 <X> T_1_7.lc_trk_g2_3
 (22 8)  (40 120)  (40 120)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (42 120)  (42 120)  routing T_1_7.rgt_op_3 <X> T_1_7.lc_trk_g2_3
 (26 8)  (44 120)  (44 120)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (28 8)  (46 120)  (46 120)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 120)  (47 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (49 120)  (49 120)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (50 120)  (50 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 120)  (52 120)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (54 120)  (54 120)  LC_4 Logic Functioning bit
 (37 8)  (55 120)  (55 120)  LC_4 Logic Functioning bit
 (38 8)  (56 120)  (56 120)  LC_4 Logic Functioning bit
 (39 8)  (57 120)  (57 120)  LC_4 Logic Functioning bit
 (41 8)  (59 120)  (59 120)  LC_4 Logic Functioning bit
 (43 8)  (61 120)  (61 120)  LC_4 Logic Functioning bit
 (47 8)  (65 120)  (65 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (22 9)  (40 121)  (40 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (41 121)  (41 121)  routing T_1_7.sp4_h_l_15 <X> T_1_7.lc_trk_g2_2
 (24 9)  (42 121)  (42 121)  routing T_1_7.sp4_h_l_15 <X> T_1_7.lc_trk_g2_2
 (25 9)  (43 121)  (43 121)  routing T_1_7.sp4_h_l_15 <X> T_1_7.lc_trk_g2_2
 (26 9)  (44 121)  (44 121)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (47 121)  (47 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (48 121)  (48 121)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (31 9)  (49 121)  (49 121)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 121)  (54 121)  LC_4 Logic Functioning bit
 (38 9)  (56 121)  (56 121)  LC_4 Logic Functioning bit
 (14 10)  (32 122)  (32 122)  routing T_1_7.wire_logic_cluster/lc_4/out <X> T_1_7.lc_trk_g2_4
 (17 10)  (35 122)  (35 122)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 122)  (36 122)  routing T_1_7.wire_logic_cluster/lc_5/out <X> T_1_7.lc_trk_g2_5
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 122)  (48 122)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (49 122)  (49 122)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 122)  (54 122)  LC_5 Logic Functioning bit
 (37 10)  (55 122)  (55 122)  LC_5 Logic Functioning bit
 (38 10)  (56 122)  (56 122)  LC_5 Logic Functioning bit
 (39 10)  (57 122)  (57 122)  LC_5 Logic Functioning bit
 (41 10)  (59 122)  (59 122)  LC_5 Logic Functioning bit
 (43 10)  (61 122)  (61 122)  LC_5 Logic Functioning bit
 (17 11)  (35 123)  (35 123)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (26 11)  (44 123)  (44 123)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 123)  (45 123)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (46 123)  (46 123)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 123)  (47 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (48 123)  (48 123)  routing T_1_7.lc_trk_g0_6 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (37 11)  (55 123)  (55 123)  LC_5 Logic Functioning bit
 (39 11)  (57 123)  (57 123)  LC_5 Logic Functioning bit
 (46 11)  (64 123)  (64 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (5 12)  (23 124)  (23 124)  routing T_1_7.sp4_v_b_3 <X> T_1_7.sp4_h_r_9
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (22 12)  (40 124)  (40 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (43 124)  (43 124)  routing T_1_7.rgt_op_2 <X> T_1_7.lc_trk_g3_2
 (4 13)  (22 125)  (22 125)  routing T_1_7.sp4_v_b_3 <X> T_1_7.sp4_h_r_9
 (6 13)  (24 125)  (24 125)  routing T_1_7.sp4_v_b_3 <X> T_1_7.sp4_h_r_9
 (17 13)  (35 125)  (35 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (40 125)  (40 125)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 125)  (42 125)  routing T_1_7.rgt_op_2 <X> T_1_7.lc_trk_g3_2
 (15 14)  (33 126)  (33 126)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g3_5
 (16 14)  (34 126)  (34 126)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g3_5
 (17 14)  (35 126)  (35 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (29 14)  (47 126)  (47 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (49 126)  (49 126)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 126)  (50 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (52 126)  (52 126)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (53 126)  (53 126)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.input_2_7
 (36 14)  (54 126)  (54 126)  LC_7 Logic Functioning bit
 (37 14)  (55 126)  (55 126)  LC_7 Logic Functioning bit
 (38 14)  (56 126)  (56 126)  LC_7 Logic Functioning bit
 (39 14)  (57 126)  (57 126)  LC_7 Logic Functioning bit
 (41 14)  (59 126)  (59 126)  LC_7 Logic Functioning bit
 (42 14)  (60 126)  (60 126)  LC_7 Logic Functioning bit
 (43 14)  (61 126)  (61 126)  LC_7 Logic Functioning bit
 (45 14)  (63 126)  (63 126)  LC_7 Logic Functioning bit
 (18 15)  (36 127)  (36 127)  routing T_1_7.sp4_h_l_16 <X> T_1_7.lc_trk_g3_5
 (29 15)  (47 127)  (47 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 127)  (48 127)  routing T_1_7.lc_trk_g0_2 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 127)  (49 127)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (50 127)  (50 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (52 127)  (52 127)  routing T_1_7.lc_trk_g1_4 <X> T_1_7.input_2_7
 (37 15)  (55 127)  (55 127)  LC_7 Logic Functioning bit
 (39 15)  (57 127)  (57 127)  LC_7 Logic Functioning bit
 (40 15)  (58 127)  (58 127)  LC_7 Logic Functioning bit
 (42 15)  (60 127)  (60 127)  LC_7 Logic Functioning bit
 (46 15)  (64 127)  (64 127)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_2_7

 (14 0)  (86 112)  (86 112)  routing T_2_7.sp4_v_b_0 <X> T_2_7.lc_trk_g0_0
 (25 0)  (97 112)  (97 112)  routing T_2_7.sp4_v_b_2 <X> T_2_7.lc_trk_g0_2
 (31 0)  (103 112)  (103 112)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 112)  (104 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 112)  (105 112)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 112)  (106 112)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 112)  (108 112)  LC_0 Logic Functioning bit
 (37 0)  (109 112)  (109 112)  LC_0 Logic Functioning bit
 (38 0)  (110 112)  (110 112)  LC_0 Logic Functioning bit
 (39 0)  (111 112)  (111 112)  LC_0 Logic Functioning bit
 (45 0)  (117 112)  (117 112)  LC_0 Logic Functioning bit
 (16 1)  (88 113)  (88 113)  routing T_2_7.sp4_v_b_0 <X> T_2_7.lc_trk_g0_0
 (17 1)  (89 113)  (89 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (94 113)  (94 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (95 113)  (95 113)  routing T_2_7.sp4_v_b_2 <X> T_2_7.lc_trk_g0_2
 (36 1)  (108 113)  (108 113)  LC_0 Logic Functioning bit
 (37 1)  (109 113)  (109 113)  LC_0 Logic Functioning bit
 (38 1)  (110 113)  (110 113)  LC_0 Logic Functioning bit
 (39 1)  (111 113)  (111 113)  LC_0 Logic Functioning bit
 (0 2)  (72 114)  (72 114)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (86 114)  (86 114)  routing T_2_7.bnr_op_4 <X> T_2_7.lc_trk_g0_4
 (22 2)  (94 114)  (94 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (95 114)  (95 114)  routing T_2_7.sp4_v_b_23 <X> T_2_7.lc_trk_g0_7
 (24 2)  (96 114)  (96 114)  routing T_2_7.sp4_v_b_23 <X> T_2_7.lc_trk_g0_7
 (25 2)  (97 114)  (97 114)  routing T_2_7.sp4_v_b_6 <X> T_2_7.lc_trk_g0_6
 (31 2)  (103 114)  (103 114)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 114)  (104 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 114)  (105 114)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 114)  (108 114)  LC_1 Logic Functioning bit
 (37 2)  (109 114)  (109 114)  LC_1 Logic Functioning bit
 (38 2)  (110 114)  (110 114)  LC_1 Logic Functioning bit
 (39 2)  (111 114)  (111 114)  LC_1 Logic Functioning bit
 (45 2)  (117 114)  (117 114)  LC_1 Logic Functioning bit
 (0 3)  (72 115)  (72 115)  routing T_2_7.glb_netwk_3 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (14 3)  (86 115)  (86 115)  routing T_2_7.bnr_op_4 <X> T_2_7.lc_trk_g0_4
 (17 3)  (89 115)  (89 115)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (94 115)  (94 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (95 115)  (95 115)  routing T_2_7.sp4_v_b_6 <X> T_2_7.lc_trk_g0_6
 (31 3)  (103 115)  (103 115)  routing T_2_7.lc_trk_g2_6 <X> T_2_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 115)  (108 115)  LC_1 Logic Functioning bit
 (37 3)  (109 115)  (109 115)  LC_1 Logic Functioning bit
 (38 3)  (110 115)  (110 115)  LC_1 Logic Functioning bit
 (39 3)  (111 115)  (111 115)  LC_1 Logic Functioning bit
 (0 4)  (72 116)  (72 116)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (1 4)  (73 116)  (73 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (5 4)  (77 116)  (77 116)  routing T_2_7.sp4_v_b_3 <X> T_2_7.sp4_h_r_3
 (12 4)  (84 116)  (84 116)  routing T_2_7.sp4_v_b_11 <X> T_2_7.sp4_h_r_5
 (14 4)  (86 116)  (86 116)  routing T_2_7.sp4_v_b_8 <X> T_2_7.lc_trk_g1_0
 (25 4)  (97 116)  (97 116)  routing T_2_7.sp4_v_b_10 <X> T_2_7.lc_trk_g1_2
 (36 4)  (108 116)  (108 116)  LC_2 Logic Functioning bit
 (38 4)  (110 116)  (110 116)  LC_2 Logic Functioning bit
 (41 4)  (113 116)  (113 116)  LC_2 Logic Functioning bit
 (43 4)  (115 116)  (115 116)  LC_2 Logic Functioning bit
 (45 4)  (117 116)  (117 116)  LC_2 Logic Functioning bit
 (0 5)  (72 117)  (72 117)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (1 5)  (73 117)  (73 117)  routing T_2_7.lc_trk_g3_3 <X> T_2_7.wire_logic_cluster/lc_7/cen
 (6 5)  (78 117)  (78 117)  routing T_2_7.sp4_v_b_3 <X> T_2_7.sp4_h_r_3
 (11 5)  (83 117)  (83 117)  routing T_2_7.sp4_v_b_11 <X> T_2_7.sp4_h_r_5
 (13 5)  (85 117)  (85 117)  routing T_2_7.sp4_v_b_11 <X> T_2_7.sp4_h_r_5
 (14 5)  (86 117)  (86 117)  routing T_2_7.sp4_v_b_8 <X> T_2_7.lc_trk_g1_0
 (16 5)  (88 117)  (88 117)  routing T_2_7.sp4_v_b_8 <X> T_2_7.lc_trk_g1_0
 (17 5)  (89 117)  (89 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_8 lc_trk_g1_0
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (95 117)  (95 117)  routing T_2_7.sp4_v_b_10 <X> T_2_7.lc_trk_g1_2
 (25 5)  (97 117)  (97 117)  routing T_2_7.sp4_v_b_10 <X> T_2_7.lc_trk_g1_2
 (29 5)  (101 117)  (101 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (37 5)  (109 117)  (109 117)  LC_2 Logic Functioning bit
 (39 5)  (111 117)  (111 117)  LC_2 Logic Functioning bit
 (40 5)  (112 117)  (112 117)  LC_2 Logic Functioning bit
 (42 5)  (114 117)  (114 117)  LC_2 Logic Functioning bit
 (32 6)  (104 118)  (104 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (108 118)  (108 118)  LC_3 Logic Functioning bit
 (37 6)  (109 118)  (109 118)  LC_3 Logic Functioning bit
 (38 6)  (110 118)  (110 118)  LC_3 Logic Functioning bit
 (39 6)  (111 118)  (111 118)  LC_3 Logic Functioning bit
 (45 6)  (117 118)  (117 118)  LC_3 Logic Functioning bit
 (8 7)  (80 119)  (80 119)  routing T_2_7.sp4_h_r_4 <X> T_2_7.sp4_v_t_41
 (9 7)  (81 119)  (81 119)  routing T_2_7.sp4_h_r_4 <X> T_2_7.sp4_v_t_41
 (31 7)  (103 119)  (103 119)  routing T_2_7.lc_trk_g0_2 <X> T_2_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 119)  (108 119)  LC_3 Logic Functioning bit
 (37 7)  (109 119)  (109 119)  LC_3 Logic Functioning bit
 (38 7)  (110 119)  (110 119)  LC_3 Logic Functioning bit
 (39 7)  (111 119)  (111 119)  LC_3 Logic Functioning bit
 (31 8)  (103 120)  (103 120)  routing T_2_7.lc_trk_g0_7 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (108 120)  (108 120)  LC_4 Logic Functioning bit
 (37 8)  (109 120)  (109 120)  LC_4 Logic Functioning bit
 (38 8)  (110 120)  (110 120)  LC_4 Logic Functioning bit
 (39 8)  (111 120)  (111 120)  LC_4 Logic Functioning bit
 (45 8)  (117 120)  (117 120)  LC_4 Logic Functioning bit
 (31 9)  (103 121)  (103 121)  routing T_2_7.lc_trk_g0_7 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (36 9)  (108 121)  (108 121)  LC_4 Logic Functioning bit
 (37 9)  (109 121)  (109 121)  LC_4 Logic Functioning bit
 (38 9)  (110 121)  (110 121)  LC_4 Logic Functioning bit
 (39 9)  (111 121)  (111 121)  LC_4 Logic Functioning bit
 (31 10)  (103 122)  (103 122)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 122)  (104 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (108 122)  (108 122)  LC_5 Logic Functioning bit
 (37 10)  (109 122)  (109 122)  LC_5 Logic Functioning bit
 (38 10)  (110 122)  (110 122)  LC_5 Logic Functioning bit
 (39 10)  (111 122)  (111 122)  LC_5 Logic Functioning bit
 (45 10)  (117 122)  (117 122)  LC_5 Logic Functioning bit
 (22 11)  (94 123)  (94 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (31 11)  (103 123)  (103 123)  routing T_2_7.lc_trk_g0_6 <X> T_2_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 123)  (108 123)  LC_5 Logic Functioning bit
 (37 11)  (109 123)  (109 123)  LC_5 Logic Functioning bit
 (38 11)  (110 123)  (110 123)  LC_5 Logic Functioning bit
 (39 11)  (111 123)  (111 123)  LC_5 Logic Functioning bit
 (8 12)  (80 124)  (80 124)  routing T_2_7.sp4_v_b_4 <X> T_2_7.sp4_h_r_10
 (9 12)  (81 124)  (81 124)  routing T_2_7.sp4_v_b_4 <X> T_2_7.sp4_h_r_10
 (10 12)  (82 124)  (82 124)  routing T_2_7.sp4_v_b_4 <X> T_2_7.sp4_h_r_10
 (12 12)  (84 124)  (84 124)  routing T_2_7.sp4_v_b_5 <X> T_2_7.sp4_h_r_11
 (22 12)  (94 124)  (94 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (32 12)  (104 124)  (104 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 124)  (106 124)  routing T_2_7.lc_trk_g1_0 <X> T_2_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 124)  (108 124)  LC_6 Logic Functioning bit
 (37 12)  (109 124)  (109 124)  LC_6 Logic Functioning bit
 (38 12)  (110 124)  (110 124)  LC_6 Logic Functioning bit
 (39 12)  (111 124)  (111 124)  LC_6 Logic Functioning bit
 (45 12)  (117 124)  (117 124)  LC_6 Logic Functioning bit
 (11 13)  (83 125)  (83 125)  routing T_2_7.sp4_v_b_5 <X> T_2_7.sp4_h_r_11
 (13 13)  (85 125)  (85 125)  routing T_2_7.sp4_v_b_5 <X> T_2_7.sp4_h_r_11
 (21 13)  (93 125)  (93 125)  routing T_2_7.sp4_r_v_b_43 <X> T_2_7.lc_trk_g3_3
 (36 13)  (108 125)  (108 125)  LC_6 Logic Functioning bit
 (37 13)  (109 125)  (109 125)  LC_6 Logic Functioning bit
 (38 13)  (110 125)  (110 125)  LC_6 Logic Functioning bit
 (39 13)  (111 125)  (111 125)  LC_6 Logic Functioning bit
 (1 14)  (73 126)  (73 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (108 126)  (108 126)  LC_7 Logic Functioning bit
 (38 14)  (110 126)  (110 126)  LC_7 Logic Functioning bit
 (41 14)  (113 126)  (113 126)  LC_7 Logic Functioning bit
 (43 14)  (115 126)  (115 126)  LC_7 Logic Functioning bit
 (45 14)  (117 126)  (117 126)  LC_7 Logic Functioning bit
 (1 15)  (73 127)  (73 127)  routing T_2_7.lc_trk_g0_4 <X> T_2_7.wire_logic_cluster/lc_7/s_r
 (15 15)  (87 127)  (87 127)  routing T_2_7.sp4_v_t_33 <X> T_2_7.lc_trk_g3_4
 (16 15)  (88 127)  (88 127)  routing T_2_7.sp4_v_t_33 <X> T_2_7.lc_trk_g3_4
 (17 15)  (89 127)  (89 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (26 15)  (98 127)  (98 127)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (99 127)  (99 127)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 127)  (101 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (37 15)  (109 127)  (109 127)  LC_7 Logic Functioning bit
 (39 15)  (111 127)  (111 127)  LC_7 Logic Functioning bit
 (40 15)  (112 127)  (112 127)  LC_7 Logic Functioning bit
 (42 15)  (114 127)  (114 127)  LC_7 Logic Functioning bit


LogicTile_3_7

 (14 0)  (140 112)  (140 112)  routing T_3_7.bnr_op_0 <X> T_3_7.lc_trk_g0_0
 (15 0)  (141 112)  (141 112)  routing T_3_7.bot_op_1 <X> T_3_7.lc_trk_g0_1
 (17 0)  (143 112)  (143 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (152 112)  (152 112)  routing T_3_7.lc_trk_g3_5 <X> T_3_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 112)  (153 112)  routing T_3_7.lc_trk_g1_4 <X> T_3_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 112)  (155 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 112)  (156 112)  routing T_3_7.lc_trk_g1_4 <X> T_3_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 112)  (157 112)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 112)  (158 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 112)  (160 112)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (161 112)  (161 112)  routing T_3_7.lc_trk_g0_6 <X> T_3_7.input_2_0
 (42 0)  (168 112)  (168 112)  LC_0 Logic Functioning bit
 (14 1)  (140 113)  (140 113)  routing T_3_7.bnr_op_0 <X> T_3_7.lc_trk_g0_0
 (17 1)  (143 113)  (143 113)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (22 1)  (148 113)  (148 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 113)  (149 113)  routing T_3_7.sp4_v_b_18 <X> T_3_7.lc_trk_g0_2
 (24 1)  (150 113)  (150 113)  routing T_3_7.sp4_v_b_18 <X> T_3_7.lc_trk_g0_2
 (27 1)  (153 113)  (153 113)  routing T_3_7.lc_trk_g3_5 <X> T_3_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 113)  (154 113)  routing T_3_7.lc_trk_g3_5 <X> T_3_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 113)  (155 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 113)  (157 113)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (158 113)  (158 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (161 113)  (161 113)  routing T_3_7.lc_trk_g0_6 <X> T_3_7.input_2_0
 (0 2)  (126 114)  (126 114)  routing T_3_7.glb_netwk_3 <X> T_3_7.wire_logic_cluster/lc_7/clk
 (2 2)  (128 114)  (128 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (138 114)  (138 114)  routing T_3_7.sp4_v_b_2 <X> T_3_7.sp4_h_l_39
 (21 2)  (147 114)  (147 114)  routing T_3_7.sp4_h_l_10 <X> T_3_7.lc_trk_g0_7
 (22 2)  (148 114)  (148 114)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (149 114)  (149 114)  routing T_3_7.sp4_h_l_10 <X> T_3_7.lc_trk_g0_7
 (24 2)  (150 114)  (150 114)  routing T_3_7.sp4_h_l_10 <X> T_3_7.lc_trk_g0_7
 (27 2)  (153 114)  (153 114)  routing T_3_7.lc_trk_g1_5 <X> T_3_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 114)  (155 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 114)  (156 114)  routing T_3_7.lc_trk_g1_5 <X> T_3_7.wire_logic_cluster/lc_1/in_1
 (31 2)  (157 114)  (157 114)  routing T_3_7.lc_trk_g2_6 <X> T_3_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 114)  (158 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 114)  (159 114)  routing T_3_7.lc_trk_g2_6 <X> T_3_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 114)  (162 114)  LC_1 Logic Functioning bit
 (37 2)  (163 114)  (163 114)  LC_1 Logic Functioning bit
 (42 2)  (168 114)  (168 114)  LC_1 Logic Functioning bit
 (43 2)  (169 114)  (169 114)  LC_1 Logic Functioning bit
 (50 2)  (176 114)  (176 114)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 115)  (126 115)  routing T_3_7.glb_netwk_3 <X> T_3_7.wire_logic_cluster/lc_7/clk
 (21 3)  (147 115)  (147 115)  routing T_3_7.sp4_h_l_10 <X> T_3_7.lc_trk_g0_7
 (22 3)  (148 115)  (148 115)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (149 115)  (149 115)  routing T_3_7.sp4_v_b_22 <X> T_3_7.lc_trk_g0_6
 (24 3)  (150 115)  (150 115)  routing T_3_7.sp4_v_b_22 <X> T_3_7.lc_trk_g0_6
 (26 3)  (152 115)  (152 115)  routing T_3_7.lc_trk_g2_3 <X> T_3_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 115)  (154 115)  routing T_3_7.lc_trk_g2_3 <X> T_3_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 115)  (155 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (157 115)  (157 115)  routing T_3_7.lc_trk_g2_6 <X> T_3_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 115)  (162 115)  LC_1 Logic Functioning bit
 (37 3)  (163 115)  (163 115)  LC_1 Logic Functioning bit
 (39 3)  (165 115)  (165 115)  LC_1 Logic Functioning bit
 (42 3)  (168 115)  (168 115)  LC_1 Logic Functioning bit
 (43 3)  (169 115)  (169 115)  LC_1 Logic Functioning bit
 (1 4)  (127 116)  (127 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (15 4)  (141 116)  (141 116)  routing T_3_7.sp4_v_b_17 <X> T_3_7.lc_trk_g1_1
 (16 4)  (142 116)  (142 116)  routing T_3_7.sp4_v_b_17 <X> T_3_7.lc_trk_g1_1
 (17 4)  (143 116)  (143 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (147 116)  (147 116)  routing T_3_7.sp4_v_b_11 <X> T_3_7.lc_trk_g1_3
 (22 4)  (148 116)  (148 116)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (149 116)  (149 116)  routing T_3_7.sp4_v_b_11 <X> T_3_7.lc_trk_g1_3
 (26 4)  (152 116)  (152 116)  routing T_3_7.lc_trk_g3_5 <X> T_3_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 116)  (153 116)  routing T_3_7.lc_trk_g1_4 <X> T_3_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 116)  (155 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 116)  (156 116)  routing T_3_7.lc_trk_g1_4 <X> T_3_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 116)  (157 116)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 116)  (158 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 116)  (160 116)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_2/in_3
 (42 4)  (168 116)  (168 116)  LC_2 Logic Functioning bit
 (0 5)  (126 117)  (126 117)  routing T_3_7.lc_trk_g1_3 <X> T_3_7.wire_logic_cluster/lc_7/cen
 (1 5)  (127 117)  (127 117)  routing T_3_7.lc_trk_g1_3 <X> T_3_7.wire_logic_cluster/lc_7/cen
 (21 5)  (147 117)  (147 117)  routing T_3_7.sp4_v_b_11 <X> T_3_7.lc_trk_g1_3
 (27 5)  (153 117)  (153 117)  routing T_3_7.lc_trk_g3_5 <X> T_3_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (154 117)  (154 117)  routing T_3_7.lc_trk_g3_5 <X> T_3_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 117)  (155 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 117)  (157 117)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (158 117)  (158 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (161 117)  (161 117)  routing T_3_7.lc_trk_g0_2 <X> T_3_7.input_2_2
 (12 6)  (138 118)  (138 118)  routing T_3_7.sp4_v_b_5 <X> T_3_7.sp4_h_l_40
 (14 6)  (140 118)  (140 118)  routing T_3_7.wire_logic_cluster/lc_4/out <X> T_3_7.lc_trk_g1_4
 (17 6)  (143 118)  (143 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (144 118)  (144 118)  routing T_3_7.wire_logic_cluster/lc_5/out <X> T_3_7.lc_trk_g1_5
 (22 6)  (148 118)  (148 118)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (150 118)  (150 118)  routing T_3_7.top_op_7 <X> T_3_7.lc_trk_g1_7
 (26 6)  (152 118)  (152 118)  routing T_3_7.lc_trk_g2_7 <X> T_3_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (155 118)  (155 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (157 118)  (157 118)  routing T_3_7.lc_trk_g2_6 <X> T_3_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 118)  (158 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (159 118)  (159 118)  routing T_3_7.lc_trk_g2_6 <X> T_3_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 118)  (162 118)  LC_3 Logic Functioning bit
 (37 6)  (163 118)  (163 118)  LC_3 Logic Functioning bit
 (42 6)  (168 118)  (168 118)  LC_3 Logic Functioning bit
 (43 6)  (169 118)  (169 118)  LC_3 Logic Functioning bit
 (50 6)  (176 118)  (176 118)  Cascade bit: LH_LC03_inmux02_5

 (17 7)  (143 119)  (143 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (147 119)  (147 119)  routing T_3_7.top_op_7 <X> T_3_7.lc_trk_g1_7
 (22 7)  (148 119)  (148 119)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (150 119)  (150 119)  routing T_3_7.top_op_6 <X> T_3_7.lc_trk_g1_6
 (25 7)  (151 119)  (151 119)  routing T_3_7.top_op_6 <X> T_3_7.lc_trk_g1_6
 (26 7)  (152 119)  (152 119)  routing T_3_7.lc_trk_g2_7 <X> T_3_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 119)  (154 119)  routing T_3_7.lc_trk_g2_7 <X> T_3_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 119)  (155 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (157 119)  (157 119)  routing T_3_7.lc_trk_g2_6 <X> T_3_7.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 119)  (162 119)  LC_3 Logic Functioning bit
 (37 7)  (163 119)  (163 119)  LC_3 Logic Functioning bit
 (39 7)  (165 119)  (165 119)  LC_3 Logic Functioning bit
 (42 7)  (168 119)  (168 119)  LC_3 Logic Functioning bit
 (43 7)  (169 119)  (169 119)  LC_3 Logic Functioning bit
 (4 8)  (130 120)  (130 120)  routing T_3_7.sp4_v_t_43 <X> T_3_7.sp4_v_b_6
 (9 8)  (135 120)  (135 120)  routing T_3_7.sp4_v_t_42 <X> T_3_7.sp4_h_r_7
 (21 8)  (147 120)  (147 120)  routing T_3_7.sp4_h_r_35 <X> T_3_7.lc_trk_g2_3
 (22 8)  (148 120)  (148 120)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (149 120)  (149 120)  routing T_3_7.sp4_h_r_35 <X> T_3_7.lc_trk_g2_3
 (24 8)  (150 120)  (150 120)  routing T_3_7.sp4_h_r_35 <X> T_3_7.lc_trk_g2_3
 (29 8)  (155 120)  (155 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (156 120)  (156 120)  routing T_3_7.lc_trk_g0_7 <X> T_3_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (158 120)  (158 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 120)  (159 120)  routing T_3_7.lc_trk_g3_0 <X> T_3_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 120)  (160 120)  routing T_3_7.lc_trk_g3_0 <X> T_3_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 120)  (162 120)  LC_4 Logic Functioning bit
 (38 8)  (164 120)  (164 120)  LC_4 Logic Functioning bit
 (43 8)  (169 120)  (169 120)  LC_4 Logic Functioning bit
 (45 8)  (171 120)  (171 120)  LC_4 Logic Functioning bit
 (27 9)  (153 121)  (153 121)  routing T_3_7.lc_trk_g1_1 <X> T_3_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (155 121)  (155 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (156 121)  (156 121)  routing T_3_7.lc_trk_g0_7 <X> T_3_7.wire_logic_cluster/lc_4/in_1
 (32 9)  (158 121)  (158 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (159 121)  (159 121)  routing T_3_7.lc_trk_g3_1 <X> T_3_7.input_2_4
 (34 9)  (160 121)  (160 121)  routing T_3_7.lc_trk_g3_1 <X> T_3_7.input_2_4
 (36 9)  (162 121)  (162 121)  LC_4 Logic Functioning bit
 (37 9)  (163 121)  (163 121)  LC_4 Logic Functioning bit
 (38 9)  (164 121)  (164 121)  LC_4 Logic Functioning bit
 (42 9)  (168 121)  (168 121)  LC_4 Logic Functioning bit
 (22 10)  (148 122)  (148 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (149 122)  (149 122)  routing T_3_7.sp4_h_r_31 <X> T_3_7.lc_trk_g2_7
 (24 10)  (150 122)  (150 122)  routing T_3_7.sp4_h_r_31 <X> T_3_7.lc_trk_g2_7
 (25 10)  (151 122)  (151 122)  routing T_3_7.wire_logic_cluster/lc_6/out <X> T_3_7.lc_trk_g2_6
 (26 10)  (152 122)  (152 122)  routing T_3_7.lc_trk_g0_7 <X> T_3_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (153 122)  (153 122)  routing T_3_7.lc_trk_g1_1 <X> T_3_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (155 122)  (155 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (158 122)  (158 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 122)  (159 122)  routing T_3_7.lc_trk_g3_3 <X> T_3_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (160 122)  (160 122)  routing T_3_7.lc_trk_g3_3 <X> T_3_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 122)  (162 122)  LC_5 Logic Functioning bit
 (38 10)  (164 122)  (164 122)  LC_5 Logic Functioning bit
 (43 10)  (169 122)  (169 122)  LC_5 Logic Functioning bit
 (45 10)  (171 122)  (171 122)  LC_5 Logic Functioning bit
 (9 11)  (135 123)  (135 123)  routing T_3_7.sp4_v_b_11 <X> T_3_7.sp4_v_t_42
 (10 11)  (136 123)  (136 123)  routing T_3_7.sp4_v_b_11 <X> T_3_7.sp4_v_t_42
 (21 11)  (147 123)  (147 123)  routing T_3_7.sp4_h_r_31 <X> T_3_7.lc_trk_g2_7
 (22 11)  (148 123)  (148 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (152 123)  (152 123)  routing T_3_7.lc_trk_g0_7 <X> T_3_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 123)  (155 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (157 123)  (157 123)  routing T_3_7.lc_trk_g3_3 <X> T_3_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (158 123)  (158 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (162 123)  (162 123)  LC_5 Logic Functioning bit
 (37 11)  (163 123)  (163 123)  LC_5 Logic Functioning bit
 (39 11)  (165 123)  (165 123)  LC_5 Logic Functioning bit
 (43 11)  (169 123)  (169 123)  LC_5 Logic Functioning bit
 (46 11)  (172 123)  (172 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (12 12)  (138 124)  (138 124)  routing T_3_7.sp4_v_b_11 <X> T_3_7.sp4_h_r_11
 (14 12)  (140 124)  (140 124)  routing T_3_7.bnl_op_0 <X> T_3_7.lc_trk_g3_0
 (15 12)  (141 124)  (141 124)  routing T_3_7.sp4_v_t_28 <X> T_3_7.lc_trk_g3_1
 (16 12)  (142 124)  (142 124)  routing T_3_7.sp4_v_t_28 <X> T_3_7.lc_trk_g3_1
 (17 12)  (143 124)  (143 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (148 124)  (148 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (149 124)  (149 124)  routing T_3_7.sp4_h_r_27 <X> T_3_7.lc_trk_g3_3
 (24 12)  (150 124)  (150 124)  routing T_3_7.sp4_h_r_27 <X> T_3_7.lc_trk_g3_3
 (27 12)  (153 124)  (153 124)  routing T_3_7.lc_trk_g1_4 <X> T_3_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 124)  (155 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 124)  (156 124)  routing T_3_7.lc_trk_g1_4 <X> T_3_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (157 124)  (157 124)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 124)  (158 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 124)  (160 124)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 124)  (162 124)  LC_6 Logic Functioning bit
 (38 12)  (164 124)  (164 124)  LC_6 Logic Functioning bit
 (11 13)  (137 125)  (137 125)  routing T_3_7.sp4_v_b_11 <X> T_3_7.sp4_h_r_11
 (14 13)  (140 125)  (140 125)  routing T_3_7.bnl_op_0 <X> T_3_7.lc_trk_g3_0
 (17 13)  (143 125)  (143 125)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (21 13)  (147 125)  (147 125)  routing T_3_7.sp4_h_r_27 <X> T_3_7.lc_trk_g3_3
 (22 13)  (148 125)  (148 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (157 125)  (157 125)  routing T_3_7.lc_trk_g1_6 <X> T_3_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 125)  (162 125)  LC_6 Logic Functioning bit
 (38 13)  (164 125)  (164 125)  LC_6 Logic Functioning bit
 (15 14)  (141 126)  (141 126)  routing T_3_7.rgt_op_5 <X> T_3_7.lc_trk_g3_5
 (17 14)  (143 126)  (143 126)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (144 126)  (144 126)  routing T_3_7.rgt_op_5 <X> T_3_7.lc_trk_g3_5
 (29 14)  (155 126)  (155 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 126)  (157 126)  routing T_3_7.lc_trk_g1_7 <X> T_3_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 126)  (158 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 126)  (160 126)  routing T_3_7.lc_trk_g1_7 <X> T_3_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 126)  (162 126)  LC_7 Logic Functioning bit
 (37 14)  (163 126)  (163 126)  LC_7 Logic Functioning bit
 (38 14)  (164 126)  (164 126)  LC_7 Logic Functioning bit
 (39 14)  (165 126)  (165 126)  LC_7 Logic Functioning bit
 (50 14)  (176 126)  (176 126)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (152 127)  (152 127)  routing T_3_7.lc_trk_g3_2 <X> T_3_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (153 127)  (153 127)  routing T_3_7.lc_trk_g3_2 <X> T_3_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 127)  (154 127)  routing T_3_7.lc_trk_g3_2 <X> T_3_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 127)  (155 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 127)  (157 127)  routing T_3_7.lc_trk_g1_7 <X> T_3_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 127)  (162 127)  LC_7 Logic Functioning bit
 (37 15)  (163 127)  (163 127)  LC_7 Logic Functioning bit
 (38 15)  (164 127)  (164 127)  LC_7 Logic Functioning bit
 (39 15)  (165 127)  (165 127)  LC_7 Logic Functioning bit
 (42 15)  (168 127)  (168 127)  LC_7 Logic Functioning bit


LogicTile_4_7

 (22 0)  (202 112)  (202 112)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 112)  (204 112)  routing T_4_7.top_op_3 <X> T_4_7.lc_trk_g0_3
 (25 0)  (205 112)  (205 112)  routing T_4_7.sp4_h_l_7 <X> T_4_7.lc_trk_g0_2
 (27 0)  (207 112)  (207 112)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (208 112)  (208 112)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 112)  (209 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 112)  (211 112)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 112)  (212 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 112)  (213 112)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (35 0)  (215 112)  (215 112)  routing T_4_7.lc_trk_g0_4 <X> T_4_7.input_2_0
 (36 0)  (216 112)  (216 112)  LC_0 Logic Functioning bit
 (38 0)  (218 112)  (218 112)  LC_0 Logic Functioning bit
 (43 0)  (223 112)  (223 112)  LC_0 Logic Functioning bit
 (45 0)  (225 112)  (225 112)  LC_0 Logic Functioning bit
 (15 1)  (195 113)  (195 113)  routing T_4_7.bot_op_0 <X> T_4_7.lc_trk_g0_0
 (17 1)  (197 113)  (197 113)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (201 113)  (201 113)  routing T_4_7.top_op_3 <X> T_4_7.lc_trk_g0_3
 (22 1)  (202 113)  (202 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (203 113)  (203 113)  routing T_4_7.sp4_h_l_7 <X> T_4_7.lc_trk_g0_2
 (24 1)  (204 113)  (204 113)  routing T_4_7.sp4_h_l_7 <X> T_4_7.lc_trk_g0_2
 (25 1)  (205 113)  (205 113)  routing T_4_7.sp4_h_l_7 <X> T_4_7.lc_trk_g0_2
 (26 1)  (206 113)  (206 113)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 113)  (208 113)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 113)  (209 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (211 113)  (211 113)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (212 113)  (212 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (216 113)  (216 113)  LC_0 Logic Functioning bit
 (37 1)  (217 113)  (217 113)  LC_0 Logic Functioning bit
 (39 1)  (219 113)  (219 113)  LC_0 Logic Functioning bit
 (43 1)  (223 113)  (223 113)  LC_0 Logic Functioning bit
 (0 2)  (180 114)  (180 114)  routing T_4_7.glb_netwk_3 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (2 2)  (182 114)  (182 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (205 114)  (205 114)  routing T_4_7.lft_op_6 <X> T_4_7.lc_trk_g0_6
 (0 3)  (180 115)  (180 115)  routing T_4_7.glb_netwk_3 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (14 3)  (194 115)  (194 115)  routing T_4_7.top_op_4 <X> T_4_7.lc_trk_g0_4
 (15 3)  (195 115)  (195 115)  routing T_4_7.top_op_4 <X> T_4_7.lc_trk_g0_4
 (17 3)  (197 115)  (197 115)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (202 115)  (202 115)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (204 115)  (204 115)  routing T_4_7.lft_op_6 <X> T_4_7.lc_trk_g0_6
 (1 4)  (181 116)  (181 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (4 4)  (184 116)  (184 116)  routing T_4_7.sp4_v_t_38 <X> T_4_7.sp4_v_b_3
 (27 4)  (207 116)  (207 116)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 116)  (208 116)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 116)  (209 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 116)  (211 116)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 116)  (212 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (213 116)  (213 116)  routing T_4_7.lc_trk_g2_5 <X> T_4_7.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 116)  (215 116)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.input_2_2
 (36 4)  (216 116)  (216 116)  LC_2 Logic Functioning bit
 (38 4)  (218 116)  (218 116)  LC_2 Logic Functioning bit
 (43 4)  (223 116)  (223 116)  LC_2 Logic Functioning bit
 (45 4)  (225 116)  (225 116)  LC_2 Logic Functioning bit
 (1 5)  (181 117)  (181 117)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_7/cen
 (8 5)  (188 117)  (188 117)  routing T_4_7.sp4_h_r_4 <X> T_4_7.sp4_v_b_4
 (26 5)  (206 117)  (206 117)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 117)  (208 117)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 117)  (209 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (32 5)  (212 117)  (212 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (213 117)  (213 117)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.input_2_2
 (36 5)  (216 117)  (216 117)  LC_2 Logic Functioning bit
 (37 5)  (217 117)  (217 117)  LC_2 Logic Functioning bit
 (39 5)  (219 117)  (219 117)  LC_2 Logic Functioning bit
 (43 5)  (223 117)  (223 117)  LC_2 Logic Functioning bit
 (12 6)  (192 118)  (192 118)  routing T_4_7.sp4_v_t_40 <X> T_4_7.sp4_h_l_40
 (14 6)  (194 118)  (194 118)  routing T_4_7.lft_op_4 <X> T_4_7.lc_trk_g1_4
 (17 6)  (197 118)  (197 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (198 118)  (198 118)  routing T_4_7.wire_logic_cluster/lc_5/out <X> T_4_7.lc_trk_g1_5
 (21 6)  (201 118)  (201 118)  routing T_4_7.sp4_v_b_15 <X> T_4_7.lc_trk_g1_7
 (22 6)  (202 118)  (202 118)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (203 118)  (203 118)  routing T_4_7.sp4_v_b_15 <X> T_4_7.lc_trk_g1_7
 (28 6)  (208 118)  (208 118)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 118)  (209 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (212 118)  (212 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 118)  (213 118)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 118)  (214 118)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (216 118)  (216 118)  LC_3 Logic Functioning bit
 (38 6)  (218 118)  (218 118)  LC_3 Logic Functioning bit
 (43 6)  (223 118)  (223 118)  LC_3 Logic Functioning bit
 (45 6)  (225 118)  (225 118)  LC_3 Logic Functioning bit
 (11 7)  (191 119)  (191 119)  routing T_4_7.sp4_v_t_40 <X> T_4_7.sp4_h_l_40
 (15 7)  (195 119)  (195 119)  routing T_4_7.lft_op_4 <X> T_4_7.lc_trk_g1_4
 (17 7)  (197 119)  (197 119)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (201 119)  (201 119)  routing T_4_7.sp4_v_b_15 <X> T_4_7.lc_trk_g1_7
 (27 7)  (207 119)  (207 119)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (208 119)  (208 119)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 119)  (209 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 119)  (210 119)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_3/in_1
 (31 7)  (211 119)  (211 119)  routing T_4_7.lc_trk_g3_3 <X> T_4_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (212 119)  (212 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (215 119)  (215 119)  routing T_4_7.lc_trk_g0_3 <X> T_4_7.input_2_3
 (36 7)  (216 119)  (216 119)  LC_3 Logic Functioning bit
 (37 7)  (217 119)  (217 119)  LC_3 Logic Functioning bit
 (38 7)  (218 119)  (218 119)  LC_3 Logic Functioning bit
 (42 7)  (222 119)  (222 119)  LC_3 Logic Functioning bit
 (17 8)  (197 120)  (197 120)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (198 120)  (198 120)  routing T_4_7.bnl_op_1 <X> T_4_7.lc_trk_g2_1
 (25 8)  (205 120)  (205 120)  routing T_4_7.sp4_h_r_34 <X> T_4_7.lc_trk_g2_2
 (27 8)  (207 120)  (207 120)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 120)  (208 120)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 120)  (209 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 120)  (211 120)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 120)  (212 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 120)  (213 120)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 120)  (214 120)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 120)  (216 120)  LC_4 Logic Functioning bit
 (38 8)  (218 120)  (218 120)  LC_4 Logic Functioning bit
 (43 8)  (223 120)  (223 120)  LC_4 Logic Functioning bit
 (45 8)  (225 120)  (225 120)  LC_4 Logic Functioning bit
 (18 9)  (198 121)  (198 121)  routing T_4_7.bnl_op_1 <X> T_4_7.lc_trk_g2_1
 (22 9)  (202 121)  (202 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 121)  (203 121)  routing T_4_7.sp4_h_r_34 <X> T_4_7.lc_trk_g2_2
 (24 9)  (204 121)  (204 121)  routing T_4_7.sp4_h_r_34 <X> T_4_7.lc_trk_g2_2
 (26 9)  (206 121)  (206 121)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 121)  (208 121)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 121)  (209 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 121)  (212 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (213 121)  (213 121)  routing T_4_7.lc_trk_g3_1 <X> T_4_7.input_2_4
 (34 9)  (214 121)  (214 121)  routing T_4_7.lc_trk_g3_1 <X> T_4_7.input_2_4
 (36 9)  (216 121)  (216 121)  LC_4 Logic Functioning bit
 (37 9)  (217 121)  (217 121)  LC_4 Logic Functioning bit
 (39 9)  (219 121)  (219 121)  LC_4 Logic Functioning bit
 (43 9)  (223 121)  (223 121)  LC_4 Logic Functioning bit
 (15 10)  (195 122)  (195 122)  routing T_4_7.sp4_h_l_16 <X> T_4_7.lc_trk_g2_5
 (16 10)  (196 122)  (196 122)  routing T_4_7.sp4_h_l_16 <X> T_4_7.lc_trk_g2_5
 (17 10)  (197 122)  (197 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (201 122)  (201 122)  routing T_4_7.sp4_h_l_34 <X> T_4_7.lc_trk_g2_7
 (22 10)  (202 122)  (202 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (203 122)  (203 122)  routing T_4_7.sp4_h_l_34 <X> T_4_7.lc_trk_g2_7
 (24 10)  (204 122)  (204 122)  routing T_4_7.sp4_h_l_34 <X> T_4_7.lc_trk_g2_7
 (25 10)  (205 122)  (205 122)  routing T_4_7.sp4_h_r_38 <X> T_4_7.lc_trk_g2_6
 (28 10)  (208 122)  (208 122)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 122)  (209 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (211 122)  (211 122)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 122)  (212 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (213 122)  (213 122)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (36 10)  (216 122)  (216 122)  LC_5 Logic Functioning bit
 (38 10)  (218 122)  (218 122)  LC_5 Logic Functioning bit
 (43 10)  (223 122)  (223 122)  LC_5 Logic Functioning bit
 (45 10)  (225 122)  (225 122)  LC_5 Logic Functioning bit
 (14 11)  (194 123)  (194 123)  routing T_4_7.sp4_h_l_17 <X> T_4_7.lc_trk_g2_4
 (15 11)  (195 123)  (195 123)  routing T_4_7.sp4_h_l_17 <X> T_4_7.lc_trk_g2_4
 (16 11)  (196 123)  (196 123)  routing T_4_7.sp4_h_l_17 <X> T_4_7.lc_trk_g2_4
 (17 11)  (197 123)  (197 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (198 123)  (198 123)  routing T_4_7.sp4_h_l_16 <X> T_4_7.lc_trk_g2_5
 (21 11)  (201 123)  (201 123)  routing T_4_7.sp4_h_l_34 <X> T_4_7.lc_trk_g2_7
 (22 11)  (202 123)  (202 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (203 123)  (203 123)  routing T_4_7.sp4_h_r_38 <X> T_4_7.lc_trk_g2_6
 (24 11)  (204 123)  (204 123)  routing T_4_7.sp4_h_r_38 <X> T_4_7.lc_trk_g2_6
 (27 11)  (207 123)  (207 123)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 123)  (208 123)  routing T_4_7.lc_trk_g3_0 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 123)  (209 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (210 123)  (210 123)  routing T_4_7.lc_trk_g2_2 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (31 11)  (211 123)  (211 123)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (212 123)  (212 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (213 123)  (213 123)  routing T_4_7.lc_trk_g2_1 <X> T_4_7.input_2_5
 (36 11)  (216 123)  (216 123)  LC_5 Logic Functioning bit
 (37 11)  (217 123)  (217 123)  LC_5 Logic Functioning bit
 (38 11)  (218 123)  (218 123)  LC_5 Logic Functioning bit
 (42 11)  (222 123)  (222 123)  LC_5 Logic Functioning bit
 (4 12)  (184 124)  (184 124)  routing T_4_7.sp4_h_l_38 <X> T_4_7.sp4_v_b_9
 (6 12)  (186 124)  (186 124)  routing T_4_7.sp4_h_l_38 <X> T_4_7.sp4_v_b_9
 (13 12)  (193 124)  (193 124)  routing T_4_7.sp4_h_l_46 <X> T_4_7.sp4_v_b_11
 (14 12)  (194 124)  (194 124)  routing T_4_7.sp4_v_b_24 <X> T_4_7.lc_trk_g3_0
 (15 12)  (195 124)  (195 124)  routing T_4_7.sp4_v_t_28 <X> T_4_7.lc_trk_g3_1
 (16 12)  (196 124)  (196 124)  routing T_4_7.sp4_v_t_28 <X> T_4_7.lc_trk_g3_1
 (17 12)  (197 124)  (197 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (202 124)  (202 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 124)  (203 124)  routing T_4_7.sp4_h_r_27 <X> T_4_7.lc_trk_g3_3
 (24 12)  (204 124)  (204 124)  routing T_4_7.sp4_h_r_27 <X> T_4_7.lc_trk_g3_3
 (26 12)  (206 124)  (206 124)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 124)  (207 124)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 124)  (209 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 124)  (210 124)  routing T_4_7.lc_trk_g1_4 <X> T_4_7.wire_logic_cluster/lc_6/in_1
 (31 12)  (211 124)  (211 124)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (212 124)  (212 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 124)  (213 124)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 124)  (214 124)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 124)  (215 124)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_6
 (42 12)  (222 124)  (222 124)  LC_6 Logic Functioning bit
 (5 13)  (185 125)  (185 125)  routing T_4_7.sp4_h_l_38 <X> T_4_7.sp4_v_b_9
 (12 13)  (192 125)  (192 125)  routing T_4_7.sp4_h_l_46 <X> T_4_7.sp4_v_b_11
 (16 13)  (196 125)  (196 125)  routing T_4_7.sp4_v_b_24 <X> T_4_7.lc_trk_g3_0
 (17 13)  (197 125)  (197 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (21 13)  (201 125)  (201 125)  routing T_4_7.sp4_h_r_27 <X> T_4_7.lc_trk_g3_3
 (22 13)  (202 125)  (202 125)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (203 125)  (203 125)  routing T_4_7.sp4_h_l_15 <X> T_4_7.lc_trk_g3_2
 (24 13)  (204 125)  (204 125)  routing T_4_7.sp4_h_l_15 <X> T_4_7.lc_trk_g3_2
 (25 13)  (205 125)  (205 125)  routing T_4_7.sp4_h_l_15 <X> T_4_7.lc_trk_g3_2
 (27 13)  (207 125)  (207 125)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 125)  (209 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (211 125)  (211 125)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (212 125)  (212 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (214 125)  (214 125)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_6
 (35 13)  (215 125)  (215 125)  routing T_4_7.lc_trk_g1_7 <X> T_4_7.input_2_6
 (5 14)  (185 126)  (185 126)  routing T_4_7.sp4_v_t_44 <X> T_4_7.sp4_h_l_44
 (14 14)  (194 126)  (194 126)  routing T_4_7.sp4_h_r_44 <X> T_4_7.lc_trk_g3_4
 (29 14)  (209 126)  (209 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (211 126)  (211 126)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (212 126)  (212 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (216 126)  (216 126)  LC_7 Logic Functioning bit
 (37 14)  (217 126)  (217 126)  LC_7 Logic Functioning bit
 (42 14)  (222 126)  (222 126)  LC_7 Logic Functioning bit
 (43 14)  (223 126)  (223 126)  LC_7 Logic Functioning bit
 (50 14)  (230 126)  (230 126)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (186 127)  (186 127)  routing T_4_7.sp4_v_t_44 <X> T_4_7.sp4_h_l_44
 (14 15)  (194 127)  (194 127)  routing T_4_7.sp4_h_r_44 <X> T_4_7.lc_trk_g3_4
 (15 15)  (195 127)  (195 127)  routing T_4_7.sp4_h_r_44 <X> T_4_7.lc_trk_g3_4
 (16 15)  (196 127)  (196 127)  routing T_4_7.sp4_h_r_44 <X> T_4_7.lc_trk_g3_4
 (17 15)  (197 127)  (197 127)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (202 127)  (202 127)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (204 127)  (204 127)  routing T_4_7.tnl_op_6 <X> T_4_7.lc_trk_g3_6
 (25 15)  (205 127)  (205 127)  routing T_4_7.tnl_op_6 <X> T_4_7.lc_trk_g3_6
 (26 15)  (206 127)  (206 127)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (27 15)  (207 127)  (207 127)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 127)  (208 127)  routing T_4_7.lc_trk_g3_2 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 127)  (209 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (211 127)  (211 127)  routing T_4_7.lc_trk_g0_6 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (36 15)  (216 127)  (216 127)  LC_7 Logic Functioning bit
 (37 15)  (217 127)  (217 127)  LC_7 Logic Functioning bit
 (39 15)  (219 127)  (219 127)  LC_7 Logic Functioning bit
 (42 15)  (222 127)  (222 127)  LC_7 Logic Functioning bit
 (43 15)  (223 127)  (223 127)  LC_7 Logic Functioning bit


LogicTile_5_7

 (26 0)  (260 112)  (260 112)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 112)  (262 112)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 112)  (263 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 112)  (264 112)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 112)  (265 112)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 112)  (266 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 112)  (267 112)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 112)  (270 112)  LC_0 Logic Functioning bit
 (38 0)  (272 112)  (272 112)  LC_0 Logic Functioning bit
 (43 0)  (277 112)  (277 112)  LC_0 Logic Functioning bit
 (45 0)  (279 112)  (279 112)  LC_0 Logic Functioning bit
 (26 1)  (260 113)  (260 113)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 113)  (262 113)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 113)  (263 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 113)  (265 113)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 113)  (266 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (268 113)  (268 113)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.input_2_0
 (36 1)  (270 113)  (270 113)  LC_0 Logic Functioning bit
 (37 1)  (271 113)  (271 113)  LC_0 Logic Functioning bit
 (39 1)  (273 113)  (273 113)  LC_0 Logic Functioning bit
 (43 1)  (277 113)  (277 113)  LC_0 Logic Functioning bit
 (48 1)  (282 113)  (282 113)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (234 114)  (234 114)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (2 2)  (236 114)  (236 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (234 115)  (234 115)  routing T_5_7.glb_netwk_3 <X> T_5_7.wire_logic_cluster/lc_7/clk
 (0 4)  (234 116)  (234 116)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_7/cen
 (1 4)  (235 116)  (235 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (251 116)  (251 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (0 5)  (234 117)  (234 117)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_7/cen
 (1 5)  (235 117)  (235 117)  routing T_5_7.lc_trk_g3_3 <X> T_5_7.wire_logic_cluster/lc_7/cen
 (16 5)  (250 117)  (250 117)  routing T_5_7.sp12_h_r_8 <X> T_5_7.lc_trk_g1_0
 (17 5)  (251 117)  (251 117)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (18 5)  (252 117)  (252 117)  routing T_5_7.sp4_r_v_b_25 <X> T_5_7.lc_trk_g1_1
 (26 6)  (260 118)  (260 118)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 118)  (261 118)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 118)  (263 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 118)  (265 118)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 118)  (266 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 118)  (267 118)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (35 6)  (269 118)  (269 118)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.input_2_3
 (36 6)  (270 118)  (270 118)  LC_3 Logic Functioning bit
 (38 6)  (272 118)  (272 118)  LC_3 Logic Functioning bit
 (43 6)  (277 118)  (277 118)  LC_3 Logic Functioning bit
 (45 6)  (279 118)  (279 118)  LC_3 Logic Functioning bit
 (26 7)  (260 119)  (260 119)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 119)  (262 119)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 119)  (263 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 119)  (265 119)  routing T_5_7.lc_trk_g2_6 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 119)  (266 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (267 119)  (267 119)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.input_2_3
 (36 7)  (270 119)  (270 119)  LC_3 Logic Functioning bit
 (37 7)  (271 119)  (271 119)  LC_3 Logic Functioning bit
 (39 7)  (273 119)  (273 119)  LC_3 Logic Functioning bit
 (43 7)  (277 119)  (277 119)  LC_3 Logic Functioning bit
 (48 7)  (282 119)  (282 119)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (28 8)  (262 120)  (262 120)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 120)  (263 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 120)  (264 120)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 120)  (266 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 120)  (268 120)  routing T_5_7.lc_trk_g1_0 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 120)  (270 120)  LC_4 Logic Functioning bit
 (38 8)  (272 120)  (272 120)  LC_4 Logic Functioning bit
 (43 8)  (277 120)  (277 120)  LC_4 Logic Functioning bit
 (45 8)  (279 120)  (279 120)  LC_4 Logic Functioning bit
 (22 9)  (256 121)  (256 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 121)  (257 121)  routing T_5_7.sp4_v_b_42 <X> T_5_7.lc_trk_g2_2
 (24 9)  (258 121)  (258 121)  routing T_5_7.sp4_v_b_42 <X> T_5_7.lc_trk_g2_2
 (27 9)  (261 121)  (261 121)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 121)  (263 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 121)  (264 121)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 9)  (266 121)  (266 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (267 121)  (267 121)  routing T_5_7.lc_trk_g2_2 <X> T_5_7.input_2_4
 (35 9)  (269 121)  (269 121)  routing T_5_7.lc_trk_g2_2 <X> T_5_7.input_2_4
 (36 9)  (270 121)  (270 121)  LC_4 Logic Functioning bit
 (37 9)  (271 121)  (271 121)  LC_4 Logic Functioning bit
 (38 9)  (272 121)  (272 121)  LC_4 Logic Functioning bit
 (42 9)  (276 121)  (276 121)  LC_4 Logic Functioning bit
 (9 10)  (243 122)  (243 122)  routing T_5_7.sp4_v_b_7 <X> T_5_7.sp4_h_l_42
 (15 10)  (249 122)  (249 122)  routing T_5_7.sp4_v_t_32 <X> T_5_7.lc_trk_g2_5
 (16 10)  (250 122)  (250 122)  routing T_5_7.sp4_v_t_32 <X> T_5_7.lc_trk_g2_5
 (17 10)  (251 122)  (251 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (21 10)  (255 122)  (255 122)  routing T_5_7.sp4_h_l_34 <X> T_5_7.lc_trk_g2_7
 (22 10)  (256 122)  (256 122)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (257 122)  (257 122)  routing T_5_7.sp4_h_l_34 <X> T_5_7.lc_trk_g2_7
 (24 10)  (258 122)  (258 122)  routing T_5_7.sp4_h_l_34 <X> T_5_7.lc_trk_g2_7
 (25 10)  (259 122)  (259 122)  routing T_5_7.sp4_h_r_46 <X> T_5_7.lc_trk_g2_6
 (26 10)  (260 122)  (260 122)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (261 122)  (261 122)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 122)  (263 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 122)  (265 122)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 122)  (266 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 122)  (267 122)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 122)  (268 122)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 122)  (269 122)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_5
 (36 10)  (270 122)  (270 122)  LC_5 Logic Functioning bit
 (38 10)  (272 122)  (272 122)  LC_5 Logic Functioning bit
 (43 10)  (277 122)  (277 122)  LC_5 Logic Functioning bit
 (45 10)  (279 122)  (279 122)  LC_5 Logic Functioning bit
 (21 11)  (255 123)  (255 123)  routing T_5_7.sp4_h_l_34 <X> T_5_7.lc_trk_g2_7
 (22 11)  (256 123)  (256 123)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 123)  (257 123)  routing T_5_7.sp4_h_r_46 <X> T_5_7.lc_trk_g2_6
 (24 11)  (258 123)  (258 123)  routing T_5_7.sp4_h_r_46 <X> T_5_7.lc_trk_g2_6
 (25 11)  (259 123)  (259 123)  routing T_5_7.sp4_h_r_46 <X> T_5_7.lc_trk_g2_6
 (26 11)  (260 123)  (260 123)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 123)  (262 123)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 123)  (263 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (265 123)  (265 123)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 123)  (266 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (267 123)  (267 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_5
 (34 11)  (268 123)  (268 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_5
 (35 11)  (269 123)  (269 123)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_5
 (36 11)  (270 123)  (270 123)  LC_5 Logic Functioning bit
 (37 11)  (271 123)  (271 123)  LC_5 Logic Functioning bit
 (39 11)  (273 123)  (273 123)  LC_5 Logic Functioning bit
 (43 11)  (277 123)  (277 123)  LC_5 Logic Functioning bit
 (51 11)  (285 123)  (285 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (255 124)  (255 124)  routing T_5_7.sp4_h_r_35 <X> T_5_7.lc_trk_g3_3
 (22 12)  (256 124)  (256 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (257 124)  (257 124)  routing T_5_7.sp4_h_r_35 <X> T_5_7.lc_trk_g3_3
 (24 12)  (258 124)  (258 124)  routing T_5_7.sp4_h_r_35 <X> T_5_7.lc_trk_g3_3
 (12 14)  (246 126)  (246 126)  routing T_5_7.sp4_v_b_11 <X> T_5_7.sp4_h_l_46
 (22 14)  (256 126)  (256 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (259 126)  (259 126)  routing T_5_7.rgt_op_6 <X> T_5_7.lc_trk_g3_6
 (26 14)  (260 126)  (260 126)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 126)  (261 126)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 126)  (263 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 126)  (265 126)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 126)  (266 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 126)  (267 126)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 126)  (268 126)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 126)  (269 126)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_7
 (36 14)  (270 126)  (270 126)  LC_7 Logic Functioning bit
 (38 14)  (272 126)  (272 126)  LC_7 Logic Functioning bit
 (43 14)  (277 126)  (277 126)  LC_7 Logic Functioning bit
 (45 14)  (279 126)  (279 126)  LC_7 Logic Functioning bit
 (21 15)  (255 127)  (255 127)  routing T_5_7.sp4_r_v_b_47 <X> T_5_7.lc_trk_g3_7
 (22 15)  (256 127)  (256 127)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (258 127)  (258 127)  routing T_5_7.rgt_op_6 <X> T_5_7.lc_trk_g3_6
 (26 15)  (260 127)  (260 127)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 127)  (262 127)  routing T_5_7.lc_trk_g2_7 <X> T_5_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 127)  (263 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 127)  (265 127)  routing T_5_7.lc_trk_g3_7 <X> T_5_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 127)  (266 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (267 127)  (267 127)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_7
 (34 15)  (268 127)  (268 127)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_7
 (35 15)  (269 127)  (269 127)  routing T_5_7.lc_trk_g3_6 <X> T_5_7.input_2_7
 (36 15)  (270 127)  (270 127)  LC_7 Logic Functioning bit
 (37 15)  (271 127)  (271 127)  LC_7 Logic Functioning bit
 (39 15)  (273 127)  (273 127)  LC_7 Logic Functioning bit
 (43 15)  (277 127)  (277 127)  LC_7 Logic Functioning bit
 (48 15)  (282 127)  (282 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_6_7

 (15 0)  (303 112)  (303 112)  routing T_6_7.bot_op_1 <X> T_6_7.lc_trk_g0_1
 (17 0)  (305 112)  (305 112)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (0 2)  (288 114)  (288 114)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (2 2)  (290 114)  (290 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (12 2)  (300 114)  (300 114)  routing T_6_7.sp4_v_b_2 <X> T_6_7.sp4_h_l_39
 (0 3)  (288 115)  (288 115)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (0 4)  (288 116)  (288 116)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_7/cen
 (1 4)  (289 116)  (289 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (288 117)  (288 117)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_7/cen
 (1 5)  (289 117)  (289 117)  routing T_6_7.lc_trk_g3_3 <X> T_6_7.wire_logic_cluster/lc_7/cen
 (10 6)  (298 118)  (298 118)  routing T_6_7.sp4_v_b_11 <X> T_6_7.sp4_h_l_41
 (15 6)  (303 118)  (303 118)  routing T_6_7.bot_op_5 <X> T_6_7.lc_trk_g1_5
 (17 6)  (305 118)  (305 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 12)  (309 124)  (309 124)  routing T_6_7.sp4_v_t_22 <X> T_6_7.lc_trk_g3_3
 (22 12)  (310 124)  (310 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (311 124)  (311 124)  routing T_6_7.sp4_v_t_22 <X> T_6_7.lc_trk_g3_3
 (26 12)  (314 124)  (314 124)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 12)  (317 124)  (317 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 124)  (320 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (321 124)  (321 124)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (322 124)  (322 124)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (323 124)  (323 124)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.input_2_6
 (40 12)  (328 124)  (328 124)  LC_6 Logic Functioning bit
 (45 12)  (333 124)  (333 124)  LC_6 Logic Functioning bit
 (46 12)  (334 124)  (334 124)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (15 13)  (303 125)  (303 125)  routing T_6_7.sp4_v_t_29 <X> T_6_7.lc_trk_g3_0
 (16 13)  (304 125)  (304 125)  routing T_6_7.sp4_v_t_29 <X> T_6_7.lc_trk_g3_0
 (17 13)  (305 125)  (305 125)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (309 125)  (309 125)  routing T_6_7.sp4_v_t_22 <X> T_6_7.lc_trk_g3_3
 (26 13)  (314 125)  (314 125)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 125)  (315 125)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (316 125)  (316 125)  routing T_6_7.lc_trk_g3_7 <X> T_6_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 125)  (317 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (320 125)  (320 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (322 125)  (322 125)  routing T_6_7.lc_trk_g1_5 <X> T_6_7.input_2_6
 (52 13)  (340 125)  (340 125)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (21 14)  (309 126)  (309 126)  routing T_6_7.sp4_h_l_34 <X> T_6_7.lc_trk_g3_7
 (22 14)  (310 126)  (310 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (311 126)  (311 126)  routing T_6_7.sp4_h_l_34 <X> T_6_7.lc_trk_g3_7
 (24 14)  (312 126)  (312 126)  routing T_6_7.sp4_h_l_34 <X> T_6_7.lc_trk_g3_7
 (21 15)  (309 127)  (309 127)  routing T_6_7.sp4_h_l_34 <X> T_6_7.lc_trk_g3_7


LogicTile_7_7

 (8 5)  (350 117)  (350 117)  routing T_7_7.sp4_h_l_47 <X> T_7_7.sp4_v_b_4
 (9 5)  (351 117)  (351 117)  routing T_7_7.sp4_h_l_47 <X> T_7_7.sp4_v_b_4
 (10 5)  (352 117)  (352 117)  routing T_7_7.sp4_h_l_47 <X> T_7_7.sp4_v_b_4


LogicTile_1_6

 (0 2)  (18 98)  (18 98)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (40 98)  (40 98)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 98)  (42 98)  routing T_1_6.bot_op_7 <X> T_1_6.lc_trk_g0_7
 (0 3)  (18 99)  (18 99)  routing T_1_6.glb_netwk_3 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (22 3)  (40 99)  (40 99)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 99)  (42 99)  routing T_1_6.bot_op_6 <X> T_1_6.lc_trk_g0_6
 (0 4)  (18 100)  (18 100)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (1 4)  (19 100)  (19 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (25 4)  (43 100)  (43 100)  routing T_1_6.sp4_h_r_10 <X> T_1_6.lc_trk_g1_2
 (26 4)  (44 100)  (44 100)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (28 4)  (46 100)  (46 100)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (48 100)  (48 100)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (49 100)  (49 100)  routing T_1_6.lc_trk_g0_7 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (54 100)  (54 100)  LC_2 Logic Functioning bit
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (38 4)  (56 100)  (56 100)  LC_2 Logic Functioning bit
 (39 4)  (57 100)  (57 100)  LC_2 Logic Functioning bit
 (41 4)  (59 100)  (59 100)  LC_2 Logic Functioning bit
 (43 4)  (61 100)  (61 100)  LC_2 Logic Functioning bit
 (0 5)  (18 101)  (18 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (1 5)  (19 101)  (19 101)  routing T_1_6.lc_trk_g3_3 <X> T_1_6.wire_logic_cluster/lc_7/cen
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (41 101)  (41 101)  routing T_1_6.sp4_h_r_10 <X> T_1_6.lc_trk_g1_2
 (24 5)  (42 101)  (42 101)  routing T_1_6.sp4_h_r_10 <X> T_1_6.lc_trk_g1_2
 (26 5)  (44 101)  (44 101)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (46 101)  (46 101)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 101)  (47 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 101)  (48 101)  routing T_1_6.lc_trk_g2_7 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 101)  (49 101)  routing T_1_6.lc_trk_g0_7 <X> T_1_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (54 101)  (54 101)  LC_2 Logic Functioning bit
 (38 5)  (56 101)  (56 101)  LC_2 Logic Functioning bit
 (46 5)  (64 101)  (64 101)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (48 5)  (66 101)  (66 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (71 101)  (71 101)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (46 102)  (46 102)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (48 102)  (48 102)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 102)  (51 102)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 102)  (52 102)  routing T_1_6.lc_trk_g3_1 <X> T_1_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (54 102)  (54 102)  LC_3 Logic Functioning bit
 (37 6)  (55 102)  (55 102)  LC_3 Logic Functioning bit
 (38 6)  (56 102)  (56 102)  LC_3 Logic Functioning bit
 (39 6)  (57 102)  (57 102)  LC_3 Logic Functioning bit
 (42 6)  (60 102)  (60 102)  LC_3 Logic Functioning bit
 (45 6)  (63 102)  (63 102)  LC_3 Logic Functioning bit
 (48 6)  (66 102)  (66 102)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (68 102)  (68 102)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (44 103)  (44 103)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (54 103)  (54 103)  LC_3 Logic Functioning bit
 (37 7)  (55 103)  (55 103)  LC_3 Logic Functioning bit
 (38 7)  (56 103)  (56 103)  LC_3 Logic Functioning bit
 (39 7)  (57 103)  (57 103)  LC_3 Logic Functioning bit
 (40 7)  (58 103)  (58 103)  LC_3 Logic Functioning bit
 (42 7)  (60 103)  (60 103)  LC_3 Logic Functioning bit
 (14 10)  (32 106)  (32 106)  routing T_1_6.rgt_op_4 <X> T_1_6.lc_trk_g2_4
 (22 10)  (40 106)  (40 106)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (42 106)  (42 106)  routing T_1_6.tnr_op_7 <X> T_1_6.lc_trk_g2_7
 (25 10)  (43 106)  (43 106)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g2_6
 (15 11)  (33 107)  (33 107)  routing T_1_6.rgt_op_4 <X> T_1_6.lc_trk_g2_4
 (17 11)  (35 107)  (35 107)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (40 107)  (40 107)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (42 107)  (42 107)  routing T_1_6.rgt_op_6 <X> T_1_6.lc_trk_g2_6
 (15 12)  (33 108)  (33 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (17 12)  (35 108)  (35 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (36 108)  (36 108)  routing T_1_6.rgt_op_1 <X> T_1_6.lc_trk_g3_1
 (21 12)  (39 108)  (39 108)  routing T_1_6.sp4_v_t_22 <X> T_1_6.lc_trk_g3_3
 (22 12)  (40 108)  (40 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (41 108)  (41 108)  routing T_1_6.sp4_v_t_22 <X> T_1_6.lc_trk_g3_3
 (21 13)  (39 109)  (39 109)  routing T_1_6.sp4_v_t_22 <X> T_1_6.lc_trk_g3_3
 (26 14)  (44 110)  (44 110)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (46 110)  (46 110)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 110)  (47 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 110)  (48 110)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 110)  (49 110)  routing T_1_6.lc_trk_g0_6 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 110)  (50 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (54 110)  (54 110)  LC_7 Logic Functioning bit
 (37 14)  (55 110)  (55 110)  LC_7 Logic Functioning bit
 (38 14)  (56 110)  (56 110)  LC_7 Logic Functioning bit
 (39 14)  (57 110)  (57 110)  LC_7 Logic Functioning bit
 (41 14)  (59 110)  (59 110)  LC_7 Logic Functioning bit
 (43 14)  (61 110)  (61 110)  LC_7 Logic Functioning bit
 (22 15)  (40 111)  (40 111)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (42 111)  (42 111)  routing T_1_6.tnr_op_6 <X> T_1_6.lc_trk_g3_6
 (26 15)  (44 111)  (44 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (45 111)  (45 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 111)  (46 111)  routing T_1_6.lc_trk_g3_6 <X> T_1_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 111)  (47 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 111)  (48 111)  routing T_1_6.lc_trk_g2_6 <X> T_1_6.wire_logic_cluster/lc_7/in_1
 (31 15)  (49 111)  (49 111)  routing T_1_6.lc_trk_g0_6 <X> T_1_6.wire_logic_cluster/lc_7/in_3
 (37 15)  (55 111)  (55 111)  LC_7 Logic Functioning bit
 (39 15)  (57 111)  (57 111)  LC_7 Logic Functioning bit
 (48 15)  (66 111)  (66 111)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (53 15)  (71 111)  (71 111)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_6

 (8 0)  (80 96)  (80 96)  routing T_2_6.sp4_v_b_1 <X> T_2_6.sp4_h_r_1
 (9 0)  (81 96)  (81 96)  routing T_2_6.sp4_v_b_1 <X> T_2_6.sp4_h_r_1
 (12 0)  (84 96)  (84 96)  routing T_2_6.sp4_v_t_39 <X> T_2_6.sp4_h_r_2
 (15 0)  (87 96)  (87 96)  routing T_2_6.top_op_1 <X> T_2_6.lc_trk_g0_1
 (17 0)  (89 96)  (89 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (26 0)  (98 96)  (98 96)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (101 96)  (101 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 96)  (104 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 96)  (105 96)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 96)  (108 96)  LC_0 Logic Functioning bit
 (37 0)  (109 96)  (109 96)  LC_0 Logic Functioning bit
 (38 0)  (110 96)  (110 96)  LC_0 Logic Functioning bit
 (39 0)  (111 96)  (111 96)  LC_0 Logic Functioning bit
 (41 0)  (113 96)  (113 96)  LC_0 Logic Functioning bit
 (43 0)  (115 96)  (115 96)  LC_0 Logic Functioning bit
 (48 0)  (120 96)  (120 96)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (18 1)  (90 97)  (90 97)  routing T_2_6.top_op_1 <X> T_2_6.lc_trk_g0_1
 (26 1)  (98 97)  (98 97)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (100 97)  (100 97)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 97)  (101 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 97)  (108 97)  LC_0 Logic Functioning bit
 (38 1)  (110 97)  (110 97)  LC_0 Logic Functioning bit
 (48 1)  (120 97)  (120 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (123 97)  (123 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (72 98)  (72 98)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 98)  (87 98)  routing T_2_6.top_op_5 <X> T_2_6.lc_trk_g0_5
 (17 2)  (89 98)  (89 98)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (98 98)  (98 98)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (31 2)  (103 98)  (103 98)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (112 98)  (112 98)  LC_1 Logic Functioning bit
 (42 2)  (114 98)  (114 98)  LC_1 Logic Functioning bit
 (0 3)  (72 99)  (72 99)  routing T_2_6.glb_netwk_3 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (4 3)  (76 99)  (76 99)  routing T_2_6.sp4_v_b_7 <X> T_2_6.sp4_h_l_37
 (15 3)  (87 99)  (87 99)  routing T_2_6.bot_op_4 <X> T_2_6.lc_trk_g0_4
 (17 3)  (89 99)  (89 99)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (90 99)  (90 99)  routing T_2_6.top_op_5 <X> T_2_6.lc_trk_g0_5
 (27 3)  (99 99)  (99 99)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (100 99)  (100 99)  routing T_2_6.lc_trk_g3_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 99)  (101 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (41 3)  (113 99)  (113 99)  LC_1 Logic Functioning bit
 (43 3)  (115 99)  (115 99)  LC_1 Logic Functioning bit
 (3 4)  (75 100)  (75 100)  routing T_2_6.sp12_v_t_23 <X> T_2_6.sp12_h_r_0
 (5 4)  (77 100)  (77 100)  routing T_2_6.sp4_h_l_37 <X> T_2_6.sp4_h_r_3
 (26 4)  (98 100)  (98 100)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (100 100)  (100 100)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (103 100)  (103 100)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 100)  (106 100)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (109 100)  (109 100)  LC_2 Logic Functioning bit
 (39 4)  (111 100)  (111 100)  LC_2 Logic Functioning bit
 (40 4)  (112 100)  (112 100)  LC_2 Logic Functioning bit
 (42 4)  (114 100)  (114 100)  LC_2 Logic Functioning bit
 (4 5)  (76 101)  (76 101)  routing T_2_6.sp4_h_l_37 <X> T_2_6.sp4_h_r_3
 (13 5)  (85 101)  (85 101)  routing T_2_6.sp4_v_t_37 <X> T_2_6.sp4_h_r_5
 (14 5)  (86 101)  (86 101)  routing T_2_6.top_op_0 <X> T_2_6.lc_trk_g1_0
 (15 5)  (87 101)  (87 101)  routing T_2_6.top_op_0 <X> T_2_6.lc_trk_g1_0
 (17 5)  (89 101)  (89 101)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (29 5)  (101 101)  (101 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 101)  (102 101)  routing T_2_6.lc_trk_g3_2 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (31 5)  (103 101)  (103 101)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (38 5)  (110 101)  (110 101)  LC_2 Logic Functioning bit
 (40 5)  (112 101)  (112 101)  LC_2 Logic Functioning bit
 (41 5)  (113 101)  (113 101)  LC_2 Logic Functioning bit
 (42 5)  (114 101)  (114 101)  LC_2 Logic Functioning bit
 (43 5)  (115 101)  (115 101)  LC_2 Logic Functioning bit
 (26 6)  (98 102)  (98 102)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (28 6)  (100 102)  (100 102)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 102)  (102 102)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 102)  (103 102)  routing T_2_6.lc_trk_g2_4 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 102)  (105 102)  routing T_2_6.lc_trk_g2_4 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 102)  (108 102)  LC_3 Logic Functioning bit
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (38 6)  (110 102)  (110 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (43 6)  (115 102)  (115 102)  LC_3 Logic Functioning bit
 (48 6)  (120 102)  (120 102)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (14 7)  (86 103)  (86 103)  routing T_2_6.top_op_4 <X> T_2_6.lc_trk_g1_4
 (15 7)  (87 103)  (87 103)  routing T_2_6.top_op_4 <X> T_2_6.lc_trk_g1_4
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (94 103)  (94 103)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 103)  (96 103)  routing T_2_6.bot_op_6 <X> T_2_6.lc_trk_g1_6
 (27 7)  (99 103)  (99 103)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 103)  (101 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (37 7)  (109 103)  (109 103)  LC_3 Logic Functioning bit
 (39 7)  (111 103)  (111 103)  LC_3 Logic Functioning bit
 (48 7)  (120 103)  (120 103)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (123 103)  (123 103)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (84 104)  (84 104)  routing T_2_6.sp4_v_t_45 <X> T_2_6.sp4_h_r_8
 (14 8)  (86 104)  (86 104)  routing T_2_6.bnl_op_0 <X> T_2_6.lc_trk_g2_0
 (17 8)  (89 104)  (89 104)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (90 104)  (90 104)  routing T_2_6.bnl_op_1 <X> T_2_6.lc_trk_g2_1
 (21 8)  (93 104)  (93 104)  routing T_2_6.sp4_h_r_35 <X> T_2_6.lc_trk_g2_3
 (22 8)  (94 104)  (94 104)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (95 104)  (95 104)  routing T_2_6.sp4_h_r_35 <X> T_2_6.lc_trk_g2_3
 (24 8)  (96 104)  (96 104)  routing T_2_6.sp4_h_r_35 <X> T_2_6.lc_trk_g2_3
 (26 8)  (98 104)  (98 104)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_4/in_0
 (31 8)  (103 104)  (103 104)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 104)  (106 104)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 104)  (109 104)  LC_4 Logic Functioning bit
 (39 8)  (111 104)  (111 104)  LC_4 Logic Functioning bit
 (40 8)  (112 104)  (112 104)  LC_4 Logic Functioning bit
 (41 8)  (113 104)  (113 104)  LC_4 Logic Functioning bit
 (42 8)  (114 104)  (114 104)  LC_4 Logic Functioning bit
 (14 9)  (86 105)  (86 105)  routing T_2_6.bnl_op_0 <X> T_2_6.lc_trk_g2_0
 (17 9)  (89 105)  (89 105)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (18 9)  (90 105)  (90 105)  routing T_2_6.bnl_op_1 <X> T_2_6.lc_trk_g2_1
 (29 9)  (101 105)  (101 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 105)  (103 105)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 105)  (104 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (105 105)  (105 105)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.input_2_4
 (34 9)  (106 105)  (106 105)  routing T_2_6.lc_trk_g3_1 <X> T_2_6.input_2_4
 (36 9)  (108 105)  (108 105)  LC_4 Logic Functioning bit
 (38 9)  (110 105)  (110 105)  LC_4 Logic Functioning bit
 (40 9)  (112 105)  (112 105)  LC_4 Logic Functioning bit
 (41 9)  (113 105)  (113 105)  LC_4 Logic Functioning bit
 (43 9)  (115 105)  (115 105)  LC_4 Logic Functioning bit
 (14 10)  (86 106)  (86 106)  routing T_2_6.bnl_op_4 <X> T_2_6.lc_trk_g2_4
 (25 10)  (97 106)  (97 106)  routing T_2_6.wire_logic_cluster/lc_6/out <X> T_2_6.lc_trk_g2_6
 (28 10)  (100 106)  (100 106)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 106)  (101 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 106)  (102 106)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 106)  (104 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 106)  (105 106)  routing T_2_6.lc_trk_g2_0 <X> T_2_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 106)  (108 106)  LC_5 Logic Functioning bit
 (37 10)  (109 106)  (109 106)  LC_5 Logic Functioning bit
 (38 10)  (110 106)  (110 106)  LC_5 Logic Functioning bit
 (39 10)  (111 106)  (111 106)  LC_5 Logic Functioning bit
 (41 10)  (113 106)  (113 106)  LC_5 Logic Functioning bit
 (43 10)  (115 106)  (115 106)  LC_5 Logic Functioning bit
 (51 10)  (123 106)  (123 106)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (86 107)  (86 107)  routing T_2_6.bnl_op_4 <X> T_2_6.lc_trk_g2_4
 (17 11)  (89 107)  (89 107)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (94 107)  (94 107)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (99 107)  (99 107)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 107)  (101 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 107)  (102 107)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_5/in_1
 (37 11)  (109 107)  (109 107)  LC_5 Logic Functioning bit
 (39 11)  (111 107)  (111 107)  LC_5 Logic Functioning bit
 (46 11)  (118 107)  (118 107)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (48 11)  (120 107)  (120 107)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (53 11)  (125 107)  (125 107)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (15 12)  (87 108)  (87 108)  routing T_2_6.rgt_op_1 <X> T_2_6.lc_trk_g3_1
 (17 12)  (89 108)  (89 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (90 108)  (90 108)  routing T_2_6.rgt_op_1 <X> T_2_6.lc_trk_g3_1
 (25 12)  (97 108)  (97 108)  routing T_2_6.sp4_h_r_34 <X> T_2_6.lc_trk_g3_2
 (26 12)  (98 108)  (98 108)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 108)  (99 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 108)  (101 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 108)  (102 108)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 108)  (104 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 108)  (105 108)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (41 12)  (113 108)  (113 108)  LC_6 Logic Functioning bit
 (43 12)  (115 108)  (115 108)  LC_6 Logic Functioning bit
 (45 12)  (117 108)  (117 108)  LC_6 Logic Functioning bit
 (13 13)  (85 109)  (85 109)  routing T_2_6.sp4_v_t_43 <X> T_2_6.sp4_h_r_11
 (22 13)  (94 109)  (94 109)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (95 109)  (95 109)  routing T_2_6.sp4_h_r_34 <X> T_2_6.lc_trk_g3_2
 (24 13)  (96 109)  (96 109)  routing T_2_6.sp4_h_r_34 <X> T_2_6.lc_trk_g3_2
 (26 13)  (98 109)  (98 109)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 109)  (100 109)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 109)  (101 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 109)  (102 109)  routing T_2_6.lc_trk_g1_6 <X> T_2_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 109)  (103 109)  routing T_2_6.lc_trk_g2_3 <X> T_2_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (108 109)  (108 109)  LC_6 Logic Functioning bit
 (38 13)  (110 109)  (110 109)  LC_6 Logic Functioning bit
 (40 13)  (112 109)  (112 109)  LC_6 Logic Functioning bit
 (41 13)  (113 109)  (113 109)  LC_6 Logic Functioning bit
 (42 13)  (114 109)  (114 109)  LC_6 Logic Functioning bit
 (43 13)  (115 109)  (115 109)  LC_6 Logic Functioning bit
 (51 13)  (123 109)  (123 109)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (124 109)  (124 109)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (4 14)  (76 110)  (76 110)  routing T_2_6.sp4_v_b_9 <X> T_2_6.sp4_v_t_44
 (17 14)  (89 110)  (89 110)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (90 110)  (90 110)  routing T_2_6.bnl_op_5 <X> T_2_6.lc_trk_g3_5
 (26 14)  (98 110)  (98 110)  routing T_2_6.lc_trk_g0_5 <X> T_2_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (100 110)  (100 110)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 110)  (101 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 110)  (102 110)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 110)  (103 110)  routing T_2_6.lc_trk_g3_5 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 110)  (104 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 110)  (105 110)  routing T_2_6.lc_trk_g3_5 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 110)  (106 110)  routing T_2_6.lc_trk_g3_5 <X> T_2_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 110)  (108 110)  LC_7 Logic Functioning bit
 (37 14)  (109 110)  (109 110)  LC_7 Logic Functioning bit
 (38 14)  (110 110)  (110 110)  LC_7 Logic Functioning bit
 (39 14)  (111 110)  (111 110)  LC_7 Logic Functioning bit
 (41 14)  (113 110)  (113 110)  LC_7 Logic Functioning bit
 (43 14)  (115 110)  (115 110)  LC_7 Logic Functioning bit
 (51 14)  (123 110)  (123 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (89 111)  (89 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (90 111)  (90 111)  routing T_2_6.bnl_op_5 <X> T_2_6.lc_trk_g3_5
 (29 15)  (101 111)  (101 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (102 111)  (102 111)  routing T_2_6.lc_trk_g2_6 <X> T_2_6.wire_logic_cluster/lc_7/in_1
 (37 15)  (109 111)  (109 111)  LC_7 Logic Functioning bit
 (39 15)  (111 111)  (111 111)  LC_7 Logic Functioning bit
 (48 15)  (120 111)  (120 111)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_3_6

 (26 0)  (152 96)  (152 96)  routing T_3_6.lc_trk_g1_5 <X> T_3_6.wire_logic_cluster/lc_0/in_0
 (29 0)  (155 96)  (155 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 96)  (156 96)  routing T_3_6.lc_trk_g0_7 <X> T_3_6.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 96)  (157 96)  routing T_3_6.lc_trk_g3_4 <X> T_3_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 96)  (158 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 96)  (159 96)  routing T_3_6.lc_trk_g3_4 <X> T_3_6.wire_logic_cluster/lc_0/in_3
 (34 0)  (160 96)  (160 96)  routing T_3_6.lc_trk_g3_4 <X> T_3_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 96)  (162 96)  LC_0 Logic Functioning bit
 (37 0)  (163 96)  (163 96)  LC_0 Logic Functioning bit
 (38 0)  (164 96)  (164 96)  LC_0 Logic Functioning bit
 (39 0)  (165 96)  (165 96)  LC_0 Logic Functioning bit
 (41 0)  (167 96)  (167 96)  LC_0 Logic Functioning bit
 (42 0)  (168 96)  (168 96)  LC_0 Logic Functioning bit
 (43 0)  (169 96)  (169 96)  LC_0 Logic Functioning bit
 (45 0)  (171 96)  (171 96)  LC_0 Logic Functioning bit
 (52 0)  (178 96)  (178 96)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (153 97)  (153 97)  routing T_3_6.lc_trk_g1_5 <X> T_3_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 97)  (155 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 97)  (156 97)  routing T_3_6.lc_trk_g0_7 <X> T_3_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (158 97)  (158 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (160 97)  (160 97)  routing T_3_6.lc_trk_g1_3 <X> T_3_6.input_2_0
 (35 1)  (161 97)  (161 97)  routing T_3_6.lc_trk_g1_3 <X> T_3_6.input_2_0
 (36 1)  (162 97)  (162 97)  LC_0 Logic Functioning bit
 (37 1)  (163 97)  (163 97)  LC_0 Logic Functioning bit
 (38 1)  (164 97)  (164 97)  LC_0 Logic Functioning bit
 (39 1)  (165 97)  (165 97)  LC_0 Logic Functioning bit
 (41 1)  (167 97)  (167 97)  LC_0 Logic Functioning bit
 (43 1)  (169 97)  (169 97)  LC_0 Logic Functioning bit
 (47 1)  (173 97)  (173 97)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (126 98)  (126 98)  routing T_3_6.glb_netwk_3 <X> T_3_6.wire_logic_cluster/lc_7/clk
 (2 2)  (128 98)  (128 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (148 98)  (148 98)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (150 98)  (150 98)  routing T_3_6.top_op_7 <X> T_3_6.lc_trk_g0_7
 (26 2)  (152 98)  (152 98)  routing T_3_6.lc_trk_g3_4 <X> T_3_6.wire_logic_cluster/lc_1/in_0
 (27 2)  (153 98)  (153 98)  routing T_3_6.lc_trk_g1_5 <X> T_3_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 98)  (155 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 98)  (156 98)  routing T_3_6.lc_trk_g1_5 <X> T_3_6.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 98)  (158 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 98)  (160 98)  routing T_3_6.lc_trk_g1_1 <X> T_3_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (161 98)  (161 98)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input_2_1
 (36 2)  (162 98)  (162 98)  LC_1 Logic Functioning bit
 (37 2)  (163 98)  (163 98)  LC_1 Logic Functioning bit
 (38 2)  (164 98)  (164 98)  LC_1 Logic Functioning bit
 (39 2)  (165 98)  (165 98)  LC_1 Logic Functioning bit
 (41 2)  (167 98)  (167 98)  LC_1 Logic Functioning bit
 (42 2)  (168 98)  (168 98)  LC_1 Logic Functioning bit
 (43 2)  (169 98)  (169 98)  LC_1 Logic Functioning bit
 (45 2)  (171 98)  (171 98)  LC_1 Logic Functioning bit
 (0 3)  (126 99)  (126 99)  routing T_3_6.glb_netwk_3 <X> T_3_6.wire_logic_cluster/lc_7/clk
 (21 3)  (147 99)  (147 99)  routing T_3_6.top_op_7 <X> T_3_6.lc_trk_g0_7
 (27 3)  (153 99)  (153 99)  routing T_3_6.lc_trk_g3_4 <X> T_3_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 99)  (154 99)  routing T_3_6.lc_trk_g3_4 <X> T_3_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 99)  (155 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (158 99)  (158 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (159 99)  (159 99)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input_2_1
 (34 3)  (160 99)  (160 99)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input_2_1
 (35 3)  (161 99)  (161 99)  routing T_3_6.lc_trk_g3_6 <X> T_3_6.input_2_1
 (36 3)  (162 99)  (162 99)  LC_1 Logic Functioning bit
 (37 3)  (163 99)  (163 99)  LC_1 Logic Functioning bit
 (38 3)  (164 99)  (164 99)  LC_1 Logic Functioning bit
 (39 3)  (165 99)  (165 99)  LC_1 Logic Functioning bit
 (40 3)  (166 99)  (166 99)  LC_1 Logic Functioning bit
 (42 3)  (168 99)  (168 99)  LC_1 Logic Functioning bit
 (47 3)  (173 99)  (173 99)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (51 3)  (177 99)  (177 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (0 4)  (126 100)  (126 100)  routing T_3_6.lc_trk_g3_3 <X> T_3_6.wire_logic_cluster/lc_7/cen
 (1 4)  (127 100)  (127 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (10 4)  (136 100)  (136 100)  routing T_3_6.sp4_v_t_46 <X> T_3_6.sp4_h_r_4
 (15 4)  (141 100)  (141 100)  routing T_3_6.top_op_1 <X> T_3_6.lc_trk_g1_1
 (17 4)  (143 100)  (143 100)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (21 4)  (147 100)  (147 100)  routing T_3_6.bnr_op_3 <X> T_3_6.lc_trk_g1_3
 (22 4)  (148 100)  (148 100)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (0 5)  (126 101)  (126 101)  routing T_3_6.lc_trk_g3_3 <X> T_3_6.wire_logic_cluster/lc_7/cen
 (1 5)  (127 101)  (127 101)  routing T_3_6.lc_trk_g3_3 <X> T_3_6.wire_logic_cluster/lc_7/cen
 (18 5)  (144 101)  (144 101)  routing T_3_6.top_op_1 <X> T_3_6.lc_trk_g1_1
 (21 5)  (147 101)  (147 101)  routing T_3_6.bnr_op_3 <X> T_3_6.lc_trk_g1_3
 (15 6)  (141 102)  (141 102)  routing T_3_6.top_op_5 <X> T_3_6.lc_trk_g1_5
 (17 6)  (143 102)  (143 102)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (147 102)  (147 102)  routing T_3_6.bnr_op_7 <X> T_3_6.lc_trk_g1_7
 (22 6)  (148 102)  (148 102)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (9 7)  (135 103)  (135 103)  routing T_3_6.sp4_v_b_8 <X> T_3_6.sp4_v_t_41
 (10 7)  (136 103)  (136 103)  routing T_3_6.sp4_v_b_8 <X> T_3_6.sp4_v_t_41
 (15 7)  (141 103)  (141 103)  routing T_3_6.sp4_v_t_9 <X> T_3_6.lc_trk_g1_4
 (16 7)  (142 103)  (142 103)  routing T_3_6.sp4_v_t_9 <X> T_3_6.lc_trk_g1_4
 (17 7)  (143 103)  (143 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (18 7)  (144 103)  (144 103)  routing T_3_6.top_op_5 <X> T_3_6.lc_trk_g1_5
 (21 7)  (147 103)  (147 103)  routing T_3_6.bnr_op_7 <X> T_3_6.lc_trk_g1_7
 (14 8)  (140 104)  (140 104)  routing T_3_6.rgt_op_0 <X> T_3_6.lc_trk_g2_0
 (27 8)  (153 104)  (153 104)  routing T_3_6.lc_trk_g3_0 <X> T_3_6.wire_logic_cluster/lc_4/in_1
 (28 8)  (154 104)  (154 104)  routing T_3_6.lc_trk_g3_0 <X> T_3_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (155 104)  (155 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (157 104)  (157 104)  routing T_3_6.lc_trk_g1_4 <X> T_3_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 104)  (158 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (160 104)  (160 104)  routing T_3_6.lc_trk_g1_4 <X> T_3_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 104)  (162 104)  LC_4 Logic Functioning bit
 (38 8)  (164 104)  (164 104)  LC_4 Logic Functioning bit
 (15 9)  (141 105)  (141 105)  routing T_3_6.rgt_op_0 <X> T_3_6.lc_trk_g2_0
 (17 9)  (143 105)  (143 105)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (36 9)  (162 105)  (162 105)  LC_4 Logic Functioning bit
 (38 9)  (164 105)  (164 105)  LC_4 Logic Functioning bit
 (4 10)  (130 106)  (130 106)  routing T_3_6.sp4_v_b_10 <X> T_3_6.sp4_v_t_43
 (6 10)  (132 106)  (132 106)  routing T_3_6.sp4_v_b_10 <X> T_3_6.sp4_v_t_43
 (26 10)  (152 106)  (152 106)  routing T_3_6.lc_trk_g1_4 <X> T_3_6.wire_logic_cluster/lc_5/in_0
 (36 10)  (162 106)  (162 106)  LC_5 Logic Functioning bit
 (37 10)  (163 106)  (163 106)  LC_5 Logic Functioning bit
 (38 10)  (164 106)  (164 106)  LC_5 Logic Functioning bit
 (41 10)  (167 106)  (167 106)  LC_5 Logic Functioning bit
 (42 10)  (168 106)  (168 106)  LC_5 Logic Functioning bit
 (43 10)  (169 106)  (169 106)  LC_5 Logic Functioning bit
 (50 10)  (176 106)  (176 106)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (153 107)  (153 107)  routing T_3_6.lc_trk_g1_4 <X> T_3_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 107)  (155 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (162 107)  (162 107)  LC_5 Logic Functioning bit
 (37 11)  (163 107)  (163 107)  LC_5 Logic Functioning bit
 (39 11)  (165 107)  (165 107)  LC_5 Logic Functioning bit
 (40 11)  (166 107)  (166 107)  LC_5 Logic Functioning bit
 (42 11)  (168 107)  (168 107)  LC_5 Logic Functioning bit
 (43 11)  (169 107)  (169 107)  LC_5 Logic Functioning bit
 (48 11)  (174 107)  (174 107)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (140 108)  (140 108)  routing T_3_6.bnl_op_0 <X> T_3_6.lc_trk_g3_0
 (22 12)  (148 108)  (148 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (14 13)  (140 109)  (140 109)  routing T_3_6.bnl_op_0 <X> T_3_6.lc_trk_g3_0
 (17 13)  (143 109)  (143 109)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (14 14)  (140 110)  (140 110)  routing T_3_6.rgt_op_4 <X> T_3_6.lc_trk_g3_4
 (28 14)  (154 110)  (154 110)  routing T_3_6.lc_trk_g2_0 <X> T_3_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (155 110)  (155 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (157 110)  (157 110)  routing T_3_6.lc_trk_g1_7 <X> T_3_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 110)  (158 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 110)  (160 110)  routing T_3_6.lc_trk_g1_7 <X> T_3_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 110)  (162 110)  LC_7 Logic Functioning bit
 (38 14)  (164 110)  (164 110)  LC_7 Logic Functioning bit
 (15 15)  (141 111)  (141 111)  routing T_3_6.rgt_op_4 <X> T_3_6.lc_trk_g3_4
 (17 15)  (143 111)  (143 111)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (148 111)  (148 111)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (149 111)  (149 111)  routing T_3_6.sp4_h_r_30 <X> T_3_6.lc_trk_g3_6
 (24 15)  (150 111)  (150 111)  routing T_3_6.sp4_h_r_30 <X> T_3_6.lc_trk_g3_6
 (25 15)  (151 111)  (151 111)  routing T_3_6.sp4_h_r_30 <X> T_3_6.lc_trk_g3_6
 (31 15)  (157 111)  (157 111)  routing T_3_6.lc_trk_g1_7 <X> T_3_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 111)  (162 111)  LC_7 Logic Functioning bit
 (38 15)  (164 111)  (164 111)  LC_7 Logic Functioning bit


LogicTile_4_6

 (22 0)  (202 96)  (202 96)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (204 96)  (204 96)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (28 0)  (208 96)  (208 96)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 96)  (209 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (210 96)  (210 96)  routing T_4_6.lc_trk_g2_5 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (32 0)  (212 96)  (212 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 96)  (213 96)  routing T_4_6.lc_trk_g2_1 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 96)  (216 96)  LC_0 Logic Functioning bit
 (38 0)  (218 96)  (218 96)  LC_0 Logic Functioning bit
 (43 0)  (223 96)  (223 96)  LC_0 Logic Functioning bit
 (45 0)  (225 96)  (225 96)  LC_0 Logic Functioning bit
 (21 1)  (201 97)  (201 97)  routing T_4_6.top_op_3 <X> T_4_6.lc_trk_g0_3
 (27 1)  (207 97)  (207 97)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 97)  (208 97)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 97)  (209 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 97)  (212 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (214 97)  (214 97)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.input_2_0
 (36 1)  (216 97)  (216 97)  LC_0 Logic Functioning bit
 (37 1)  (217 97)  (217 97)  LC_0 Logic Functioning bit
 (39 1)  (219 97)  (219 97)  LC_0 Logic Functioning bit
 (43 1)  (223 97)  (223 97)  LC_0 Logic Functioning bit
 (48 1)  (228 97)  (228 97)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (180 98)  (180 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (182 98)  (182 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 99)  (180 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (14 3)  (194 99)  (194 99)  routing T_4_6.top_op_4 <X> T_4_6.lc_trk_g0_4
 (15 3)  (195 99)  (195 99)  routing T_4_6.top_op_4 <X> T_4_6.lc_trk_g0_4
 (17 3)  (197 99)  (197 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (0 4)  (180 100)  (180 100)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 4)  (181 100)  (181 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (8 4)  (188 100)  (188 100)  routing T_4_6.sp4_v_b_4 <X> T_4_6.sp4_h_r_4
 (9 4)  (189 100)  (189 100)  routing T_4_6.sp4_v_b_4 <X> T_4_6.sp4_h_r_4
 (15 4)  (195 100)  (195 100)  routing T_4_6.lft_op_1 <X> T_4_6.lc_trk_g1_1
 (17 4)  (197 100)  (197 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (198 100)  (198 100)  routing T_4_6.lft_op_1 <X> T_4_6.lc_trk_g1_1
 (0 5)  (180 101)  (180 101)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (1 5)  (181 101)  (181 101)  routing T_4_6.lc_trk_g3_3 <X> T_4_6.wire_logic_cluster/lc_7/cen
 (14 5)  (194 101)  (194 101)  routing T_4_6.top_op_0 <X> T_4_6.lc_trk_g1_0
 (15 5)  (195 101)  (195 101)  routing T_4_6.top_op_0 <X> T_4_6.lc_trk_g1_0
 (17 5)  (197 101)  (197 101)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (202 101)  (202 101)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (204 101)  (204 101)  routing T_4_6.top_op_2 <X> T_4_6.lc_trk_g1_2
 (25 5)  (205 101)  (205 101)  routing T_4_6.top_op_2 <X> T_4_6.lc_trk_g1_2
 (21 6)  (201 102)  (201 102)  routing T_4_6.lft_op_7 <X> T_4_6.lc_trk_g1_7
 (22 6)  (202 102)  (202 102)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (204 102)  (204 102)  routing T_4_6.lft_op_7 <X> T_4_6.lc_trk_g1_7
 (28 6)  (208 102)  (208 102)  routing T_4_6.lc_trk_g2_4 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 102)  (209 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 102)  (210 102)  routing T_4_6.lc_trk_g2_4 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (31 6)  (211 102)  (211 102)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (212 102)  (212 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (216 102)  (216 102)  LC_3 Logic Functioning bit
 (37 6)  (217 102)  (217 102)  LC_3 Logic Functioning bit
 (38 6)  (218 102)  (218 102)  LC_3 Logic Functioning bit
 (39 6)  (219 102)  (219 102)  LC_3 Logic Functioning bit
 (41 6)  (221 102)  (221 102)  LC_3 Logic Functioning bit
 (42 6)  (222 102)  (222 102)  LC_3 Logic Functioning bit
 (43 6)  (223 102)  (223 102)  LC_3 Logic Functioning bit
 (26 7)  (206 103)  (206 103)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 103)  (209 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (212 103)  (212 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (214 103)  (214 103)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.input_2_3
 (36 7)  (216 103)  (216 103)  LC_3 Logic Functioning bit
 (37 7)  (217 103)  (217 103)  LC_3 Logic Functioning bit
 (38 7)  (218 103)  (218 103)  LC_3 Logic Functioning bit
 (39 7)  (219 103)  (219 103)  LC_3 Logic Functioning bit
 (40 7)  (220 103)  (220 103)  LC_3 Logic Functioning bit
 (41 7)  (221 103)  (221 103)  LC_3 Logic Functioning bit
 (42 7)  (222 103)  (222 103)  LC_3 Logic Functioning bit
 (43 7)  (223 103)  (223 103)  LC_3 Logic Functioning bit
 (15 8)  (195 104)  (195 104)  routing T_4_6.sp4_h_r_41 <X> T_4_6.lc_trk_g2_1
 (16 8)  (196 104)  (196 104)  routing T_4_6.sp4_h_r_41 <X> T_4_6.lc_trk_g2_1
 (17 8)  (197 104)  (197 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (198 104)  (198 104)  routing T_4_6.sp4_h_r_41 <X> T_4_6.lc_trk_g2_1
 (22 8)  (202 104)  (202 104)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (204 104)  (204 104)  routing T_4_6.tnr_op_3 <X> T_4_6.lc_trk_g2_3
 (26 8)  (206 104)  (206 104)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (32 8)  (212 104)  (212 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (214 104)  (214 104)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 104)  (216 104)  LC_4 Logic Functioning bit
 (38 8)  (218 104)  (218 104)  LC_4 Logic Functioning bit
 (42 8)  (222 104)  (222 104)  LC_4 Logic Functioning bit
 (43 8)  (223 104)  (223 104)  LC_4 Logic Functioning bit
 (46 8)  (226 104)  (226 104)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (230 104)  (230 104)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (231 104)  (231 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (198 105)  (198 105)  routing T_4_6.sp4_h_r_41 <X> T_4_6.lc_trk_g2_1
 (26 9)  (206 105)  (206 105)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 105)  (208 105)  routing T_4_6.lc_trk_g2_6 <X> T_4_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 105)  (209 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (211 105)  (211 105)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (37 9)  (217 105)  (217 105)  LC_4 Logic Functioning bit
 (39 9)  (219 105)  (219 105)  LC_4 Logic Functioning bit
 (42 9)  (222 105)  (222 105)  LC_4 Logic Functioning bit
 (43 9)  (223 105)  (223 105)  LC_4 Logic Functioning bit
 (16 10)  (196 106)  (196 106)  routing T_4_6.sp4_v_b_37 <X> T_4_6.lc_trk_g2_5
 (17 10)  (197 106)  (197 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (198 106)  (198 106)  routing T_4_6.sp4_v_b_37 <X> T_4_6.lc_trk_g2_5
 (27 10)  (207 106)  (207 106)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 106)  (208 106)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 106)  (209 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 106)  (210 106)  routing T_4_6.lc_trk_g3_5 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 106)  (211 106)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 106)  (212 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (214 106)  (214 106)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (39 10)  (219 106)  (219 106)  LC_5 Logic Functioning bit
 (50 10)  (230 106)  (230 106)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (231 106)  (231 106)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (15 11)  (195 107)  (195 107)  routing T_4_6.tnr_op_4 <X> T_4_6.lc_trk_g2_4
 (17 11)  (197 107)  (197 107)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (18 11)  (198 107)  (198 107)  routing T_4_6.sp4_v_b_37 <X> T_4_6.lc_trk_g2_5
 (22 11)  (202 107)  (202 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (203 107)  (203 107)  routing T_4_6.sp4_v_b_46 <X> T_4_6.lc_trk_g2_6
 (24 11)  (204 107)  (204 107)  routing T_4_6.sp4_v_b_46 <X> T_4_6.lc_trk_g2_6
 (26 11)  (206 107)  (206 107)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 107)  (208 107)  routing T_4_6.lc_trk_g2_3 <X> T_4_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 107)  (209 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (211 107)  (211 107)  routing T_4_6.lc_trk_g1_7 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (15 12)  (195 108)  (195 108)  routing T_4_6.sp4_h_r_25 <X> T_4_6.lc_trk_g3_1
 (16 12)  (196 108)  (196 108)  routing T_4_6.sp4_h_r_25 <X> T_4_6.lc_trk_g3_1
 (17 12)  (197 108)  (197 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (202 108)  (202 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (203 108)  (203 108)  routing T_4_6.sp4_h_r_27 <X> T_4_6.lc_trk_g3_3
 (24 12)  (204 108)  (204 108)  routing T_4_6.sp4_h_r_27 <X> T_4_6.lc_trk_g3_3
 (18 13)  (198 109)  (198 109)  routing T_4_6.sp4_h_r_25 <X> T_4_6.lc_trk_g3_1
 (21 13)  (201 109)  (201 109)  routing T_4_6.sp4_h_r_27 <X> T_4_6.lc_trk_g3_3
 (8 14)  (188 110)  (188 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (9 14)  (189 110)  (189 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (10 14)  (190 110)  (190 110)  routing T_4_6.sp4_v_t_41 <X> T_4_6.sp4_h_l_47
 (12 14)  (192 110)  (192 110)  routing T_4_6.sp4_v_b_11 <X> T_4_6.sp4_h_l_46
 (15 14)  (195 110)  (195 110)  routing T_4_6.tnr_op_5 <X> T_4_6.lc_trk_g3_5
 (17 14)  (197 110)  (197 110)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5


LogicTile_5_6

 (12 0)  (246 96)  (246 96)  routing T_5_6.sp4_v_b_8 <X> T_5_6.sp4_h_r_2
 (31 0)  (265 96)  (265 96)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 96)  (266 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 96)  (267 96)  routing T_5_6.lc_trk_g2_5 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 96)  (270 96)  LC_0 Logic Functioning bit
 (37 0)  (271 96)  (271 96)  LC_0 Logic Functioning bit
 (38 0)  (272 96)  (272 96)  LC_0 Logic Functioning bit
 (39 0)  (273 96)  (273 96)  LC_0 Logic Functioning bit
 (45 0)  (279 96)  (279 96)  LC_0 Logic Functioning bit
 (11 1)  (245 97)  (245 97)  routing T_5_6.sp4_v_b_8 <X> T_5_6.sp4_h_r_2
 (13 1)  (247 97)  (247 97)  routing T_5_6.sp4_v_b_8 <X> T_5_6.sp4_h_r_2
 (36 1)  (270 97)  (270 97)  LC_0 Logic Functioning bit
 (37 1)  (271 97)  (271 97)  LC_0 Logic Functioning bit
 (38 1)  (272 97)  (272 97)  LC_0 Logic Functioning bit
 (39 1)  (273 97)  (273 97)  LC_0 Logic Functioning bit
 (0 2)  (234 98)  (234 98)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (236 98)  (236 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (255 98)  (255 98)  routing T_5_6.sp12_h_l_4 <X> T_5_6.lc_trk_g0_7
 (22 2)  (256 98)  (256 98)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (258 98)  (258 98)  routing T_5_6.sp12_h_l_4 <X> T_5_6.lc_trk_g0_7
 (31 2)  (265 98)  (265 98)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 98)  (266 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 98)  (267 98)  routing T_5_6.lc_trk_g2_4 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 98)  (270 98)  LC_1 Logic Functioning bit
 (37 2)  (271 98)  (271 98)  LC_1 Logic Functioning bit
 (38 2)  (272 98)  (272 98)  LC_1 Logic Functioning bit
 (39 2)  (273 98)  (273 98)  LC_1 Logic Functioning bit
 (45 2)  (279 98)  (279 98)  LC_1 Logic Functioning bit
 (0 3)  (234 99)  (234 99)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (21 3)  (255 99)  (255 99)  routing T_5_6.sp12_h_l_4 <X> T_5_6.lc_trk_g0_7
 (36 3)  (270 99)  (270 99)  LC_1 Logic Functioning bit
 (37 3)  (271 99)  (271 99)  LC_1 Logic Functioning bit
 (38 3)  (272 99)  (272 99)  LC_1 Logic Functioning bit
 (39 3)  (273 99)  (273 99)  LC_1 Logic Functioning bit
 (0 4)  (234 100)  (234 100)  routing T_5_6.lc_trk_g2_2 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (1 4)  (235 100)  (235 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (31 4)  (265 100)  (265 100)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 100)  (266 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (270 100)  (270 100)  LC_2 Logic Functioning bit
 (37 4)  (271 100)  (271 100)  LC_2 Logic Functioning bit
 (38 4)  (272 100)  (272 100)  LC_2 Logic Functioning bit
 (39 4)  (273 100)  (273 100)  LC_2 Logic Functioning bit
 (45 4)  (279 100)  (279 100)  LC_2 Logic Functioning bit
 (1 5)  (235 101)  (235 101)  routing T_5_6.lc_trk_g2_2 <X> T_5_6.wire_logic_cluster/lc_7/cen
 (31 5)  (265 101)  (265 101)  routing T_5_6.lc_trk_g0_7 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 101)  (270 101)  LC_2 Logic Functioning bit
 (37 5)  (271 101)  (271 101)  LC_2 Logic Functioning bit
 (38 5)  (272 101)  (272 101)  LC_2 Logic Functioning bit
 (39 5)  (273 101)  (273 101)  LC_2 Logic Functioning bit
 (51 5)  (285 101)  (285 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (32 6)  (266 102)  (266 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 102)  (267 102)  routing T_5_6.lc_trk_g2_0 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 102)  (270 102)  LC_3 Logic Functioning bit
 (37 6)  (271 102)  (271 102)  LC_3 Logic Functioning bit
 (38 6)  (272 102)  (272 102)  LC_3 Logic Functioning bit
 (39 6)  (273 102)  (273 102)  LC_3 Logic Functioning bit
 (45 6)  (279 102)  (279 102)  LC_3 Logic Functioning bit
 (36 7)  (270 103)  (270 103)  LC_3 Logic Functioning bit
 (37 7)  (271 103)  (271 103)  LC_3 Logic Functioning bit
 (38 7)  (272 103)  (272 103)  LC_3 Logic Functioning bit
 (39 7)  (273 103)  (273 103)  LC_3 Logic Functioning bit
 (53 7)  (287 103)  (287 103)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (248 104)  (248 104)  routing T_5_6.sp4_v_b_24 <X> T_5_6.lc_trk_g2_0
 (25 8)  (259 104)  (259 104)  routing T_5_6.bnl_op_2 <X> T_5_6.lc_trk_g2_2
 (32 8)  (266 104)  (266 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 104)  (267 104)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 104)  (268 104)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 104)  (270 104)  LC_4 Logic Functioning bit
 (37 8)  (271 104)  (271 104)  LC_4 Logic Functioning bit
 (38 8)  (272 104)  (272 104)  LC_4 Logic Functioning bit
 (39 8)  (273 104)  (273 104)  LC_4 Logic Functioning bit
 (45 8)  (279 104)  (279 104)  LC_4 Logic Functioning bit
 (51 8)  (285 104)  (285 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (16 9)  (250 105)  (250 105)  routing T_5_6.sp4_v_b_24 <X> T_5_6.lc_trk_g2_0
 (17 9)  (251 105)  (251 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (256 105)  (256 105)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (259 105)  (259 105)  routing T_5_6.bnl_op_2 <X> T_5_6.lc_trk_g2_2
 (36 9)  (270 105)  (270 105)  LC_4 Logic Functioning bit
 (37 9)  (271 105)  (271 105)  LC_4 Logic Functioning bit
 (38 9)  (272 105)  (272 105)  LC_4 Logic Functioning bit
 (39 9)  (273 105)  (273 105)  LC_4 Logic Functioning bit
 (5 10)  (239 106)  (239 106)  routing T_5_6.sp4_v_t_43 <X> T_5_6.sp4_h_l_43
 (15 10)  (249 106)  (249 106)  routing T_5_6.sp4_h_r_45 <X> T_5_6.lc_trk_g2_5
 (16 10)  (250 106)  (250 106)  routing T_5_6.sp4_h_r_45 <X> T_5_6.lc_trk_g2_5
 (17 10)  (251 106)  (251 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (252 106)  (252 106)  routing T_5_6.sp4_h_r_45 <X> T_5_6.lc_trk_g2_5
 (25 10)  (259 106)  (259 106)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (31 10)  (265 106)  (265 106)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 106)  (266 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 106)  (267 106)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 106)  (268 106)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 106)  (270 106)  LC_5 Logic Functioning bit
 (37 10)  (271 106)  (271 106)  LC_5 Logic Functioning bit
 (38 10)  (272 106)  (272 106)  LC_5 Logic Functioning bit
 (39 10)  (273 106)  (273 106)  LC_5 Logic Functioning bit
 (45 10)  (279 106)  (279 106)  LC_5 Logic Functioning bit
 (51 10)  (285 106)  (285 106)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (6 11)  (240 107)  (240 107)  routing T_5_6.sp4_v_t_43 <X> T_5_6.sp4_h_l_43
 (12 11)  (246 107)  (246 107)  routing T_5_6.sp4_h_l_45 <X> T_5_6.sp4_v_t_45
 (14 11)  (248 107)  (248 107)  routing T_5_6.sp4_h_l_17 <X> T_5_6.lc_trk_g2_4
 (15 11)  (249 107)  (249 107)  routing T_5_6.sp4_h_l_17 <X> T_5_6.lc_trk_g2_4
 (16 11)  (250 107)  (250 107)  routing T_5_6.sp4_h_l_17 <X> T_5_6.lc_trk_g2_4
 (17 11)  (251 107)  (251 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (18 11)  (252 107)  (252 107)  routing T_5_6.sp4_h_r_45 <X> T_5_6.lc_trk_g2_5
 (22 11)  (256 107)  (256 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (257 107)  (257 107)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (24 11)  (258 107)  (258 107)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (25 11)  (259 107)  (259 107)  routing T_5_6.sp4_h_r_46 <X> T_5_6.lc_trk_g2_6
 (31 11)  (265 107)  (265 107)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (36 11)  (270 107)  (270 107)  LC_5 Logic Functioning bit
 (37 11)  (271 107)  (271 107)  LC_5 Logic Functioning bit
 (38 11)  (272 107)  (272 107)  LC_5 Logic Functioning bit
 (39 11)  (273 107)  (273 107)  LC_5 Logic Functioning bit
 (14 12)  (248 108)  (248 108)  routing T_5_6.sp4_h_r_40 <X> T_5_6.lc_trk_g3_0
 (22 12)  (256 108)  (256 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (36 12)  (270 108)  (270 108)  LC_6 Logic Functioning bit
 (38 12)  (272 108)  (272 108)  LC_6 Logic Functioning bit
 (41 12)  (275 108)  (275 108)  LC_6 Logic Functioning bit
 (43 12)  (277 108)  (277 108)  LC_6 Logic Functioning bit
 (45 12)  (279 108)  (279 108)  LC_6 Logic Functioning bit
 (14 13)  (248 109)  (248 109)  routing T_5_6.sp4_h_r_40 <X> T_5_6.lc_trk_g3_0
 (15 13)  (249 109)  (249 109)  routing T_5_6.sp4_h_r_40 <X> T_5_6.lc_trk_g3_0
 (16 13)  (250 109)  (250 109)  routing T_5_6.sp4_h_r_40 <X> T_5_6.lc_trk_g3_0
 (17 13)  (251 109)  (251 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (21 13)  (255 109)  (255 109)  routing T_5_6.sp4_r_v_b_43 <X> T_5_6.lc_trk_g3_3
 (26 13)  (260 109)  (260 109)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (261 109)  (261 109)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 109)  (262 109)  routing T_5_6.lc_trk_g3_3 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 109)  (263 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (271 109)  (271 109)  LC_6 Logic Functioning bit
 (39 13)  (273 109)  (273 109)  LC_6 Logic Functioning bit
 (40 13)  (274 109)  (274 109)  LC_6 Logic Functioning bit
 (42 13)  (276 109)  (276 109)  LC_6 Logic Functioning bit
 (51 13)  (285 109)  (285 109)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (21 14)  (255 110)  (255 110)  routing T_5_6.sp4_h_r_39 <X> T_5_6.lc_trk_g3_7
 (22 14)  (256 110)  (256 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 110)  (257 110)  routing T_5_6.sp4_h_r_39 <X> T_5_6.lc_trk_g3_7
 (24 14)  (258 110)  (258 110)  routing T_5_6.sp4_h_r_39 <X> T_5_6.lc_trk_g3_7
 (31 14)  (265 110)  (265 110)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 110)  (266 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 110)  (267 110)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 110)  (270 110)  LC_7 Logic Functioning bit
 (37 14)  (271 110)  (271 110)  LC_7 Logic Functioning bit
 (38 14)  (272 110)  (272 110)  LC_7 Logic Functioning bit
 (39 14)  (273 110)  (273 110)  LC_7 Logic Functioning bit
 (45 14)  (279 110)  (279 110)  LC_7 Logic Functioning bit
 (51 14)  (285 110)  (285 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (31 15)  (265 111)  (265 111)  routing T_5_6.lc_trk_g2_6 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 111)  (270 111)  LC_7 Logic Functioning bit
 (37 15)  (271 111)  (271 111)  LC_7 Logic Functioning bit
 (38 15)  (272 111)  (272 111)  LC_7 Logic Functioning bit
 (39 15)  (273 111)  (273 111)  LC_7 Logic Functioning bit


LogicTile_6_6

 (11 0)  (299 96)  (299 96)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_v_b_2
 (13 0)  (301 96)  (301 96)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_v_b_2
 (15 0)  (303 96)  (303 96)  routing T_6_6.sp4_v_b_17 <X> T_6_6.lc_trk_g0_1
 (16 0)  (304 96)  (304 96)  routing T_6_6.sp4_v_b_17 <X> T_6_6.lc_trk_g0_1
 (17 0)  (305 96)  (305 96)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (12 1)  (300 97)  (300 97)  routing T_6_6.sp4_h_l_45 <X> T_6_6.sp4_v_b_2
 (21 2)  (309 98)  (309 98)  routing T_6_6.sp4_h_l_2 <X> T_6_6.lc_trk_g0_7
 (22 2)  (310 98)  (310 98)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (311 98)  (311 98)  routing T_6_6.sp4_h_l_2 <X> T_6_6.lc_trk_g0_7
 (24 2)  (312 98)  (312 98)  routing T_6_6.sp4_h_l_2 <X> T_6_6.lc_trk_g0_7
 (26 2)  (314 98)  (314 98)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 2)  (316 98)  (316 98)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (317 98)  (317 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (319 98)  (319 98)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 98)  (320 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 98)  (321 98)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (34 2)  (322 98)  (322 98)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 98)  (323 98)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.input_2_1
 (38 2)  (326 98)  (326 98)  LC_1 Logic Functioning bit
 (40 2)  (328 98)  (328 98)  LC_1 Logic Functioning bit
 (42 2)  (330 98)  (330 98)  LC_1 Logic Functioning bit
 (27 3)  (315 99)  (315 99)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (316 99)  (316 99)  routing T_6_6.lc_trk_g3_4 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 99)  (317 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (319 99)  (319 99)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (320 99)  (320 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (323 99)  (323 99)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.input_2_1
 (38 3)  (326 99)  (326 99)  LC_1 Logic Functioning bit
 (11 4)  (299 100)  (299 100)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_v_b_5
 (13 4)  (301 100)  (301 100)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_v_b_5
 (14 4)  (302 100)  (302 100)  routing T_6_6.lft_op_0 <X> T_6_6.lc_trk_g1_0
 (12 5)  (300 101)  (300 101)  routing T_6_6.sp4_h_l_46 <X> T_6_6.sp4_v_b_5
 (15 5)  (303 101)  (303 101)  routing T_6_6.lft_op_0 <X> T_6_6.lc_trk_g1_0
 (17 5)  (305 101)  (305 101)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (11 6)  (299 102)  (299 102)  routing T_6_6.sp4_h_l_37 <X> T_6_6.sp4_v_t_40
 (28 6)  (316 102)  (316 102)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 102)  (317 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (319 102)  (319 102)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 102)  (320 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 102)  (321 102)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (322 102)  (322 102)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (38 6)  (326 102)  (326 102)  LC_3 Logic Functioning bit
 (40 6)  (328 102)  (328 102)  LC_3 Logic Functioning bit
 (42 6)  (330 102)  (330 102)  LC_3 Logic Functioning bit
 (15 7)  (303 103)  (303 103)  routing T_6_6.sp4_v_t_9 <X> T_6_6.lc_trk_g1_4
 (16 7)  (304 103)  (304 103)  routing T_6_6.sp4_v_t_9 <X> T_6_6.lc_trk_g1_4
 (17 7)  (305 103)  (305 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (315 103)  (315 103)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 103)  (316 103)  routing T_6_6.lc_trk_g3_0 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 103)  (317 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 103)  (319 103)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 103)  (320 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (38 7)  (326 103)  (326 103)  LC_3 Logic Functioning bit
 (11 8)  (299 104)  (299 104)  routing T_6_6.sp4_h_l_39 <X> T_6_6.sp4_v_b_8
 (13 8)  (301 104)  (301 104)  routing T_6_6.sp4_h_l_39 <X> T_6_6.sp4_v_b_8
 (12 9)  (300 105)  (300 105)  routing T_6_6.sp4_h_l_39 <X> T_6_6.sp4_v_b_8
 (14 9)  (302 105)  (302 105)  routing T_6_6.tnl_op_0 <X> T_6_6.lc_trk_g2_0
 (15 9)  (303 105)  (303 105)  routing T_6_6.tnl_op_0 <X> T_6_6.lc_trk_g2_0
 (17 9)  (305 105)  (305 105)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (28 10)  (316 106)  (316 106)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 106)  (317 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 106)  (319 106)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 106)  (320 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 106)  (321 106)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 106)  (322 106)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 106)  (323 106)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.input_2_5
 (37 10)  (325 106)  (325 106)  LC_5 Logic Functioning bit
 (39 10)  (327 106)  (327 106)  LC_5 Logic Functioning bit
 (41 10)  (329 106)  (329 106)  LC_5 Logic Functioning bit
 (19 11)  (307 107)  (307 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (27 11)  (315 107)  (315 107)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 107)  (317 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 107)  (319 107)  routing T_6_6.lc_trk_g3_7 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 107)  (320 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (322 107)  (322 107)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.input_2_5
 (41 11)  (329 107)  (329 107)  LC_5 Logic Functioning bit
 (11 12)  (299 108)  (299 108)  routing T_6_6.sp4_h_l_40 <X> T_6_6.sp4_v_b_11
 (13 12)  (301 108)  (301 108)  routing T_6_6.sp4_h_l_40 <X> T_6_6.sp4_v_b_11
 (12 13)  (300 109)  (300 109)  routing T_6_6.sp4_h_l_40 <X> T_6_6.sp4_v_b_11
 (14 13)  (302 109)  (302 109)  routing T_6_6.sp4_r_v_b_40 <X> T_6_6.lc_trk_g3_0
 (17 13)  (305 109)  (305 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (310 110)  (310 110)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (312 110)  (312 110)  routing T_6_6.tnl_op_7 <X> T_6_6.lc_trk_g3_7
 (8 15)  (296 111)  (296 111)  routing T_6_6.sp4_h_l_47 <X> T_6_6.sp4_v_t_47
 (14 15)  (302 111)  (302 111)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g3_4
 (15 15)  (303 111)  (303 111)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g3_4
 (16 15)  (304 111)  (304 111)  routing T_6_6.sp4_h_l_17 <X> T_6_6.lc_trk_g3_4
 (17 15)  (305 111)  (305 111)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (21 15)  (309 111)  (309 111)  routing T_6_6.tnl_op_7 <X> T_6_6.lc_trk_g3_7


LogicTile_1_5

 (14 0)  (32 80)  (32 80)  routing T_1_5.wire_logic_cluster/lc_0/out <X> T_1_5.lc_trk_g0_0
 (15 0)  (33 80)  (33 80)  routing T_1_5.bot_op_1 <X> T_1_5.lc_trk_g0_1
 (17 0)  (35 80)  (35 80)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (40 80)  (40 80)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 80)  (42 80)  routing T_1_5.bot_op_3 <X> T_1_5.lc_trk_g0_3
 (25 0)  (43 80)  (43 80)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g0_2
 (26 0)  (44 80)  (44 80)  routing T_1_5.lc_trk_g1_5 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (45 80)  (45 80)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 80)  (46 80)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (50 80)  (50 80)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (54 80)  (54 80)  LC_0 Logic Functioning bit
 (38 0)  (56 80)  (56 80)  LC_0 Logic Functioning bit
 (39 0)  (57 80)  (57 80)  LC_0 Logic Functioning bit
 (41 0)  (59 80)  (59 80)  LC_0 Logic Functioning bit
 (42 0)  (60 80)  (60 80)  LC_0 Logic Functioning bit
 (43 0)  (61 80)  (61 80)  LC_0 Logic Functioning bit
 (44 0)  (62 80)  (62 80)  LC_0 Logic Functioning bit
 (45 0)  (63 80)  (63 80)  LC_0 Logic Functioning bit
 (17 1)  (35 81)  (35 81)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (40 81)  (40 81)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (45 81)  (45 81)  routing T_1_5.lc_trk_g1_5 <X> T_1_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 81)  (47 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (50 81)  (50 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (39 1)  (57 81)  (57 81)  LC_0 Logic Functioning bit
 (42 1)  (60 81)  (60 81)  LC_0 Logic Functioning bit
 (50 1)  (68 81)  (68 81)  Carry_In_Mux bit 

 (0 2)  (18 82)  (18 82)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (33 82)  (33 82)  routing T_1_5.bot_op_5 <X> T_1_5.lc_trk_g0_5
 (17 2)  (35 82)  (35 82)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (40 82)  (40 82)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (42 82)  (42 82)  routing T_1_5.bot_op_7 <X> T_1_5.lc_trk_g0_7
 (27 2)  (45 82)  (45 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (46 82)  (46 82)  routing T_1_5.lc_trk_g3_1 <X> T_1_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (47 82)  (47 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 82)  (54 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (41 2)  (59 82)  (59 82)  LC_1 Logic Functioning bit
 (43 2)  (61 82)  (61 82)  LC_1 Logic Functioning bit
 (44 2)  (62 82)  (62 82)  LC_1 Logic Functioning bit
 (45 2)  (63 82)  (63 82)  LC_1 Logic Functioning bit
 (0 3)  (18 83)  (18 83)  routing T_1_5.glb_netwk_3 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (15 3)  (33 83)  (33 83)  routing T_1_5.bot_op_4 <X> T_1_5.lc_trk_g0_4
 (17 3)  (35 83)  (35 83)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (40 83)  (40 83)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (42 83)  (42 83)  routing T_1_5.bot_op_6 <X> T_1_5.lc_trk_g0_6
 (29 3)  (47 83)  (47 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (50 83)  (50 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (51 83)  (51 83)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_1
 (34 3)  (52 83)  (52 83)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_1
 (37 3)  (55 83)  (55 83)  LC_1 Logic Functioning bit
 (39 3)  (57 83)  (57 83)  LC_1 Logic Functioning bit
 (41 3)  (59 83)  (59 83)  LC_1 Logic Functioning bit
 (42 3)  (60 83)  (60 83)  LC_1 Logic Functioning bit
 (0 4)  (18 84)  (18 84)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (1 4)  (19 84)  (19 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (16 4)  (34 84)  (34 84)  routing T_1_5.sp4_v_b_9 <X> T_1_5.lc_trk_g1_1
 (17 4)  (35 84)  (35 84)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (36 84)  (36 84)  routing T_1_5.sp4_v_b_9 <X> T_1_5.lc_trk_g1_1
 (21 4)  (39 84)  (39 84)  routing T_1_5.wire_logic_cluster/lc_3/out <X> T_1_5.lc_trk_g1_3
 (22 4)  (40 84)  (40 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (45 84)  (45 84)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 84)  (46 84)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 84)  (54 84)  LC_2 Logic Functioning bit
 (38 4)  (56 84)  (56 84)  LC_2 Logic Functioning bit
 (39 4)  (57 84)  (57 84)  LC_2 Logic Functioning bit
 (41 4)  (59 84)  (59 84)  LC_2 Logic Functioning bit
 (42 4)  (60 84)  (60 84)  LC_2 Logic Functioning bit
 (43 4)  (61 84)  (61 84)  LC_2 Logic Functioning bit
 (44 4)  (62 84)  (62 84)  LC_2 Logic Functioning bit
 (45 4)  (63 84)  (63 84)  LC_2 Logic Functioning bit
 (0 5)  (18 85)  (18 85)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (1 5)  (19 85)  (19 85)  routing T_1_5.lc_trk_g3_3 <X> T_1_5.wire_logic_cluster/lc_7/cen
 (18 5)  (36 85)  (36 85)  routing T_1_5.sp4_v_b_9 <X> T_1_5.lc_trk_g1_1
 (27 5)  (45 85)  (45 85)  routing T_1_5.lc_trk_g1_1 <X> T_1_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 85)  (47 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (50 85)  (50 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (53 85)  (53 85)  routing T_1_5.lc_trk_g0_2 <X> T_1_5.input_2_2
 (39 5)  (57 85)  (57 85)  LC_2 Logic Functioning bit
 (42 5)  (60 85)  (60 85)  LC_2 Logic Functioning bit
 (51 5)  (69 85)  (69 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (33 86)  (33 86)  routing T_1_5.sp4_v_b_21 <X> T_1_5.lc_trk_g1_5
 (16 6)  (34 86)  (34 86)  routing T_1_5.sp4_v_b_21 <X> T_1_5.lc_trk_g1_5
 (17 6)  (35 86)  (35 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (21 6)  (39 86)  (39 86)  routing T_1_5.wire_logic_cluster/lc_7/out <X> T_1_5.lc_trk_g1_7
 (22 6)  (40 86)  (40 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (45 86)  (45 86)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 86)  (54 86)  LC_3 Logic Functioning bit
 (39 6)  (57 86)  (57 86)  LC_3 Logic Functioning bit
 (41 6)  (59 86)  (59 86)  LC_3 Logic Functioning bit
 (43 6)  (61 86)  (61 86)  LC_3 Logic Functioning bit
 (44 6)  (62 86)  (62 86)  LC_3 Logic Functioning bit
 (45 6)  (63 86)  (63 86)  LC_3 Logic Functioning bit
 (26 7)  (44 87)  (44 87)  routing T_1_5.lc_trk_g0_3 <X> T_1_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 87)  (47 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 87)  (48 87)  routing T_1_5.lc_trk_g1_3 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 87)  (50 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (51 87)  (51 87)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_3
 (34 7)  (52 87)  (52 87)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_3
 (37 7)  (55 87)  (55 87)  LC_3 Logic Functioning bit
 (39 7)  (57 87)  (57 87)  LC_3 Logic Functioning bit
 (41 7)  (59 87)  (59 87)  LC_3 Logic Functioning bit
 (42 7)  (60 87)  (60 87)  LC_3 Logic Functioning bit
 (51 7)  (69 87)  (69 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (26 8)  (44 88)  (44 88)  routing T_1_5.lc_trk_g0_4 <X> T_1_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 88)  (45 88)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (28 8)  (46 88)  (46 88)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (35 8)  (53 88)  (53 88)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_4
 (36 8)  (54 88)  (54 88)  LC_4 Logic Functioning bit
 (38 8)  (56 88)  (56 88)  LC_4 Logic Functioning bit
 (39 8)  (57 88)  (57 88)  LC_4 Logic Functioning bit
 (41 8)  (59 88)  (59 88)  LC_4 Logic Functioning bit
 (42 8)  (60 88)  (60 88)  LC_4 Logic Functioning bit
 (43 8)  (61 88)  (61 88)  LC_4 Logic Functioning bit
 (44 8)  (62 88)  (62 88)  LC_4 Logic Functioning bit
 (45 8)  (63 88)  (63 88)  LC_4 Logic Functioning bit
 (29 9)  (47 89)  (47 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (50 89)  (50 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (51 89)  (51 89)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_4
 (39 9)  (57 89)  (57 89)  LC_4 Logic Functioning bit
 (42 9)  (60 89)  (60 89)  LC_4 Logic Functioning bit
 (14 10)  (32 90)  (32 90)  routing T_1_5.wire_logic_cluster/lc_4/out <X> T_1_5.lc_trk_g2_4
 (25 10)  (43 90)  (43 90)  routing T_1_5.wire_logic_cluster/lc_6/out <X> T_1_5.lc_trk_g2_6
 (26 10)  (44 90)  (44 90)  routing T_1_5.lc_trk_g0_5 <X> T_1_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (45 90)  (45 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 90)  (46 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (48 90)  (48 90)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 90)  (54 90)  LC_5 Logic Functioning bit
 (39 10)  (57 90)  (57 90)  LC_5 Logic Functioning bit
 (41 10)  (59 90)  (59 90)  LC_5 Logic Functioning bit
 (43 10)  (61 90)  (61 90)  LC_5 Logic Functioning bit
 (44 10)  (62 90)  (62 90)  LC_5 Logic Functioning bit
 (45 10)  (63 90)  (63 90)  LC_5 Logic Functioning bit
 (17 11)  (35 91)  (35 91)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (40 91)  (40 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (47 91)  (47 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (50 91)  (50 91)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (51 91)  (51 91)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_5
 (34 11)  (52 91)  (52 91)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.input_2_5
 (37 11)  (55 91)  (55 91)  LC_5 Logic Functioning bit
 (39 11)  (57 91)  (57 91)  LC_5 Logic Functioning bit
 (41 11)  (59 91)  (59 91)  LC_5 Logic Functioning bit
 (42 11)  (60 91)  (60 91)  LC_5 Logic Functioning bit
 (14 12)  (32 92)  (32 92)  routing T_1_5.rgt_op_0 <X> T_1_5.lc_trk_g3_0
 (17 12)  (35 92)  (35 92)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 92)  (36 92)  routing T_1_5.wire_logic_cluster/lc_1/out <X> T_1_5.lc_trk_g3_1
 (21 12)  (39 92)  (39 92)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (22 12)  (40 92)  (40 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (41 92)  (41 92)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (24 12)  (42 92)  (42 92)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (26 12)  (44 92)  (44 92)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 92)  (45 92)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 92)  (46 92)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (35 12)  (53 92)  (53 92)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_6
 (36 12)  (54 92)  (54 92)  LC_6 Logic Functioning bit
 (38 12)  (56 92)  (56 92)  LC_6 Logic Functioning bit
 (39 12)  (57 92)  (57 92)  LC_6 Logic Functioning bit
 (41 12)  (59 92)  (59 92)  LC_6 Logic Functioning bit
 (42 12)  (60 92)  (60 92)  LC_6 Logic Functioning bit
 (43 12)  (61 92)  (61 92)  LC_6 Logic Functioning bit
 (44 12)  (62 92)  (62 92)  LC_6 Logic Functioning bit
 (45 12)  (63 92)  (63 92)  LC_6 Logic Functioning bit
 (15 13)  (33 93)  (33 93)  routing T_1_5.rgt_op_0 <X> T_1_5.lc_trk_g3_0
 (17 13)  (35 93)  (35 93)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (21 13)  (39 93)  (39 93)  routing T_1_5.sp4_h_r_43 <X> T_1_5.lc_trk_g3_3
 (26 13)  (44 93)  (44 93)  routing T_1_5.lc_trk_g0_6 <X> T_1_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 93)  (47 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (50 93)  (50 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (51 93)  (51 93)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_6
 (35 13)  (53 93)  (53 93)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.input_2_6
 (39 13)  (57 93)  (57 93)  LC_6 Logic Functioning bit
 (42 13)  (60 93)  (60 93)  LC_6 Logic Functioning bit
 (17 14)  (35 94)  (35 94)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (36 94)  (36 94)  routing T_1_5.wire_logic_cluster/lc_5/out <X> T_1_5.lc_trk_g3_5
 (27 14)  (45 94)  (45 94)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 94)  (47 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 94)  (48 94)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (53 94)  (53 94)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.input_2_7
 (36 14)  (54 94)  (54 94)  LC_7 Logic Functioning bit
 (37 14)  (55 94)  (55 94)  LC_7 Logic Functioning bit
 (39 14)  (57 94)  (57 94)  LC_7 Logic Functioning bit
 (43 14)  (61 94)  (61 94)  LC_7 Logic Functioning bit
 (45 14)  (63 94)  (63 94)  LC_7 Logic Functioning bit
 (27 15)  (45 95)  (45 95)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 95)  (46 95)  routing T_1_5.lc_trk_g3_0 <X> T_1_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 95)  (47 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (48 95)  (48 95)  routing T_1_5.lc_trk_g1_7 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (50 95)  (50 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (53 95)  (53 95)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.input_2_7
 (37 15)  (55 95)  (55 95)  LC_7 Logic Functioning bit
 (41 15)  (59 95)  (59 95)  LC_7 Logic Functioning bit
 (42 15)  (60 95)  (60 95)  LC_7 Logic Functioning bit
 (43 15)  (61 95)  (61 95)  LC_7 Logic Functioning bit


LogicTile_2_5

 (9 0)  (81 80)  (81 80)  routing T_2_5.sp4_v_t_36 <X> T_2_5.sp4_h_r_1
 (15 0)  (87 80)  (87 80)  routing T_2_5.sp4_h_l_4 <X> T_2_5.lc_trk_g0_1
 (16 0)  (88 80)  (88 80)  routing T_2_5.sp4_h_l_4 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (90 80)  (90 80)  routing T_2_5.sp4_h_l_4 <X> T_2_5.lc_trk_g0_1
 (26 0)  (98 80)  (98 80)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 80)  (99 80)  routing T_2_5.lc_trk_g1_0 <X> T_2_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 80)  (105 80)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (106 80)  (106 80)  routing T_2_5.lc_trk_g3_0 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (40 0)  (112 80)  (112 80)  LC_0 Logic Functioning bit
 (42 0)  (114 80)  (114 80)  LC_0 Logic Functioning bit
 (45 0)  (117 80)  (117 80)  LC_0 Logic Functioning bit
 (18 1)  (90 81)  (90 81)  routing T_2_5.sp4_h_l_4 <X> T_2_5.lc_trk_g0_1
 (26 1)  (98 81)  (98 81)  routing T_2_5.lc_trk_g0_6 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 81)  (101 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (36 1)  (108 81)  (108 81)  LC_0 Logic Functioning bit
 (38 1)  (110 81)  (110 81)  LC_0 Logic Functioning bit
 (40 1)  (112 81)  (112 81)  LC_0 Logic Functioning bit
 (41 1)  (113 81)  (113 81)  LC_0 Logic Functioning bit
 (42 1)  (114 81)  (114 81)  LC_0 Logic Functioning bit
 (43 1)  (115 81)  (115 81)  LC_0 Logic Functioning bit
 (0 2)  (72 82)  (72 82)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (2 2)  (74 82)  (74 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (97 82)  (97 82)  routing T_2_5.bnr_op_6 <X> T_2_5.lc_trk_g0_6
 (27 2)  (99 82)  (99 82)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 82)  (102 82)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 82)  (103 82)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 82)  (105 82)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (109 82)  (109 82)  LC_1 Logic Functioning bit
 (39 2)  (111 82)  (111 82)  LC_1 Logic Functioning bit
 (0 3)  (72 83)  (72 83)  routing T_2_5.glb_netwk_3 <X> T_2_5.wire_logic_cluster/lc_7/clk
 (22 3)  (94 83)  (94 83)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (97 83)  (97 83)  routing T_2_5.bnr_op_6 <X> T_2_5.lc_trk_g0_6
 (30 3)  (102 83)  (102 83)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 83)  (103 83)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (48 3)  (120 83)  (120 83)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (125 83)  (125 83)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (12 4)  (84 84)  (84 84)  routing T_2_5.sp4_v_t_40 <X> T_2_5.sp4_h_r_5
 (14 4)  (86 84)  (86 84)  routing T_2_5.wire_logic_cluster/lc_0/out <X> T_2_5.lc_trk_g1_0
 (26 4)  (98 84)  (98 84)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 84)  (105 84)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 84)  (106 84)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (107 84)  (107 84)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.input_2_2
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (38 4)  (110 84)  (110 84)  LC_2 Logic Functioning bit
 (43 4)  (115 84)  (115 84)  LC_2 Logic Functioning bit
 (45 4)  (117 84)  (117 84)  LC_2 Logic Functioning bit
 (17 5)  (89 85)  (89 85)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (98 85)  (98 85)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 85)  (100 85)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 85)  (103 85)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 85)  (104 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (106 85)  (106 85)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.input_2_2
 (35 5)  (107 85)  (107 85)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.input_2_2
 (37 5)  (109 85)  (109 85)  LC_2 Logic Functioning bit
 (39 5)  (111 85)  (111 85)  LC_2 Logic Functioning bit
 (42 5)  (114 85)  (114 85)  LC_2 Logic Functioning bit
 (14 6)  (86 86)  (86 86)  routing T_2_5.wire_logic_cluster/lc_4/out <X> T_2_5.lc_trk_g1_4
 (21 6)  (93 86)  (93 86)  routing T_2_5.wire_logic_cluster/lc_7/out <X> T_2_5.lc_trk_g1_7
 (22 6)  (94 86)  (94 86)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (95 87)  (95 87)  routing T_2_5.sp4_h_r_6 <X> T_2_5.lc_trk_g1_6
 (24 7)  (96 87)  (96 87)  routing T_2_5.sp4_h_r_6 <X> T_2_5.lc_trk_g1_6
 (25 7)  (97 87)  (97 87)  routing T_2_5.sp4_h_r_6 <X> T_2_5.lc_trk_g1_6
 (26 8)  (98 88)  (98 88)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 88)  (99 88)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 88)  (101 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 88)  (102 88)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 88)  (103 88)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 88)  (104 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 88)  (106 88)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (109 88)  (109 88)  LC_4 Logic Functioning bit
 (39 8)  (111 88)  (111 88)  LC_4 Logic Functioning bit
 (45 8)  (117 88)  (117 88)  LC_4 Logic Functioning bit
 (46 8)  (118 88)  (118 88)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (123 88)  (123 88)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (81 89)  (81 89)  routing T_2_5.sp4_v_t_46 <X> T_2_5.sp4_v_b_7
 (10 9)  (82 89)  (82 89)  routing T_2_5.sp4_v_t_46 <X> T_2_5.sp4_v_b_7
 (26 9)  (98 89)  (98 89)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 89)  (100 89)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 89)  (101 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 89)  (103 89)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_4/in_3
 (46 9)  (118 89)  (118 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (120 89)  (120 89)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (53 9)  (125 89)  (125 89)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (25 10)  (97 90)  (97 90)  routing T_2_5.wire_logic_cluster/lc_6/out <X> T_2_5.lc_trk_g2_6
 (27 10)  (99 90)  (99 90)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 90)  (101 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 90)  (102 90)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (103 90)  (103 90)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 90)  (104 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 90)  (105 90)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (4 11)  (76 91)  (76 91)  routing T_2_5.sp4_v_b_1 <X> T_2_5.sp4_h_l_43
 (22 11)  (94 91)  (94 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (98 91)  (98 91)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (99 91)  (99 91)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 91)  (100 91)  routing T_2_5.lc_trk_g3_2 <X> T_2_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 91)  (101 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (102 91)  (102 91)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (103 91)  (103 91)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 91)  (108 91)  LC_5 Logic Functioning bit
 (38 11)  (110 91)  (110 91)  LC_5 Logic Functioning bit
 (46 11)  (118 91)  (118 91)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (53 11)  (125 91)  (125 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (77 92)  (77 92)  routing T_2_5.sp4_v_t_44 <X> T_2_5.sp4_h_r_9
 (25 12)  (97 92)  (97 92)  routing T_2_5.wire_logic_cluster/lc_2/out <X> T_2_5.lc_trk_g3_2
 (26 12)  (98 92)  (98 92)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (29 12)  (101 92)  (101 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 92)  (103 92)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 92)  (104 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (106 92)  (106 92)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 92)  (108 92)  LC_6 Logic Functioning bit
 (38 12)  (110 92)  (110 92)  LC_6 Logic Functioning bit
 (41 12)  (113 92)  (113 92)  LC_6 Logic Functioning bit
 (43 12)  (115 92)  (115 92)  LC_6 Logic Functioning bit
 (45 12)  (117 92)  (117 92)  LC_6 Logic Functioning bit
 (51 12)  (123 92)  (123 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (125 92)  (125 92)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (17 13)  (89 93)  (89 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (94 93)  (94 93)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 93)  (98 93)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 93)  (100 93)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 93)  (101 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (41 13)  (113 93)  (113 93)  LC_6 Logic Functioning bit
 (43 13)  (115 93)  (115 93)  LC_6 Logic Functioning bit
 (48 13)  (120 93)  (120 93)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (123 93)  (123 93)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (53 13)  (125 93)  (125 93)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (31 14)  (103 94)  (103 94)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 94)  (104 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 94)  (105 94)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 94)  (108 94)  LC_7 Logic Functioning bit
 (37 14)  (109 94)  (109 94)  LC_7 Logic Functioning bit
 (38 14)  (110 94)  (110 94)  LC_7 Logic Functioning bit
 (39 14)  (111 94)  (111 94)  LC_7 Logic Functioning bit
 (45 14)  (117 94)  (117 94)  LC_7 Logic Functioning bit
 (31 15)  (103 95)  (103 95)  routing T_2_5.lc_trk_g2_6 <X> T_2_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 95)  (108 95)  LC_7 Logic Functioning bit
 (37 15)  (109 95)  (109 95)  LC_7 Logic Functioning bit
 (38 15)  (110 95)  (110 95)  LC_7 Logic Functioning bit
 (39 15)  (111 95)  (111 95)  LC_7 Logic Functioning bit


LogicTile_3_5

 (32 0)  (158 80)  (158 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (160 80)  (160 80)  routing T_3_5.lc_trk_g1_0 <X> T_3_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (162 80)  (162 80)  LC_0 Logic Functioning bit
 (37 0)  (163 80)  (163 80)  LC_0 Logic Functioning bit
 (38 0)  (164 80)  (164 80)  LC_0 Logic Functioning bit
 (39 0)  (165 80)  (165 80)  LC_0 Logic Functioning bit
 (45 0)  (171 80)  (171 80)  LC_0 Logic Functioning bit
 (53 0)  (179 80)  (179 80)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (162 81)  (162 81)  LC_0 Logic Functioning bit
 (37 1)  (163 81)  (163 81)  LC_0 Logic Functioning bit
 (38 1)  (164 81)  (164 81)  LC_0 Logic Functioning bit
 (39 1)  (165 81)  (165 81)  LC_0 Logic Functioning bit
 (0 2)  (126 82)  (126 82)  routing T_3_5.glb_netwk_3 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (2 2)  (128 82)  (128 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (158 82)  (158 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 82)  (159 82)  routing T_3_5.lc_trk_g3_1 <X> T_3_5.wire_logic_cluster/lc_1/in_3
 (34 2)  (160 82)  (160 82)  routing T_3_5.lc_trk_g3_1 <X> T_3_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 82)  (162 82)  LC_1 Logic Functioning bit
 (37 2)  (163 82)  (163 82)  LC_1 Logic Functioning bit
 (38 2)  (164 82)  (164 82)  LC_1 Logic Functioning bit
 (39 2)  (165 82)  (165 82)  LC_1 Logic Functioning bit
 (45 2)  (171 82)  (171 82)  LC_1 Logic Functioning bit
 (52 2)  (178 82)  (178 82)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (0 3)  (126 83)  (126 83)  routing T_3_5.glb_netwk_3 <X> T_3_5.wire_logic_cluster/lc_7/clk
 (36 3)  (162 83)  (162 83)  LC_1 Logic Functioning bit
 (37 3)  (163 83)  (163 83)  LC_1 Logic Functioning bit
 (38 3)  (164 83)  (164 83)  LC_1 Logic Functioning bit
 (39 3)  (165 83)  (165 83)  LC_1 Logic Functioning bit
 (0 4)  (126 84)  (126 84)  routing T_3_5.lc_trk_g2_2 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (1 4)  (127 84)  (127 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (14 4)  (140 84)  (140 84)  routing T_3_5.sp4_h_l_5 <X> T_3_5.lc_trk_g1_0
 (22 4)  (148 84)  (148 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (149 84)  (149 84)  routing T_3_5.sp4_h_r_3 <X> T_3_5.lc_trk_g1_3
 (24 4)  (150 84)  (150 84)  routing T_3_5.sp4_h_r_3 <X> T_3_5.lc_trk_g1_3
 (32 4)  (158 84)  (158 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 84)  (159 84)  routing T_3_5.lc_trk_g3_0 <X> T_3_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (160 84)  (160 84)  routing T_3_5.lc_trk_g3_0 <X> T_3_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 84)  (162 84)  LC_2 Logic Functioning bit
 (37 4)  (163 84)  (163 84)  LC_2 Logic Functioning bit
 (38 4)  (164 84)  (164 84)  LC_2 Logic Functioning bit
 (39 4)  (165 84)  (165 84)  LC_2 Logic Functioning bit
 (45 4)  (171 84)  (171 84)  LC_2 Logic Functioning bit
 (1 5)  (127 85)  (127 85)  routing T_3_5.lc_trk_g2_2 <X> T_3_5.wire_logic_cluster/lc_7/cen
 (4 5)  (130 85)  (130 85)  routing T_3_5.sp4_v_t_47 <X> T_3_5.sp4_h_r_3
 (14 5)  (140 85)  (140 85)  routing T_3_5.sp4_h_l_5 <X> T_3_5.lc_trk_g1_0
 (15 5)  (141 85)  (141 85)  routing T_3_5.sp4_h_l_5 <X> T_3_5.lc_trk_g1_0
 (16 5)  (142 85)  (142 85)  routing T_3_5.sp4_h_l_5 <X> T_3_5.lc_trk_g1_0
 (17 5)  (143 85)  (143 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (147 85)  (147 85)  routing T_3_5.sp4_h_r_3 <X> T_3_5.lc_trk_g1_3
 (36 5)  (162 85)  (162 85)  LC_2 Logic Functioning bit
 (37 5)  (163 85)  (163 85)  LC_2 Logic Functioning bit
 (38 5)  (164 85)  (164 85)  LC_2 Logic Functioning bit
 (39 5)  (165 85)  (165 85)  LC_2 Logic Functioning bit
 (51 5)  (177 85)  (177 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (140 86)  (140 86)  routing T_3_5.sp4_h_l_1 <X> T_3_5.lc_trk_g1_4
 (22 6)  (148 86)  (148 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (149 86)  (149 86)  routing T_3_5.sp4_h_r_7 <X> T_3_5.lc_trk_g1_7
 (24 6)  (150 86)  (150 86)  routing T_3_5.sp4_h_r_7 <X> T_3_5.lc_trk_g1_7
 (32 6)  (158 86)  (158 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (160 86)  (160 86)  routing T_3_5.lc_trk_g1_3 <X> T_3_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (162 86)  (162 86)  LC_3 Logic Functioning bit
 (37 6)  (163 86)  (163 86)  LC_3 Logic Functioning bit
 (38 6)  (164 86)  (164 86)  LC_3 Logic Functioning bit
 (39 6)  (165 86)  (165 86)  LC_3 Logic Functioning bit
 (45 6)  (171 86)  (171 86)  LC_3 Logic Functioning bit
 (15 7)  (141 87)  (141 87)  routing T_3_5.sp4_h_l_1 <X> T_3_5.lc_trk_g1_4
 (16 7)  (142 87)  (142 87)  routing T_3_5.sp4_h_l_1 <X> T_3_5.lc_trk_g1_4
 (17 7)  (143 87)  (143 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (21 7)  (147 87)  (147 87)  routing T_3_5.sp4_h_r_7 <X> T_3_5.lc_trk_g1_7
 (31 7)  (157 87)  (157 87)  routing T_3_5.lc_trk_g1_3 <X> T_3_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (162 87)  (162 87)  LC_3 Logic Functioning bit
 (37 7)  (163 87)  (163 87)  LC_3 Logic Functioning bit
 (38 7)  (164 87)  (164 87)  LC_3 Logic Functioning bit
 (39 7)  (165 87)  (165 87)  LC_3 Logic Functioning bit
 (53 7)  (179 87)  (179 87)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (10 8)  (136 88)  (136 88)  routing T_3_5.sp4_v_t_39 <X> T_3_5.sp4_h_r_7
 (19 8)  (145 88)  (145 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (25 8)  (151 88)  (151 88)  routing T_3_5.sp4_h_r_42 <X> T_3_5.lc_trk_g2_2
 (31 8)  (157 88)  (157 88)  routing T_3_5.lc_trk_g3_4 <X> T_3_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 88)  (158 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (159 88)  (159 88)  routing T_3_5.lc_trk_g3_4 <X> T_3_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (160 88)  (160 88)  routing T_3_5.lc_trk_g3_4 <X> T_3_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (162 88)  (162 88)  LC_4 Logic Functioning bit
 (37 8)  (163 88)  (163 88)  LC_4 Logic Functioning bit
 (38 8)  (164 88)  (164 88)  LC_4 Logic Functioning bit
 (39 8)  (165 88)  (165 88)  LC_4 Logic Functioning bit
 (45 8)  (171 88)  (171 88)  LC_4 Logic Functioning bit
 (22 9)  (148 89)  (148 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (149 89)  (149 89)  routing T_3_5.sp4_h_r_42 <X> T_3_5.lc_trk_g2_2
 (24 9)  (150 89)  (150 89)  routing T_3_5.sp4_h_r_42 <X> T_3_5.lc_trk_g2_2
 (25 9)  (151 89)  (151 89)  routing T_3_5.sp4_h_r_42 <X> T_3_5.lc_trk_g2_2
 (36 9)  (162 89)  (162 89)  LC_4 Logic Functioning bit
 (37 9)  (163 89)  (163 89)  LC_4 Logic Functioning bit
 (38 9)  (164 89)  (164 89)  LC_4 Logic Functioning bit
 (39 9)  (165 89)  (165 89)  LC_4 Logic Functioning bit
 (46 9)  (172 89)  (172 89)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (25 10)  (151 90)  (151 90)  routing T_3_5.sp4_v_b_30 <X> T_3_5.lc_trk_g2_6
 (31 10)  (157 90)  (157 90)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (158 90)  (158 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (159 90)  (159 90)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (162 90)  (162 90)  LC_5 Logic Functioning bit
 (37 10)  (163 90)  (163 90)  LC_5 Logic Functioning bit
 (38 10)  (164 90)  (164 90)  LC_5 Logic Functioning bit
 (39 10)  (165 90)  (165 90)  LC_5 Logic Functioning bit
 (45 10)  (171 90)  (171 90)  LC_5 Logic Functioning bit
 (51 10)  (177 90)  (177 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (148 91)  (148 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (149 91)  (149 91)  routing T_3_5.sp4_v_b_30 <X> T_3_5.lc_trk_g2_6
 (31 11)  (157 91)  (157 91)  routing T_3_5.lc_trk_g2_6 <X> T_3_5.wire_logic_cluster/lc_5/in_3
 (36 11)  (162 91)  (162 91)  LC_5 Logic Functioning bit
 (37 11)  (163 91)  (163 91)  LC_5 Logic Functioning bit
 (38 11)  (164 91)  (164 91)  LC_5 Logic Functioning bit
 (39 11)  (165 91)  (165 91)  LC_5 Logic Functioning bit
 (17 12)  (143 92)  (143 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (31 12)  (157 92)  (157 92)  routing T_3_5.lc_trk_g1_4 <X> T_3_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 92)  (158 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 92)  (160 92)  routing T_3_5.lc_trk_g1_4 <X> T_3_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 92)  (162 92)  LC_6 Logic Functioning bit
 (37 12)  (163 92)  (163 92)  LC_6 Logic Functioning bit
 (38 12)  (164 92)  (164 92)  LC_6 Logic Functioning bit
 (39 12)  (165 92)  (165 92)  LC_6 Logic Functioning bit
 (45 12)  (171 92)  (171 92)  LC_6 Logic Functioning bit
 (15 13)  (141 93)  (141 93)  routing T_3_5.sp4_v_t_29 <X> T_3_5.lc_trk_g3_0
 (16 13)  (142 93)  (142 93)  routing T_3_5.sp4_v_t_29 <X> T_3_5.lc_trk_g3_0
 (17 13)  (143 93)  (143 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (144 93)  (144 93)  routing T_3_5.sp4_r_v_b_41 <X> T_3_5.lc_trk_g3_1
 (36 13)  (162 93)  (162 93)  LC_6 Logic Functioning bit
 (37 13)  (163 93)  (163 93)  LC_6 Logic Functioning bit
 (38 13)  (164 93)  (164 93)  LC_6 Logic Functioning bit
 (39 13)  (165 93)  (165 93)  LC_6 Logic Functioning bit
 (31 14)  (157 94)  (157 94)  routing T_3_5.lc_trk_g1_7 <X> T_3_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 94)  (158 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 94)  (160 94)  routing T_3_5.lc_trk_g1_7 <X> T_3_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 94)  (162 94)  LC_7 Logic Functioning bit
 (37 14)  (163 94)  (163 94)  LC_7 Logic Functioning bit
 (38 14)  (164 94)  (164 94)  LC_7 Logic Functioning bit
 (39 14)  (165 94)  (165 94)  LC_7 Logic Functioning bit
 (45 14)  (171 94)  (171 94)  LC_7 Logic Functioning bit
 (51 14)  (177 94)  (177 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (141 95)  (141 95)  routing T_3_5.sp4_v_t_33 <X> T_3_5.lc_trk_g3_4
 (16 15)  (142 95)  (142 95)  routing T_3_5.sp4_v_t_33 <X> T_3_5.lc_trk_g3_4
 (17 15)  (143 95)  (143 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (31 15)  (157 95)  (157 95)  routing T_3_5.lc_trk_g1_7 <X> T_3_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 95)  (162 95)  LC_7 Logic Functioning bit
 (37 15)  (163 95)  (163 95)  LC_7 Logic Functioning bit
 (38 15)  (164 95)  (164 95)  LC_7 Logic Functioning bit
 (39 15)  (165 95)  (165 95)  LC_7 Logic Functioning bit


LogicTile_4_5

 (27 0)  (207 80)  (207 80)  routing T_4_5.lc_trk_g1_0 <X> T_4_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (209 80)  (209 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 80)  (211 80)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 80)  (212 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 80)  (213 80)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (216 80)  (216 80)  LC_0 Logic Functioning bit
 (38 0)  (218 80)  (218 80)  LC_0 Logic Functioning bit
 (31 1)  (211 81)  (211 81)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_0/in_3
 (36 1)  (216 81)  (216 81)  LC_0 Logic Functioning bit
 (38 1)  (218 81)  (218 81)  LC_0 Logic Functioning bit
 (0 2)  (180 82)  (180 82)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (2 2)  (182 82)  (182 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (205 82)  (205 82)  routing T_4_5.bnr_op_6 <X> T_4_5.lc_trk_g0_6
 (26 2)  (206 82)  (206 82)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (207 82)  (207 82)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (28 2)  (208 82)  (208 82)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (209 82)  (209 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (210 82)  (210 82)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (211 82)  (211 82)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (212 82)  (212 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (43 2)  (223 82)  (223 82)  LC_1 Logic Functioning bit
 (50 2)  (230 82)  (230 82)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (180 83)  (180 83)  routing T_4_5.glb_netwk_3 <X> T_4_5.wire_logic_cluster/lc_7/clk
 (5 3)  (185 83)  (185 83)  routing T_4_5.sp4_h_l_37 <X> T_4_5.sp4_v_t_37
 (14 3)  (194 83)  (194 83)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g0_4
 (15 3)  (195 83)  (195 83)  routing T_4_5.top_op_4 <X> T_4_5.lc_trk_g0_4
 (17 3)  (197 83)  (197 83)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (202 83)  (202 83)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (205 83)  (205 83)  routing T_4_5.bnr_op_6 <X> T_4_5.lc_trk_g0_6
 (26 3)  (206 83)  (206 83)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (27 3)  (207 83)  (207 83)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (208 83)  (208 83)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (209 83)  (209 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (52 3)  (232 83)  (232 83)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (26 4)  (206 84)  (206 84)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (207 84)  (207 84)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 84)  (208 84)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 84)  (209 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (210 84)  (210 84)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (32 4)  (212 84)  (212 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (214 84)  (214 84)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (215 84)  (215 84)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.input_2_2
 (14 5)  (194 85)  (194 85)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g1_0
 (15 5)  (195 85)  (195 85)  routing T_4_5.top_op_0 <X> T_4_5.lc_trk_g1_0
 (17 5)  (197 85)  (197 85)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (202 85)  (202 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (204 85)  (204 85)  routing T_4_5.bot_op_2 <X> T_4_5.lc_trk_g1_2
 (27 5)  (207 85)  (207 85)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (208 85)  (208 85)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 85)  (209 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (210 85)  (210 85)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (211 85)  (211 85)  routing T_4_5.lc_trk_g1_2 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 5)  (212 85)  (212 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (39 5)  (219 85)  (219 85)  LC_2 Logic Functioning bit
 (22 6)  (202 86)  (202 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (203 86)  (203 86)  routing T_4_5.sp4_h_r_7 <X> T_4_5.lc_trk_g1_7
 (24 6)  (204 86)  (204 86)  routing T_4_5.sp4_h_r_7 <X> T_4_5.lc_trk_g1_7
 (25 6)  (205 86)  (205 86)  routing T_4_5.lft_op_6 <X> T_4_5.lc_trk_g1_6
 (26 6)  (206 86)  (206 86)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (207 86)  (207 86)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (209 86)  (209 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (210 86)  (210 86)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (32 6)  (212 86)  (212 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (213 86)  (213 86)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (214 86)  (214 86)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (35 6)  (215 86)  (215 86)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.input_2_3
 (38 6)  (218 86)  (218 86)  LC_3 Logic Functioning bit
 (21 7)  (201 87)  (201 87)  routing T_4_5.sp4_h_r_7 <X> T_4_5.lc_trk_g1_7
 (22 7)  (202 87)  (202 87)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (204 87)  (204 87)  routing T_4_5.lft_op_6 <X> T_4_5.lc_trk_g1_6
 (28 7)  (208 87)  (208 87)  routing T_4_5.lc_trk_g2_5 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (209 87)  (209 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (210 87)  (210 87)  routing T_4_5.lc_trk_g1_7 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (212 87)  (212 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (213 87)  (213 87)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.input_2_3
 (34 7)  (214 87)  (214 87)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.input_2_3
 (35 7)  (215 87)  (215 87)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.input_2_3
 (36 7)  (216 87)  (216 87)  LC_3 Logic Functioning bit
 (39 7)  (219 87)  (219 87)  LC_3 Logic Functioning bit
 (43 7)  (223 87)  (223 87)  LC_3 Logic Functioning bit
 (14 8)  (194 88)  (194 88)  routing T_4_5.sp4_h_l_21 <X> T_4_5.lc_trk_g2_0
 (25 8)  (205 88)  (205 88)  routing T_4_5.sp4_h_r_34 <X> T_4_5.lc_trk_g2_2
 (27 8)  (207 88)  (207 88)  routing T_4_5.lc_trk_g1_0 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 88)  (209 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 88)  (211 88)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 88)  (212 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 88)  (213 88)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (216 88)  (216 88)  LC_4 Logic Functioning bit
 (38 8)  (218 88)  (218 88)  LC_4 Logic Functioning bit
 (15 9)  (195 89)  (195 89)  routing T_4_5.sp4_h_l_21 <X> T_4_5.lc_trk_g2_0
 (16 9)  (196 89)  (196 89)  routing T_4_5.sp4_h_l_21 <X> T_4_5.lc_trk_g2_0
 (17 9)  (197 89)  (197 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (22 9)  (202 89)  (202 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 89)  (203 89)  routing T_4_5.sp4_h_r_34 <X> T_4_5.lc_trk_g2_2
 (24 9)  (204 89)  (204 89)  routing T_4_5.sp4_h_r_34 <X> T_4_5.lc_trk_g2_2
 (31 9)  (211 89)  (211 89)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (216 89)  (216 89)  LC_4 Logic Functioning bit
 (38 9)  (218 89)  (218 89)  LC_4 Logic Functioning bit
 (8 10)  (188 90)  (188 90)  routing T_4_5.sp4_v_t_42 <X> T_4_5.sp4_h_l_42
 (9 10)  (189 90)  (189 90)  routing T_4_5.sp4_v_t_42 <X> T_4_5.sp4_h_l_42
 (15 10)  (195 90)  (195 90)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g2_5
 (16 10)  (196 90)  (196 90)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g2_5
 (17 10)  (197 90)  (197 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (198 90)  (198 90)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g2_5
 (21 10)  (201 90)  (201 90)  routing T_4_5.wire_logic_cluster/lc_7/out <X> T_4_5.lc_trk_g2_7
 (22 10)  (202 90)  (202 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (206 90)  (206 90)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (207 90)  (207 90)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (28 10)  (208 90)  (208 90)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (209 90)  (209 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (210 90)  (210 90)  routing T_4_5.lc_trk_g3_5 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (31 10)  (211 90)  (211 90)  routing T_4_5.lc_trk_g0_4 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (212 90)  (212 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (50 10)  (230 90)  (230 90)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (198 91)  (198 91)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g2_5
 (22 11)  (202 91)  (202 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (205 91)  (205 91)  routing T_4_5.sp4_r_v_b_38 <X> T_4_5.lc_trk_g2_6
 (26 11)  (206 91)  (206 91)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (27 11)  (207 91)  (207 91)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (208 91)  (208 91)  routing T_4_5.lc_trk_g3_6 <X> T_4_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (209 91)  (209 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (42 11)  (222 91)  (222 91)  LC_5 Logic Functioning bit
 (53 11)  (233 91)  (233 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (10 12)  (190 92)  (190 92)  routing T_4_5.sp4_v_t_40 <X> T_4_5.sp4_h_r_10
 (15 12)  (195 92)  (195 92)  routing T_4_5.tnr_op_1 <X> T_4_5.lc_trk_g3_1
 (17 12)  (197 92)  (197 92)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (26 12)  (206 92)  (206 92)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (207 92)  (207 92)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (209 92)  (209 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (210 92)  (210 92)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (212 92)  (212 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (213 92)  (213 92)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (214 92)  (214 92)  routing T_4_5.lc_trk_g3_0 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (215 92)  (215 92)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.input_2_6
 (38 12)  (218 92)  (218 92)  LC_6 Logic Functioning bit
 (40 12)  (220 92)  (220 92)  LC_6 Logic Functioning bit
 (42 12)  (222 92)  (222 92)  LC_6 Logic Functioning bit
 (51 12)  (231 92)  (231 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (194 93)  (194 93)  routing T_4_5.sp4_r_v_b_40 <X> T_4_5.lc_trk_g3_0
 (17 13)  (197 93)  (197 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (206 93)  (206 93)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (208 93)  (208 93)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (209 93)  (209 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (210 93)  (210 93)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (32 13)  (212 93)  (212 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (215 93)  (215 93)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.input_2_6
 (39 13)  (219 93)  (219 93)  LC_6 Logic Functioning bit
 (11 14)  (191 94)  (191 94)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_v_t_46
 (15 14)  (195 94)  (195 94)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g3_5
 (16 14)  (196 94)  (196 94)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g3_5
 (17 14)  (197 94)  (197 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (198 94)  (198 94)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g3_5
 (26 14)  (206 94)  (206 94)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (28 14)  (208 94)  (208 94)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (209 94)  (209 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (212 94)  (212 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (213 94)  (213 94)  routing T_4_5.lc_trk_g2_0 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (41 14)  (221 94)  (221 94)  LC_7 Logic Functioning bit
 (43 14)  (223 94)  (223 94)  LC_7 Logic Functioning bit
 (45 14)  (225 94)  (225 94)  LC_7 Logic Functioning bit
 (46 14)  (226 94)  (226 94)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (227 94)  (227 94)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (51 14)  (231 94)  (231 94)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (12 15)  (192 95)  (192 95)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_v_t_46
 (18 15)  (198 95)  (198 95)  routing T_4_5.sp4_h_r_45 <X> T_4_5.lc_trk_g3_5
 (22 15)  (202 95)  (202 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (205 95)  (205 95)  routing T_4_5.sp4_r_v_b_46 <X> T_4_5.lc_trk_g3_6
 (26 15)  (206 95)  (206 95)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (208 95)  (208 95)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (209 95)  (209 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (210 95)  (210 95)  routing T_4_5.lc_trk_g2_2 <X> T_4_5.wire_logic_cluster/lc_7/in_1
 (40 15)  (220 95)  (220 95)  LC_7 Logic Functioning bit
 (41 15)  (221 95)  (221 95)  LC_7 Logic Functioning bit
 (42 15)  (222 95)  (222 95)  LC_7 Logic Functioning bit
 (43 15)  (223 95)  (223 95)  LC_7 Logic Functioning bit
 (51 15)  (231 95)  (231 95)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_5

 (32 0)  (266 80)  (266 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 80)  (267 80)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 80)  (268 80)  routing T_5_5.lc_trk_g3_0 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 80)  (270 80)  LC_0 Logic Functioning bit
 (37 0)  (271 80)  (271 80)  LC_0 Logic Functioning bit
 (38 0)  (272 80)  (272 80)  LC_0 Logic Functioning bit
 (39 0)  (273 80)  (273 80)  LC_0 Logic Functioning bit
 (45 0)  (279 80)  (279 80)  LC_0 Logic Functioning bit
 (36 1)  (270 81)  (270 81)  LC_0 Logic Functioning bit
 (37 1)  (271 81)  (271 81)  LC_0 Logic Functioning bit
 (38 1)  (272 81)  (272 81)  LC_0 Logic Functioning bit
 (39 1)  (273 81)  (273 81)  LC_0 Logic Functioning bit
 (53 1)  (287 81)  (287 81)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (234 82)  (234 82)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (236 82)  (236 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (32 2)  (266 82)  (266 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 82)  (267 82)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 82)  (270 82)  LC_1 Logic Functioning bit
 (37 2)  (271 82)  (271 82)  LC_1 Logic Functioning bit
 (38 2)  (272 82)  (272 82)  LC_1 Logic Functioning bit
 (39 2)  (273 82)  (273 82)  LC_1 Logic Functioning bit
 (45 2)  (279 82)  (279 82)  LC_1 Logic Functioning bit
 (46 2)  (280 82)  (280 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 83)  (234 83)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (31 3)  (265 83)  (265 83)  routing T_5_5.lc_trk_g2_2 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 83)  (270 83)  LC_1 Logic Functioning bit
 (37 3)  (271 83)  (271 83)  LC_1 Logic Functioning bit
 (38 3)  (272 83)  (272 83)  LC_1 Logic Functioning bit
 (39 3)  (273 83)  (273 83)  LC_1 Logic Functioning bit
 (0 4)  (234 84)  (234 84)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_7/cen
 (1 4)  (235 84)  (235 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (9 4)  (243 84)  (243 84)  routing T_5_5.sp4_v_t_41 <X> T_5_5.sp4_h_r_4
 (31 4)  (265 84)  (265 84)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 84)  (266 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 84)  (267 84)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 84)  (268 84)  routing T_5_5.lc_trk_g3_4 <X> T_5_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 84)  (270 84)  LC_2 Logic Functioning bit
 (37 4)  (271 84)  (271 84)  LC_2 Logic Functioning bit
 (38 4)  (272 84)  (272 84)  LC_2 Logic Functioning bit
 (39 4)  (273 84)  (273 84)  LC_2 Logic Functioning bit
 (45 4)  (279 84)  (279 84)  LC_2 Logic Functioning bit
 (0 5)  (234 85)  (234 85)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_7/cen
 (1 5)  (235 85)  (235 85)  routing T_5_5.lc_trk_g3_3 <X> T_5_5.wire_logic_cluster/lc_7/cen
 (36 5)  (270 85)  (270 85)  LC_2 Logic Functioning bit
 (37 5)  (271 85)  (271 85)  LC_2 Logic Functioning bit
 (38 5)  (272 85)  (272 85)  LC_2 Logic Functioning bit
 (39 5)  (273 85)  (273 85)  LC_2 Logic Functioning bit
 (51 5)  (285 85)  (285 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (9 6)  (243 86)  (243 86)  routing T_5_5.sp4_v_b_4 <X> T_5_5.sp4_h_l_41
 (36 6)  (270 86)  (270 86)  LC_3 Logic Functioning bit
 (38 6)  (272 86)  (272 86)  LC_3 Logic Functioning bit
 (41 6)  (275 86)  (275 86)  LC_3 Logic Functioning bit
 (43 6)  (277 86)  (277 86)  LC_3 Logic Functioning bit
 (45 6)  (279 86)  (279 86)  LC_3 Logic Functioning bit
 (26 7)  (260 87)  (260 87)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 87)  (262 87)  routing T_5_5.lc_trk_g2_3 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 87)  (263 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (271 87)  (271 87)  LC_3 Logic Functioning bit
 (39 7)  (273 87)  (273 87)  LC_3 Logic Functioning bit
 (40 7)  (274 87)  (274 87)  LC_3 Logic Functioning bit
 (42 7)  (276 87)  (276 87)  LC_3 Logic Functioning bit
 (53 7)  (287 87)  (287 87)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (256 88)  (256 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (257 88)  (257 88)  routing T_5_5.sp4_h_r_27 <X> T_5_5.lc_trk_g2_3
 (24 8)  (258 88)  (258 88)  routing T_5_5.sp4_h_r_27 <X> T_5_5.lc_trk_g2_3
 (31 8)  (265 88)  (265 88)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 88)  (266 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 88)  (267 88)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 88)  (268 88)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 88)  (270 88)  LC_4 Logic Functioning bit
 (37 8)  (271 88)  (271 88)  LC_4 Logic Functioning bit
 (38 8)  (272 88)  (272 88)  LC_4 Logic Functioning bit
 (39 8)  (273 88)  (273 88)  LC_4 Logic Functioning bit
 (45 8)  (279 88)  (279 88)  LC_4 Logic Functioning bit
 (21 9)  (255 89)  (255 89)  routing T_5_5.sp4_h_r_27 <X> T_5_5.lc_trk_g2_3
 (22 9)  (256 89)  (256 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 89)  (257 89)  routing T_5_5.sp4_v_b_42 <X> T_5_5.lc_trk_g2_2
 (24 9)  (258 89)  (258 89)  routing T_5_5.sp4_v_b_42 <X> T_5_5.lc_trk_g2_2
 (31 9)  (265 89)  (265 89)  routing T_5_5.lc_trk_g3_6 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 89)  (270 89)  LC_4 Logic Functioning bit
 (37 9)  (271 89)  (271 89)  LC_4 Logic Functioning bit
 (38 9)  (272 89)  (272 89)  LC_4 Logic Functioning bit
 (39 9)  (273 89)  (273 89)  LC_4 Logic Functioning bit
 (53 9)  (287 89)  (287 89)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (12 10)  (246 90)  (246 90)  routing T_5_5.sp4_v_t_39 <X> T_5_5.sp4_h_l_45
 (14 10)  (248 90)  (248 90)  routing T_5_5.sp4_h_r_36 <X> T_5_5.lc_trk_g2_4
 (31 10)  (265 90)  (265 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 90)  (266 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 90)  (267 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 90)  (268 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 90)  (270 90)  LC_5 Logic Functioning bit
 (37 10)  (271 90)  (271 90)  LC_5 Logic Functioning bit
 (38 10)  (272 90)  (272 90)  LC_5 Logic Functioning bit
 (39 10)  (273 90)  (273 90)  LC_5 Logic Functioning bit
 (45 10)  (279 90)  (279 90)  LC_5 Logic Functioning bit
 (52 10)  (286 90)  (286 90)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (11 11)  (245 91)  (245 91)  routing T_5_5.sp4_v_t_39 <X> T_5_5.sp4_h_l_45
 (13 11)  (247 91)  (247 91)  routing T_5_5.sp4_v_t_39 <X> T_5_5.sp4_h_l_45
 (15 11)  (249 91)  (249 91)  routing T_5_5.sp4_h_r_36 <X> T_5_5.lc_trk_g2_4
 (16 11)  (250 91)  (250 91)  routing T_5_5.sp4_h_r_36 <X> T_5_5.lc_trk_g2_4
 (17 11)  (251 91)  (251 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (36 11)  (270 91)  (270 91)  LC_5 Logic Functioning bit
 (37 11)  (271 91)  (271 91)  LC_5 Logic Functioning bit
 (38 11)  (272 91)  (272 91)  LC_5 Logic Functioning bit
 (39 11)  (273 91)  (273 91)  LC_5 Logic Functioning bit
 (14 12)  (248 92)  (248 92)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g3_0
 (22 12)  (256 92)  (256 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (257 92)  (257 92)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g3_3
 (24 12)  (258 92)  (258 92)  routing T_5_5.sp4_v_t_30 <X> T_5_5.lc_trk_g3_3
 (26 12)  (260 92)  (260 92)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (36 12)  (270 92)  (270 92)  LC_6 Logic Functioning bit
 (38 12)  (272 92)  (272 92)  LC_6 Logic Functioning bit
 (41 12)  (275 92)  (275 92)  LC_6 Logic Functioning bit
 (43 12)  (277 92)  (277 92)  LC_6 Logic Functioning bit
 (45 12)  (279 92)  (279 92)  LC_6 Logic Functioning bit
 (51 12)  (285 92)  (285 92)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (248 93)  (248 93)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g3_0
 (15 13)  (249 93)  (249 93)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g3_0
 (16 13)  (250 93)  (250 93)  routing T_5_5.sp4_h_r_40 <X> T_5_5.lc_trk_g3_0
 (17 13)  (251 93)  (251 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_40 lc_trk_g3_0
 (28 13)  (262 93)  (262 93)  routing T_5_5.lc_trk_g2_4 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 93)  (263 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (271 93)  (271 93)  LC_6 Logic Functioning bit
 (39 13)  (273 93)  (273 93)  LC_6 Logic Functioning bit
 (40 13)  (274 93)  (274 93)  LC_6 Logic Functioning bit
 (42 13)  (276 93)  (276 93)  LC_6 Logic Functioning bit
 (14 14)  (248 94)  (248 94)  routing T_5_5.sp4_h_r_44 <X> T_5_5.lc_trk_g3_4
 (17 14)  (251 94)  (251 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (256 94)  (256 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (257 94)  (257 94)  routing T_5_5.sp4_h_r_31 <X> T_5_5.lc_trk_g3_7
 (24 14)  (258 94)  (258 94)  routing T_5_5.sp4_h_r_31 <X> T_5_5.lc_trk_g3_7
 (31 14)  (265 94)  (265 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 94)  (266 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 94)  (267 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 94)  (268 94)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (270 94)  (270 94)  LC_7 Logic Functioning bit
 (37 14)  (271 94)  (271 94)  LC_7 Logic Functioning bit
 (38 14)  (272 94)  (272 94)  LC_7 Logic Functioning bit
 (39 14)  (273 94)  (273 94)  LC_7 Logic Functioning bit
 (45 14)  (279 94)  (279 94)  LC_7 Logic Functioning bit
 (52 14)  (286 94)  (286 94)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (248 95)  (248 95)  routing T_5_5.sp4_h_r_44 <X> T_5_5.lc_trk_g3_4
 (15 15)  (249 95)  (249 95)  routing T_5_5.sp4_h_r_44 <X> T_5_5.lc_trk_g3_4
 (16 15)  (250 95)  (250 95)  routing T_5_5.sp4_h_r_44 <X> T_5_5.lc_trk_g3_4
 (17 15)  (251 95)  (251 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (255 95)  (255 95)  routing T_5_5.sp4_h_r_31 <X> T_5_5.lc_trk_g3_7
 (22 15)  (256 95)  (256 95)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (31 15)  (265 95)  (265 95)  routing T_5_5.lc_trk_g3_7 <X> T_5_5.wire_logic_cluster/lc_7/in_3
 (36 15)  (270 95)  (270 95)  LC_7 Logic Functioning bit
 (37 15)  (271 95)  (271 95)  LC_7 Logic Functioning bit
 (38 15)  (272 95)  (272 95)  LC_7 Logic Functioning bit
 (39 15)  (273 95)  (273 95)  LC_7 Logic Functioning bit


LogicTile_6_5

 (15 0)  (303 80)  (303 80)  routing T_6_5.sp4_h_l_4 <X> T_6_5.lc_trk_g0_1
 (16 0)  (304 80)  (304 80)  routing T_6_5.sp4_h_l_4 <X> T_6_5.lc_trk_g0_1
 (17 0)  (305 80)  (305 80)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (306 80)  (306 80)  routing T_6_5.sp4_h_l_4 <X> T_6_5.lc_trk_g0_1
 (18 1)  (306 81)  (306 81)  routing T_6_5.sp4_h_l_4 <X> T_6_5.lc_trk_g0_1
 (22 1)  (310 81)  (310 81)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (311 81)  (311 81)  routing T_6_5.sp12_h_r_10 <X> T_6_5.lc_trk_g0_2
 (0 2)  (288 82)  (288 82)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (2 2)  (290 82)  (290 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (288 83)  (288 83)  routing T_6_5.glb_netwk_3 <X> T_6_5.wire_logic_cluster/lc_7/clk
 (10 3)  (298 83)  (298 83)  routing T_6_5.sp4_h_l_45 <X> T_6_5.sp4_v_t_36
 (1 4)  (289 84)  (289 84)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (22 4)  (310 84)  (310 84)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (312 84)  (312 84)  routing T_6_5.top_op_3 <X> T_6_5.lc_trk_g1_3
 (1 5)  (289 85)  (289 85)  routing T_6_5.lc_trk_g0_2 <X> T_6_5.wire_logic_cluster/lc_7/cen
 (21 5)  (309 85)  (309 85)  routing T_6_5.top_op_3 <X> T_6_5.lc_trk_g1_3
 (26 6)  (314 86)  (314 86)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (315 86)  (315 86)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (317 86)  (317 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (320 86)  (320 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (321 86)  (321 86)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (40 6)  (328 86)  (328 86)  LC_3 Logic Functioning bit
 (45 6)  (333 86)  (333 86)  LC_3 Logic Functioning bit
 (52 6)  (340 86)  (340 86)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (14 7)  (302 87)  (302 87)  routing T_6_5.sp4_r_v_b_28 <X> T_6_5.lc_trk_g1_4
 (17 7)  (305 87)  (305 87)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (27 7)  (315 87)  (315 87)  routing T_6_5.lc_trk_g1_4 <X> T_6_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 87)  (317 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (318 87)  (318 87)  routing T_6_5.lc_trk_g1_3 <X> T_6_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (319 87)  (319 87)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_3/in_3
 (32 7)  (320 87)  (320 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (25 8)  (313 88)  (313 88)  routing T_6_5.sp4_h_r_34 <X> T_6_5.lc_trk_g2_2
 (8 9)  (296 89)  (296 89)  routing T_6_5.sp4_h_l_36 <X> T_6_5.sp4_v_b_7
 (9 9)  (297 89)  (297 89)  routing T_6_5.sp4_h_l_36 <X> T_6_5.sp4_v_b_7
 (10 9)  (298 89)  (298 89)  routing T_6_5.sp4_h_l_36 <X> T_6_5.sp4_v_b_7
 (22 9)  (310 89)  (310 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (311 89)  (311 89)  routing T_6_5.sp4_h_r_34 <X> T_6_5.lc_trk_g2_2
 (24 9)  (312 89)  (312 89)  routing T_6_5.sp4_h_r_34 <X> T_6_5.lc_trk_g2_2
 (6 10)  (294 90)  (294 90)  routing T_6_5.sp4_h_l_36 <X> T_6_5.sp4_v_t_43
 (4 12)  (292 92)  (292 92)  routing T_6_5.sp4_h_l_44 <X> T_6_5.sp4_v_b_9
 (5 13)  (293 93)  (293 93)  routing T_6_5.sp4_h_l_44 <X> T_6_5.sp4_v_b_9
 (11 14)  (299 94)  (299 94)  routing T_6_5.sp4_h_l_43 <X> T_6_5.sp4_v_t_46


LogicTile_7_5

 (11 6)  (353 86)  (353 86)  routing T_7_5.sp4_h_r_11 <X> T_7_5.sp4_v_t_40
 (13 6)  (355 86)  (355 86)  routing T_7_5.sp4_h_r_11 <X> T_7_5.sp4_v_t_40
 (12 7)  (354 87)  (354 87)  routing T_7_5.sp4_h_r_11 <X> T_7_5.sp4_v_t_40
 (12 12)  (354 92)  (354 92)  routing T_7_5.sp4_h_l_45 <X> T_7_5.sp4_h_r_11
 (13 13)  (355 93)  (355 93)  routing T_7_5.sp4_h_l_45 <X> T_7_5.sp4_h_r_11


LogicTile_1_4

 (21 0)  (39 64)  (39 64)  routing T_1_4.wire_logic_cluster/lc_3/out <X> T_1_4.lc_trk_g0_3
 (22 0)  (40 64)  (40 64)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (43 64)  (43 64)  routing T_1_4.wire_logic_cluster/lc_2/out <X> T_1_4.lc_trk_g0_2
 (31 0)  (49 64)  (49 64)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (50 64)  (50 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (51 64)  (51 64)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (52 64)  (52 64)  routing T_1_4.lc_trk_g3_4 <X> T_1_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (54 64)  (54 64)  LC_0 Logic Functioning bit
 (37 0)  (55 64)  (55 64)  LC_0 Logic Functioning bit
 (38 0)  (56 64)  (56 64)  LC_0 Logic Functioning bit
 (39 0)  (57 64)  (57 64)  LC_0 Logic Functioning bit
 (45 0)  (63 64)  (63 64)  LC_0 Logic Functioning bit
 (22 1)  (40 65)  (40 65)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (54 65)  (54 65)  LC_0 Logic Functioning bit
 (37 1)  (55 65)  (55 65)  LC_0 Logic Functioning bit
 (38 1)  (56 65)  (56 65)  LC_0 Logic Functioning bit
 (39 1)  (57 65)  (57 65)  LC_0 Logic Functioning bit
 (51 1)  (69 65)  (69 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (71 65)  (71 65)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (18 66)  (18 66)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (32 66)  (32 66)  routing T_1_4.wire_logic_cluster/lc_4/out <X> T_1_4.lc_trk_g0_4
 (32 2)  (50 66)  (50 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 66)  (51 66)  routing T_1_4.lc_trk_g2_0 <X> T_1_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 66)  (54 66)  LC_1 Logic Functioning bit
 (37 2)  (55 66)  (55 66)  LC_1 Logic Functioning bit
 (38 2)  (56 66)  (56 66)  LC_1 Logic Functioning bit
 (39 2)  (57 66)  (57 66)  LC_1 Logic Functioning bit
 (45 2)  (63 66)  (63 66)  LC_1 Logic Functioning bit
 (0 3)  (18 67)  (18 67)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (17 3)  (35 67)  (35 67)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (36 3)  (54 67)  (54 67)  LC_1 Logic Functioning bit
 (37 3)  (55 67)  (55 67)  LC_1 Logic Functioning bit
 (38 3)  (56 67)  (56 67)  LC_1 Logic Functioning bit
 (39 3)  (57 67)  (57 67)  LC_1 Logic Functioning bit
 (47 3)  (65 67)  (65 67)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (0 4)  (18 68)  (18 68)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (1 4)  (19 68)  (19 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (32 4)  (50 68)  (50 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (51 68)  (51 68)  routing T_1_4.lc_trk_g2_1 <X> T_1_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (54 68)  (54 68)  LC_2 Logic Functioning bit
 (37 4)  (55 68)  (55 68)  LC_2 Logic Functioning bit
 (38 4)  (56 68)  (56 68)  LC_2 Logic Functioning bit
 (39 4)  (57 68)  (57 68)  LC_2 Logic Functioning bit
 (45 4)  (63 68)  (63 68)  LC_2 Logic Functioning bit
 (1 5)  (19 69)  (19 69)  routing T_1_4.lc_trk_g2_2 <X> T_1_4.wire_logic_cluster/lc_7/cen
 (36 5)  (54 69)  (54 69)  LC_2 Logic Functioning bit
 (37 5)  (55 69)  (55 69)  LC_2 Logic Functioning bit
 (38 5)  (56 69)  (56 69)  LC_2 Logic Functioning bit
 (39 5)  (57 69)  (57 69)  LC_2 Logic Functioning bit
 (48 5)  (66 69)  (66 69)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (53 5)  (71 69)  (71 69)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (32 6)  (50 70)  (50 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (54 70)  (54 70)  LC_3 Logic Functioning bit
 (37 6)  (55 70)  (55 70)  LC_3 Logic Functioning bit
 (38 6)  (56 70)  (56 70)  LC_3 Logic Functioning bit
 (39 6)  (57 70)  (57 70)  LC_3 Logic Functioning bit
 (45 6)  (63 70)  (63 70)  LC_3 Logic Functioning bit
 (31 7)  (49 71)  (49 71)  routing T_1_4.lc_trk_g0_2 <X> T_1_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (54 71)  (54 71)  LC_3 Logic Functioning bit
 (37 7)  (55 71)  (55 71)  LC_3 Logic Functioning bit
 (38 7)  (56 71)  (56 71)  LC_3 Logic Functioning bit
 (39 7)  (57 71)  (57 71)  LC_3 Logic Functioning bit
 (53 7)  (71 71)  (71 71)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (32 72)  (32 72)  routing T_1_4.wire_logic_cluster/lc_0/out <X> T_1_4.lc_trk_g2_0
 (17 8)  (35 72)  (35 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 72)  (36 72)  routing T_1_4.wire_logic_cluster/lc_1/out <X> T_1_4.lc_trk_g2_1
 (32 8)  (50 72)  (50 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (54 72)  (54 72)  LC_4 Logic Functioning bit
 (37 8)  (55 72)  (55 72)  LC_4 Logic Functioning bit
 (38 8)  (56 72)  (56 72)  LC_4 Logic Functioning bit
 (39 8)  (57 72)  (57 72)  LC_4 Logic Functioning bit
 (45 8)  (63 72)  (63 72)  LC_4 Logic Functioning bit
 (17 9)  (35 73)  (35 73)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (22 9)  (40 73)  (40 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (41 73)  (41 73)  routing T_1_4.sp4_h_l_15 <X> T_1_4.lc_trk_g2_2
 (24 9)  (42 73)  (42 73)  routing T_1_4.sp4_h_l_15 <X> T_1_4.lc_trk_g2_2
 (25 9)  (43 73)  (43 73)  routing T_1_4.sp4_h_l_15 <X> T_1_4.lc_trk_g2_2
 (31 9)  (49 73)  (49 73)  routing T_1_4.lc_trk_g0_3 <X> T_1_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (54 73)  (54 73)  LC_4 Logic Functioning bit
 (37 9)  (55 73)  (55 73)  LC_4 Logic Functioning bit
 (38 9)  (56 73)  (56 73)  LC_4 Logic Functioning bit
 (39 9)  (57 73)  (57 73)  LC_4 Logic Functioning bit
 (47 9)  (65 73)  (65 73)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (17 10)  (35 74)  (35 74)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (36 74)  (36 74)  routing T_1_4.wire_logic_cluster/lc_5/out <X> T_1_4.lc_trk_g2_5
 (25 10)  (43 74)  (43 74)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g2_6
 (31 10)  (49 74)  (49 74)  routing T_1_4.lc_trk_g0_4 <X> T_1_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (50 74)  (50 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (54 74)  (54 74)  LC_5 Logic Functioning bit
 (37 10)  (55 74)  (55 74)  LC_5 Logic Functioning bit
 (38 10)  (56 74)  (56 74)  LC_5 Logic Functioning bit
 (39 10)  (57 74)  (57 74)  LC_5 Logic Functioning bit
 (45 10)  (63 74)  (63 74)  LC_5 Logic Functioning bit
 (22 11)  (40 75)  (40 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (36 11)  (54 75)  (54 75)  LC_5 Logic Functioning bit
 (37 11)  (55 75)  (55 75)  LC_5 Logic Functioning bit
 (38 11)  (56 75)  (56 75)  LC_5 Logic Functioning bit
 (39 11)  (57 75)  (57 75)  LC_5 Logic Functioning bit
 (53 11)  (71 75)  (71 75)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (31 12)  (49 76)  (49 76)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 76)  (50 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 76)  (51 76)  routing T_1_4.lc_trk_g2_5 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (54 76)  (54 76)  LC_6 Logic Functioning bit
 (37 12)  (55 76)  (55 76)  LC_6 Logic Functioning bit
 (38 12)  (56 76)  (56 76)  LC_6 Logic Functioning bit
 (39 12)  (57 76)  (57 76)  LC_6 Logic Functioning bit
 (45 12)  (63 76)  (63 76)  LC_6 Logic Functioning bit
 (36 13)  (54 77)  (54 77)  LC_6 Logic Functioning bit
 (37 13)  (55 77)  (55 77)  LC_6 Logic Functioning bit
 (38 13)  (56 77)  (56 77)  LC_6 Logic Functioning bit
 (39 13)  (57 77)  (57 77)  LC_6 Logic Functioning bit
 (53 13)  (71 77)  (71 77)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (13 14)  (31 78)  (31 78)  routing T_1_4.sp4_h_r_11 <X> T_1_4.sp4_v_t_46
 (31 14)  (49 78)  (49 78)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 78)  (50 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (51 78)  (51 78)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (54 78)  (54 78)  LC_7 Logic Functioning bit
 (37 14)  (55 78)  (55 78)  LC_7 Logic Functioning bit
 (38 14)  (56 78)  (56 78)  LC_7 Logic Functioning bit
 (39 14)  (57 78)  (57 78)  LC_7 Logic Functioning bit
 (45 14)  (63 78)  (63 78)  LC_7 Logic Functioning bit
 (12 15)  (30 79)  (30 79)  routing T_1_4.sp4_h_r_11 <X> T_1_4.sp4_v_t_46
 (16 15)  (34 79)  (34 79)  routing T_1_4.sp12_v_b_12 <X> T_1_4.lc_trk_g3_4
 (17 15)  (35 79)  (35 79)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (31 15)  (49 79)  (49 79)  routing T_1_4.lc_trk_g2_6 <X> T_1_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (54 79)  (54 79)  LC_7 Logic Functioning bit
 (37 15)  (55 79)  (55 79)  LC_7 Logic Functioning bit
 (38 15)  (56 79)  (56 79)  LC_7 Logic Functioning bit
 (39 15)  (57 79)  (57 79)  LC_7 Logic Functioning bit
 (53 15)  (71 79)  (71 79)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_4

 (14 1)  (86 65)  (86 65)  routing T_2_4.top_op_0 <X> T_2_4.lc_trk_g0_0
 (15 1)  (87 65)  (87 65)  routing T_2_4.top_op_0 <X> T_2_4.lc_trk_g0_0
 (17 1)  (89 65)  (89 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (72 66)  (72 66)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (93 66)  (93 66)  routing T_2_4.lft_op_7 <X> T_2_4.lc_trk_g0_7
 (22 2)  (94 66)  (94 66)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (96 66)  (96 66)  routing T_2_4.lft_op_7 <X> T_2_4.lc_trk_g0_7
 (0 3)  (72 67)  (72 67)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (14 3)  (86 67)  (86 67)  routing T_2_4.top_op_4 <X> T_2_4.lc_trk_g0_4
 (15 3)  (87 67)  (87 67)  routing T_2_4.top_op_4 <X> T_2_4.lc_trk_g0_4
 (17 3)  (89 67)  (89 67)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (9 4)  (81 68)  (81 68)  routing T_2_4.sp4_v_t_41 <X> T_2_4.sp4_h_r_4
 (26 4)  (98 68)  (98 68)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 68)  (102 68)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (105 68)  (105 68)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (106 68)  (106 68)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (41 4)  (113 68)  (113 68)  LC_2 Logic Functioning bit
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (26 5)  (98 69)  (98 69)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (100 69)  (100 69)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 69)  (101 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (103 69)  (103 69)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_2/in_3
 (32 5)  (104 69)  (104 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (108 69)  (108 69)  LC_2 Logic Functioning bit
 (38 5)  (110 69)  (110 69)  LC_2 Logic Functioning bit
 (39 5)  (111 69)  (111 69)  LC_2 Logic Functioning bit
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (6 6)  (78 70)  (78 70)  routing T_2_4.sp4_v_b_0 <X> T_2_4.sp4_v_t_38
 (14 6)  (86 70)  (86 70)  routing T_2_4.bnr_op_4 <X> T_2_4.lc_trk_g1_4
 (21 6)  (93 70)  (93 70)  routing T_2_4.bnr_op_7 <X> T_2_4.lc_trk_g1_7
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (98 70)  (98 70)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (102 70)  (102 70)  routing T_2_4.lc_trk_g0_4 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (31 6)  (103 70)  (103 70)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 70)  (105 70)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 70)  (108 70)  LC_3 Logic Functioning bit
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (40 6)  (112 70)  (112 70)  LC_3 Logic Functioning bit
 (41 6)  (113 70)  (113 70)  LC_3 Logic Functioning bit
 (42 6)  (114 70)  (114 70)  LC_3 Logic Functioning bit
 (43 6)  (115 70)  (115 70)  LC_3 Logic Functioning bit
 (46 6)  (118 70)  (118 70)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (5 7)  (77 71)  (77 71)  routing T_2_4.sp4_v_b_0 <X> T_2_4.sp4_v_t_38
 (14 7)  (86 71)  (86 71)  routing T_2_4.bnr_op_4 <X> T_2_4.lc_trk_g1_4
 (17 7)  (89 71)  (89 71)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (21 7)  (93 71)  (93 71)  routing T_2_4.bnr_op_7 <X> T_2_4.lc_trk_g1_7
 (27 7)  (99 71)  (99 71)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 71)  (101 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (103 71)  (103 71)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_3/in_3
 (36 7)  (108 71)  (108 71)  LC_3 Logic Functioning bit
 (37 7)  (109 71)  (109 71)  LC_3 Logic Functioning bit
 (38 7)  (110 71)  (110 71)  LC_3 Logic Functioning bit
 (39 7)  (111 71)  (111 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (43 7)  (115 71)  (115 71)  LC_3 Logic Functioning bit
 (53 7)  (125 71)  (125 71)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (26 8)  (98 72)  (98 72)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 72)  (99 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 72)  (100 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 72)  (102 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (103 72)  (103 72)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 72)  (106 72)  routing T_2_4.lc_trk_g1_4 <X> T_2_4.wire_logic_cluster/lc_4/in_3
 (26 9)  (98 73)  (98 73)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (99 73)  (99 73)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 73)  (101 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 73)  (108 73)  LC_4 Logic Functioning bit
 (38 9)  (110 73)  (110 73)  LC_4 Logic Functioning bit
 (52 9)  (124 73)  (124 73)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (21 10)  (93 74)  (93 74)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g2_7
 (22 10)  (94 74)  (94 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (97 74)  (97 74)  routing T_2_4.rgt_op_6 <X> T_2_4.lc_trk_g2_6
 (22 11)  (94 75)  (94 75)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (96 75)  (96 75)  routing T_2_4.rgt_op_6 <X> T_2_4.lc_trk_g2_6
 (5 12)  (77 76)  (77 76)  routing T_2_4.sp4_v_t_44 <X> T_2_4.sp4_h_r_9
 (25 12)  (97 76)  (97 76)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g3_2
 (26 12)  (98 76)  (98 76)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 76)  (99 76)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 76)  (100 76)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 76)  (103 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 76)  (105 76)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (108 76)  (108 76)  LC_6 Logic Functioning bit
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (41 12)  (113 76)  (113 76)  LC_6 Logic Functioning bit
 (43 12)  (115 76)  (115 76)  LC_6 Logic Functioning bit
 (22 13)  (94 77)  (94 77)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (98 77)  (98 77)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (100 77)  (100 77)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 77)  (101 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g3_2 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (31 13)  (103 77)  (103 77)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (104 77)  (104 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (37 13)  (109 77)  (109 77)  LC_6 Logic Functioning bit
 (40 13)  (112 77)  (112 77)  LC_6 Logic Functioning bit
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (48 13)  (120 77)  (120 77)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (14 14)  (86 78)  (86 78)  routing T_2_4.rgt_op_4 <X> T_2_4.lc_trk_g3_4
 (26 14)  (98 78)  (98 78)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (103 78)  (103 78)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 78)  (105 78)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (107 78)  (107 78)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.input_2_7
 (36 14)  (108 78)  (108 78)  LC_7 Logic Functioning bit
 (41 14)  (113 78)  (113 78)  LC_7 Logic Functioning bit
 (43 14)  (115 78)  (115 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (10 15)  (82 79)  (82 79)  routing T_2_4.sp4_h_l_40 <X> T_2_4.sp4_v_t_47
 (15 15)  (87 79)  (87 79)  routing T_2_4.rgt_op_4 <X> T_2_4.lc_trk_g3_4
 (17 15)  (89 79)  (89 79)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (98 79)  (98 79)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 79)  (100 79)  routing T_2_4.lc_trk_g2_7 <X> T_2_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 79)  (101 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 79)  (103 79)  routing T_2_4.lc_trk_g2_6 <X> T_2_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 79)  (104 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (107 79)  (107 79)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.input_2_7
 (36 15)  (108 79)  (108 79)  LC_7 Logic Functioning bit
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit
 (40 15)  (112 79)  (112 79)  LC_7 Logic Functioning bit
 (42 15)  (114 79)  (114 79)  LC_7 Logic Functioning bit


LogicTile_3_4

 (25 0)  (151 64)  (151 64)  routing T_3_4.lft_op_2 <X> T_3_4.lc_trk_g0_2
 (22 1)  (148 65)  (148 65)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (150 65)  (150 65)  routing T_3_4.lft_op_2 <X> T_3_4.lc_trk_g0_2
 (0 2)  (126 66)  (126 66)  routing T_3_4.glb_netwk_3 <X> T_3_4.wire_logic_cluster/lc_7/clk
 (2 2)  (128 66)  (128 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 66)  (143 66)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (144 66)  (144 66)  routing T_3_4.wire_logic_cluster/lc_5/out <X> T_3_4.lc_trk_g0_5
 (26 2)  (152 66)  (152 66)  routing T_3_4.lc_trk_g2_7 <X> T_3_4.wire_logic_cluster/lc_1/in_0
 (29 2)  (155 66)  (155 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (157 66)  (157 66)  routing T_3_4.lc_trk_g1_7 <X> T_3_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 66)  (158 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 66)  (160 66)  routing T_3_4.lc_trk_g1_7 <X> T_3_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 66)  (162 66)  LC_1 Logic Functioning bit
 (38 2)  (164 66)  (164 66)  LC_1 Logic Functioning bit
 (41 2)  (167 66)  (167 66)  LC_1 Logic Functioning bit
 (43 2)  (169 66)  (169 66)  LC_1 Logic Functioning bit
 (0 3)  (126 67)  (126 67)  routing T_3_4.glb_netwk_3 <X> T_3_4.wire_logic_cluster/lc_7/clk
 (13 3)  (139 67)  (139 67)  routing T_3_4.sp4_v_b_9 <X> T_3_4.sp4_h_l_39
 (26 3)  (152 67)  (152 67)  routing T_3_4.lc_trk_g2_7 <X> T_3_4.wire_logic_cluster/lc_1/in_0
 (28 3)  (154 67)  (154 67)  routing T_3_4.lc_trk_g2_7 <X> T_3_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (155 67)  (155 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (156 67)  (156 67)  routing T_3_4.lc_trk_g0_2 <X> T_3_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (157 67)  (157 67)  routing T_3_4.lc_trk_g1_7 <X> T_3_4.wire_logic_cluster/lc_1/in_3
 (40 3)  (166 67)  (166 67)  LC_1 Logic Functioning bit
 (42 3)  (168 67)  (168 67)  LC_1 Logic Functioning bit
 (53 3)  (179 67)  (179 67)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (148 68)  (148 68)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (150 68)  (150 68)  routing T_3_4.bot_op_3 <X> T_3_4.lc_trk_g1_3
 (28 4)  (154 68)  (154 68)  routing T_3_4.lc_trk_g2_5 <X> T_3_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 68)  (155 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 68)  (156 68)  routing T_3_4.lc_trk_g2_5 <X> T_3_4.wire_logic_cluster/lc_2/in_1
 (31 4)  (157 68)  (157 68)  routing T_3_4.lc_trk_g1_4 <X> T_3_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 68)  (158 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 68)  (160 68)  routing T_3_4.lc_trk_g1_4 <X> T_3_4.wire_logic_cluster/lc_2/in_3
 (40 4)  (166 68)  (166 68)  LC_2 Logic Functioning bit
 (50 4)  (176 68)  (176 68)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (154 69)  (154 69)  routing T_3_4.lc_trk_g2_0 <X> T_3_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 69)  (155 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (166 69)  (166 69)  LC_2 Logic Functioning bit
 (41 5)  (167 69)  (167 69)  LC_2 Logic Functioning bit
 (53 5)  (179 69)  (179 69)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (6 6)  (132 70)  (132 70)  routing T_3_4.sp4_h_l_47 <X> T_3_4.sp4_v_t_38
 (21 6)  (147 70)  (147 70)  routing T_3_4.lft_op_7 <X> T_3_4.lc_trk_g1_7
 (22 6)  (148 70)  (148 70)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (150 70)  (150 70)  routing T_3_4.lft_op_7 <X> T_3_4.lc_trk_g1_7
 (15 7)  (141 71)  (141 71)  routing T_3_4.bot_op_4 <X> T_3_4.lc_trk_g1_4
 (17 7)  (143 71)  (143 71)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (15 8)  (141 72)  (141 72)  routing T_3_4.sp4_v_t_28 <X> T_3_4.lc_trk_g2_1
 (16 8)  (142 72)  (142 72)  routing T_3_4.sp4_v_t_28 <X> T_3_4.lc_trk_g2_1
 (17 8)  (143 72)  (143 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (31 8)  (157 72)  (157 72)  routing T_3_4.lc_trk_g0_5 <X> T_3_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 72)  (158 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (162 72)  (162 72)  LC_4 Logic Functioning bit
 (37 8)  (163 72)  (163 72)  LC_4 Logic Functioning bit
 (38 8)  (164 72)  (164 72)  LC_4 Logic Functioning bit
 (39 8)  (165 72)  (165 72)  LC_4 Logic Functioning bit
 (45 8)  (171 72)  (171 72)  LC_4 Logic Functioning bit
 (15 9)  (141 73)  (141 73)  routing T_3_4.sp4_v_t_29 <X> T_3_4.lc_trk_g2_0
 (16 9)  (142 73)  (142 73)  routing T_3_4.sp4_v_t_29 <X> T_3_4.lc_trk_g2_0
 (17 9)  (143 73)  (143 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (36 9)  (162 73)  (162 73)  LC_4 Logic Functioning bit
 (37 9)  (163 73)  (163 73)  LC_4 Logic Functioning bit
 (38 9)  (164 73)  (164 73)  LC_4 Logic Functioning bit
 (39 9)  (165 73)  (165 73)  LC_4 Logic Functioning bit
 (48 9)  (174 73)  (174 73)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (16 10)  (142 74)  (142 74)  routing T_3_4.sp4_v_b_37 <X> T_3_4.lc_trk_g2_5
 (17 10)  (143 74)  (143 74)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (144 74)  (144 74)  routing T_3_4.sp4_v_b_37 <X> T_3_4.lc_trk_g2_5
 (21 10)  (147 74)  (147 74)  routing T_3_4.wire_logic_cluster/lc_7/out <X> T_3_4.lc_trk_g2_7
 (22 10)  (148 74)  (148 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 74)  (151 74)  routing T_3_4.wire_logic_cluster/lc_6/out <X> T_3_4.lc_trk_g2_6
 (26 10)  (152 74)  (152 74)  routing T_3_4.lc_trk_g3_4 <X> T_3_4.wire_logic_cluster/lc_5/in_0
 (36 10)  (162 74)  (162 74)  LC_5 Logic Functioning bit
 (38 10)  (164 74)  (164 74)  LC_5 Logic Functioning bit
 (41 10)  (167 74)  (167 74)  LC_5 Logic Functioning bit
 (43 10)  (169 74)  (169 74)  LC_5 Logic Functioning bit
 (45 10)  (171 74)  (171 74)  LC_5 Logic Functioning bit
 (18 11)  (144 75)  (144 75)  routing T_3_4.sp4_v_b_37 <X> T_3_4.lc_trk_g2_5
 (22 11)  (148 75)  (148 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (27 11)  (153 75)  (153 75)  routing T_3_4.lc_trk_g3_4 <X> T_3_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (154 75)  (154 75)  routing T_3_4.lc_trk_g3_4 <X> T_3_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (155 75)  (155 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (163 75)  (163 75)  LC_5 Logic Functioning bit
 (39 11)  (165 75)  (165 75)  LC_5 Logic Functioning bit
 (40 11)  (166 75)  (166 75)  LC_5 Logic Functioning bit
 (42 11)  (168 75)  (168 75)  LC_5 Logic Functioning bit
 (26 12)  (152 76)  (152 76)  routing T_3_4.lc_trk_g2_6 <X> T_3_4.wire_logic_cluster/lc_6/in_0
 (27 12)  (153 76)  (153 76)  routing T_3_4.lc_trk_g1_4 <X> T_3_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (155 76)  (155 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (156 76)  (156 76)  routing T_3_4.lc_trk_g1_4 <X> T_3_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (158 76)  (158 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 76)  (159 76)  routing T_3_4.lc_trk_g2_1 <X> T_3_4.wire_logic_cluster/lc_6/in_3
 (43 12)  (169 76)  (169 76)  LC_6 Logic Functioning bit
 (45 12)  (171 76)  (171 76)  LC_6 Logic Functioning bit
 (51 12)  (177 76)  (177 76)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (152 77)  (152 77)  routing T_3_4.lc_trk_g2_6 <X> T_3_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (154 77)  (154 77)  routing T_3_4.lc_trk_g2_6 <X> T_3_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (155 77)  (155 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (158 77)  (158 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (160 77)  (160 77)  routing T_3_4.lc_trk_g1_3 <X> T_3_4.input_2_6
 (35 13)  (161 77)  (161 77)  routing T_3_4.lc_trk_g1_3 <X> T_3_4.input_2_6
 (37 13)  (163 77)  (163 77)  LC_6 Logic Functioning bit
 (39 13)  (165 77)  (165 77)  LC_6 Logic Functioning bit
 (40 13)  (166 77)  (166 77)  LC_6 Logic Functioning bit
 (42 13)  (168 77)  (168 77)  LC_6 Logic Functioning bit
 (43 13)  (169 77)  (169 77)  LC_6 Logic Functioning bit
 (14 14)  (140 78)  (140 78)  routing T_3_4.sp4_v_b_36 <X> T_3_4.lc_trk_g3_4
 (26 14)  (152 78)  (152 78)  routing T_3_4.lc_trk_g2_7 <X> T_3_4.wire_logic_cluster/lc_7/in_0
 (31 14)  (157 78)  (157 78)  routing T_3_4.lc_trk_g2_6 <X> T_3_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 78)  (158 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 78)  (159 78)  routing T_3_4.lc_trk_g2_6 <X> T_3_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (163 78)  (163 78)  LC_7 Logic Functioning bit
 (39 14)  (165 78)  (165 78)  LC_7 Logic Functioning bit
 (45 14)  (171 78)  (171 78)  LC_7 Logic Functioning bit
 (14 15)  (140 79)  (140 79)  routing T_3_4.sp4_v_b_36 <X> T_3_4.lc_trk_g3_4
 (16 15)  (142 79)  (142 79)  routing T_3_4.sp4_v_b_36 <X> T_3_4.lc_trk_g3_4
 (17 15)  (143 79)  (143 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (26 15)  (152 79)  (152 79)  routing T_3_4.lc_trk_g2_7 <X> T_3_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (154 79)  (154 79)  routing T_3_4.lc_trk_g2_7 <X> T_3_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (155 79)  (155 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (157 79)  (157 79)  routing T_3_4.lc_trk_g2_6 <X> T_3_4.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 79)  (162 79)  LC_7 Logic Functioning bit
 (38 15)  (164 79)  (164 79)  LC_7 Logic Functioning bit


LogicTile_4_4

 (14 0)  (194 64)  (194 64)  routing T_4_4.wire_logic_cluster/lc_0/out <X> T_4_4.lc_trk_g0_0
 (15 0)  (195 64)  (195 64)  routing T_4_4.lft_op_1 <X> T_4_4.lc_trk_g0_1
 (17 0)  (197 64)  (197 64)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (198 64)  (198 64)  routing T_4_4.lft_op_1 <X> T_4_4.lc_trk_g0_1
 (29 0)  (209 64)  (209 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (211 64)  (211 64)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (212 64)  (212 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (213 64)  (213 64)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (34 0)  (214 64)  (214 64)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_0/in_3
 (37 0)  (217 64)  (217 64)  LC_0 Logic Functioning bit
 (41 0)  (221 64)  (221 64)  LC_0 Logic Functioning bit
 (42 0)  (222 64)  (222 64)  LC_0 Logic Functioning bit
 (43 0)  (223 64)  (223 64)  LC_0 Logic Functioning bit
 (45 0)  (225 64)  (225 64)  LC_0 Logic Functioning bit
 (53 0)  (233 64)  (233 64)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (17 1)  (197 65)  (197 65)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (207 65)  (207 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (28 1)  (208 65)  (208 65)  routing T_4_4.lc_trk_g3_1 <X> T_4_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (209 65)  (209 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (212 65)  (212 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (216 65)  (216 65)  LC_0 Logic Functioning bit
 (38 1)  (218 65)  (218 65)  LC_0 Logic Functioning bit
 (41 1)  (221 65)  (221 65)  LC_0 Logic Functioning bit
 (42 1)  (222 65)  (222 65)  LC_0 Logic Functioning bit
 (43 1)  (223 65)  (223 65)  LC_0 Logic Functioning bit
 (0 2)  (180 66)  (180 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (182 66)  (182 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (202 66)  (202 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (204 66)  (204 66)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g0_7
 (0 3)  (180 67)  (180 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (21 3)  (201 67)  (201 67)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g0_7
 (27 4)  (207 68)  (207 68)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (28 4)  (208 68)  (208 68)  routing T_4_4.lc_trk_g3_0 <X> T_4_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (209 68)  (209 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (211 68)  (211 68)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (212 68)  (212 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (216 68)  (216 68)  LC_2 Logic Functioning bit
 (38 4)  (218 68)  (218 68)  LC_2 Logic Functioning bit
 (31 5)  (211 69)  (211 69)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_2/in_3
 (36 5)  (216 69)  (216 69)  LC_2 Logic Functioning bit
 (38 5)  (218 69)  (218 69)  LC_2 Logic Functioning bit
 (8 11)  (188 75)  (188 75)  routing T_4_4.sp4_h_r_7 <X> T_4_4.sp4_v_t_42
 (9 11)  (189 75)  (189 75)  routing T_4_4.sp4_h_r_7 <X> T_4_4.sp4_v_t_42
 (15 12)  (195 76)  (195 76)  routing T_4_4.sp4_h_r_33 <X> T_4_4.lc_trk_g3_1
 (16 12)  (196 76)  (196 76)  routing T_4_4.sp4_h_r_33 <X> T_4_4.lc_trk_g3_1
 (17 12)  (197 76)  (197 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (198 76)  (198 76)  routing T_4_4.sp4_h_r_33 <X> T_4_4.lc_trk_g3_1
 (4 13)  (184 77)  (184 77)  routing T_4_4.sp4_v_t_41 <X> T_4_4.sp4_h_r_9
 (15 13)  (195 77)  (195 77)  routing T_4_4.sp4_v_t_29 <X> T_4_4.lc_trk_g3_0
 (16 13)  (196 77)  (196 77)  routing T_4_4.sp4_v_t_29 <X> T_4_4.lc_trk_g3_0
 (17 13)  (197 77)  (197 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (0 14)  (180 78)  (180 78)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (181 78)  (181 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (196 78)  (196 78)  routing T_4_4.sp4_v_b_37 <X> T_4_4.lc_trk_g3_5
 (17 14)  (197 78)  (197 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (198 78)  (198 78)  routing T_4_4.sp4_v_b_37 <X> T_4_4.lc_trk_g3_5
 (0 15)  (180 79)  (180 79)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (181 79)  (181 79)  routing T_4_4.lc_trk_g3_5 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (14 15)  (194 79)  (194 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (15 15)  (195 79)  (195 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (16 15)  (196 79)  (196 79)  routing T_4_4.sp4_h_l_17 <X> T_4_4.lc_trk_g3_4
 (17 15)  (197 79)  (197 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (18 15)  (198 79)  (198 79)  routing T_4_4.sp4_v_b_37 <X> T_4_4.lc_trk_g3_5


LogicTile_5_4

 (32 0)  (266 64)  (266 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (268 64)  (268 64)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (270 64)  (270 64)  LC_0 Logic Functioning bit
 (37 0)  (271 64)  (271 64)  LC_0 Logic Functioning bit
 (38 0)  (272 64)  (272 64)  LC_0 Logic Functioning bit
 (39 0)  (273 64)  (273 64)  LC_0 Logic Functioning bit
 (45 0)  (279 64)  (279 64)  LC_0 Logic Functioning bit
 (22 1)  (256 65)  (256 65)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 65)  (257 65)  routing T_5_4.sp4_v_b_18 <X> T_5_4.lc_trk_g0_2
 (24 1)  (258 65)  (258 65)  routing T_5_4.sp4_v_b_18 <X> T_5_4.lc_trk_g0_2
 (31 1)  (265 65)  (265 65)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (36 1)  (270 65)  (270 65)  LC_0 Logic Functioning bit
 (37 1)  (271 65)  (271 65)  LC_0 Logic Functioning bit
 (38 1)  (272 65)  (272 65)  LC_0 Logic Functioning bit
 (39 1)  (273 65)  (273 65)  LC_0 Logic Functioning bit
 (51 1)  (285 65)  (285 65)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (234 66)  (234 66)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (2 2)  (236 66)  (236 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (248 66)  (248 66)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (17 2)  (251 66)  (251 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (31 2)  (265 66)  (265 66)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 66)  (266 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (270 66)  (270 66)  LC_1 Logic Functioning bit
 (37 2)  (271 66)  (271 66)  LC_1 Logic Functioning bit
 (38 2)  (272 66)  (272 66)  LC_1 Logic Functioning bit
 (39 2)  (273 66)  (273 66)  LC_1 Logic Functioning bit
 (45 2)  (279 66)  (279 66)  LC_1 Logic Functioning bit
 (46 2)  (280 66)  (280 66)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (234 67)  (234 67)  routing T_5_4.glb_netwk_3 <X> T_5_4.wire_logic_cluster/lc_7/clk
 (14 3)  (248 67)  (248 67)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (15 3)  (249 67)  (249 67)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (16 3)  (250 67)  (250 67)  routing T_5_4.sp4_h_l_9 <X> T_5_4.lc_trk_g0_4
 (17 3)  (251 67)  (251 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (252 67)  (252 67)  routing T_5_4.sp4_r_v_b_29 <X> T_5_4.lc_trk_g0_5
 (36 3)  (270 67)  (270 67)  LC_1 Logic Functioning bit
 (37 3)  (271 67)  (271 67)  LC_1 Logic Functioning bit
 (38 3)  (272 67)  (272 67)  LC_1 Logic Functioning bit
 (39 3)  (273 67)  (273 67)  LC_1 Logic Functioning bit
 (1 4)  (235 68)  (235 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (265 68)  (265 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 68)  (266 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 68)  (267 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 68)  (268 68)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 68)  (270 68)  LC_2 Logic Functioning bit
 (37 4)  (271 68)  (271 68)  LC_2 Logic Functioning bit
 (38 4)  (272 68)  (272 68)  LC_2 Logic Functioning bit
 (39 4)  (273 68)  (273 68)  LC_2 Logic Functioning bit
 (45 4)  (279 68)  (279 68)  LC_2 Logic Functioning bit
 (52 4)  (286 68)  (286 68)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (235 69)  (235 69)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_7/cen
 (13 5)  (247 69)  (247 69)  routing T_5_4.sp4_v_t_37 <X> T_5_4.sp4_h_r_5
 (22 5)  (256 69)  (256 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (259 69)  (259 69)  routing T_5_4.sp4_r_v_b_26 <X> T_5_4.lc_trk_g1_2
 (36 5)  (270 69)  (270 69)  LC_2 Logic Functioning bit
 (37 5)  (271 69)  (271 69)  LC_2 Logic Functioning bit
 (38 5)  (272 69)  (272 69)  LC_2 Logic Functioning bit
 (39 5)  (273 69)  (273 69)  LC_2 Logic Functioning bit
 (15 6)  (249 70)  (249 70)  routing T_5_4.sp4_h_r_5 <X> T_5_4.lc_trk_g1_5
 (16 6)  (250 70)  (250 70)  routing T_5_4.sp4_h_r_5 <X> T_5_4.lc_trk_g1_5
 (17 6)  (251 70)  (251 70)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (31 6)  (265 70)  (265 70)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 70)  (266 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (268 70)  (268 70)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 70)  (270 70)  LC_3 Logic Functioning bit
 (37 6)  (271 70)  (271 70)  LC_3 Logic Functioning bit
 (38 6)  (272 70)  (272 70)  LC_3 Logic Functioning bit
 (39 6)  (273 70)  (273 70)  LC_3 Logic Functioning bit
 (45 6)  (279 70)  (279 70)  LC_3 Logic Functioning bit
 (18 7)  (252 71)  (252 71)  routing T_5_4.sp4_h_r_5 <X> T_5_4.lc_trk_g1_5
 (36 7)  (270 71)  (270 71)  LC_3 Logic Functioning bit
 (37 7)  (271 71)  (271 71)  LC_3 Logic Functioning bit
 (38 7)  (272 71)  (272 71)  LC_3 Logic Functioning bit
 (39 7)  (273 71)  (273 71)  LC_3 Logic Functioning bit
 (53 7)  (287 71)  (287 71)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (22 8)  (256 72)  (256 72)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (32 8)  (266 72)  (266 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 72)  (267 72)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 72)  (270 72)  LC_4 Logic Functioning bit
 (37 8)  (271 72)  (271 72)  LC_4 Logic Functioning bit
 (38 8)  (272 72)  (272 72)  LC_4 Logic Functioning bit
 (39 8)  (273 72)  (273 72)  LC_4 Logic Functioning bit
 (45 8)  (279 72)  (279 72)  LC_4 Logic Functioning bit
 (14 9)  (248 73)  (248 73)  routing T_5_4.sp4_r_v_b_32 <X> T_5_4.lc_trk_g2_0
 (17 9)  (251 73)  (251 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (21 9)  (255 73)  (255 73)  routing T_5_4.sp4_r_v_b_35 <X> T_5_4.lc_trk_g2_3
 (31 9)  (265 73)  (265 73)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (36 9)  (270 73)  (270 73)  LC_4 Logic Functioning bit
 (37 9)  (271 73)  (271 73)  LC_4 Logic Functioning bit
 (38 9)  (272 73)  (272 73)  LC_4 Logic Functioning bit
 (39 9)  (273 73)  (273 73)  LC_4 Logic Functioning bit
 (53 9)  (287 73)  (287 73)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (32 10)  (266 74)  (266 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 74)  (267 74)  routing T_5_4.lc_trk_g2_0 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (36 10)  (270 74)  (270 74)  LC_5 Logic Functioning bit
 (37 10)  (271 74)  (271 74)  LC_5 Logic Functioning bit
 (38 10)  (272 74)  (272 74)  LC_5 Logic Functioning bit
 (39 10)  (273 74)  (273 74)  LC_5 Logic Functioning bit
 (45 10)  (279 74)  (279 74)  LC_5 Logic Functioning bit
 (51 10)  (285 74)  (285 74)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (36 11)  (270 75)  (270 75)  LC_5 Logic Functioning bit
 (37 11)  (271 75)  (271 75)  LC_5 Logic Functioning bit
 (38 11)  (272 75)  (272 75)  LC_5 Logic Functioning bit
 (39 11)  (273 75)  (273 75)  LC_5 Logic Functioning bit
 (32 12)  (266 76)  (266 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 76)  (267 76)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (268 76)  (268 76)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (36 12)  (270 76)  (270 76)  LC_6 Logic Functioning bit
 (37 12)  (271 76)  (271 76)  LC_6 Logic Functioning bit
 (38 12)  (272 76)  (272 76)  LC_6 Logic Functioning bit
 (39 12)  (273 76)  (273 76)  LC_6 Logic Functioning bit
 (45 12)  (279 76)  (279 76)  LC_6 Logic Functioning bit
 (22 13)  (256 77)  (256 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (31 13)  (265 77)  (265 77)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (36 13)  (270 77)  (270 77)  LC_6 Logic Functioning bit
 (37 13)  (271 77)  (271 77)  LC_6 Logic Functioning bit
 (38 13)  (272 77)  (272 77)  LC_6 Logic Functioning bit
 (39 13)  (273 77)  (273 77)  LC_6 Logic Functioning bit
 (26 14)  (260 78)  (260 78)  routing T_5_4.lc_trk_g0_5 <X> T_5_4.wire_logic_cluster/lc_7/in_0
 (36 14)  (270 78)  (270 78)  LC_7 Logic Functioning bit
 (38 14)  (272 78)  (272 78)  LC_7 Logic Functioning bit
 (41 14)  (275 78)  (275 78)  LC_7 Logic Functioning bit
 (43 14)  (277 78)  (277 78)  LC_7 Logic Functioning bit
 (45 14)  (279 78)  (279 78)  LC_7 Logic Functioning bit
 (51 14)  (285 78)  (285 78)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (17 15)  (251 79)  (251 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (29 15)  (263 79)  (263 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (37 15)  (271 79)  (271 79)  LC_7 Logic Functioning bit
 (39 15)  (273 79)  (273 79)  LC_7 Logic Functioning bit
 (40 15)  (274 79)  (274 79)  LC_7 Logic Functioning bit
 (42 15)  (276 79)  (276 79)  LC_7 Logic Functioning bit


IO_Tile_0_3

 (16 0)  (1 48)  (1 48)  IOB_0 IO Functioning bit
 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 51)  (0 51)  IOB_0 IO Functioning bit
 (13 4)  (4 52)  (4 52)  routing T_0_3.lc_trk_g0_4 <X> T_0_3.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 52)  (1 52)  IOB_0 IO Functioning bit
 (5 5)  (12 53)  (12 53)  routing T_0_3.span4_horz_20 <X> T_0_3.lc_trk_g0_4
 (6 5)  (11 53)  (11 53)  routing T_0_3.span4_horz_20 <X> T_0_3.lc_trk_g0_4
 (7 5)  (10 53)  (10 53)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 53)  (4 53)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (1 9)  (16 57)  (16 57)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_12
 (17 13)  (0 61)  (0 61)  IOB_1 IO Functioning bit


LogicTile_1_3

 (0 2)  (18 50)  (18 50)  routing T_1_3.glb_netwk_3 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (2 2)  (20 50)  (20 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 51)  (18 51)  routing T_1_3.glb_netwk_3 <X> T_1_3.wire_logic_cluster/lc_7/clk
 (14 3)  (32 51)  (32 51)  routing T_1_3.sp4_h_r_4 <X> T_1_3.lc_trk_g0_4
 (15 3)  (33 51)  (33 51)  routing T_1_3.sp4_h_r_4 <X> T_1_3.lc_trk_g0_4
 (16 3)  (34 51)  (34 51)  routing T_1_3.sp4_h_r_4 <X> T_1_3.lc_trk_g0_4
 (17 3)  (35 51)  (35 51)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (14 4)  (32 52)  (32 52)  routing T_1_3.sp4_h_r_8 <X> T_1_3.lc_trk_g1_0
 (13 5)  (31 53)  (31 53)  routing T_1_3.sp4_v_t_37 <X> T_1_3.sp4_h_r_5
 (15 5)  (33 53)  (33 53)  routing T_1_3.sp4_h_r_8 <X> T_1_3.lc_trk_g1_0
 (16 5)  (34 53)  (34 53)  routing T_1_3.sp4_h_r_8 <X> T_1_3.lc_trk_g1_0
 (17 5)  (35 53)  (35 53)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (17 6)  (35 54)  (35 54)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (36 54)  (36 54)  routing T_1_3.bnr_op_5 <X> T_1_3.lc_trk_g1_5
 (18 7)  (36 55)  (36 55)  routing T_1_3.bnr_op_5 <X> T_1_3.lc_trk_g1_5
 (22 11)  (40 59)  (40 59)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (41 59)  (41 59)  routing T_1_3.sp4_v_b_46 <X> T_1_3.lc_trk_g2_6
 (24 11)  (42 59)  (42 59)  routing T_1_3.sp4_v_b_46 <X> T_1_3.lc_trk_g2_6
 (26 12)  (44 60)  (44 60)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (45 60)  (45 60)  routing T_1_3.lc_trk_g1_0 <X> T_1_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 60)  (47 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 60)  (49 60)  routing T_1_3.lc_trk_g3_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 60)  (50 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 60)  (51 60)  routing T_1_3.lc_trk_g3_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 60)  (52 60)  routing T_1_3.lc_trk_g3_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 60)  (53 60)  routing T_1_3.lc_trk_g2_6 <X> T_1_3.input_2_6
 (37 12)  (55 60)  (55 60)  LC_6 Logic Functioning bit
 (38 12)  (56 60)  (56 60)  LC_6 Logic Functioning bit
 (39 12)  (57 60)  (57 60)  LC_6 Logic Functioning bit
 (43 12)  (61 60)  (61 60)  LC_6 Logic Functioning bit
 (45 12)  (63 60)  (63 60)  LC_6 Logic Functioning bit
 (46 12)  (64 60)  (64 60)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (27 13)  (45 61)  (45 61)  routing T_1_3.lc_trk_g1_5 <X> T_1_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 61)  (47 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (49 61)  (49 61)  routing T_1_3.lc_trk_g3_6 <X> T_1_3.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 61)  (50 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (51 61)  (51 61)  routing T_1_3.lc_trk_g2_6 <X> T_1_3.input_2_6
 (35 13)  (53 61)  (53 61)  routing T_1_3.lc_trk_g2_6 <X> T_1_3.input_2_6
 (36 13)  (54 61)  (54 61)  LC_6 Logic Functioning bit
 (37 13)  (55 61)  (55 61)  LC_6 Logic Functioning bit
 (38 13)  (56 61)  (56 61)  LC_6 Logic Functioning bit
 (39 13)  (57 61)  (57 61)  LC_6 Logic Functioning bit
 (1 14)  (19 62)  (19 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (43 62)  (43 62)  routing T_1_3.wire_logic_cluster/lc_6/out <X> T_1_3.lc_trk_g3_6
 (1 15)  (19 63)  (19 63)  routing T_1_3.lc_trk_g0_4 <X> T_1_3.wire_logic_cluster/lc_7/s_r
 (22 15)  (40 63)  (40 63)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_3

 (21 0)  (93 48)  (93 48)  routing T_2_3.sp4_h_r_11 <X> T_2_3.lc_trk_g0_3
 (22 0)  (94 48)  (94 48)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (95 48)  (95 48)  routing T_2_3.sp4_h_r_11 <X> T_2_3.lc_trk_g0_3
 (24 0)  (96 48)  (96 48)  routing T_2_3.sp4_h_r_11 <X> T_2_3.lc_trk_g0_3
 (26 0)  (98 48)  (98 48)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (27 0)  (99 48)  (99 48)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (100 48)  (100 48)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (101 48)  (101 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (103 48)  (103 48)  routing T_2_3.lc_trk_g2_7 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (104 48)  (104 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (105 48)  (105 48)  routing T_2_3.lc_trk_g2_7 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (36 0)  (108 48)  (108 48)  LC_0 Logic Functioning bit
 (38 0)  (110 48)  (110 48)  LC_0 Logic Functioning bit
 (43 0)  (115 48)  (115 48)  LC_0 Logic Functioning bit
 (45 0)  (117 48)  (117 48)  LC_0 Logic Functioning bit
 (28 1)  (100 49)  (100 49)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 49)  (101 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 49)  (103 49)  routing T_2_3.lc_trk_g2_7 <X> T_2_3.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 49)  (104 49)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (105 49)  (105 49)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.input_2_0
 (35 1)  (107 49)  (107 49)  routing T_2_3.lc_trk_g2_2 <X> T_2_3.input_2_0
 (36 1)  (108 49)  (108 49)  LC_0 Logic Functioning bit
 (43 1)  (115 49)  (115 49)  LC_0 Logic Functioning bit
 (0 2)  (72 50)  (72 50)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (74 50)  (74 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 51)  (72 51)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (1 4)  (73 52)  (73 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (94 52)  (94 52)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (96 52)  (96 52)  routing T_2_3.top_op_3 <X> T_2_3.lc_trk_g1_3
 (0 5)  (72 53)  (72 53)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_7/cen
 (1 5)  (73 53)  (73 53)  routing T_2_3.lc_trk_g1_3 <X> T_2_3.wire_logic_cluster/lc_7/cen
 (21 5)  (93 53)  (93 53)  routing T_2_3.top_op_3 <X> T_2_3.lc_trk_g1_3
 (22 8)  (94 56)  (94 56)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (95 56)  (95 56)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g2_3
 (24 8)  (96 56)  (96 56)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g2_3
 (25 8)  (97 56)  (97 56)  routing T_2_3.sp4_h_r_34 <X> T_2_3.lc_trk_g2_2
 (21 9)  (93 57)  (93 57)  routing T_2_3.sp4_h_r_27 <X> T_2_3.lc_trk_g2_3
 (22 9)  (94 57)  (94 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (95 57)  (95 57)  routing T_2_3.sp4_h_r_34 <X> T_2_3.lc_trk_g2_2
 (24 9)  (96 57)  (96 57)  routing T_2_3.sp4_h_r_34 <X> T_2_3.lc_trk_g2_2
 (14 10)  (86 58)  (86 58)  routing T_2_3.sp4_v_b_36 <X> T_2_3.lc_trk_g2_4
 (16 10)  (88 58)  (88 58)  routing T_2_3.sp4_v_b_37 <X> T_2_3.lc_trk_g2_5
 (17 10)  (89 58)  (89 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (90 58)  (90 58)  routing T_2_3.sp4_v_b_37 <X> T_2_3.lc_trk_g2_5
 (22 10)  (94 58)  (94 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (95 58)  (95 58)  routing T_2_3.sp4_v_b_47 <X> T_2_3.lc_trk_g2_7
 (24 10)  (96 58)  (96 58)  routing T_2_3.sp4_v_b_47 <X> T_2_3.lc_trk_g2_7
 (28 10)  (100 58)  (100 58)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 58)  (101 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 58)  (102 58)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 58)  (104 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 58)  (105 58)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (34 10)  (106 58)  (106 58)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 58)  (108 58)  LC_5 Logic Functioning bit
 (38 10)  (110 58)  (110 58)  LC_5 Logic Functioning bit
 (43 10)  (115 58)  (115 58)  LC_5 Logic Functioning bit
 (45 10)  (117 58)  (117 58)  LC_5 Logic Functioning bit
 (14 11)  (86 59)  (86 59)  routing T_2_3.sp4_v_b_36 <X> T_2_3.lc_trk_g2_4
 (16 11)  (88 59)  (88 59)  routing T_2_3.sp4_v_b_36 <X> T_2_3.lc_trk_g2_4
 (17 11)  (89 59)  (89 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (18 11)  (90 59)  (90 59)  routing T_2_3.sp4_v_b_37 <X> T_2_3.lc_trk_g2_5
 (27 11)  (99 59)  (99 59)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 59)  (100 59)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 59)  (101 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (103 59)  (103 59)  routing T_2_3.lc_trk_g3_3 <X> T_2_3.wire_logic_cluster/lc_5/in_3
 (32 11)  (104 59)  (104 59)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (107 59)  (107 59)  routing T_2_3.lc_trk_g0_3 <X> T_2_3.input_2_5
 (37 11)  (109 59)  (109 59)  LC_5 Logic Functioning bit
 (42 11)  (114 59)  (114 59)  LC_5 Logic Functioning bit
 (14 12)  (86 60)  (86 60)  routing T_2_3.sp4_v_t_21 <X> T_2_3.lc_trk_g3_0
 (22 12)  (94 60)  (94 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (95 60)  (95 60)  routing T_2_3.sp4_v_t_30 <X> T_2_3.lc_trk_g3_3
 (24 12)  (96 60)  (96 60)  routing T_2_3.sp4_v_t_30 <X> T_2_3.lc_trk_g3_3
 (26 12)  (98 60)  (98 60)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (99 60)  (99 60)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (28 12)  (100 60)  (100 60)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 60)  (101 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (103 60)  (103 60)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (104 60)  (104 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (105 60)  (105 60)  routing T_2_3.lc_trk_g2_5 <X> T_2_3.wire_logic_cluster/lc_6/in_3
 (35 12)  (107 60)  (107 60)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_6
 (36 12)  (108 60)  (108 60)  LC_6 Logic Functioning bit
 (38 12)  (110 60)  (110 60)  LC_6 Logic Functioning bit
 (43 12)  (115 60)  (115 60)  LC_6 Logic Functioning bit
 (45 12)  (117 60)  (117 60)  LC_6 Logic Functioning bit
 (14 13)  (86 61)  (86 61)  routing T_2_3.sp4_v_t_21 <X> T_2_3.lc_trk_g3_0
 (16 13)  (88 61)  (88 61)  routing T_2_3.sp4_v_t_21 <X> T_2_3.lc_trk_g3_0
 (17 13)  (89 61)  (89 61)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (28 13)  (100 61)  (100 61)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_6/in_0
 (29 13)  (101 61)  (101 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (104 61)  (104 61)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (105 61)  (105 61)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_6
 (34 13)  (106 61)  (106 61)  routing T_2_3.lc_trk_g3_5 <X> T_2_3.input_2_6
 (36 13)  (108 61)  (108 61)  LC_6 Logic Functioning bit
 (43 13)  (115 61)  (115 61)  LC_6 Logic Functioning bit
 (17 14)  (89 62)  (89 62)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (93 62)  (93 62)  routing T_2_3.sp4_v_t_18 <X> T_2_3.lc_trk_g3_7
 (22 14)  (94 62)  (94 62)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (95 62)  (95 62)  routing T_2_3.sp4_v_t_18 <X> T_2_3.lc_trk_g3_7
 (28 14)  (100 62)  (100 62)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 62)  (101 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 62)  (102 62)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 62)  (103 62)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 62)  (104 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (105 62)  (105 62)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (106 62)  (106 62)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 62)  (108 62)  LC_7 Logic Functioning bit
 (38 14)  (110 62)  (110 62)  LC_7 Logic Functioning bit
 (43 14)  (115 62)  (115 62)  LC_7 Logic Functioning bit
 (45 14)  (117 62)  (117 62)  LC_7 Logic Functioning bit
 (18 15)  (90 63)  (90 63)  routing T_2_3.sp4_r_v_b_45 <X> T_2_3.lc_trk_g3_5
 (27 15)  (99 63)  (99 63)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (100 63)  (100 63)  routing T_2_3.lc_trk_g3_0 <X> T_2_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (101 63)  (101 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (103 63)  (103 63)  routing T_2_3.lc_trk_g3_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (32 15)  (104 63)  (104 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (105 63)  (105 63)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.input_2_7
 (35 15)  (107 63)  (107 63)  routing T_2_3.lc_trk_g2_3 <X> T_2_3.input_2_7
 (37 15)  (109 63)  (109 63)  LC_7 Logic Functioning bit
 (42 15)  (114 63)  (114 63)  LC_7 Logic Functioning bit


LogicTile_3_3

 (26 0)  (152 48)  (152 48)  routing T_3_3.lc_trk_g0_4 <X> T_3_3.wire_logic_cluster/lc_0/in_0
 (31 0)  (157 48)  (157 48)  routing T_3_3.lc_trk_g2_7 <X> T_3_3.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 48)  (158 48)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (159 48)  (159 48)  routing T_3_3.lc_trk_g2_7 <X> T_3_3.wire_logic_cluster/lc_0/in_3
 (37 0)  (163 48)  (163 48)  LC_0 Logic Functioning bit
 (39 0)  (165 48)  (165 48)  LC_0 Logic Functioning bit
 (29 1)  (155 49)  (155 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (157 49)  (157 49)  routing T_3_3.lc_trk_g2_7 <X> T_3_3.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 49)  (162 49)  LC_0 Logic Functioning bit
 (38 1)  (164 49)  (164 49)  LC_0 Logic Functioning bit
 (47 1)  (173 49)  (173 49)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (126 50)  (126 50)  routing T_3_3.glb_netwk_3 <X> T_3_3.wire_logic_cluster/lc_7/clk
 (2 2)  (128 50)  (128 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (143 50)  (143 50)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (21 2)  (147 50)  (147 50)  routing T_3_3.sp4_h_l_2 <X> T_3_3.lc_trk_g0_7
 (22 2)  (148 50)  (148 50)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (149 50)  (149 50)  routing T_3_3.sp4_h_l_2 <X> T_3_3.lc_trk_g0_7
 (24 2)  (150 50)  (150 50)  routing T_3_3.sp4_h_l_2 <X> T_3_3.lc_trk_g0_7
 (31 2)  (157 50)  (157 50)  routing T_3_3.lc_trk_g2_6 <X> T_3_3.wire_logic_cluster/lc_1/in_3
 (32 2)  (158 50)  (158 50)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (159 50)  (159 50)  routing T_3_3.lc_trk_g2_6 <X> T_3_3.wire_logic_cluster/lc_1/in_3
 (36 2)  (162 50)  (162 50)  LC_1 Logic Functioning bit
 (37 2)  (163 50)  (163 50)  LC_1 Logic Functioning bit
 (38 2)  (164 50)  (164 50)  LC_1 Logic Functioning bit
 (39 2)  (165 50)  (165 50)  LC_1 Logic Functioning bit
 (42 2)  (168 50)  (168 50)  LC_1 Logic Functioning bit
 (43 2)  (169 50)  (169 50)  LC_1 Logic Functioning bit
 (50 2)  (176 50)  (176 50)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 51)  (126 51)  routing T_3_3.glb_netwk_3 <X> T_3_3.wire_logic_cluster/lc_7/clk
 (8 3)  (134 51)  (134 51)  routing T_3_3.sp4_h_l_36 <X> T_3_3.sp4_v_t_36
 (14 3)  (140 51)  (140 51)  routing T_3_3.top_op_4 <X> T_3_3.lc_trk_g0_4
 (15 3)  (141 51)  (141 51)  routing T_3_3.top_op_4 <X> T_3_3.lc_trk_g0_4
 (17 3)  (143 51)  (143 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (144 51)  (144 51)  routing T_3_3.sp4_r_v_b_29 <X> T_3_3.lc_trk_g0_5
 (31 3)  (157 51)  (157 51)  routing T_3_3.lc_trk_g2_6 <X> T_3_3.wire_logic_cluster/lc_1/in_3
 (36 3)  (162 51)  (162 51)  LC_1 Logic Functioning bit
 (37 3)  (163 51)  (163 51)  LC_1 Logic Functioning bit
 (38 3)  (164 51)  (164 51)  LC_1 Logic Functioning bit
 (39 3)  (165 51)  (165 51)  LC_1 Logic Functioning bit
 (42 3)  (168 51)  (168 51)  LC_1 Logic Functioning bit
 (43 3)  (169 51)  (169 51)  LC_1 Logic Functioning bit
 (46 3)  (172 51)  (172 51)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (25 4)  (151 52)  (151 52)  routing T_3_3.sp4_v_b_10 <X> T_3_3.lc_trk_g1_2
 (26 4)  (152 52)  (152 52)  routing T_3_3.lc_trk_g2_4 <X> T_3_3.wire_logic_cluster/lc_2/in_0
 (28 4)  (154 52)  (154 52)  routing T_3_3.lc_trk_g2_5 <X> T_3_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 52)  (155 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 52)  (156 52)  routing T_3_3.lc_trk_g2_5 <X> T_3_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 52)  (158 52)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 52)  (160 52)  routing T_3_3.lc_trk_g1_2 <X> T_3_3.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 52)  (162 52)  LC_2 Logic Functioning bit
 (38 4)  (164 52)  (164 52)  LC_2 Logic Functioning bit
 (41 4)  (167 52)  (167 52)  LC_2 Logic Functioning bit
 (43 4)  (169 52)  (169 52)  LC_2 Logic Functioning bit
 (22 5)  (148 53)  (148 53)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (149 53)  (149 53)  routing T_3_3.sp4_v_b_10 <X> T_3_3.lc_trk_g1_2
 (25 5)  (151 53)  (151 53)  routing T_3_3.sp4_v_b_10 <X> T_3_3.lc_trk_g1_2
 (28 5)  (154 53)  (154 53)  routing T_3_3.lc_trk_g2_4 <X> T_3_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 53)  (155 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 53)  (157 53)  routing T_3_3.lc_trk_g1_2 <X> T_3_3.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 53)  (162 53)  LC_2 Logic Functioning bit
 (38 5)  (164 53)  (164 53)  LC_2 Logic Functioning bit
 (40 5)  (166 53)  (166 53)  LC_2 Logic Functioning bit
 (42 5)  (168 53)  (168 53)  LC_2 Logic Functioning bit
 (14 6)  (140 54)  (140 54)  routing T_3_3.wire_logic_cluster/lc_4/out <X> T_3_3.lc_trk_g1_4
 (26 6)  (152 54)  (152 54)  routing T_3_3.lc_trk_g2_7 <X> T_3_3.wire_logic_cluster/lc_3/in_0
 (27 6)  (153 54)  (153 54)  routing T_3_3.lc_trk_g3_5 <X> T_3_3.wire_logic_cluster/lc_3/in_1
 (28 6)  (154 54)  (154 54)  routing T_3_3.lc_trk_g3_5 <X> T_3_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (155 54)  (155 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (156 54)  (156 54)  routing T_3_3.lc_trk_g3_5 <X> T_3_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (157 54)  (157 54)  routing T_3_3.lc_trk_g0_4 <X> T_3_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (158 54)  (158 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (161 54)  (161 54)  routing T_3_3.lc_trk_g0_5 <X> T_3_3.input_2_3
 (39 6)  (165 54)  (165 54)  LC_3 Logic Functioning bit
 (8 7)  (134 55)  (134 55)  routing T_3_3.sp4_h_l_41 <X> T_3_3.sp4_v_t_41
 (17 7)  (143 55)  (143 55)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (152 55)  (152 55)  routing T_3_3.lc_trk_g2_7 <X> T_3_3.wire_logic_cluster/lc_3/in_0
 (28 7)  (154 55)  (154 55)  routing T_3_3.lc_trk_g2_7 <X> T_3_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (155 55)  (155 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (158 55)  (158 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (5 8)  (131 56)  (131 56)  routing T_3_3.sp4_v_b_0 <X> T_3_3.sp4_h_r_6
 (31 8)  (157 56)  (157 56)  routing T_3_3.lc_trk_g0_7 <X> T_3_3.wire_logic_cluster/lc_4/in_3
 (32 8)  (158 56)  (158 56)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (166 56)  (166 56)  LC_4 Logic Functioning bit
 (41 8)  (167 56)  (167 56)  LC_4 Logic Functioning bit
 (42 8)  (168 56)  (168 56)  LC_4 Logic Functioning bit
 (43 8)  (169 56)  (169 56)  LC_4 Logic Functioning bit
 (45 8)  (171 56)  (171 56)  LC_4 Logic Functioning bit
 (51 8)  (177 56)  (177 56)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (130 57)  (130 57)  routing T_3_3.sp4_v_b_0 <X> T_3_3.sp4_h_r_6
 (6 9)  (132 57)  (132 57)  routing T_3_3.sp4_v_b_0 <X> T_3_3.sp4_h_r_6
 (10 9)  (136 57)  (136 57)  routing T_3_3.sp4_h_r_2 <X> T_3_3.sp4_v_b_7
 (31 9)  (157 57)  (157 57)  routing T_3_3.lc_trk_g0_7 <X> T_3_3.wire_logic_cluster/lc_4/in_3
 (40 9)  (166 57)  (166 57)  LC_4 Logic Functioning bit
 (41 9)  (167 57)  (167 57)  LC_4 Logic Functioning bit
 (42 9)  (168 57)  (168 57)  LC_4 Logic Functioning bit
 (43 9)  (169 57)  (169 57)  LC_4 Logic Functioning bit
 (14 10)  (140 58)  (140 58)  routing T_3_3.sp4_h_r_44 <X> T_3_3.lc_trk_g2_4
 (15 10)  (141 58)  (141 58)  routing T_3_3.sp4_h_l_16 <X> T_3_3.lc_trk_g2_5
 (16 10)  (142 58)  (142 58)  routing T_3_3.sp4_h_l_16 <X> T_3_3.lc_trk_g2_5
 (17 10)  (143 58)  (143 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (21 10)  (147 58)  (147 58)  routing T_3_3.wire_logic_cluster/lc_7/out <X> T_3_3.lc_trk_g2_7
 (22 10)  (148 58)  (148 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (151 58)  (151 58)  routing T_3_3.wire_logic_cluster/lc_6/out <X> T_3_3.lc_trk_g2_6
 (14 11)  (140 59)  (140 59)  routing T_3_3.sp4_h_r_44 <X> T_3_3.lc_trk_g2_4
 (15 11)  (141 59)  (141 59)  routing T_3_3.sp4_h_r_44 <X> T_3_3.lc_trk_g2_4
 (16 11)  (142 59)  (142 59)  routing T_3_3.sp4_h_r_44 <X> T_3_3.lc_trk_g2_4
 (17 11)  (143 59)  (143 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (144 59)  (144 59)  routing T_3_3.sp4_h_l_16 <X> T_3_3.lc_trk_g2_5
 (22 11)  (148 59)  (148 59)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 12)  (157 60)  (157 60)  routing T_3_3.lc_trk_g1_4 <X> T_3_3.wire_logic_cluster/lc_6/in_3
 (32 12)  (158 60)  (158 60)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (160 60)  (160 60)  routing T_3_3.lc_trk_g1_4 <X> T_3_3.wire_logic_cluster/lc_6/in_3
 (40 12)  (166 60)  (166 60)  LC_6 Logic Functioning bit
 (41 12)  (167 60)  (167 60)  LC_6 Logic Functioning bit
 (42 12)  (168 60)  (168 60)  LC_6 Logic Functioning bit
 (43 12)  (169 60)  (169 60)  LC_6 Logic Functioning bit
 (46 12)  (172 60)  (172 60)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (177 60)  (177 60)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (8 13)  (134 61)  (134 61)  routing T_3_3.sp4_h_l_41 <X> T_3_3.sp4_v_b_10
 (9 13)  (135 61)  (135 61)  routing T_3_3.sp4_h_l_41 <X> T_3_3.sp4_v_b_10
 (10 13)  (136 61)  (136 61)  routing T_3_3.sp4_h_l_41 <X> T_3_3.sp4_v_b_10
 (40 13)  (166 61)  (166 61)  LC_6 Logic Functioning bit
 (41 13)  (167 61)  (167 61)  LC_6 Logic Functioning bit
 (42 13)  (168 61)  (168 61)  LC_6 Logic Functioning bit
 (43 13)  (169 61)  (169 61)  LC_6 Logic Functioning bit
 (5 14)  (131 62)  (131 62)  routing T_3_3.sp4_v_b_9 <X> T_3_3.sp4_h_l_44
 (17 14)  (143 62)  (143 62)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (144 62)  (144 62)  routing T_3_3.bnl_op_5 <X> T_3_3.lc_trk_g3_5
 (31 14)  (157 62)  (157 62)  routing T_3_3.lc_trk_g0_4 <X> T_3_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 62)  (158 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (162 62)  (162 62)  LC_7 Logic Functioning bit
 (37 14)  (163 62)  (163 62)  LC_7 Logic Functioning bit
 (38 14)  (164 62)  (164 62)  LC_7 Logic Functioning bit
 (39 14)  (165 62)  (165 62)  LC_7 Logic Functioning bit
 (45 14)  (171 62)  (171 62)  LC_7 Logic Functioning bit
 (18 15)  (144 63)  (144 63)  routing T_3_3.bnl_op_5 <X> T_3_3.lc_trk_g3_5
 (36 15)  (162 63)  (162 63)  LC_7 Logic Functioning bit
 (37 15)  (163 63)  (163 63)  LC_7 Logic Functioning bit
 (38 15)  (164 63)  (164 63)  LC_7 Logic Functioning bit
 (39 15)  (165 63)  (165 63)  LC_7 Logic Functioning bit


LogicTile_4_3

 (25 0)  (205 48)  (205 48)  routing T_4_3.wire_logic_cluster/lc_2/out <X> T_4_3.lc_trk_g0_2
 (36 0)  (216 48)  (216 48)  LC_0 Logic Functioning bit
 (37 0)  (217 48)  (217 48)  LC_0 Logic Functioning bit
 (38 0)  (218 48)  (218 48)  LC_0 Logic Functioning bit
 (39 0)  (219 48)  (219 48)  LC_0 Logic Functioning bit
 (40 0)  (220 48)  (220 48)  LC_0 Logic Functioning bit
 (41 0)  (221 48)  (221 48)  LC_0 Logic Functioning bit
 (42 0)  (222 48)  (222 48)  LC_0 Logic Functioning bit
 (43 0)  (223 48)  (223 48)  LC_0 Logic Functioning bit
 (22 1)  (202 49)  (202 49)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (36 1)  (216 49)  (216 49)  LC_0 Logic Functioning bit
 (37 1)  (217 49)  (217 49)  LC_0 Logic Functioning bit
 (38 1)  (218 49)  (218 49)  LC_0 Logic Functioning bit
 (39 1)  (219 49)  (219 49)  LC_0 Logic Functioning bit
 (40 1)  (220 49)  (220 49)  LC_0 Logic Functioning bit
 (41 1)  (221 49)  (221 49)  LC_0 Logic Functioning bit
 (42 1)  (222 49)  (222 49)  LC_0 Logic Functioning bit
 (43 1)  (223 49)  (223 49)  LC_0 Logic Functioning bit
 (51 1)  (231 49)  (231 49)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (180 50)  (180 50)  routing T_4_3.glb_netwk_3 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (2 2)  (182 50)  (182 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (180 51)  (180 51)  routing T_4_3.glb_netwk_3 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (21 4)  (201 52)  (201 52)  routing T_4_3.sp4_h_r_19 <X> T_4_3.lc_trk_g1_3
 (22 4)  (202 52)  (202 52)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (203 52)  (203 52)  routing T_4_3.sp4_h_r_19 <X> T_4_3.lc_trk_g1_3
 (24 4)  (204 52)  (204 52)  routing T_4_3.sp4_h_r_19 <X> T_4_3.lc_trk_g1_3
 (36 4)  (216 52)  (216 52)  LC_2 Logic Functioning bit
 (38 4)  (218 52)  (218 52)  LC_2 Logic Functioning bit
 (41 4)  (221 52)  (221 52)  LC_2 Logic Functioning bit
 (43 4)  (223 52)  (223 52)  LC_2 Logic Functioning bit
 (45 4)  (225 52)  (225 52)  LC_2 Logic Functioning bit
 (21 5)  (201 53)  (201 53)  routing T_4_3.sp4_h_r_19 <X> T_4_3.lc_trk_g1_3
 (26 5)  (206 53)  (206 53)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (27 5)  (207 53)  (207 53)  routing T_4_3.lc_trk_g1_3 <X> T_4_3.wire_logic_cluster/lc_2/in_0
 (29 5)  (209 53)  (209 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (217 53)  (217 53)  LC_2 Logic Functioning bit
 (39 5)  (219 53)  (219 53)  LC_2 Logic Functioning bit
 (40 5)  (220 53)  (220 53)  LC_2 Logic Functioning bit
 (42 5)  (222 53)  (222 53)  LC_2 Logic Functioning bit
 (5 6)  (185 54)  (185 54)  routing T_4_3.sp4_v_t_38 <X> T_4_3.sp4_h_l_38
 (6 7)  (186 55)  (186 55)  routing T_4_3.sp4_v_t_38 <X> T_4_3.sp4_h_l_38
 (32 10)  (212 58)  (212 58)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (216 58)  (216 58)  LC_5 Logic Functioning bit
 (37 10)  (217 58)  (217 58)  LC_5 Logic Functioning bit
 (38 10)  (218 58)  (218 58)  LC_5 Logic Functioning bit
 (39 10)  (219 58)  (219 58)  LC_5 Logic Functioning bit
 (45 10)  (225 58)  (225 58)  LC_5 Logic Functioning bit
 (46 10)  (226 58)  (226 58)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (31 11)  (211 59)  (211 59)  routing T_4_3.lc_trk_g0_2 <X> T_4_3.wire_logic_cluster/lc_5/in_3
 (36 11)  (216 59)  (216 59)  LC_5 Logic Functioning bit
 (37 11)  (217 59)  (217 59)  LC_5 Logic Functioning bit
 (38 11)  (218 59)  (218 59)  LC_5 Logic Functioning bit
 (39 11)  (219 59)  (219 59)  LC_5 Logic Functioning bit
 (13 12)  (193 60)  (193 60)  routing T_4_3.sp4_v_t_46 <X> T_4_3.sp4_v_b_11
 (5 14)  (185 62)  (185 62)  routing T_4_3.sp4_v_t_44 <X> T_4_3.sp4_h_l_44
 (8 14)  (188 62)  (188 62)  routing T_4_3.sp4_v_t_41 <X> T_4_3.sp4_h_l_47
 (9 14)  (189 62)  (189 62)  routing T_4_3.sp4_v_t_41 <X> T_4_3.sp4_h_l_47
 (10 14)  (190 62)  (190 62)  routing T_4_3.sp4_v_t_41 <X> T_4_3.sp4_h_l_47
 (6 15)  (186 63)  (186 63)  routing T_4_3.sp4_v_t_44 <X> T_4_3.sp4_h_l_44


LogicTile_6_3

 (12 14)  (300 62)  (300 62)  routing T_6_3.sp4_v_t_46 <X> T_6_3.sp4_h_l_46
 (11 15)  (299 63)  (299 63)  routing T_6_3.sp4_v_t_46 <X> T_6_3.sp4_h_l_46


LogicTile_1_2

 (5 8)  (23 40)  (23 40)  routing T_1_2.sp4_v_t_43 <X> T_1_2.sp4_h_r_6
 (11 14)  (29 46)  (29 46)  routing T_1_2.sp4_h_r_5 <X> T_1_2.sp4_v_t_46
 (13 14)  (31 46)  (31 46)  routing T_1_2.sp4_h_r_5 <X> T_1_2.sp4_v_t_46
 (12 15)  (30 47)  (30 47)  routing T_1_2.sp4_h_r_5 <X> T_1_2.sp4_v_t_46


LogicTile_2_2

 (0 2)  (72 34)  (72 34)  routing T_2_2.glb_netwk_3 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (2 2)  (74 34)  (74 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (87 34)  (87 34)  routing T_2_2.top_op_5 <X> T_2_2.lc_trk_g0_5
 (17 2)  (89 34)  (89 34)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (94 34)  (94 34)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (96 34)  (96 34)  routing T_2_2.top_op_7 <X> T_2_2.lc_trk_g0_7
 (26 2)  (98 34)  (98 34)  routing T_2_2.lc_trk_g0_7 <X> T_2_2.wire_logic_cluster/lc_1/in_0
 (29 2)  (101 34)  (101 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (102 34)  (102 34)  routing T_2_2.lc_trk_g0_6 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (31 2)  (103 34)  (103 34)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (32 2)  (104 34)  (104 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (105 34)  (105 34)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 34)  (108 34)  LC_1 Logic Functioning bit
 (38 2)  (110 34)  (110 34)  LC_1 Logic Functioning bit
 (41 2)  (113 34)  (113 34)  LC_1 Logic Functioning bit
 (43 2)  (115 34)  (115 34)  LC_1 Logic Functioning bit
 (0 3)  (72 35)  (72 35)  routing T_2_2.glb_netwk_3 <X> T_2_2.wire_logic_cluster/lc_7/clk
 (18 3)  (90 35)  (90 35)  routing T_2_2.top_op_5 <X> T_2_2.lc_trk_g0_5
 (21 3)  (93 35)  (93 35)  routing T_2_2.top_op_7 <X> T_2_2.lc_trk_g0_7
 (22 3)  (94 35)  (94 35)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (96 35)  (96 35)  routing T_2_2.top_op_6 <X> T_2_2.lc_trk_g0_6
 (25 3)  (97 35)  (97 35)  routing T_2_2.top_op_6 <X> T_2_2.lc_trk_g0_6
 (26 3)  (98 35)  (98 35)  routing T_2_2.lc_trk_g0_7 <X> T_2_2.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 35)  (101 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 35)  (102 35)  routing T_2_2.lc_trk_g0_6 <X> T_2_2.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 35)  (103 35)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_1/in_3
 (36 3)  (108 35)  (108 35)  LC_1 Logic Functioning bit
 (38 3)  (110 35)  (110 35)  LC_1 Logic Functioning bit
 (40 3)  (112 35)  (112 35)  LC_1 Logic Functioning bit
 (42 3)  (114 35)  (114 35)  LC_1 Logic Functioning bit
 (14 5)  (86 37)  (86 37)  routing T_2_2.top_op_0 <X> T_2_2.lc_trk_g1_0
 (15 5)  (87 37)  (87 37)  routing T_2_2.top_op_0 <X> T_2_2.lc_trk_g1_0
 (17 5)  (89 37)  (89 37)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 8)  (98 40)  (98 40)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (29 8)  (101 40)  (101 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 40)  (102 40)  routing T_2_2.lc_trk_g0_5 <X> T_2_2.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 40)  (104 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 40)  (106 40)  routing T_2_2.lc_trk_g1_0 <X> T_2_2.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 40)  (108 40)  LC_4 Logic Functioning bit
 (38 8)  (110 40)  (110 40)  LC_4 Logic Functioning bit
 (14 9)  (86 41)  (86 41)  routing T_2_2.sp4_r_v_b_32 <X> T_2_2.lc_trk_g2_0
 (17 9)  (89 41)  (89 41)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 9)  (98 41)  (98 41)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 41)  (100 41)  routing T_2_2.lc_trk_g2_6 <X> T_2_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 41)  (101 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (108 41)  (108 41)  LC_4 Logic Functioning bit
 (37 9)  (109 41)  (109 41)  LC_4 Logic Functioning bit
 (38 9)  (110 41)  (110 41)  LC_4 Logic Functioning bit
 (39 9)  (111 41)  (111 41)  LC_4 Logic Functioning bit
 (41 9)  (113 41)  (113 41)  LC_4 Logic Functioning bit
 (43 9)  (115 41)  (115 41)  LC_4 Logic Functioning bit
 (17 10)  (89 42)  (89 42)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (90 42)  (90 42)  routing T_2_2.wire_logic_cluster/lc_5/out <X> T_2_2.lc_trk_g2_5
 (22 10)  (94 42)  (94 42)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (96 42)  (96 42)  routing T_2_2.tnr_op_7 <X> T_2_2.lc_trk_g2_7
 (26 10)  (98 42)  (98 42)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (28 10)  (100 42)  (100 42)  routing T_2_2.lc_trk_g2_0 <X> T_2_2.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 42)  (101 42)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (103 42)  (103 42)  routing T_2_2.lc_trk_g2_4 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 42)  (104 42)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 42)  (105 42)  routing T_2_2.lc_trk_g2_4 <X> T_2_2.wire_logic_cluster/lc_5/in_3
 (35 10)  (107 42)  (107 42)  routing T_2_2.lc_trk_g2_5 <X> T_2_2.input_2_5
 (36 10)  (108 42)  (108 42)  LC_5 Logic Functioning bit
 (37 10)  (109 42)  (109 42)  LC_5 Logic Functioning bit
 (45 10)  (117 42)  (117 42)  LC_5 Logic Functioning bit
 (15 11)  (87 43)  (87 43)  routing T_2_2.tnr_op_4 <X> T_2_2.lc_trk_g2_4
 (17 11)  (89 43)  (89 43)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (94 43)  (94 43)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 43)  (96 43)  routing T_2_2.tnl_op_6 <X> T_2_2.lc_trk_g2_6
 (25 11)  (97 43)  (97 43)  routing T_2_2.tnl_op_6 <X> T_2_2.lc_trk_g2_6
 (26 11)  (98 43)  (98 43)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (28 11)  (100 43)  (100 43)  routing T_2_2.lc_trk_g2_7 <X> T_2_2.wire_logic_cluster/lc_5/in_0
 (29 11)  (101 43)  (101 43)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (104 43)  (104 43)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (105 43)  (105 43)  routing T_2_2.lc_trk_g2_5 <X> T_2_2.input_2_5
 (36 11)  (108 43)  (108 43)  LC_5 Logic Functioning bit
 (39 11)  (111 43)  (111 43)  LC_5 Logic Functioning bit
 (46 11)  (118 43)  (118 43)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_3_2

 (26 0)  (152 32)  (152 32)  routing T_3_2.lc_trk_g2_6 <X> T_3_2.wire_logic_cluster/lc_0/in_0
 (27 0)  (153 32)  (153 32)  routing T_3_2.lc_trk_g3_6 <X> T_3_2.wire_logic_cluster/lc_0/in_1
 (28 0)  (154 32)  (154 32)  routing T_3_2.lc_trk_g3_6 <X> T_3_2.wire_logic_cluster/lc_0/in_1
 (29 0)  (155 32)  (155 32)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (156 32)  (156 32)  routing T_3_2.lc_trk_g3_6 <X> T_3_2.wire_logic_cluster/lc_0/in_1
 (31 0)  (157 32)  (157 32)  routing T_3_2.lc_trk_g0_7 <X> T_3_2.wire_logic_cluster/lc_0/in_3
 (32 0)  (158 32)  (158 32)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (162 32)  (162 32)  LC_0 Logic Functioning bit
 (38 0)  (164 32)  (164 32)  LC_0 Logic Functioning bit
 (41 0)  (167 32)  (167 32)  LC_0 Logic Functioning bit
 (43 0)  (169 32)  (169 32)  LC_0 Logic Functioning bit
 (22 1)  (148 33)  (148 33)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (149 33)  (149 33)  routing T_3_2.sp4_v_b_18 <X> T_3_2.lc_trk_g0_2
 (24 1)  (150 33)  (150 33)  routing T_3_2.sp4_v_b_18 <X> T_3_2.lc_trk_g0_2
 (26 1)  (152 33)  (152 33)  routing T_3_2.lc_trk_g2_6 <X> T_3_2.wire_logic_cluster/lc_0/in_0
 (28 1)  (154 33)  (154 33)  routing T_3_2.lc_trk_g2_6 <X> T_3_2.wire_logic_cluster/lc_0/in_0
 (29 1)  (155 33)  (155 33)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (156 33)  (156 33)  routing T_3_2.lc_trk_g3_6 <X> T_3_2.wire_logic_cluster/lc_0/in_1
 (31 1)  (157 33)  (157 33)  routing T_3_2.lc_trk_g0_7 <X> T_3_2.wire_logic_cluster/lc_0/in_3
 (36 1)  (162 33)  (162 33)  LC_0 Logic Functioning bit
 (38 1)  (164 33)  (164 33)  LC_0 Logic Functioning bit
 (40 1)  (166 33)  (166 33)  LC_0 Logic Functioning bit
 (42 1)  (168 33)  (168 33)  LC_0 Logic Functioning bit
 (0 2)  (126 34)  (126 34)  routing T_3_2.glb_netwk_3 <X> T_3_2.wire_logic_cluster/lc_7/clk
 (2 2)  (128 34)  (128 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (141 34)  (141 34)  routing T_3_2.lft_op_5 <X> T_3_2.lc_trk_g0_5
 (17 2)  (143 34)  (143 34)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (144 34)  (144 34)  routing T_3_2.lft_op_5 <X> T_3_2.lc_trk_g0_5
 (22 2)  (148 34)  (148 34)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (149 34)  (149 34)  routing T_3_2.sp4_v_b_23 <X> T_3_2.lc_trk_g0_7
 (24 2)  (150 34)  (150 34)  routing T_3_2.sp4_v_b_23 <X> T_3_2.lc_trk_g0_7
 (26 2)  (152 34)  (152 34)  routing T_3_2.lc_trk_g0_5 <X> T_3_2.wire_logic_cluster/lc_1/in_0
 (28 2)  (154 34)  (154 34)  routing T_3_2.lc_trk_g2_4 <X> T_3_2.wire_logic_cluster/lc_1/in_1
 (29 2)  (155 34)  (155 34)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (156 34)  (156 34)  routing T_3_2.lc_trk_g2_4 <X> T_3_2.wire_logic_cluster/lc_1/in_1
 (32 2)  (158 34)  (158 34)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (160 34)  (160 34)  routing T_3_2.lc_trk_g1_1 <X> T_3_2.wire_logic_cluster/lc_1/in_3
 (39 2)  (165 34)  (165 34)  LC_1 Logic Functioning bit
 (40 2)  (166 34)  (166 34)  LC_1 Logic Functioning bit
 (50 2)  (176 34)  (176 34)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (126 35)  (126 35)  routing T_3_2.glb_netwk_3 <X> T_3_2.wire_logic_cluster/lc_7/clk
 (29 3)  (155 35)  (155 35)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (163 35)  (163 35)  LC_1 Logic Functioning bit
 (39 3)  (165 35)  (165 35)  LC_1 Logic Functioning bit
 (40 3)  (166 35)  (166 35)  LC_1 Logic Functioning bit
 (41 3)  (167 35)  (167 35)  LC_1 Logic Functioning bit
 (42 3)  (168 35)  (168 35)  LC_1 Logic Functioning bit
 (43 3)  (169 35)  (169 35)  LC_1 Logic Functioning bit
 (1 4)  (127 36)  (127 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (11 4)  (137 36)  (137 36)  routing T_3_2.sp4_v_t_44 <X> T_3_2.sp4_v_b_5
 (13 4)  (139 36)  (139 36)  routing T_3_2.sp4_v_t_44 <X> T_3_2.sp4_v_b_5
 (15 4)  (141 36)  (141 36)  routing T_3_2.lft_op_1 <X> T_3_2.lc_trk_g1_1
 (17 4)  (143 36)  (143 36)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (144 36)  (144 36)  routing T_3_2.lft_op_1 <X> T_3_2.lc_trk_g1_1
 (26 4)  (152 36)  (152 36)  routing T_3_2.lc_trk_g1_7 <X> T_3_2.wire_logic_cluster/lc_2/in_0
 (27 4)  (153 36)  (153 36)  routing T_3_2.lc_trk_g1_4 <X> T_3_2.wire_logic_cluster/lc_2/in_1
 (29 4)  (155 36)  (155 36)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (156 36)  (156 36)  routing T_3_2.lc_trk_g1_4 <X> T_3_2.wire_logic_cluster/lc_2/in_1
 (32 4)  (158 36)  (158 36)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (160 36)  (160 36)  routing T_3_2.lc_trk_g1_2 <X> T_3_2.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 36)  (162 36)  LC_2 Logic Functioning bit
 (38 4)  (164 36)  (164 36)  LC_2 Logic Functioning bit
 (39 4)  (165 36)  (165 36)  LC_2 Logic Functioning bit
 (40 4)  (166 36)  (166 36)  LC_2 Logic Functioning bit
 (41 4)  (167 36)  (167 36)  LC_2 Logic Functioning bit
 (45 4)  (171 36)  (171 36)  LC_2 Logic Functioning bit
 (50 4)  (176 36)  (176 36)  Cascade bit: LH_LC02_inmux02_5

 (1 5)  (127 37)  (127 37)  routing T_3_2.lc_trk_g0_2 <X> T_3_2.wire_logic_cluster/lc_7/cen
 (22 5)  (148 37)  (148 37)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (150 37)  (150 37)  routing T_3_2.top_op_2 <X> T_3_2.lc_trk_g1_2
 (25 5)  (151 37)  (151 37)  routing T_3_2.top_op_2 <X> T_3_2.lc_trk_g1_2
 (26 5)  (152 37)  (152 37)  routing T_3_2.lc_trk_g1_7 <X> T_3_2.wire_logic_cluster/lc_2/in_0
 (27 5)  (153 37)  (153 37)  routing T_3_2.lc_trk_g1_7 <X> T_3_2.wire_logic_cluster/lc_2/in_0
 (29 5)  (155 37)  (155 37)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (157 37)  (157 37)  routing T_3_2.lc_trk_g1_2 <X> T_3_2.wire_logic_cluster/lc_2/in_3
 (37 5)  (163 37)  (163 37)  LC_2 Logic Functioning bit
 (38 5)  (164 37)  (164 37)  LC_2 Logic Functioning bit
 (41 5)  (167 37)  (167 37)  LC_2 Logic Functioning bit
 (48 5)  (174 37)  (174 37)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (14 6)  (140 38)  (140 38)  routing T_3_2.lft_op_4 <X> T_3_2.lc_trk_g1_4
 (16 6)  (142 38)  (142 38)  routing T_3_2.sp4_v_b_5 <X> T_3_2.lc_trk_g1_5
 (17 6)  (143 38)  (143 38)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (144 38)  (144 38)  routing T_3_2.sp4_v_b_5 <X> T_3_2.lc_trk_g1_5
 (21 6)  (147 38)  (147 38)  routing T_3_2.sp4_h_l_10 <X> T_3_2.lc_trk_g1_7
 (22 6)  (148 38)  (148 38)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (149 38)  (149 38)  routing T_3_2.sp4_h_l_10 <X> T_3_2.lc_trk_g1_7
 (24 6)  (150 38)  (150 38)  routing T_3_2.sp4_h_l_10 <X> T_3_2.lc_trk_g1_7
 (15 7)  (141 39)  (141 39)  routing T_3_2.lft_op_4 <X> T_3_2.lc_trk_g1_4
 (17 7)  (143 39)  (143 39)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (147 39)  (147 39)  routing T_3_2.sp4_h_l_10 <X> T_3_2.lc_trk_g1_7
 (14 10)  (140 42)  (140 42)  routing T_3_2.rgt_op_4 <X> T_3_2.lc_trk_g2_4
 (15 11)  (141 43)  (141 43)  routing T_3_2.rgt_op_4 <X> T_3_2.lc_trk_g2_4
 (17 11)  (143 43)  (143 43)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (148 43)  (148 43)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (149 43)  (149 43)  routing T_3_2.sp4_h_r_30 <X> T_3_2.lc_trk_g2_6
 (24 11)  (150 43)  (150 43)  routing T_3_2.sp4_h_r_30 <X> T_3_2.lc_trk_g2_6
 (25 11)  (151 43)  (151 43)  routing T_3_2.sp4_h_r_30 <X> T_3_2.lc_trk_g2_6
 (1 14)  (127 46)  (127 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (126 47)  (126 47)  routing T_3_2.lc_trk_g1_5 <X> T_3_2.wire_logic_cluster/lc_7/s_r
 (1 15)  (127 47)  (127 47)  routing T_3_2.lc_trk_g1_5 <X> T_3_2.wire_logic_cluster/lc_7/s_r
 (22 15)  (148 47)  (148 47)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_4_2

 (0 2)  (180 34)  (180 34)  routing T_4_2.glb_netwk_3 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (2 2)  (182 34)  (182 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (194 34)  (194 34)  routing T_4_2.wire_logic_cluster/lc_4/out <X> T_4_2.lc_trk_g0_4
 (0 3)  (180 35)  (180 35)  routing T_4_2.glb_netwk_3 <X> T_4_2.wire_logic_cluster/lc_7/clk
 (17 3)  (197 35)  (197 35)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (25 8)  (205 40)  (205 40)  routing T_4_2.sp4_h_r_34 <X> T_4_2.lc_trk_g2_2
 (27 8)  (207 40)  (207 40)  routing T_4_2.lc_trk_g3_0 <X> T_4_2.wire_logic_cluster/lc_4/in_1
 (28 8)  (208 40)  (208 40)  routing T_4_2.lc_trk_g3_0 <X> T_4_2.wire_logic_cluster/lc_4/in_1
 (29 8)  (209 40)  (209 40)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (211 40)  (211 40)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (32 8)  (212 40)  (212 40)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (213 40)  (213 40)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (34 8)  (214 40)  (214 40)  routing T_4_2.lc_trk_g3_4 <X> T_4_2.wire_logic_cluster/lc_4/in_3
 (35 8)  (215 40)  (215 40)  routing T_4_2.lc_trk_g0_4 <X> T_4_2.input_2_4
 (37 8)  (217 40)  (217 40)  LC_4 Logic Functioning bit
 (38 8)  (218 40)  (218 40)  LC_4 Logic Functioning bit
 (45 8)  (225 40)  (225 40)  LC_4 Logic Functioning bit
 (51 8)  (231 40)  (231 40)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (202 41)  (202 41)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (203 41)  (203 41)  routing T_4_2.sp4_h_r_34 <X> T_4_2.lc_trk_g2_2
 (24 9)  (204 41)  (204 41)  routing T_4_2.sp4_h_r_34 <X> T_4_2.lc_trk_g2_2
 (26 9)  (206 41)  (206 41)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_4/in_0
 (28 9)  (208 41)  (208 41)  routing T_4_2.lc_trk_g2_2 <X> T_4_2.wire_logic_cluster/lc_4/in_0
 (29 9)  (209 41)  (209 41)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (32 9)  (212 41)  (212 41)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (216 41)  (216 41)  LC_4 Logic Functioning bit
 (37 9)  (217 41)  (217 41)  LC_4 Logic Functioning bit
 (47 9)  (227 41)  (227 41)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (14 13)  (194 45)  (194 45)  routing T_4_2.tnl_op_0 <X> T_4_2.lc_trk_g3_0
 (15 13)  (195 45)  (195 45)  routing T_4_2.tnl_op_0 <X> T_4_2.lc_trk_g3_0
 (17 13)  (197 45)  (197 45)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (14 15)  (194 47)  (194 47)  routing T_4_2.tnl_op_4 <X> T_4_2.lc_trk_g3_4
 (15 15)  (195 47)  (195 47)  routing T_4_2.tnl_op_4 <X> T_4_2.lc_trk_g3_4
 (17 15)  (197 47)  (197 47)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_5_1

 (9 11)  (243 27)  (243 27)  routing T_5_1.sp4_v_b_11 <X> T_5_1.sp4_v_t_42
 (10 11)  (244 27)  (244 27)  routing T_5_1.sp4_v_b_11 <X> T_5_1.sp4_v_t_42
 (11 12)  (245 28)  (245 28)  routing T_5_1.sp4_v_t_38 <X> T_5_1.sp4_v_b_11
 (13 12)  (247 28)  (247 28)  routing T_5_1.sp4_v_t_38 <X> T_5_1.sp4_v_b_11


IO_Tile_2_0

 (12 7)  (106 9)  (106 9)  routing T_2_0.span4_horz_r_2 <X> T_2_0.span4_vert_37


IO_Tile_3_0

 (1 0)  (151 15)  (151 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0

 (3 6)  (153 8)  (153 8)  IO control bit: IODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: IODOWN_IE_0

 (0 10)  (149 4)  (149 4)  Enable bit of Mux _out_links/OutMux7_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_6
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit

