set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {bcd_7segment.vo bcd_7segment_v.sdo}}
}
