{"vcs1":{"timestamp_begin":1730899416.577386114, "rt":2.01, "ut":0.30, "st":0.25}}
{"vcselab":{"timestamp_begin":1730899418.679775111, "rt":2.16, "ut":0.32, "st":0.21}}
{"link":{"timestamp_begin":1730899420.933515062, "rt":0.37, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730899415.761334152}
{"VCS_COMP_START_TIME": 1730899415.761334152}
{"VCS_COMP_END_TIME": 1730899423.507407017}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215160}}
