{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1553511340968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1553511340968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 11:55:40 2019 " "Processing started: Mon Mar 25 11:55:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1553511340968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1553511340968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1553511340968 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1553511341187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_ram_256_x_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_ram_256_x_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ip_ram_256_x_16-SYN " "Found design unit 1: ip_ram_256_x_16-SYN" {  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553511341609 ""} { "Info" "ISGN_ENTITY_NAME" "1 IP_RAM_256_x_16 " "Found entity 1: IP_RAM_256_x_16" {  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553511341609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553511341609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador_v0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file procesador_v0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_v0_0-rtl " "Found design unit 1: procesador_v0_0-rtl" {  } { { "procesador_v0_0.vhd" "" { Text "C:/p1/procesador_v0_0.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553511341609 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_v0_0 " "Found entity 1: procesador_v0_0" {  } { { "procesador_v0_0.vhd" "" { Text "C:/p1/procesador_v0_0.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553511341609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553511341609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_scomp_v0_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_scomp_v0_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_scomp_v0_0-rtl " "Found design unit 1: my_scomp_v0_0-rtl" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553511341609 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_scomp_v0_0 " "Found entity 1: my_scomp_v0_0" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553511341609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553511341609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_scomp_v0_0 " "Elaborating entity \"my_scomp_v0_0\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1553511341640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IP_RAM_256_x_16 IP_RAM_256_x_16:MEM " "Elaborating entity \"IP_RAM_256_x_16\" for hierarchy \"IP_RAM_256_x_16:MEM\"" {  } { { "my_scomp_v0_0.vhd" "MEM" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1553511341640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\"" {  } { { "IP_RAM_256_x_16.vhd" "altsyncram_component" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\"" {  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1553511341687 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file programa.mif " "Parameter \"init_file\" = \"programa.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1553511341687 ""}  } { { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1553511341687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfi1 " "Found entity 1: altsyncram_dfi1" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553511341734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1553511341734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfi1 IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated " "Elaborating entity \"altsyncram_dfi1\" for hierarchy \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1553511341734 ""}
{ "Warning" "WSGN_SEARCH_FILE" "procesador_v1_1.vhd 2 1 " "Using design file procesador_v1_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 procesador_v1_1-rtl " "Found design unit 1: procesador_v1_1-rtl" {  } { { "procesador_v1_1.vhd" "" { Text "C:/p1/procesador_v1_1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1553511341734 ""} { "Info" "ISGN_ENTITY_NAME" "1 procesador_v1_1 " "Found entity 1: procesador_v1_1" {  } { { "procesador_v1_1.vhd" "" { Text "C:/p1/procesador_v1_1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1553511341734 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1553511341734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador_v1_1 procesador_v1_1:PROC " "Elaborating entity \"procesador_v1_1\" for hierarchy \"procesador_v1_1:PROC\"" {  } { { "my_scomp_v0_0.vhd" "PROC" { Text "C:/p1/my_scomp_v0_0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1553511341750 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[0\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[1\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[2\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[3\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[4\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[5\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[6\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[7\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[8\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[9\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[10\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[11\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[12\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[13\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 348 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[14\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[15\] " "Synthesized away node \"IP_RAM_256_x_16:MEM\|altsyncram:altsyncram_component\|altsyncram_dfi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_dfi1.tdf" "" { Text "C:/p1/db/altsyncram_dfi1.tdf" 396 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/12.0sp2/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "IP_RAM_256_x_16.vhd" "" { Text "C:/p1/IP_RAM_256_x_16.vhd" 90 0 0 } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 62 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1553511341953 "|my_scomp_v0_0|IP_RAM_256_x_16:MEM|altsyncram:altsyncram_component|altsyncram_dfi1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1553511341953 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1553511341953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[0\] GND " "Pin \"IR_out\[0\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[1\] GND " "Pin \"IR_out\[1\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[2\] GND " "Pin \"IR_out\[2\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[3\] GND " "Pin \"IR_out\[3\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[4\] GND " "Pin \"IR_out\[4\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[5\] GND " "Pin \"IR_out\[5\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[6\] GND " "Pin \"IR_out\[6\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[7\] GND " "Pin \"IR_out\[7\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[8\] GND " "Pin \"IR_out\[8\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[9\] GND " "Pin \"IR_out\[9\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[10\] GND " "Pin \"IR_out\[10\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[11\] GND " "Pin \"IR_out\[11\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[12\] GND " "Pin \"IR_out\[12\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[13\] GND " "Pin \"IR_out\[13\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[14\] GND " "Pin \"IR_out\[14\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IR_out\[15\] GND " "Pin \"IR_out\[15\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|IR_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[0\] GND " "Pin \"AC_out\[0\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[1\] GND " "Pin \"AC_out\[1\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[2\] GND " "Pin \"AC_out\[2\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[3\] GND " "Pin \"AC_out\[3\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[4\] GND " "Pin \"AC_out\[4\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[5\] GND " "Pin \"AC_out\[5\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[6\] GND " "Pin \"AC_out\[6\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[7\] GND " "Pin \"AC_out\[7\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[8\] GND " "Pin \"AC_out\[8\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[9\] GND " "Pin \"AC_out\[9\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[10\] GND " "Pin \"AC_out\[10\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[11\] GND " "Pin \"AC_out\[11\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[12\] GND " "Pin \"AC_out\[12\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[13\] GND " "Pin \"AC_out\[13\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[14\] GND " "Pin \"AC_out\[14\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AC_out\[15\] GND " "Pin \"AC_out\[15\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|AC_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[0\] GND " "Pin \"PC_out\[0\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[1\] GND " "Pin \"PC_out\[1\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[2\] GND " "Pin \"PC_out\[2\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[3\] GND " "Pin \"PC_out\[3\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[4\] GND " "Pin \"PC_out\[4\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[5\] GND " "Pin \"PC_out\[5\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[6\] GND " "Pin \"PC_out\[6\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PC_out\[7\] GND " "Pin \"PC_out\[7\]\" is stuck at GND" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1553511342171 "|my_scomp_v0_0|PC_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1553511342171 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1553511342171 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1553511342265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1553511342265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1553511342296 "|my_scomp_v0_0|reloj"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1553511342296 "|my_scomp_v0_0|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1553511342296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1553511342296 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1553511342296 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1553511342296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "314 " "Peak virtual memory: 314 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1553511342312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 11:55:42 2019 " "Processing ended: Mon Mar 25 11:55:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1553511342312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1553511342312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1553511342312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553511342312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1553511343234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1553511343234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 11:55:43 2019 " "Processing started: Mon Mar 25 11:55:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1553511343234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1553511343234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1553511343234 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1553511343296 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "my_scomp_v0_0 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"my_scomp_v0_0\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1553511343328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1553511343375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1553511343375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1553511343375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1553511343531 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1553511343546 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1553511344031 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1553511344031 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 112 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 114 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 116 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 118 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1553511344031 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 120 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1553511344031 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1553511344031 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1553511344031 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "42 42 " "No exact pin location assignment(s) for 42 pins of 42 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[0\] " "Pin IR_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[0] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[1\] " "Pin IR_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[1] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[2\] " "Pin IR_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[2] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[3\] " "Pin IR_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[3] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[4\] " "Pin IR_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[4] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 14 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[5\] " "Pin IR_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[5] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 15 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[6\] " "Pin IR_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[6] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 16 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[7\] " "Pin IR_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[7] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 17 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[8\] " "Pin IR_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[8] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 18 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[9\] " "Pin IR_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[9] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 19 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[10\] " "Pin IR_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[10] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 20 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[11\] " "Pin IR_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[11] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 21 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[12\] " "Pin IR_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[12] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 22 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[13\] " "Pin IR_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[13] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[14\] " "Pin IR_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[14] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_out\[15\] " "Pin IR_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { IR_out[15] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 10 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[0\] " "Pin AC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[0] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 26 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[1\] " "Pin AC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[1] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 27 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[2\] " "Pin AC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[2] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 28 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[3\] " "Pin AC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[3] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 29 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[4\] " "Pin AC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[4] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 30 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[5\] " "Pin AC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[5] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 31 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[6\] " "Pin AC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[6] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 32 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[7\] " "Pin AC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[7] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 33 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[8\] " "Pin AC_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[8] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 34 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[9\] " "Pin AC_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[9] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 35 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[10\] " "Pin AC_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[10] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 36 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[11\] " "Pin AC_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[11] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 37 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[12\] " "Pin AC_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[12] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 38 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[13\] " "Pin AC_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[13] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 39 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[14\] " "Pin AC_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[14] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 40 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AC_out\[15\] " "Pin AC_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { AC_out[15] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 11 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AC_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 41 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[0\] " "Pin PC_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[0] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 42 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[1\] " "Pin PC_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[1] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 43 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[2\] " "Pin PC_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[2] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 44 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[3\] " "Pin PC_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[3] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 45 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[4\] " "Pin PC_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[4] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 46 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[5\] " "Pin PC_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[5] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 47 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[6\] " "Pin PC_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[6] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 48 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_out\[7\] " "Pin PC_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { PC_out[7] } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 12 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 49 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reloj " "Pin reloj not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reloj } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 8 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 50 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0sp2/quartus/bin/pin_planner.ppl" { reset } } } { "my_scomp_v0_0.vhd" "" { Text "C:/p1/my_scomp_v0_0.vhd" 9 0 0 } } { "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/p1/" { { 0 { 0 ""} 0 51 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1553511345562 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1553511345562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my_scomp_v0_0.sdc " "Synopsys Design Constraints File file not found: 'my_scomp_v0_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1553511345953 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1553511345953 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1553511345953 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1553511345953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1553511345953 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1553511345953 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1553511345953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1553511345968 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1553511345968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1553511345968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1553511345968 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1553511345968 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1553511345968 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1553511345968 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1553511345968 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1553511345968 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "42 unused 2.5V 2 40 0 " "Number of I/O pins in group: 42 (unused VREF, 2.5V VCCIO, 2 input, 40 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1553511345968 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1553511345968 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1553511345968 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1553511345968 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1553511345968 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1553511345968 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1553511346000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1553511351437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1553511351468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1553511351468 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1553511351921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1553511351921 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1553511352718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/p1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1553511356328 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1553511356328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1553511356656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1553511356656 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1553511356656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1553511356656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1553511356734 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1553511357093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1553511357156 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1553511357515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "517 " "Peak virtual memory: 517 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1553511359406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 11:55:59 2019 " "Processing ended: Mon Mar 25 11:55:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1553511359406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1553511359406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1553511359406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553511359406 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1553511360375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1553511360375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 11:56:00 2019 " "Processing started: Mon Mar 25 11:56:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1553511360375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1553511360375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1553511360375 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1553511360421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1553511360421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 11:56:00 2019 " "Processing started: Mon Mar 25 11:56:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1553511360421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1553511360421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_sta my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1553511360421 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1553511360468 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1553511360593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1553511360593 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1553511360656 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1553511360656 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my_scomp_v0_0.sdc " "Synopsys Design Constraints File file not found: 'my_scomp_v0_0.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1553511360906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1553511360906 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1553511360921 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1553511360921 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1553511360921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511360921 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1553511360937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1553511360953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1553511361906 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1553511361937 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511361937 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1553511361937 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1553511362093 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1553511362093 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1553511362468 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "" 0 -1 1553511362468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1553511362515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 11:56:02 2019 " "Processing ended: Mon Mar 25 11:56:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1553511362515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1553511362515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1553511362515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553511362515 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1553511364531 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1553511364640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "288 " "Peak virtual memory: 288 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1553511366468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 11:56:06 2019 " "Processing ended: Mon Mar 25 11:56:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1553511366468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1553511366468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1553511366468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553511366468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1553511367453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1553511367453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 11:56:07 2019 " "Processing started: Mon Mar 25 11:56:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1553511367453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1553511367453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my_scomp_v0_0 -c my_scomp_v0_0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1553511367453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_85c_slow.vho C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_85c_slow.vho in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511367875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_0c_slow.vho C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_0c_slow.vho in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511367906 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_min_1200mv_0c_fast.vho C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_min_1200mv_0c_fast.vho in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511367937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0.vho C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0.vho in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511367953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_85c_vhd_slow.sdo C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_85c_vhd_slow.sdo in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511367984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_7_1200mv_0c_vhd_slow.sdo C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_7_1200mv_0c_vhd_slow.sdo in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511368000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_min_1200mv_0c_vhd_fast.sdo C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_min_1200mv_0c_vhd_fast.sdo in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511368031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my_scomp_v0_0_vhd.sdo C:/p1/simulation/modelsim/ simulation " "Generated file my_scomp_v0_0_vhd.sdo in folder \"C:/p1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1553511368046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1553511368093 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 11:56:08 2019 " "Processing ended: Mon Mar 25 11:56:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1553511368093 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1553511368093 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1553511368093 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553511368093 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1553511368640 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus II Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1553511368640 ""}
