create_clock -period 10 CK
current_design s27
compile
report_area > s27_area_noscan
report_timing > s27_timing_noscan
report_power > s27_power_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > s27_area_scan
report_timing > s27_timing_scan
report_power > s27_power_scan
write -format verilog -hierarchy -output s27_dft.v

create_clock -period 10 CK
current_design s298
compile
report_area > s298_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > s298_area_scan

create_clock -period 10 CK
current_design s344
compile
report_area > s344_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > s344_area_scan

create_clock -period 10 CK
current_design s349
compile
report_area > s349_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > s349_area_scan

create_clock -period 10 CK
current_design s382
compile
report_area > s382_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > s382_area_scan

create_clock -period 10 CK
current_design s386
compile
report_area > s386_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port CK -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > s386_area_scan

analyze -library WORK -format vhdl {/home/ugrads/coms2011/dm1905/linux/fourth_year/fault_tolerant/lab/Lab1/full_adder.vhd}
elaborate ADDSUB -architecture STRUCTURE -library DEFAULT -parameters "size = 1"
create_clock -period 10 clk
compile
report_area > full_adder_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port clk -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > full_adder_area_scan

create_clock -period 10 clk
compile
report_area > 4bit_adder_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port clk -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > 4bit_adder_area_scan

create_clock -period 10 clk
compile
report_area > 8bit_adder_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port clk -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > 8bit_adder_area_scan

create_clock -period 10 clk
compile
report_area > 16bit_adder_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port clk -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > 16bit_adder_area_scan

create_clock -period 10 clk
compile
report_area > 32bit_adder_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port clk -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > 32bit_adder_area_scan

create_clock -period 10 clk
compile
report_area > 64bit_adder_area_noscan
set_scan_configuration -style multiplexed_flip_flop
compile -scan
set_dft_signal -view existing_dft -type ScanClock -port clk -timing [list 40 60]
create_test_protocol
dft_drc
set_scan_configuration -chain_count 1
preview_dft
insert_dft
report_area > 64bit_adder_area_scan