#
#  conversion from RegDef.txt for
#   input design        = generic
#   input design level  = 2
#

SECTION BITS

#design    dlevel   dir  reg_name                         field_name                                         format  ext_addr   rw           startbit  numbits  scope      rlm_name                                           clk_type  scanring  reset_val                                                              reset_sig  parity  pulse  reg_name_txt                                       description                                                                                        
#========= ======== ==== ================================ ================================================== ======= ========== ============ ========= ======== ========== ================================================== ========= ========= ====================================================================== ========== ======= ====== ================================================== =================================================================================================== 
generic    2        tx   tx_fir_pl                        tx_pl_fir_errs                                     gcr     010000000  ROX          0         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     fir_reset  no      na     Register                                           "A 1 in this field indicates that a register or state machine parity error has occurred in per-lane logic.\n0:No FIR error.\n1:par_err_tx_databit_regs"
generic    2        tx   tx_fir_mask_pl                   tx_pl_fir_errs_mask                                gcr     010000001  RWX          0         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "FIR mask for all per-lane register or per-lane state machine parity errors.\n0:FIR error unmasked.\n1:par_err_mask_tx_databit_regs"
generic    2        tx   tx_fir_error_inject_pl           tx_pl_fir_err_inj                                  gcr     010000010  RWX          0         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     fir_reset  yes     na     Register                                           "TX Per-Lane Parity Error Injection\nAllows injection of non-destructive parity errors in either register or statemachine latch banks. The register or state value is not affected.\n0:(no_par_err) No parity errors being injected.\n1:(inj_par_err) Causes a parity flip in the specific parity checker"
generic    2        tx   tx_mode1_pl                      tx_lane_invert                                     gcr     010000011  RWX          0         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to invert the polarity of a lane.\n0:(normal) Normal Lane Polarity (default)\n1:(inverted) Lane Inverted."
generic    2        tx   tx_mode1_pl                      tx_lane_quiesce                                    gcr     010000011  RWX          1         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Used to force the output of a lane to a particular logical value.\n00:(functional) Functional Data (default)\n01:(quiesce_to_0) Quiesce Lane to a Static 0 value\n10:(quiesce_to_1) Quiesce Lane to a Static 1 value\n11:(quiesce_to_z) Tri-State Lane Output."
generic    2        tx   tx_mode1_pl                      tx_main_pkg_en                                     gcr     010000011  RWX          3         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable main peaking.\n0:(disabled) Main peaking disabled (default)\n1:(enabled) Main peaking enabled."
generic    2        tx   tx_mode1_pl                      tx_ffe_pkg_en                                      gcr     010000011  RWX          4         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable FFE peaking.\n0:(disabled) FFE peaking disabled (default)\n1:(enabled) FFE peaking enabled."
generic    2        tx   tx_mode1_pl                      tx_psave_req_dis                                   gcr     010000011  RWX          5         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable TX slice power gating from link layer psav_req control"                                    
generic    2        tx   tx_mode1_pl                      tx_err_inj_A_enable                                gcr     010000011  RWX          6         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Control to enable the random bit error injection pattern A for this lane.(default)\n0:(disabled) Pattern A error injection is masked for this lane. \n1:(enabled) Pattern A error injection is enabled for this lane."
generic    2        tx   tx_mode1_pl                      tx_err_inj_B_enable                                gcr     010000011  RWX          7         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Control to enable the random bit error injection pattern B for this lane.(default)\n0:(disabled) Pattern B error injection is masked for this lane. \n1:(enabled) Pattern B error injection is enabled for this lane."
generic    2        tx   tx_mode1_pl                      tx_pl_spare_mode_0                                 gcr     010000011  RWX          12        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        tx   tx_mode1_pl                      tx_pl_spare_mode_1                                 gcr     010000011  RWX          13        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        tx   tx_mode1_pl                      tx_pl_spare_mode_2                                 gcr     010000011  RWX          14        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        tx   tx_mode1_pl                      tx_pl_spare_mode_3                                 gcr     010000011  RWX          15        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        tx   tx_mode2_pl                      tx_fifo_l2u_dly                                    gcr     010000100  RW           0         3        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      001                                                                    ioreset    yes     na     Register                                           "This field is used to read or set the TX FIFO load to unload delay according to the following.\n000:(0_to_2_ui) 0 to 2 UI \n001:(4_to_6_ui) 4 to 6 UI (default) \n010:(8_to_10_ui) 8 to 10 UI\n011:(12_to_14_ui) 12 to 14 UI \n100:(16_to_18_ui) 16 to 18 UI \n101:(20_to_22_ui) 20 to 22 UI\n110:(24_to_26_ui) 24 to 26 UI\n111:(28_to_30_ui) 28 to 30 UI\nRJR"
generic    2        tx   tx_mode2_pl                      tx_unload_clk_disable                              gcr     010000100  RWX          8         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Set to 0 to enable sync of TX custom serializer via tx_fifo_init register.  Set to 1 to clock off sync logic and save power."
generic    2        tx   tx_mode2_pl                      tx_rxcal                                           gcr     010000100  RWX          9         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Set transmitter to drive vio/2 common mode on both legs.  Use this control during far end RX offset calibration."
generic    2        tx   tx_mode2_pl                      tx_unload_sel                                      gcr     010000100  RWX          10        3        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      101                                                                    ioreset    yes     na     Register                                           "Controls the preset value of the TX slice unload counter, which effectively gives subcycle control of the offset of TX unload clock from grid clock."
generic    2        tx   tx_mode2_pl                      tx_fifo_hold                                       gcr     010000100  RWX          13        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Set to 1 to hold the tx fifo data in place (pointers keep running)"                                
generic    2        tx   tx_mode3_pl                      tx_d2_ctrl                                         gcr     010000101  RWX          0         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Ctrl input into CMLDIV, 00: 10GHz, 01: 25GHz, 10: 16GHz, 11: 32GHz"                                
generic    2        tx   tx_mode3_pl                      tx_d2_div_ctrl                                     gcr     010000101  RWX          2         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Ctrl_div input into CMLDIV, 00: 10GHz, 01: 25GHz, 10: 16GHz, 11: 32GHz"                            
generic    2        tx   tx_mode3_pl                      tx_boost_hs_en                                     gcr     010000101  RWX          4         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enable boost when in high speed mode, 0: disabled, 1: enabled"                                     
generic    2        tx   tx_mode3_pl                      tx_boost_safe_en                                   gcr     010000101  RWX          5         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enable boost when in safe mode, 0: disabled, 1: enabled"                                           
generic    2        tx   tx_mode3_pl                      tx_seg_test_leakage_ctrl                           gcr     010000101  RWX          6         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "control txr_txc_sst_ctl_dc in every tx slice. 1 means run segment test in low leakage mode."       
generic    2        tx   tx_mode3_pl                      tx_dcc_cmp_high_sel                                gcr     010000101  RWX          7         3        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      011                                                                    ioreset    yes     na     Register                                           "select comp_cal clock high time during dcc cal. Time is this value plus one, times 2 slow clocks. 0: 2 slow clocks, 1: 6 slow clocks, etc."
generic    2        tx   tx_mode3_pl                      tx_dcc_cmp_low_sel                                 gcr     010000101  RWX          10        3        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      011                                                                    ioreset    yes     na     Register                                           "select comp_cal clock low time during dcc cal. Time is this value plus one, times 2 slow clocks. 0: 2 slow clocks, 1: 6 slow clocks, etc."
generic    2        tx   tx_mode3_pl                      tx_dcc_cmp_samp_sel                                gcr     010000101  RWX          13        2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "select duty cycle compare sample point relative to falling edge of comp_cal control, specified as a phase of comp_cal. 0: 0 degrees, 1: 90 degrees, 2: 180 degrees, 3: 270 degrees."
generic    2        tx   tx_cntl1g_pl                     tx_err_inject                                      gcr     010000110  WO_8P        0         6        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      000000                                                                 ioreset    no      na     Register                                           "Inject one beat of error on this lane.  Set code 1YYYYY where YYYYY is the beat in the deserialized cycle to inject on."
generic    2        tx   tx_cntl1g_pl                     tx_fifo_init                                       gcr     010000110  WO_8P        11        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Used to initialize the TX FIFO and put it into a known reset state. This will cause the load to unload delay of the FIFO to be set to the value in the TX_FIFO_L2U_DLY field of the TX_Mode_pp register."
generic    2        tx   tx_cntl1g_pl                     tx_set_unload_clk_disable                          gcr     010000110  WO_8P        12        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Set tx_unload_clk_disable register"                                                                
generic    2        tx   tx_cntl1g_pl                     tx_clr_unload_clk_disable                          gcr     010000110  WO_8P        13        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clear tx_unload_clk_disable register"                                                              
generic    2        tx   tx_cntl2_pl                      tx_ioreset                                         gcr     010000111  RWX          0         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Reset the given TX lane"                                                                           
generic    2        tx   tx_cntl2_pl                      tx_iodom_ioreset                                   gcr     010000111  RWX          1         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Reset the IO clock domain latches in the given TX lane"                                            
generic    2        tx   tx_cntl3_pl                      tx_tdr_enable                                      gcr     010001000  RWX          0         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable TDR on the given TX lane, cannot be enabled at the same time as tx_bist_hs_en.\nGAP"        
generic    2        tx   tx_cntl3_pl                      tx_pattern_enable                                  gcr     010001000  RWX          1         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable prbs or repeating pattern on the given TX lane\nGAP"                                        
generic    2        tx   tx_cntl3_pl                      tx_bist_prbs_enable                                gcr     010001000  RWX          2         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable txbist prbs error checker clock and data paths on the given TX lane\nGAP"                   
generic    2        tx   tx_cntl3_pl                      tx_bist_prbs_clear                                 gcr     010001000  RWX          3         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Clear txbist prbs error. This is NOT self-resetting.\n1: Clear error and activity detect\n0: allow error and activity detect to be set\nGAP"
generic    2        tx   tx_cntl3_pl                      tx_rxdet_enable                                    gcr     010001000  RWX          4         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "RX detect enable"                                                                                  
generic    2        tx   tx_cntl3_pl                      tx_rxdet_pulse                                     gcr     010001000  RWX          5         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "RX detect pulse"                                                                                   
generic    2        tx   tx_cntl3_pl                      tx_eol_mode_disable                                gcr     010001000  RWX          6         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to disable eol logic in tx_data_bit_mac"                                                      
generic    2        tx   tx_cntl4_pl                      tx_pseg_pre1_hs_en                                 gcr     010001001  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "1st pre bank pseg high speed enable (1 2R & 4 1R)"                                                 
generic    2        tx   tx_cntl4_pl                      tx_pseg_pre1_hs_sel                                gcr     010001001  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "1st pre bank pseg high speed mode selection (1 2R & 4 1R)"                                         
generic    2        tx   tx_cntl5_pl                      tx_nseg_pre1_hs_en                                 gcr     010001010  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "1st pre bank nseg high speed enable (1 2R & 4 1R)"                                                 
generic    2        tx   tx_cntl5_pl                      tx_nseg_pre1_hs_sel                                gcr     010001010  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "1st pre bank nseg high speed mode selection (1 2R & 4 1R)"                                         
generic    2        tx   tx_cntl6_pl                      tx_pseg_pre2_hs_en                                 gcr     010001011  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "2nd pre bank pseg high speed enable (1 2R & 4 1R)"                                                 
generic    2        tx   tx_cntl6_pl                      tx_pseg_pre2_hs_sel                                gcr     010001011  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "2nd pre bank pseg high speed mode selection (1 2R & 4 1R)"                                         
generic    2        tx   tx_cntl7_pl                      tx_nseg_pre2_hs_en                                 gcr     010001100  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "2nd pre bank nseg high speed enable (1 2R & 4 1R)"                                                 
generic    2        tx   tx_cntl7_pl                      tx_nseg_pre2_hs_sel                                gcr     010001100  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "2nd pre bank nseg high speed mode selection (1 2R & 4 1R)"                                         
generic    2        tx   tx_cntl8_pl                      tx_pseg_main_0_15_hs_en                            gcr     010001101  RWX          0         16       per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "main bank pseg high speed enable bits 0 to 15 (1 2R and 15 1R)"                                    
generic    2        tx   tx_cntl9_pl                      tx_pseg_main_16_24_hs_en                           gcr     010001110  RWX          0         9        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      111111111                                                              ioreset    yes     na     Register                                           "main bank pseg high speed enable bits 16 to 24 (9 1R)"                                             
generic    2        tx   tx_cntl10_pl                     tx_nseg_main_0_15_hs_en                            gcr     010001111  RWX          0         16       per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "main bank nseg high speed enable bits 0 to 15 (1 2R and 15 1R)"                                    
generic    2        tx   tx_cntl11_pl                     tx_nseg_main_16_24_hs_en                           gcr     010010000  RWX          0         9        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      111111111                                                              ioreset    yes     na     Register                                           "main bank nseg high speed enable bits 16 to 24 (9 1R)"                                             
generic    2        tx   tx_cntl14_pl                     tx_bank_controls                                   gcr     010010011  RWX          0         6        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      111111                                                                 ioreset    yes     na     Register                                           "Power down pins, 0=dcc_comp, 1=tx_pdwn, 2=d2, 3=txr_txc_drv_en_p/n_dc, 4=unused, 5=used to power the tx fifo, bonadary replace tx_lane_pdwn"
generic    2        tx   tx_cntl14_pl                     tx_psave_fifo_init_timer_val                       gcr     010010011  RWX          6         3        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      011                                                                    ioreset    yes     na     Register                                           "Program in delay of 1 to 8 cycles delay for fifo init to finish"                                   
generic    2        tx   tx_cntl14_pl                     tx_psave_fifo_init_timer_double_mode               gcr     010010011  RWX          9         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to program psave timer to align across 16to1 and 32to1 ser by UI.  Or if need double the timer amount. (DEPRECATED)"
generic    2        tx   tx_cntl15_pl                     tx_psave_del_unload_timer_val                      gcr     010010100  RWX          0         4        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1000                                                                   ioreset    yes     na     Register                                           "Program in delay of 1 to 15 cycles delay for fifo init disable to get to analog logic"             
generic    2        tx   tx_cntl15_pl                     tx_psave_del_unload_timer_double_mode              gcr     010010100  RWX          4         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to program psave timer to align across 16to1 and 32to1 ser by UI.  Or if need double the timer amount. (DEPRECATED)"
generic    2        tx   tx_cntl15_pl                     tx_psave_disable_pl_sm                             gcr     010010100  RWX          5         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to disable the tx_psave_fifo_sm 0=run 1=disable (state in state 0)"                           
generic    2        tx   tx_cntl16_pl                     tx_dcc_i_tune                                      gcr     010010101  RWX          0         6        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      000000                                                                 ioreset    yes     na     Register                                           "duty cycle i phase, gray code; if decoded value is < 32, decoded value is use, else decoded value minus 64 is used"
generic    2        tx   tx_cntl16_pl                     tx_dcc_q_tune                                      gcr     010010101  RWX          6         6        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      000000                                                                 ioreset    yes     na     Register                                           "duty cycle q phase, gray code; if decoded value is < 32, decoded value is use, else decoded value minus 64 is used"
generic    2        tx   tx_cntl16_pl                     tx_dcc_phase_sel                                   gcr     010010101  RWX          12        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Swap P/N inputs to DCC Filters; 0 (default) - normal; 1 - swapped"                                 
generic    2        tx   tx_cntl16_pl                     tx_dcc_main_sel                                    gcr     010010101  RWX          13        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Select Main or Replica data path; only active when tx_dcc_pad_sel is 0: 0 (default) - replica data; 1 - main data"
generic    2        tx   tx_cntl16_pl                     tx_dcc_pad_sel                                     gcr     010010101  RWX          14        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Select pad or internal data: 0(default) - internal data; 1 - pad data"                             
generic    2        tx   tx_cntl17_pl                     tx_bist_hs_cust_en                                 gcr     010010110  RWX          0         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables high speed tx bist. Cannot be enabled at the same time as tx_tdr_enable."                  
generic    2        tx   tx_cntl17_pl                     tx_bist_hs_cust_sel                                gcr     010010110  RWX          1         3        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Selects path for high speed tx bist. 0: MAIN_N, 1: MAIN_P, 2: RESERVED, 3: RESERVED, 4:PRE1_N, 5: PRE1_P, 6: PRE2_N, 7:PRE2_P."
generic    2        tx   tx_cntl17_pl                     tx_dcc_iq_tune                                     gcr     010010110  RWX          4         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      01000                                                                  ioreset    yes     na     Register                                           "iq phase correction, gray code; decoded value minus 15 is used"                                    
generic    2        tx   tx_cntl17_pl                     tx_dcc_pat                                         gcr     010010110  RWX          9         4        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "replica mux pattern control: 1100 Q phase duty cycle; 0110 I phase duty cycle; 1010 I/Q mismatch"  
generic    2        tx   tx_cntl17_pl                     tx_dcc_cmp_run                                     gcr     010010110  RWX          13        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Runs tx dcc compare sample state machine: 0=turn off, 1=run."                                      
generic    2        tx   tx_cntl18_pl                     tx_atten_hs_en                                     gcr     010010111  RWX          0         16       per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Attenuation bank safe enable bits (16 1R)"                                                         
generic    2        tx   tx_cntl19_pl                     tx_pseg_pre1_safe_en                               gcr     010011000  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "1st pre bank pseg safe enable (1 2R & 4 1R)"                                                       
generic    2        tx   tx_cntl19_pl                     tx_pseg_pre1_safe_sel                              gcr     010011000  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "1st pre bank pseg safe mode selection (1 2R & 4 1R)"                                               
generic    2        tx   tx_cntl20_pl                     tx_nseg_pre1_safe_en                               gcr     010011001  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "1st pre bank nseg safe enable (1 2R & 4 1R)"                                                       
generic    2        tx   tx_cntl20_pl                     tx_nseg_pre1_safe_sel                              gcr     010011001  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "1st pre bank nseg safe mode selection (1 2R & 4 1R)"                                               
generic    2        tx   tx_cntl21_pl                     tx_pseg_pre2_safe_en                               gcr     010011010  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "2nd pre bank pseg safe enable (1 2R & 4 1R)"                                                       
generic    2        tx   tx_cntl21_pl                     tx_pseg_pre2_safe_sel                              gcr     010011010  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "2nd pre bank pseg safe mode selection (1 2R & 4 1R)"                                               
generic    2        tx   tx_cntl22_pl                     tx_nseg_pre2_safe_en                               gcr     010011011  RWX          3         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      11111                                                                  ioreset    yes     na     Register                                           "2nd pre bank nseg safe enable (1 2R & 4 1R)"                                                       
generic    2        tx   tx_cntl22_pl                     tx_nseg_pre2_safe_sel                              gcr     010011011  RWX          8         5        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "2nd pre bank nseg safe mode selection (1 2R & 4 1R)"                                               
generic    2        tx   tx_cntl23_pl                     tx_pseg_main_0_15_safe_en                          gcr     010011100  RWX          0         16       per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "main bank pseg safe enable bits 0 to 15 (1 2R and 15 1R)"                                          
generic    2        tx   tx_cntl24_pl                     tx_pseg_main_16_24_safe_en                         gcr     010011101  RWX          0         9        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      111111111                                                              ioreset    yes     na     Register                                           "main bank pseg safe enable bits 16 to 24 (9 1R)"                                                   
generic    2        tx   tx_cntl25_pl                     tx_nseg_main_0_15_safe_en                          gcr     010011110  RWX          0         16       per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "main bank nseg safe enable bits 0 to 15 (1 2R and 15 1R)"                                          
generic    2        tx   tx_cntl26_pl                     tx_nseg_main_16_24_safe_en                         gcr     010011111  RWX          0         9        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      111111111                                                              ioreset    yes     na     Register                                           "main bank nseg safe enable bits 16 to 24 (9 1R)"                                                   
generic    2        tx   tx_cntl29_pl                     tx_atten_safe_en                                   gcr     010100010  RWX          0         16       per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Attenuation bank safe enable bits (16 1R)"                                                         
generic    2        tx   tx_cntl30_pl                     tx_force_hs_ffe                                    gcr     010100011  RWX          0         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Overrides tx_hs_act control to force high speed ffe registers to be used. 0: use high speed ffe when tx_hs_act active high, otherwise, use safe mode ffe. 1: use high speed ffe independent of tx_hs_act level.1st pre bank pseg"
generic    2        tx   tx_stat1_pl                      tx_bist_prbs_err_det                               gcr     010100100  ROX          0         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates TXBIST has found an error.\n0:(no_error) No Error\n1:(error) An error has been found during TXBIST."
generic    2        tx   tx_stat1_pl                      tx_bist_prbs_activity_det                          gcr     010100100  ROX          1         1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Used for low-speed tx bist. \n0: no activitydetected since tx_prbs_clear went inactive/low. \n1: activity detected since tx_prbs_clear went inactive/low. \nThis bit is cleared when tx_prbs_clear goes active/high. It is unreliable when tx_bist_prbs_enable is inactive/low."
generic    2        tx   tx_stat1_pl                      tx_seg_test_status                                 gcr     010100100  ROX          2         2        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00                                                                     ioreset    no      na     Register                                           "driver segment test result. bit0 for PAD P, bit1 for PAD N"                                        
generic    2        tx   tx_stat1_pl                      tx_tdr_capt_val                                    gcr     010100100  ROX          15        1        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Value captured by TDR function, 1-bit shared over a pack, so this value should be the same for each lane."
generic    2        tx   tx_stat2_pl                      tx_dcc_cmp_up_cnt                                  gcr     010100101  ROX          0         8        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000000                                                               ioreset    no      na     Register                                           "Duty cycle comparator output up vote register. The unsigned value is the count of valid compare output ones - p duty cycle greater than n - since tx_dcc_cmp was last switched from low to high."
generic    2        tx   tx_stat2_pl                      tx_dcc_cmp_down_cnt                                gcr     010100101  ROX          8         8        per-lane   "ioorc_tx_data_bit_regs"                           slow      func      00000000                                                               ioreset    no      na     Register                                           "Duty cycle comparator output up vote register. The unsigned value is the count of valid compare output zeros - p duty cycle less than n - since tx_dcc_cmp was last switched from low to high."
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_0                                 gcr     110000000  RWX          0         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_1                                 gcr     110000000  RWX          1         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_2                                 gcr     110000000  RWX          2         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_3                                 gcr     110000000  RWX          3         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_4                                 gcr     110000000  RWX          4         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_5                                 gcr     110000000  RWX          5         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_6                                 gcr     110000000  RWX          6         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_7                                 gcr     110000000  RWX          7         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_spare_mode_pg                 tx_pg_spare_mode_8_9                               gcr     110000000  RWX          8         2        per-group  "ioorc_tx_ctl_regs"                                slow      func      00                                                                     ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctl_mode1_pg                  tx_clkdist_pdwn                                    gcr     110000001  RWX          0         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Used to disable the tx group clocks and put them into a low power state. This does not control per-lane circuits or logic."
generic    2        tx   tx_ctl_mode1_pg                  tx_rctrl                                           gcr     110000001  RW           1         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable test receiver on TX lanes (used for segment test)"                                          
generic    2        tx   tx_ctl_mode1_pg                  tx_bist_dcc_en                                     gcr     110000001  RWX          6         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables dcc range checking during tx_bist"                                                         
generic    2        tx   tx_ctl_mode1_pg                  tx_bist_ls_en                                      gcr     110000001  RWX          7         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables low speed tx bist during tx_bist"                                                          
generic    2        tx   tx_ctl_mode1_pg                  tx_bist_hs_en                                      gcr     110000001  RWX          8         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables high speed tx bist during tx_bist"                                                         
generic    2        tx   tx_ctl_mode1_pg                  tx_iref_clock_dac                                  gcr     110000001  RWX          9         3        per-group  "ioorc_tx_ctl_regs"                                slow      func      010                                                                    ioreset    yes     na     Register                                           "Set the common-mode voltage used for tracking by the current controller using a clock circuit based replica circuit.  All settings are valid (none are disabling)."
generic    2        tx   tx_ctl_mode1_pg                  tx_iref_vset_dac                                   gcr     110000001  RWX          12        2        per-group  "ioorc_tx_ctl_regs"                                slow      func      01                                                                     ioreset    yes     na     Register                                           "Adjust the setpoint of the voltage reference circuits based on the expected VIO voltage setting."  
generic    2        tx   tx_ctl_mode1_pg                  tx_iref_bypass                                     gcr     110000001  RWX          14        1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Chicken-switch for bypassing closed loop controller for an open loop bias."                        
generic    2        tx   tx_ctl_mode1_pg                  tx_iref_pdwn_b                                     gcr     110000001  RWX          15        1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "TX iref power down control (active low; 0 is powered down, 1 is powered up)"                       
generic    2        tx   tx_ctl_cntl1_pg                  tx_pattern_sel                                     gcr     110001000  RWX          0         3        per-group  "ioorc_tx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "TX Drive Patterns\n000:(disabled) Drive All 0s Pattern\n001:(drv_rpt) Drive Repeating Pattern\n010:(drv_prbs7) Drive PRBS7\n011:(drv_prbs9) Drive PRBS9 \n100:(drv_prbs11) Drive PRBS11 \n101:(drv_prbs15) Drive PRBS15 \n110:(drv_prbs23) Drive PRBS23 \n111:(drv_prbs31) Drive PRBS31"
generic    2        tx   tx_ctl_cntl2_pg                  tx_err_inj_a_fine_sel                              gcr     110001001  RWX          0         3        per-group  "ioorc_tx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "Random LSB/fine-grained cycle offset variation control for pattern A, where cycles are deserialized domain cycles. \n000:(1_33) Random offset in range of 1-32 cycles(default)\n001:(1_16) Random offset in range of 1-16 cycles\n010:(1_8) Random offset in range of 1-8 cycles\n011:(1_4) Random offset in range of 1-4 cycles\n100:(1_2) Random offset in range of 1-2 cycles\n101:(fixed1) Fixed offset of 1 cycle\n110:(fixed3) Fixed offset of 3 cycles \n111:(fixed7) Fixed offset of 7 cycles."
generic    2        tx   tx_ctl_cntl2_pg                  tx_err_inj_a_coarse_sel                            gcr     110001001  RWX          3         4        per-group  "ioorc_tx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Random MSB/coarse-grained multiplier for the base error rate counter, which controls bit error rate variation for pattern A.  There are also a number of nonrandom settings which are specifically chosen to avoid powers of two.  \n0000:(1_32) Range of 1-32, mean of 16.5 (default)\n0001:(9_24) Range of 9-24, mean of 16.5\n0010:(13_20) Range of 13-20, mean of 16.5\n0011:(16_19) Range of 16-19, mean of 16.5\n100:(17_18) Range of 16-17, mean of 16.5\n0101:(1_8) Range of 1-8, mean of 4.5\n0110:(3_6)  Range of 3-6, mean of 4.5\n0111:(4_5)  Range of 4-5, mean of 4.5\n1000:(fixed1) Fixed 1\n1001:(fixed3) Fixed 3\n1010:(fixed5) Fixed 5\n1011:(fixed6) Fixed 6\n1100:(fixed7) Fixed 7\n1101:(fixed17) Fixed 17\n1110:(fixed21) Fixed 21\n1111:(fixed25) Fixed 25"
generic    2        tx   tx_ctl_cntl2_pg                  tx_err_inj_a_ber_sel                               gcr     110001001  RWX          7         6        per-group  "ioorc_tx_ctl_regs"                                slow      func      000000                                                                 ioreset    yes     na     Register                                           "Used to set the random bit error injection rate for pattern A.  When set to a binary value of N, the average bit error rate is 1/(2^N*beats*mean(msb)). "
generic    2        tx   tx_ctl_cntl2_pg                  tx_err_inj_enable                                  gcr     110001001  RWX          13        1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Overall error injection enable.  When set to 0, all other injection is gated."                     
generic    2        tx   tx_ctl_cntl2_pg                  tx_err_inj_clock_enable                            gcr     110001001  RWX          14        1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable clocks to larger counter and PRBS logic.  Use this to stagger start times and effectively seed the injection mechanism randomly."
generic    2        tx   tx_ctl_cntl3_pg                  tx_err_inj_b_fine_sel                              gcr     110001010  RWX          0         3        per-group  "ioorc_tx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "Random LSB/fine-grained cycle offset variation control for pattern B, where cycles are deserialized domain cycles. \n000:(1_33) Random offset in range of 1-32 cycles(default)\n001:(1_16) Random offset in range of 1-16 cycles\n010:(1_8) Random offset in range of 1-8 cycles\n011:(1_4) Random offset in range of 1-4 cycles\n100:(1_2) Random offset in range of 1-2 cycles\n101:(fixed1) Fixed offset of 1 cycle\n110:(fixed3) Fixed offset of 3 cycles \n111:(fixed7) Fixed offset of 7 cycles."
generic    2        tx   tx_ctl_cntl3_pg                  tx_err_inj_b_coarse_sel                            gcr     110001010  RWX          3         4        per-group  "ioorc_tx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Random MSB/coarse-grained multiplier for the base error rate counter, which controls bit error rate variation for pattern B.  There are also a number of nonrandom settings which are specifically chosen to avoid powers of two.  \n0000:(1_32) Range of 1-32, mean of 16.5 (default)\n0001:(9_24) Range of 9-24, mean of 16.5\n0010:(13_20) Range of 13-20, mean of 16.5\n0011:(16_19) Range of 16-19, mean of 16.5\n100:(17_18) Range of 16-17, mean of 16.5\n0101:(1_8) Range of 1-8, mean of 4.5\n0110:(3_6)  Range of 3-6, mean of 4.5\n0111:(4_5)  Range of 4-5, mean of 4.5\n1000:(fixed1) Fixed 1\n1001:(fixed3) Fixed 3\n1010:(fixed5) Fixed 5\n1011:(fixed6) Fixed 6\n1100:(fixed7) Fixed 7\n1101:(fixed17) Fixed 17\n1110:(fixed21) Fixed 21\n1111:(fixed25) Fixed 25"
generic    2        tx   tx_ctl_cntl3_pg                  tx_err_inj_b_ber_sel                               gcr     110001010  RWX          7         6        per-group  "ioorc_tx_ctl_regs"                                slow      func      000000                                                                 ioreset    yes     na     Register                                           "Used to set the random bit error injection rate for pattern B.  When set to a binary value of N, the average bit error rate is 1/(2^N*beats*mean(msb)). "
generic    2        tx   tx_ctl_cntl4_pg                  tx_tdr_dac_cntl                                    gcr     110001011  RWX          0         8        per-group  "ioorc_tx_ctl_regs"                                slow      func      00000000                                                               ioreset    yes     na     Register                                           "Controls Variable Threshold Receiver for TDR function"                                             
generic    2        tx   tx_ctl_cntl4_pg                  tx_tdr_clamp_disable                               gcr     110001011  RWX          8         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to disable tdr clamp during tdr-based impedance calibration"                                  
generic    2        tx   tx_ctl_cntl4_pg                  tx_tdr_phase_sel                                   gcr     110001011  RWX          9         1        per-group  "ioorc_tx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Controls Phase Select for TDR function, 0 is for _p leg, 1 is for _n leg."                         
generic    2        tx   tx_ctl_cntl5_pg                  tx_tdr_pulse_offset                                gcr     110001100  RWX          0         15       per-group  "ioorc_tx_ctl_regs"                                slow      func      000000000000000                                                        ioreset    yes     na     Register                                           "Offset value for TDR pulse."                                                                       
generic    2        tx   tx_ctl_cntl6_pg                  tx_tdr_pulse_width                                 gcr     110001101  RWX          0         9        per-group  "ioorc_tx_ctl_regs"                                slow      func      000000000                                                              ioreset    yes     na     Register                                           "Width of TDR pulse. When non-zero, some clocks are turned on; set to 0 when not running tdr to save power."
generic    2        tx   tx_ctl_cntl7_pg                  tx_pattern_0_15                                    gcr     110001110  RWX          0         16       per-group  "ioorc_tx_ctl_regs"                                slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "TX Drive Repeating pattern 0 to 15"                                                                
generic    2        tx   tx_ctl_cntl8_pg                  tx_pattern_16_31                                   gcr     110001111  RWX          0         16       per-group  "ioorc_tx_ctl_regs"                                slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "TX Drive Repeating pattern 16 to 31"                                                               
generic    2        tx   tx_ctl_cntl9_pg                  tx_pattern_32_47                                   gcr     110000100  RWX          0         16       per-group  "ioorc_tx_ctl_regs"                                slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "TX Drive Repeating pattern 32 to 47"                                                               
generic    2        tx   tx_ctl_cntl10_pg                 tx_pattern_48_63                                   gcr     110000101  RWX          0         16       per-group  "ioorc_tx_ctl_regs"                                slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "TX Drive Repeating pattern 48 to 63"                                                               
generic    2        tx   tx_fir_pg                        tx_pg_fir_err_tx_sm_regs                           gcr     110010000  ROX          0         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      fir_reset  no      na     "TX Group FIR Error Source-Isolation Reg"          "IOTK ALIAS: Parity Error has occurred in the per-group TX SM Registers."                           
generic    2        tx   tx_fir_pg                        tx_pg_fir_err_ctl_regs                             gcr     110010000  ROX          1         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      fir_reset  no      na     "TX Group FIR Error Source-Isolation Reg"          "IOTK ALIAS: Parity Error has occurred in the per-group TXCTL Registers."                           
generic    2        tx   tx_fir_pg                        tx_pg_fir_err_gcr_arb_sm                           gcr     110010000  ROX          2         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      fir_reset  no      na     "TX Group FIR Error Source-Isolation Reg"          "IOTK ALIAS: Parity Error has occurred in the per-group GCR ARB."                                   
generic    2        tx   tx_fir_pg                        tx_pg_fir_err_tx_psave_sm                          gcr     110010000  ROX          3         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      fir_reset  no      na     "TX Group FIR Error Source-Isolation Reg"          "IOTK ALIAS: Parity Error has occurred in the per-group TX Psave State Machine."                    
generic    2        tx   tx_fir_pg                        tx_pl_fir_err                                      gcr     110010000  ROX          4         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      fir_reset  no      na     "TX Group FIR Error Source-Isolation Reg"          "Summary bit indicating a TX per-lane register or state machine parity error has occurred in one or more lanes. The tx_fir_pl register from each lane should be read to isolate to a particular piece of logic. There is no mechanism to determine which lane had the fault without reading FIR status from each lane."
generic    2        tx   tx_fir_mask_pg                   tx_pg_fir_errs_mask                                gcr     110010001  RWX          0         5        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000                                                                  ioreset    yes     na     "TX Group FIR Error Mask Reg"                      "FIR mask for register or state machine parity checkers in per-group TXCTL logic. A value of 1 masks the error from generating a FIR error.\nBit0: par_err_mask_txctl_regs\nBit1: par_err_mask_gcr_buff\nBit2: Reserved.\nBit3: par_err_mask_tx_stt_rpr_snd_msg_state.\nBit4: par_err_mask_gcrs_ld_state\nBit5: par_err_mask_gcrs_unld_state\nBit6: Reserved.\nBit7: Reserved."
generic    2        tx   tx_fir_reset_pg                  tx_clr_par_errs                                    gcr     110010010  RWX          14        1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     "TX Reset Control Action Register"                 "Clear All TX Parity Error Latches\nToggle this field 0->1->0 to clear all TX parity error latches."
generic    2        tx   tx_fir_reset_pg                  tx_fir_reset                                       gcr     110010010  RWX          15        1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     "TX Reset Control Action Register"                 "FIR Reset\nToggle this field 0->1->0 to reset all TX FIR related latches including parity error latches, including the parity error latches."
generic    2        tx   tx_fir_error_inject_pg           tx_pg_fir_err_inj                                  gcr     110010011  RWX          0         4        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000                                                                   fir_reset  yes     na     "TX Group FIR Error Injection Reg"                 "TX Per-Group Parity Error Injection\nAllows injection of non-destructive parity errors in either register or state machine latch banks. The register or state value is not affected.\n0:(clr_par_err) No parity error being injected.\n1:(inj_par_err) Causes a parity flip in the specific parity checker.\nBit0 - TXCTL Register Parity Error Inject.\nBit1: Reserved.\nBit2: Reserved.\nBit3: Reserved.\nBit4 - TXCTL GCR Load State Machine Parity Error Inject.\nBit5 - TXCTL GCR Unload State Machine Parity Error Inject.\nBit6: Reserved.\nBit7: Reserved."
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_0                          gcr     110010100  RWX          0         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_1                          gcr     110010100  RWX          1         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_2                          gcr     110010100  RWX          2         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_3                          gcr     110010100  RWX          3         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_4                          gcr     110010100  RWX          4         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_5                          gcr     110010100  RWX          5         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_6                          gcr     110010100  RWX          6         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_spare_mode_pg           tx_pg_ctl_sm_spare_mode_7                          gcr     110010100  RWX          7         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        tx   tx_ctlsm_cntl1_pg                tx_psave_fence_req_dl_io_0_15                      gcr     110011000  RWX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to fence off Psave_req that comes form the DL to Phy.  Lane 0 to 15. /n0 fence is down /n1 fence is up"
generic    2        tx   tx_ctlsm_cntl2_pg                tx_psave_fence_req_dl_io_16_23                     gcr     110011001  RWX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to fence off Psave_req that comes form the DL to Phy.  Lane 16 to 23. /n0 fence is down /n1 fence is up"
generic    2        tx   tx_ctlsm_cntl3_pg                tx_psave_fence_sts_io_dl_0_15                      gcr     110011010  RWX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to fence off Psave_sts that comes form the Phy to DL.  Lane 0 to 15. /n0 fence is down /n1 fence is up"
generic    2        tx   tx_ctlsm_cntl4_pg                tx_psave_fence_sts_io_dl_16_23                     gcr     110011011  RWX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to fence off Psave_sts that comes form the Phy to DL.  Lane 16 to 23. /n0 fence is down /n1 fence is up"
generic    2        tx   tx_ctlsm_cntl5_pg                tx_psave_force_req_0_15_0                          gcr     110011100  RWX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 0.  Lane 0 to 15. Used with rx_psave_force_sts_0_15"
generic    2        tx   tx_ctlsm_cntl6_pg                tx_psave_force_req_16_23_0                         gcr     110011101  RWX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 0.  Lane 16 to 23. Used with rx_psave_force_sts_16_23"
generic    2        tx   tx_ctlsm_cntl7_pg                tx_psave_force_sts_0_15                            gcr     110011110  RWX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to force Psave_sts value to Phy psave logic will get pass on to dl.  Lane 0 to 15. Used with rx_psave_force_req_0_15"
generic    2        tx   tx_ctlsm_cntl8_pg                tx_psave_force_sts_16_23                           gcr     110011111  RWX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to force Psave_sts value to Phy psave logic will get pass on to dl.  Lane 16 to 23. Used with rx_psave_force_req_16_23"
generic    2        tx   tx_ctlsm_cntl9_pg                tx_psave_subset0                                   gcr     110100000  RWX          0         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      000000                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown  1st powerup 7th. default should always be 0s. ONLY 0 BIT OUT 6 CAN BE SET"
generic    2        tx   tx_ctlsm_cntl9_pg                tx_psave_subset1                                   gcr     110100000  RWX          6         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      000100                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown  2nd powerup 6th. ONLY 1 BIT OUT 6 CAN BE SET AND 1 BIT MUST BE WHAT WAS SET IN REG TX_PSAVE_SUBSET0"
generic    2        tx   tx_ctlsm_cntl10_pg               tx_psave_subset2                                   gcr     110100001  RWX          0         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      100100                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown 3rd powerup 5th. ONLY 2 BIT OUT 6 CAN BE SET AND 2 BIT MUST BE WHAT WAS SET IN REG TX_PSAVE_SUBSET0 AND TX_PSAVE_SUBSET1"
generic    2        tx   tx_ctlsm_cntl10_pg               tx_psave_subset3                                   gcr     110100001  RWX          6         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      110100                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown 4th powerup 4th. ONLY 3 BIT OUT 6 CAN BE SET AND 3 BIT MUST BE WHAT WAS SET IN REG TX_PSAVE_SUBSET0,TX_PSAVE_SUBSET1,TX_PSAVE_SUBSET2"
generic    2        tx   tx_ctlsm_cntl11_pg               tx_psave_subset4                                   gcr     110100010  RWX          0         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      111100                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown 5th powerup 3rd. ONLY 4 BIT OUT 6 CAN BE SET AND 4 BIT MUST BE WHAT WAS SET IN REG TX_PSAVE_SUBSET0,TX_PSAVE_SUBSET1,TX_PSAVE_SUBSET2, AND ,TX_PSAVE_SUBSET3"
generic    2        tx   tx_ctlsm_cntl11_pg               tx_psave_subset5                                   gcr     110100010  RWX          6         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      111110                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown 6th powerup 2nd. ONLY 5 BIT OUT 6 CAN BE SET AND 5 BIT MUST BE WHAT WAS SET IN REG TX_PSAVE_SUBSET0,TX_PSAVE_SUBSET1,TX_PSAVE_SUBSET2,TX_PSAVE_SUBSET3, AND ,TX_PSAVE_SUBSET4"
generic    2        tx   tx_ctlsm_cntl12_pg               tx_psave_subset6                                   gcr     110100011  RWX          0         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      111111                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of tx_bank_control to powerdown 7th powerup 1st. ONLY 6 BIT OUT 6 CAN BE SET AND 5 BIT MUST BE WHAT WAS SET IN REG TX_PSAVE_SUBSET0,TX_PSAVE_SUBSET1,TX_PSAVE_SUBSET2,TX_PSAVE_SUBSET3, AND ,TX_PSAVE_SUBSET4"
generic    2        tx   tx_ctlsm_cntl12_pg               tx_psave_disable_sm                                gcr     110100011  RWX          6         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to force the psave logic state machince to stay in ideal."                                    
generic    2        tx   tx_ctlsm_cntl12_pg               tx_psave_time                                      gcr     110100011  RWX          7         6        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      011001                                                                 ioreset    yes     na     Register                                           "Used to program amount of time between rx_a/b_bank_control bits being applied.  See workbook psave section for programming amount"
generic    2        tx   tx_ctlsm_cntl12_pg               tx_psave_timer_double_mode                         gcr     110100011  RWX          13        1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to program psave timer to align across 16to1 and 32to1 ser by UI.  Or if need double the timer amount. (DEPRECATED)"
generic    2        tx   tx_ctlsm_cntl13_pg               tx_psave_force_req_0_15_1                          gcr     110100100  RWX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 1.  Lane 0 to 15. Used with rx_psave_force_sts_0_15"
generic    2        tx   tx_ctlsm_cntl14_pg               tx_psave_force_req_16_23_1                         gcr     110100101  RWX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 1.  Lane 16 to 23. Used with rx_psave_force_sts_16_23"
generic    2        tx   tx_ctlsm_stat2_pg                tx_psave_req_dl_0_15_sts                           gcr     110101001  ROX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Status of tx_psave_req form dl for given lanes 0 to 15"                                            
generic    2        tx   tx_ctlsm_stat3_pg                tx_psave_req_dl_16_23_sts                          gcr     110101010  ROX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    no      na     Register                                           "Status of tx_psave_req form dl for given lanes 16 to 23"                                           
generic    2        tx   tx_ctlsm_stat4_pg                tx_psave_sts_phy_0_15_sts                          gcr     110101011  ROX          0         16       per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Status of tx_psave_req form dl for given lanes 0 to 15"                                            
generic    2        tx   tx_ctlsm_stat5_pg                tx_psave_sts_phy_16_23_sts                         gcr     110101100  ROX          0         8        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      00000000                                                               ioreset    no      na     Register                                           "Status of tx_psave_req form dl for given lanes 16 to 23"                                           
generic    2        tx   tx_ctlsm_stat6_pg                tx_bist_dcc_fail                                   gcr     110101101  RWX          0         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates dcc has failed for some lane. This is cleared at the beginning of tx bist.\n0:(not_failed) dcc has not failed\n1:(failed) dcc has failed"
generic    2        tx   tx_ctlsm_stat6_pg                tx_bist_ls_fail                                    gcr     110101101  RWX          1         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates ls tx bist has failed for some lane. This is cleared at the beginning of tx bist\n0:(not_failed) ls tx bist has not failed\n1:(failed) ls tx bist has failed"
generic    2        tx   tx_ctlsm_stat6_pg                tx_bist_hs_fail                                    gcr     110101101  RWX          2         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates hs tx bist has failed for some lane. This is cleared at teh beginning of tx bist\n0:(not_failed) hs tx bist has not failed\n1:(failed) hs tx bist has failed"
generic    2        tx   tx_ctlsm_stat6_pg                tx_iref_paritychk_clock                            gcr     110101101  ROX          3         1        per-group  "ioorc_tx_ctl_sm_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Iref control clock parity observation bits"                                                        
generic    2        tx   tx_impcal1_pb                    tx_zcal_req                                        gcr     111100000  WO_8P        0         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Calibration Sequence Enable\n Rising edge initiates calibration seqeunce and clears all status. tx_zcal_done indicates completion and valid results available(default)\n0:(disabled) Inactive. Must be set prior to enable. \n1:(enabled) Enable."
generic    2        tx   tx_impcal1_pb                    tx_zcal_force_sample                               gcr     111100000  WO_8P        1         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Comparison Sample Force\n Initiates single cycle sample of the calibration circuit comparison output. Accumulated in tx_zcal_sample_cnt(default)\n0:(disabled) Inactive. \n1:(enabled) Enable"
generic    2        tx   tx_impcal1_pb                    tx_zcal_test_enable                                gcr     111100000  WO_8P        2         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "start impedance bist"                                                                              
generic    2        tx   tx_impcal2_pb                    tx_zcal_done                                       gcr     111100001  ROX          0         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Calibration Sequence Complete\n Results are valid when 1."                               
generic    2        tx   tx_impcal2_pb                    tx_zcal_busy                                       gcr     111100001  ROX          1         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Calibration Sequence Busy\n Processing tx_zcal_req, or tx_zcal_swo_en, or an internal bist mode. Look for tx_zcal_done."
generic    2        tx   tx_impcal2_pb                    tx_zcal_error                                      gcr     111100001  ROX          2         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Calibration Sequence Error\n Indicates, independent of tx_zcal_done, whether no calibration answer was found, or state machine failed. Cleared on tx_zcal_req."
generic    2        tx   tx_impcal2_pb                    tx_zcal_ans_not_found_error                        gcr     111100001  ROX          3         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Calibration Sequence answer not found Error\n Indicates, independent of tx_zcal_done, no calibration answer was found. Cleared on tx_zcal_req."
generic    2        tx   tx_impcal2_pb                    tx_zcal_ans_range_error                            gcr     111100001  ROX          4         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Impedance Calibration Sequence range check Error\n Indicates, independent of tx_zcal_done, the ans is not in max/min range, only works when tx_zcal_range_check is 1. Cleared on tx_zcal_req."
generic    2        tx   tx_impcal2_pb                    tx_zcal_test_done                                  gcr     111100001  ROX          5         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "this register is set to 1 when impedance bist is finished"                                         
generic    2        tx   tx_impcal2_pb                    tx_zcal_test_status                                gcr     111100001  ROX          6         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "this register stores the result of impedance bist"                                                 
generic    2        tx   tx_impcal2_pb                    tx_zcal_cmp_out                                    gcr     111100001  ROX          7         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    no      na     Register                                           "Calibration Circuit Unqualified Sample\n This is an unconditional sample of the calibration circuit comparison output."
generic    2        tx   tx_impcal3_pb                    tx_zcal_sample_cnt                                 gcr     111100010  ROX          0         10       per-bus    "ioorc_tx_impcal_regs"                             slow      func      0000000000                                                             ioreset    no      na     Register                                           "Calibration Circuit Qualified Sample\n Count of conditional samples of the calibration circuit comparison output properly async staged, inverted with tx_zcal_cya_data_inv, and enabled with tx_zcal_force_sample or normal calibration sequence. Cleared on any new request."
generic    2        tx   tx_impcal_nval_pb                tx_zcal_n                                          gcr     111100011  RWX          0         9        per-bus    "ioorc_tx_impcal_regs"                             slow      func      000000000                                                              ioreset    yes     na     Register                                           "Calibration Circuit NSeg Enable Value This holds the current value of the enabled segments and is 4x multiple of the actual segment count. May be read for current calibration result set during Calibration Sequence. May be written to immediately update circuit enables on each write. Used with tx_zcal_swo_* for manual calibration. Do not write when tx_zcal_req = 1. (binary code - 0x00 is zero slices and 0xA1 is maximum slices)."
generic    2        tx   tx_impcal_pval_pb                tx_zcal_p                                          gcr     111100100  RWX          0         9        per-bus    "ioorc_tx_impcal_regs"                             slow      func      000000000                                                              ioreset    yes     na     Register                                           "Calibration Circuit PSeg Enable Value This holds the current value of the enabled segments and is 4x multiple of the actual segment count. May be read for current calibration result set during Calibration Sequence. May be written to immediately update circuit enables on each write. Used with tx_zcal_swo_* for manual calibration. Do not write when tx_zcal_req = 1. (binary code - 0x00 is zero slices and 0xA1 is maximum slices)."
generic    2        tx   tx_impcal_p_4x_pb                tx_zcal_p_4x                                       gcr     111100101  RWX          0         5        per-bus    "ioorc_tx_impcal_regs"                             slow      func      01110                                                                  ioreset    yes     na     Register                                           "Calibration Circuit PSeg-4X Enable Value This holds the current value of the enabled segments and is 2x multiple of the actual segment count. May be read for current calibration result set during Calibration Sequence. May be written to immediately update circuit enables on each write. Used with tx_zcal_swo_* for manual calibration. Do not write when tx_zcal_req = 1. (binary code - 0x00 is zero slices and 0x15 is maximum slices)."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_en                                     gcr     111100110  RWX          0         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Override\n Steers all calibration controls directly from these register fields. Effectively disables state machine logic.(default)\n0:(Inactive) Inactive. \n1:(enabled) Enable."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_cal_segs                               gcr     111100110  RWX          1         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Bank Select\n Enable PSeg calibration. See documentation.(default)\n0:(NsegCal) Select NSeg bank comparison. \n1:(PsegCal) Select PSeg bank comparison."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_cmp_inv                                gcr     111100110  RWX          2         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Compare Invert\n Swap calibration circuit comparator inputs. See documentation.(default)\n0:(NsegCal) Select NSeg bank comparison. \n1:(PsegCal) Select PSeg bank comparison."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_cmp_offset                             gcr     111100110  RWX          3         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Offset Flush\n Equalize comparator offset in calibration circuit.  See documentation.(default)\n0:(disable) Disable Offset \n1:(enable) Enable Offset."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_cmp_reset                              gcr     111100110  RWX          4         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Comparator reset\n Reset comparator in calibration circuit.  See documentation.(default)\n0:(disable) Disable reset \n1:(enable) Enable reset."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_powerdown                              gcr     111100110  RWX          5         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Circuit Powerdown\n Powerdown calibration circuit. (default)\n0:(disable) Disable powerdown \n1:(enable) Enable powerdown."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_swo_tcoil                                  gcr     111100110  RWX          6         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Software Circuit TCoil\n"                                                    
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_range_check                                gcr     111100110  RWX          8         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "controls the usage of tx_zcal_sm_min/max_val, 0 means these two registers are used to define the range of zcal. If 1, the calibration range is from 1 to 80, and the min/max registers are only used to check whether the result is in range"
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_cya_data_inv                               gcr     111100110  RWX          9         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration CYA Sample Inversion\n Select inverted comparator values in case of hardware error. See documentation.(default)\n0:(true) No sample inversion \n1:(invert) Invert samples."
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_test_ovr_2r                                gcr     111100110  RWX          10        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Test-Only 2R segment override\n"                                             
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_test_ovr_1r                                gcr     111100110  RWX          11        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Test-Only 1R segment override\n"                                             
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_test_ovr_4x_seg                            gcr     111100110  RWX          12        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Impedance Calibration Test-Only 4x segment override\n"                                             
generic    2        tx   tx_impcal_swo1_pb                tx_zcal_test_clk_div                               gcr     111100110  RWX          13        2        per-bus    "ioorc_tx_impcal_regs"                             slow      func      10                                                                     ioreset    yes     na     Register                                           "This register controls the clock for impedance bist. Setting means the clock is divided by 01=16, 10=32, 11=64. When this register is 00, PLL bypass mode is needed."
generic    2        tx   tx_impcal_swo2_pb                tx_zcal_sm_min_val                                 gcr     111100111  RWX          0         7        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0010101                                                                ioreset    yes     na     Register                                           "Impedance Calibration Minimum Search Threshold Low-side segment count limit used in calibration process. See circuit spec (binary code - 0x00 is zero slices and 0x50 is maximum slices)."
generic    2        tx   tx_impcal_swo2_pb                tx_zcal_sm_max_val                                 gcr     111100111  RWX          7         7        per-bus    "ioorc_tx_impcal_regs"                             slow      func      1000110                                                                ioreset    yes     na     Register                                           "Impedance Calibration Maximum Search Threshold High-side segment count limit used in calibration process. See circuit spec (binary code - 0x00 is zero slices and 0x50 is maximum slices)."
generic    2        tx   tx_impcal_swo3_pb                tx_zcal_swo_imp_cntl_1r_1xn_0_15                   gcr     111101000  RWX          0         16       per-bus    "ioorc_tx_impcal_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_1xn"                                   
generic    2        tx   tx_impcal_swo4_pb                tx_zcal_swo_imp_cntl_1r_1xn_16_31                  gcr     111101001  RWX          0         16       per-bus    "ioorc_tx_impcal_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_1xn"                                   
generic    2        tx   tx_impcal_swo5_pb                tx_zcal_swo_imp_cntl_1r_1xn_32_39                  gcr     111101010  RWX          0         8        per-bus    "ioorc_tx_impcal_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_1xn"                                   
generic    2        tx   tx_impcal_swo6_pb                tx_zcal_swo_imp_cntl_1r_1xp_0_15                   gcr     111101011  RWX          0         16       per-bus    "ioorc_tx_impcal_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_1xp"                                   
generic    2        tx   tx_impcal_swo7_pb                tx_zcal_swo_imp_cntl_1r_1xp_16_31                  gcr     111101100  RWX          0         16       per-bus    "ioorc_tx_impcal_regs"                             slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_1xp"                                   
generic    2        tx   tx_impcal_swo8_pb                tx_zcal_swo_imp_cntl_1r_1xp_32_39                  gcr     111101101  RWX          0         8        per-bus    "ioorc_tx_impcal_regs"                             slow      func      00000000                                                               ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_1xp"                                   
generic    2        tx   tx_impcal_swo9_pb                tx_zcal_swo_imp_cntl_1r_4xp                        gcr     111101110  RWX          0         10       per-bus    "ioorc_tx_impcal_regs"                             slow      func      1111111000                                                             ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_4xp"                                   
generic    2        tx   tx_impcal_swo9_pb                tx_zcal_swo_imp_cntl_1r_4xn                        gcr     111101110  RWX          10        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_1r_4xn"                                   
generic    2        tx   tx_impcal_swo9_pb                tx_zcal_swo_imp_cntl_2r_1xp                        gcr     111101110  RWX          11        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_2r_1xp"                                   
generic    2        tx   tx_impcal_swo9_pb                tx_zcal_swo_imp_cntl_2r_1xn                        gcr     111101110  RWX          12        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Override Impedance Calibration Software Circuit imp_cntl_2r_1xn"                                   
generic    2        tx   spare_mode_pb                    pb_spare_mode_0                                    gcr     111101111  RWX          0         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_1                                    gcr     111101111  RWX          1         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_2                                    gcr     111101111  RWX          2         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_3                                    gcr     111101111  RWX          3         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_4                                    gcr     111101111  RWX          4         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_5                                    gcr     111101111  RWX          5         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_6                                    gcr     111101111  RWX          6         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        tx   spare_mode_pb                    pb_spare_mode_7                                    gcr     111101111  RWX          7         1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-bus spare mode latch."                                                                         
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_0                        gcr     000000000  RWX          0         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_1                        gcr     000000000  RWX          1         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_2                        gcr     000000000  RWX          2         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_3                        gcr     000000000  RWX          3         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_4                        gcr     000000000  RWX          4         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_5                        gcr     000000000  RWX          5         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_6                        gcr     000000000  RWX          6         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_data_dac_spare_mode_pl        rx_pl_data_dac_spare_mode_7                        gcr     000000000  RWX          7         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_dac_cntl1_pl                  rx_a_bank_controls                                 gcr     000000001  RWX          0         6        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      111111                                                                 ioreset    yes     na     Register                                           "A bank power down pins, 0=PR64 and C2DIV, 1=CML2CMOS_NBIAS and MINI_PR and IQGEN, 2=CML2CMOS_EDG, 3=CML2CMOS_DAT, 4=PR64 and C2DIV, 5=VDAC"
generic    2        rx   rx_dac_cntl1_pl                  rx_b_bank_controls                                 gcr     000000001  RWX          6         6        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      111111                                                                 ioreset    yes     na     Register                                           "B bank power down pins, 0=PR64 and C2DIV, 1=CML2CMOS_NBIAS and MINI_PR and IQGEN, 2=CML2CMOS_EDG, 3=CML2CMOS_DAT, 4=PR64 and C2DIV, 5=VDAC"
generic    2        rx   rx_dac_cntl2_pl                  rx_a_tiny_pr_ns_data                               gcr     000000010  RWX          0         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "A bank NS data (DI) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for South quadrant.\n 8-14: Min to Max added delay for North quadrant."
generic    2        rx   rx_dac_cntl2_pl                  rx_a_tiny_pr_ew_data                               gcr     000000010  RWX          4         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "A bank EW data (DQ) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for West quadrant.\n 8-14: Min to Max added delay for East quadrant."
generic    2        rx   rx_dac_cntl2_pl                  rx_a_tiny_pr_ns_edge                               gcr     000000010  RWX          8         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "A bank NS edge (EI) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for South quadrant.\n 8-14: Min to Max added delay for North quadrant."
generic    2        rx   rx_dac_cntl2_pl                  rx_a_tiny_pr_ew_edge                               gcr     000000010  RWX          12        4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "A bank EW edge (EQ) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for West quadrant.\n 8-14: Min to Max added delay for East quadrant."
generic    2        rx   rx_dac_cntl3_pl                  rx_a_lte_gain                                      gcr     000000011  RWX          0         3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "This is the lte gain setting"                                                                      
generic    2        rx   rx_dac_cntl3_pl                  rx_a_lte_zero                                      gcr     000000011  RWX          3         3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "This is the lte zero position setting"                                                             
generic    2        rx   rx_dac_cntl4_pl                  rx_b_lte_gain                                      gcr     000000100  RWX          0         3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "This is the lte gain setting"                                                                      
generic    2        rx   rx_dac_cntl4_pl                  rx_b_lte_zero                                      gcr     000000100  RWX          3         3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "This is the lte zero position setting"                                                             
generic    2        rx   rx_dac_cntl5_pl                  rx_b_tiny_pr_ns_data                               gcr     000000101  RWX          0         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "B bank NS data (DI) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for South quadrant.\n 8-14: Min to Max added delay for North quadrant."
generic    2        rx   rx_dac_cntl5_pl                  rx_b_tiny_pr_ew_data                               gcr     000000101  RWX          4         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "B bank EW data (DQ) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for West quadrant.\n 8-14: Min to Max added delay for East quadrant."
generic    2        rx   rx_dac_cntl5_pl                  rx_b_tiny_pr_ns_edge                               gcr     000000101  RWX          8         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "B bank NS edge (EI) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for South quadrant.\n 8-14: Min to Max added delay for North quadrant."
generic    2        rx   rx_dac_cntl5_pl                  rx_b_tiny_pr_ew_edge                               gcr     000000101  RWX          12        4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "B bank EW edge (EQ) tiny phase rotator/adjust. This control adjusts the phase offset between the true and complement cml2cmos clocks and is implemented as a per-phase delay line.\n 7: No added delay.\n 0-6: Max to Min added delay for West quadrant.\n 8-14: Min to Max added delay for East quadrant."
generic    2        rx   rx_dac_cntl6_pl                  rx_a_ctle_gain                                     gcr     000000110  RWX          0         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "This is the ctle gain setting           "                                                          
generic    2        rx   rx_dac_cntl6_pl                  rx_a_ctle_peak1                                    gcr     000000110  RWX          4         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "This is the ctle peak1 value"                                                                      
generic    2        rx   rx_dac_cntl6_pl                  rx_a_ctle_peak2                                    gcr     000000110  RWX          8         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "This is the ctle peak2 value"                                                                      
generic    2        rx   rx_dac_cntl7_pl                  rx_bist_en_dc                                      gcr     000000111  RWX          0         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST enable pin"                                                                                   
generic    2        rx   rx_dac_cntl7_pl                  rx_bist_pr_pos                                     gcr     000000111  RWX          1         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "Used to adjust the phase rotator cotroling clock to prbs15 bist gen."                              
generic    2        rx   rx_dac_cntl7_pl                  rx_bist_pr_gray_encode_dis                         gcr     000000111  RWX          6         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "When 0, the rx_bist_pr_pos control is gray encoded before being driven to the circuit. When 1, the gray encoding is disabled."
generic    2        rx   rx_dac_cntl7_pl                  rx_bist_atten_dc_sel_dc                            gcr     000000111  RWX          7         3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Control for the dc part of the rxbist attenuator. /n000 is no efect, as move up to 7 increase dc effect"
generic    2        rx   rx_dac_cntl7_pl                  rx_bist_atten_ac_sel_dc                            gcr     000000111  RWX          10        3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Control for the ac part of the rxbist attenuator. /n000 is no efect, as move up to 7 increase dc effect"
generic    2        rx   rx_dac_cntl7_pl                  rx_bist_freq_adjust_dc                             gcr     000000111  RWX          13        2        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Control to tune RX BIST circuit for different operating frequencies"                               
generic    2        rx   rx_dac_cntl8_pl                  rx_clk_phase_select                                gcr     000001000  RWX          0         2        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Selects phase offset of RX RLM C16 deserializer clock\n00:(phase0) No phase offset 0\n01:(phase90) 90 degree phase offset\n10:(phase180) 180 degree phase offset\n11:(phase270) 270 degree phase offset"
generic    2        rx   rx_dac_cntl8_pl                  rx_dpr_vbn_cal                                     gcr     000001000  RWX          2         2        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Chicken switch to adjust linearity of the main phase rotator"                                      
generic    2        rx   rx_dac_cntl8_pl                  rx_off_disable_dm_b                                gcr     000001000  RWX          4         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enable/disable for the offset controls in the signal detect circuit"                               
generic    2        rx   rx_dac_cntl8_pl                  rx_ctle_config_dc                                  gcr     000001000  RWX          5         3        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Adjusts operating point of the CTLE/LTE/VGA for different VIO voltage settings"                    
generic    2        rx   rx_dac_cntl8_pl                  rx_vdac_config_dc                                  gcr     000001000  RWX          8         2        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Adjusts operating point of the VDAC for different VIO voltage settings"                            
generic    2        rx   rx_dac_cntl8_pl                  rx_dl_clk_phase_select                             gcr     000001000  RWX          10        2        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Selects phase offset of DL C16 deserializer clock\n00:(phase0) No phase offset 0\n01:(phase90) 90 degree phase offset\n10:(phase180) 180 degree phase offset\n11:(phase270) 270 degree phase offset"
generic    2        rx   rx_dac_cntlx9_pl                 rx_a_spec_mux_sel                                  gcr     000001001  RWX          0         7        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000000                                                                ioreset    yes     na     Register                                           "Bit 0: when 1 forces the spec mux to the select; when 0 enables normal speculation. Bits 1-2: select the slice (quadrant) which passes data (instead of being forced). Bits 3-6: provide the force values for slices (quadrant) 0-3."
generic    2        rx   rx_dac_cntlx9_pl                 rx_b_spec_mux_sel                                  gcr     000001001  RWX          7         7        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000000                                                                ioreset    yes     na     Register                                           "Bit 0: when 1 forces the spec mux to the select; when 0 enables normal speculation. Bits 1-2: select the slice (quadrant) which passes data (instead of being forced). Bits 3-6: provide the force values for slices (quadrant) 0-3."
generic    2        rx   rx_dac_cntl10_pl                 rx_if_bleed_cmfb                                   gcr     000001010  RWX          0         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Signal detect control"                                                                             
generic    2        rx   rx_dac_cntl10_pl                 rx_if_ext_bias                                     gcr     000001010  RWX          1         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Signal detect control"                                                                             
generic    2        rx   rx_dac_cntl10_pl                 rx_if_lpf_500m                                     gcr     000001010  RWX          2         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Signal detect control"                                                                             
generic    2        rx   rx_dac_cntl10_pl                 rx_sigdet_pd                                       gcr     000001010  RWX          3         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Signal detect pulldown"                                                                            
generic    2        rx   rx_dac_cntl10_pl                 rx_a_hold_div_clks                                 gcr     000001010  RWX          6         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Divider clock control"                                                                             
generic    2        rx   rx_dac_cntl10_pl                 rx_b_hold_div_clks                                 gcr     000001010  RWX          7         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Divider clock control"                                                                             
generic    2        rx   rx_dac_cntl11_pl                 rx_term_pd                                         gcr     000001011  RWX          0         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Pull down termination for receiver detect"                                                         
generic    2        rx   rx_dac_cntl11_pl                 rx_freq_adjust                                     gcr     000001011  RWX          1         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "Frequency of clock circuits, must change with bus rates"                                           
generic    2        rx   rx_dac_cntl11_pl                 rx_off_cm                                          gcr     000001011  RWX          6         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "Signal detect control"                                                                             
generic    2        rx   rx_dac_cntl11_pl                 rx_off_dm                                          gcr     000001011  RWX          10        6        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      000000                                                                 ioreset    yes     na     Register                                           "Signal detect control"                                                                             
generic    2        rx   rx_dac_cntl13_pl                 rx_b_ctle_gain                                     gcr     000001101  RWX          0         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "This is the ctle gain setting           "                                                          
generic    2        rx   rx_dac_cntl13_pl                 rx_b_ctle_peak1                                    gcr     000001101  RWX          4         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "This is the ctle peak1 value                      "                                                
generic    2        rx   rx_dac_cntl13_pl                 rx_b_ctle_peak2                                    gcr     000001101  RWX          8         4        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "This is the ctle peak2 value                      "                                                
generic    2        rx   rx_dac_cntl14_pl                 rx_a_pr_ns_data                                    gcr     000001110  RWX          0         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "A Bank, North/South Edge, Mini PR control register"                                                
generic    2        rx   rx_dac_cntl14_pl                 rx_a_pr_ns_edge                                    gcr     000001110  RWX          6         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "A Bank, North/South Data, Mini PR control register"                                                
generic    2        rx   rx_dac_cntl15_pl                 rx_a_fence_en                                      gcr     000001111  RWX          0         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "When 1, put the bank front end into offset cancellation mode (fences off data)."                   
generic    2        rx   rx_dac_cntl15_pl                 rx_b_fence_en                                      gcr     000001111  RWX          1         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "When 1, put the bank front end into offset cancellation mode (fences off data)."                   
generic    2        rx   rx_dac_cntl15_pl                 rx_mini_pr_gray_encode_dis                         gcr     000001111  RWX          2         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "When 0, the Mini PR controls are gray encoded before being driven to the circuit. When 1, the gray encoding is disabled."
generic    2        rx   rx_dac_cntl15_pl                 rx_tiny_pr_gray_encode_dis                         gcr     000001111  RWX          3         1        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "When 0, the Tiny PR controls are gray encoded before being driven to the circuit. When 1, the gray encoding is disabled."
generic    2        rx   rx_dac_cntl16_pl                 rx_a_pr_ew_data                                    gcr     000010000  RWX          0         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "A Bank, East/West Edge, Mini PR control register"                                                  
generic    2        rx   rx_dac_cntl16_pl                 rx_a_pr_ew_edge                                    gcr     000010000  RWX          6         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "A Bank, East/West Data, Mini PR control register"                                                  
generic    2        rx   rx_dac_cntl17_pl                 rx_b_pr_ns_data                                    gcr     000010001  RWX          0         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "B Bank, North/South Edge, Mini PR control register"                                                
generic    2        rx   rx_dac_cntl17_pl                 rx_b_pr_ns_edge                                    gcr     000010001  RWX          6         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "B Bank, North/South Data, Mini PR control register"                                                
generic    2        rx   rx_dac_cntl18_pl                 rx_b_pr_ew_data                                    gcr     000010010  RWX          0         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "B Bank, East/West Edge, Mini PR control register"                                                  
generic    2        rx   rx_dac_cntl18_pl                 rx_b_pr_ew_edge                                    gcr     000010010  RWX          6         5        per-lane   "ioorc_rx_data_dac_regs"                           slow      func      10000                                                                  ioreset    yes     na     Register                                           "B Bank, East/West Data, Mini PR control register"                                                  
generic    2        rx   rx_dac_cntlx19_pl                rx_ae_latch_dac_n                                  gcr     000010011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx20_pl                rx_ae_latch_dac_e                                  gcr     000010100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx21_pl                rx_ae_latch_dac_s                                  gcr     000010101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx22_pl                rx_ae_latch_dac_w                                  gcr     000010110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx23_pl                rx_be_latch_dac_n                                  gcr     000010111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx24_pl                rx_be_latch_dac_e                                  gcr     000011000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx25_pl                rx_be_latch_dac_s                                  gcr     000011001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx26_pl                rx_be_latch_dac_w                                  gcr     000011010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx27_pl                rx_ad_latch_dac_n000                               gcr     000011011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx28_pl                rx_ad_latch_dac_n001                               gcr     000011100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx29_pl                rx_ad_latch_dac_n010                               gcr     000011101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx30_pl                rx_ad_latch_dac_n011                               gcr     000011110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx31_pl                rx_ad_latch_dac_n100                               gcr     000011111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx32_pl                rx_ad_latch_dac_n101                               gcr     000100000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx33_pl                rx_ad_latch_dac_n110                               gcr     000100001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx34_pl                rx_ad_latch_dac_n111                               gcr     000100010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx35_pl                rx_ad_latch_dac_e000                               gcr     000100011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx36_pl                rx_ad_latch_dac_e001                               gcr     000100100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx37_pl                rx_ad_latch_dac_e010                               gcr     000100101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx38_pl                rx_ad_latch_dac_e011                               gcr     000100110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx39_pl                rx_ad_latch_dac_e100                               gcr     000100111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx40_pl                rx_ad_latch_dac_e101                               gcr     000101000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx41_pl                rx_ad_latch_dac_e110                               gcr     000101001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx42_pl                rx_ad_latch_dac_e111                               gcr     000101010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx43_pl                rx_ad_latch_dac_s000                               gcr     000101011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx44_pl                rx_ad_latch_dac_s001                               gcr     000101100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx45_pl                rx_ad_latch_dac_s010                               gcr     000101101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx46_pl                rx_ad_latch_dac_s011                               gcr     000101110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx47_pl                rx_ad_latch_dac_s100                               gcr     000101111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx48_pl                rx_ad_latch_dac_s101                               gcr     000110000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx49_pl                rx_ad_latch_dac_s110                               gcr     000110001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx50_pl                rx_ad_latch_dac_s111                               gcr     000110010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx51_pl                rx_ad_latch_dac_w000                               gcr     000110011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx52_pl                rx_ad_latch_dac_w001                               gcr     000110100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx53_pl                rx_ad_latch_dac_w010                               gcr     000110101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx54_pl                rx_ad_latch_dac_w011                               gcr     000110110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx55_pl                rx_ad_latch_dac_w100                               gcr     000110111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx56_pl                rx_ad_latch_dac_w101                               gcr     000111000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx57_pl                rx_ad_latch_dac_w110                               gcr     000111001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx58_pl                rx_ad_latch_dac_w111                               gcr     000111010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_a_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx59_pl                rx_bd_latch_dac_n000                               gcr     000111011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx60_pl                rx_bd_latch_dac_n001                               gcr     000111100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx61_pl                rx_bd_latch_dac_n010                               gcr     000111101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx62_pl                rx_bd_latch_dac_n011                               gcr     000111110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx63_pl                rx_bd_latch_dac_n100                               gcr     000111111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx64_pl                rx_bd_latch_dac_n101                               gcr     001000000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx65_pl                rx_bd_latch_dac_n110                               gcr     001000001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx66_pl                rx_bd_latch_dac_n111                               gcr     001000010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx67_pl                rx_bd_latch_dac_e000                               gcr     001000011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx68_pl                rx_bd_latch_dac_e001                               gcr     001000100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx69_pl                rx_bd_latch_dac_e010                               gcr     001000101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx70_pl                rx_bd_latch_dac_e011                               gcr     001000110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx71_pl                rx_bd_latch_dac_e100                               gcr     001000111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx72_pl                rx_bd_latch_dac_e101                               gcr     001001000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx73_pl                rx_bd_latch_dac_e110                               gcr     001001001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx74_pl                rx_bd_latch_dac_e111                               gcr     001001010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx75_pl                rx_bd_latch_dac_s000                               gcr     001001011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx76_pl                rx_bd_latch_dac_s001                               gcr     001001100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx77_pl                rx_bd_latch_dac_s010                               gcr     001001101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx78_pl                rx_bd_latch_dac_s011                               gcr     001001110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx79_pl                rx_bd_latch_dac_s100                               gcr     001001111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx80_pl                rx_bd_latch_dac_s101                               gcr     001010000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx81_pl                rx_bd_latch_dac_s110                               gcr     001010001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx82_pl                rx_bd_latch_dac_s111                               gcr     001010010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx83_pl                rx_bd_latch_dac_w000                               gcr     001010011  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx84_pl                rx_bd_latch_dac_w001                               gcr     001010100  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx85_pl                rx_bd_latch_dac_w010                               gcr     001010101  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx86_pl                rx_bd_latch_dac_w011                               gcr     001010110  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx87_pl                rx_bd_latch_dac_w100                               gcr     001010111  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx88_pl                rx_bd_latch_dac_w101                               gcr     001011000  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx89_pl                rx_bd_latch_dac_w110                               gcr     001011001  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_dac_cntlx90_pl                rx_bd_latch_dac_w111                               gcr     001011010  RWX          8         8        per-lane   "ioorc_rx_data_dac_loff_b_regs"                    slow      func      00000000                                                               ioreset    yes     na     Register                                           "RX SampLatch DAC value stored as twos complement signed"                                           
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_0                                 gcr     001100000  RWX          0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_1                                 gcr     001100000  RWX          1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_2                                 gcr     001100000  RWX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_3                                 gcr     001100000  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_4                                 gcr     001100000  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_5                                 gcr     001100000  RWX          5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_6                                 gcr     001100000  RWX          6         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_spare_mode_pl                 rx_pl_spare_mode_7                                 gcr     001100000  RWX          7         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-lane spare mode latch."                                                                        
generic    2        rx   rx_fir_pl                        rx_pl_fir_errs                                     gcr     001100001  ROX          0         3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000                                                                    fir_reset  no      na     Register                                           "A Per-Lane Register or State Machine Parity Error has occurred.\nBit0: Parity Error in RX Data Bit Regs.\nBit1: Parity Error in DDC SM."
generic    2        rx   rx_fir_mask_pl                   rx_pl_fir_errs_mask                                gcr     001100010  RWX          0         3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "FIR mask for register or state machine parity checkers in per-lane logic. A value of 1 masks the error from generating a FIR error.\nBit0 - (err_pl_mask_regs) Per-Lane Register Parity Error.\nBit1 - (err_pl_mask_ddc_sm) Per-Lane DDC SM Parity Error."
generic    2        rx   rx_fir_error_inject_pl           rx_pl_fir_err_inj                                  gcr     001100011  RWX          0         3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000                                                                    fir_reset  yes     na     Register                                           "RX Per-Lane Parity Error Injection\nAllows injection of non-destructive parity errors in either register or statemachine latch banks. The register or state value is not affected.\n0:(no_par_err) No parity errors being injected.\n1:(inj_par_err) While this value is a 1, the parity bit is inverted in the specific parity checker.\nBit0: RX Per-Lane Register Parity Error Inject.\nBit1: RX Per-Lane DDC SM Parity Error Inject.\nBit2: RX Per-Lane Data DAC Regs Parity Error Inject."
generic    2        rx   rx_bit_mode1_pl                  rx_berpl_count_en                                  gcr     001100100  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables per-lane BER logic to count errors while running per-group BER timer"                      
generic    2        rx   rx_bit_mode1_pl                  rx_berpl_exp_data_sel                              gcr     001100100  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Default 0 selects alt bank data to compare against main. Setting to 1 selects data from BER PRBS generator."
generic    2        rx   rx_bit_mode1_pl                  rx_berpl_pattern_sel                               gcr     001100100  RWX          5         3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Pattern select for BER PRBS generator\n000:(disabled) Gen all 0s\n001:(gen_prbs7_rxbist) Gen RXBIST variant of PRBS7\n010:(gen_prbs7) Gen PRBS7\n011:(gen_prbs9) Gen PRBS9 \n100:(gen_prbs11) Gen PRBS11 \n101:(gen_prbs15) Gen PRBS15 \n110:(gen_prbs23) Gen PRBS23 \n111:(gen_prbs31) Gen PRBS31"
generic    2        rx   rx_bit_mode1_pl                  rx_berpl_mask_mode                                 gcr     001100100  RWX          8         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Configures per-lane BER logic to mask data for exclusion from error counting. It is effective in both PRBS and alt-bank compare modes. Mask pattern is specified by rx_err_trap_mask but error trap mode does not need to be enabled although it still works independently."
generic    2        rx   rx_bit_mode1_pl                  rx_bump_sl_1ui_req_dl_mask                         gcr     001100100  RWX          9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_bump_sl_1ui_req primary inputs from data layer"                                            
generic    2        rx   rx_bit_mode1_pl                  rx_bump_sl_1ui_done_dl_mask                        gcr     001100100  RWX          10        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_bump_sl_1ui_done primary outputs to data layer"                                            
generic    2        rx   rx_bit_mode1_pl                  rx_berpl_lane_invert                               gcr     001100100  RWX          11        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Inverts main and alt iodes data before PRBS seed and error checking logic"                         
generic    2        rx   rx_bit_mode1_pl                  rx_bump_sx_1ui_dl_dir_sel                          gcr     001100100  RWX          12        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects the direction of the main bank bump 1ui performed by the DL control (rx_bump_sl_1ui_req_dl).  0 = Left (Earlier), 1 = Right (Later)."
generic    2        rx   rx_bit_mode1_pl                  rx_bump_sl_1ui_done_dl_delay                       gcr     001100100  RWX          13        3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      011                                                                    ioreset    yes     na     Register                                           "Applies an additional delay over DD1 of 0-7 slow clocks on the rx_bump_sl_1ui_done_dl signal going to the DL."
generic    2        rx   rx_bit_mode2_pl                  rx_pr_invalid_lock_filter_en                       gcr     001100101  RWX          0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enables the filtered invalid_lock phase rotator shift."                                            
generic    2        rx   rx_bit_mode2_pl                  rx_pr_invalid_lock_filter_dir                      gcr     001100101  RWX          1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Direction of filtered invalid_lock phase rotator shift. 0=Left (earlier), 1=Right (later)."        
generic    2        rx   rx_bit_mode2_pl                  rx_pr_coarse_mode_en                               gcr     001100101  RWX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Allow the CDR to switch into coarse mode as needed - on a CDR stop/start, CDR unlock (if enabled)" 
generic    2        rx   rx_bit_mode2_pl                  rx_pr_coarse_unlock_en                             gcr     001100101  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Allow the CDR to switch into coarse mode (when enabled) on a lock loss (CDR unlock)"               
generic    2        rx   rx_bit_mode2_pl                  rx_pr_lock_invalid_lock_en                         gcr     001100101  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "CDR indicates unlocked when an invalid lock is detected."                                          
generic    2        rx   rx_bit_mode2_pl                  rx_pr_lock_ratio                                   gcr     001100101  RWX          5         10       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0111010000                                                             ioreset    yes     na     Register                                           "CDR Lock E/L vote ratio lock threshold.  See Workbook for more info."                              
generic    2        rx   rx_bit_mode3_pl                  rx_pr_lock_filter                                  gcr     001100110  RWX          0         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0010                                                                   ioreset    yes     na     Register                                           "Intervals that lock ratio must be met to be considered locked."                                    
generic    2        rx   rx_bit_mode3_pl                  rx_pr_lock_term                                    gcr     001100110  RWX          4         9        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      011111111                                                              ioreset    yes     na     Register                                           "CDR Lock E/L vote terminal count.  See Workbook for more info."                                    
generic    2        rx   rx_bit_mode4_pl                  rx_pr_fw_inertia_amt                               gcr     001100111  RWX          0         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0100                                                                   ioreset    yes     na     Register                                           "Amount to be added or subtracted from flywheel.  Note, setting this to zero may not turn off the flywheel if the flywheel accumulator already has a value (as if it were turned off after having run for some time)."
generic    2        rx   rx_bit_mode4_pl                  rx_pr_phase_step                                   gcr     001100111  RWX          8         7        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0011110                                                                ioreset    yes     na     Register                                           "Amount to be added or subtracted from to phase rotator accumulator on each shift left or right.  See workbook for step sizes."
generic    2        rx   rx_bit_mode5_pl                  rx_pr_fw_inertia_amt_coarse                        gcr     001101000  RWX          0         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0111                                                                   ioreset    yes     na     Register                                           "Flywheel inertia in coarse mode. See rx_pr_fw_inertia_amt for a description."                      
generic    2        rx   rx_bit_mode5_pl                  rx_pr_phase_step_coarse                            gcr     001101000  RWX          8         7        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1000000                                                                ioreset    yes     na     Register                                           "Phase step in coarse mode. See rx_pr_phase_step for a description."                                
generic    2        rx   rx_bit_mode6_pl                  rx_psave_cdr_time_val                              gcr     001101001  RWX          0         13       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1000000000000                                                          ioreset    yes     na     Register                                           "13 bits for setting CDR lock timer for psave. Default value set is 32 us.  Overload for dac test use bits 0-7 are used to set the compare value for part1 and part3 of pulldown test bits 8-12 Servo direction change convergence limit. Primarily intended to allow for one set of up/down votes and end on the next down vote  Default value is set to 00111"
generic    2        rx   rx_bit_mode6_pl                  rx_psave_cdr_timer_double_mode                     gcr     001101001  RWX          14        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to program psave timer to align across 16to1 and 32to1 ser by UI.  Or if need double the timer amount. (DEPRECATED)"
generic    2        rx   rx_bit_mode6_pl                  rx_psave_cdr_disable_sm                            gcr     001101001  RWX          15        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to disable state machince that run the timeer for cdr lock"                                   
generic    2        rx   rx_bit_mode7_pl                  rx_psave_cdrlock_mode_sel                          gcr     001101010  RWX          0         2        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Set the mode for what lock signal is used that get sent to psave pg logic \n00 default (lock and timer done) \n01 lock only \n10 timer done only \n11 override will be 1 always"
generic    2        rx   rx_bit_mode7_pl                  rx_pr_unlock_ratio                                 gcr     001101010  RWX          2         10       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0101000000                                                             ioreset    yes     na     Register                                           "CDR Lock E/L vote ratio unlock threshold.  See Workbook for more info."                            
generic    2        rx   rx_bit_mode7_pl                  rx_psave_en_dl_clk_control                         gcr     001101010  RWX          13        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enable the psave logic that clr or set the rx_dl_clk_en register.  Only does it for main bank.  \n1 is logic is enabled \n0 logic is disabled"
generic    2        rx   rx_bit_mode8_pl                  rx_berpl_sat_thresh                                gcr     001101011  RWX          0         12       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      111111111111                                                           ioreset    yes     na     Register                                           "Define saturation threshold of berpl error counter. The value of the error counter becomes readable upon saturation so a non-zero value indicates either count or timer saturation.  Oerload for dactest bits 0-7 are used to set the compare value for part2 and part4 of pulldown test.  8-12 setting the filter depth of vote.  Default should be set to 127 = 7.  Filter depth (2^filter_depth)."
generic    2        rx   rx_bit_mode9_pl                  rx_pipe_strobe_cnt_max                             gcr     001111101  RWX          0         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1001                                                                   ioreset    yes     na     Register                                           "Count at which the RX data pipe strobe count rolls over.  For max=N, the period between each data pipe packet is (N+1)/2."
generic    2        rx   rx_bit_mode9_pl                  rx_pipe_capture_cycle                              gcr     001111101  RWX          4         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1000                                                                   ioreset    yes     na     Register                                           "Count at which io_capture(0) is decoded and the io main and alt_edge data is captured. Set to strobe_cnt_max-1 to launch data at the same time the strobe toggles."
generic    2        rx   rx_bit_mode9_pl                  rx_pipe_margin                                     gcr     001111101  RWX          9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Adds extra cycles of padding on the async data pipe handshake"                                     
generic    2        rx   rx_bit_cntlx1_pl                 rx_pipe_format                                     gcr     001101100  RWX          0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects what to mux onto the data pipe bus going to the calibration logic. Selects the format (0=normal, 1=bias_counter)."
generic    2        rx   rx_bit_cntlx1_pl                 rx_pipe_data_src                                   gcr     001101100  RWX          1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects what to mux onto the data pipe bus going to the calibration logic. Selects known data source (0=Main, 1=Alt)."
generic    2        rx   rx_bit_cntlx1_pl                 rx_pipe_sel                                        gcr     001101100  RWX          2         3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Selects what to mux onto the data pipe bus going to the calibration logic. bit 0 selects between Alt Data (0) and Alt Edge (1); bits 1-2 select the Alt phase (00=N, 01=E, 10=S, 11=W)."
generic    2        rx   rx_bit_cntlx1_pl                 rx_pr_quad_sel_a                                   gcr     001101100  RWX          5         2        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Bank A: Selects the bank to use for single quadrant tracking. 00=North; 01=East; 10=South; 11=West."
generic    2        rx   rx_bit_cntlx1_pl                 rx_pr_quad_sel_b                                   gcr     001101100  RWX          7         2        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Bank B: Selects the bank to use for single quadrant tracking. 00=North; 01=East; 10=South; 11=West."
generic    2        rx   rx_bit_cntlx1_pl                 rx_cal_lane_sel                                    gcr     001101100  RWX          9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects which lane to recalibrate."                                                                
generic    2        rx   rx_bit_cntlx1_pl                 rx_bank_sel_a                                      gcr     001101100  RWX          11        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects which data bank to select for main data samples and alt data samples. \n0:(dataB) Data bank B is selected for main data, and data bank A is selected for alt data \n1:(dataA) Data bank A is selected for main data, and data bank B is selected for alt data. "
generic    2        rx   rx_bit_cntlx1_pl                 rx_rlm_clk_sel_a                                   gcr     001101100  RWX          12        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects which bank clock to select for the RLM logic. \n0:(clkB) Bank B clock is selected for the RLM \n1:(clkA) Bank A clock is selected for the RLM."
generic    2        rx   rx_bit_cntlx1_pl                 rx_dl_clk_sel_a                                    gcr     001101100  RWX          13        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Selects which bank clock to select for the DL logic. \n0:(clkB) Bank B clock is selected for the DL \n1:(clkA) Bank A clock is selected for the DL."
generic    2        rx   rx_bit_cntlx1_pl                 rx_dl_clk_en                                       gcr     001101100  RWX          14        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "When 1, the clock selected by rx_dl_clk_sel_a is driven to the DL. When 0, no clock is driven to the DL."
generic    2        rx   rx_bit_cntlx1_pl                 rx_psave_pr_bit_lock_en                            gcr     001101100  RWX          15        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "This enable will turn on the clearing and setting of rx_pr_bit_lock_done_a and b by the psave per lane logic. n/0 = on n/1 = off"
generic    2        rx   rx_bit_cntl2_pl                  rx_pr_enable_a                                     gcr     001101101  RWX          0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable phase rotator updates for Bank A."                                                          
generic    2        rx   rx_bit_cntl2_pl                  rx_pr_slave_mode_a                                 gcr     001101101  RWX          1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Put Bank A into slave mode where it uses opposite bank data."                                      
generic    2        rx   rx_bit_cntl2_pl                  rx_pr_quad_mode_a                                  gcr     001101101  RWX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Bank A: 0=Normal Tracking; 1=Track using edge samples from a single quadrant."                     
generic    2        rx   rx_bit_cntl2_pl                  rx_pr_enable_b                                     gcr     001101101  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable phase rotator updates for Bank B."                                                          
generic    2        rx   rx_bit_cntl2_pl                  rx_pr_slave_mode_b                                 gcr     001101101  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Put Bank B into slave mode where it uses opposite bank data."                                      
generic    2        rx   rx_bit_cntl2_pl                  rx_pr_quad_mode_b                                  gcr     001101101  RWX          5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Bank B: 0=Normal Tracking; 1=Track using edge samples from a single quadrant."                     
generic    2        rx   rx_bit_cntl3_pl                  rx_ioreset                                         gcr     001101110  RWX          0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Reset the given RX lane (except the CDR logic)"                                                    
generic    2        rx   rx_bit_cntl3_pl                  rx_iodom_ioreset                                   gcr     001101110  RWX          1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Set this to reset logic in the IO clock domain.  Power and clocks must be enabled in the slice."   
generic    2        rx   rx_bit_cntl3_pl                  rx_pr_fw_reset_a                                   gcr     001101110  RWX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Resets the flywheel to 0 and holds it there for Bank A. Highest precedence of all flywheel operations."
generic    2        rx   rx_bit_cntl3_pl                  rx_pr_fw_reset_b                                   gcr     001101110  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Resets the flywheel to 0 and holds it there for Bank B. Highest precedence of all flywheel operations."
generic    2        rx   rx_bit_cntl3_pl                  rx_pr_bit_lock_done_a                              gcr     001101110  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates that bit lock is done, used to gate invalid_lock in the CDR logic for Bank A"            
generic    2        rx   rx_bit_cntl3_pl                  rx_pr_bit_lock_done_b                              gcr     001101110  RWX          5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates that bit lock is done, used to gate invalid_lock in the CDR logic for Bank B"            
generic    2        rx   rx_bit_cntl3_pl                  rx_berpl_prbs_seed_mode                            gcr     001101110  RWX          6         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables seeding of the BER PRBS generator"                                                         
generic    2        rx   rx_bit_cntl3_pl                  rx_err_trap_en                                     gcr     001101110  RWX          7         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enables bit error trap"                                                                            
generic    2        rx   rx_bit_cntl3_pl                  rx_err_trap_mask                                   gcr     001101110  RWX          9         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0000                                                                   ioreset    yes     na     Register                                           "Each bit of this mask represents a quadrant (NESW). Set the corresponding bit to 1 to mask off data from that quadrant and prevent the error trap from triggering on that data."
generic    2        rx   rx_bit_cntl3_pl                  rx_bias_counter_aging_factor                       gcr     001101110  RWX          13        3        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000                                                                    ioreset    yes     na     Register                                           "Bias counter aging factor select.  See workbook for settings."                                     
generic    2        rx   rx_bit_cntl4_pl                  rx_pr_phase_force_a                                gcr     001101111  WO_8P        0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Load the Bank A phase accumulator."                                                                
generic    2        rx   rx_bit_cntl4_pl                  rx_pr_phase_force_val_a                            gcr     001101111  RWX          1         7        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0000000                                                                ioreset    yes     na     Register                                           "Value to load into the Bank A phase accumulator. Should not change after rx_pr_phase_force_a is asserted. Overload for dattest rx_dactt_hyst_stat default value should be 00011 the other bits are unused 00011X.  Direction change count to start tracking hysteresis. Hysteresis is checked over thresh4-hyst_start direction changes."
generic    2        rx   rx_bit_cntl4_pl                  rx_pr_phase_force_b                                gcr     001101111  WO_8P        8         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Load the Bank B phase accumulator."                                                                
generic    2        rx   rx_bit_cntl4_pl                  rx_pr_phase_force_val_b                            gcr     001101111  RWX          9         7        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0000000                                                                ioreset    yes     na     Register                                           "Value to load into the Bank B phase accumulator. Should not change after rx_pr_phase_force_b is asserted. Overload for dattest register match a state machine state than the state machine will loop on that state. bit 0 is unused"
generic    2        rx   rx_bit_cntlx5_pl                 rx_set_cal_lane_sel                                gcr     001110000  WO_8P        0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Set rx_cal_lane_sel register bit."                                                                 
generic    2        rx   rx_bit_cntlx5_pl                 rx_clr_cal_lane_sel                                gcr     001110000  WO_8P        1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clear rx_cal_lane_sel register bit."                                                               
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_bump_sl_1ui_a                                gcr     001110000  WO_8P        2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Bumps the PR position of Bank A to the previous eye by shifting 32-steps. Must wait for bump_in_progress to clear between bump commands."
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_bump_sr_1ui_a                                gcr     001110000  WO_8P        3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Bumps the PR position of Bank A to the next eye by shifting 32-steps. Must wait for bump_in_progress to clear between bump commands."
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_bump_sl_1ui_b                                gcr     001110000  WO_8P        4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Bumps the PR position of Bank A to the previous eye by shifting 32-steps. Must wait for bump_in_progress to clear between bump commands."
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_bump_sr_1ui_b                                gcr     001110000  WO_8P        5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Bumps the PR position of Bank A to the next eye by shifting 32-steps. Must wait for bump_in_progress to clear between bump commands."
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_in_coarse_mode_a_sticky_clear                gcr     001110000  WO_8P        6         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_pr_in_coarse_mode_a_sticky sticky bit."                                              
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_in_coarse_mode_b_sticky_clear                gcr     001110000  WO_8P        7         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_pr_in_coarse_mode_b_sticky sticky bit."                                              
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_unlocked_a_sticky_clear                      gcr     001110000  WO_8P        8         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_pr_unlocked_a_sticky sticky bit."                                                    
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_unlocked_b_sticky_clear                      gcr     001110000  WO_8P        9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_pr_unlocked_b_sticky sticky bit."                                                    
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_take_fw_snapshot_a                           gcr     001110000  WO_8P        10        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Take a snapshot of the Bank A Flywheel Value."                                                     
generic    2        rx   rx_bit_cntlx5_pl                 rx_pr_take_fw_snapshot_b                           gcr     001110000  WO_8P        11        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Take a snapshot of the Bank B Flywheel Value."                                                     
generic    2        rx   rx_bit_cntlx5_pl                 rx_err_trap_rst                                    gcr     001110000  WO_8P        12        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Reset bit error trap"                                                                              
generic    2        rx   rx_bit_cntlx5_pl                 rx_psave_cdrlock_timer_fail_a_clr                  gcr     001110000  WO_8P        13        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_psave_cdrlock_timer_fail_a sticky bit."                                              
generic    2        rx   rx_bit_cntlx5_pl                 rx_psave_cdrlock_timer_fail_b_clr                  gcr     001110000  WO_8P        14        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_psave_cdrlock_timer_fail_b sticky bit."                                              
generic    2        rx   rx_bit_cntl6_pl                  rx_psave_fw_val_sel                                gcr     001110001  RWX          0         2        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "Select control for 4to1 mux that will decide which Fly wheel value to load for psave value"        
generic    2        rx   rx_bit_cntl6_pl                  rx_pr_psave_ph_force_a                             gcr     001110001  RWX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Force the CDR to load fly wheel force value n/0 no load n/1 force load"                            
generic    2        rx   rx_bit_cntl6_pl                  rx_pr_psave_ph_force_b                             gcr     001110001  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Force the CDR to load fly wheel force value n/0 no load n/1 force load"                            
generic    2        rx   rx_bit_cntl6_pl                  rx_pr_psave_val_ena_a                              gcr     001110001  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enable logic that will force the snapshoot valid bit to 1 even if cdr is turned off, n/1 valid is allways high n/0 valid only high if CDR say it valid"
generic    2        rx   rx_bit_cntl6_pl                  rx_pr_psave_val_ena_b                              gcr     001110001  RWX          5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1                                                                      ioreset    yes     na     Register                                           "Enable logic that will force the snapshoot valid bit to 1 even if cdr is turned off, n/1 valid is allways high n/0 valid only high if CDR say it valid"
generic    2        rx   rx_bit_cntl6_pl                  rx_dactt_data_dac_banka_sel                        gcr     001110001  RWX          6         5        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "32to1 mux (bankA) to choose which data dac is selected to drive into the dac test sample latch"    
generic    2        rx   rx_bit_cntl6_pl                  rx_dactt_data_dac_bankb_sel                        gcr     001110001  RWX          11        5        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "32to1 mux (bankB) to choose which data dac is selected to drive into the dac test sample latch"    
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_edge_dac_banka_sel                        gcr     001111110  RWX          0         2        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "4to1 mux (bankA) to choose which edge dac is selected to drive into the dac test sample latch"     
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_datapN_swap_banka_enb                     gcr     001111110  RWX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pN swap on bank A for the data dac input to the dac test sample latch"                  
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_edgepN_swap_banka_enb                     gcr     001111110  RWX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pN swap on bank A for the edge dac input to the dac test sample latch"                  
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_data_pulldn_banka_enb                     gcr     001111110  RWX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pulldown on bank A for the data dac input to the dac test sample latch"                 
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_edge_pulldn_banka_enb                     gcr     001111110  RWX          5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pulldown on bank A for the edge dac input to the dac test sample latch"                 
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_edge_dac_bankb_sel                        gcr     001111110  RWX          6         2        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00                                                                     ioreset    yes     na     Register                                           "4to1 mux (bankB) to choose which edge dac is selected to drive into the dac test sample latch"     
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_datapN_swap_bankb_enb                     gcr     001111110  RWX          8         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pN swap on bank B for the data dac input to the dac test sample latch"                  
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_edgepN_swap_bankb_enb                     gcr     001111110  RWX          9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pN swap on bank B for the edge dac input to the dac test sample latch"                  
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_data_pulldn_bankb_enb                     gcr     001111110  RWX          10        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pulldown on bank B for the data dac input to the dac test sample latch"                 
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_edge_pulldn_bankb_enb                     gcr     001111110  RWX          11        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the pulldown on bank B for the edge dac input to the dac test sample latch"                 
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_test_circuit_enb                          gcr     001111110  RWX          12        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the dac test circuit for both bank A and bank B and the logic clocks"                       
generic    2        rx   rx_bit_cntl7_pl                  rx_dactt_regrw_mux_enb                             gcr     001111110  RWX          13        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the dac test logic for both bank A and bank B"                                              
generic    2        rx   rx_bit_cntl8_pl                  rx_dactt_linear_delta_cfg                          gcr     001111111  RWX          0         5        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      00000                                                                  ioreset    yes     na     Register                                           "Used to set what the delta should be for mearsuring between edge dac value and dac dac value.  Determine what is a fail"
generic    2        rx   rx_bit_cntl8_pl                  rx_dactt_bo_timer_cfg                              gcr     001111111  RWX          5         5        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      01101                                                                  ioreset    yes     na     Register                                           "Used to add time to the default values of the black out timer -- set the black time which is used to stall the servo op, inorder to let dac settle"
generic    2        rx   rx_bit_cntl8_pl                  rx_dactt_bo_timer_mask                             gcr     001111111  RWX          10        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to mask the load signal that the dac test sm controls so does not override the register value."
generic    2        rx   rx_bit_cntlx9_pl                 rx_dactt_done_banka                                gcr     000001100  RWX          0         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1000                                                                   ioreset    yes     na     Register                                           "Indactes the dac test is done on bank A"                                                           
generic    2        rx   rx_bit_cntlx9_pl                 rx_dactt_done_bankb                                gcr     000001100  RWX          4         4        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      1000                                                                   ioreset    yes     na     Register                                           "Indactes the dac test is done on bank B"                                                           
generic    2        rx   rx_bit_cntlx9_pl                 rx_dactt_fail_banka                                gcr     000001100  RWX          8         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Indactes the dac test is failed on bank A"                                                         
generic    2        rx   rx_bit_cntlx9_pl                 rx_dactt_fail_bankb                                gcr     000001100  RWX          9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    yes     na     Register                                           "Indactes the dac test is failed on bank B"                                                         
generic    2        rx   rx_bit_stat1_pl                  rx_pr_bump_in_progress_a                           gcr     001110010  ROX          0         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Bump operation in progress on Bank A"                                                              
generic    2        rx   rx_bit_stat1_pl                  rx_pr_bump_in_progress_b                           gcr     001110010  ROX          1         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Bump operation in progress on Bank B"                                                              
generic    2        rx   rx_bit_stat1_pl                  rx_pr_in_coarse_mode_a                             gcr     001110010  ROX          2         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Asserted when the Bank A CDR is in coarse mode."                                                   
generic    2        rx   rx_bit_stat1_pl                  rx_pr_in_coarse_mode_b                             gcr     001110010  ROX          3         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Asserted when the Bank B CDR is in coarse mode."                                                   
generic    2        rx   rx_bit_stat1_pl                  rx_pr_in_coarse_mode_a_sticky                      gcr     001110010  ROX          4         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Sticky bit. Asserts when the Bank A CDR enters coarse mode and remains asserted until the sticky bit is cleared using rx_pr_in_coarse_mode_a_sticky_clear."
generic    2        rx   rx_bit_stat1_pl                  rx_pr_in_coarse_mode_b_sticky                      gcr     001110010  ROX          5         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Sticky bit. Asserts when the Bank B CDR enters coarse mode and remains asserted until the sticky bit is cleared using rx_pr_in_coarse_mode_b_sticky_clear."
generic    2        rx   rx_bit_stat1_pl                  rx_pr_locked_a                                     gcr     001110010  ROX          6         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Asserted when the Bank A CDR is locked."                                                           
generic    2        rx   rx_bit_stat1_pl                  rx_pr_locked_b                                     gcr     001110010  ROX          7         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Asserted when the Bank B CDR is locked."                                                           
generic    2        rx   rx_bit_stat1_pl                  rx_pr_unlocked_a_sticky                            gcr     001110010  ROX          8         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Sticky bit. Asserts when the Bank A CDR becomes unlocked and remains asserted until the sticky bit is cleared using rx_pr_unlocked_a_sticky_clear."
generic    2        rx   rx_bit_stat1_pl                  rx_pr_unlocked_b_sticky                            gcr     001110010  ROX          9         1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Sticky bit. Asserts when the Bank B CDR becomes unlocked and remains asserted until the sticky bit is cleared using rx_pr_unlocked_b_sticky_clear."
generic    2        rx   rx_bit_stat1_pl                  rx_psave_cdrlock_timer_fail_a                      gcr     001110010  ROX          10        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Sticky bit. Asserts when the Bank A CDR is not locked and timer in psave hit done. Remains asserted until the sticky bit is cleared using rx_psave_cdrlock_timer_fail_a_clr"
generic    2        rx   rx_bit_stat1_pl                  rx_psave_cdrlock_timer_fail_b                      gcr     001110010  ROX          11        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Sticky bit. Asserts when the Bank B CDR is not locked and timer in psave hit done. Remains asserted until the sticky bit is cleared using rx_psave_cdrlock_timer_fail_b_clr"
generic    2        rx   rx_bit_stat1_pl                  rx_signal_detect_out                               gcr     001110010  ROX          12        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Circuit signal detect output"                                                                      
generic    2        rx   rx_bit_stat1_pl                  rx_dactt_banka_samplat_data                        gcr     001110010  ROX          13        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Reading what coming out of the samplat for dac test banka"                                         
generic    2        rx   rx_bit_stat1_pl                  rx_dactt_bankb_samplat_data                        gcr     001110010  ROX          14        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Reading what coming out of the samplat for dac test bankb"                                         
generic    2        rx   rx_bit_stat2_pl                  rx_pr_fw_snapshot_a                                gcr     001110011  ROX          0         15       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000000000000000                                                        ioreset    no      na     Register                                           "Periodic snapshot of the Bank A flywheel value."                                                   
generic    2        rx   rx_bit_stat3_pl                  rx_pr_fw_snapshot_b                                gcr     001110100  ROX          0         15       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000000000000000                                                        ioreset    no      na     Register                                           "Periodic snapshot of the Bank B flywheel value."                                                   
generic    2        rx   rx_bit_stat4_pl                  rx_berpl_count                                     gcr     001110101  ROX          0         12       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      000000000000                                                           ioreset    no      na     Register                                           "Number of bit errors counted after BER timer has expired or saturation threshold has been reached. Value is gated to 0 while timer is running and count has not saturated."
generic    2        rx   rx_bit_stat4_pl                  rx_berpl_prbs_seed_done                            gcr     001110101  ROX          12        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates high that the BER PRBS generator has seeded properly"                                    
generic    2        rx   rx_bit_stat4_pl                  rx_berpl_prbs_seed_done_b                          gcr     001110101  ROX          13        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates low that the BER PRBS generator has seeded properly"                                     
generic    2        rx   rx_bit_stat4_pl                  rx_err_trapped                                     gcr     001110101  ROX          14        1        per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates that an error was trapped"                                                               
generic    2        rx   rx_bit_stat5_pl                  rx_error_vec_0_15                                  gcr     001110110  ROX          0         16       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Used to read out bits 0-15 of the error vector. Allows bit position of error to be known after trapping an error."
generic    2        rx   rx_bit_stat6_pl                  rx_error_vec_16_31                                 gcr     001110111  ROX          0         16       per-lane   "ioorc_rx_data_bit_regs"                           slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Used to read out bits 16-31 of the error vector. Allows bit position of error to be known after trapping an error."
generic    2        rx   rx_datasm_cntl1_pl               rx_phy_dl_init_done                                gcr     001111000  RWX          0         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Force init_done output port for this lane to one."                                                 
generic    2        rx   rx_datasm_cntl1_pl               rx_phy_dl_recal_done                               gcr     001111000  RWX          1         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Force recal_done output port for this lane to one."                                                
generic    2        rx   rx_datasm_cntl2_pl               rx_phy_dl_init_done_set                            gcr     001111001  WO_8P        0         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Sets the rx_phy_dl_init_done bit."                                                                 
generic    2        rx   rx_datasm_cntl2_pl               rx_phy_dl_init_done_clr                            gcr     001111001  WO_8P        1         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_phy_dl_init_done bit."                                                               
generic    2        rx   rx_datasm_cntl2_pl               rx_phy_dl_recal_done_set                           gcr     001111001  WO_8P        2         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Sets the rx_phy_dl_recal_done bit."                                                                
generic    2        rx   rx_datasm_cntl2_pl               rx_phy_dl_recal_done_clr                           gcr     001111001  WO_8P        3         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_phy_dl_recal_done bit."                                                              
generic    2        rx   rx_datasm_cntl2_pl               rx_dl_phy_recal_abort_sticky_clr                   gcr     001111001  WO_8P        4         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Clears the rx_dl_phy_recal_abort_sticky sticky bit."                                               
generic    2        rx   rx_datasm_mode1_pl               rx_recal_req_dl_mask                               gcr     001111010  RWX          0         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_recal_req_dl primary inputs from data layer"                                               
generic    2        rx   rx_datasm_mode1_pl               rx_recal_done_dl_mask                              gcr     001111010  RWX          1         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_recal_done_dl primary inputs from data layer"                                              
generic    2        rx   rx_datasm_mode1_pl               rx_run_lane_dl_mask                                gcr     001111010  RWX          2         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_run_lane_dl primary inputs from data layer"                                                
generic    2        rx   rx_datasm_mode1_pl               rx_recal_abort_dl_mask                             gcr     001111010  RWX          3         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_recal_abort_dl primary inputs from data layer"                                             
generic    2        rx   rx_datasm_mode1_pl               rx_init_done_dl_mask                               gcr     001111010  RWX          4         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Mask rx_init_done_dl primary outputs to data layer"                                                
generic    2        rx   rx_datasm_cntl3_pl               rx_psave_req_alt                                   gcr     001111011  RWX          0         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Used by PPE to tell the psave logic to power off or on the Alt lane. "                             
generic    2        rx   rx_datasm_cntl3_pl               rx_psave_sts_alt                                   gcr     001111011  RWX          1         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to tell PPE that psave logic excuted rx_psave_req_alt request."                               
generic    2        rx   rx_datasm_stat1_pl               rx_dl_phy_run_lane                                 gcr     001111100  ROX          0         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Lane is requested to train, actively training, or trained"                                         
generic    2        rx   rx_datasm_stat1_pl               rx_dl_phy_recal_req                                gcr     001111100  ROX          1         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Lane is requested to recalibrate or actively recalibrating"                                        
generic    2        rx   rx_datasm_stat1_pl               rx_dl_phy_recal_abort                              gcr     001111100  ROX          2         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Lane is requested to abort or actively aborting"                                                   
generic    2        rx   rx_datasm_stat1_pl               rx_dl_phy_recal_abort_sticky                       gcr     001111100  ROX          3         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Lane is requested to abort or actively aborting; sticky bit which must be cleared using rx_dl_phy_recal_abort_sticky_clr"
generic    2        rx   rx_datasm_stat1_pl               rx_psave_req_dl                                    gcr     001111100  ROX          4         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Lane is requested to go into power save mode"                                                      
generic    2        rx   rx_datasm_stat1_pl               rx_psave_sts_phy                                   gcr     001111100  ROX          5         1        per-lane   "ioorc_rx_ctl_datasm_pl_regs"                      slow      func      0                                                                      ioreset    no      na     Register                                           "Status of whether or not the lane is in power save mode"                                           
generic    2        rx   rx_spare_mode_pg                 rx_pg_spare_mode_0                                 gcr     100000000  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_spare_mode_pg                 rx_pg_spare_mode_1                                 gcr     100000000  RWX          1         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_spare_mode_pg                 rx_pg_spare_mode_2                                 gcr     100000000  RWX          2         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_spare_mode_pg                 rx_pg_spare_mode_3                                 gcr     100000000  RWX          3         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_spare_mode_pg                 rx_pg_spare_mode_4                                 gcr     100000000  RWX          4         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Chicken Switch for HW219893.  Fix is to prevent the rx_sls_hndshk_state SM and the rx_dyn_recal_hndshk_state SM from ever being allowed to run at the same time.  Setting the CS turns this feature off."
generic    2        rx   rx_ctl_mode1_pg                  rx_clkdist_pdwn                                    gcr     100000001  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Used to disable the rx group clocks and put them into a low power state."                          
generic    2        rx   rx_ctl_mode1_pg                  rx_16to1                                           gcr     100000001  RWX          3         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Select 16to1 mode on 16-wide configurable receivers\n0:(8to1) Put receiver in 8to1 mode\n1:(16to1) Put receiver in 16to1 mode"
generic    2        rx   rx_ctl_mode2_pg                  rx_scope_mode_enable                               gcr     100000010  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable scope mode for amp servo ops and data pipe capture."                                        
generic    2        rx   rx_ctl_mode2_pg                  rx_scope_mode_pipe_skip_count                      gcr     100000010  RWX          1         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Number of data pipe packets to skip in scope mode."                                                
generic    2        rx   rx_ctl_mode2_pg                  rx_scope_mode_sample_mask                          gcr     100000010  RWX          5         7        per-group  "ioorc_rx_ctl_regs"                                slow      func      1000000                                                                ioreset    yes     na     Register                                           "Mask of Alt samples to use in scope mode amp measurements. 1=use the sample, 0=do not use the sample. See workbook for data pipe sample alignment."
generic    2        rx   rx_ctl_mode2_pg                  rx_data_pipe_clr_on_read_mode                      gcr     100000010  RWX          12        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Data pipe capture on read mode.  When set, reading rx_data_pipe_16_31 will automatically capture new data.  Otherwise rx_data_pipe_capture must be written."
generic    2        rx   rx_ctl_mode3_pg                  rx_ctle_filter_depth                               gcr     100000011  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1000                                                                   ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) for ctle servo ops"                                                  
generic    2        rx   rx_ctl_mode3_pg                  rx_ctle_thresh4                                    gcr     100000011  RWX          4         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00101                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when we think the servo has converged (ctle servo ops)"                 
generic    2        rx   rx_ctl_mode3_pg                  rx_ctle_vote_ratio_cfg                             gcr     100000011  RWX          9         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      101                                                                    ioreset    yes     na     Register                                           "Vote Ratio Convergence Limit for ctle servo ops. 000=2:1, 001=4:3, 010=8:7, 011=16:15, 100=32:31, 101=64:63, 110=128:127, 111=disabled."
generic    2        rx   rx_ctl_mode3_pg                  rx_ctle_data_src                                   gcr     100000011  RWX          12        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Known data source for ctle servo ops. 0=Main bank, 1=Alt bank."                                    
generic    2        rx   rx_ctl_mode3_pg                  rx_ctle_format                                     gcr     100000011  RWX          13        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Pipe format to use for ctle servo ops. 0=Format0=Edge samples from 1 quadrant, 1=Format1=Consecutive Edge samples"
generic    2        rx   rx_ctl_mode3_pg                  rx_ctle_vote_win_both                              gcr     100000011  RWX          14        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Record both up and down vote wins during servo ratio convergence to gate convergence. Report vote_both_won as an output as well"
generic    2        rx   rx_ctl_mode4_pg                  rx_amp_filter_depth_inc0                           gcr     100000100  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0001                                                                   ioreset    yes     na     Register                                           "Inc Filter depth (2^filter_depth) during stage0 (amp_meas servo ops).  This is up for Ap measurements and down for An measurements (outward eye direction)."
generic    2        rx   rx_ctl_mode4_pg                  rx_amp_filter_depth_dec0                           gcr     100000100  RWX          4         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0001                                                                   ioreset    yes     na     Register                                           "Dec Filter depth (2^filter_depth) during stage0 (amp_meas servo ops).  This is dow for Ap measurements and up for An measurements (inward eye direction)."
generic    2        rx   rx_ctl_mode4_pg                  rx_amp_filter_depth_inc1                           gcr     100000100  RWX          8         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0001                                                                   ioreset    yes     na     Register                                           "Inc Filter depth (2^filter_depth) during stage1 (amp_meas servo ops).  This is up for Ap measurements and down for An measurements (outward eye direction)."
generic    2        rx   rx_ctl_mode4_pg                  rx_amp_filter_depth_dec1                           gcr     100000100  RWX          12        4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0001                                                                   ioreset    yes     na     Register                                           "Dec Filter depth (2^filter_depth) during stage1 (amp_meas servo ops).  This is dow for Ap measurements and up for An measurements (inward eye direction)."
generic    2        rx   rx_ctl_mode5_pg                  rx_amp_inc_dec_amt0                                gcr     100000101  RWX          0         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      100                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage0 (amp_meas servo ops)"                              
generic    2        rx   rx_ctl_mode5_pg                  rx_amp_thresh1                                     gcr     100000101  RWX          3         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00001                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when to switch to stage1 filtering (amp_meas servo ops)"                
generic    2        rx   rx_ctl_mode5_pg                  rx_amp_inc_dec_amt1                                gcr     100000101  RWX          8         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      011                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage1 (amp_meas servo ops)"                              
generic    2        rx   rx_ctl_mode5_pg                  rx_amp_thresh2                                     gcr     100000101  RWX          11        5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00010                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when to switch to stage2 filtering (amp_meas servo ops)"                
generic    2        rx   rx_ctl_mode6_pg                  rx_amp_inc_dec_amt2                                gcr     100000110  RWX          0         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      010                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage2 (amp_meas servo ops)"                              
generic    2        rx   rx_ctl_mode6_pg                  rx_amp_thresh3                                     gcr     100000110  RWX          3         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00011                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when to switch to stage3 filtering (amp_meas servo ops)"                
generic    2        rx   rx_ctl_mode6_pg                  rx_amp_inc_dec_amt3                                gcr     100000110  RWX          8         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage3 (amp_meas servo ops)"                              
generic    2        rx   rx_ctl_mode6_pg                  rx_amp_thresh4                                     gcr     100000110  RWX          11        5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00111                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when we think the servo has converged (amp_meas servo ops)"             
generic    2        rx   rx_ctl_mode7_pg                  rx_amp_timeout                                     gcr     100000111  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0101                                                                   ioreset    yes     na     Register                                           "Timeout for amp_meas servo ops. (See workbook for timer settings)"                                 
generic    2        rx   rx_ctl_mode7_pg                  rx_loff_timeout                                    gcr     100000111  RWX          4         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0011                                                                   ioreset    yes     na     Register                                           "Timeout for loff servo ops. (See workbook for timer settings)"                                     
generic    2        rx   rx_ctl_mode7_pg                  rx_ctle_timeout                                    gcr     100000111  RWX          8         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0110                                                                   ioreset    yes     na     Register                                           "Timeout for ctle servo ops. (See workbook for timer settings)"                                     
generic    2        rx   rx_ctl_mode7_pg                  rx_lte_timeout                                     gcr     100000111  RWX          12        4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0111                                                                   ioreset    yes     na     Register                                           "Timeout for lte servo ops. (See workbook for timer settings)"                                      
generic    2        rx   rx_ctl_mode8_pg                  rx_bo_time                                         gcr     100001000  RWX          0         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      01000                                                                  ioreset    yes     na     Register                                           "Blackout time for all servo ops. (See workbook for black out timer settings)"                      
generic    2        rx   rx_ctl_mode9_pg                  rx_amp_filter_depth_inc2                           gcr     100001001  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0011                                                                   ioreset    yes     na     Register                                           "Inc Filter depth (2^filter_depth) during stage2 (amp_meas servo ops).  This is up for Ap measurements and down for An measurements (outward eye direction)."
generic    2        rx   rx_ctl_mode9_pg                  rx_amp_filter_depth_dec2                           gcr     100001001  RWX          4         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0010                                                                   ioreset    yes     na     Register                                           "Dec Filter depth (2^filter_depth) during stage2 (amp_meas servo ops).  This is dow for Ap measurements and up for An measurements (inward eye direction)."
generic    2        rx   rx_ctl_mode9_pg                  rx_amp_filter_depth_inc3                           gcr     100001001  RWX          8         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0101                                                                   ioreset    yes     na     Register                                           "Inc Filter depth (2^filter_depth) during stage3 (amp_meas servo ops).  This is up for Ap measurements and down for An measurements (outward eye direction)."
generic    2        rx   rx_ctl_mode9_pg                  rx_amp_filter_depth_dec3                           gcr     100001001  RWX          12        4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0100                                                                   ioreset    yes     na     Register                                           "Dec Filter depth (2^filter_depth) during stage3 (amp_meas servo ops).  This is dow for Ap measurements and up for An measurements (inward eye direction)."
generic    2        rx   rx_ctl_mode10_pg                 rx_lte_filter_depth                                gcr     100001010  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1000                                                                   ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) for lte servo ops"                                                   
generic    2        rx   rx_ctl_mode10_pg                 rx_lte_thresh4                                     gcr     100001010  RWX          4         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00011                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when we think the servo has converged (lte servo ops)"                  
generic    2        rx   rx_ctl_mode10_pg                 rx_lte_vote_ratio_cfg                              gcr     100001010  RWX          9         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      101                                                                    ioreset    yes     na     Register                                           "Vote Ratio Convergence Limit for lte servo ops. 000=2:1, 001=4:3, 010=8:7, 011=16:15, 100=32:31, 101=64:63, 110=128:127, 111=disabled."
generic    2        rx   rx_ctl_mode10_pg                 rx_lte_data_src                                    gcr     100001010  RWX          12        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Known data source for lte servo ops. 0=Main bank, 1=Alt bank."                                     
generic    2        rx   rx_ctl_mode10_pg                 rx_lte_vote_win_both                               gcr     100001010  RWX          13        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Record both up and down vote wins during servo ratio convergence to gate convergence. Report vote_both_won as an output as well"
generic    2        rx   rx_ctl_mode11_pg                 rx_ctl_datasm_clkdist_pdwn                         gcr     100001011  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Used to put addtional rx_ctl_datasm_mac logic into clock off mode"                                 
generic    2        rx   rx_ctl_mode11_pg                 rx_amp_start_val                                   gcr     100001011  RWX          1         8        per-group  "ioorc_rx_ctl_regs"                                slow      func      01010000                                                               ioreset    yes     na     Register                                           "Rx amp start value, used when making amplitude measurements as the starting point"                 
generic    2        rx   rx_ctl_mode12_pg                 rx_iref_clock_dac                                  gcr     100001100  RWX          0         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "Set the common-mode voltage used for tracking by the current controller using a clock circuit based replica circuit.  All settings are valid (none are disabling)."
generic    2        rx   rx_ctl_mode12_pg                 rx_iref_data_dac                                   gcr     100001100  RWX          3         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "Set the common-mode voltage used for tracking by the current for the current controller using a ctle based replica circuit.  All settings are valid (none are disabling)."
generic    2        rx   rx_ctl_mode12_pg                 rx_iref_vset_dac                                   gcr     100001100  RWX          6         2        per-group  "ioorc_rx_ctl_regs"                                slow      func      00                                                                     ioreset    yes     na     Register                                           "Adjust the setpoint of the voltage reference circuits based on the expected VIO voltage setting."  
generic    2        rx   rx_ctl_mode12_pg                 rx_iref_bypass                                     gcr     100001100  RWX          8         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Chicken-switch for bypassing closed loop controller for an open loop bias."                        
generic    2        rx   rx_ctl_mode12_pg                 rx_iref_pdwn_b                                     gcr     100001100  RWX          9         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "RX iref power down control (active low)"                                                           
generic    2        rx   rx_ctl_mode13_pg                 rx_ctle_peak1_filter_ena                           gcr     100001101  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Peak1 Servo: transition filter enable. 0=X (do not care), 1=match t_pat. Bit order is t4,t3,t2,t1 where t4 is the transition between H5 and H4, t3=H4/H3, t2=H3/H2, t1=H2/H1."
generic    2        rx   rx_ctl_mode13_pg                 rx_ctle_peak1_filter_pat                           gcr     100001101  RWX          4         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Peak1 Servo: transition filter pattern. 0=no transition, 1=transition. Bit order is t4,t3,t2,t1 where t4 is the transition between H5 and H4, t3=H4/H3, t2=H3/H2, t1=H2/H1."
generic    2        rx   rx_ctl_mode13_pg                 rx_ctle_peak2_filter_ena                           gcr     100001101  RWX          8         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Peak2 Servo: transition filter enable. 0=X (do not care), 1=match t_pat. Bit order is t4,t3,t2,t1 where t4 is the transition between H5 and H4, t3=H4/H3, t2=H3/H2, t1=H2/H1."
generic    2        rx   rx_ctl_mode13_pg                 rx_ctle_peak2_filter_pat                           gcr     100001101  RWX          12        4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0000                                                                   ioreset    yes     na     Register                                           "Peak2 Servo: transition filter pattern. 0=no transition, 1=transition. Bit order is t4,t3,t2,t1 where t4 is the transition between H5 and H4, t3=H4/H3, t2=H3/H2, t1=H2/H1."
generic    2        rx   rx_ctl_mode14_pg                 rx_loff_livedge_mode                               gcr     100001110  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Controls initial value of accum value for loff vs live edge offset /n0 loff( initial value 0s) /n1 live edge offset (initial value dac value for given latch)"
generic    2        rx   rx_ctl_mode15_pg                 rx_loff_filter_depth0                              gcr     100001111  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0011                                                                   ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) during stage0 (loff servo ops)"                                      
generic    2        rx   rx_ctl_mode15_pg                 rx_loff_filter_depth1                              gcr     100001111  RWX          4         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0011                                                                   ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) during stage1 (loff servo ops)"                                      
generic    2        rx   rx_ctl_mode15_pg                 rx_loff_filter_depth2                              gcr     100001111  RWX          8         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0011                                                                   ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) during stage2 (loff servo ops)"                                      
generic    2        rx   rx_ctl_mode15_pg                 rx_loff_filter_depth3                              gcr     100001111  RWX          12        4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0100                                                                   ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) during stage3 (loff servo ops)"                                      
generic    2        rx   rx_ctl_mode16_pg                 rx_loff_inc_dec_amt0                               gcr     100010000  RWX          0         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      100                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage0 (loff servo ops)"                                  
generic    2        rx   rx_ctl_mode16_pg                 rx_loff_thresh1                                    gcr     100010000  RWX          3         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00001                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when to switch to stage1 (loff servo ops)"                              
generic    2        rx   rx_ctl_mode16_pg                 rx_loff_inc_dec_amt1                               gcr     100010000  RWX          8         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      010                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage1 (loff servo ops)"                                  
generic    2        rx   rx_ctl_mode16_pg                 rx_loff_thresh2                                    gcr     100010000  RWX          11        5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00010                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when to switch to stage2 (loff servo ops)"                              
generic    2        rx   rx_ctl_mode17_pg                 rx_loff_inc_dec_amt2                               gcr     100010001  RWX          0         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      010                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage2 (loff servo ops)"                                  
generic    2        rx   rx_ctl_mode17_pg                 rx_loff_thresh3                                    gcr     100010001  RWX          3         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00011                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when to switch to stage3 (loff servo ops)"                              
generic    2        rx   rx_ctl_mode17_pg                 rx_loff_inc_dec_amt3                               gcr     100010001  RWX          8         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      000                                                                    ioreset    yes     na     Register                                           "Amount (2^inc_dec_amt) to step by during stage3 (loff servo ops)"                                  
generic    2        rx   rx_ctl_mode17_pg                 rx_loff_thresh4                                    gcr     100010001  RWX          11        5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00111                                                                  ioreset    yes     na     Register                                           "Value used as threshold of when we think the servo has converged (loff servo ops)"                 
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_gain_hist_bias_thresh                       gcr     100010010  RWX          0         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00011                                                                  ioreset    yes     na     Register                                           "Threshold for history bias counter to take votes for lte gain servo op"                            
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_gain_n1_samples                             gcr     100010010  RWX          5         2        per-group  "ioorc_rx_ctl_regs"                                slow      func      11                                                                     ioreset    yes     na     Register                                           "Samples in N1 period for lte gain servo op.  00=4, 01=8, 10=12, 11=16."                            
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_gain_n1_bias_thresh                         gcr     100010010  RWX          7         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0010                                                                   ioreset    yes     na     Register                                           "Threshold for sample bias to take votes for lte gain servo op"                                     
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_gain_history_bias_dis                       gcr     100010010  RWX          11        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When 1, the history bias is ignored for LTE gain voting and thus the rx_lte_gain_hist_bias_thresh has no effect. At least one of the history bias or sample bias must be enabled."
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_gain_sample_bias_dis                        gcr     100010010  RWX          12        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When 1, the sample bias is ignored for LTE gain voting and thus the rx_lte_gain_n1_samples and rx_lte_gain_n1_bias_thresh have no effect. When 0, the sample bias behavior is controlled by rx_lte_gain_sample_bias_mode. At least one of the history bias or sample bias must be enabled."
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_gain_sample_bias_mode                       gcr     100010010  RWX          13        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "When 0, require abs(sample_bias) >= rx_lte_gain_n1_bias_thresh and sample bias sign is matched. When 1, require abs(sample_bias) <= rx_lte_gain_n1_bias_thresh and sample bias sign is ignored. Can only be 1 when both rx_lte_gain_sample_bias_dis=0 and rx_lte_gain_hist_bias_dis=0."
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_converge_up_enable                          gcr     100010010  RWX          14        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "LTE Gain or Zero Servo: 1=Enable convergence on an upward direction change. (Default is to allow convergence on an upward change for lte.)"
generic    2        rx   rx_ctl_mode18_pg                 rx_lte_converge_down_enable                        gcr     100010010  RWX          15        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "LTE Gain or Zero Servo: 1=Enable convergence on an downward direction change. (Default is to allow convergence on an upward change for lte.)"
generic    2        rx   rx_ctl_mode19_pg                 rx_lte_zero_hist_bias_thresh                       gcr     100010011  RWX          0         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00011                                                                  ioreset    yes     na     Register                                           "Threshold for history bias counter to take votes for lte zero servo op"                            
generic    2        rx   rx_ctl_mode19_pg                 rx_lte_zero_n1_samples                             gcr     100010011  RWX          5         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Samples in N1 period for lte zero servo op.  0=8, 1=16."                                           
generic    2        rx   rx_ctl_mode19_pg                 rx_lte_zero_n1_bias_thresh                         gcr     100010011  RWX          6         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0010                                                                   ioreset    yes     na     Register                                           "Threshold for sample bias to take votes for lte zero servo op"                                     
generic    2        rx   rx_ctl_mode19_pg                 rx_lte_zero_n2_samples                             gcr     100010011  RWX          10        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Samples in N2 period (actually vote on at end of N1) for lte zero servo op.  0=4, 1=8."            
generic    2        rx   rx_ctl_mode20_pg                 rx_amp_hyst_start                                  gcr     100010100  RWX          0         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00101                                                                  ioreset    yes     na     Register                                           "Direction change count to start tracking hysteresis. Hysteresis is checked over thresh4-hyst_start direction changes. hyst_start must be >thresh3 and <thresh4; idealy want thresh3+2 <= hyst_start <= thresh4-2.  (amp_meas servo ops)"
generic    2        rx   rx_ctl_mode20_pg                 rx_loff_hyst_start                                 gcr     100010100  RWX          5         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00101                                                                  ioreset    yes     na     Register                                           "Direction change count to start tracking hysteresis. Hysteresis is checked over thresh4-hyst_start direction changes. hyst_start must be >thresh3 and <thresh4; idealy want thresh3+2 <= hyst_start <= thresh4-2.  (loff servo ops) default loff, eoff set in ppe code"
generic    2        rx   rx_ctl_mode21_pg                 rx_servo_status_error_en                           gcr     100010101  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1111                                                                   ioreset    yes     na     Register                                           "Defines which of the servo status errors are enabled. 0=disabled, 1=enabled. See workbook for bit definitions. bit[0]=servo_result_at_max, bit[1]=servo_result_at_min, bit[2]=servo_timeout, bit[3]=servo_decode_invalid"
generic    2        rx   rx_ctl_mode22_pg                 rx_qpa_filter_depth                                gcr     100010110  RWX          0         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      01010                                                                  ioreset    yes     na     Register                                           "Filter depth (2^filter_depth) for qpa servo ops. Max implemented value is 19 and is capped there"  
generic    2        rx   rx_ctl_mode22_pg                 rx_qpa_timeout                                     gcr     100010110  RWX          5         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1010                                                                   ioreset    yes     na     Register                                           "Timeout for qpa servo ops at 4M default covers 256K filter at 10 steps (See workbook for timer settings)"
generic    2        rx   rx_ctl_mode22_pg                 rx_qpa_vote_ratio_cfg                              gcr     100010110  RWX          9         3        per-group  "ioorc_rx_ctl_regs"                                slow      func      100                                                                    ioreset    yes     na     Register                                           "Vote Ratio Convergence Limit for qpa servo ops. 00=Invalid setting, 01=4:3, 10=8:7, 11=16:15."     
generic    2        rx   rx_ctl_mode22_pg                 rx_qpa_servo_thresh4                               gcr     100010110  RWX          12        2        per-group  "ioorc_rx_ctl_regs"                                slow      func      11                                                                     ioreset    yes     na     Register                                           "Servo direction change convergence limit. Primarily intended to allow for one set of up/down votes and end on the next down vote if the closeness ratio doesnt end it sooner."
generic    2        rx   rx_ctl_mode22_pg                 rx_qpa_vote_win_both                               gcr     100010110  RWX          14        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Record both up and down vote wins during servo ratio convergence to gate convergence. Report vote_both_won as an output as well"
generic    2        rx   rx_ctl_mode23_pg                 rx_ctle_peak1_h_sel                                gcr     100010111  RWX          0         2        per-group  "ioorc_rx_ctl_regs"                                slow      func      00                                                                     ioreset    yes     na     Register                                           "Peak1 Servo: HX select for ZFE compare.  00=H2, 01=H3, 10=H4, 11=H5."                              
generic    2        rx   rx_ctl_mode23_pg                 rx_ctle_peak2_h_sel                                gcr     100010111  RWX          2         2        per-group  "ioorc_rx_ctl_regs"                                slow      func      10                                                                     ioreset    yes     na     Register                                           "Peak2 Servo: HX select for ZFE compare.  00=H2, 01=H3, 10=H4, 11=H5."                              
generic    2        rx   rx_ctl_mode23_pg                 rx_ctle_peak1_invalid_lock_en                      gcr     100010111  RWX          4         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Peak1 Servo: 1=Enable invalid_lock nudge votes; 0=ignore invalid_lock detection."                  
generic    2        rx   rx_ctl_mode23_pg                 rx_ctle_peak2_invalid_lock_en                      gcr     100010111  RWX          5         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Peak2 Servo: 1=Enable invalid_lock nudge votes; 0=ignore invalid_lock detection."                  
generic    2        rx   rx_ctl_mode23_pg                 rx_ctle_converge_up_enable                         gcr     100010111  RWX          6         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Peak1 or 2 Servo: 1=Enable convergence on an upward direction change. (Default is to NOT allow convergence on an upward change for ctle.)"
generic    2        rx   rx_ctl_mode23_pg                 rx_ctle_converge_down_enable                       gcr     100010111  RWX          7         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Peak1 or 2 Servo: 1=Enable convergence on an downward direction change. (Default is to allow convergence on an upward change for ctle.)"
generic    2        rx   rx_ctl_mode24_pg                 rx_ctle_peak1_invalid_lock_thresh_inc              gcr     100011000  RWX          0         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0010                                                                   ioreset    yes     na     Register                                           "Peak1 Servo: Vote INC on invalid_lock when peak1 <= invalid_lock_thresh_inc and invalid_lock_en=1."
generic    2        rx   rx_ctl_mode24_pg                 rx_ctle_peak1_invalid_lock_thresh_dec              gcr     100011000  RWX          4         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1101                                                                   ioreset    yes     na     Register                                           "Peak1 Servo: Vote DEC on invalid_lock when peak1 >= invalid_lock_thresh_dec and invalid_lock_en=1."
generic    2        rx   rx_ctl_mode24_pg                 rx_ctle_peak2_invalid_lock_thresh_inc              gcr     100011000  RWX          8         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      0010                                                                   ioreset    yes     na     Register                                           "Peak2 Servo: Vote INC on invalid_lock when peak2 <= invalid_lock_thresh_inc and invalid_lock_en=1."
generic    2        rx   rx_ctl_mode24_pg                 rx_ctle_peak2_invalid_lock_thresh_dec              gcr     100011000  RWX          12        4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1101                                                                   ioreset    yes     na     Register                                           "Peak2 Servo: Vote DEC on invalid_lock when peak2 >= invalid_lock_thresh_dec and invalid_lock_en=1."
generic    2        rx   rx_ctl_cntl1_pg                  rx_ber_en                                          gcr     100100000  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Diagnostic Bit Error Rate (BER) error checking enable control. When 1 enables error checking. When 0 the error checking is disabled. This control enables the BER timer and there is a separate control to enable the per-lane error counters."
generic    2        rx   rx_ctl_cntl1_pg                  rx_ber_timer_sel                                   gcr     100100000  RWX          1         4        per-group  "ioorc_rx_ctl_regs"                                slow      func      1010                                                                   ioreset    yes     na     Register                                           "Diag BER Timer saturation select. Selects the timer value that will saturate and freeze the timer. These values count slow cycles. \n0000:(2tothe29th) 2^29\n0001:(2tothe27th) 2^27\n0010:(2tothe25th) 2^25\n0011:(2tothe23rd) 2^23\n0100:(2tothe21st) 2^21\n0101:(2tothe19th) 2^19\n0110:(2tothe17th) 2^17\n0111:(2tothe15th) 2^15\n1000:(2tothe13th) 2^13\n1001:(2tothe11th) 2^11\n1010:(2tothe9th) 2^9\n1011:(2tothe8th) 2^8\n1100:(2tothe7th) 2^7\n1101:(2tothe6th) 2^6\n1110:(2tothe5th) 2^5\n1111:(2tothe4th) 2^4"
generic    2        rx   rx_ctl_cntl2_pg                  rx_amp_servo_restore_dac                           gcr     100100001  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "When set, amp measurement servo ops will restore the intial latch_dac value at the end of the servo op; when cleared, they will leave the last value in the latch.Default is 1, need clear values"
generic    2        rx   rx_ctl_cntl2_pg                  rx_loff_servo_restore_dac                          gcr     100100001  RWX          1         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When set, loff servo ops will restore the intial latch_dac value at the end of the servo op; when cleared, they will leave the last value in the latch."
generic    2        rx   rx_ctl_cntl2_pg                  rx_servo_disable_result                            gcr     100100001  RWX          2         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When set, servo ops will not push results into the result queue. When cleared, servo ops will push results into the result queue."
generic    2        rx   rx_ctl_cntl2_pg                  rx_cal_lane_pg_phy_gcrmsg                          gcr     100100001  RWX          3         5        per-group  "ioorc_rx_ctl_regs"                                slow      func      00000                                                                  ioreset    yes     na     Register                                           "Encoded calibration lane in relation to the local, physical group."                                
generic    2        rx   rx_ctl_cntl2_pg                  rx_amp_servo_mask_h0                               gcr     100100001  RWX          8         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      1                                                                      ioreset    yes     na     Register                                           "Pattern filter value for the H0 bit.  A value of 1 looks at the current sample for the pattern filter (default), while a value of 0 ignores it.  This can be used to approximate a latch offset style servo using an amp servo."
generic    2        rx   rx_ctl_cntl2_pg                  rx_amp_servo_vote_bias_inc                         gcr     100100001  RWX          9         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When set, the servo accumulator counts any single inc vote in a given data pipe packet as a vote to inc over any number of dec votes in the same packet.  For Ap measurements (H0 filter=1) this is a bias up, and for An measurements (H0 filter=0) this is a bias down."
generic    2        rx   rx_ctl_cntl2_pg                  rx_amp_servo_vote_bias_dec                         gcr     100100001  RWX          10        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When set, the servo accumulator counts any single dec vote in a given data pipe packet as a vote to dec over any number of inc votes in the same packet.  For Ap measurements (H0 filter=1) this is a bias down, and for An measurements (H0 filter=0) this is a bias up."
generic    2        rx   rx_ctl_cntl2_pg                  rx_servo_reverse_latch_dac                         gcr     100100001  RWX          11        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "When set, servo ops (Amp/Loff) which read/write the latch DACs will have the latch dac values reversed (a ones complement negation); when cleared, the latch dacs values are treated normally (not reversed)."
generic    2        rx   rx_ctl_cntl3_pg                  rx_clr_par_errs                                    gcr     100100010  RWX          14        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Clear All RX Parity Error Latches\nToggle this field 0->1->0 to clear all RX parity error latches."
generic    2        rx   rx_ctl_cntl3_pg                  rx_fir_reset                                       gcr     100100010  RWX          15        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "FIR Reset\nToggle this field 0->1->0 to reset all RX FIR related latches including the isolation and parity error latches."
generic    2        rx   rx_ctl_cntl5_pg                  rx_pervasive_capt                                  gcr     100100100  RWX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "This bit latches glb_ctl and jtag_bndy pervasive signals in iocrc_pervasive_capt when set high. RO reg bit rx_prvcpt_change_det goes high when latched values differ from pervasive inputs."
generic    2        rx   rx_ctl_cntl5_pg                  tc_bist_shared_ovrd                                gcr     100100100  RWX          1         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to bypass while loop for rxbist /n 0 off /n 1 if on"                                          
generic    2        rx   rx_ctl_cntl5_pg                  tc_bist_opcg_go_ovrd                               gcr     100100100  RWX          2         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to bypass opcg start signal /n 0 off /n 1 if on"                                              
generic    2        rx   rx_ctl_cntl5_pg                  tc_bist_code_go                                    gcr     100100100  RWX          3         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to exit the while loop that is last chance to change setting before bist is run"              
generic    2        rx   rx_ctl_cntl5_pg                  system_manu_sel                                    gcr     100100100  RWX          4         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      ioreset    yes     na     Register                                           "Choice between settings for manufacturing or system for the bist checks /n0 = system /n1 = DFT "   
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_ctl_regs                             gcr     100100101  ROX          0         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group RXCTL Registers."                           
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_datasm_regs                          gcr     100100101  ROX          1         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group Data SM Registers."                         
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_datasm_regrw                         gcr     100100101  ROX          2         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group Data SM GCR Send Message State Machine."    
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_gcr_arb_sm                           gcr     100100101  ROX          3         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group GCR ARB SM."                                
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_psave_sm                          gcr     100100101  ROX          4         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group RX PSAVE State Machine."                    
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_servo_main_sm                     gcr     100100101  ROX          5         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group Main Servo State Machine."                  
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_servo_amp_sm                      gcr     100100101  ROX          6         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group Amp Servo State Machine."                   
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_servo_loff_sm                     gcr     100100101  ROX          7         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group Loff Servo State Machine."                  
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_servo_ctle_sm                     gcr     100100101  ROX          8         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group CTLE Servo State Machine."                  
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_servo_lte_sm                      gcr     100100101  ROX          9         1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group LTE Servo State Machine."                   
generic    2        rx   rx_fir1_pg                       rx_pg_fir_err_rx_servo_quad_sm                     gcr     100100101  ROX          10        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "IOTK ALIAS: Parity Error has occurred in the per-group Quad Servo State Machine."                  
generic    2        rx   rx_fir1_pg                       rx_pl_fir_err                                      gcr     100100101  ROX          11        1        per-group  "ioorc_rx_ctl_regs"                                slow      func      0                                                                      fir_reset  no      na     Register                                           "Summary bit indicating an RX per-lane register or state machine parity error has occurred in one or more lanes. The rx_fir_pl register from each lane should be read to isolate to a particular piece of logic. There is no mechanism to determine which lane had the fault without reading FIR status from each lane."
generic    2        rx   rx_fir1_mask_pg                  rx_pg_fir1_errs_mask                               gcr     100100110  RWX          0         12       per-group  "ioorc_rx_ctl_regs"                                slow      func      000000000000                                                           ioreset    yes     na     Register                                           "FIR mask for register or state machine parity checkers in per-group RX logic. A value of 1 masks the error from generating a FIR error.\nBit0: (mask_pg_regs) RXCTL Register Parity Error Mask.\nBit1: Reserved.\nBit2: Reserved.\nBit3: (mask_gcrs_ld_sm) RXCTL GCR Load State Machine Parity Error Mask.\nBit4: (mask_gcrs_unld_sm) RXCTL GCR Unload State Machine Parity Error Mask.\nBit5: (mask_snd_msg_sm) RXCTL Send Message Parity Error Mask.\nBit6: (mask_main_init_sm) RXCTL Main Init SM Parity Error Mask.\nBit7: (mask_wtm_sm) RXCTL Wiretest Main SM Parity Error Mask."
generic    2        rx   rx_fir1_error_inject_pg          rx_pg_fir1_err_inj                                 gcr     100100111  RWX          0         11       per-group  "ioorc_rx_ctl_regs"                                slow      func      00000000000                                                            fir_reset  yes     na     Register                                           "RX Per-Group Parity Error Injection\nAllows injection of non-destructive parity errors in either register or statemachine latch banks. The register or state value is not affected.\n0: No parity error being injected.\n1: Causes a parity flip in the specific parity checker.\nBit0: (inj_pg_regs) RXCTL Register Parity Error Inject.\nBit1: Reserved.\nBit2: Reserved.\nBit3: (inj_gcrs_ld_sm) RXCTL GCR Load State Machine Parity Error Inject.\nBit4: (inj_gcrs_unld_sm) RXCTL GCR Unload State Machine Parity Error Inject.\nBit5: (inj_snd_msg_sm) RXCTL Send Message Parity Error Inject.\nBit6: (inj_main_init_sm) RXCTL Main Init SM Parity Error Inject).\nBit7: (inj_wtm_sm) RXCTL Wiretest Main SM Parity Error Inject.\nBit8: (inj_wtr_sm) RXCTL Wiretest RX SM Parity Error Inject.\nBit9: (inj_wtl_sm) RXCTL Wiretest Lane SM Parity Error Inject.\nBit10: (inj_rpr_sm) RXCTL Repair SM Parity Error Inject.\nBit11: (inj_eyeopt_sm) RXCTL Eyeopt SM Parity Error Inject.\nBit12: (inj_dsm_sm) RXCTL Deskew SM Parity Error Inject.\nBit13: (inj_rxdsm_sm) RXCTL RX Deskew SM Parity Error Inject."
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_0                          gcr     100110000  RWX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_1                          gcr     100110000  RWX          1         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_2                          gcr     100110000  RWX          2         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_3                          gcr     100110000  RWX          3         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_4                          gcr     100110000  RWX          4         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_5                          gcr     100110000  RWX          5         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_6                          gcr     100110000  RWX          6         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_spare_mode_pg          rx_pg_datasm_spare_mode_7                          gcr     100110000  RWX          7         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Per-group spare mode latch."                                                                       
generic    2        rx   rx_datasm_cntl1_pg               rx_data_pipe_capture                               gcr     100110001  WO_8P        4         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Data pipe capture clear pulse. When written to a 1 it will capture and freeze new data pipe data." 
generic    2        rx   rx_datasm_cntl1_pg               rx_reset_servo_status                              gcr     100110001  WO_8P        5         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Servo Status clear pulse. When written to a 1 it will clear the rx_servo_status0/1 register allowing a new error status to be captured."
generic    2        rx   rx_datasm_cntl1_pg               rx_ber_reset                                       gcr     100110001  WO_8P        6         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Diag BER reset pulse. When written to a 1 it will clear both the error counter and timer and allow the timer to run again, counting new errors"
generic    2        rx   rx_datasm_cntl2_pg               rx_servo_op_queue0                                 gcr     100110010  WO_8P        0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Servo Operation code queue for non-amp (general) operations. A write to this register, pushes to the queue."
generic    2        rx   rx_datasm_cntl3_pg               rx_servo_op_queue1                                 gcr     100110011  WO_8P        0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Servo Operation code queue for amp operations. A write to this register, pushes to the queue."     
generic    2        rx   rx_datasm_cntl4_pg               rx_clear_servo_queues                              gcr     100110100  WO_8P        0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Servo Queue Clear pulse. When written to a 1 it will clear both the Servo Op and Servo Result queues. Can check the space in the queues to know when it is complete."
generic    2        rx   rx_datasm_cntl5_pg               rx_psave_fence_req_dl_io_0_15                      gcr     100110101  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to fence off Psave_req that comes form the DL to Phy.  Lane 0 to 15. /n0 fence is down /n1 fence is up"
generic    2        rx   rx_datasm_cntl6_pg               rx_psave_fence_req_dl_io_16_23                     gcr     100110110  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to fence off Psave_req that comes form the DL to Phy.  Lane 16 to 23. /n0 fence is down /n1 fence is up"
generic    2        rx   rx_datasm_cntl7_pg               rx_psave_fence_sts_io_dl_0_15                      gcr     100110111  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to fence off Psave_sts that comes form the Phy to DL.  Lane 0 to 15. /n0 fence is down /n1 fence is up"
generic    2        rx   rx_datasm_cntl8_pg               rx_psave_fence_sts_io_dl_16_23                     gcr     100111000  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to fence off Psave_sts that comes form the Phy to DL.  Lane 16 to 23. /n0 fence is down /n1 fence is up"
generic    2        rx   rx_datasm_cntl9_pg               rx_psave_force_req_0_15_0                          gcr     100111001  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 0.  Lane 0 to 15. Used with rx_psave_force_sts_0_15"
generic    2        rx   rx_datasm_cnt10_pg               rx_psave_force_req_16_23_0                         gcr     100111010  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 0.  Lane 16 to 23. Used with rx_psave_force_sts_16_23"
generic    2        rx   rx_datasm_cnt11_pg               rx_psave_force_sts_0_15                            gcr     100111011  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to force Psave_sts value to Phy psave logic will get pass on to dl.  Lane 0 to 15. Used with rx_psave_force_req_0_15"
generic    2        rx   rx_datasm_cnt12_pg               rx_psave_force_sts_16_23                           gcr     100111100  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to force Psave_sts value to Phy psave logic will get pass on to dl.  Lane 16 to 23. Used with rx_psave_force_req_16_23"
generic    2        rx   rx_datasm_cnt13_pg               rx_psave_disable_sm                                gcr     100111101  RWX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to force the psave logic state machince to stay in ideal."                                    
generic    2        rx   rx_datasm_cnt13_pg               rx_psave_sync_main_alt                             gcr     100111101  RWX          1         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to force the psave logic state machince to powerdown the alt bank that correspondence with DL req or power it up"
generic    2        rx   rx_datasm_cnt13_pg               rx_psave_cdr_lock_ovrd                             gcr     100111101  RWX          2         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to force the psave logic to not wait on cdr lock.  /n0 wait on cdr lock /n1 override wait"    
generic    2        rx   rx_datasm_cnt14_pg               rx_psave_fw_val0_sel                               gcr     100111110  RWX          0         5        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000                                                                  ioreset    yes     na     Register                                           "Used to program the 24 to 1 mux for link 0 logic to select which lane provide flywheel cource value"
generic    2        rx   rx_datasm_cnt14_pg               rx_psave_fw_val1_sel                               gcr     100111110  RWX          5         5        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000                                                                  ioreset    yes     na     Register                                           "Used to program the 24 to 1 mux for link 1 logic to select which lane provide flywheel cource value"
generic    2        rx   rx_datasm_cnt14_pg               rx_psave_fw_val2_sel                               gcr     100111110  RWX          10        5        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000                                                                  ioreset    yes     na     Register                                           "Used to program the 24 to 1 mux for link 2 logic to select which lane provide flywheel cource value"
generic    2        rx   rx_datasm_cnt15_pg               rx_psave_fw_val3_sel                               gcr     100111111  RWX          0         5        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000                                                                  ioreset    yes     na     Register                                           "Used to program the 24 to 1 mux for link 3 logic to select which lane provide flywheel cource value"
generic    2        rx   rx_datasm_cnt16_pg               rx_psave_subset0                                   gcr     101000000  RWX          0         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      000000                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control default should always be 0s. ONLY 0 BIT OUT 6 CAN BE SET"
generic    2        rx   rx_datasm_cnt16_pg               rx_psave_subset1                                   gcr     101000000  RWX          6         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      001000                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control to powerdown 1st powerup 5th. ONLY 1 BIT OUT 6 CAN BE SET AND 1 BIT MUST BE WHAT WAS SET IN REG RX_PSAVE_SUBSET0"
generic    2        rx   rx_datasm_cnt17_pg               rx_psave_subset2                                   gcr     101000001  RWX          0         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      001001                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control to powerdown 2nd powerup 4th. ONLY 2 BIT OUT 6 CAN BE SET AND 2 BIT MUST BE WHAT WAS SET IN REG RX_PSAVE_SUBSET0 AND RX_PSAVE_SUBSET1"
generic    2        rx   rx_datasm_cnt17_pg               rx_psave_subset3                                   gcr     101000001  RWX          6         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      001011                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control to powerdown 3rd powerup 3th. ONLY 3 BIT OUT 6 CAN BE SET AND 3 BIT MUST BE WHAT WAS SET IN REG RX_PSAVE_SUBSET0,RX_PSAVE_SUBSET1,RX_PSAVE_SUBSET2"
generic    2        rx   rx_datasm_cnt18_pg               rx_psave_subset4                                   gcr     101000010  RWX          0         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      001111                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control to powerdown 4th powerup 2th. ONLY 4 BIT OUT 6 CAN BE SET AND 4 BIT MUST BE WHAT WAS SET IN REG RX_PSAVE_SUBSET0, RX_PSAVE_SUBSET1,RX_PSAVE_SUBSET2, AND ,RX_PSAVE_SUBSET3"
generic    2        rx   rx_datasm_cnt18_pg               rx_psave_subset5                                   gcr     101000010  RWX          6         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      011111                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control to powerdown 5th powerup 1th. ONLY 5 BIT OUT 6 CAN BE SET AND 5 BIT MUST BE WHAT WAS SET IN REG RX_PSAVE_SUBSET0,RX_PSAVE_SUBSET1,RX_PSAVE_SUBSET2,RX_PSAVE_SUBSET3, AND ,RX_PSAVE_SUBSET4"
generic    2        rx   rx_datasm_cnt19_pg               rx_psave_subset6                                   gcr     101000011  RWX          0         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      111111                                                                 ioreset    yes     na     Register                                           "Used to tell psave logic which sub-step of rx_a/b_bank_control to powerdown 6th powerup 0th. ONLY 6 BIT OUT 6 CAN BE SET AND 5 BIT MUST BE WHAT WAS SET IN REG RX_PSAVE_SUBSET0,RX_PSAVE_SUBSET1,RX_PSAVE_SUBSET2,RX_PSAVE_SUBSET3, AND ,RX_PSAVE_SUBSET4"
generic    2        rx   rx_datasm_cnt20_pg               rx_psave_time                                      gcr     101000100  RWX          0         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      011001                                                                 ioreset    yes     na     Register                                           "Used to program amount of time between rx_a/b_bank_control bits being applied.  See workbook psave section for programming amount"
generic    2        rx   rx_datasm_cnt20_pg               rx_psave_fifo_time                                 gcr     101000100  RWX          6         6        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      000000                                                                 ioreset    yes     na     Register                                           "Used to program amount of time we will wait before starting powerup, this is to give tx fifo init time to finish. See workbook psave section for programming amount"
generic    2        rx   rx_datasm_cnt20_pg               rx_psave_timer_double_mode                         gcr     101000100  RWX          13        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to program psave timer to align across 16to1 and 32to1 ser by UI.  Or if need double the timer amount. (DEPRECATED)"
generic    2        rx   rx_datasm_cnt20_pg               rx_psave_fifo_timer_double_mode                    gcr     101000100  RWX          14        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to program psave timer to align across 16to1 and 32to1 ser by UI.  Or if need double the timer amount. (DEPRECATED)"
generic    2        rx   rx_datasm_cnt20_pg               rx_psave_fw_valid_bypass                           gcr     101000100  RWX          15        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to bypass state in psave sm waiting on snapshot valid to come back"                           
generic    2        rx   rx_datasm_cnt21_pg               rx_io_pb_nv_iobist_reset                           gcr     101000101  RWX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Resets the link layer checker before we run link layer check /n0 = check /n1 = reset "             
generic    2        rx   rx_datasm_cnt22_pg               rx_ctle_gain_check_en                              gcr     101000110  RWX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the ctle gain check used in rx_funcbist /n0 = off /n1 = on "                                
generic    2        rx   rx_datasm_cnt22_pg               rx_latchoff_check_en                               gcr     101000110  RWX          1         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the latchoff  check used in rx_funcbist /n0 = off /n1 = on "                                
generic    2        rx   rx_datasm_cnt22_pg               rx_eoff_check_en                                   gcr     101000110  RWX          2         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the eoff check used in funcbist /n0 = off /n1 = on "                                        
generic    2        rx   rx_datasm_cnt22_pg               rx_eoff_poff_check_en                              gcr     101000110  RWX          3         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the eoff poff delta check used in funcbist /n0 = off /n1 = on "                             
generic    2        rx   rx_datasm_cnt22_pg               rx_ctle_peak1_check_en                             gcr     101000110  RWX          4         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the ctle peak1  check used in funcbist /n0 = off /n1 = on "                                 
generic    2        rx   rx_datasm_cnt22_pg               rx_ctle_peak2_check_en                             gcr     101000110  RWX          5         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the ctle peak2  check used in funcbist /n0 = off /n1 = on "                                 
generic    2        rx   rx_datasm_cnt22_pg               rx_lte_gain_check_en                               gcr     101000110  RWX          6         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the lte gain  check used in funcbist /n0 = off /n1 = on "                                   
generic    2        rx   rx_datasm_cnt22_pg               rx_lte_zero_check_en                               gcr     101000110  RWX          7         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the lte zero  check used in funcbist /n0 = off /n1 = on "                                   
generic    2        rx   rx_datasm_cnt22_pg               rx_bank_sync_check_en                              gcr     101000110  RWX          8         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable bank sync check used in funcbist /n0 = off /n1 = on "                                       
generic    2        rx   rx_datasm_cnt22_pg               rx_quad_phase_check_en                             gcr     101000110  RWX          9         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable quad phase  check used in funcbist /n0 = off /n1 = on "                                     
generic    2        rx   rx_datasm_cnt22_pg               rx_dfe_h1_check_en                                 gcr     101000110  RWX          10        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the dfe h1  check used in funcbist /n0 = off /n1 = on "                                     
generic    2        rx   rx_datasm_cnt22_pg               rx_dfe_check_en                                    gcr     101000110  RWX          11        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the dfe  check used in funcbist /n0 = off /n1 = on "                                        
generic    2        rx   rx_datasm_cnt22_pg               rx_ddc_check_en                                    gcr     101000110  RWX          12        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the dcc  check used in  funcbist /n0 = off /n1 = on "                                       
generic    2        rx   rx_datasm_cnt22_pg               rx_pr_ber_check_en                                 gcr     101000110  RWX          13        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the phase rotator with ber check used in  funcbist /n0 = off /n1 = on "                     
generic    2        rx   rx_datasm_cnt22_pg               rx_link_layer_check_en                             gcr     101000110  RWX          14        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the link layer check used in funcbist /n0 = off /n1 = on "                                  
generic    2        rx   rx_datasm_cnt22_pg               rx_dac_test_check_en                               gcr     101000110  RWX          15        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable the dac test in ppe code, stand alone test /n0 = off /n1 = on "                             
generic    2        rx   rx_datasm_cnt23_pg               rx_a_lane_fail_0_15                                gcr     101000111  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates that a lane on bank A has failed checks inside PPE code lane 0 to 15"                    
generic    2        rx   rx_datasm_cnt24_pg               rx_a_lane_fail_16_23                               gcr     101001000  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates that a lane on bank A has failed checks inside PPE code lane 16 to 23"                   
generic    2        rx   rx_datasm_cnt25_pg               rx_b_lane_fail_0_15                                gcr     101001001  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates that a lane on bank B has failed checks inside PPE code lane 0 to 15"                    
generic    2        rx   rx_datasm_cnt26_pg               rx_b_lane_fail_16_23                               gcr     101001010  RWX          8         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates that a lane on bank B has failed checks inside PPE code lane 16 to 23"                   
generic    2        rx   rx_datasm_cnt27_pg               rx_a_lane_done_0_15                                gcr     101001011  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates that a lane on bank A 0-15 is done with checks and eye opt"                              
generic    2        rx   rx_datasm_cnt28_pg               rx_a_lane_done_16_23                               gcr     101001100  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates that a lane on bank A 16-23 is done with checks and eye opt"                             
generic    2        rx   rx_datasm_cnt29_pg               rx_b_lane_done_0_15                                gcr     101001101  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates that a lane on bank B 0-15 is done with checks and eye opt"                              
generic    2        rx   rx_datasm_cnt30_pg               rx_b_lane_done_16_23                               gcr     101001110  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates that a lane on bank B 16-23 is done with checks and eye opt"                             
generic    2        rx   rx_datasm_cnt32_pg               rx_psave_force_req_0_15_1                          gcr     101010000  RWX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 1.  Lane 0 to 15. Used with rx_psave_force_sts_0_15"
generic    2        rx   rx_datasm_cnt33_pg               rx_psave_force_req_16_23_1                         gcr     101010001  RWX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    yes     na     Register                                           "Used to force Psave_req value to Phy psave logic to 1.  Lane 16 to 23. Used with rx_psave_force_sts_16_23"
generic    2        rx   rx_datasm_stat1_pg               rx_ber_timer_running                               gcr     101010010  ROX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Diag BER error counter running indicator."                                                         
generic    2        rx   rx_datasm_stat1_pg               rx_pb_io_nv_iobist_prbs_error                      gcr     101010010  ROX          1         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Link Layer test has an error"                                                                      
generic    2        rx   rx_datasm_stat1_pg               rx_syncclk_muxsel_dc                               gcr     101010010  ROX          2         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Show what the status of synclk_muxsel signal is"                                                   
generic    2        rx   rx_datasm_stat1_pg               tc_opcg_iobist_go                                  gcr     101010010  ROX          3         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Capture the tc_opcp_iobist go from opcg engine"                                                    
generic    2        rx   rx_datasm_stat1_pg               tc_shared_pin_dc                                   gcr     101010010  ROX          4         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Capture the tc_ce0_iot, what value is shared testpin"                                              
generic    2        rx   rx_datasm_stat2_pg               rx_lte_dir_chg_cnt                                 gcr     101010011  ROX          0         5        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000                                                                  ioreset    no      na     Register                                           "Direction change count from last run lte servo op"                                                 
generic    2        rx   rx_datasm_stat2_pg               rx_lte_vote_diff                                   gcr     101010011  ROX          5         11       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000000                                                            ioreset    no      na     Register                                           "Vote differential (up-down) from last filtered vote of last run lte servo op"                      
generic    2        rx   rx_datasm_stat4_pg               rx_data_pipe_main_0_15                             gcr     101010101  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Data pipe captured main data output bits 0-15."                                                    
generic    2        rx   rx_datasm_stat5_pg               rx_data_pipe_main_16_31                            gcr     101010110  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Data pipe captured main data output bits 16-31."                                                   
generic    2        rx   rx_datasm_stat6_pg               rx_servo_status0                                   gcr     101010111  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Per Group servo status. See workbook for bit definitions. bits 0-15 are the servo op captured."    
generic    2        rx   rx_datasm_stat7_pg               rx_servo_status1                                   gcr     101011000  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Per Group servo status. See workbook for bit definitions. bit 5 is the valid bit, bit 6 is the servo result at max indicator, bit 7 is the servo result at min indicator, bit 8 is the timeout indicator, bit 9 is the invalid servo indicator, bits 10-14 are the captured lane, and bit 15 is the servo op format (queue)."
generic    2        rx   rx_datasm_stat8_pg               rx_scan_p_0_15                                     gcr     101011001  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "RX boundary scan ovservation : P  0 to 15"                                                         
generic    2        rx   rx_datasm_stat9_pg               rx_scan_p_16_23                                    gcr     101011010  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "RX boundary scan ovservation : P 16 to 23"                                                         
generic    2        rx   rx_datasm_stat9_pg               rx_scan_n_16_23                                    gcr     101011010  ROX          8         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "RX boundary scan ovservation : N 16 to 23"                                                         
generic    2        rx   rx_datasm_stat10_pg              rx_scan_n_0_15                                     gcr     101011011  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "RX boundary scan ovservation : N  0 to 15"                                                         
generic    2        rx   rx_datasm_stat11_pg              rx_servo_result_queue                              gcr     101011100  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Servo Op result queue. A read from this register pops from the queue."                             
generic    2        rx   rx_datasm_stat12_pg              rx_servo_op_queue_empty                            gcr     101011101  ROX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Empty indicator for the rx_servo_op_queue"                                                         
generic    2        rx   rx_datasm_stat12_pg              rx_servo_op_queue_full                             gcr     101011101  ROX          1         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Full indicator for the rx_servo_op_queue"                                                          
generic    2        rx   rx_datasm_stat12_pg              rx_servo_op_queue_empty_space                      gcr     101011101  ROX          4         4        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000                                                                   ioreset    no      na     Register                                           "Empty space in the rx_servo_op_queue"                                                              
generic    2        rx   rx_datasm_stat12_pg              rx_servo_result_queue_empty                        gcr     101011101  ROX          8         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Empty indicator for the rx_servo_result_queue"                                                     
generic    2        rx   rx_datasm_stat12_pg              rx_servo_result_queue_full                         gcr     101011101  ROX          9         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Full indicator for the rx_servo_result_queue"                                                      
generic    2        rx   rx_datasm_stat12_pg              rx_servo_result_queue_full_space                   gcr     101011101  ROX          12        4        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000                                                                   ioreset    no      na     Register                                           "Number of results in the rx_servo_result_queue"                                                    
generic    2        rx   rx_datasm_stat13_pg              rx_any_init_req_or_reset                           gcr     101011110  ROX          0         1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Asserted if any lane is asserting an unserviced dl_phy_run_lane (an init_req) or if any lane unasserts dl_phy_run_lane after training is done (an init_reset)"
generic    2        rx   rx_datasm_stat13_pg              rx_iref_paritychk_clock                            gcr     101011110  ROX          11        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Iref control clock parity observation bits"                                                        
generic    2        rx   rx_datasm_stat13_pg              rx_iref_paritychk_data                             gcr     101011110  ROX          12        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Iref control data parity observation bits"                                                         
generic    2        rx   rx_datasm_stat13_pg              rx_prvcpt_change_det                               gcr     101011110  ROX          15        1        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0                                                                      ioreset    no      na     Register                                           "Read only bit that signals when a change has been detected in the captured pervasive signals in iocrc_pervasive_capt"
generic    2        rx   rx_datasm_stat14_pg              rx_amp_hyst_max                                    gcr     101011111  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Hysteresis high value from last run amp_meas servo op"                                             
generic    2        rx   rx_datasm_stat15_pg              rx_amp_hyst_min                                    gcr     101100000  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Hysteresis low value from last run amp_meas servo op"                                              
generic    2        rx   rx_datasm_stat16_pg              rx_ctle_dir_chg_cnt                                gcr     101100001  ROX          0         5        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000                                                                  ioreset    no      na     Register                                           "Direction change count from last run ctle servo op"                                                
generic    2        rx   rx_datasm_stat16_pg              rx_ctle_vote_diff                                  gcr     101100001  ROX          5         11       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000000                                                            ioreset    no      na     Register                                           "Vote differential (up-down) from last filtered vote of last run ctle servo op"                     
generic    2        rx   rx_datasm_stat17_pg              rx_loff_hyst_max                                   gcr     101100010  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Hysteresis high value from last run loff_adj servo op"                                             
generic    2        rx   rx_datasm_stat18_pg              rx_loff_hyst_min                                   gcr     101100011  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Hysteresis low value from last run loff_adj servo op"                                              
generic    2        rx   rx_datasm_stat19_pg              rx_dl_phy_run_lane_0_15                            gcr     101100100  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Status of rx_dl_phy_run_lane for given lanes"                                                      
generic    2        rx   rx_datasm_stat20_pg              rx_dl_phy_run_lane_16_23                           gcr     101100101  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Status of rx_dl_phy_run_lane for given lanes"                                                      
generic    2        rx   rx_datasm_stat21_pg              rx_dl_phy_recal_req_0_15                           gcr     101100110  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Status of rx_dl_phy_recal_req for given lanes"                                                     
generic    2        rx   rx_datasm_stat22_pg              rx_dl_phy_recal_req_16_23                          gcr     101100111  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Status of rx_dl_phy_recal_req for given lanes"                                                     
generic    2        rx   rx_datasm_stat23_pg              rx_data_pipe_alt_0_7                               gcr     101101000  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Data pipe captured alt data output bits 0-7."                                                      
generic    2        rx   rx_datasm_stat24_pg              rx_psave_req_dl_0_15_sts                           gcr     101101001  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Status of rx_psave_req form dl for given lanes 0 to 15"                                            
generic    2        rx   rx_datasm_stat25_pg              rx_psave_req_dl_16_23_sts                          gcr     101101010  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Status of rx_psave_req form dl for given lanes 16 to 23"                                           
generic    2        rx   rx_datasm_stat26_pg              rx_psave_sts_phy_0_15_sts                          gcr     101101011  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Status of rx_psave_req form dl for given lanes 0 to 15"                                            
generic    2        rx   rx_datasm_stat27_pg              rx_psave_sts_phy_16_23_sts                         gcr     101101100  ROX          0         8        per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000                                                               ioreset    no      na     Register                                           "Status of rx_psave_req form dl for given lanes 16 to 23"                                           
generic    2        rx   rx_datasm_stat28_pg              rx_qpa_vote_diff                                   gcr     101101101  ROX          0         11       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      00000000000                                                            ioreset    no      na     Register                                           "Vote differential (up-down) from last filtered vote of last run QPA servo op. Under VTAL servo this contains the early/late vote differential up to +/- 2^10-1 (overflows are reported as -1)"
generic    2        rx   rx_datasm_stat29_pg              rx_vtal_early_result                               gcr     101101110  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "VTAL servo early vote count. See servo definition: This is either a sum of a single quadrant or all quadrants together. Also the servo result value will reflect the difference between these: <-2>: for late < early; <+1>: for late > early"
generic    2        rx   rx_datasm_stat30_pg              rx_vtal_late_result                                gcr     101101111  ROX          0         16       per-group  "ioorc_rx_ctl_datasm_regs"                         slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "VTAL servo late vote count.  See servo definition: This is either a sum of a single quadrant or all quadrants together. Also the servo result value will reflect the difference between these as <-2>: for late < early; <+1>: for late > early"
generic    2        rx   zcal_fir_reset_pb                zcal_clr_par_errs                                  gcr     111110000  RWX          14        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "Clear All ZCAL Parity Error Latches\nToggle this field 0->1->0 to clear all ZCAL parity error latches."
generic    2        rx   zcal_fir_reset_pb                zcal_fir_reset                                     gcr     111110000  RWX          15        1        per-bus    "ioorc_tx_impcal_regs"                             slow      func      0                                                                      ioreset    yes     na     Register                                           "FIR Reset\nToggle this field 0->1->0 to reset all ZCAL FIR related latches including the isolation and parity error latches."
generic    2        rx   zcal_fir_pb                      zcal_fir_errs                                      gcr     111110001  ROX          0         2        per-bus    "ioorc_tx_impcal_regs"                             slow      func      00                                                                     fir_reset  no      na     Register                                           "A ZCAL Register or State Machine Parity Error has occurred."                                       
generic    2        rx   zcal_fir_mask_pb                 zcal_fir_errs_mask                                 gcr     111110010  RWX          0         2        per-bus    "ioorc_tx_impcal_regs"                             slow      func      00                                                                     fir_reset  no      na     Register                                           "Mask for A ZCAL Register or State Machine Parity Error."                                           
generic    2        rx   zcal_fir_error_inject_pb         zcal_fir_err_inj                                   gcr     111110011  RWX          0         2        per-bus    "ioorc_tx_impcal_regs"                             slow      func      00                                                                     fir_reset  no      na     Register                                           "Error Inject for A ZCAL Register or State Machine Parity Error."                                   
generic    2        rx   scom_mode_pb                     gcr_test_mode                                      scom    000100110  RWX          0         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     "Normal SCOM Mode Reg"                             "GCR Test Mode\nPut register logic into GCR Test Mode which allows all RW registers to be read and written by diagnostic code to verify all register acccesses. This mode gates off both logic inputs to the registers as well as the outputs from the logic. The outputs are gated to their scanflush value."
generic    2        rx   scom_mode_pb                     scom_mode_pb_reserved1                             scom    000100110  RWX          1         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     "Normal SCOM Mode Reg"                             "Reserved"                                                                                          
generic    2        rx   scom_mode_pb                     ioreset_hard_bus0                                  scom    000100110  RWX          2         8        per-bus    "dummy_vhdl"                                       slow      func      00000000                                                               none       no      na     "Normal SCOM Mode Reg"                             "IO Unit-Level Hard Reset \n10000000:(tx_impcntl) TX Impedance Control \n01000000:(obus0) obus0 \n00100000:(obus1) obus1 \n00010000:(omi0) omi0 \n00001000:(omi1) omi1 \n00000100:(unused1) unused1 \n00000010:(unused2) unused2 \n00000001:(unused3) unused3"
generic    2        rx   scom_mode_pb                     scom_mode_pb_spares1                               scom    000100110  RWX          10        22       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000                                                 ioreset    yes     na     "Normal SCOM Mode Reg"                             "SCOM Mode Reg Spares."                                                                             
generic    2        rx   scom_ppe_xcr_none                scom_ppe_xcr_none_0_63                             scom    000010000  WO           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_xcr_sprg0               scom_ppe_xcr_sprg0_0_63                            scom    000010001  WO           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_ir_sprg0                scom_ppe_ir_sprg0_0_63                             scom    000010010  WO           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_xsr_sprg0               scom_ppe_xsr_sprg0_0_63                            scom    000010011  RW           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_ir_edr                  scom_ppe_ir_edr_0_63                               scom    000010100  RO           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_xsr_iar                 scom_ppe_xsr_iar_0_63                              scom    000010101  RO           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_srr0_lr                 scom_ppe_srr0_lr_0_63                              scom    000011111  RW           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_mem_arb_scr             scom_ppe_mem_arb_scr_0_63                          scom    000001010  RW           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_mem_arb_csar            scom_ppe_mem_arb_csar_0_63                         scom    000001101  RW           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_mem_arb_csdr            scom_ppe_mem_arb_csdr_0_63                         scom    000001110  RW           0         64       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000000000000000000000000000000000000000000000000000       ioreset    no      na     "Normal SCOM Mode Reg"                             "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    scom_ppe_ioreset                                   scom    000100000  RW           0         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    scom_ppe_pdwn                                      scom    000100000  RW           1         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    scom_ppe_arb_ecc_inject_err                        scom    000100000  RW           2         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    scom_ppe_interleaving                              scom    000100000  RW           3         2        per-bus    "dummy_vhdl"                                       slow      func      01                                                                     ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register: SRAM External Interleaving. 00 = None; 01 = 2:1; 10 = 4:1; 11 = Invalid/Reserved."   
generic    2        rx   scom_ppe_cntl                    ppe_io_valid_async_dly                             scom    000100000  RW           5         3        per-bus    "dummy_vhdl"                                       slow      func      000                                                                    ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    io_ppe_done_async_dly                              scom    000100000  RW           8         3        per-bus    "dummy_vhdl"                                       slow      func      000                                                                    ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    ppe_sourced_hang_pulse_en                          scom    000100000  RW           11        1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register used to enable the backup hang pulse, n/0 using prev hang pulse n/1 using IO ppe hang pulse"
generic    2        rx   scom_ppe_cntl                    ppe_io_valid_dly_chkn                              scom    000100000  RW           12        1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    io_ppe_done_dly_chkn                               scom    000100000  RW           13        1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    mmio_echo_chkn                                     scom    000100000  RW           14        1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_cntl                    scom_ppe_spares                                    scom    000100000  RW           15        9        per-bus    "dummy_vhdl"                                       slow      func      000000000                                                              ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_work_reg1               scom_ppe_work1                                     scom    000100001  RW           0         32       per-bus    "dummy_vhdl"                                       slow      func      00000000000000000000000000000000                                       ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_work_reg2               scom_ppe_work2                                     scom    000100010  RW           0         32       per-bus    "dummy_vhdl"                                       slow      func      00000000000000000000000000000000                                       ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_flags_reg               scom_ppe_flags                                     scom    000100011  RW           0         16       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_flags_set_reg           scom_ppe_flags_set                                 scom    000100100  WO_8P        0         16       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_flags_clr_reg           scom_ppe_flags_clr                                 scom    000100101  WO_8P        0         16       per-bus    "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_func                    eol_slow_toggle                                    scom    000100111  RW           0         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_func                    eol_fast_toggle                                    scom    000100111  RW           1         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_func                    ppe_interrupt                                      scom    000100111  RW           2         1        per-bus    "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_func                    ppe_func_spares                                    scom    000100111  RW           3         13       per-bus    "dummy_vhdl"                                       slow      func      0000000000000                                                          ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE Register"                                                                                      
generic    2        rx   scom_ppe_fir_reg                 scom_ppe_fir                                       scom    000101000  RW           0         8        per-bus    "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE FIR Register - This is the unmasked values. The mask is only applied on the data sent to the scomfir."
generic    2        rx   scom_ppe_fir_set_reg             scom_ppe_fir_set                                   scom    000101001  WO_8P        0         8        per-bus    "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE FIR Set Register"                                                                              
generic    2        rx   scom_ppe_fir_clr_reg             scom_ppe_fir_clr                                   scom    000101010  WO_8P        0         8        per-bus    "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE FIR Clear Register"                                                                            
generic    2        rx   scom_ppe_fir_mask_reg            scom_ppe_fir_mask                                  scom    000101011  RW           0         8        per-bus    "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     "Normal SCOM Mode Reg in PPE Macro"                "PPE FIR Mask Register. The mask is only applied on the data sent to the scomfir."                  

ENDSECTION
