;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Rx_1__0__MASK EQU 0x10
Rx_1__0__PC EQU CYREG_PRT12_PC4
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 4
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x10
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 4
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Tx_1__0__MASK EQU 0x20
Tx_1__0__PC EQU CYREG_PRT12_PC5
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 5
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x20
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 5
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB13_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB13_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

; ZeroGasOut
ZeroGasOut__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
ZeroGasOut__0__MASK EQU 0x08
ZeroGasOut__0__PC EQU CYREG_PRT4_PC3
ZeroGasOut__0__PORT EQU 4
ZeroGasOut__0__SHIFT EQU 3
ZeroGasOut__AG EQU CYREG_PRT4_AG
ZeroGasOut__AMUX EQU CYREG_PRT4_AMUX
ZeroGasOut__BIE EQU CYREG_PRT4_BIE
ZeroGasOut__BIT_MASK EQU CYREG_PRT4_BIT_MASK
ZeroGasOut__BYP EQU CYREG_PRT4_BYP
ZeroGasOut__CTL EQU CYREG_PRT4_CTL
ZeroGasOut__DM0 EQU CYREG_PRT4_DM0
ZeroGasOut__DM1 EQU CYREG_PRT4_DM1
ZeroGasOut__DM2 EQU CYREG_PRT4_DM2
ZeroGasOut__DR EQU CYREG_PRT4_DR
ZeroGasOut__INP_DIS EQU CYREG_PRT4_INP_DIS
ZeroGasOut__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
ZeroGasOut__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
ZeroGasOut__LCD_EN EQU CYREG_PRT4_LCD_EN
ZeroGasOut__MASK EQU 0x08
ZeroGasOut__PORT EQU 4
ZeroGasOut__PRT EQU CYREG_PRT4_PRT
ZeroGasOut__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
ZeroGasOut__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
ZeroGasOut__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
ZeroGasOut__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
ZeroGasOut__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
ZeroGasOut__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
ZeroGasOut__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
ZeroGasOut__PS EQU CYREG_PRT4_PS
ZeroGasOut__SHIFT EQU 3
ZeroGasOut__SLW EQU CYREG_PRT4_SLW

; Switch_1_Control
Switch_1_Control__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Switch_1_Control__0__MASK EQU 0x40
Switch_1_Control__0__PC EQU CYREG_PRT1_PC6
Switch_1_Control__0__PORT EQU 1
Switch_1_Control__0__SHIFT EQU 6
Switch_1_Control__AG EQU CYREG_PRT1_AG
Switch_1_Control__AMUX EQU CYREG_PRT1_AMUX
Switch_1_Control__BIE EQU CYREG_PRT1_BIE
Switch_1_Control__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Switch_1_Control__BYP EQU CYREG_PRT1_BYP
Switch_1_Control__CTL EQU CYREG_PRT1_CTL
Switch_1_Control__DM0 EQU CYREG_PRT1_DM0
Switch_1_Control__DM1 EQU CYREG_PRT1_DM1
Switch_1_Control__DM2 EQU CYREG_PRT1_DM2
Switch_1_Control__DR EQU CYREG_PRT1_DR
Switch_1_Control__INP_DIS EQU CYREG_PRT1_INP_DIS
Switch_1_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Switch_1_Control__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Switch_1_Control__LCD_EN EQU CYREG_PRT1_LCD_EN
Switch_1_Control__MASK EQU 0x40
Switch_1_Control__PORT EQU 1
Switch_1_Control__PRT EQU CYREG_PRT1_PRT
Switch_1_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Switch_1_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Switch_1_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Switch_1_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Switch_1_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Switch_1_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Switch_1_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Switch_1_Control__PS EQU CYREG_PRT1_PS
Switch_1_Control__SHIFT EQU 6
Switch_1_Control__SLW EQU CYREG_PRT1_SLW

; Switch_2_Control
Switch_2_Control__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Switch_2_Control__0__MASK EQU 0x80
Switch_2_Control__0__PC EQU CYREG_PRT1_PC7
Switch_2_Control__0__PORT EQU 1
Switch_2_Control__0__SHIFT EQU 7
Switch_2_Control__AG EQU CYREG_PRT1_AG
Switch_2_Control__AMUX EQU CYREG_PRT1_AMUX
Switch_2_Control__BIE EQU CYREG_PRT1_BIE
Switch_2_Control__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Switch_2_Control__BYP EQU CYREG_PRT1_BYP
Switch_2_Control__CTL EQU CYREG_PRT1_CTL
Switch_2_Control__DM0 EQU CYREG_PRT1_DM0
Switch_2_Control__DM1 EQU CYREG_PRT1_DM1
Switch_2_Control__DM2 EQU CYREG_PRT1_DM2
Switch_2_Control__DR EQU CYREG_PRT1_DR
Switch_2_Control__INP_DIS EQU CYREG_PRT1_INP_DIS
Switch_2_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Switch_2_Control__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Switch_2_Control__LCD_EN EQU CYREG_PRT1_LCD_EN
Switch_2_Control__MASK EQU 0x80
Switch_2_Control__PORT EQU 1
Switch_2_Control__PRT EQU CYREG_PRT1_PRT
Switch_2_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Switch_2_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Switch_2_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Switch_2_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Switch_2_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Switch_2_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Switch_2_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Switch_2_Control__PS EQU CYREG_PRT1_PS
Switch_2_Control__SHIFT EQU 7
Switch_2_Control__SLW EQU CYREG_PRT1_SLW

; Switch_3_Control
Switch_3_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
Switch_3_Control__0__MASK EQU 0x01
Switch_3_Control__0__PC EQU CYREG_PRT5_PC0
Switch_3_Control__0__PORT EQU 5
Switch_3_Control__0__SHIFT EQU 0
Switch_3_Control__AG EQU CYREG_PRT5_AG
Switch_3_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_3_Control__BIE EQU CYREG_PRT5_BIE
Switch_3_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_3_Control__BYP EQU CYREG_PRT5_BYP
Switch_3_Control__CTL EQU CYREG_PRT5_CTL
Switch_3_Control__DM0 EQU CYREG_PRT5_DM0
Switch_3_Control__DM1 EQU CYREG_PRT5_DM1
Switch_3_Control__DM2 EQU CYREG_PRT5_DM2
Switch_3_Control__DR EQU CYREG_PRT5_DR
Switch_3_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_3_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_3_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_3_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_3_Control__MASK EQU 0x01
Switch_3_Control__PORT EQU 5
Switch_3_Control__PRT EQU CYREG_PRT5_PRT
Switch_3_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_3_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_3_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_3_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_3_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_3_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_3_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_3_Control__PS EQU CYREG_PRT5_PS
Switch_3_Control__SHIFT EQU 0
Switch_3_Control__SLW EQU CYREG_PRT5_SLW

; Switch_4_Control
Switch_4_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
Switch_4_Control__0__MASK EQU 0x02
Switch_4_Control__0__PC EQU CYREG_PRT5_PC1
Switch_4_Control__0__PORT EQU 5
Switch_4_Control__0__SHIFT EQU 1
Switch_4_Control__AG EQU CYREG_PRT5_AG
Switch_4_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_4_Control__BIE EQU CYREG_PRT5_BIE
Switch_4_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_4_Control__BYP EQU CYREG_PRT5_BYP
Switch_4_Control__CTL EQU CYREG_PRT5_CTL
Switch_4_Control__DM0 EQU CYREG_PRT5_DM0
Switch_4_Control__DM1 EQU CYREG_PRT5_DM1
Switch_4_Control__DM2 EQU CYREG_PRT5_DM2
Switch_4_Control__DR EQU CYREG_PRT5_DR
Switch_4_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_4_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_4_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_4_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_4_Control__MASK EQU 0x02
Switch_4_Control__PORT EQU 5
Switch_4_Control__PRT EQU CYREG_PRT5_PRT
Switch_4_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_4_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_4_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_4_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_4_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_4_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_4_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_4_Control__PS EQU CYREG_PRT5_PS
Switch_4_Control__SHIFT EQU 1
Switch_4_Control__SLW EQU CYREG_PRT5_SLW

; Switch_5_Control
Switch_5_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
Switch_5_Control__0__MASK EQU 0x04
Switch_5_Control__0__PC EQU CYREG_PRT5_PC2
Switch_5_Control__0__PORT EQU 5
Switch_5_Control__0__SHIFT EQU 2
Switch_5_Control__AG EQU CYREG_PRT5_AG
Switch_5_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_5_Control__BIE EQU CYREG_PRT5_BIE
Switch_5_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_5_Control__BYP EQU CYREG_PRT5_BYP
Switch_5_Control__CTL EQU CYREG_PRT5_CTL
Switch_5_Control__DM0 EQU CYREG_PRT5_DM0
Switch_5_Control__DM1 EQU CYREG_PRT5_DM1
Switch_5_Control__DM2 EQU CYREG_PRT5_DM2
Switch_5_Control__DR EQU CYREG_PRT5_DR
Switch_5_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_5_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_5_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_5_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_5_Control__MASK EQU 0x04
Switch_5_Control__PORT EQU 5
Switch_5_Control__PRT EQU CYREG_PRT5_PRT
Switch_5_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_5_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_5_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_5_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_5_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_5_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_5_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_5_Control__PS EQU CYREG_PRT5_PS
Switch_5_Control__SHIFT EQU 2
Switch_5_Control__SLW EQU CYREG_PRT5_SLW

; Switch_6_Control
Switch_6_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Switch_6_Control__0__MASK EQU 0x08
Switch_6_Control__0__PC EQU CYREG_PRT5_PC3
Switch_6_Control__0__PORT EQU 5
Switch_6_Control__0__SHIFT EQU 3
Switch_6_Control__AG EQU CYREG_PRT5_AG
Switch_6_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_6_Control__BIE EQU CYREG_PRT5_BIE
Switch_6_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_6_Control__BYP EQU CYREG_PRT5_BYP
Switch_6_Control__CTL EQU CYREG_PRT5_CTL
Switch_6_Control__DM0 EQU CYREG_PRT5_DM0
Switch_6_Control__DM1 EQU CYREG_PRT5_DM1
Switch_6_Control__DM2 EQU CYREG_PRT5_DM2
Switch_6_Control__DR EQU CYREG_PRT5_DR
Switch_6_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_6_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_6_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_6_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_6_Control__MASK EQU 0x08
Switch_6_Control__PORT EQU 5
Switch_6_Control__PRT EQU CYREG_PRT5_PRT
Switch_6_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_6_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_6_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_6_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_6_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_6_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_6_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_6_Control__PS EQU CYREG_PRT5_PS
Switch_6_Control__SHIFT EQU 3
Switch_6_Control__SLW EQU CYREG_PRT5_SLW

; Switch_7_Control
Switch_7_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
Switch_7_Control__0__MASK EQU 0x10
Switch_7_Control__0__PC EQU CYREG_PRT5_PC4
Switch_7_Control__0__PORT EQU 5
Switch_7_Control__0__SHIFT EQU 4
Switch_7_Control__AG EQU CYREG_PRT5_AG
Switch_7_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_7_Control__BIE EQU CYREG_PRT5_BIE
Switch_7_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_7_Control__BYP EQU CYREG_PRT5_BYP
Switch_7_Control__CTL EQU CYREG_PRT5_CTL
Switch_7_Control__DM0 EQU CYREG_PRT5_DM0
Switch_7_Control__DM1 EQU CYREG_PRT5_DM1
Switch_7_Control__DM2 EQU CYREG_PRT5_DM2
Switch_7_Control__DR EQU CYREG_PRT5_DR
Switch_7_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_7_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_7_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_7_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_7_Control__MASK EQU 0x10
Switch_7_Control__PORT EQU 5
Switch_7_Control__PRT EQU CYREG_PRT5_PRT
Switch_7_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_7_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_7_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_7_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_7_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_7_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_7_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_7_Control__PS EQU CYREG_PRT5_PS
Switch_7_Control__SHIFT EQU 4
Switch_7_Control__SLW EQU CYREG_PRT5_SLW

; Switch_8_Control
Switch_8_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
Switch_8_Control__0__MASK EQU 0x20
Switch_8_Control__0__PC EQU CYREG_PRT5_PC5
Switch_8_Control__0__PORT EQU 5
Switch_8_Control__0__SHIFT EQU 5
Switch_8_Control__AG EQU CYREG_PRT5_AG
Switch_8_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_8_Control__BIE EQU CYREG_PRT5_BIE
Switch_8_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_8_Control__BYP EQU CYREG_PRT5_BYP
Switch_8_Control__CTL EQU CYREG_PRT5_CTL
Switch_8_Control__DM0 EQU CYREG_PRT5_DM0
Switch_8_Control__DM1 EQU CYREG_PRT5_DM1
Switch_8_Control__DM2 EQU CYREG_PRT5_DM2
Switch_8_Control__DR EQU CYREG_PRT5_DR
Switch_8_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_8_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_8_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_8_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_8_Control__MASK EQU 0x20
Switch_8_Control__PORT EQU 5
Switch_8_Control__PRT EQU CYREG_PRT5_PRT
Switch_8_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_8_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_8_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_8_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_8_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_8_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_8_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_8_Control__PS EQU CYREG_PRT5_PS
Switch_8_Control__SHIFT EQU 5
Switch_8_Control__SLW EQU CYREG_PRT5_SLW

; Switch_9_Control
Switch_9_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Switch_9_Control__0__MASK EQU 0x40
Switch_9_Control__0__PC EQU CYREG_PRT5_PC6
Switch_9_Control__0__PORT EQU 5
Switch_9_Control__0__SHIFT EQU 6
Switch_9_Control__AG EQU CYREG_PRT5_AG
Switch_9_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_9_Control__BIE EQU CYREG_PRT5_BIE
Switch_9_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_9_Control__BYP EQU CYREG_PRT5_BYP
Switch_9_Control__CTL EQU CYREG_PRT5_CTL
Switch_9_Control__DM0 EQU CYREG_PRT5_DM0
Switch_9_Control__DM1 EQU CYREG_PRT5_DM1
Switch_9_Control__DM2 EQU CYREG_PRT5_DM2
Switch_9_Control__DR EQU CYREG_PRT5_DR
Switch_9_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_9_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_9_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_9_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_9_Control__MASK EQU 0x40
Switch_9_Control__PORT EQU 5
Switch_9_Control__PRT EQU CYREG_PRT5_PRT
Switch_9_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_9_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_9_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_9_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_9_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_9_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_9_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_9_Control__PS EQU CYREG_PRT5_PS
Switch_9_Control__SHIFT EQU 6
Switch_9_Control__SLW EQU CYREG_PRT5_SLW

; Switch_10_Control
Switch_10_Control__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
Switch_10_Control__0__MASK EQU 0x80
Switch_10_Control__0__PC EQU CYREG_PRT5_PC7
Switch_10_Control__0__PORT EQU 5
Switch_10_Control__0__SHIFT EQU 7
Switch_10_Control__AG EQU CYREG_PRT5_AG
Switch_10_Control__AMUX EQU CYREG_PRT5_AMUX
Switch_10_Control__BIE EQU CYREG_PRT5_BIE
Switch_10_Control__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Switch_10_Control__BYP EQU CYREG_PRT5_BYP
Switch_10_Control__CTL EQU CYREG_PRT5_CTL
Switch_10_Control__DM0 EQU CYREG_PRT5_DM0
Switch_10_Control__DM1 EQU CYREG_PRT5_DM1
Switch_10_Control__DM2 EQU CYREG_PRT5_DM2
Switch_10_Control__DR EQU CYREG_PRT5_DR
Switch_10_Control__INP_DIS EQU CYREG_PRT5_INP_DIS
Switch_10_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Switch_10_Control__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Switch_10_Control__LCD_EN EQU CYREG_PRT5_LCD_EN
Switch_10_Control__MASK EQU 0x80
Switch_10_Control__PORT EQU 5
Switch_10_Control__PRT EQU CYREG_PRT5_PRT
Switch_10_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Switch_10_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Switch_10_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Switch_10_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Switch_10_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Switch_10_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Switch_10_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Switch_10_Control__PS EQU CYREG_PRT5_PS
Switch_10_Control__SHIFT EQU 7
Switch_10_Control__SLW EQU CYREG_PRT5_SLW

; Switch_11_Control
Switch_11_Control__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
Switch_11_Control__0__MASK EQU 0x40
Switch_11_Control__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
Switch_11_Control__0__PORT EQU 15
Switch_11_Control__0__SHIFT EQU 6
Switch_11_Control__AG EQU CYREG_PRT15_AG
Switch_11_Control__AMUX EQU CYREG_PRT15_AMUX
Switch_11_Control__BIE EQU CYREG_PRT15_BIE
Switch_11_Control__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Switch_11_Control__BYP EQU CYREG_PRT15_BYP
Switch_11_Control__CTL EQU CYREG_PRT15_CTL
Switch_11_Control__DM0 EQU CYREG_PRT15_DM0
Switch_11_Control__DM1 EQU CYREG_PRT15_DM1
Switch_11_Control__DM2 EQU CYREG_PRT15_DM2
Switch_11_Control__DR EQU CYREG_PRT15_DR
Switch_11_Control__INP_DIS EQU CYREG_PRT15_INP_DIS
Switch_11_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Switch_11_Control__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Switch_11_Control__LCD_EN EQU CYREG_PRT15_LCD_EN
Switch_11_Control__MASK EQU 0x40
Switch_11_Control__PORT EQU 15
Switch_11_Control__PRT EQU CYREG_PRT15_PRT
Switch_11_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Switch_11_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Switch_11_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Switch_11_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Switch_11_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Switch_11_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Switch_11_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Switch_11_Control__PS EQU CYREG_PRT15_PS
Switch_11_Control__SHIFT EQU 6
Switch_11_Control__SLW EQU CYREG_PRT15_SLW

; Switch_12_Control
Switch_12_Control__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
Switch_12_Control__0__MASK EQU 0x80
Switch_12_Control__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
Switch_12_Control__0__PORT EQU 15
Switch_12_Control__0__SHIFT EQU 7
Switch_12_Control__AG EQU CYREG_PRT15_AG
Switch_12_Control__AMUX EQU CYREG_PRT15_AMUX
Switch_12_Control__BIE EQU CYREG_PRT15_BIE
Switch_12_Control__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Switch_12_Control__BYP EQU CYREG_PRT15_BYP
Switch_12_Control__CTL EQU CYREG_PRT15_CTL
Switch_12_Control__DM0 EQU CYREG_PRT15_DM0
Switch_12_Control__DM1 EQU CYREG_PRT15_DM1
Switch_12_Control__DM2 EQU CYREG_PRT15_DM2
Switch_12_Control__DR EQU CYREG_PRT15_DR
Switch_12_Control__INP_DIS EQU CYREG_PRT15_INP_DIS
Switch_12_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Switch_12_Control__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Switch_12_Control__LCD_EN EQU CYREG_PRT15_LCD_EN
Switch_12_Control__MASK EQU 0x80
Switch_12_Control__PORT EQU 15
Switch_12_Control__PRT EQU CYREG_PRT15_PRT
Switch_12_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Switch_12_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Switch_12_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Switch_12_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Switch_12_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Switch_12_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Switch_12_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Switch_12_Control__PS EQU CYREG_PRT15_PS
Switch_12_Control__SHIFT EQU 7
Switch_12_Control__SLW EQU CYREG_PRT15_SLW

; Switch_13_Control
Switch_13_Control__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Switch_13_Control__0__MASK EQU 0x01
Switch_13_Control__0__PC EQU CYREG_PRT3_PC0
Switch_13_Control__0__PORT EQU 3
Switch_13_Control__0__SHIFT EQU 0
Switch_13_Control__AG EQU CYREG_PRT3_AG
Switch_13_Control__AMUX EQU CYREG_PRT3_AMUX
Switch_13_Control__BIE EQU CYREG_PRT3_BIE
Switch_13_Control__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Switch_13_Control__BYP EQU CYREG_PRT3_BYP
Switch_13_Control__CTL EQU CYREG_PRT3_CTL
Switch_13_Control__DM0 EQU CYREG_PRT3_DM0
Switch_13_Control__DM1 EQU CYREG_PRT3_DM1
Switch_13_Control__DM2 EQU CYREG_PRT3_DM2
Switch_13_Control__DR EQU CYREG_PRT3_DR
Switch_13_Control__INP_DIS EQU CYREG_PRT3_INP_DIS
Switch_13_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Switch_13_Control__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Switch_13_Control__LCD_EN EQU CYREG_PRT3_LCD_EN
Switch_13_Control__MASK EQU 0x01
Switch_13_Control__PORT EQU 3
Switch_13_Control__PRT EQU CYREG_PRT3_PRT
Switch_13_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Switch_13_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Switch_13_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Switch_13_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Switch_13_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Switch_13_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Switch_13_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Switch_13_Control__PS EQU CYREG_PRT3_PS
Switch_13_Control__SHIFT EQU 0
Switch_13_Control__SLW EQU CYREG_PRT3_SLW

; Switch_14_Control
Switch_14_Control__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Switch_14_Control__0__MASK EQU 0x02
Switch_14_Control__0__PC EQU CYREG_PRT3_PC1
Switch_14_Control__0__PORT EQU 3
Switch_14_Control__0__SHIFT EQU 1
Switch_14_Control__AG EQU CYREG_PRT3_AG
Switch_14_Control__AMUX EQU CYREG_PRT3_AMUX
Switch_14_Control__BIE EQU CYREG_PRT3_BIE
Switch_14_Control__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Switch_14_Control__BYP EQU CYREG_PRT3_BYP
Switch_14_Control__CTL EQU CYREG_PRT3_CTL
Switch_14_Control__DM0 EQU CYREG_PRT3_DM0
Switch_14_Control__DM1 EQU CYREG_PRT3_DM1
Switch_14_Control__DM2 EQU CYREG_PRT3_DM2
Switch_14_Control__DR EQU CYREG_PRT3_DR
Switch_14_Control__INP_DIS EQU CYREG_PRT3_INP_DIS
Switch_14_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Switch_14_Control__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Switch_14_Control__LCD_EN EQU CYREG_PRT3_LCD_EN
Switch_14_Control__MASK EQU 0x02
Switch_14_Control__PORT EQU 3
Switch_14_Control__PRT EQU CYREG_PRT3_PRT
Switch_14_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Switch_14_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Switch_14_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Switch_14_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Switch_14_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Switch_14_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Switch_14_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Switch_14_Control__PS EQU CYREG_PRT3_PS
Switch_14_Control__SHIFT EQU 1
Switch_14_Control__SLW EQU CYREG_PRT3_SLW

; Switch_15_Control
Switch_15_Control__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
Switch_15_Control__0__MASK EQU 0x40
Switch_15_Control__0__PC EQU CYREG_PRT3_PC6
Switch_15_Control__0__PORT EQU 3
Switch_15_Control__0__SHIFT EQU 6
Switch_15_Control__AG EQU CYREG_PRT3_AG
Switch_15_Control__AMUX EQU CYREG_PRT3_AMUX
Switch_15_Control__BIE EQU CYREG_PRT3_BIE
Switch_15_Control__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Switch_15_Control__BYP EQU CYREG_PRT3_BYP
Switch_15_Control__CTL EQU CYREG_PRT3_CTL
Switch_15_Control__DM0 EQU CYREG_PRT3_DM0
Switch_15_Control__DM1 EQU CYREG_PRT3_DM1
Switch_15_Control__DM2 EQU CYREG_PRT3_DM2
Switch_15_Control__DR EQU CYREG_PRT3_DR
Switch_15_Control__INP_DIS EQU CYREG_PRT3_INP_DIS
Switch_15_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Switch_15_Control__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Switch_15_Control__LCD_EN EQU CYREG_PRT3_LCD_EN
Switch_15_Control__MASK EQU 0x40
Switch_15_Control__PORT EQU 3
Switch_15_Control__PRT EQU CYREG_PRT3_PRT
Switch_15_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Switch_15_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Switch_15_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Switch_15_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Switch_15_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Switch_15_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Switch_15_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Switch_15_Control__PS EQU CYREG_PRT3_PS
Switch_15_Control__SHIFT EQU 6
Switch_15_Control__SLW EQU CYREG_PRT3_SLW

; Switch_16_Control
Switch_16_Control__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Switch_16_Control__0__MASK EQU 0x10
Switch_16_Control__0__PC EQU CYREG_PRT3_PC4
Switch_16_Control__0__PORT EQU 3
Switch_16_Control__0__SHIFT EQU 4
Switch_16_Control__AG EQU CYREG_PRT3_AG
Switch_16_Control__AMUX EQU CYREG_PRT3_AMUX
Switch_16_Control__BIE EQU CYREG_PRT3_BIE
Switch_16_Control__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Switch_16_Control__BYP EQU CYREG_PRT3_BYP
Switch_16_Control__CTL EQU CYREG_PRT3_CTL
Switch_16_Control__DM0 EQU CYREG_PRT3_DM0
Switch_16_Control__DM1 EQU CYREG_PRT3_DM1
Switch_16_Control__DM2 EQU CYREG_PRT3_DM2
Switch_16_Control__DR EQU CYREG_PRT3_DR
Switch_16_Control__INP_DIS EQU CYREG_PRT3_INP_DIS
Switch_16_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Switch_16_Control__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Switch_16_Control__LCD_EN EQU CYREG_PRT3_LCD_EN
Switch_16_Control__MASK EQU 0x10
Switch_16_Control__PORT EQU 3
Switch_16_Control__PRT EQU CYREG_PRT3_PRT
Switch_16_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Switch_16_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Switch_16_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Switch_16_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Switch_16_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Switch_16_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Switch_16_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Switch_16_Control__PS EQU CYREG_PRT3_PS
Switch_16_Control__SHIFT EQU 4
Switch_16_Control__SLW EQU CYREG_PRT3_SLW

; Switch_17_Control
Switch_17_Control__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Switch_17_Control__0__MASK EQU 0x01
Switch_17_Control__0__PC EQU CYREG_PRT0_PC0
Switch_17_Control__0__PORT EQU 0
Switch_17_Control__0__SHIFT EQU 0
Switch_17_Control__AG EQU CYREG_PRT0_AG
Switch_17_Control__AMUX EQU CYREG_PRT0_AMUX
Switch_17_Control__BIE EQU CYREG_PRT0_BIE
Switch_17_Control__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Switch_17_Control__BYP EQU CYREG_PRT0_BYP
Switch_17_Control__CTL EQU CYREG_PRT0_CTL
Switch_17_Control__DM0 EQU CYREG_PRT0_DM0
Switch_17_Control__DM1 EQU CYREG_PRT0_DM1
Switch_17_Control__DM2 EQU CYREG_PRT0_DM2
Switch_17_Control__DR EQU CYREG_PRT0_DR
Switch_17_Control__INP_DIS EQU CYREG_PRT0_INP_DIS
Switch_17_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Switch_17_Control__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Switch_17_Control__LCD_EN EQU CYREG_PRT0_LCD_EN
Switch_17_Control__MASK EQU 0x01
Switch_17_Control__PORT EQU 0
Switch_17_Control__PRT EQU CYREG_PRT0_PRT
Switch_17_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Switch_17_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Switch_17_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Switch_17_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Switch_17_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Switch_17_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Switch_17_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Switch_17_Control__PS EQU CYREG_PRT0_PS
Switch_17_Control__SHIFT EQU 0
Switch_17_Control__SLW EQU CYREG_PRT0_SLW

; Switch_18_Control
Switch_18_Control__0__INTTYPE EQU CYREG_PICU4_INTTYPE5
Switch_18_Control__0__MASK EQU 0x20
Switch_18_Control__0__PC EQU CYREG_PRT4_PC5
Switch_18_Control__0__PORT EQU 4
Switch_18_Control__0__SHIFT EQU 5
Switch_18_Control__AG EQU CYREG_PRT4_AG
Switch_18_Control__AMUX EQU CYREG_PRT4_AMUX
Switch_18_Control__BIE EQU CYREG_PRT4_BIE
Switch_18_Control__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Switch_18_Control__BYP EQU CYREG_PRT4_BYP
Switch_18_Control__CTL EQU CYREG_PRT4_CTL
Switch_18_Control__DM0 EQU CYREG_PRT4_DM0
Switch_18_Control__DM1 EQU CYREG_PRT4_DM1
Switch_18_Control__DM2 EQU CYREG_PRT4_DM2
Switch_18_Control__DR EQU CYREG_PRT4_DR
Switch_18_Control__INP_DIS EQU CYREG_PRT4_INP_DIS
Switch_18_Control__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
Switch_18_Control__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Switch_18_Control__LCD_EN EQU CYREG_PRT4_LCD_EN
Switch_18_Control__MASK EQU 0x20
Switch_18_Control__PORT EQU 4
Switch_18_Control__PRT EQU CYREG_PRT4_PRT
Switch_18_Control__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Switch_18_Control__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Switch_18_Control__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Switch_18_Control__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Switch_18_Control__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Switch_18_Control__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Switch_18_Control__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Switch_18_Control__PS EQU CYREG_PRT4_PS
Switch_18_Control__SHIFT EQU 5
Switch_18_Control__SLW EQU CYREG_PRT4_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
