ISim log file
Running: E:\lab6\test_isim_beh.exe -gui -tclbatch isim.cmd -wdb E:/lab6/test_isim_beh.wdb 
ISim M.70d (signature 0x36e8438f)
This is a Full version of ISim.
WARNING: File "//vboxsrv/virtualbox_share_files/lab6/cpu.v" Line 32.  For instance uut/Registers1/, width 5 of formal port write_address is not equal to width 32 of actual signal Reg_Addr3.
WARNING: File "//vboxsrv/virtualbox_share_files/lab6/cpu.v" Line 31.  For instance uut/Get_PC_Jump_1/, width 28 of formal port in is not equal to width 26 of actual variable Instruction. 
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.uut.Memory1.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test.uut.Memory1.inst.blk_mem_gen_v4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
# run 1.00us
