{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658442434110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658442434111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 19:27:14 2022 " "Processing started: Thu Jul 21 19:27:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658442434111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442434111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442434111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658442435797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658442435797 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"is\";  expecting an identifier BIP.vhd(1) " "VHDL syntax error at BIP.vhd(1) near text \"is\";  expecting an identifier" {  } { { "BIP.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/BIP.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip.vhd 0 0 " "Found 0 design units, including 0 entities, in source file bip.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/RAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658442451708 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658442451708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "ROM.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658442451752 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658442451752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2X1-Behavioral " "Found design unit 1: MUX2X1-Behavioral" {  } { { "MUX2X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658442451794 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2X1 " "Found entity 1: MUX2X1" {  } { { "MUX2X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX2X1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658442451794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451794 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"with\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement MUX3X1.vhd(19) " "VHDL syntax error at MUX3X1.vhd(19) near text \"with\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451840 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" MUX3X1.vhd(20) " "VHDL syntax error at MUX3X1.vhd(20) near text \"when\";  expecting \";\"" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451841 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement MUX3X1.vhd(25) " "VHDL syntax error at MUX3X1.vhd(25) near text \"case\";  expecting \"end\", or \"(\", or an identifier (\"case\" is a reserved keyword), or a concurrent statement" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451841 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement MUX3X1.vhd(27) " "VHDL syntax error at MUX3X1.vhd(27) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451841 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement MUX3X1.vhd(28) " "VHDL syntax error at MUX3X1.vhd(28) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 28 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451841 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement MUX3X1.vhd(29) " "VHDL syntax error at MUX3X1.vhd(29) near text \"when\";  expecting \"end\", or \"(\", or an identifier (\"when\" is a reserved keyword), or a concurrent statement" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451841 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\" MUX3X1.vhd(30) " "VHDL syntax error at MUX3X1.vhd(30) near text \"case\";  expecting \";\", or an identifier (\"case\" is a reserved keyword), or \"architecture\"" {  } { { "MUX3X1.vhd" "" { Text "C:/Users/leandro.kakimoto/Desktop/VHDL/Trabalho Final/BIP/MUX3X1.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux3x1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442451847 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658442452215 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jul 21 19:27:32 2022 " "Processing ended: Thu Jul 21 19:27:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658442452215 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658442452215 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658442452215 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442452215 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658442453075 ""}
