# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../master_project.srcs/sources_1/ip/wordle_dictionary_rom/wordle_dictionary_rom_sim_netlist.vhdl" \
"../../../../../../code/word_exists/word_exists.vhd" \
"../../../../../../code/word_exists/word_exists_tb.vhd" \

# Do not sort compile order
nosort
