# MIPS-32-bit-Processor-Single-Cycle-Implementation
Verilog implementation of a 32-bit MIPS processor using a single-cycle architecture. Executes each instruction in one clock cycle. Supports 32-bit instructions and data. Includes ALU, control unit, register file, and memory modules. Implements a subset of the MIPS instruction set.
