#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-659-g791c056b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55d56d9321d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d56d92c6f0 .scope module, "xled" "xled" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "led0_sel";
    .port_info 3 /INPUT 1 "sw0";
    .port_info 4 /OUTPUT 1 "led0";
o0x7fbe27925018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56d9205a0_0 .net "clk", 0 0, o0x7fbe27925018;  0 drivers
v0x55d56d918530_0 .var "led0", 0 0;
o0x7fbe27925078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56d9163f0_0 .net "led0_sel", 0 0, o0x7fbe27925078;  0 drivers
o0x7fbe279250a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56d8cd900_0 .net "reset", 0 0, o0x7fbe279250a8;  0 drivers
o0x7fbe279250d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d56d8cb7c0_0 .net "sw0", 0 0, o0x7fbe279250d8;  0 drivers
E_0x55d56d914a70 .event posedge, v0x55d56d8cd900_0, v0x55d56d9205a0_0;
S_0x55d56d92d4f0 .scope module, "xtop_tb" "xtop_tb" 4 5;
 .timescale -9 -12;
P_0x55d56d782e70 .param/l "clk_period" 0 4 8, +C4<00000000000000000000000000001010>;
v0x55d56d94d740_0 .array/port v0x55d56d94d740, 0;
L_0x55d56d97d240 .functor BUFZ 32, v0x55d56d94d740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_1 .array/port v0x55d56d94d740, 1;
L_0x55d56d97d2e0 .functor BUFZ 32, v0x55d56d94d740_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_2 .array/port v0x55d56d94d740, 2;
L_0x55d56d97d3b0 .functor BUFZ 32, v0x55d56d94d740_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_3 .array/port v0x55d56d94d740, 3;
L_0x55d56d97d480 .functor BUFZ 32, v0x55d56d94d740_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_4 .array/port v0x55d56d94d740, 4;
L_0x55d56d97d580 .functor BUFZ 32, v0x55d56d94d740_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_5 .array/port v0x55d56d94d740, 5;
L_0x55d56d97d650 .functor BUFZ 32, v0x55d56d94d740_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_6 .array/port v0x55d56d94d740, 6;
L_0x55d56d97d720 .functor BUFZ 32, v0x55d56d94d740_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_7 .array/port v0x55d56d94d740, 7;
L_0x55d56d97d7c0 .functor BUFZ 32, v0x55d56d94d740_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_8 .array/port v0x55d56d94d740, 8;
L_0x55d56d97d8e0 .functor BUFZ 32, v0x55d56d94d740_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_9 .array/port v0x55d56d94d740, 9;
L_0x55d56d97d9b0 .functor BUFZ 32, v0x55d56d94d740_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_10 .array/port v0x55d56d94d740, 10;
L_0x55d56d97dae0 .functor BUFZ 32, v0x55d56d94d740_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_11 .array/port v0x55d56d94d740, 11;
L_0x55d56d97dbb0 .functor BUFZ 32, v0x55d56d94d740_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_12 .array/port v0x55d56d94d740, 12;
L_0x55d56d97dcf0 .functor BUFZ 32, v0x55d56d94d740_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_13 .array/port v0x55d56d94d740, 13;
L_0x55d56d97ddc0 .functor BUFZ 32, v0x55d56d94d740_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_14 .array/port v0x55d56d94d740, 14;
L_0x55d56d97dc80 .functor BUFZ 32, v0x55d56d94d740_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94d740_15 .array/port v0x55d56d94d740, 15;
L_0x55d56d97df70 .functor BUFZ 32, v0x55d56d94d740_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d94fc20_0 .var "Btn2", 0 0;
v0x55d56d94fce0_0 .var "Btn3", 0 0;
v0x55d56d94fdf0_0 .net "Disp", 7 0, v0x55d56d8d4460_0;  1 drivers
v0x55d56d94fee0_0 .net "Disp_sel", 3 0, v0x55d56d8e0cf0_0;  1 drivers
v0x55d56d94ffd0_0 .var "Sw", 7 0;
v0x55d56d950130_0 .var "clk", 0 0;
v0x55d56d9501d0 .array "data", 0 15, 31 0;
v0x55d56d950290_0 .var/i "k", 31 0;
v0x55d56d950370_0 .net "r0", 31 0, L_0x55d56d97d240;  1 drivers
v0x55d56d950450_0 .net "r1", 31 0, L_0x55d56d97d2e0;  1 drivers
v0x55d56d950530_0 .net "r10", 31 0, L_0x55d56d97dae0;  1 drivers
v0x55d56d950610_0 .net "r11", 31 0, L_0x55d56d97dbb0;  1 drivers
v0x55d56d9506f0_0 .net "r12", 31 0, L_0x55d56d97dcf0;  1 drivers
v0x55d56d9507d0_0 .net "r13", 31 0, L_0x55d56d97ddc0;  1 drivers
v0x55d56d9508b0_0 .net "r14", 31 0, L_0x55d56d97dc80;  1 drivers
v0x55d56d950990_0 .net "r15", 31 0, L_0x55d56d97df70;  1 drivers
v0x55d56d950a70_0 .net "r2", 31 0, L_0x55d56d97d3b0;  1 drivers
v0x55d56d950b50_0 .net "r3", 31 0, L_0x55d56d97d480;  1 drivers
v0x55d56d950c30_0 .net "r4", 31 0, L_0x55d56d97d580;  1 drivers
v0x55d56d950d10_0 .net "r5", 31 0, L_0x55d56d97d650;  1 drivers
v0x55d56d950df0_0 .net "r6", 31 0, L_0x55d56d97d720;  1 drivers
v0x55d56d950ed0_0 .net "r7", 31 0, L_0x55d56d97d7c0;  1 drivers
v0x55d56d950fb0_0 .net "r8", 31 0, L_0x55d56d97d8e0;  1 drivers
v0x55d56d951090_0 .net "r9", 31 0, L_0x55d56d97d9b0;  1 drivers
v0x55d56d951170_0 .var "rst", 0 0;
v0x55d56d951210_0 .var/i "start_time", 31 0;
v0x55d56d9512f0_0 .net "trap", 0 0, v0x55d56d9007c0_0;  1 drivers
S_0x55d56d92a3f0 .scope module, "uut" "xtop" 4 38, 5 6 0, S_0x55d56d92d4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Btn3";
    .port_info 3 /INPUT 1 "Btn2";
    .port_info 4 /INPUT 8 "Sw";
    .port_info 5 /OUTPUT 1 "trap";
    .port_info 6 /OUTPUT 8 "Disp";
    .port_info 7 /OUTPUT 4 "Disp_sel";
L_0x55d56d96b150 .functor AND 1, v0x55d56d9042e0_0, L_0x55d56d967250, C4<1>, C4<1>;
L_0x55d56d97d100 .functor AND 1, v0x55d56d8ff230_0, L_0x55d56d967250, C4<1>, C4<1>;
v0x55d56d94dd20_0 .net "Btn2", 0 0, v0x55d56d94fc20_0;  1 drivers
v0x55d56d94de10_0 .net "Btn3", 0 0, v0x55d56d94fce0_0;  1 drivers
v0x55d56d94dee0_0 .net "Disp", 7 0, v0x55d56d8d4460_0;  alias, 1 drivers
v0x55d56d94dfe0_0 .net "Disp_sel", 3 0, v0x55d56d8e0cf0_0;  alias, 1 drivers
v0x55d56d94e0b0_0 .net "Sw", 7 0, v0x55d56d94ffd0_0;  1 drivers
v0x55d56d94e150_0 .net "alu_finish", 0 0, v0x55d56d94bc40_0;  1 drivers
v0x55d56d94e240_0 .net "alu_sel", 0 0, v0x55d56d8c0c30_0;  1 drivers
v0x55d56d94e330_0 .net "clk", 0 0, v0x55d56d950130_0;  1 drivers
v0x55d56d94e3d0_0 .net "complement2_finish", 0 0, v0x55d56d896ec0_0;  1 drivers
v0x55d56d94e500_0 .net "complement2_sel", 0 0, v0x55d56d8ff170_0;  1 drivers
v0x55d56d94e630_0 .net "cprt_sel", 0 0, v0x55d56d8ff230_0;  1 drivers
v0x55d56d94e6d0_0 .net "data_addr", 9 0, v0x55d56d87de10_0;  1 drivers
v0x55d56d94e770_0 .net "data_sel", 0 0, L_0x55d56d967090;  1 drivers
v0x55d56d94e860_0 .net "data_to_rd", 31 0, v0x55d56d904b60_0;  1 drivers
v0x55d56d94e950_0 .net "data_to_wr", 31 0, L_0x55d56d9672c0;  1 drivers
v0x55d56d94e9f0_0 .net "data_we", 0 0, L_0x55d56d967250;  1 drivers
v0x55d56d94ea90_0 .net "display_sel", 0 0, v0x55d56d9047e0_0;  1 drivers
v0x55d56d94eb80_0 .net "final_result_convert_finish", 0 0, L_0x55d56d967e70;  1 drivers
v0x55d56d94ec70_0 .net "final_result_convert_sel", 0 0, v0x55d56d9042e0_0;  1 drivers
v0x55d56d94ed10_0 .net "final_result_uncoded", 7 0, v0x55d56d894660_0;  1 drivers
v0x55d56d94ee00_0 .net "first_nr", 3 0, v0x55d56d895290_0;  1 drivers
v0x55d56d94eef0_0 .net "instruction", 31 0, v0x55d56d915cb0_0;  1 drivers
v0x55d56d94f000_0 .net "led0_sel", 0 0, v0x55d56d903e70_0;  1 drivers
v0x55d56d94f0a0_0 .net "mem_data_to_rd", 31 0, L_0x55d56d9677f0;  1 drivers
v0x55d56d94f190_0 .net "mem_sel", 0 0, v0x55d56d902a20_0;  1 drivers
v0x55d56d94f280_0 .net "operation", 3 0, v0x55d56d8930b0_0;  1 drivers
v0x55d56d94f390_0 .net "pc", 8 0, v0x55d56d8a73a0_0;  1 drivers
v0x55d56d94f4a0_0 .net "regf_data_to_rd", 31 0, L_0x55d56d967a90;  1 drivers
v0x55d56d94f5b0_0 .net "regf_sel", 0 0, v0x55d56d9025e0_0;  1 drivers
v0x55d56d94f6a0_0 .net "result_uncoded", 7 0, v0x55d56d94c820_0;  1 drivers
v0x55d56d94f7b0_0 .net "rst", 0 0, v0x55d56d951170_0;  1 drivers
v0x55d56d94f850_0 .net "second_nr", 3 0, v0x55d56d892c40_0;  1 drivers
v0x55d56d94f960_0 .net "sgn", 0 0, v0x55d56d9247a0_0;  1 drivers
v0x55d56d94fa50_0 .net "trap", 0 0, v0x55d56d9007c0_0;  alias, 1 drivers
L_0x55d56d9667a0 .part v0x55d56d87de10_0, 0, 9;
L_0x55d56d967bd0 .part v0x55d56d87de10_0, 0, 4;
L_0x55d56d97d060 .part L_0x55d56d9672c0, 0, 12;
L_0x55d56d97d170 .part L_0x55d56d9672c0, 0, 8;
S_0x55d56d92aaf0 .scope module, "addr_decoder" "xaddr_decoder" 5 132, 6 4 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addr";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /OUTPUT 1 "mem_sel";
    .port_info 3 /INPUT 32 "mem_data_to_rd";
    .port_info 4 /OUTPUT 1 "regf_sel";
    .port_info 5 /INPUT 32 "regf_data_to_rd";
    .port_info 6 /OUTPUT 1 "btn2_sel";
    .port_info 7 /INPUT 1 "btn2_data_to_read";
    .port_info 8 /OUTPUT 1 "btn3_sel";
    .port_info 9 /INPUT 1 "btn3_data_to_read";
    .port_info 10 /OUTPUT 1 "alu_sel";
    .port_info 11 /INPUT 1 "alu_data_to_read";
    .port_info 12 /OUTPUT 1 "final_result_convert_sel";
    .port_info 13 /INPUT 1 "final_result_data_to_read";
    .port_info 14 /OUTPUT 1 "display_sel";
    .port_info 15 /INPUT 1 "display_data_to_read";
    .port_info 16 /OUTPUT 1 "sw2_sel";
    .port_info 17 /OUTPUT 1 "sw_sel";
    .port_info 18 /INPUT 8 "sw_data_to_read";
    .port_info 19 /OUTPUT 1 "led0_sel";
    .port_info 20 /OUTPUT 1 "complement2_sel";
    .port_info 21 /OUTPUT 1 "cprt_sel";
    .port_info 22 /OUTPUT 1 "trap_sel";
    .port_info 23 /OUTPUT 32 "data_to_rd";
v0x55d56d8c4910_0 .net "addr", 9 0, v0x55d56d87de10_0;  alias, 1 drivers
v0x55d56d8c27d0_0 .net "alu_data_to_read", 0 0, v0x55d56d896ec0_0;  alias, 1 drivers
v0x55d56d8c0c30_0 .var "alu_sel", 0 0;
v0x55d56d8c0cd0_0 .net "btn2_data_to_read", 0 0, v0x55d56d94fc20_0;  alias, 1 drivers
v0x55d56d8c0790_0 .var "btn2_sel", 0 0;
v0x55d56d8c0850_0 .net "btn3_data_to_read", 0 0, v0x55d56d94fce0_0;  alias, 1 drivers
v0x55d56d8fc7e0_0 .var "btn3_sel", 0 0;
v0x55d56d8ff170_0 .var "complement2_sel", 0 0;
v0x55d56d8ff230_0 .var "cprt_sel", 0 0;
v0x55d56d904b60_0 .var "data_to_rd", 31 0;
v0x55d56d904720_0 .net "display_data_to_read", 0 0, L_0x55d56d967e70;  alias, 1 drivers
v0x55d56d9047e0_0 .var "display_sel", 0 0;
v0x55d56d9042e0_0 .var "final_result_convert_sel", 0 0;
v0x55d56d9043a0_0 .net "final_result_data_to_read", 0 0, v0x55d56d94bc40_0;  alias, 1 drivers
v0x55d56d903e70_0 .var "led0_sel", 0 0;
v0x55d56d903f10_0 .net "mem_data_to_rd", 31 0, L_0x55d56d9677f0;  alias, 1 drivers
v0x55d56d902a20_0 .var "mem_sel", 0 0;
v0x55d56d902ae0_0 .net "regf_data_to_rd", 31 0, L_0x55d56d967a90;  alias, 1 drivers
v0x55d56d9025e0_0 .var "regf_sel", 0 0;
v0x55d56d902680_0 .net "sel", 0 0, L_0x55d56d967090;  alias, 1 drivers
v0x55d56d9021a0_0 .var "sw2_sel", 0 0;
v0x55d56d902260_0 .net "sw_data_to_read", 7 0, v0x55d56d94ffd0_0;  alias, 1 drivers
v0x55d56d901d70_0 .var "sw_sel", 0 0;
v0x55d56d9007c0_0 .var "trap_sel", 0 0;
E_0x55d56d914600/0 .event edge, v0x55d56d902a20_0, v0x55d56d903f10_0, v0x55d56d9025e0_0, v0x55d56d902ae0_0;
E_0x55d56d914600/1 .event edge, v0x55d56d901d70_0, v0x55d56d902260_0, v0x55d56d9021a0_0, v0x55d56d8fc7e0_0;
E_0x55d56d914600/2 .event edge, v0x55d56d8c0850_0, v0x55d56d8c0790_0, v0x55d56d8c0cd0_0, v0x55d56d8c0c30_0;
E_0x55d56d914600/3 .event edge, v0x55d56d8c27d0_0, v0x55d56d9042e0_0, v0x55d56d9043a0_0, v0x55d56d9047e0_0;
E_0x55d56d914600/4 .event edge, v0x55d56d904720_0;
E_0x55d56d914600 .event/or E_0x55d56d914600/0, E_0x55d56d914600/1, E_0x55d56d914600/2, E_0x55d56d914600/3, E_0x55d56d914600/4;
E_0x55d56d914160 .event edge, v0x55d56d8c4910_0, v0x55d56d902680_0;
S_0x55d56d92e2f0 .scope module, "complement1" "complement_to_2" 5 225, 7 3 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 12 "nr_coded";
    .port_info 3 /INPUT 1 "complement1_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
    .port_info 7 /OUTPUT 4 "operation";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd7b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d56d979c90 .functor XNOR 1, L_0x55d56d97a300, L_0x7fbe278dd7b8, C4<0>, C4<0>;
L_0x7fbe278dd800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d56d979da0 .functor XNOR 1, L_0x55d56d97a300, L_0x7fbe278dd800, C4<0>, C4<0>;
L_0x55d56d979e60 .functor AND 1, L_0x55d56d979c90, L_0x55d56d979da0, C4<1>, C4<1>;
v0x55d56d8aa4a0_0 .net *"_s10", 0 0, L_0x55d56d979da0;  1 drivers
v0x55d56d897bb0_0 .net/2u *"_s4", 0 0, L_0x7fbe278dd7b8;  1 drivers
v0x55d56d897770_0 .net *"_s6", 0 0, L_0x55d56d979c90;  1 drivers
v0x55d56d897810_0 .net/2u *"_s8", 0 0, L_0x7fbe278dd800;  1 drivers
L_0x7fbe278dd770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d897330_0 .net "ci", 0 0, L_0x7fbe278dd770;  1 drivers
v0x55d56d8973d0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d896ec0_0 .var "complement1_finish", 0 0;
v0x55d56d896f60_0 .net "complement1_finish_nr1", 0 0, L_0x55d56d97a300;  1 drivers
v0x55d56d895a70_0 .net "complement1_finish_nr2", 0 0, L_0x55d56d97bab0;  1 drivers
v0x55d56d895630_0 .net "complement1_sel", 0 0, v0x55d56d8ff170_0;  alias, 1 drivers
v0x55d56d8956d0_0 .net "complement1_sel_aux", 0 0, L_0x55d56d979e60;  1 drivers
L_0x7fbe278dd728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8951f0_0 .net "dumb_0", 3 0, L_0x7fbe278dd728;  1 drivers
v0x55d56d895290_0 .var "first_nr", 3 0;
v0x55d56d894d80_0 .net "first_nr_aux", 3 0, v0x55d56d8ecd30_0;  1 drivers
v0x55d56d894e20_0 .var "first_nr_reg", 3 0;
v0x55d56d893930_0 .net "nr_coded", 11 0, L_0x55d56d97d060;  1 drivers
v0x55d56d8939d0_0 .var "oper_nr_reg", 3 0;
v0x55d56d8930b0_0 .var "operation", 3 0;
v0x55d56d893170_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d892c40_0 .var "second_nr", 3 0;
v0x55d56d8917f0_0 .net "second_nr_aux", 3 0, v0x55d56d8ab290_0;  1 drivers
v0x55d56d8918b0_0 .var "second_nr_reg", 3 0;
v0x55d56d8913b0_0 .net "wr_enable", 0 0, L_0x55d56d967250;  alias, 1 drivers
E_0x55d56d9326a0 .event posedge, v0x55d56d8eda00_0, v0x55d56d8ecc70_0;
S_0x55d56d929cf0 .scope module, "complement_first_nr" "full_adder_4bits_XOR" 7 29, 8 3 0, S_0x55d56d92e2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd848 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d979f70 .functor XOR 4, v0x55d56d894e20_0, L_0x7fbe278dd848, C4<0000>, C4<0000>;
L_0x7fbe278dd890 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55d56d8ebef0_0 .net/2u *"_s10", 3 0, L_0x7fbe278dd890;  1 drivers
L_0x7fbe278dd8d8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55d56d8f1d00_0 .net/2u *"_s14", 3 0, L_0x7fbe278dd8d8;  1 drivers
o0x7fbe27926248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d56d8f18c0_0 name=_s40
v0x55d56d8f1980_0 .net *"_s5", 0 0, L_0x55d56d97a080;  1 drivers
v0x55d56d8f1480_0 .net *"_s7", 2 0, L_0x55d56d97a120;  1 drivers
v0x55d56d8f1010_0 .net "a", 3 0, v0x55d56d894e20_0;  1 drivers
v0x55d56d8efbc0_0 .net "a_xor", 3 0, L_0x55d56d979f70;  1 drivers
v0x55d56d8ef780_0 .net "aux1", 0 0, L_0x55d56d97a880;  1 drivers
v0x55d56d8ef340_0 .net "aux2", 0 0, L_0x55d56d97aec0;  1 drivers
v0x55d56d8ef3e0_0 .net "aux_xor", 3 0, L_0x7fbe278dd848;  1 drivers
v0x55d56d8eeed0_0 .net "b", 3 0, L_0x7fbe278dd728;  alias, 1 drivers
v0x55d56d8ed960_0 .net "ci", 0 0, L_0x7fbe278dd770;  alias, 1 drivers
v0x55d56d8eda00_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d8ed520_0 .net "complement1_finish", 0 0, L_0x55d56d97a300;  alias, 1 drivers
v0x55d56d8ed5c0_0 .net "complement1_sel", 0 0, v0x55d56d8ff170_0;  alias, 1 drivers
v0x55d56d8ed0e0_0 .var "counter", 3 0;
v0x55d56d8ed180_0 .net "done", 0 0, L_0x55d56d97a460;  1 drivers
v0x55d56d8ecc70_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d8ecd30_0 .var "sum", 3 0;
v0x55d56d8ec7d0_0 .net "sum_aux", 3 0, L_0x55d56d97e430;  1 drivers
v0x55d56d8ec890_0 .net "sum_aux_v2", 3 0, L_0x55d56d97a1c0;  1 drivers
E_0x55d56d932620 .event posedge, v0x55d56d8eda00_0;
L_0x55d56d97a080 .part v0x55d56d894e20_0, 3, 1;
L_0x55d56d97a120 .part L_0x55d56d97e430, 0, 3;
L_0x55d56d97a1c0 .concat [ 3 1 0 0], L_0x55d56d97a120, L_0x55d56d97a080;
L_0x55d56d97a300 .cmp/eq 4, v0x55d56d8ed0e0_0, L_0x7fbe278dd890;
L_0x55d56d97a460 .cmp/eq 4, v0x55d56d8ed0e0_0, L_0x7fbe278dd8d8;
L_0x55d56d97a990 .part L_0x55d56d979f70, 0, 1;
L_0x55d56d97aac0 .part L_0x7fbe278dd728, 0, 1;
L_0x55d56d97afd0 .part L_0x55d56d979f70, 1, 1;
L_0x55d56d97b0c0 .part L_0x7fbe278dd728, 1, 1;
L_0x55d56d97b590 .part L_0x55d56d979f70, 2, 1;
L_0x55d56d97b6c0 .part L_0x7fbe278dd728, 2, 1;
L_0x55d56d97e430 .concat [ 1 1 1 1], L_0x55d56d97a7e0, L_0x55d56d97ae20, L_0x55d56d97b3e0, o0x7fbe27926248;
S_0x55d56d92cdf0 .scope module, "adder0" "full_adder" 8 30, 9 3 0, S_0x55d56d929cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d97a5a0 .functor XOR 1, L_0x55d56d97a990, L_0x55d56d97aac0, C4<0>, C4<0>;
L_0x55d56d97a610 .functor AND 1, L_0x55d56d97a5a0, L_0x7fbe278dd770, C4<1>, C4<1>;
L_0x55d56d97a6d0 .functor AND 1, L_0x55d56d97a990, L_0x55d56d97aac0, C4<1>, C4<1>;
L_0x55d56d97a7e0 .functor XOR 1, L_0x55d56d97a5a0, L_0x7fbe278dd770, C4<0>, C4<0>;
L_0x55d56d97a880 .functor OR 1, L_0x55d56d97a610, L_0x55d56d97a6d0, C4<0>, C4<0>;
v0x55d56d8ebb30_0 .net "a", 0 0, L_0x55d56d97a990;  1 drivers
v0x55d56d8f4240_0 .net "b", 0 0, L_0x55d56d97aac0;  1 drivers
v0x55d56d8f4300_0 .net "ci", 0 0, L_0x7fbe278dd770;  alias, 1 drivers
v0x55d56d8f9c30_0 .net "co", 0 0, L_0x55d56d97a880;  alias, 1 drivers
v0x55d56d8f9cf0_0 .net "out_and1", 0 0, L_0x55d56d97a610;  1 drivers
v0x55d56d8f97f0_0 .net "out_and2", 0 0, L_0x55d56d97a6d0;  1 drivers
v0x55d56d8f98b0_0 .net "out_xor", 0 0, L_0x55d56d97a5a0;  1 drivers
v0x55d56d8f93b0_0 .net "sum", 0 0, L_0x55d56d97a7e0;  1 drivers
S_0x55d56d92b8f0 .scope module, "adder1" "full_adder" 8 40, 9 3 0, S_0x55d56d929cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d97abf0 .functor XOR 1, L_0x55d56d97afd0, L_0x55d56d97b0c0, C4<0>, C4<0>;
L_0x55d56d97ac60 .functor AND 1, L_0x55d56d97abf0, L_0x55d56d97a880, C4<1>, C4<1>;
L_0x55d56d97ad60 .functor AND 1, L_0x55d56d97afd0, L_0x55d56d97b0c0, C4<1>, C4<1>;
L_0x55d56d97ae20 .functor XOR 1, L_0x55d56d97abf0, L_0x55d56d97a880, C4<0>, C4<0>;
L_0x55d56d97aec0 .functor OR 1, L_0x55d56d97ac60, L_0x55d56d97ad60, C4<0>, C4<0>;
v0x55d56d8f8fb0_0 .net "a", 0 0, L_0x55d56d97afd0;  1 drivers
v0x55d56d8f7af0_0 .net "b", 0 0, L_0x55d56d97b0c0;  1 drivers
v0x55d56d8f7bb0_0 .net "ci", 0 0, L_0x55d56d97a880;  alias, 1 drivers
v0x55d56d8f76b0_0 .net "co", 0 0, L_0x55d56d97aec0;  alias, 1 drivers
v0x55d56d8f7750_0 .net "out_and1", 0 0, L_0x55d56d97ac60;  1 drivers
v0x55d56d8f72c0_0 .net "out_and2", 0 0, L_0x55d56d97ad60;  1 drivers
v0x55d56d8f6e00_0 .net "out_xor", 0 0, L_0x55d56d97abf0;  1 drivers
v0x55d56d8f6ec0_0 .net "sum", 0 0, L_0x55d56d97ae20;  1 drivers
S_0x55d56d92b1f0 .scope module, "adder2" "full_adder" 8 50, 9 3 0, S_0x55d56d929cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d97b160 .functor XOR 1, L_0x55d56d97b590, L_0x55d56d97b6c0, C4<0>, C4<0>;
L_0x55d56d97b1d0 .functor AND 1, L_0x55d56d97b160, L_0x55d56d97aec0, C4<1>, C4<1>;
L_0x55d56d97b320 .functor AND 1, L_0x55d56d97b590, L_0x55d56d97b6c0, C4<1>, C4<1>;
L_0x55d56d97b3e0 .functor XOR 1, L_0x55d56d97b160, L_0x55d56d97aec0, C4<0>, C4<0>;
L_0x55d56d97b480 .functor OR 1, L_0x55d56d97b1d0, L_0x55d56d97b320, C4<0>, C4<0>;
v0x55d56d8f5930_0 .net "a", 0 0, L_0x55d56d97b590;  1 drivers
v0x55d56d8f5450_0 .net "b", 0 0, L_0x55d56d97b6c0;  1 drivers
v0x55d56d8f5510_0 .net "ci", 0 0, L_0x55d56d97aec0;  alias, 1 drivers
v0x55d56d8f5070_0 .net "co", 0 0, L_0x55d56d97b480;  1 drivers
v0x55d56d8f4ba0_0 .net "out_and1", 0 0, L_0x55d56d97b1d0;  1 drivers
v0x55d56d8f4700_0 .net "out_and2", 0 0, L_0x55d56d97b320;  1 drivers
v0x55d56d8f47c0_0 .net "out_xor", 0 0, L_0x55d56d97b160;  1 drivers
v0x55d56d8ec310_0 .net "sum", 0 0, L_0x55d56d97b3e0;  1 drivers
S_0x55d56d87b330 .scope module, "complement_second_nr" "full_adder_4bits_XOR" 7 40, 8 3 0, S_0x55d56d92e2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd920 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d97b760 .functor XOR 4, v0x55d56d8918b0_0, L_0x7fbe278dd920, C4<0000>, C4<0000>;
L_0x7fbe278dd968 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55d56d8b1c00_0 .net/2u *"_s10", 3 0, L_0x7fbe278dd968;  1 drivers
L_0x7fbe278dd9b0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55d56d8b17c0_0 .net/2u *"_s14", 3 0, L_0x7fbe278dd9b0;  1 drivers
o0x7fbe27926db8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d56d8b1380_0 name=_s40
v0x55d56d8b1440_0 .net *"_s5", 0 0, L_0x55d56d97b7d0;  1 drivers
v0x55d56d8b0f10_0 .net *"_s7", 2 0, L_0x55d56d97b870;  1 drivers
v0x55d56d8afac0_0 .net "a", 3 0, v0x55d56d8918b0_0;  1 drivers
v0x55d56d8af680_0 .net "a_xor", 3 0, L_0x55d56d97b760;  1 drivers
v0x55d56d8af240_0 .net "aux1", 0 0, L_0x55d56d97c1b0;  1 drivers
v0x55d56d8aedd0_0 .net "aux2", 0 0, L_0x55d56d97c6e0;  1 drivers
v0x55d56d8aee70_0 .net "aux_xor", 3 0, L_0x7fbe278dd920;  1 drivers
v0x55d56d8ad980_0 .net "b", 3 0, L_0x7fbe278dd728;  alias, 1 drivers
v0x55d56d8ada40_0 .net "ci", 0 0, L_0x7fbe278dd770;  alias, 1 drivers
v0x55d56d8ad540_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d8ad5e0_0 .net "complement1_finish", 0 0, L_0x55d56d97bab0;  alias, 1 drivers
v0x55d56d8ad100_0 .net "complement1_sel", 0 0, v0x55d56d8ff170_0;  alias, 1 drivers
v0x55d56d8acc90_0 .var "counter", 3 0;
v0x55d56d8acd30_0 .net "done", 0 0, L_0x55d56d97bc20;  1 drivers
v0x55d56d8ab1f0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d8ab290_0 .var "sum", 3 0;
v0x55d56d8aadb0_0 .net "sum_aux", 3 0, L_0x55d56d97e630;  1 drivers
v0x55d56d8aa940_0 .net "sum_aux_v2", 3 0, L_0x55d56d97b940;  1 drivers
L_0x55d56d97b7d0 .part v0x55d56d8918b0_0, 3, 1;
L_0x55d56d97b870 .part L_0x55d56d97e630, 0, 3;
L_0x55d56d97b940 .concat [ 3 1 0 0], L_0x55d56d97b870, L_0x55d56d97b7d0;
L_0x55d56d97bab0 .cmp/eq 4, v0x55d56d8acc90_0, L_0x7fbe278dd968;
L_0x55d56d97bc20 .cmp/eq 4, v0x55d56d8acc90_0, L_0x7fbe278dd9b0;
L_0x55d56d97c2c0 .part L_0x55d56d97b760, 0, 1;
L_0x55d56d97c3b0 .part L_0x7fbe278dd728, 0, 1;
L_0x55d56d97c7f0 .part L_0x55d56d97b760, 1, 1;
L_0x55d56d97c8e0 .part L_0x7fbe278dd728, 1, 1;
L_0x55d56d97ce30 .part L_0x55d56d97b760, 2, 1;
L_0x55d56d97cfc0 .part L_0x7fbe278dd728, 2, 1;
L_0x55d56d97e630 .concat [ 1 1 1 1], L_0x55d56d97c110, L_0x55d56d97c640, L_0x55d56d97cc80, o0x7fbe27926db8;
S_0x55d56d87afe0 .scope module, "adder0" "full_adder" 8 30, 9 3 0, S_0x55d56d87b330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d97bd60 .functor XOR 1, L_0x55d56d97c2c0, L_0x55d56d97c3b0, C4<0>, C4<0>;
L_0x55d56d97be00 .functor AND 1, L_0x55d56d97bd60, L_0x7fbe278dd770, C4<1>, C4<1>;
L_0x55d56d97c000 .functor AND 1, L_0x55d56d97c2c0, L_0x55d56d97c3b0, C4<1>, C4<1>;
L_0x55d56d97c110 .functor XOR 1, L_0x55d56d97bd60, L_0x7fbe278dd770, C4<0>, C4<0>;
L_0x55d56d97c1b0 .functor OR 1, L_0x55d56d97be00, L_0x55d56d97c000, C4<0>, C4<0>;
v0x55d56d8ba100_0 .net "a", 0 0, L_0x55d56d97c2c0;  1 drivers
v0x55d56d8ba1c0_0 .net "b", 0 0, L_0x55d56d97c3b0;  1 drivers
v0x55d56d8b9cc0_0 .net "ci", 0 0, L_0x7fbe278dd770;  alias, 1 drivers
v0x55d56d8b9880_0 .net "co", 0 0, L_0x55d56d97c1b0;  alias, 1 drivers
v0x55d56d8b9940_0 .net "out_and1", 0 0, L_0x55d56d97be00;  1 drivers
v0x55d56d8b9410_0 .net "out_and2", 0 0, L_0x55d56d97c000;  1 drivers
v0x55d56d8b94d0_0 .net "out_xor", 0 0, L_0x55d56d97bd60;  1 drivers
v0x55d56d8b7fc0_0 .net "sum", 0 0, L_0x55d56d97c110;  1 drivers
S_0x55d56d8fce40 .scope module, "adder1" "full_adder" 8 40, 9 3 0, S_0x55d56d87b330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d97c450 .functor XOR 1, L_0x55d56d97c7f0, L_0x55d56d97c8e0, C4<0>, C4<0>;
L_0x55d56d97c4c0 .functor AND 1, L_0x55d56d97c450, L_0x55d56d97c1b0, C4<1>, C4<1>;
L_0x55d56d97c580 .functor AND 1, L_0x55d56d97c7f0, L_0x55d56d97c8e0, C4<1>, C4<1>;
L_0x55d56d97c640 .functor XOR 1, L_0x55d56d97c450, L_0x55d56d97c1b0, C4<0>, C4<0>;
L_0x55d56d97c6e0 .functor OR 1, L_0x55d56d97c4c0, L_0x55d56d97c580, C4<0>, C4<0>;
v0x55d56d8b7bd0_0 .net "a", 0 0, L_0x55d56d97c7f0;  1 drivers
v0x55d56d8b7740_0 .net "b", 0 0, L_0x55d56d97c8e0;  1 drivers
v0x55d56d8b7800_0 .net "ci", 0 0, L_0x55d56d97c1b0;  alias, 1 drivers
v0x55d56d8b72d0_0 .net "co", 0 0, L_0x55d56d97c6e0;  alias, 1 drivers
v0x55d56d8b7370_0 .net "out_and1", 0 0, L_0x55d56d97c4c0;  1 drivers
v0x55d56d8b5e80_0 .net "out_and2", 0 0, L_0x55d56d97c580;  1 drivers
v0x55d56d8b5f20_0 .net "out_xor", 0 0, L_0x55d56d97c450;  1 drivers
v0x55d56d8b5a40_0 .net "sum", 0 0, L_0x55d56d97c640;  1 drivers
S_0x55d56d92f7f0 .scope module, "adder2" "full_adder" 8 50, 9 3 0, S_0x55d56d87b330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d97ca90 .functor XOR 1, L_0x55d56d97ce30, L_0x55d56d97cfc0, C4<0>, C4<0>;
L_0x55d56d97cb00 .functor AND 1, L_0x55d56d97ca90, L_0x55d56d97c6e0, C4<1>, C4<1>;
L_0x55d56d97cbc0 .functor AND 1, L_0x55d56d97ce30, L_0x55d56d97cfc0, C4<1>, C4<1>;
L_0x55d56d97cc80 .functor XOR 1, L_0x55d56d97ca90, L_0x55d56d97c6e0, C4<0>, C4<0>;
L_0x55d56d97cd20 .functor OR 1, L_0x55d56d97cb00, L_0x55d56d97cbc0, C4<0>, C4<0>;
v0x55d56d8b5680_0 .net "a", 0 0, L_0x55d56d97ce30;  1 drivers
v0x55d56d8b5190_0 .net "b", 0 0, L_0x55d56d97cfc0;  1 drivers
v0x55d56d8b5230_0 .net "ci", 0 0, L_0x55d56d97c6e0;  alias, 1 drivers
v0x55d56d8b3d70_0 .net "co", 0 0, L_0x55d56d97cd20;  1 drivers
v0x55d56d8b3900_0 .net "out_and1", 0 0, L_0x55d56d97cb00;  1 drivers
v0x55d56d8b34c0_0 .net "out_and2", 0 0, L_0x55d56d97cbc0;  1 drivers
v0x55d56d8b3560_0 .net "out_xor", 0 0, L_0x55d56d97ca90;  1 drivers
v0x55d56d8b3050_0 .net "sum", 0 0, L_0x55d56d97cc80;  1 drivers
S_0x55d56d92dbf0 .scope module, "controller" "xctrl" 5 87, 10 7 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 9 "pc";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "mem_sel";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 10 "mem_addr";
    .port_info 7 /INPUT 32 "mem_data_from";
    .port_info 8 /OUTPUT 32 "mem_data_to";
L_0x55d56d89a2f0 .functor OR 1, L_0x55d56d9614b0, L_0x55d56d961730, C4<0>, C4<0>;
L_0x55d56d870dc0 .functor OR 1, L_0x55d56d961a50, L_0x55d56d961c70, C4<0>, C4<0>;
L_0x55d56d871660 .functor OR 1, L_0x55d56d89a2f0, L_0x55d56d870dc0, C4<0>, C4<0>;
L_0x55d56d8709e0 .functor OR 1, L_0x55d56d9620c0, L_0x55d56d9622b0, C4<0>, C4<0>;
L_0x55d56d9623f0 .functor OR 1, L_0x55d56d9625f0, L_0x55d56d9629b0, C4<0>, C4<0>;
L_0x55d56d8726a0 .functor OR 1, L_0x55d56d962e20, L_0x55d56d9630f0, C4<0>, C4<0>;
L_0x55d56d925c90 .functor OR 1, L_0x55d56d8726a0, L_0x55d56d963410, C4<0>, C4<0>;
L_0x55d56d7e7b70 .functor OR 1, L_0x55d56d9637a0, L_0x55d56d963aa0, C4<0>, C4<0>;
L_0x55d56d9640d0 .functor AND 1, L_0x55d56d925c90, L_0x55d56d963ea0, C4<1>, C4<1>;
L_0x55d56d9641e0 .functor OR 1, L_0x55d56d9640d0, L_0x55d56d7e7b70, C4<0>, C4<0>;
L_0x55d56d964350 .functor OR 1, L_0x55d56d9623f0, L_0x55d56d7e7b70, C4<0>, C4<0>;
L_0x55d56d9643c0 .functor OR 1, L_0x55d56d964350, L_0x55d56d925c90, C4<0>, C4<0>;
L_0x55d56d9644f0 .functor OR 1, L_0x55d56d89a2f0, L_0x55d56d9623f0, C4<0>, C4<0>;
L_0x55d56d964bd0 .functor OR 1, L_0x55d56d964650, L_0x55d56d964980, C4<0>, C4<0>;
L_0x55d56d964480 .functor OR 1, L_0x55d56d964bd0, L_0x55d56d964e50, C4<0>, C4<0>;
L_0x55d56d964f90 .functor OR 1, L_0x55d56d964480, L_0x55d56d965240, C4<0>, C4<0>;
L_0x55d56d9665d0 .functor OR 1, L_0x55d56d8709e0, L_0x55d56d870dc0, C4<0>, C4<0>;
L_0x55d56d966690 .functor OR 1, L_0x55d56d9665d0, L_0x55d56d9641e0, C4<0>, C4<0>;
L_0x55d56d966c00 .functor AND 1, L_0x55d56d966690, L_0x55d56d966ac0, C4<1>, C4<1>;
L_0x55d56d967090 .functor AND 1, L_0x55d56d966c00, L_0x55d56d966f50, C4<1>, C4<1>;
L_0x55d56d967250 .functor BUFZ 1, L_0x55d56d8709e0, C4<0>, C4<0>, C4<0>;
L_0x55d56d9672c0 .functor BUFZ 32, v0x55d56d8d4160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d56d9673f0 .functor AND 32, v0x55d56d8d4160_0, v0x55d56d8a72c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55d56d967460 .functor XOR 32, v0x55d56d8d4160_0, v0x55d56d8a72c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d890b00_0 .net *"_s0", 31 0, L_0x55d56d951390;  1 drivers
v0x55d56d88f6b0_0 .net *"_s102", 31 0, L_0x55d56d9636b0;  1 drivers
L_0x7fbe278dc648 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d88f270_0 .net *"_s105", 27 0, L_0x7fbe278dc648;  1 drivers
L_0x7fbe278dc690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55d56d88f330_0 .net/2u *"_s106", 31 0, L_0x7fbe278dc690;  1 drivers
v0x55d56d88ee30_0 .net *"_s108", 0 0, L_0x55d56d9637a0;  1 drivers
L_0x7fbe278dc0a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d88e9c0_0 .net *"_s11", 27 0, L_0x7fbe278dc0a8;  1 drivers
v0x55d56d88d570_0 .net *"_s110", 31 0, L_0x55d56d9639b0;  1 drivers
L_0x7fbe278dc6d8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d88d130_0 .net *"_s113", 27 0, L_0x7fbe278dc6d8;  1 drivers
L_0x7fbe278dc720 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x55d56d88ccf0_0 .net/2u *"_s114", 31 0, L_0x7fbe278dc720;  1 drivers
v0x55d56d88c880_0 .net *"_s116", 0 0, L_0x55d56d963aa0;  1 drivers
L_0x7fbe278dc0f0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55d56d88c940_0 .net/2u *"_s12", 31 0, L_0x7fbe278dc0f0;  1 drivers
v0x55d56d88b430_0 .net *"_s120", 31 0, L_0x55d56d963db0;  1 drivers
L_0x7fbe278dc768 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d88aff0_0 .net *"_s123", 27 0, L_0x7fbe278dc768;  1 drivers
L_0x7fbe278dc7b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d88abb0_0 .net/2u *"_s124", 31 0, L_0x7fbe278dc7b0;  1 drivers
v0x55d56d88a740_0 .net *"_s126", 0 0, L_0x55d56d963ea0;  1 drivers
v0x55d56d88a800_0 .net *"_s128", 0 0, L_0x55d56d9640d0;  1 drivers
v0x55d56d8891c0_0 .net *"_s132", 0 0, L_0x55d56d964350;  1 drivers
v0x55d56d889260_0 .net *"_s138", 31 0, L_0x55d56d964560;  1 drivers
v0x55d56d888940_0 .net *"_s14", 0 0, L_0x55d56d961730;  1 drivers
L_0x7fbe278dc7f8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d888a00_0 .net *"_s141", 27 0, L_0x7fbe278dc7f8;  1 drivers
L_0x7fbe278dc840 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x55d56d8884d0_0 .net/2u *"_s142", 31 0, L_0x7fbe278dc840;  1 drivers
v0x55d56d888590_0 .net *"_s144", 0 0, L_0x55d56d964650;  1 drivers
v0x55d56d854680_0 .net *"_s146", 31 0, L_0x55d56d964890;  1 drivers
L_0x7fbe278dc888 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d86cb30_0 .net *"_s149", 27 0, L_0x7fbe278dc888;  1 drivers
L_0x7fbe278dc8d0 .functor BUFT 1, C4<00000000000000000000000000001110>, C4<0>, C4<0>, C4<0>;
v0x55d56d86c690_0 .net/2u *"_s150", 31 0, L_0x7fbe278dc8d0;  1 drivers
v0x55d56d865f90_0 .net *"_s152", 0 0, L_0x55d56d964980;  1 drivers
v0x55d56d866050_0 .net *"_s154", 0 0, L_0x55d56d964bd0;  1 drivers
v0x55d56d860b30_0 .net *"_s156", 31 0, L_0x55d56d964d60;  1 drivers
L_0x7fbe278dc918 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d910670_0 .net *"_s159", 27 0, L_0x7fbe278dc918;  1 drivers
L_0x7fbe278dc960 .functor BUFT 1, C4<00000000000000000000000000001101>, C4<0>, C4<0>, C4<0>;
v0x55d56d91c2b0_0 .net/2u *"_s160", 31 0, L_0x7fbe278dc960;  1 drivers
v0x55d56d9239d0_0 .net *"_s162", 0 0, L_0x55d56d964e50;  1 drivers
v0x55d56d923a90_0 .net *"_s164", 0 0, L_0x55d56d964480;  1 drivers
v0x55d56d923590_0 .net *"_s166", 31 0, L_0x55d56d965150;  1 drivers
L_0x7fbe278dc9a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d923650_0 .net *"_s169", 27 0, L_0x7fbe278dc9a8;  1 drivers
L_0x7fbe278dc9f0 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55d56d923150_0 .net/2u *"_s170", 31 0, L_0x7fbe278dc9f0;  1 drivers
v0x55d56d922ce0_0 .net *"_s172", 0 0, L_0x55d56d965240;  1 drivers
v0x55d56d922da0_0 .net *"_s178", 31 0, L_0x55d56d9655e0;  1 drivers
v0x55d56d921890_0 .net *"_s18", 31 0, L_0x55d56d961910;  1 drivers
L_0x7fbe278dca38 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d921450_0 .net *"_s181", 27 0, L_0x7fbe278dca38;  1 drivers
L_0x7fbe278dca80 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x55d56d921010_0 .net/2u *"_s182", 31 0, L_0x7fbe278dca80;  1 drivers
v0x55d56d920ba0_0 .net *"_s184", 0 0, L_0x55d56d965810;  1 drivers
v0x55d56d920c60_0 .net *"_s187", 15 0, L_0x55d56d965950;  1 drivers
v0x55d56d91f5d0_0 .net *"_s189", 15 0, L_0x55d56d965b40;  1 drivers
v0x55d56d91f190_0 .net *"_s190", 31 0, L_0x55d56d965be0;  1 drivers
v0x55d56d91ed50_0 .net *"_s193", 0 0, L_0x55d56d965e30;  1 drivers
v0x55d56d91e8e0_0 .net *"_s194", 3 0, L_0x55d56d965ed0;  1 drivers
v0x55d56d91e440_0 .net *"_s197", 27 0, L_0x55d56d966130;  1 drivers
v0x55d56d912070_0 .net *"_s198", 31 0, L_0x55d56d9661d0;  1 drivers
v0x55d56d911c50_0 .net *"_s202", 0 0, L_0x55d56d9665d0;  1 drivers
v0x55d56d919820_0 .net *"_s204", 0 0, L_0x55d56d966690;  1 drivers
v0x55d56d9193e0_0 .net *"_s206", 31 0, L_0x55d56d966840;  1 drivers
L_0x7fbe278dcac8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d918fa0_0 .net *"_s209", 21 0, L_0x7fbe278dcac8;  1 drivers
L_0x7fbe278dc138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d918b30_0 .net *"_s21", 27 0, L_0x7fbe278dc138;  1 drivers
L_0x7fbe278dcb10 .functor BUFT 1, C4<00000000000000000000001000010000>, C4<0>, C4<0>, C4<0>;
v0x55d56d9176e0_0 .net/2u *"_s210", 31 0, L_0x7fbe278dcb10;  1 drivers
v0x55d56d9172a0_0 .net *"_s212", 0 0, L_0x55d56d966ac0;  1 drivers
v0x55d56d917360_0 .net *"_s214", 0 0, L_0x55d56d966c00;  1 drivers
v0x55d56d916e60_0 .net *"_s216", 31 0, L_0x55d56d966d10;  1 drivers
L_0x7fbe278dcb58 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d916f20_0 .net *"_s219", 21 0, L_0x7fbe278dcb58;  1 drivers
L_0x7fbe278dc180 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8a4b00_0 .net/2u *"_s22", 31 0, L_0x7fbe278dc180;  1 drivers
L_0x7fbe278dcba0 .functor BUFT 1, C4<00000000000000000000001000010001>, C4<0>, C4<0>, C4<0>;
v0x55d56d87ab30_0 .net/2u *"_s220", 31 0, L_0x7fbe278dcba0;  1 drivers
v0x55d56d8878c0_0 .net *"_s222", 0 0, L_0x55d56d966f50;  1 drivers
v0x55d56d887980_0 .net *"_s24", 0 0, L_0x55d56d961a50;  1 drivers
v0x55d56d887cf0_0 .net *"_s26", 31 0, L_0x55d56d961bd0;  1 drivers
L_0x7fbe278dc1c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d887db0_0 .net *"_s29", 27 0, L_0x7fbe278dc1c8;  1 drivers
L_0x7fbe278dc018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8a6620_0 .net *"_s3", 27 0, L_0x7fbe278dc018;  1 drivers
L_0x7fbe278dc210 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x55d56d8a66c0_0 .net/2u *"_s30", 31 0, L_0x7fbe278dc210;  1 drivers
v0x55d56d8e3f90_0 .net *"_s32", 0 0, L_0x55d56d961c70;  1 drivers
v0x55d56d8e4050_0 .net *"_s38", 31 0, L_0x55d56d961f40;  1 drivers
L_0x7fbe278dc060 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x55d56d8e46a0_0 .net/2u *"_s4", 31 0, L_0x7fbe278dc060;  1 drivers
L_0x7fbe278dc258 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8e4780_0 .net *"_s41", 27 0, L_0x7fbe278dc258;  1 drivers
L_0x7fbe278dc2a0 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x55d56d908740_0 .net/2u *"_s42", 31 0, L_0x7fbe278dc2a0;  1 drivers
v0x55d56d908800_0 .net *"_s44", 0 0, L_0x55d56d9620c0;  1 drivers
v0x55d56d907fe0_0 .net *"_s46", 31 0, L_0x55d56d962210;  1 drivers
L_0x7fbe278dc2e8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d9080c0_0 .net *"_s49", 27 0, L_0x7fbe278dc2e8;  1 drivers
L_0x7fbe278dc330 .functor BUFT 1, C4<00000000000000000000000000001011>, C4<0>, C4<0>, C4<0>;
v0x55d56d8fd440_0 .net/2u *"_s50", 31 0, L_0x7fbe278dc330;  1 drivers
v0x55d56d8fd520_0 .net *"_s52", 0 0, L_0x55d56d9622b0;  1 drivers
v0x55d56d8a9f60_0 .net *"_s56", 31 0, L_0x55d56d962500;  1 drivers
L_0x7fbe278dc378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8aa020_0 .net *"_s59", 27 0, L_0x7fbe278dc378;  1 drivers
v0x55d56d8a97b0_0 .net *"_s6", 0 0, L_0x55d56d9614b0;  1 drivers
L_0x7fbe278dc3c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8a9870_0 .net/2u *"_s60", 31 0, L_0x7fbe278dc3c0;  1 drivers
v0x55d56d858d20_0 .net *"_s62", 0 0, L_0x55d56d9625f0;  1 drivers
v0x55d56d858de0_0 .net *"_s64", 31 0, L_0x55d56d9627b0;  1 drivers
L_0x7fbe278dc408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d8569c0_0 .net *"_s67", 27 0, L_0x7fbe278dc408;  1 drivers
L_0x7fbe278dc450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55d56d856a80_0 .net/2u *"_s68", 31 0, L_0x7fbe278dc450;  1 drivers
v0x55d56d854220_0 .net *"_s70", 0 0, L_0x55d56d9629b0;  1 drivers
v0x55d56d8542e0_0 .net *"_s74", 31 0, L_0x55d56d962c20;  1 drivers
L_0x7fbe278dc498 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d86bc60_0 .net *"_s77", 27 0, L_0x7fbe278dc498;  1 drivers
L_0x7fbe278dc4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d86bd40_0 .net/2u *"_s78", 31 0, L_0x7fbe278dc4e0;  1 drivers
v0x55d56d865530_0 .net *"_s8", 31 0, L_0x55d56d9615f0;  1 drivers
v0x55d56d865610_0 .net *"_s80", 0 0, L_0x55d56d962e20;  1 drivers
v0x55d56d851ec0_0 .net *"_s82", 31 0, L_0x55d56d963000;  1 drivers
L_0x7fbe278dc528 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d851fa0_0 .net *"_s85", 27 0, L_0x7fbe278dc528;  1 drivers
L_0x7fbe278dc570 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d56d85fea0_0 .net/2u *"_s86", 31 0, L_0x7fbe278dc570;  1 drivers
v0x55d56d85ff60_0 .net *"_s88", 0 0, L_0x55d56d9630f0;  1 drivers
v0x55d56d85e740_0 .net *"_s90", 0 0, L_0x55d56d8726a0;  1 drivers
v0x55d56d85e800_0 .net *"_s92", 31 0, L_0x55d56d962f60;  1 drivers
L_0x7fbe278dc5b8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d85c3e0_0 .net *"_s95", 27 0, L_0x7fbe278dc5b8;  1 drivers
L_0x7fbe278dc600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55d56d85c4c0_0 .net/2u *"_s96", 31 0, L_0x7fbe278dc600;  1 drivers
v0x55d56d91df90_0 .net *"_s98", 0 0, L_0x55d56d963410;  1 drivers
v0x55d56d91e030_0 .var "adder_res", 31 0;
v0x55d56d91d7e0_0 .net "alu_arith_ops", 0 0, L_0x55d56d925c90;  1 drivers
v0x55d56d91d8a0_0 .var "alu_carry", 0 0;
v0x55d56d913de0_0 .net "alu_imm_ops", 0 0, L_0x55d56d9623f0;  1 drivers
v0x55d56d913ea0_0 .net "alu_logic_ops", 0 0, L_0x55d56d7e7b70;  1 drivers
v0x55d56d913630_0 .net "alu_mem_ops", 0 0, L_0x55d56d9641e0;  1 drivers
v0x55d56d9136f0_0 .var "alu_negative", 0 0;
v0x55d56d89b0d0_0 .net "alu_ops", 0 0, L_0x55d56d9643c0;  1 drivers
v0x55d56d89b190_0 .var "alu_overflow", 0 0;
v0x55d56d86c3a0_0 .var "alu_result", 31 0;
v0x55d56d86c480_0 .net "and_res", 31 0, L_0x55d56d9673f0;  1 drivers
v0x55d56d86c020_0 .net "branch_ops", 0 0, L_0x55d56d964f90;  1 drivers
v0x55d56d86c0e0_0 .var "carry_res_n", 0 0;
v0x55d56d8d1520_0 .var "carry_res_n_1", 31 0;
v0x55d56d8d1600_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d928be0_0 .net/s "imm", 31 0, L_0x55d56d966440;  1 drivers
v0x55d56d928ca0_0 .net "imm_ops", 0 0, L_0x55d56d9644f0;  1 drivers
v0x55d56d927b40_0 .net "instruction", 31 0, v0x55d56d915cb0_0;  alias, 1 drivers
v0x55d56d927c00_0 .net "load_imm_ops", 0 0, L_0x55d56d89a2f0;  1 drivers
v0x55d56d89ab70_0 .net "load_mem_ops", 0 0, L_0x55d56d870dc0;  1 drivers
v0x55d56d89ac10_0 .net "load_ops", 0 0, L_0x55d56d871660;  1 drivers
v0x55d56d87de10_0 .var "mem_addr", 9 0;
v0x55d56d87ded0_0 .net "mem_data_from", 31 0, v0x55d56d904b60_0;  alias, 1 drivers
v0x55d56d8a8c40_0 .net "mem_data_to", 31 0, L_0x55d56d9672c0;  alias, 1 drivers
v0x55d56d8a8d00_0 .net "mem_sel", 0 0, L_0x55d56d967090;  alias, 1 drivers
v0x55d56d8a7f50_0 .net "mem_we", 0 0, L_0x55d56d967250;  alias, 1 drivers
v0x55d56d8a8020_0 .net "opcode", 3 0, L_0x55d56d965540;  1 drivers
v0x55d56d8a72c0_0 .var "operand", 31 0;
v0x55d56d8a73a0_0 .var "pc", 8 0;
v0x55d56d8d4160_0 .var "regA", 31 0;
v0x55d56d8d4200_0 .var "regB", 31 0;
v0x55d56d8e2ab0_0 .var "regC", 2 0;
v0x55d56d8e2b70_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d8e0970_0 .net "store_mem_ops", 0 0, L_0x55d56d8709e0;  1 drivers
v0x55d56d8e0a30_0 .net "xor_res", 31 0, L_0x55d56d967460;  1 drivers
E_0x55d56d8b5720/0 .event edge, v0x55d56d91d7e0_0, v0x55d56d91e030_0, v0x55d56d86c0e0_0, v0x55d56d8d1520_0;
E_0x55d56d8b5720/1 .event edge, v0x55d56d8a8020_0, v0x55d56d8a72c0_0, v0x55d56d8d4160_0, v0x55d56d86c480_0;
E_0x55d56d8b5720/2 .event edge, v0x55d56d8e0a30_0;
E_0x55d56d8b5720 .event/or E_0x55d56d8b5720/0, E_0x55d56d8b5720/1, E_0x55d56d8b5720/2;
E_0x55d56d933510 .event edge, v0x55d56d8a8020_0, v0x55d56d8d1520_0, v0x55d56d8d4160_0, v0x55d56d8a72c0_0;
E_0x55d56d8aae90 .event edge, v0x55d56d8a8020_0, v0x55d56d8d4160_0, v0x55d56d8a72c0_0, v0x55d56d8d1520_0;
E_0x55d56d8aaed0 .event edge, v0x55d56d8a8020_0, v0x55d56d8d4160_0, v0x55d56d8a72c0_0;
E_0x55d56d897c90/0 .event edge, v0x55d56d89ac10_0, v0x55d56d89b0d0_0, v0x55d56d8c4910_0, v0x55d56d8d4200_0;
E_0x55d56d897c90/1 .event edge, v0x55d56d8e2ab0_0, v0x55d56d928ca0_0, v0x55d56d928be0_0, v0x55d56d902680_0;
E_0x55d56d897c90/2 .event edge, v0x55d56d904b60_0;
E_0x55d56d897c90 .event/or E_0x55d56d897c90/0, E_0x55d56d897c90/1, E_0x55d56d897c90/2;
E_0x55d56d897cd0 .event edge, v0x55d56d8a8020_0, v0x55d56d8d4200_0, v0x55d56d928be0_0;
L_0x55d56d951390 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc018;
L_0x55d56d9614b0 .cmp/eq 32, L_0x55d56d951390, L_0x7fbe278dc060;
L_0x55d56d9615f0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc0a8;
L_0x55d56d961730 .cmp/eq 32, L_0x55d56d9615f0, L_0x7fbe278dc0f0;
L_0x55d56d961910 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc138;
L_0x55d56d961a50 .cmp/eq 32, L_0x55d56d961910, L_0x7fbe278dc180;
L_0x55d56d961bd0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc1c8;
L_0x55d56d961c70 .cmp/eq 32, L_0x55d56d961bd0, L_0x7fbe278dc210;
L_0x55d56d961f40 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc258;
L_0x55d56d9620c0 .cmp/eq 32, L_0x55d56d961f40, L_0x7fbe278dc2a0;
L_0x55d56d962210 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc2e8;
L_0x55d56d9622b0 .cmp/eq 32, L_0x55d56d962210, L_0x7fbe278dc330;
L_0x55d56d962500 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc378;
L_0x55d56d9625f0 .cmp/eq 32, L_0x55d56d962500, L_0x7fbe278dc3c0;
L_0x55d56d9627b0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc408;
L_0x55d56d9629b0 .cmp/eq 32, L_0x55d56d9627b0, L_0x7fbe278dc450;
L_0x55d56d962c20 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc498;
L_0x55d56d962e20 .cmp/eq 32, L_0x55d56d962c20, L_0x7fbe278dc4e0;
L_0x55d56d963000 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc528;
L_0x55d56d9630f0 .cmp/eq 32, L_0x55d56d963000, L_0x7fbe278dc570;
L_0x55d56d962f60 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc5b8;
L_0x55d56d963410 .cmp/eq 32, L_0x55d56d962f60, L_0x7fbe278dc600;
L_0x55d56d9636b0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc648;
L_0x55d56d9637a0 .cmp/eq 32, L_0x55d56d9636b0, L_0x7fbe278dc690;
L_0x55d56d9639b0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc6d8;
L_0x55d56d963aa0 .cmp/eq 32, L_0x55d56d9639b0, L_0x7fbe278dc720;
L_0x55d56d963db0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc768;
L_0x55d56d963ea0 .cmp/ne 32, L_0x55d56d963db0, L_0x7fbe278dc7b0;
L_0x55d56d964560 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc7f8;
L_0x55d56d964650 .cmp/eq 32, L_0x55d56d964560, L_0x7fbe278dc840;
L_0x55d56d964890 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc888;
L_0x55d56d964980 .cmp/eq 32, L_0x55d56d964890, L_0x7fbe278dc8d0;
L_0x55d56d964d60 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc918;
L_0x55d56d964e50 .cmp/eq 32, L_0x55d56d964d60, L_0x7fbe278dc960;
L_0x55d56d965150 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dc9a8;
L_0x55d56d965240 .cmp/eq 32, L_0x55d56d965150, L_0x7fbe278dc9f0;
L_0x55d56d965540 .part v0x55d56d915cb0_0, 28, 4;
L_0x55d56d9655e0 .concat [ 4 28 0 0], L_0x55d56d965540, L_0x7fbe278dca38;
L_0x55d56d965810 .cmp/eq 32, L_0x55d56d9655e0, L_0x7fbe278dca80;
L_0x55d56d965950 .part v0x55d56d915cb0_0, 0, 16;
L_0x55d56d965b40 .part v0x55d56d8d4160_0, 0, 16;
L_0x55d56d965be0 .concat [ 16 16 0 0], L_0x55d56d965b40, L_0x55d56d965950;
L_0x55d56d965e30 .part v0x55d56d915cb0_0, 27, 1;
L_0x55d56d965ed0 .concat [ 1 1 1 1], L_0x55d56d965e30, L_0x55d56d965e30, L_0x55d56d965e30, L_0x55d56d965e30;
L_0x55d56d966130 .part v0x55d56d915cb0_0, 0, 28;
L_0x55d56d9661d0 .concat [ 28 4 0 0], L_0x55d56d966130, L_0x55d56d965ed0;
L_0x55d56d966440 .functor MUXZ 32, L_0x55d56d9661d0, L_0x55d56d965be0, L_0x55d56d965810, C4<>;
L_0x55d56d966840 .concat [ 10 22 0 0], v0x55d56d87de10_0, L_0x7fbe278dcac8;
L_0x55d56d966ac0 .cmp/ne 32, L_0x55d56d966840, L_0x7fbe278dcb10;
L_0x55d56d966d10 .concat [ 10 22 0 0], v0x55d56d87de10_0, L_0x7fbe278dcb58;
L_0x55d56d966f50 .cmp/ne 32, L_0x55d56d966d10, L_0x7fbe278dcba0;
S_0x55d56d92f0f0 .scope module, "convert_final_result" "convert_Neg_to_Pos" 5 189, 11 3 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 1 "sign";
    .port_info 7 /OUTPUT 8 "sum";
    .port_info 8 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dccc0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d967cc0 .functor XOR 8, v0x55d56d94c820_0, L_0x7fbe278dccc0, C4<00000000>, C4<00000000>;
L_0x7fbe278dcd08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x55d56d911840_0 .net/2u *"_s4", 2 0, L_0x7fbe278dcd08;  1 drivers
L_0x7fbe278dcd50 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x55d56d91d130_0 .net/2u *"_s8", 2 0, L_0x7fbe278dcd50;  1 drivers
v0x55d56d91d210_0 .net "a", 7 0, v0x55d56d94c820_0;  alias, 1 drivers
v0x55d56d924460_0 .net "a_xor", 7 0, L_0x55d56d967cc0;  1 drivers
v0x55d56d924540_0 .net "aux1", 0 0, L_0x55d56d9682b0;  1 drivers
v0x55d56d9223c0_0 .net "aux2", 0 0, L_0x55d56d968810;  1 drivers
v0x55d56d920180_0 .net "aux3", 0 0, L_0x55d56d968e60;  1 drivers
v0x55d56d920270_0 .net "aux4", 0 0, L_0x55d56d969460;  1 drivers
v0x55d56d912fd0_0 .net "aux5", 0 0, L_0x55d56d969a20;  1 drivers
v0x55d56d913070_0 .net "aux6", 0 0, L_0x55d56d96a000;  1 drivers
v0x55d56d91a300_0 .net "aux7", 0 0, L_0x55d56d96a580;  1 drivers
v0x55d56d918170_0 .net "aux_xor", 7 0, L_0x7fbe278dccc0;  1 drivers
L_0x7fbe278dcd98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d918230_0 .net "b", 7 0, L_0x7fbe278dcd98;  1 drivers
L_0x7fbe278dcde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d915fd0_0 .net "ci", 0 0, L_0x7fbe278dcde0;  1 drivers
v0x55d56d916070_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d812f80_0 .net "complement1_finish", 0 0, L_0x55d56d967e70;  alias, 1 drivers
v0x55d56d813020_0 .net "complement1_finish_aux", 0 0, L_0x55d56d967d80;  1 drivers
v0x55d56d91a550_0 .net "complement1_sel", 0 0, L_0x55d56d96b150;  1 drivers
v0x55d56d91a5f0_0 .var "counter", 2 0;
v0x55d56d924700_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d9247a0_0 .var "sign", 0 0;
v0x55d56d894660_0 .var "sum", 7 0;
v0x55d56d894740_0 .net "sum_aux", 7 0, L_0x55d56d96ade0;  1 drivers
L_0x55d56d967d80 .cmp/eq 3, v0x55d56d91a5f0_0, L_0x7fbe278dcd08;
L_0x55d56d967e70 .cmp/eq 3, v0x55d56d91a5f0_0, L_0x7fbe278dcd50;
L_0x55d56d9683c0 .part L_0x55d56d967cc0, 0, 1;
L_0x55d56d9684b0 .part L_0x7fbe278dcd98, 0, 1;
L_0x55d56d968920 .part L_0x55d56d967cc0, 1, 1;
L_0x55d56d9689c0 .part L_0x7fbe278dcd98, 1, 1;
L_0x55d56d968f70 .part L_0x55d56d967cc0, 2, 1;
L_0x55d56d9690a0 .part L_0x7fbe278dcd98, 2, 1;
L_0x55d56d969570 .part L_0x55d56d967cc0, 3, 1;
L_0x55d56d969610 .part L_0x7fbe278dcd98, 3, 1;
L_0x55d56d969b30 .part L_0x55d56d967cc0, 4, 1;
L_0x55d56d969bd0 .part L_0x7fbe278dcd98, 4, 1;
L_0x55d56d96a110 .part L_0x55d56d967cc0, 5, 1;
L_0x55d56d96a1b0 .part L_0x7fbe278dcd98, 5, 1;
L_0x55d56d96a690 .part L_0x55d56d967cc0, 6, 1;
L_0x55d56d96a730 .part L_0x7fbe278dcd98, 6, 1;
L_0x55d56d96ac00 .part L_0x55d56d967cc0, 7, 1;
L_0x55d56d96aca0 .part L_0x7fbe278dcd98, 7, 1;
LS_0x55d56d96ade0_0_0 .concat8 [ 1 1 1 1], L_0x55d56d968240, L_0x55d56d968770, L_0x55d56d968dc0, L_0x55d56d9693c0;
LS_0x55d56d96ade0_0_4 .concat8 [ 1 1 1 1], L_0x55d56d969980, L_0x55d56d969f60, L_0x55d56d96a4e0, L_0x55d56d96aa50;
L_0x55d56d96ade0 .concat8 [ 4 4 0 0], LS_0x55d56d96ade0_0_0, LS_0x55d56d96ade0_0_4;
S_0x55d56d92e9f0 .scope module, "adder0" "full_adder" 11 32, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d967fb0 .functor XOR 1, L_0x55d56d9683c0, L_0x55d56d9684b0, C4<0>, C4<0>;
L_0x55d56d968020 .functor AND 1, L_0x55d56d967fb0, L_0x7fbe278dcde0, C4<1>, C4<1>;
L_0x55d56d968130 .functor AND 1, L_0x55d56d9683c0, L_0x55d56d9684b0, C4<1>, C4<1>;
L_0x55d56d968240 .functor XOR 1, L_0x55d56d967fb0, L_0x7fbe278dcde0, C4<0>, C4<0>;
L_0x55d56d9682b0 .functor OR 1, L_0x55d56d968020, L_0x55d56d968130, C4<0>, C4<0>;
v0x55d56d8dc6f0_0 .net "a", 0 0, L_0x55d56d9683c0;  1 drivers
v0x55d56d8dc7b0_0 .net "b", 0 0, L_0x55d56d9684b0;  1 drivers
v0x55d56d8da5b0_0 .net "ci", 0 0, L_0x7fbe278dcde0;  alias, 1 drivers
v0x55d56d8da680_0 .net "co", 0 0, L_0x55d56d9682b0;  alias, 1 drivers
v0x55d56d8d8470_0 .net "out_and1", 0 0, L_0x55d56d968020;  1 drivers
v0x55d56d8d6330_0 .net "out_and2", 0 0, L_0x55d56d968130;  1 drivers
v0x55d56d8d63f0_0 .net "out_xor", 0 0, L_0x55d56d967fb0;  1 drivers
v0x55d56d8cf680_0 .net "sum", 0 0, L_0x55d56d968240;  1 drivers
S_0x55d56d8cd540 .scope module, "adder1" "full_adder" 11 42, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d968580 .functor XOR 1, L_0x55d56d968920, L_0x55d56d9689c0, C4<0>, C4<0>;
L_0x55d56d9685f0 .functor AND 1, L_0x55d56d968580, L_0x55d56d9682b0, C4<1>, C4<1>;
L_0x55d56d9686b0 .functor AND 1, L_0x55d56d968920, L_0x55d56d9689c0, C4<1>, C4<1>;
L_0x55d56d968770 .functor XOR 1, L_0x55d56d968580, L_0x55d56d9682b0, C4<0>, C4<0>;
L_0x55d56d968810 .functor OR 1, L_0x55d56d9685f0, L_0x55d56d9686b0, C4<0>, C4<0>;
v0x55d56d8cb3a0_0 .net "a", 0 0, L_0x55d56d968920;  1 drivers
v0x55d56d8cb460_0 .net "b", 0 0, L_0x55d56d9689c0;  1 drivers
v0x55d56d8c9370_0 .net "ci", 0 0, L_0x55d56d9682b0;  alias, 1 drivers
v0x55d56d8c9470_0 .net "co", 0 0, L_0x55d56d968810;  alias, 1 drivers
v0x55d56d8c6690_0 .net "out_and1", 0 0, L_0x55d56d9685f0;  1 drivers
v0x55d56d8c6780_0 .net "out_and2", 0 0, L_0x55d56d9686b0;  1 drivers
v0x55d56d8c4550_0 .net "out_xor", 0 0, L_0x55d56d968580;  1 drivers
v0x55d56d8c4610_0 .net "sum", 0 0, L_0x55d56d968770;  1 drivers
S_0x55d56d8c23b0 .scope module, "adder2" "full_adder" 11 52, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d968af0 .functor XOR 1, L_0x55d56d968f70, L_0x55d56d9690a0, C4<0>, C4<0>;
L_0x55d56d968b60 .functor AND 1, L_0x55d56d968af0, L_0x55d56d968810, C4<1>, C4<1>;
L_0x55d56d968cb0 .functor AND 1, L_0x55d56d968f70, L_0x55d56d9690a0, C4<1>, C4<1>;
L_0x55d56d968dc0 .functor XOR 1, L_0x55d56d968af0, L_0x55d56d968810, C4<0>, C4<0>;
L_0x55d56d968e60 .functor OR 1, L_0x55d56d968b60, L_0x55d56d968cb0, C4<0>, C4<0>;
v0x55d56d8c0380_0 .net "a", 0 0, L_0x55d56d968f70;  1 drivers
v0x55d56d8c0460_0 .net "b", 0 0, L_0x55d56d9690a0;  1 drivers
v0x55d56d9074a0_0 .net "ci", 0 0, L_0x55d56d968810;  alias, 1 drivers
v0x55d56d907570_0 .net "co", 0 0, L_0x55d56d968e60;  alias, 1 drivers
v0x55d56d907970_0 .net "out_and1", 0 0, L_0x55d56d968b60;  1 drivers
v0x55d56d907a60_0 .net "out_and2", 0 0, L_0x55d56d968cb0;  1 drivers
v0x55d56d9012e0_0 .net "out_xor", 0 0, L_0x55d56d968af0;  1 drivers
v0x55d56d9013a0_0 .net "sum", 0 0, L_0x55d56d968dc0;  1 drivers
S_0x55d56d9055f0 .scope module, "adder3" "full_adder" 11 62, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d969190 .functor XOR 1, L_0x55d56d969570, L_0x55d56d969610, C4<0>, C4<0>;
L_0x55d56d969200 .functor AND 1, L_0x55d56d969190, L_0x55d56d968e60, C4<1>, C4<1>;
L_0x55d56d969300 .functor AND 1, L_0x55d56d969570, L_0x55d56d969610, C4<1>, C4<1>;
L_0x55d56d9693c0 .functor XOR 1, L_0x55d56d969190, L_0x55d56d968e60, C4<0>, C4<0>;
L_0x55d56d969460 .functor OR 1, L_0x55d56d969200, L_0x55d56d969300, C4<0>, C4<0>;
v0x55d56d9034b0_0 .net "a", 0 0, L_0x55d56d969570;  1 drivers
v0x55d56d903590_0 .net "b", 0 0, L_0x55d56d969610;  1 drivers
v0x55d56d8f63b0_0 .net "ci", 0 0, L_0x55d56d968e60;  alias, 1 drivers
v0x55d56d8f6480_0 .net "co", 0 0, L_0x55d56d969460;  alias, 1 drivers
v0x55d56d8fa6c0_0 .net "out_and1", 0 0, L_0x55d56d969200;  1 drivers
v0x55d56d8fa7b0_0 .net "out_and2", 0 0, L_0x55d56d969300;  1 drivers
v0x55d56d8f8580_0 .net "out_xor", 0 0, L_0x55d56d969190;  1 drivers
v0x55d56d8f8640_0 .net "sum", 0 0, L_0x55d56d9693c0;  1 drivers
S_0x55d56d8ee480 .scope module, "adder4" "full_adder" 11 72, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d9697a0 .functor XOR 1, L_0x55d56d969b30, L_0x55d56d969bd0, C4<0>, C4<0>;
L_0x55d56d969810 .functor AND 1, L_0x55d56d9697a0, L_0x55d56d969460, C4<1>, C4<1>;
L_0x55d56d969910 .functor AND 1, L_0x55d56d969b30, L_0x55d56d969bd0, C4<1>, C4<1>;
L_0x55d56d969980 .functor XOR 1, L_0x55d56d9697a0, L_0x55d56d969460, C4<0>, C4<0>;
L_0x55d56d969a20 .functor OR 1, L_0x55d56d969810, L_0x55d56d969910, C4<0>, C4<0>;
v0x55d56d8f2790_0 .net "a", 0 0, L_0x55d56d969b30;  1 drivers
v0x55d56d8f2870_0 .net "b", 0 0, L_0x55d56d969bd0;  1 drivers
v0x55d56d8f0650_0 .net "ci", 0 0, L_0x55d56d969460;  alias, 1 drivers
v0x55d56d8f06f0_0 .net "co", 0 0, L_0x55d56d969a20;  alias, 1 drivers
v0x55d56d8bab90_0 .net "out_and1", 0 0, L_0x55d56d969810;  1 drivers
v0x55d56d8bac80_0 .net "out_and2", 0 0, L_0x55d56d969910;  1 drivers
v0x55d56d8b8a50_0 .net "out_xor", 0 0, L_0x55d56d9697a0;  1 drivers
v0x55d56d8b8b10_0 .net "sum", 0 0, L_0x55d56d969980;  1 drivers
S_0x55d56d8b6910 .scope module, "adder5" "full_adder" 11 82, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d969ce0 .functor XOR 1, L_0x55d56d96a110, L_0x55d56d96a1b0, C4<0>, C4<0>;
L_0x55d56d969d50 .functor AND 1, L_0x55d56d969ce0, L_0x55d56d969a20, C4<1>, C4<1>;
L_0x55d56d969ea0 .functor AND 1, L_0x55d56d96a110, L_0x55d56d96a1b0, C4<1>, C4<1>;
L_0x55d56d969f60 .functor XOR 1, L_0x55d56d969ce0, L_0x55d56d969a20, C4<0>, C4<0>;
L_0x55d56d96a000 .functor OR 1, L_0x55d56d969d50, L_0x55d56d969ea0, C4<0>, C4<0>;
v0x55d56d8b47d0_0 .net "a", 0 0, L_0x55d56d96a110;  1 drivers
v0x55d56d8b48b0_0 .net "b", 0 0, L_0x55d56d96a1b0;  1 drivers
v0x55d56d8b2690_0 .net "ci", 0 0, L_0x55d56d969a20;  alias, 1 drivers
v0x55d56d8b2730_0 .net "co", 0 0, L_0x55d56d96a000;  alias, 1 drivers
v0x55d56d8b0550_0 .net "out_and1", 0 0, L_0x55d56d969d50;  1 drivers
v0x55d56d8b0640_0 .net "out_and2", 0 0, L_0x55d56d969ea0;  1 drivers
v0x55d56d8ae410_0 .net "out_xor", 0 0, L_0x55d56d969ce0;  1 drivers
v0x55d56d8ae4b0_0 .net "sum", 0 0, L_0x55d56d969f60;  1 drivers
S_0x55d56d898640 .scope module, "adder6" "full_adder" 11 92, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d969c70 .functor XOR 1, L_0x55d56d96a690, L_0x55d56d96a730, C4<0>, C4<0>;
L_0x55d56d96a2d0 .functor AND 1, L_0x55d56d969c70, L_0x55d56d96a000, C4<1>, C4<1>;
L_0x55d56d96a420 .functor AND 1, L_0x55d56d96a690, L_0x55d56d96a730, C4<1>, C4<1>;
L_0x55d56d96a4e0 .functor XOR 1, L_0x55d56d969c70, L_0x55d56d96a000, C4<0>, C4<0>;
L_0x55d56d96a580 .functor OR 1, L_0x55d56d96a2d0, L_0x55d56d96a420, C4<0>, C4<0>;
v0x55d56d896500_0 .net "a", 0 0, L_0x55d56d96a690;  1 drivers
v0x55d56d8965e0_0 .net "b", 0 0, L_0x55d56d96a730;  1 drivers
v0x55d56d8943c0_0 .net "ci", 0 0, L_0x55d56d96a000;  alias, 1 drivers
v0x55d56d894490_0 .net "co", 0 0, L_0x55d56d96a580;  alias, 1 drivers
v0x55d56d892280_0 .net "out_and1", 0 0, L_0x55d56d96a2d0;  1 drivers
v0x55d56d892370_0 .net "out_and2", 0 0, L_0x55d56d96a420;  1 drivers
v0x55d56d890140_0 .net "out_xor", 0 0, L_0x55d56d969c70;  1 drivers
v0x55d56d890200_0 .net "sum", 0 0, L_0x55d56d96a4e0;  1 drivers
S_0x55d56d88e000 .scope module, "adder7" "full_adder" 11 102, 9 3 0, S_0x55d56d92f0f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96a860 .functor XOR 1, L_0x55d56d96ac00, L_0x55d56d96aca0, C4<0>, C4<0>;
L_0x55d56d96a8d0 .functor AND 1, L_0x55d56d96a860, L_0x55d56d96a580, C4<1>, C4<1>;
L_0x55d56d96a990 .functor AND 1, L_0x55d56d96ac00, L_0x55d56d96aca0, C4<1>, C4<1>;
L_0x55d56d96aa50 .functor XOR 1, L_0x55d56d96a860, L_0x55d56d96a580, C4<0>, C4<0>;
L_0x55d56d96aaf0 .functor OR 1, L_0x55d56d96a8d0, L_0x55d56d96a990, C4<0>, C4<0>;
v0x55d56d88bec0_0 .net "a", 0 0, L_0x55d56d96ac00;  1 drivers
v0x55d56d88bfa0_0 .net "b", 0 0, L_0x55d56d96aca0;  1 drivers
v0x55d56d889cf0_0 .net "ci", 0 0, L_0x55d56d96a580;  alias, 1 drivers
v0x55d56d889df0_0 .net "co", 0 0, L_0x55d56d96aaf0;  1 drivers
v0x55d56d868c10_0 .net "out_and1", 0 0, L_0x55d56d96a8d0;  1 drivers
v0x55d56d868d00_0 .net "out_and2", 0 0, L_0x55d56d96a990;  1 drivers
v0x55d56d8606b0_0 .net "out_xor", 0 0, L_0x55d56d96a860;  1 drivers
v0x55d56d860750_0 .net "sum", 0 0, L_0x55d56d96aa50;  1 drivers
S_0x55d56d8967a0 .scope module, "cprint" "xcprint" 5 238, 12 4 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 8 "data_in";
v0x55d56d889ff0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d88a090_0 .net "data_in", 7 0, L_0x55d56d97d170;  1 drivers
v0x55d56d8b8cf0_0 .net "sel", 0 0, L_0x55d56d97d100;  1 drivers
S_0x55d56d8f2a30 .scope module, "displayDecoder" "xdispDecoder" 5 201, 13 3 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "msg";
    .port_info 3 /INPUT 1 "display_sel";
    .port_info 4 /INPUT 1 "wr_enable";
    .port_info 5 /INPUT 8 "bin";
    .port_info 6 /INPUT 1 "sgn";
    .port_info 7 /INPUT 2 "dot";
    .port_info 8 /OUTPUT 4 "disp_select";
    .port_info 9 /OUTPUT 8 "disp_value";
v0x55d56d8f66b0_0 .net "LED_activating_counter", 1 0, L_0x55d56d96b210;  1 drivers
v0x55d56d8f67b0_0 .var "aux", 4 0;
v0x55d56d905890_0 .var "bcd", 11 0;
v0x55d56d905950_0 .net "bin", 7 0, v0x55d56d894660_0;  alias, 1 drivers
v0x55d56d8dead0_0 .var "bin_reg", 7 0;
v0x55d56d8deb90_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d8e0c10_0 .var "disp_dot", 1 0;
v0x55d56d8e0cf0_0 .var "disp_select", 3 0;
v0x55d56d8d4460_0 .var "disp_value", 7 0;
v0x55d56d8ac240_0 .net "display_sel", 0 0, v0x55d56d9047e0_0;  alias, 1 drivers
L_0x7fbe278dce70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d56d8ac2e0_0 .net "dot", 1 0, L_0x7fbe278dce70;  1 drivers
v0x55d56d8abe00_0 .var "j", 3 0;
L_0x7fbe278dce28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d56d8abee0_0 .net "msg", 1 0, L_0x7fbe278dce28;  1 drivers
v0x55d56d8d3d80_0 .var "refresh_counter", 19 0;
v0x55d56d8d3e60_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d8cafc0_0 .net "sgn", 0 0, v0x55d56d9247a0_0;  alias, 1 drivers
v0x55d56d8cb060_0 .net "wr_enable", 0 0, L_0x55d56d967250;  alias, 1 drivers
E_0x55d56d8afbe0/0 .event edge, v0x55d56d8f66b0_0, v0x55d56d8abee0_0, v0x55d56d905890_0, v0x55d56d8ac2e0_0;
E_0x55d56d8afbe0/1 .event edge, v0x55d56d9247a0_0;
E_0x55d56d8afbe0 .event/or E_0x55d56d8afbe0/0, E_0x55d56d8afbe0/1;
E_0x55d56d88a170 .event edge, v0x55d56d8f67b0_0, v0x55d56d8e0c10_0;
E_0x55d56d8faa80 .event edge, v0x55d56d905890_0, v0x55d56d8dead0_0;
L_0x55d56d96b210 .part v0x55d56d8d3d80_0, 18, 2;
S_0x55d56d900f00 .scope module, "ram" "xram" 5 104, 14 4 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 9 "pc";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /INPUT 1 "data_sel";
    .port_info 4 /INPUT 1 "data_we";
    .port_info 5 /INPUT 9 "data_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data_out";
L_0x55d56d967630 .functor BUFZ 9, L_0x55d56d9667a0, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x55d56d9676a0 .functor BUFZ 1, L_0x55d56d967250, C4<0>, C4<0>, C4<0>;
L_0x55d56d967710 .functor BUFZ 32, L_0x55d56d9672c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55d56d967780 .functor BUFZ 1, v0x55d56d902a20_0, C4<0>, C4<0>, C4<0>;
L_0x55d56d9677f0 .functor BUFZ 32, v0x55d56d8899d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55d56d8cb100_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d8f60a0_0 .net "data_addr", 8 0, L_0x55d56d9667a0;  1 drivers
v0x55d56d8ee0a0_0 .net "data_addr_int", 8 0, L_0x55d56d967630;  1 drivers
v0x55d56d8ee160_0 .net "data_en_int", 0 0, L_0x55d56d967780;  1 drivers
v0x55d56d87a8b0_0 .net "data_in", 31 0, L_0x55d56d9672c0;  alias, 1 drivers
v0x55d56d87a9c0_0 .net "data_in_int", 31 0, L_0x55d56d967710;  1 drivers
v0x55d56d889910_0 .net "data_out", 31 0, L_0x55d56d9677f0;  alias, 1 drivers
v0x55d56d8899d0_0 .var "data_out_int", 31 0;
v0x55d56d91fda0_0 .net "data_sel", 0 0, v0x55d56d902a20_0;  alias, 1 drivers
v0x55d56d91fe40_0 .net "data_we", 0 0, L_0x55d56d967250;  alias, 1 drivers
v0x55d56d91fee0_0 .net "data_we_int", 0 0, L_0x55d56d9676a0;  1 drivers
L_0x7fbe278dcbe8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d915bf0_0 .net "instr_en", 0 0, L_0x7fbe278dcbe8;  1 drivers
v0x55d56d915cb0_0 .var "instruction", 31 0;
v0x55d56d8cf920 .array "mem", 0 511, 31 0;
v0x55d56d8cf9c0_0 .net "pc", 8 0, v0x55d56d8a73a0_0;  alias, 1 drivers
S_0x55d56d8c6930 .scope module, "real_alu" "xALU" 5 213, 15 3 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "alu_sel";
    .port_info 3 /INPUT 1 "wr_enable";
    .port_info 4 /INPUT 4 "first_nr";
    .port_info 5 /INPUT 4 "second_nr";
    .port_info 6 /INPUT 4 "operation";
    .port_info 7 /OUTPUT 8 "result_uncoded";
    .port_info 8 /OUTPUT 1 "alu_done";
L_0x7fbe278dceb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d56d96b2b0 .functor XNOR 1, L_0x55d56d96c070, L_0x7fbe278dceb8, C4<0>, C4<0>;
L_0x7fbe278dcf00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d56d96b370 .functor XNOR 1, L_0x55d56d9757c0, L_0x7fbe278dcf00, C4<0>, C4<0>;
L_0x55d56d96b480 .functor OR 1, L_0x55d56d96b2b0, L_0x55d56d96b370, C4<0>, C4<0>;
L_0x7fbe278dcf48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55d56d96b590 .functor XNOR 1, L_0x55d56d979ad0, L_0x7fbe278dcf48, C4<0>, C4<0>;
L_0x55d56d96b6a0 .functor OR 1, L_0x55d56d96b480, L_0x55d56d96b590, C4<0>, C4<0>;
L_0x55d56d96b850 .functor AND 1, v0x55d56d8c0c30_0, L_0x55d56d96b7b0, C4<1>, C4<1>;
L_0x55d56d96b950 .functor AND 1, L_0x55d56d96b850, L_0x55d56d967250, C4<1>, C4<1>;
L_0x55d56d96bb00 .functor AND 1, v0x55d56d8c0c30_0, L_0x55d56d96ba60, C4<1>, C4<1>;
L_0x55d56d96bc50 .functor AND 1, L_0x55d56d96bb00, L_0x55d56d967250, C4<1>, C4<1>;
L_0x55d56d96bdb0 .functor AND 1, v0x55d56d8c0c30_0, L_0x55d56d96bd10, C4<1>, C4<1>;
L_0x55d56d96be70 .functor AND 1, L_0x55d56d96bdb0, L_0x55d56d967250, C4<1>, C4<1>;
v0x55d56d94b0d0_0 .net/2u *"_s0", 0 0, L_0x7fbe278dceb8;  1 drivers
v0x55d56d94b1d0_0 .net/2u *"_s10", 0 0, L_0x7fbe278dcf48;  1 drivers
v0x55d56d94b2b0_0 .net *"_s12", 0 0, L_0x55d56d96b590;  1 drivers
v0x55d56d94b350_0 .net *"_s17", 0 0, L_0x55d56d96b7b0;  1 drivers
v0x55d56d94b430_0 .net *"_s18", 0 0, L_0x55d56d96b850;  1 drivers
v0x55d56d94b510_0 .net *"_s2", 0 0, L_0x55d56d96b2b0;  1 drivers
v0x55d56d94b5d0_0 .net *"_s23", 0 0, L_0x55d56d96ba60;  1 drivers
v0x55d56d94b6b0_0 .net *"_s24", 0 0, L_0x55d56d96bb00;  1 drivers
v0x55d56d94b790_0 .net *"_s29", 0 0, L_0x55d56d96bd10;  1 drivers
v0x55d56d94b900_0 .net *"_s30", 0 0, L_0x55d56d96bdb0;  1 drivers
v0x55d56d94b9e0_0 .net/2u *"_s4", 0 0, L_0x7fbe278dcf00;  1 drivers
v0x55d56d94bac0_0 .net *"_s6", 0 0, L_0x55d56d96b370;  1 drivers
v0x55d56d94bb80_0 .net *"_s8", 0 0, L_0x55d56d96b480;  1 drivers
v0x55d56d94bc40_0 .var "alu_done", 0 0;
v0x55d56d94bce0_0 .net "alu_done_aux", 0 0, L_0x55d56d96b6a0;  1 drivers
v0x55d56d94bd80_0 .net "alu_sel", 0 0, v0x55d56d8c0c30_0;  alias, 1 drivers
v0x55d56d94be20_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d94bec0_0 .net "div_sel", 0 0, L_0x55d56d96be70;  1 drivers
v0x55d56d94bf90_0 .net "division_done", 0 0, L_0x55d56d979ad0;  1 drivers
v0x55d56d94c060_0 .net "done_sum", 0 0, L_0x55d56d96c070;  1 drivers
v0x55d56d94c130_0 .net "first_nr", 3 0, v0x55d56d895290_0;  alias, 1 drivers
v0x55d56d94c200_0 .var "first_nr_reg", 3 0;
v0x55d56d94c2a0_0 .net "mult_sel", 0 0, L_0x55d56d96bc50;  1 drivers
v0x55d56d94c370_0 .net "multiply_done", 0 0, L_0x55d56d9757c0;  1 drivers
v0x55d56d94c440_0 .net "operation", 3 0, v0x55d56d8930b0_0;  alias, 1 drivers
v0x55d56d94c510_0 .var "operation_reg", 3 0;
v0x55d56d94c5b0_0 .net "result_finish_adder", 7 0, v0x55d56d76cb00_0;  1 drivers
v0x55d56d94c680_0 .net "result_finish_div", 7 0, v0x55d56d93cd30_0;  1 drivers
v0x55d56d94c750_0 .net "result_finish_mult", 7 0, v0x55d56d94a850_0;  1 drivers
v0x55d56d94c820_0 .var "result_uncoded", 7 0;
v0x55d56d94c8f0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d94c990_0 .net "second_nr", 3 0, v0x55d56d892c40_0;  alias, 1 drivers
v0x55d56d94ca60_0 .var "second_nr_reg", 3 0;
v0x55d56d94cb00_0 .net "sum_sel", 0 0, L_0x55d56d96b950;  1 drivers
v0x55d56d94cbd0_0 .net "wr_enable", 0 0, L_0x55d56d967250;  alias, 1 drivers
L_0x55d56d96b7b0 .part v0x55d56d8930b0_0, 0, 1;
L_0x55d56d96ba60 .part v0x55d56d8930b0_0, 1, 1;
L_0x55d56d96bd10 .part v0x55d56d8930b0_0, 2, 1;
S_0x55d56d8c62b0 .scope module, "adder4bits" "full_adder_4bits" 15 34, 16 3 0, S_0x55d56d8c6930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /OUTPUT 1 "done_sum";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7fbe278dcfd8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55d56d774240_0 .net/2u *"_s2", 3 0, L_0x7fbe278dcfd8;  1 drivers
L_0x7fbe278dd020 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55d56d774340_0 .net/2u *"_s6", 3 0, L_0x7fbe278dd020;  1 drivers
v0x55d56d774420_0 .net "a", 3 0, v0x55d56d94c200_0;  1 drivers
v0x55d56d7744e0_0 .var "a_aux", 7 0;
v0x55d56d7d4690_0 .net "aux1", 0 0, L_0x55d56d96c4f0;  1 drivers
v0x55d56d7d47d0_0 .net "aux2", 0 0, L_0x55d56d96ca10;  1 drivers
v0x55d56d7d48c0_0 .net "aux3", 0 0, L_0x55d56d96d030;  1 drivers
v0x55d56d7d49b0_0 .net "aux4", 0 0, L_0x55d56d96d570;  1 drivers
v0x55d56d72c780_0 .net "aux5", 0 0, L_0x55d56d96db90;  1 drivers
v0x55d56d72c8b0_0 .net "aux6", 0 0, L_0x55d56d96e140;  1 drivers
v0x55d56d72c9a0_0 .net "aux7", 0 0, L_0x55d56d96e690;  1 drivers
v0x55d56d72ca90_0 .net "aux_sum_final", 7 0, L_0x55d56d96f170;  1 drivers
v0x55d56d7bf3d0_0 .net "b", 3 0, v0x55d56d94ca60_0;  1 drivers
v0x55d56d7bf4b0_0 .var "b_aux", 7 0;
L_0x7fbe278dcf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d56d7bf590_0 .net "ci", 0 0, L_0x7fbe278dcf90;  1 drivers
v0x55d56d7bf630_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d71f8d0_0 .var "counter", 3 0;
v0x55d56d71faa0_0 .net "done_aux", 0 0, L_0x55d56d96bf80;  1 drivers
v0x55d56d71fb60_0 .net "done_sum", 0 0, L_0x55d56d96c070;  alias, 1 drivers
v0x55d56d71fc20_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d76ca40_0 .net "start", 0 0, L_0x55d56d96b950;  alias, 1 drivers
v0x55d56d76cb00_0 .var "sum", 7 0;
L_0x55d56d96bf80 .cmp/eq 4, v0x55d56d71f8d0_0, L_0x7fbe278dcfd8;
L_0x55d56d96c070 .cmp/eq 4, v0x55d56d71f8d0_0, L_0x7fbe278dd020;
L_0x55d56d96c5b0 .part v0x55d56d7744e0_0, 0, 1;
L_0x55d56d96c650 .part v0x55d56d7bf4b0_0, 0, 1;
L_0x55d56d96cb20 .part v0x55d56d7744e0_0, 1, 1;
L_0x55d56d96cc10 .part v0x55d56d7bf4b0_0, 1, 1;
L_0x55d56d96d0f0 .part v0x55d56d7744e0_0, 2, 1;
L_0x55d56d96d190 .part v0x55d56d7bf4b0_0, 2, 1;
L_0x55d56d96d680 .part v0x55d56d7744e0_0, 3, 1;
L_0x55d56d96d7b0 .part v0x55d56d7bf4b0_0, 3, 1;
L_0x55d56d96dca0 .part v0x55d56d7744e0_0, 4, 1;
L_0x55d56d96dd40 .part v0x55d56d7bf4b0_0, 4, 1;
L_0x55d56d96e250 .part v0x55d56d7744e0_0, 5, 1;
L_0x55d56d96e2f0 .part v0x55d56d7bf4b0_0, 5, 1;
L_0x55d56d96e7a0 .part v0x55d56d7744e0_0, 6, 1;
L_0x55d56d96e840 .part v0x55d56d7bf4b0_0, 6, 1;
L_0x55d56d96ed70 .part v0x55d56d7744e0_0, 7, 1;
L_0x55d56d96ef20 .part v0x55d56d7bf4b0_0, 7, 1;
LS_0x55d56d96f170_0_0 .concat8 [ 1 1 1 1], L_0x55d56d96c3f0, L_0x55d56d96c970, L_0x55d56d96cfc0, L_0x55d56d96d500;
LS_0x55d56d96f170_0_4 .concat8 [ 1 1 1 1], L_0x55d56d96db20, L_0x55d56d96e0d0, L_0x55d56d96e620, L_0x55d56d96ebf0;
L_0x55d56d96f170 .concat8 [ 4 4 0 0], LS_0x55d56d96f170_0_0, LS_0x55d56d96f170_0_4;
S_0x55d56d8c4170 .scope module, "adder0" "full_adder" 16 31, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96c1b0 .functor XOR 1, L_0x55d56d96c5b0, L_0x55d56d96c650, C4<0>, C4<0>;
L_0x55d56d96c220 .functor AND 1, L_0x55d56d96c1b0, L_0x7fbe278dcf90, C4<1>, C4<1>;
L_0x55d56d96c2e0 .functor AND 1, L_0x55d56d96c5b0, L_0x55d56d96c650, C4<1>, C4<1>;
L_0x55d56d96c3f0 .functor XOR 1, L_0x55d56d96c1b0, L_0x7fbe278dcf90, C4<0>, C4<0>;
L_0x55d56d96c4f0 .functor OR 1, L_0x55d56d96c220, L_0x55d56d96c2e0, C4<0>, C4<0>;
v0x55d56d905210_0 .net "a", 0 0, L_0x55d56d96c5b0;  1 drivers
v0x55d56d9052f0_0 .net "b", 0 0, L_0x55d56d96c650;  1 drivers
v0x55d56d9030d0_0 .net "ci", 0 0, L_0x7fbe278dcf90;  alias, 1 drivers
v0x55d56d9031a0_0 .net "co", 0 0, L_0x55d56d96c4f0;  alias, 1 drivers
v0x55d56d8fa2e0_0 .net "out_and1", 0 0, L_0x55d56d96c220;  1 drivers
v0x55d56d8fa3f0_0 .net "out_and2", 0 0, L_0x55d56d96c2e0;  1 drivers
v0x55d56d8f81a0_0 .net "out_xor", 0 0, L_0x55d56d96c1b0;  1 drivers
v0x55d56d8f8260_0 .net "sum", 0 0, L_0x55d56d96c3f0;  1 drivers
S_0x55d56d8f23b0 .scope module, "adder1" "full_adder" 16 41, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96c6f0 .functor XOR 1, L_0x55d56d96cb20, L_0x55d56d96cc10, C4<0>, C4<0>;
L_0x55d56d96c760 .functor AND 1, L_0x55d56d96c6f0, L_0x55d56d96c4f0, C4<1>, C4<1>;
L_0x55d56d96c8b0 .functor AND 1, L_0x55d56d96cb20, L_0x55d56d96cc10, C4<1>, C4<1>;
L_0x55d56d96c970 .functor XOR 1, L_0x55d56d96c6f0, L_0x55d56d96c4f0, C4<0>, C4<0>;
L_0x55d56d96ca10 .functor OR 1, L_0x55d56d96c760, L_0x55d56d96c8b0, C4<0>, C4<0>;
v0x55d56d8f0270_0 .net "a", 0 0, L_0x55d56d96cb20;  1 drivers
v0x55d56d8f0350_0 .net "b", 0 0, L_0x55d56d96cc10;  1 drivers
v0x55d56d8ba7b0_0 .net "ci", 0 0, L_0x55d56d96c4f0;  alias, 1 drivers
v0x55d56d8ba850_0 .net "co", 0 0, L_0x55d56d96ca10;  alias, 1 drivers
v0x55d56d8ba8f0_0 .net "out_and1", 0 0, L_0x55d56d96c760;  1 drivers
v0x55d56d8b8670_0 .net "out_and2", 0 0, L_0x55d56d96c8b0;  1 drivers
v0x55d56d8b8710_0 .net "out_xor", 0 0, L_0x55d56d96c6f0;  1 drivers
v0x55d56d8b87d0_0 .net "sum", 0 0, L_0x55d56d96c970;  1 drivers
S_0x55d56d8b6530 .scope module, "adder2" "full_adder" 16 50, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96cd40 .functor XOR 1, L_0x55d56d96d0f0, L_0x55d56d96d190, C4<0>, C4<0>;
L_0x55d56d96cdb0 .functor AND 1, L_0x55d56d96cd40, L_0x55d56d96ca10, C4<1>, C4<1>;
L_0x55d56d96cf00 .functor AND 1, L_0x55d56d96d0f0, L_0x55d56d96d190, C4<1>, C4<1>;
L_0x55d56d96cfc0 .functor XOR 1, L_0x55d56d96cd40, L_0x55d56d96ca10, C4<0>, C4<0>;
L_0x55d56d96d030 .functor OR 1, L_0x55d56d96cdb0, L_0x55d56d96cf00, C4<0>, C4<0>;
v0x55d56d8b43f0_0 .net "a", 0 0, L_0x55d56d96d0f0;  1 drivers
v0x55d56d8b44b0_0 .net "b", 0 0, L_0x55d56d96d190;  1 drivers
v0x55d56d8b22b0_0 .net "ci", 0 0, L_0x55d56d96ca10;  alias, 1 drivers
v0x55d56d8b2380_0 .net "co", 0 0, L_0x55d56d96d030;  alias, 1 drivers
v0x55d56d8b2420_0 .net "out_and1", 0 0, L_0x55d56d96cdb0;  1 drivers
v0x55d56d8b0170_0 .net "out_and2", 0 0, L_0x55d56d96cf00;  1 drivers
v0x55d56d8b0210_0 .net "out_xor", 0 0, L_0x55d56d96cd40;  1 drivers
v0x55d56d8b02d0_0 .net "sum", 0 0, L_0x55d56d96cfc0;  1 drivers
S_0x55d56d8ae070 .scope module, "adder3" "full_adder" 16 59, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96d280 .functor XOR 1, L_0x55d56d96d680, L_0x55d56d96d7b0, C4<0>, C4<0>;
L_0x55d56d96d2f0 .functor AND 1, L_0x55d56d96d280, L_0x55d56d96d030, C4<1>, C4<1>;
L_0x55d56d96d440 .functor AND 1, L_0x55d56d96d680, L_0x55d56d96d7b0, C4<1>, C4<1>;
L_0x55d56d96d500 .functor XOR 1, L_0x55d56d96d280, L_0x55d56d96d030, C4<0>, C4<0>;
L_0x55d56d96d570 .functor OR 1, L_0x55d56d96d2f0, L_0x55d56d96d440, C4<0>, C4<0>;
v0x55d56d898330_0 .net "a", 0 0, L_0x55d56d96d680;  1 drivers
v0x55d56d896120_0 .net "b", 0 0, L_0x55d56d96d7b0;  1 drivers
v0x55d56d8961e0_0 .net "ci", 0 0, L_0x55d56d96d030;  alias, 1 drivers
v0x55d56d893fe0_0 .net "co", 0 0, L_0x55d56d96d570;  alias, 1 drivers
v0x55d56d894080_0 .net "out_and1", 0 0, L_0x55d56d96d2f0;  1 drivers
v0x55d56d894120_0 .net "out_and2", 0 0, L_0x55d56d96d440;  1 drivers
v0x55d56d891ea0_0 .net "out_xor", 0 0, L_0x55d56d96d280;  1 drivers
v0x55d56d891f60_0 .net "sum", 0 0, L_0x55d56d96d500;  1 drivers
S_0x55d56d88fd60 .scope module, "adder4" "full_adder" 16 68, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96d940 .functor XOR 1, L_0x55d56d96dca0, L_0x55d56d96dd40, C4<0>, C4<0>;
L_0x55d56d96d9b0 .functor AND 1, L_0x55d56d96d940, L_0x55d56d96d570, C4<1>, C4<1>;
L_0x55d56d96dab0 .functor AND 1, L_0x55d56d96dca0, L_0x55d56d96dd40, C4<1>, C4<1>;
L_0x55d56d96db20 .functor XOR 1, L_0x55d56d96d940, L_0x55d56d96d570, C4<0>, C4<0>;
L_0x55d56d96db90 .functor OR 1, L_0x55d56d96d9b0, L_0x55d56d96dab0, C4<0>, C4<0>;
v0x55d56d88dca0_0 .net "a", 0 0, L_0x55d56d96dca0;  1 drivers
v0x55d56d88dd60_0 .net "b", 0 0, L_0x55d56d96dd40;  1 drivers
v0x55d56d88bae0_0 .net "ci", 0 0, L_0x55d56d96d570;  alias, 1 drivers
v0x55d56d88bb80_0 .net "co", 0 0, L_0x55d56d96db90;  alias, 1 drivers
v0x55d56d88bc20_0 .net "out_and1", 0 0, L_0x55d56d96d9b0;  1 drivers
v0x55d56d9240f0_0 .net "out_and2", 0 0, L_0x55d56d96dab0;  1 drivers
v0x55d56d9241b0_0 .net "out_xor", 0 0, L_0x55d56d96d940;  1 drivers
v0x55d56d921f40_0 .net "sum", 0 0, L_0x55d56d96db20;  1 drivers
S_0x55d56d919ed0 .scope module, "adder5" "full_adder" 16 77, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96de50 .functor XOR 1, L_0x55d56d96e250, L_0x55d56d96e2f0, C4<0>, C4<0>;
L_0x55d56d96dec0 .functor AND 1, L_0x55d56d96de50, L_0x55d56d96db90, C4<1>, C4<1>;
L_0x55d56d96e010 .functor AND 1, L_0x55d56d96e250, L_0x55d56d96e2f0, C4<1>, C4<1>;
L_0x55d56d96e0d0 .functor XOR 1, L_0x55d56d96de50, L_0x55d56d96db90, C4<0>, C4<0>;
L_0x55d56d96e140 .functor OR 1, L_0x55d56d96dec0, L_0x55d56d96e010, C4<0>, C4<0>;
v0x55d56d917d90_0 .net "a", 0 0, L_0x55d56d96e250;  1 drivers
v0x55d56d917e70_0 .net "b", 0 0, L_0x55d56d96e2f0;  1 drivers
v0x55d56d8e26d0_0 .net "ci", 0 0, L_0x55d56d96db90;  alias, 1 drivers
v0x55d56d8e2770_0 .net "co", 0 0, L_0x55d56d96e140;  alias, 1 drivers
v0x55d56d8e2810_0 .net "out_and1", 0 0, L_0x55d56d96dec0;  1 drivers
v0x55d56d903750_0 .net "out_and2", 0 0, L_0x55d56d96e010;  1 drivers
v0x55d56d9037f0_0 .net "out_xor", 0 0, L_0x55d56d96de50;  1 drivers
v0x55d56d9038b0_0 .net "sum", 0 0, L_0x55d56d96e0d0;  1 drivers
S_0x55d56d8f8860 .scope module, "adder6" "full_adder" 16 86, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96dde0 .functor XOR 1, L_0x55d56d96e7a0, L_0x55d56d96e840, C4<0>, C4<0>;
L_0x55d56d96e410 .functor AND 1, L_0x55d56d96dde0, L_0x55d56d96e140, C4<1>, C4<1>;
L_0x55d56d96e560 .functor AND 1, L_0x55d56d96e7a0, L_0x55d56d96e840, C4<1>, C4<1>;
L_0x55d56d96e620 .functor XOR 1, L_0x55d56d96dde0, L_0x55d56d96e140, C4<0>, C4<0>;
L_0x55d56d96e690 .functor OR 1, L_0x55d56d96e410, L_0x55d56d96e560, C4<0>, C4<0>;
v0x55d56d8f0970_0 .net "a", 0 0, L_0x55d56d96e7a0;  1 drivers
v0x55d56d8f0a50_0 .net "b", 0 0, L_0x55d56d96e840;  1 drivers
v0x55d56d9225c0_0 .net "ci", 0 0, L_0x55d56d96e140;  alias, 1 drivers
v0x55d56d922690_0 .net "co", 0 0, L_0x55d56d96e690;  alias, 1 drivers
v0x55d56d922730_0 .net "out_and1", 0 0, L_0x55d56d96e410;  1 drivers
v0x55d56d7c77f0_0 .net "out_and2", 0 0, L_0x55d56d96e560;  1 drivers
v0x55d56d7c7890_0 .net "out_xor", 0 0, L_0x55d56d96dde0;  1 drivers
v0x55d56d7c7950_0 .net "sum", 0 0, L_0x55d56d96e620;  1 drivers
S_0x55d56d7b24a0 .scope module, "adder7" "full_adder" 16 95, 9 3 0, S_0x55d56d8c62b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96e970 .functor XOR 1, L_0x55d56d96ed70, L_0x55d56d96ef20, C4<0>, C4<0>;
L_0x55d56d96e9e0 .functor AND 1, L_0x55d56d96e970, L_0x55d56d96e690, C4<1>, C4<1>;
L_0x55d56d96eb30 .functor AND 1, L_0x55d56d96ed70, L_0x55d56d96ef20, C4<1>, C4<1>;
L_0x55d56d96ebf0 .functor XOR 1, L_0x55d56d96e970, L_0x55d56d96e690, C4<0>, C4<0>;
L_0x55d56d96ec60 .functor OR 1, L_0x55d56d96e9e0, L_0x55d56d96eb30, C4<0>, C4<0>;
v0x55d56d7b2700_0 .net "a", 0 0, L_0x55d56d96ed70;  1 drivers
v0x55d56d7b27e0_0 .net "b", 0 0, L_0x55d56d96ef20;  1 drivers
v0x55d56d7c7ab0_0 .net "ci", 0 0, L_0x55d56d96e690;  alias, 1 drivers
v0x55d56d783870_0 .net "co", 0 0, L_0x55d56d96ec60;  1 drivers
v0x55d56d783910_0 .net "out_and1", 0 0, L_0x55d56d96e9e0;  1 drivers
v0x55d56d783a00_0 .net "out_and2", 0 0, L_0x55d56d96eb30;  1 drivers
v0x55d56d783aa0_0 .net "out_xor", 0 0, L_0x55d56d96e970;  1 drivers
v0x55d56d783b60_0 .net "sum", 0 0, L_0x55d56d96ebf0;  1 drivers
S_0x55d56d76ccc0 .scope module, "divide" "division_block" 15 55, 17 3 0, S_0x55d56d8c6930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "q";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "done_division";
v0x55d56d93c1d0_0 .var "D_aux", 3 0;
L_0x7fbe278dd698 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x55d56d93c2b0_0 .net/2u *"_s12", 3 0, L_0x7fbe278dd698;  1 drivers
L_0x7fbe278dd6e0 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x55d56d93c370_0 .net/2u *"_s16", 3 0, L_0x7fbe278dd6e0;  1 drivers
L_0x7fbe278dd5c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d93c460_0 .net/2u *"_s2", 0 0, L_0x7fbe278dd5c0;  1 drivers
v0x55d56d93c540_0 .net *"_s5", 2 0, L_0x55d56d979730;  1 drivers
v0x55d56d93c620_0 .net "a", 3 0, v0x55d56d94c200_0;  alias, 1 drivers
v0x55d56d93c6e0_0 .net "b", 3 0, v0x55d56d94ca60_0;  alias, 1 drivers
v0x55d56d93c7a0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d93c840_0 .var "counter", 3 0;
v0x55d56d93c9b0_0 .var "divider_aux", 3 0;
v0x55d56d93ca70_0 .net "done_division", 0 0, L_0x55d56d979ad0;  alias, 1 drivers
v0x55d56d93cb10_0 .net "done_valid", 0 0, L_0x55d56d9781c0;  1 drivers
v0x55d56d93cbb0_0 .net "done_valid_xor", 0 0, L_0x55d56d979b70;  1 drivers
v0x55d56d93cc70_0 .net "first_nr_aux", 3 0, v0x55d56d938fd0_0;  1 drivers
v0x55d56d93cd30_0 .var "q", 7 0;
v0x55d56d93cdf0_0 .net "quociente", 3 0, v0x55d56d78c440_0;  1 drivers
v0x55d56d93cee0_0 .net "quociente_XOR", 3 0, v0x55d56d93bf30_0;  1 drivers
v0x55d56d93d0c0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d93d160_0 .net "second_nr_aux", 3 0, v0x55d56d9392e0_0;  1 drivers
v0x55d56d93d230_0 .net "start", 0 0, L_0x55d56d96be70;  alias, 1 drivers
v0x55d56d93d2d0_0 .var "start_aux", 0 0;
L_0x55d56d979730 .part v0x55d56d78c440_0, 0, 3;
L_0x55d56d979820 .concat [ 3 1 0 0], L_0x55d56d979730, L_0x7fbe278dd5c0;
L_0x55d56d979ad0 .cmp/eq 4, v0x55d56d93c840_0, L_0x7fbe278dd698;
L_0x55d56d979b70 .cmp/eq 4, v0x55d56d93c840_0, L_0x7fbe278dd6e0;
S_0x55d56d733920 .scope module, "div1" "div_par" 17 38, 18 3 0, S_0x55d56d76ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "D";
    .port_info 1 /INPUT 4 "divider";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 4 "q";
    .port_info 4 /OUTPUT 4 "r";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 1 "valid";
v0x55d56d7498f0_0 .net "D", 3 0, v0x55d56d93c1d0_0;  1 drivers
v0x55d56d7499f0_0 .var "Dext", 7 0;
L_0x7fbe278dd530 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x55d56d749ad0_0 .net/2u *"_s2", 2 0, L_0x7fbe278dd530;  1 drivers
v0x55d56d749b90_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d749c30_0 .var "cnt", 2 0;
v0x55d56d78c360_0 .net "divider", 3 0, v0x55d56d93c9b0_0;  1 drivers
v0x55d56d78c440_0 .var "q", 3 0;
v0x55d56d78c520_0 .net "r", 3 0, L_0x55d56d978120;  1 drivers
v0x55d56d78c600_0 .net "start", 0 0, v0x55d56d93d2d0_0;  1 drivers
v0x55d56d78c6c0_0 .net "valid", 0 0, L_0x55d56d9781c0;  alias, 1 drivers
L_0x55d56d978120 .part v0x55d56d7499f0_0, 0, 4;
L_0x55d56d9781c0 .cmp/eq 3, v0x55d56d749c30_0, L_0x7fbe278dd530;
S_0x55d56d78d5f0 .scope module, "multiply_comple2" "division_complement_to_2" 17 27, 19 3 0, S_0x55d56d76ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
L_0x7fbe278dd410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d938b20_0 .net "ci", 0 0, L_0x7fbe278dd410;  1 drivers
v0x55d56d938be0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d938ca0_0 .net "complement1_finish_nr1", 0 0, v0x55d56d935a70_0;  1 drivers
v0x55d56d938d70_0 .net "complement1_finish_nr2", 0 0, v0x55d56d938500_0;  1 drivers
L_0x7fbe278dd4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d938e40_0 .net "complement1_sel", 0 0, L_0x7fbe278dd4e8;  1 drivers
L_0x7fbe278dd3c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d56d938ee0_0 .net "dumb_0", 3 0, L_0x7fbe278dd3c8;  1 drivers
v0x55d56d938fd0_0 .var "first_nr", 3 0;
v0x55d56d939070_0 .net "first_nr_aux", 3 0, v0x55d56d935c70_0;  1 drivers
v0x55d56d939110_0 .net "first_nr_reg", 3 0, v0x55d56d94c200_0;  alias, 1 drivers
v0x55d56d939240_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d9392e0_0 .var "second_nr", 3 0;
v0x55d56d9393c0_0 .net "second_nr_aux", 3 0, v0x55d56d938880_0;  1 drivers
v0x55d56d939480_0 .net "second_nr_reg", 3 0, v0x55d56d94ca60_0;  alias, 1 drivers
S_0x55d56d759380 .scope module, "division_complement_first_nr" "division_4bits_XOR" 19 25, 20 3 0, S_0x55d56d78d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd458 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d9759a0 .functor XOR 4, v0x55d56d94c200_0, L_0x7fbe278dd458, C4<0000>, C4<0000>;
v0x55d56d935400_0 .net "a", 3 0, v0x55d56d94c200_0;  alias, 1 drivers
v0x55d56d9354a0_0 .net "a_xor", 3 0, L_0x55d56d9759a0;  1 drivers
v0x55d56d935560_0 .net "aux1", 0 0, L_0x55d56d975d10;  1 drivers
v0x55d56d935650_0 .net "aux2", 0 0, L_0x55d56d976310;  1 drivers
v0x55d56d935740_0 .net "aux_xor", 3 0, L_0x7fbe278dd458;  1 drivers
v0x55d56d935850_0 .net "b", 3 0, L_0x7fbe278dd3c8;  alias, 1 drivers
v0x55d56d935930_0 .net "ci", 0 0, L_0x7fbe278dd410;  alias, 1 drivers
v0x55d56d9359d0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d935a70_0 .var "complement1_finish", 0 0;
v0x55d56d935b10_0 .net "complement1_sel", 0 0, L_0x7fbe278dd4e8;  alias, 1 drivers
v0x55d56d935bd0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d935c70_0 .var "sum", 3 0;
v0x55d56d935d50_0 .net "sum_aux", 2 0, L_0x55d56d976b90;  1 drivers
L_0x55d56d975e20 .part L_0x55d56d9759a0, 0, 1;
L_0x55d56d975f10 .part L_0x7fbe278dd3c8, 0, 1;
L_0x55d56d976420 .part L_0x55d56d9759a0, 1, 1;
L_0x55d56d9764c0 .part L_0x7fbe278dd3c8, 1, 1;
L_0x55d56d9769c0 .part L_0x55d56d9759a0, 2, 1;
L_0x55d56d976af0 .part L_0x7fbe278dd3c8, 2, 1;
L_0x55d56d976b90 .concat8 [ 1 1 1 0], L_0x55d56d975ca0, L_0x55d56d976270, L_0x55d56d976810;
S_0x55d56d782040 .scope module, "adder0" "full_adder" 20 27, 9 3 0, S_0x55d56d759380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d975a60 .functor XOR 1, L_0x55d56d975e20, L_0x55d56d975f10, C4<0>, C4<0>;
L_0x55d56d975ad0 .functor AND 1, L_0x55d56d975a60, L_0x7fbe278dd410, C4<1>, C4<1>;
L_0x55d56d975b90 .functor AND 1, L_0x55d56d975e20, L_0x55d56d975f10, C4<1>, C4<1>;
L_0x55d56d975ca0 .functor XOR 1, L_0x55d56d975a60, L_0x7fbe278dd410, C4<0>, C4<0>;
L_0x55d56d975d10 .functor OR 1, L_0x55d56d975ad0, L_0x55d56d975b90, C4<0>, C4<0>;
v0x55d56d7822c0_0 .net "a", 0 0, L_0x55d56d975e20;  1 drivers
v0x55d56d7823a0_0 .net "b", 0 0, L_0x55d56d975f10;  1 drivers
v0x55d56d78d850_0 .net "ci", 0 0, L_0x7fbe278dd410;  alias, 1 drivers
v0x55d56d759680_0 .net "co", 0 0, L_0x55d56d975d10;  alias, 1 drivers
v0x55d56d785b10_0 .net "out_and1", 0 0, L_0x55d56d975ad0;  1 drivers
v0x55d56d785c20_0 .net "out_and2", 0 0, L_0x55d56d975b90;  1 drivers
v0x55d56d785ce0_0 .net "out_xor", 0 0, L_0x55d56d975a60;  1 drivers
v0x55d56d785da0_0 .net "sum", 0 0, L_0x55d56d975ca0;  1 drivers
S_0x55d56d7717a0 .scope module, "adder1" "full_adder" 20 37, 9 3 0, S_0x55d56d759380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d976040 .functor XOR 1, L_0x55d56d976420, L_0x55d56d9764c0, C4<0>, C4<0>;
L_0x55d56d9760b0 .functor AND 1, L_0x55d56d976040, L_0x55d56d975d10, C4<1>, C4<1>;
L_0x55d56d9761b0 .functor AND 1, L_0x55d56d976420, L_0x55d56d9764c0, C4<1>, C4<1>;
L_0x55d56d976270 .functor XOR 1, L_0x55d56d976040, L_0x55d56d975d10, C4<0>, C4<0>;
L_0x55d56d976310 .functor OR 1, L_0x55d56d9760b0, L_0x55d56d9761b0, C4<0>, C4<0>;
v0x55d56d771a20_0 .net "a", 0 0, L_0x55d56d976420;  1 drivers
v0x55d56d771ae0_0 .net "b", 0 0, L_0x55d56d9764c0;  1 drivers
v0x55d56d73e0d0_0 .net "ci", 0 0, L_0x55d56d975d10;  alias, 1 drivers
v0x55d56d73e170_0 .net "co", 0 0, L_0x55d56d976310;  alias, 1 drivers
v0x55d56d73e210_0 .net "out_and1", 0 0, L_0x55d56d9760b0;  1 drivers
v0x55d56d73e320_0 .net "out_and2", 0 0, L_0x55d56d9761b0;  1 drivers
v0x55d56d73e3e0_0 .net "out_xor", 0 0, L_0x55d56d976040;  1 drivers
v0x55d56d7e76d0_0 .net "sum", 0 0, L_0x55d56d976270;  1 drivers
S_0x55d56d7e7830 .scope module, "adder2" "full_adder" 20 47, 9 3 0, S_0x55d56d759380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d976590 .functor XOR 1, L_0x55d56d9769c0, L_0x55d56d976af0, C4<0>, C4<0>;
L_0x55d56d976600 .functor AND 1, L_0x55d56d976590, L_0x55d56d976310, C4<1>, C4<1>;
L_0x55d56d976750 .functor AND 1, L_0x55d56d9769c0, L_0x55d56d976af0, C4<1>, C4<1>;
L_0x55d56d976810 .functor XOR 1, L_0x55d56d976590, L_0x55d56d976310, C4<0>, C4<0>;
L_0x55d56d9768b0 .functor OR 1, L_0x55d56d976600, L_0x55d56d976750, C4<0>, C4<0>;
v0x55d56d7e7a40_0 .net "a", 0 0, L_0x55d56d9769c0;  1 drivers
v0x55d56d7b7580_0 .net "b", 0 0, L_0x55d56d976af0;  1 drivers
v0x55d56d7b7620_0 .net "ci", 0 0, L_0x55d56d976310;  alias, 1 drivers
v0x55d56d7b76c0_0 .net "co", 0 0, L_0x55d56d9768b0;  1 drivers
v0x55d56d7b7760_0 .net "out_and1", 0 0, L_0x55d56d976600;  1 drivers
v0x55d56d7b7850_0 .net "out_and2", 0 0, L_0x55d56d976750;  1 drivers
v0x55d56d9352c0_0 .net "out_xor", 0 0, L_0x55d56d976590;  1 drivers
v0x55d56d935360_0 .net "sum", 0 0, L_0x55d56d976810;  1 drivers
S_0x55d56d935f30 .scope module, "division_complement_second_nr" "division_4bits_XOR" 19 36, 20 3 0, S_0x55d56d78d5f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd4a0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d976cd0 .functor XOR 4, v0x55d56d94ca60_0, L_0x7fbe278dd4a0, C4<0000>, C4<0000>;
v0x55d56d937e40_0 .net "a", 3 0, v0x55d56d94ca60_0;  alias, 1 drivers
v0x55d56d937f20_0 .net "a_xor", 3 0, L_0x55d56d976cd0;  1 drivers
v0x55d56d937fe0_0 .net "aux1", 0 0, L_0x55d56d977180;  1 drivers
v0x55d56d938100_0 .net "aux2", 0 0, L_0x55d56d9776b0;  1 drivers
v0x55d56d9381f0_0 .net "aux_xor", 3 0, L_0x7fbe278dd4a0;  1 drivers
v0x55d56d938300_0 .net "b", 3 0, L_0x7fbe278dd3c8;  alias, 1 drivers
v0x55d56d9383c0_0 .net "ci", 0 0, L_0x7fbe278dd410;  alias, 1 drivers
v0x55d56d938460_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d938500_0 .var "complement1_finish", 0 0;
v0x55d56d938630_0 .net "complement1_sel", 0 0, L_0x7fbe278dd4e8;  alias, 1 drivers
v0x55d56d9386d0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d938880_0 .var "sum", 3 0;
v0x55d56d938940_0 .net "sum_aux", 2 0, L_0x55d56d977fe0;  1 drivers
L_0x55d56d977290 .part L_0x55d56d976cd0, 0, 1;
L_0x55d56d977380 .part L_0x7fbe278dd3c8, 0, 1;
L_0x55d56d9777c0 .part L_0x55d56d976cd0, 1, 1;
L_0x55d56d977860 .part L_0x7fbe278dd3c8, 1, 1;
L_0x55d56d977e10 .part L_0x55d56d976cd0, 2, 1;
L_0x55d56d977f40 .part L_0x7fbe278dd3c8, 2, 1;
L_0x55d56d977fe0 .concat8 [ 1 1 1 0], L_0x55d56d9770e0, L_0x55d56d977610, L_0x55d56d977c60;
S_0x55d56d936200 .scope module, "adder0" "full_adder" 20 27, 9 3 0, S_0x55d56d935f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d976d90 .functor XOR 1, L_0x55d56d977290, L_0x55d56d977380, C4<0>, C4<0>;
L_0x55d56d976e00 .functor AND 1, L_0x55d56d976d90, L_0x7fbe278dd410, C4<1>, C4<1>;
L_0x55d56d976fd0 .functor AND 1, L_0x55d56d977290, L_0x55d56d977380, C4<1>, C4<1>;
L_0x55d56d9770e0 .functor XOR 1, L_0x55d56d976d90, L_0x7fbe278dd410, C4<0>, C4<0>;
L_0x55d56d977180 .functor OR 1, L_0x55d56d976e00, L_0x55d56d976fd0, C4<0>, C4<0>;
v0x55d56d936460_0 .net "a", 0 0, L_0x55d56d977290;  1 drivers
v0x55d56d936540_0 .net "b", 0 0, L_0x55d56d977380;  1 drivers
v0x55d56d936600_0 .net "ci", 0 0, L_0x7fbe278dd410;  alias, 1 drivers
v0x55d56d9366f0_0 .net "co", 0 0, L_0x55d56d977180;  alias, 1 drivers
v0x55d56d936790_0 .net "out_and1", 0 0, L_0x55d56d976e00;  1 drivers
v0x55d56d9368a0_0 .net "out_and2", 0 0, L_0x55d56d976fd0;  1 drivers
v0x55d56d936960_0 .net "out_xor", 0 0, L_0x55d56d976d90;  1 drivers
v0x55d56d936a20_0 .net "sum", 0 0, L_0x55d56d9770e0;  1 drivers
S_0x55d56d936b80 .scope module, "adder1" "full_adder" 20 37, 9 3 0, S_0x55d56d935f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d977420 .functor XOR 1, L_0x55d56d9777c0, L_0x55d56d977860, C4<0>, C4<0>;
L_0x55d56d977490 .functor AND 1, L_0x55d56d977420, L_0x55d56d977180, C4<1>, C4<1>;
L_0x55d56d977550 .functor AND 1, L_0x55d56d9777c0, L_0x55d56d977860, C4<1>, C4<1>;
L_0x55d56d977610 .functor XOR 1, L_0x55d56d977420, L_0x55d56d977180, C4<0>, C4<0>;
L_0x55d56d9776b0 .functor OR 1, L_0x55d56d977490, L_0x55d56d977550, C4<0>, C4<0>;
v0x55d56d936e00_0 .net "a", 0 0, L_0x55d56d9777c0;  1 drivers
v0x55d56d936ec0_0 .net "b", 0 0, L_0x55d56d977860;  1 drivers
v0x55d56d936f80_0 .net "ci", 0 0, L_0x55d56d977180;  alias, 1 drivers
v0x55d56d937050_0 .net "co", 0 0, L_0x55d56d9776b0;  alias, 1 drivers
v0x55d56d9370f0_0 .net "out_and1", 0 0, L_0x55d56d977490;  1 drivers
v0x55d56d9371e0_0 .net "out_and2", 0 0, L_0x55d56d977550;  1 drivers
v0x55d56d9372a0_0 .net "out_xor", 0 0, L_0x55d56d977420;  1 drivers
v0x55d56d937360_0 .net "sum", 0 0, L_0x55d56d977610;  1 drivers
S_0x55d56d9374c0 .scope module, "adder2" "full_adder" 20 47, 9 3 0, S_0x55d56d935f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d977a40 .functor XOR 1, L_0x55d56d977e10, L_0x55d56d977f40, C4<0>, C4<0>;
L_0x55d56d977ab0 .functor AND 1, L_0x55d56d977a40, L_0x55d56d9776b0, C4<1>, C4<1>;
L_0x55d56d977ba0 .functor AND 1, L_0x55d56d977e10, L_0x55d56d977f40, C4<1>, C4<1>;
L_0x55d56d977c60 .functor XOR 1, L_0x55d56d977a40, L_0x55d56d9776b0, C4<0>, C4<0>;
L_0x55d56d977d00 .functor OR 1, L_0x55d56d977ab0, L_0x55d56d977ba0, C4<0>, C4<0>;
v0x55d56d937750_0 .net "a", 0 0, L_0x55d56d977e10;  1 drivers
v0x55d56d937810_0 .net "b", 0 0, L_0x55d56d977f40;  1 drivers
v0x55d56d9378d0_0 .net "ci", 0 0, L_0x55d56d9776b0;  alias, 1 drivers
v0x55d56d9379d0_0 .net "co", 0 0, L_0x55d56d977d00;  1 drivers
v0x55d56d937a70_0 .net "out_and1", 0 0, L_0x55d56d977ab0;  1 drivers
v0x55d56d937b60_0 .net "out_and2", 0 0, L_0x55d56d977ba0;  1 drivers
v0x55d56d937c20_0 .net "out_xor", 0 0, L_0x55d56d977a40;  1 drivers
v0x55d56d937ce0_0 .net "sum", 0 0, L_0x55d56d977c60;  1 drivers
S_0x55d56d939690 .scope module, "result_div" "division_4bits_XOR" 17 48, 20 3 0, S_0x55d56d76ccc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd578 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d9782b0 .functor XOR 4, L_0x55d56d979820, L_0x7fbe278dd578, C4<0000>, C4<0000>;
v0x55d56d93b5d0_0 .net "a", 3 0, L_0x55d56d979820;  1 drivers
v0x55d56d93b6d0_0 .net "a_xor", 3 0, L_0x55d56d9782b0;  1 drivers
v0x55d56d93b7b0_0 .net "aux1", 0 0, L_0x55d56d978760;  1 drivers
v0x55d56d93b8a0_0 .net "aux2", 0 0, L_0x55d56d978d20;  1 drivers
v0x55d56d93b990_0 .net "aux_xor", 3 0, L_0x7fbe278dd578;  1 drivers
L_0x7fbe278dd608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d56d93baa0_0 .net "b", 3 0, L_0x7fbe278dd608;  1 drivers
L_0x7fbe278dd650 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d93bb80_0 .net "ci", 0 0, L_0x7fbe278dd650;  1 drivers
v0x55d56d93bc20_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d93bcc0_0 .var "complement1_finish", 0 0;
v0x55d56d93bdf0_0 .net "complement1_sel", 0 0, L_0x55d56d9781c0;  alias, 1 drivers
v0x55d56d93be90_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d93bf30_0 .var "sum", 3 0;
v0x55d56d93bff0_0 .net "sum_aux", 2 0, L_0x55d56d9795f0;  1 drivers
L_0x55d56d978870 .part L_0x55d56d9782b0, 0, 1;
L_0x55d56d978960 .part L_0x7fbe278dd608, 0, 1;
L_0x55d56d978e30 .part L_0x55d56d9782b0, 1, 1;
L_0x55d56d978ed0 .part L_0x7fbe278dd608, 1, 1;
L_0x55d56d979420 .part L_0x55d56d9782b0, 2, 1;
L_0x55d56d979550 .part L_0x7fbe278dd608, 2, 1;
L_0x55d56d9795f0 .concat8 [ 1 1 1 0], L_0x55d56d9786c0, L_0x55d56d978c80, L_0x55d56d979270;
S_0x55d56d939990 .scope module, "adder0" "full_adder" 20 27, 9 3 0, S_0x55d56d939690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d9783a0 .functor XOR 1, L_0x55d56d978870, L_0x55d56d978960, C4<0>, C4<0>;
L_0x55d56d978470 .functor AND 1, L_0x55d56d9783a0, L_0x7fbe278dd650, C4<1>, C4<1>;
L_0x55d56d9785b0 .functor AND 1, L_0x55d56d978870, L_0x55d56d978960, C4<1>, C4<1>;
L_0x55d56d9786c0 .functor XOR 1, L_0x55d56d9783a0, L_0x7fbe278dd650, C4<0>, C4<0>;
L_0x55d56d978760 .functor OR 1, L_0x55d56d978470, L_0x55d56d9785b0, C4<0>, C4<0>;
v0x55d56d939bf0_0 .net "a", 0 0, L_0x55d56d978870;  1 drivers
v0x55d56d939cd0_0 .net "b", 0 0, L_0x55d56d978960;  1 drivers
v0x55d56d939d90_0 .net "ci", 0 0, L_0x7fbe278dd650;  alias, 1 drivers
v0x55d56d939e30_0 .net "co", 0 0, L_0x55d56d978760;  alias, 1 drivers
v0x55d56d939ef0_0 .net "out_and1", 0 0, L_0x55d56d978470;  1 drivers
v0x55d56d93a000_0 .net "out_and2", 0 0, L_0x55d56d9785b0;  1 drivers
v0x55d56d93a0c0_0 .net "out_xor", 0 0, L_0x55d56d9783a0;  1 drivers
v0x55d56d93a180_0 .net "sum", 0 0, L_0x55d56d9786c0;  1 drivers
S_0x55d56d93a2e0 .scope module, "adder1" "full_adder" 20 37, 9 3 0, S_0x55d56d939690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d978a00 .functor XOR 1, L_0x55d56d978e30, L_0x55d56d978ed0, C4<0>, C4<0>;
L_0x55d56d978a70 .functor AND 1, L_0x55d56d978a00, L_0x55d56d978760, C4<1>, C4<1>;
L_0x55d56d978bc0 .functor AND 1, L_0x55d56d978e30, L_0x55d56d978ed0, C4<1>, C4<1>;
L_0x55d56d978c80 .functor XOR 1, L_0x55d56d978a00, L_0x55d56d978760, C4<0>, C4<0>;
L_0x55d56d978d20 .functor OR 1, L_0x55d56d978a70, L_0x55d56d978bc0, C4<0>, C4<0>;
v0x55d56d93a560_0 .net "a", 0 0, L_0x55d56d978e30;  1 drivers
v0x55d56d93a620_0 .net "b", 0 0, L_0x55d56d978ed0;  1 drivers
v0x55d56d93a6e0_0 .net "ci", 0 0, L_0x55d56d978760;  alias, 1 drivers
v0x55d56d93a7e0_0 .net "co", 0 0, L_0x55d56d978d20;  alias, 1 drivers
v0x55d56d93a880_0 .net "out_and1", 0 0, L_0x55d56d978a70;  1 drivers
v0x55d56d93a970_0 .net "out_and2", 0 0, L_0x55d56d978bc0;  1 drivers
v0x55d56d93aa30_0 .net "out_xor", 0 0, L_0x55d56d978a00;  1 drivers
v0x55d56d93aaf0_0 .net "sum", 0 0, L_0x55d56d978c80;  1 drivers
S_0x55d56d93ac50 .scope module, "adder2" "full_adder" 20 47, 9 3 0, S_0x55d56d939690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d978ff0 .functor XOR 1, L_0x55d56d979420, L_0x55d56d979550, C4<0>, C4<0>;
L_0x55d56d979060 .functor AND 1, L_0x55d56d978ff0, L_0x55d56d978d20, C4<1>, C4<1>;
L_0x55d56d9791b0 .functor AND 1, L_0x55d56d979420, L_0x55d56d979550, C4<1>, C4<1>;
L_0x55d56d979270 .functor XOR 1, L_0x55d56d978ff0, L_0x55d56d978d20, C4<0>, C4<0>;
L_0x55d56d979310 .functor OR 1, L_0x55d56d979060, L_0x55d56d9791b0, C4<0>, C4<0>;
v0x55d56d93aee0_0 .net "a", 0 0, L_0x55d56d979420;  1 drivers
v0x55d56d93afa0_0 .net "b", 0 0, L_0x55d56d979550;  1 drivers
v0x55d56d93b060_0 .net "ci", 0 0, L_0x55d56d978d20;  alias, 1 drivers
v0x55d56d93b160_0 .net "co", 0 0, L_0x55d56d979310;  1 drivers
v0x55d56d93b200_0 .net "out_and1", 0 0, L_0x55d56d979060;  1 drivers
v0x55d56d93b2f0_0 .net "out_and2", 0 0, L_0x55d56d9791b0;  1 drivers
v0x55d56d93b3b0_0 .net "out_xor", 0 0, L_0x55d56d978ff0;  1 drivers
v0x55d56d93b470_0 .net "sum", 0 0, L_0x55d56d979270;  1 drivers
S_0x55d56d93d460 .scope module, "mult" "multiply_block" 15 44, 21 3 0, S_0x55d56d8c6930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "a";
    .port_info 3 /INPUT 4 "b";
    .port_info 4 /OUTPUT 8 "c";
    .port_info 5 /INPUT 1 "start";
    .port_info 6 /OUTPUT 1 "multiply_done";
L_0x7fbe278dd380 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55d56d94a420_0 .net/2u *"_s10", 3 0, L_0x7fbe278dd380;  1 drivers
L_0x7fbe278dd338 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55d56d94a520_0 .net/2u *"_s6", 3 0, L_0x7fbe278dd338;  1 drivers
v0x55d56d94a600_0 .net "a", 3 0, v0x55d56d94c200_0;  alias, 1 drivers
v0x55d56d94a6a0_0 .var "aux_sumy_v2", 7 0;
v0x55d56d94a760_0 .net "b", 3 0, v0x55d56d94ca60_0;  alias, 1 drivers
v0x55d56d94a850_0 .var "c", 7 0;
v0x55d56d94a930_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d94a9d0_0 .var "complement_result_sel", 0 0;
v0x55d56d94aa70_0 .var "counter", 3 0;
v0x55d56d94ab30_0 .net "done", 0 0, L_0x55d56d975860;  1 drivers
v0x55d56d94abf0_0 .net "first_nr_aux", 3 0, v0x55d56d943e80_0;  1 drivers
v0x55d56d94acb0_0 .net "multiply_done", 0 0, L_0x55d56d9757c0;  alias, 1 drivers
v0x55d56d94ad50_0 .net "resulty", 7 0, v0x55d56d94a030_0;  1 drivers
v0x55d56d94ae10_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d94aeb0_0 .net "second_nr_aux", 3 0, v0x55d56d944190_0;  1 drivers
v0x55d56d94af50_0 .net "start", 0 0, L_0x55d56d96bc50;  alias, 1 drivers
L_0x55d56d9757c0 .cmp/eq 4, v0x55d56d94aa70_0, L_0x7fbe278dd338;
L_0x55d56d975860 .cmp/eq 4, v0x55d56d94aa70_0, L_0x7fbe278dd380;
S_0x55d56d93d720 .scope module, "multiply_comple2" "multiply_complement_to_2" 21 24, 22 3 0, S_0x55d56d93d460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 4 "first_nr_reg";
    .port_info 3 /INPUT 4 "second_nr_reg";
    .port_info 4 /INPUT 1 "complement1_sel";
    .port_info 5 /OUTPUT 4 "first_nr";
    .port_info 6 /OUTPUT 4 "second_nr";
L_0x7fbe278dd0b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d9439d0_0 .net "ci", 0 0, L_0x7fbe278dd0b0;  1 drivers
v0x55d56d943a90_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d943b50_0 .net "complement1_finish_nr1", 0 0, v0x55d56d940370_0;  1 drivers
v0x55d56d943c20_0 .net "complement1_finish_nr2", 0 0, v0x55d56d7bf6d0_0;  1 drivers
L_0x7fbe278dd218 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d943cf0_0 .net "complement1_sel", 0 0, L_0x7fbe278dd218;  1 drivers
L_0x7fbe278dd068 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d56d943d90_0 .net "dumb_0", 3 0, L_0x7fbe278dd068;  1 drivers
v0x55d56d943e80_0 .var "first_nr", 3 0;
v0x55d56d943f20_0 .net "first_nr_aux", 3 0, v0x55d56d940650_0;  1 drivers
v0x55d56d943fc0_0 .net "first_nr_reg", 3 0, v0x55d56d94c200_0;  alias, 1 drivers
v0x55d56d9440f0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d944190_0 .var "second_nr", 3 0;
v0x55d56d944270_0 .net "second_nr_aux", 3 0, v0x55d56d943580_0;  1 drivers
v0x55d56d944330_0 .net "second_nr_reg", 3 0, v0x55d56d94ca60_0;  alias, 1 drivers
S_0x55d56d93da10 .scope module, "multiply_complement_first_nr" "multiply_4bits_XOR" 22 25, 23 3 0, S_0x55d56d93d720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd140 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d96f4e0 .functor XOR 4, v0x55d56d94c200_0, L_0x7fbe278dd140, C4<0000>, C4<0000>;
o0x7fbe2792edc8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d56d93f9c0_0 name=_s35
v0x55d56d93fac0_0 .net *"_s7", 0 0, L_0x55d56d96f6b0;  1 drivers
v0x55d56d93fba0_0 .net *"_s9", 2 0, L_0x55d56d96f7a0;  1 drivers
v0x55d56d93fc60_0 .net "a", 3 0, v0x55d56d94c200_0;  alias, 1 drivers
v0x55d56d93fd20_0 .net "a_xor", 3 0, L_0x55d56d96f4e0;  1 drivers
v0x55d56d93fe00_0 .net "aux1", 0 0, L_0x55d56d96fc30;  1 drivers
v0x55d56d93fef0_0 .net "aux2", 0 0, L_0x55d56d9700e0;  1 drivers
v0x55d56d93ffe0_0 .net "aux_xor", 3 0, L_0x7fbe278dd140;  1 drivers
v0x55d56d9400c0_0 .net "b", 3 0, L_0x7fbe278dd068;  alias, 1 drivers
v0x55d56d940230_0 .net "ci", 0 0, L_0x7fbe278dd0b0;  alias, 1 drivers
v0x55d56d9402d0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d940370_0 .var "complement1_finish", 0 0;
v0x55d56d940410_0 .net "complement1_sel", 0 0, L_0x7fbe278dd218;  alias, 1 drivers
L_0x7fbe278dd0f8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d56d9404d0_0 .net "dumby", 3 0, L_0x7fbe278dd0f8;  1 drivers
v0x55d56d9405b0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d940650_0 .var "sum", 3 0;
v0x55d56d940730_0 .net "sum_aux", 3 0, L_0x55d56d97e0d0;  1 drivers
v0x55d56d940920_0 .net "sum_aux_v2", 3 0, L_0x55d56d96f840;  1 drivers
L_0x55d56d96f6b0 .part L_0x7fbe278dd0f8, 3, 1;
L_0x55d56d96f7a0 .part L_0x55d56d97e0d0, 0, 3;
L_0x55d56d96f840 .concat [ 3 1 0 0], L_0x55d56d96f7a0, L_0x55d56d96f6b0;
L_0x55d56d96fd40 .part L_0x55d56d96f4e0, 0, 1;
L_0x55d56d96fe30 .part L_0x7fbe278dd068, 0, 1;
L_0x55d56d9701f0 .part L_0x55d56d96f4e0, 1, 1;
L_0x55d56d970290 .part L_0x7fbe278dd068, 1, 1;
L_0x55d56d9706d0 .part L_0x55d56d96f4e0, 2, 1;
L_0x55d56d9707c0 .part L_0x7fbe278dd068, 2, 1;
L_0x55d56d97e0d0 .concat [ 1 1 1 1], L_0x55d56d96fbc0, L_0x55d56d970070, L_0x55d56d970520, o0x7fbe2792edc8;
S_0x55d56d93dd30 .scope module, "adder0" "full_adder" 23 26, 9 3 0, S_0x55d56d93da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96f980 .functor XOR 1, L_0x55d56d96fd40, L_0x55d56d96fe30, C4<0>, C4<0>;
L_0x55d56d96f9f0 .functor AND 1, L_0x55d56d96f980, L_0x7fbe278dd0b0, C4<1>, C4<1>;
L_0x55d56d96fab0 .functor AND 1, L_0x55d56d96fd40, L_0x55d56d96fe30, C4<1>, C4<1>;
L_0x55d56d96fbc0 .functor XOR 1, L_0x55d56d96f980, L_0x7fbe278dd0b0, C4<0>, C4<0>;
L_0x55d56d96fc30 .functor OR 1, L_0x55d56d96f9f0, L_0x55d56d96fab0, C4<0>, C4<0>;
v0x55d56d93dfb0_0 .net "a", 0 0, L_0x55d56d96fd40;  1 drivers
v0x55d56d93e090_0 .net "b", 0 0, L_0x55d56d96fe30;  1 drivers
v0x55d56d93e150_0 .net "ci", 0 0, L_0x7fbe278dd0b0;  alias, 1 drivers
v0x55d56d93e220_0 .net "co", 0 0, L_0x55d56d96fc30;  alias, 1 drivers
v0x55d56d93e2e0_0 .net "out_and1", 0 0, L_0x55d56d96f9f0;  1 drivers
v0x55d56d93e3f0_0 .net "out_and2", 0 0, L_0x55d56d96fab0;  1 drivers
v0x55d56d93e4b0_0 .net "out_xor", 0 0, L_0x55d56d96f980;  1 drivers
v0x55d56d93e570_0 .net "sum", 0 0, L_0x55d56d96fbc0;  1 drivers
S_0x55d56d93e6d0 .scope module, "adder1" "full_adder" 23 36, 9 3 0, S_0x55d56d93da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d96fed0 .functor XOR 1, L_0x55d56d9701f0, L_0x55d56d970290, C4<0>, C4<0>;
L_0x55d56d96ff40 .functor AND 1, L_0x55d56d96fed0, L_0x55d56d96fc30, C4<1>, C4<1>;
L_0x55d56d96ffb0 .functor AND 1, L_0x55d56d9701f0, L_0x55d56d970290, C4<1>, C4<1>;
L_0x55d56d970070 .functor XOR 1, L_0x55d56d96fed0, L_0x55d56d96fc30, C4<0>, C4<0>;
L_0x55d56d9700e0 .functor OR 1, L_0x55d56d96ff40, L_0x55d56d96ffb0, C4<0>, C4<0>;
v0x55d56d93e950_0 .net "a", 0 0, L_0x55d56d9701f0;  1 drivers
v0x55d56d93ea10_0 .net "b", 0 0, L_0x55d56d970290;  1 drivers
v0x55d56d93ead0_0 .net "ci", 0 0, L_0x55d56d96fc30;  alias, 1 drivers
v0x55d56d93ebd0_0 .net "co", 0 0, L_0x55d56d9700e0;  alias, 1 drivers
v0x55d56d93ec70_0 .net "out_and1", 0 0, L_0x55d56d96ff40;  1 drivers
v0x55d56d93ed60_0 .net "out_and2", 0 0, L_0x55d56d96ffb0;  1 drivers
v0x55d56d93ee20_0 .net "out_xor", 0 0, L_0x55d56d96fed0;  1 drivers
v0x55d56d93eee0_0 .net "sum", 0 0, L_0x55d56d970070;  1 drivers
S_0x55d56d93f040 .scope module, "adder2" "full_adder" 23 46, 9 3 0, S_0x55d56d93da10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d970330 .functor XOR 1, L_0x55d56d9706d0, L_0x55d56d9707c0, C4<0>, C4<0>;
L_0x55d56d9703a0 .functor AND 1, L_0x55d56d970330, L_0x55d56d9700e0, C4<1>, C4<1>;
L_0x55d56d970460 .functor AND 1, L_0x55d56d9706d0, L_0x55d56d9707c0, C4<1>, C4<1>;
L_0x55d56d970520 .functor XOR 1, L_0x55d56d970330, L_0x55d56d9700e0, C4<0>, C4<0>;
L_0x55d56d9705c0 .functor OR 1, L_0x55d56d9703a0, L_0x55d56d970460, C4<0>, C4<0>;
v0x55d56d93f2d0_0 .net "a", 0 0, L_0x55d56d9706d0;  1 drivers
v0x55d56d93f390_0 .net "b", 0 0, L_0x55d56d9707c0;  1 drivers
v0x55d56d93f450_0 .net "ci", 0 0, L_0x55d56d9700e0;  alias, 1 drivers
v0x55d56d93f550_0 .net "co", 0 0, L_0x55d56d9705c0;  1 drivers
v0x55d56d93f5f0_0 .net "out_and1", 0 0, L_0x55d56d9703a0;  1 drivers
v0x55d56d93f6e0_0 .net "out_and2", 0 0, L_0x55d56d970460;  1 drivers
v0x55d56d93f7a0_0 .net "out_xor", 0 0, L_0x55d56d970330;  1 drivers
v0x55d56d93f860_0 .net "sum", 0 0, L_0x55d56d970520;  1 drivers
S_0x55d56d940b00 .scope module, "multiply_complement_second_nr" "multiply_4bits_XOR" 22 36, 23 3 0, S_0x55d56d93d720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 4 "a";
    .port_info 4 /INPUT 4 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 4 "sum";
    .port_info 7 /OUTPUT 1 "complement1_finish";
L_0x7fbe278dd1d0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d970860 .functor XOR 4, v0x55d56d94ca60_0, L_0x7fbe278dd1d0, C4<0000>, C4<0000>;
o0x7fbe2792f848 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55d56d942a10_0 name=_s35
v0x55d56d942b10_0 .net *"_s7", 0 0, L_0x55d56d9709e0;  1 drivers
v0x55d56d942bf0_0 .net *"_s9", 2 0, L_0x55d56d970ad0;  1 drivers
v0x55d56d942cb0_0 .net "a", 3 0, v0x55d56d94ca60_0;  alias, 1 drivers
v0x55d56d942d70_0 .net "a_xor", 3 0, L_0x55d56d970860;  1 drivers
v0x55d56d942e50_0 .net "aux1", 0 0, L_0x55d56d971160;  1 drivers
v0x55d56d942f40_0 .net "aux2", 0 0, L_0x55d56d9716c0;  1 drivers
v0x55d56d943030_0 .net "aux_xor", 3 0, L_0x7fbe278dd1d0;  1 drivers
v0x55d56d943110_0 .net "b", 3 0, L_0x7fbe278dd068;  alias, 1 drivers
v0x55d56d943260_0 .net "ci", 0 0, L_0x7fbe278dd0b0;  alias, 1 drivers
v0x55d56d943300_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d7bf6d0_0 .var "complement1_finish", 0 0;
v0x55d56d9433a0_0 .net "complement1_sel", 0 0, L_0x7fbe278dd218;  alias, 1 drivers
L_0x7fbe278dd188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55d56d943440_0 .net "dumby", 3 0, L_0x7fbe278dd188;  1 drivers
v0x55d56d9434e0_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d943580_0 .var "sum", 3 0;
v0x55d56d943620_0 .net "sum_aux", 3 0, L_0x55d56d97e240;  1 drivers
v0x55d56d9437f0_0 .net "sum_aux_v2", 3 0, L_0x55d56d970ba0;  1 drivers
L_0x55d56d9709e0 .part L_0x7fbe278dd188, 3, 1;
L_0x55d56d970ad0 .part L_0x55d56d97e240, 0, 3;
L_0x55d56d970ba0 .concat [ 3 1 0 0], L_0x55d56d970ad0, L_0x55d56d9709e0;
L_0x55d56d971270 .part L_0x55d56d970860, 0, 1;
L_0x55d56d971390 .part L_0x7fbe278dd068, 0, 1;
L_0x55d56d9717d0 .part L_0x55d56d970860, 1, 1;
L_0x55d56d971870 .part L_0x7fbe278dd068, 1, 1;
L_0x55d56d971dc0 .part L_0x55d56d970860, 2, 1;
L_0x55d56d971eb0 .part L_0x7fbe278dd068, 2, 1;
L_0x55d56d97e240 .concat [ 1 1 1 1], L_0x55d56d9710c0, L_0x55d56d971620, L_0x55d56d971c10, o0x7fbe2792f848;
S_0x55d56d940dd0 .scope module, "adder0" "full_adder" 23 26, 9 3 0, S_0x55d56d940b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d970d10 .functor XOR 1, L_0x55d56d971270, L_0x55d56d971390, C4<0>, C4<0>;
L_0x55d56d970db0 .functor AND 1, L_0x55d56d970d10, L_0x7fbe278dd0b0, C4<1>, C4<1>;
L_0x55d56d970fb0 .functor AND 1, L_0x55d56d971270, L_0x55d56d971390, C4<1>, C4<1>;
L_0x55d56d9710c0 .functor XOR 1, L_0x55d56d970d10, L_0x7fbe278dd0b0, C4<0>, C4<0>;
L_0x55d56d971160 .functor OR 1, L_0x55d56d970db0, L_0x55d56d970fb0, C4<0>, C4<0>;
v0x55d56d941030_0 .net "a", 0 0, L_0x55d56d971270;  1 drivers
v0x55d56d941110_0 .net "b", 0 0, L_0x55d56d971390;  1 drivers
v0x55d56d9411d0_0 .net "ci", 0 0, L_0x7fbe278dd0b0;  alias, 1 drivers
v0x55d56d9412c0_0 .net "co", 0 0, L_0x55d56d971160;  alias, 1 drivers
v0x55d56d941360_0 .net "out_and1", 0 0, L_0x55d56d970db0;  1 drivers
v0x55d56d941470_0 .net "out_and2", 0 0, L_0x55d56d970fb0;  1 drivers
v0x55d56d941530_0 .net "out_xor", 0 0, L_0x55d56d970d10;  1 drivers
v0x55d56d9415f0_0 .net "sum", 0 0, L_0x55d56d9710c0;  1 drivers
S_0x55d56d941750 .scope module, "adder1" "full_adder" 23 36, 9 3 0, S_0x55d56d940b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d971430 .functor XOR 1, L_0x55d56d9717d0, L_0x55d56d971870, C4<0>, C4<0>;
L_0x55d56d9714a0 .functor AND 1, L_0x55d56d971430, L_0x55d56d971160, C4<1>, C4<1>;
L_0x55d56d971560 .functor AND 1, L_0x55d56d9717d0, L_0x55d56d971870, C4<1>, C4<1>;
L_0x55d56d971620 .functor XOR 1, L_0x55d56d971430, L_0x55d56d971160, C4<0>, C4<0>;
L_0x55d56d9716c0 .functor OR 1, L_0x55d56d9714a0, L_0x55d56d971560, C4<0>, C4<0>;
v0x55d56d9419d0_0 .net "a", 0 0, L_0x55d56d9717d0;  1 drivers
v0x55d56d941a90_0 .net "b", 0 0, L_0x55d56d971870;  1 drivers
v0x55d56d941b50_0 .net "ci", 0 0, L_0x55d56d971160;  alias, 1 drivers
v0x55d56d941c20_0 .net "co", 0 0, L_0x55d56d9716c0;  alias, 1 drivers
v0x55d56d941cc0_0 .net "out_and1", 0 0, L_0x55d56d9714a0;  1 drivers
v0x55d56d941db0_0 .net "out_and2", 0 0, L_0x55d56d971560;  1 drivers
v0x55d56d941e70_0 .net "out_xor", 0 0, L_0x55d56d971430;  1 drivers
v0x55d56d941f30_0 .net "sum", 0 0, L_0x55d56d971620;  1 drivers
S_0x55d56d942090 .scope module, "adder2" "full_adder" 23 46, 9 3 0, S_0x55d56d940b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d971a20 .functor XOR 1, L_0x55d56d971dc0, L_0x55d56d971eb0, C4<0>, C4<0>;
L_0x55d56d971a90 .functor AND 1, L_0x55d56d971a20, L_0x55d56d9716c0, C4<1>, C4<1>;
L_0x55d56d971b50 .functor AND 1, L_0x55d56d971dc0, L_0x55d56d971eb0, C4<1>, C4<1>;
L_0x55d56d971c10 .functor XOR 1, L_0x55d56d971a20, L_0x55d56d9716c0, C4<0>, C4<0>;
L_0x55d56d971cb0 .functor OR 1, L_0x55d56d971a90, L_0x55d56d971b50, C4<0>, C4<0>;
v0x55d56d942320_0 .net "a", 0 0, L_0x55d56d971dc0;  1 drivers
v0x55d56d9423e0_0 .net "b", 0 0, L_0x55d56d971eb0;  1 drivers
v0x55d56d9424a0_0 .net "ci", 0 0, L_0x55d56d9716c0;  alias, 1 drivers
v0x55d56d9425a0_0 .net "co", 0 0, L_0x55d56d971cb0;  1 drivers
v0x55d56d942640_0 .net "out_and1", 0 0, L_0x55d56d971a90;  1 drivers
v0x55d56d942730_0 .net "out_and2", 0 0, L_0x55d56d971b50;  1 drivers
v0x55d56d9427f0_0 .net "out_xor", 0 0, L_0x55d56d971a20;  1 drivers
v0x55d56d9428b0_0 .net "sum", 0 0, L_0x55d56d971c10;  1 drivers
S_0x55d56d9444f0 .scope module, "multiply_complement_result" "multiply_8bits_XOR" 21 35, 24 3 0, S_0x55d56d93d460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "complement1_sel";
    .port_info 3 /INPUT 8 "a";
    .port_info 4 /INPUT 8 "b";
    .port_info 5 /INPUT 1 "ci";
    .port_info 6 /OUTPUT 8 "sum";
L_0x7fbe278dd260 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x55d56d972360 .functor XOR 8, v0x55d56d94a6a0_0, L_0x7fbe278dd260, C4<00000000>, C4<00000000>;
v0x55d56d949310_0 .net "a", 7 0, v0x55d56d94a6a0_0;  1 drivers
v0x55d56d949410_0 .net "a_xor", 7 0, L_0x55d56d972360;  1 drivers
v0x55d56d9494f0_0 .net "aux1", 0 0, L_0x55d56d972680;  1 drivers
v0x55d56d9495e0_0 .net "aux2", 0 0, L_0x55d56d972c70;  1 drivers
v0x55d56d9496d0_0 .net "aux3", 0 0, L_0x55d56d973290;  1 drivers
v0x55d56d949810_0 .net "aux4", 0 0, L_0x55d56d973840;  1 drivers
v0x55d56d949900_0 .net "aux5", 0 0, L_0x55d56d973e70;  1 drivers
v0x55d56d9499f0_0 .net "aux6", 0 0, L_0x55d56d974420;  1 drivers
v0x55d56d949ae0_0 .net "aux7", 0 0, L_0x55d56d974a30;  1 drivers
v0x55d56d949c10_0 .net "aux_xor", 7 0, L_0x7fbe278dd260;  1 drivers
L_0x7fbe278dd2a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d949cd0_0 .net "b", 7 0, L_0x7fbe278dd2a8;  1 drivers
L_0x7fbe278dd2f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55d56d949db0_0 .net "ci", 0 0, L_0x7fbe278dd2f0;  1 drivers
v0x55d56d949e50_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d949ef0_0 .net "complement1_sel", 0 0, v0x55d56d94a9d0_0;  1 drivers
v0x55d56d949f90_0 .net "rst", 0 0, v0x55d56d951170_0;  alias, 1 drivers
v0x55d56d94a030_0 .var "sum", 7 0;
v0x55d56d94a110_0 .net "sum_aux", 7 0, L_0x55d56d975450;  1 drivers
L_0x55d56d972790 .part L_0x55d56d972360, 0, 1;
L_0x55d56d972880 .part L_0x7fbe278dd2a8, 0, 1;
L_0x55d56d972d80 .part L_0x55d56d972360, 1, 1;
L_0x55d56d972e20 .part L_0x7fbe278dd2a8, 1, 1;
L_0x55d56d9733a0 .part L_0x55d56d972360, 2, 1;
L_0x55d56d9734d0 .part L_0x7fbe278dd2a8, 2, 1;
L_0x55d56d973950 .part L_0x55d56d972360, 3, 1;
L_0x55d56d9739f0 .part L_0x7fbe278dd2a8, 3, 1;
L_0x55d56d973f80 .part L_0x55d56d972360, 4, 1;
L_0x55d56d974020 .part L_0x7fbe278dd2a8, 4, 1;
L_0x55d56d974530 .part L_0x55d56d972360, 5, 1;
L_0x55d56d9745d0 .part L_0x7fbe278dd2a8, 5, 1;
L_0x55d56d974b40 .part L_0x55d56d972360, 6, 1;
L_0x55d56d974cf0 .part L_0x7fbe278dd2a8, 6, 1;
L_0x55d56d975170 .part L_0x55d56d972360, 7, 1;
L_0x55d56d975210 .part L_0x7fbe278dd2a8, 7, 1;
LS_0x55d56d975450_0_0 .concat8 [ 1 1 1 1], L_0x55d56d972610, L_0x55d56d972bd0, L_0x55d56d9731f0, L_0x55d56d9737a0;
LS_0x55d56d975450_0_4 .concat8 [ 1 1 1 1], L_0x55d56d973dd0, L_0x55d56d974380, L_0x55d56d974990, L_0x55d56d974fc0;
L_0x55d56d975450 .concat8 [ 4 4 0 0], LS_0x55d56d975450_0_0, LS_0x55d56d975450_0_4;
S_0x55d56d944750 .scope module, "adder0" "full_adder" 24 28, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d9723d0 .functor XOR 1, L_0x55d56d972790, L_0x55d56d972880, C4<0>, C4<0>;
L_0x55d56d972440 .functor AND 1, L_0x55d56d9723d0, L_0x7fbe278dd2f0, C4<1>, C4<1>;
L_0x55d56d972500 .functor AND 1, L_0x55d56d972790, L_0x55d56d972880, C4<1>, C4<1>;
L_0x55d56d972610 .functor XOR 1, L_0x55d56d9723d0, L_0x7fbe278dd2f0, C4<0>, C4<0>;
L_0x55d56d972680 .functor OR 1, L_0x55d56d972440, L_0x55d56d972500, C4<0>, C4<0>;
v0x55d56d9449b0_0 .net "a", 0 0, L_0x55d56d972790;  1 drivers
v0x55d56d944a90_0 .net "b", 0 0, L_0x55d56d972880;  1 drivers
v0x55d56d944b50_0 .net "ci", 0 0, L_0x7fbe278dd2f0;  alias, 1 drivers
v0x55d56d944c20_0 .net "co", 0 0, L_0x55d56d972680;  alias, 1 drivers
v0x55d56d944ce0_0 .net "out_and1", 0 0, L_0x55d56d972440;  1 drivers
v0x55d56d944df0_0 .net "out_and2", 0 0, L_0x55d56d972500;  1 drivers
v0x55d56d944eb0_0 .net "out_xor", 0 0, L_0x55d56d9723d0;  1 drivers
v0x55d56d944f70_0 .net "sum", 0 0, L_0x55d56d972610;  1 drivers
S_0x55d56d9450d0 .scope module, "adder1" "full_adder" 24 38, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d972920 .functor XOR 1, L_0x55d56d972d80, L_0x55d56d972e20, C4<0>, C4<0>;
L_0x55d56d972990 .functor AND 1, L_0x55d56d972920, L_0x55d56d972680, C4<1>, C4<1>;
L_0x55d56d972b10 .functor AND 1, L_0x55d56d972d80, L_0x55d56d972e20, C4<1>, C4<1>;
L_0x55d56d972bd0 .functor XOR 1, L_0x55d56d972920, L_0x55d56d972680, C4<0>, C4<0>;
L_0x55d56d972c70 .functor OR 1, L_0x55d56d972990, L_0x55d56d972b10, C4<0>, C4<0>;
v0x55d56d945350_0 .net "a", 0 0, L_0x55d56d972d80;  1 drivers
v0x55d56d945410_0 .net "b", 0 0, L_0x55d56d972e20;  1 drivers
v0x55d56d9454d0_0 .net "ci", 0 0, L_0x55d56d972680;  alias, 1 drivers
v0x55d56d9455d0_0 .net "co", 0 0, L_0x55d56d972c70;  alias, 1 drivers
v0x55d56d945670_0 .net "out_and1", 0 0, L_0x55d56d972990;  1 drivers
v0x55d56d945760_0 .net "out_and2", 0 0, L_0x55d56d972b10;  1 drivers
v0x55d56d945820_0 .net "out_xor", 0 0, L_0x55d56d972920;  1 drivers
v0x55d56d9458e0_0 .net "sum", 0 0, L_0x55d56d972bd0;  1 drivers
S_0x55d56d945a40 .scope module, "adder2" "full_adder" 24 48, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d972f40 .functor XOR 1, L_0x55d56d9733a0, L_0x55d56d9734d0, C4<0>, C4<0>;
L_0x55d56d972fb0 .functor AND 1, L_0x55d56d972f40, L_0x55d56d972c70, C4<1>, C4<1>;
L_0x55d56d973130 .functor AND 1, L_0x55d56d9733a0, L_0x55d56d9734d0, C4<1>, C4<1>;
L_0x55d56d9731f0 .functor XOR 1, L_0x55d56d972f40, L_0x55d56d972c70, C4<0>, C4<0>;
L_0x55d56d973290 .functor OR 1, L_0x55d56d972fb0, L_0x55d56d973130, C4<0>, C4<0>;
v0x55d56d945cd0_0 .net "a", 0 0, L_0x55d56d9733a0;  1 drivers
v0x55d56d945d90_0 .net "b", 0 0, L_0x55d56d9734d0;  1 drivers
v0x55d56d945e50_0 .net "ci", 0 0, L_0x55d56d972c70;  alias, 1 drivers
v0x55d56d945f50_0 .net "co", 0 0, L_0x55d56d973290;  alias, 1 drivers
v0x55d56d945ff0_0 .net "out_and1", 0 0, L_0x55d56d972fb0;  1 drivers
v0x55d56d9460e0_0 .net "out_and2", 0 0, L_0x55d56d973130;  1 drivers
v0x55d56d9461a0_0 .net "out_xor", 0 0, L_0x55d56d972f40;  1 drivers
v0x55d56d946260_0 .net "sum", 0 0, L_0x55d56d9731f0;  1 drivers
S_0x55d56d9463c0 .scope module, "adder3" "full_adder" 24 58, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d973570 .functor XOR 1, L_0x55d56d973950, L_0x55d56d9739f0, C4<0>, C4<0>;
L_0x55d56d9735e0 .functor AND 1, L_0x55d56d973570, L_0x55d56d973290, C4<1>, C4<1>;
L_0x55d56d9736e0 .functor AND 1, L_0x55d56d973950, L_0x55d56d9739f0, C4<1>, C4<1>;
L_0x55d56d9737a0 .functor XOR 1, L_0x55d56d973570, L_0x55d56d973290, C4<0>, C4<0>;
L_0x55d56d973840 .functor OR 1, L_0x55d56d9735e0, L_0x55d56d9736e0, C4<0>, C4<0>;
v0x55d56d946620_0 .net "a", 0 0, L_0x55d56d973950;  1 drivers
v0x55d56d946700_0 .net "b", 0 0, L_0x55d56d9739f0;  1 drivers
v0x55d56d9467c0_0 .net "ci", 0 0, L_0x55d56d973290;  alias, 1 drivers
v0x55d56d9468c0_0 .net "co", 0 0, L_0x55d56d973840;  alias, 1 drivers
v0x55d56d946960_0 .net "out_and1", 0 0, L_0x55d56d9735e0;  1 drivers
v0x55d56d946a50_0 .net "out_and2", 0 0, L_0x55d56d9736e0;  1 drivers
v0x55d56d946b10_0 .net "out_xor", 0 0, L_0x55d56d973570;  1 drivers
v0x55d56d946bd0_0 .net "sum", 0 0, L_0x55d56d9737a0;  1 drivers
S_0x55d56d946d30 .scope module, "adder4" "full_adder" 24 68, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d973b70 .functor XOR 1, L_0x55d56d973f80, L_0x55d56d974020, C4<0>, C4<0>;
L_0x55d56d973be0 .functor AND 1, L_0x55d56d973b70, L_0x55d56d973840, C4<1>, C4<1>;
L_0x55d56d973d10 .functor AND 1, L_0x55d56d973f80, L_0x55d56d974020, C4<1>, C4<1>;
L_0x55d56d973dd0 .functor XOR 1, L_0x55d56d973b70, L_0x55d56d973840, C4<0>, C4<0>;
L_0x55d56d973e70 .functor OR 1, L_0x55d56d973be0, L_0x55d56d973d10, C4<0>, C4<0>;
v0x55d56d946fe0_0 .net "a", 0 0, L_0x55d56d973f80;  1 drivers
v0x55d56d9470c0_0 .net "b", 0 0, L_0x55d56d974020;  1 drivers
v0x55d56d947180_0 .net "ci", 0 0, L_0x55d56d973840;  alias, 1 drivers
v0x55d56d947250_0 .net "co", 0 0, L_0x55d56d973e70;  alias, 1 drivers
v0x55d56d9472f0_0 .net "out_and1", 0 0, L_0x55d56d973be0;  1 drivers
v0x55d56d9473e0_0 .net "out_and2", 0 0, L_0x55d56d973d10;  1 drivers
v0x55d56d9474a0_0 .net "out_xor", 0 0, L_0x55d56d973b70;  1 drivers
v0x55d56d947560_0 .net "sum", 0 0, L_0x55d56d973dd0;  1 drivers
S_0x55d56d9476c0 .scope module, "adder5" "full_adder" 24 78, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d974120 .functor XOR 1, L_0x55d56d974530, L_0x55d56d9745d0, C4<0>, C4<0>;
L_0x55d56d974190 .functor AND 1, L_0x55d56d974120, L_0x55d56d973e70, C4<1>, C4<1>;
L_0x55d56d9742c0 .functor AND 1, L_0x55d56d974530, L_0x55d56d9745d0, C4<1>, C4<1>;
L_0x55d56d974380 .functor XOR 1, L_0x55d56d974120, L_0x55d56d973e70, C4<0>, C4<0>;
L_0x55d56d974420 .functor OR 1, L_0x55d56d974190, L_0x55d56d9742c0, C4<0>, C4<0>;
v0x55d56d947920_0 .net "a", 0 0, L_0x55d56d974530;  1 drivers
v0x55d56d947a00_0 .net "b", 0 0, L_0x55d56d9745d0;  1 drivers
v0x55d56d947ac0_0 .net "ci", 0 0, L_0x55d56d973e70;  alias, 1 drivers
v0x55d56d947bc0_0 .net "co", 0 0, L_0x55d56d974420;  alias, 1 drivers
v0x55d56d947c60_0 .net "out_and1", 0 0, L_0x55d56d974190;  1 drivers
v0x55d56d947d50_0 .net "out_and2", 0 0, L_0x55d56d9742c0;  1 drivers
v0x55d56d947e10_0 .net "out_xor", 0 0, L_0x55d56d974120;  1 drivers
v0x55d56d947ed0_0 .net "sum", 0 0, L_0x55d56d974380;  1 drivers
S_0x55d56d948030 .scope module, "adder6" "full_adder" 24 88, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d9746e0 .functor XOR 1, L_0x55d56d974b40, L_0x55d56d974cf0, C4<0>, C4<0>;
L_0x55d56d974750 .functor AND 1, L_0x55d56d9746e0, L_0x55d56d974420, C4<1>, C4<1>;
L_0x55d56d9748d0 .functor AND 1, L_0x55d56d974b40, L_0x55d56d974cf0, C4<1>, C4<1>;
L_0x55d56d974990 .functor XOR 1, L_0x55d56d9746e0, L_0x55d56d974420, C4<0>, C4<0>;
L_0x55d56d974a30 .functor OR 1, L_0x55d56d974750, L_0x55d56d9748d0, C4<0>, C4<0>;
v0x55d56d948290_0 .net "a", 0 0, L_0x55d56d974b40;  1 drivers
v0x55d56d948370_0 .net "b", 0 0, L_0x55d56d974cf0;  1 drivers
v0x55d56d948430_0 .net "ci", 0 0, L_0x55d56d974420;  alias, 1 drivers
v0x55d56d948530_0 .net "co", 0 0, L_0x55d56d974a30;  alias, 1 drivers
v0x55d56d9485d0_0 .net "out_and1", 0 0, L_0x55d56d974750;  1 drivers
v0x55d56d9486c0_0 .net "out_and2", 0 0, L_0x55d56d9748d0;  1 drivers
v0x55d56d948780_0 .net "out_xor", 0 0, L_0x55d56d9746e0;  1 drivers
v0x55d56d948840_0 .net "sum", 0 0, L_0x55d56d974990;  1 drivers
S_0x55d56d9489a0 .scope module, "adder7" "full_adder" 24 98, 9 3 0, S_0x55d56d9444f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "ci";
    .port_info 3 /OUTPUT 1 "co";
    .port_info 4 /OUTPUT 1 "sum";
L_0x55d56d974670 .functor XOR 1, L_0x55d56d975170, L_0x55d56d975210, C4<0>, C4<0>;
L_0x55d56d974e10 .functor AND 1, L_0x55d56d974670, L_0x55d56d974a30, C4<1>, C4<1>;
L_0x55d56d974f00 .functor AND 1, L_0x55d56d975170, L_0x55d56d975210, C4<1>, C4<1>;
L_0x55d56d974fc0 .functor XOR 1, L_0x55d56d974670, L_0x55d56d974a30, C4<0>, C4<0>;
L_0x55d56d975060 .functor OR 1, L_0x55d56d974e10, L_0x55d56d974f00, C4<0>, C4<0>;
v0x55d56d948c00_0 .net "a", 0 0, L_0x55d56d975170;  1 drivers
v0x55d56d948ce0_0 .net "b", 0 0, L_0x55d56d975210;  1 drivers
v0x55d56d948da0_0 .net "ci", 0 0, L_0x55d56d974a30;  alias, 1 drivers
v0x55d56d948ea0_0 .net "co", 0 0, L_0x55d56d975060;  1 drivers
v0x55d56d948f40_0 .net "out_and1", 0 0, L_0x55d56d974e10;  1 drivers
v0x55d56d949030_0 .net "out_and2", 0 0, L_0x55d56d974f00;  1 drivers
v0x55d56d9490f0_0 .net "out_xor", 0 0, L_0x55d56d974670;  1 drivers
v0x55d56d9491b0_0 .net "sum", 0 0, L_0x55d56d974fc0;  1 drivers
S_0x55d56d94cd30 .scope module, "regf" "xregf" 5 121, 25 4 0, S_0x55d56d92a3f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sel";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 4 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
v0x55d56d94cff0_0 .net *"_s0", 31 0, L_0x55d56d9678b0;  1 drivers
v0x55d56d94d0f0_0 .net *"_s2", 5 0, L_0x55d56d967950;  1 drivers
L_0x7fbe278dcc30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d56d94d1d0_0 .net *"_s5", 1 0, L_0x7fbe278dcc30;  1 drivers
L_0x7fbe278dcc78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d56d94d2c0_0 .net/2u *"_s6", 31 0, L_0x7fbe278dcc78;  1 drivers
v0x55d56d94d3a0_0 .net "addr", 3 0, L_0x55d56d967bd0;  1 drivers
v0x55d56d94d4d0_0 .net "clk", 0 0, v0x55d56d950130_0;  alias, 1 drivers
v0x55d56d94d570_0 .net "data_in", 31 0, L_0x55d56d9672c0;  alias, 1 drivers
v0x55d56d94d680_0 .net "data_out", 31 0, L_0x55d56d967a90;  alias, 1 drivers
v0x55d56d94d740 .array "regf", 0 15, 31 0;
v0x55d56d94db00_0 .net "sel", 0 0, v0x55d56d9025e0_0;  alias, 1 drivers
v0x55d56d94dba0_0 .net "we", 0 0, L_0x55d56d967250;  alias, 1 drivers
L_0x55d56d9678b0 .array/port v0x55d56d94d740, L_0x55d56d967950;
L_0x55d56d967950 .concat [ 4 2 0 0], L_0x55d56d967bd0, L_0x7fbe278dcc30;
L_0x55d56d967a90 .functor MUXZ 32, L_0x7fbe278dcc78, L_0x55d56d9678b0, v0x55d56d9025e0_0, C4<>;
    .scope S_0x55d56d92c6f0;
T_0 ;
    %wait E_0x55d56d914a70;
    %load/vec4 v0x55d56d8cd900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d918530_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d56d9163f0_0;
    %load/vec4 v0x55d56d8cb7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d918530_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d56d92dbf0;
T_1 ;
    %wait E_0x55d56d897cd0;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55d56d8d4200_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55d56d87de10_0, 0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d56d928be0_0;
    %parti/s 10, 0, 2;
    %store/vec4 v0x55d56d87de10_0, 0, 10;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d56d92dbf0;
T_2 ;
    %wait E_0x55d56d897c90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d56d8a72c0_0, 0, 32;
    %load/vec4 v0x55d56d89ac10_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55d56d89b0d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.0, 9;
    %load/vec4 v0x55d56d87de10_0;
    %pad/u 32;
    %cmpi/e 528, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55d56d8d4200_0;
    %store/vec4 v0x55d56d8a72c0_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55d56d87de10_0;
    %pad/u 32;
    %cmpi/e 529, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x55d56d8e2ab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %or;
    %store/vec4 v0x55d56d8a72c0_0, 0, 32;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55d56d928ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x55d56d928be0_0;
    %store/vec4 v0x55d56d8a72c0_0, 0, 32;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55d56d8a8d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55d56d87ded0_0;
    %store/vec4 v0x55d56d8a72c0_0, 0, 32;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55d56d92dbf0;
T_3 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d8e2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x55d56d8a73a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d56d8a73a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x55d56d8a73a0_0, 0;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d8d4160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55d56d928be0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55d56d8a73a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d8d4160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55d56d928be0_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55d56d8a73a0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d8d4160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0x55d56d8d4200_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55d56d8a73a0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d8d4160_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55d56d8d4200_0;
    %parti/s 10, 0, 2;
    %pad/u 9;
    %assign/vec4 v0x55d56d8a73a0_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d56d92dbf0;
T_4 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d8e2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d56d8d4160_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d56d89ac10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d56d8a72c0_0;
    %assign/vec4 v0x55d56d8d4160_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55d56d89b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55d56d86c3a0_0;
    %assign/vec4 v0x55d56d8d4160_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55d56d86c020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x55d56d8d4160_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x55d56d8d4160_0, 0;
T_4.6 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d56d92dbf0;
T_5 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d8e2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d56d8d4200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d56d87de10_0;
    %pad/u 32;
    %pushi/vec4 528, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d8a7f50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55d56d8d4160_0;
    %assign/vec4 v0x55d56d8d4200_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d56d92dbf0;
T_6 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d8e2b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d56d8e2ab0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d56d89b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55d56d9136f0_0;
    %load/vec4 v0x55d56d89b190_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d56d91d8a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d8e2ab0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d56d92dbf0;
T_7 ;
    %wait E_0x55d56d8aaed0;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %sub;
    %store/vec4 v0x55d56d8d1520_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 31, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55d56d8d1520_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55d56d92dbf0;
T_8 ;
    %wait E_0x55d56d8aae90;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %and;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %xor;
    %add;
    %load/vec4 v0x55d56d8d1520_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55d56d86c0e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %and;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %xor;
    %add;
    %load/vec4 v0x55d56d8d1520_0;
    %parti/s 1, 31, 6;
    %and;
    %store/vec4 v0x55d56d86c0e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d56d92dbf0;
T_9 ;
    %wait E_0x55d56d933510;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x55d56d8d1520_0;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %sub;
    %store/vec4 v0x55d56d91e030_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d56d8d1520_0;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %concati/vec4 0, 0, 31;
    %add;
    %store/vec4 v0x55d56d91e030_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55d56d92dbf0;
T_10 ;
    %wait E_0x55d56d8b5720;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d56d86c3a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d91d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d9136f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d89b190_0, 0, 1;
    %load/vec4 v0x55d56d91d7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55d56d91e030_0;
    %store/vec4 v0x55d56d86c3a0_0, 0, 32;
    %load/vec4 v0x55d56d86c0e0_0;
    %store/vec4 v0x55d56d91d8a0_0, 0, 1;
    %load/vec4 v0x55d56d86c0e0_0;
    %load/vec4 v0x55d56d8d1520_0;
    %parti/s 1, 31, 6;
    %xor;
    %store/vec4 v0x55d56d89b190_0, 0, 1;
    %load/vec4 v0x55d56d91e030_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55d56d9136f0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x55d56d8a72c0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x55d56d8d4160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d56d86c3a0_0, 0, 32;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55d56d91d8a0_0, 0, 1;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 30, 6;
    %xor;
    %store/vec4 v0x55d56d89b190_0, 0, 1;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x55d56d9136f0_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d86c3a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d91d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d89b190_0, 0, 1;
    %load/vec4 v0x55d56d8d4160_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55d56d9136f0_0, 0, 1;
T_10.5 ;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %load/vec4 v0x55d56d86c480_0;
    %store/vec4 v0x55d56d86c3a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d91d8a0_0, 0, 1;
    %load/vec4 v0x55d56d86c480_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55d56d9136f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d89b190_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55d56d8a8020_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %load/vec4 v0x55d56d8e0a30_0;
    %store/vec4 v0x55d56d86c3a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d91d8a0_0, 0, 1;
    %load/vec4 v0x55d56d8e0a30_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55d56d9136f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d89b190_0, 0, 1;
T_10.8 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55d56d900f00;
T_11 ;
    %vpi_call/w 14 63 "$readmemh", "program.hex", v0x55d56d8cf920, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000111111111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55d56d900f00;
T_12 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d915bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55d56d8cf9c0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55d56d8cf920, 4;
    %assign/vec4 v0x55d56d915cb0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d56d900f00;
T_13 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d8ee160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x55d56d91fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55d56d87a9c0_0;
    %load/vec4 v0x55d56d8ee0a0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d56d8cf920, 0, 4;
T_13.2 ;
    %load/vec4 v0x55d56d8ee0a0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x55d56d8cf920, 4;
    %assign/vec4 v0x55d56d8899d0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d56d94cd30;
T_14 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d94db00_0;
    %load/vec4 v0x55d56d94dba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55d56d94d570_0;
    %load/vec4 v0x55d56d94d3a0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d56d94d740, 0, 4;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55d56d92aaf0;
T_15 ;
    %wait E_0x55d56d914160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d9042e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d8fc7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d8c0790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d901d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d9021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d903e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d8ff170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d8c0c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d9047e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d902a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d9025e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d8ff230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d9007c0_0, 0, 1;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 512, 0, 32;
    %and;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d902a20_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1008, 0, 32;
    %and;
    %cmpi/e 512, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d9025e0_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d8ff230_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 700, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d903e70_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 704, 0, 32;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d901d70_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 718, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d9021a0_0, 0, 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 710, 0, 32;
    %jmp/0xz  T_15.12, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d8fc7e0_0, 0, 1;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 714, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d8c0790_0, 0, 1;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 722, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d8ff170_0, 0, 1;
    %jmp T_15.17;
T_15.16 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 726, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d8c0c30_0, 0, 1;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 730, 0, 32;
    %jmp/0xz  T_15.20, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d9042e0_0, 0, 1;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x55d56d8c4910_0;
    %pad/u 32;
    %pushi/vec4 1023, 0, 32;
    %and;
    %cmpi/e 734, 0, 32;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d9047e0_0, 0, 1;
    %jmp T_15.23;
T_15.22 ;
    %load/vec4 v0x55d56d902680_0;
    %store/vec4 v0x55d56d9007c0_0, 0, 1;
T_15.23 ;
T_15.21 ;
T_15.19 ;
T_15.17 ;
T_15.15 ;
T_15.13 ;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55d56d92aaf0;
T_16 ;
    %wait E_0x55d56d914600;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %load/vec4 v0x55d56d902a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55d56d903f10_0;
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55d56d9025e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x55d56d902ae0_0;
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55d56d901d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d56d902260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55d56d9021a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d56d902260_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55d56d8fc7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d56d8c0850_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x55d56d8c0790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d56d8c0cd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x55d56d8c0c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.12, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d56d8c27d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.13;
T_16.12 ;
    %load/vec4 v0x55d56d9042e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d56d9043a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
    %jmp T_16.15;
T_16.14 ;
    %load/vec4 v0x55d56d9047e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.16, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d56d904720_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d904b60_0, 0, 32;
T_16.16 ;
T_16.15 ;
T_16.13 ;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x55d56d92f0f0;
T_17 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d924700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55d56d91a5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d894660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d9247a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55d56d91a550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d56d91a5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d894660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d9247a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55d56d91a5f0_0;
    %cmpi/u 2, 0, 3;
    %flag_get/vec4 5;
    %pushi/vec4 3, 0, 3;
    %load/vec4 v0x55d56d91a5f0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x55d56d91a5f0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d56d91a5f0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55d56d813020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55d56d91d210_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d56d91a5f0_0, 0;
    %load/vec4 v0x55d56d894740_0;
    %assign/vec4 v0x55d56d894660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d9247a0_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x55d56d91d210_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d56d91a5f0_0, 0;
    %load/vec4 v0x55d56d91d210_0;
    %assign/vec4 v0x55d56d894660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d9247a0_0, 0;
T_17.10 ;
T_17.9 ;
T_17.6 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55d56d8f2a30;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d56d8e0c10_0, 0, 2;
    %end;
    .thread T_18, $init;
    .scope S_0x55d56d8f2a30;
T_19 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d8d3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d8dead0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55d56d8d3d80_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55d56d8cb060_0;
    %load/vec4 v0x55d56d8ac240_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x55d56d8d3d80_0, 0;
    %load/vec4 v0x55d56d905950_0;
    %assign/vec4 v0x55d56d8dead0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55d56d8d3d80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x55d56d8d3d80_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55d56d8f2a30;
T_20 ;
    %wait E_0x55d56d8faa80;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55d56d905890_0, 0, 12;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d56d8abe00_0, 0, 4;
T_20.0 ;
    %load/vec4 v0x55d56d8abe00_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x55d56d8dead0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x55d56d8abe00_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d56d905890_0, 0, 12;
    %load/vec4 v0x55d56d8abe00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d56d905890_0, 4, 4;
T_20.2 ;
    %load/vec4 v0x55d56d8abe00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d56d905890_0, 4, 4;
T_20.4 ;
    %load/vec4 v0x55d56d8abe00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_get/vec4 5;
    %pushi/vec4 4, 0, 32;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d56d905890_0, 4, 4;
T_20.6 ;
    %load/vec4 v0x55d56d8abe00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x55d56d8abe00_0, 0, 4;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x55d56d8f2a30;
T_21 ;
    %wait E_0x55d56d88a170;
    %load/vec4 v0x55d56d8f67b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.4 ;
    %pushi/vec4 153, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.5 ;
    %pushi/vec4 146, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.6 ;
    %pushi/vec4 130, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.7 ;
    %pushi/vec4 248, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.8 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.9 ;
    %pushi/vec4 144, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.10 ;
    %pushi/vec4 191, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.11 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.12 ;
    %pushi/vec4 175, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.13 ;
    %pushi/vec4 134, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.14 ;
    %pushi/vec4 140, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.15 ;
    %pushi/vec4 193, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.16 ;
    %pushi/vec4 136, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.17 ;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.18 ;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x55d56d8d4460_0, 0, 8;
    %jmp T_21.20;
T_21.20 ;
    %pop/vec4 1;
    %load/vec4 v0x55d56d8e0c10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_21.21, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55d56d8d4460_0, 4, 1;
T_21.21 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55d56d8f2a30;
T_22 ;
    %wait E_0x55d56d8afbe0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d56d8e0c10_0, 0, 2;
    %load/vec4 v0x55d56d8f66b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x55d56d8e0cf0_0, 0, 4;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.5, 4;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.6;
T_22.5 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
T_22.6 ;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55d56d8e0cf0_0, 0, 4;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.7, 4;
    %load/vec4 v0x55d56d8ac2e0_0;
    %load/vec4 v0x55d56d8f66b0_0;
    %cmp/e;
    %jmp/0xz  T_22.9, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d56d8e0c10_0, 0, 2;
T_22.9 ;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 4, 4;
    %pad/u 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.8;
T_22.7 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.11, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.12;
T_22.11 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.13, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.14;
T_22.13 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.15, 4;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
T_22.15 ;
T_22.14 ;
T_22.12 ;
T_22.8 ;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55d56d8e0cf0_0, 0, 4;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.17, 4;
    %load/vec4 v0x55d56d8ac2e0_0;
    %load/vec4 v0x55d56d8f66b0_0;
    %cmp/e;
    %jmp/0xz  T_22.19, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d56d8e0c10_0, 0, 2;
T_22.19 ;
    %load/vec4 v0x55d56d905890_0;
    %parti/s 4, 8, 5;
    %pad/u 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.18;
T_22.17 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.21, 4;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.23, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.24;
T_22.23 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.25, 4;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
T_22.25 ;
T_22.24 ;
T_22.22 ;
T_22.18 ;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d56d8e0cf0_0, 0, 4;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.27, 4;
    %load/vec4 v0x55d56d8cafc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.29, 4;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.30;
T_22.29 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
T_22.30 ;
    %jmp T_22.28;
T_22.27 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_22.31, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.32;
T_22.31 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.33, 4;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
    %jmp T_22.34;
T_22.33 ;
    %load/vec4 v0x55d56d8abee0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_22.35, 4;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55d56d8f67b0_0, 0, 5;
T_22.35 ;
T_22.34 ;
T_22.32 ;
T_22.28 ;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x55d56d8c62b0;
T_23 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d71fc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d76cb00_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55d56d76ca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d76cb00_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55d56d71f8d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_23.4, 4;
    %load/vec4 v0x55d56d774420_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55d56d774420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7744e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7bf4b0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x55d56d774420_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55d56d774420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7744e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7bf4b0_0, 0;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x55d56d774420_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55d56d774420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7744e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7bf4b0_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x55d56d774420_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55d56d774420_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7744e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %load/vec4 v0x55d56d7bf3d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7bf4b0_0, 0;
T_23.12 ;
T_23.11 ;
T_23.9 ;
T_23.7 ;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55d56d71f8d0_0;
    %cmpi/u 3, 0, 4;
    %jmp/0xz  T_23.14, 5;
    %load/vec4 v0x55d56d71f8d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %load/vec4 v0x55d56d71faa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.16, 8;
    %load/vec4 v0x55d56d72ca90_0;
    %assign/vec4 v0x55d56d76cb00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d56d71f8d0_0, 0;
T_23.16 ;
T_23.15 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55d56d93da10;
T_24 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d9405b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d940650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d940370_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55d56d940410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x55d56d93fc60_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x55d56d93fc60_0;
    %assign/vec4 v0x55d56d940650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d940370_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55d56d93fc60_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x55d56d940920_0;
    %assign/vec4 v0x55d56d940650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d940370_0, 0;
T_24.6 ;
T_24.5 ;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55d56d940b00;
T_25 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d9434e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d943580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d7bf6d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55d56d9433a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x55d56d942cb0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x55d56d942cb0_0;
    %assign/vec4 v0x55d56d943580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d7bf6d0_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x55d56d942cb0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x55d56d9437f0_0;
    %assign/vec4 v0x55d56d943580_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d7bf6d0_0, 0;
T_25.6 ;
T_25.5 ;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55d56d93d720;
T_26 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d9440f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d943e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d944190_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55d56d943c20_0;
    %load/vec4 v0x55d56d943b50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x55d56d943f20_0;
    %assign/vec4 v0x55d56d943e80_0, 0;
    %load/vec4 v0x55d56d944270_0;
    %assign/vec4 v0x55d56d944190_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55d56d9444f0;
T_27 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d949f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d94a030_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55d56d949ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x55d56d949310_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x55d56d94a110_0;
    %assign/vec4 v0x55d56d94a030_0, 0;
T_27.4 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55d56d93d460;
T_28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d56d94a9d0_0, 0, 1;
    %end;
    .thread T_28, $init;
    .scope S_0x55d56d93d460;
T_29 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d94ae10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d94a6a0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55d56d94af50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d94a6a0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55d56d94aa70_0;
    %cmpi/u 2, 0, 4;
    %flag_get/vec4 5;
    %pushi/vec4 5, 0, 4;
    %load/vec4 v0x55d56d94aa70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d56d94aa70_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x55d56d94aa70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55d56d94aa70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d56d94aa70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x55d56d94a6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55d56d94a760_0;
    %load/vec4 v0x55d56d94aa70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.8, 8;
    %load/vec4 v0x55d56d94a600_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.9, 8;
T_29.8 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_29.9, 8;
 ; End of false expr.
    %blend;
T_29.9;
    %add;
    %assign/vec4 v0x55d56d94a6a0_0, 0;
    %load/vec4 v0x55d56d94aa70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55d56d94aa70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d56d94aa70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0x55d56d94a6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55d56d94abf0_0;
    %load/vec4 v0x55d56d94aa70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %load/vec4 v0x55d56d94a760_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %add;
    %assign/vec4 v0x55d56d94a6a0_0, 0;
    %load/vec4 v0x55d56d94aa70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55d56d94aa70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d56d94aa70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.14, 8;
    %load/vec4 v0x55d56d94a6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55d56d94a600_0;
    %load/vec4 v0x55d56d94aa70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.16, 8;
    %load/vec4 v0x55d56d94aeb0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.17, 8;
T_29.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_29.17, 8;
 ; End of false expr.
    %blend;
T_29.17;
    %add;
    %assign/vec4 v0x55d56d94a6a0_0, 0;
    %load/vec4 v0x55d56d94aa70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
    %jmp T_29.15;
T_29.14 ;
    %pushi/vec4 1, 0, 4;
    %load/vec4 v0x55d56d94aa70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d56d94aa70_0;
    %cmpi/u 6, 0, 4;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.18, 8;
    %load/vec4 v0x55d56d94a6a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x55d56d94abf0_0;
    %load/vec4 v0x55d56d94aa70_0;
    %subi 2, 0, 4;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_29.20, 8;
    %load/vec4 v0x55d56d94aeb0_0;
    %pad/u 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %jmp/1 T_29.21, 8;
T_29.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_29.21, 8;
 ; End of false expr.
    %blend;
T_29.21;
    %add;
    %assign/vec4 v0x55d56d94a6a0_0, 0;
    %load/vec4 v0x55d56d94aa70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d94aa70_0, 0;
T_29.18 ;
T_29.15 ;
T_29.11 ;
T_29.7 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55d56d93d460;
T_30 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d94ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.2, 9;
    %load/vec4 v0x55d56d94ad50_0;
    %assign/vec4 v0x55d56d94a850_0, 0;
T_30.2 ;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d56d94a600_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94a760_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_30.4, 9;
    %load/vec4 v0x55d56d94a6a0_0;
    %assign/vec4 v0x55d56d94a850_0, 0;
T_30.4 ;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55d56d759380;
T_31 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d935bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d935c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d935a70_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55d56d935b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x55d56d935400_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.4, 4;
    %load/vec4 v0x55d56d935400_0;
    %assign/vec4 v0x55d56d935c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d935a70_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x55d56d935400_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_31.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d935d50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d935c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d935a70_0, 0;
T_31.6 ;
T_31.5 ;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55d56d935f30;
T_32 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d9386d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d938880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d938500_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x55d56d938630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x55d56d937e40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.4, 4;
    %load/vec4 v0x55d56d937e40_0;
    %assign/vec4 v0x55d56d938880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d938500_0, 0;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x55d56d937e40_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d938940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d938880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d938500_0, 0;
T_32.6 ;
T_32.5 ;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x55d56d78d5f0;
T_33 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d938fd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d9392e0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55d56d938d70_0;
    %load/vec4 v0x55d56d938ca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x55d56d939070_0;
    %assign/vec4 v0x55d56d938fd0_0, 0;
    %load/vec4 v0x55d56d9393c0_0;
    %assign/vec4 v0x55d56d9392e0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55d56d733920;
T_34 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d78c600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55d56d78c440_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55d56d749c30_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55d56d749c30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_34.2, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55d56d7498f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d7499f0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x55d56d7499f0_0;
    %load/vec4 v0x55d56d78c360_0;
    %pad/u 8;
    %ix/getv 4, v0x55d56d749c30_0;
    %shiftl 4;
    %cmp/u;
    %jmp/0xz  T_34.4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55d56d749c30_0;
    %assign/vec4/off/d v0x55d56d78c440_0, 4, 5;
    %jmp T_34.5;
T_34.4 ;
    %load/vec4 v0x55d56d7499f0_0;
    %load/vec4 v0x55d56d78c360_0;
    %pad/u 8;
    %ix/getv 4, v0x55d56d749c30_0;
    %shiftl 4;
    %sub;
    %assign/vec4 v0x55d56d7499f0_0, 0;
T_34.5 ;
T_34.3 ;
    %load/vec4 v0x55d56d749c30_0;
    %cmpi/ne 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_34.6, 8;
    %load/vec4 v0x55d56d749c30_0;
    %subi 1, 0, 3;
    %jmp/1 T_34.7, 8;
T_34.6 ; End of true expr.
    %load/vec4 v0x55d56d749c30_0;
    %jmp/0 T_34.7, 8;
 ; End of false expr.
    %blend;
T_34.7;
    %assign/vec4 v0x55d56d749c30_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55d56d939690;
T_35 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d93be90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d93bf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d93bcc0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55d56d93bdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x55d56d93b5d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0x55d56d93b5d0_0;
    %assign/vec4 v0x55d56d93bf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d93bcc0_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x55d56d93b5d0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55d56d93bff0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d93bf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d93bcc0_0, 0;
T_35.6 ;
T_35.5 ;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55d56d76ccc0;
T_36 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d93d0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d56d93c840_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55d56d93d230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d93c840_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x55d56d93c840_0;
    %cmpi/ne 12, 0, 4;
    %jmp/0xz  T_36.4, 4;
    %load/vec4 v0x55d56d93c840_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d93c840_0, 0;
T_36.4 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55d56d76ccc0;
T_37 ;
    %wait E_0x55d56d932620;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d93d2d0_0, 0;
    %load/vec4 v0x55d56d93c840_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55d56d93c620_0;
    %assign/vec4 v0x55d56d93c1d0_0, 0;
    %load/vec4 v0x55d56d93c6e0_0;
    %assign/vec4 v0x55d56d93c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d93d2d0_0, 0;
T_37.0 ;
    %load/vec4 v0x55d56d93c840_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x55d56d93cc70_0;
    %assign/vec4 v0x55d56d93c1d0_0, 0;
    %load/vec4 v0x55d56d93c6e0_0;
    %assign/vec4 v0x55d56d93c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d93d2d0_0, 0;
T_37.2 ;
    %load/vec4 v0x55d56d93c840_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x55d56d93c620_0;
    %assign/vec4 v0x55d56d93c1d0_0, 0;
    %load/vec4 v0x55d56d93d160_0;
    %assign/vec4 v0x55d56d93c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d93d2d0_0, 0;
T_37.4 ;
    %load/vec4 v0x55d56d93c840_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x55d56d93cc70_0;
    %assign/vec4 v0x55d56d93c1d0_0, 0;
    %load/vec4 v0x55d56d93d160_0;
    %assign/vec4 v0x55d56d93c9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d93d2d0_0, 0;
T_37.6 ;
    %load/vec4 v0x55d56d93cbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %load/vec4 v0x55d56d93c620_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55d56d93c620_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d56d93c6e0_0;
    %cmpi/e 0, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55d56d93c6e0_0;
    %cmpi/e 8, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d93cd30_0, 0;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.12, 9;
    %pushi/vec4 31, 0, 5;
    %load/vec4 v0x55d56d93cee0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d93cd30_0, 0;
    %jmp T_37.13;
T_37.12 ;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55d56d93c620_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d93c6e0_0;
    %parti/s 1, 3, 3;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_37.14, 9;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x55d56d93cdf0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d56d93cd30_0, 0;
T_37.14 ;
T_37.13 ;
T_37.11 ;
T_37.8 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55d56d8c6930;
T_38 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d94c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d94c200_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d94ca60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d94c510_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55d56d94bd80_0;
    %load/vec4 v0x55d56d94cbd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x55d56d94c130_0;
    %assign/vec4 v0x55d56d94c200_0, 0;
    %load/vec4 v0x55d56d94c990_0;
    %assign/vec4 v0x55d56d94ca60_0, 0;
    %load/vec4 v0x55d56d94c440_0;
    %assign/vec4 v0x55d56d94c510_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x55d56d94c510_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_38.4, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d56d94c820_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x55d56d94c510_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94c060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x55d56d94c5b0_0;
    %assign/vec4 v0x55d56d94c820_0, 0;
    %jmp T_38.7;
T_38.6 ;
    %load/vec4 v0x55d56d94c510_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94c370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.8, 8;
    %load/vec4 v0x55d56d94c750_0;
    %assign/vec4 v0x55d56d94c820_0, 0;
    %jmp T_38.9;
T_38.8 ;
    %load/vec4 v0x55d56d94c510_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d56d94bf90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %load/vec4 v0x55d56d94c680_0;
    %assign/vec4 v0x55d56d94c820_0, 0;
T_38.10 ;
T_38.9 ;
T_38.7 ;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55d56d8c6930;
T_39 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d94c8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d94bc40_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55d56d94bce0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d56d94bc40_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55d56d929cf0;
T_40 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d8ecc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d56d8ed0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8ecd30_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55d56d8ed5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8ed0e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8ecd30_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x55d56d8ed0e0_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_40.4, 4;
    %load/vec4 v0x55d56d8ed0e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d8ed0e0_0, 0;
    %jmp T_40.5;
T_40.4 ;
    %load/vec4 v0x55d56d8ed180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.6, 8;
    %load/vec4 v0x55d56d8ec890_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.8, 4;
    %load/vec4 v0x55d56d8f1010_0;
    %assign/vec4 v0x55d56d8ecd30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d56d8ed0e0_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x55d56d8ec890_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0x55d56d8ec890_0;
    %assign/vec4 v0x55d56d8ecd30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d56d8ed0e0_0, 0;
T_40.10 ;
T_40.9 ;
T_40.6 ;
T_40.5 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55d56d87b330;
T_41 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d8ab1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d56d8acc90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8ab290_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x55d56d8ad100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8acc90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8ab290_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x55d56d8acc90_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_41.4, 4;
    %load/vec4 v0x55d56d8acc90_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55d56d8acc90_0, 0;
    %jmp T_41.5;
T_41.4 ;
    %load/vec4 v0x55d56d8acd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.6, 8;
    %load/vec4 v0x55d56d8aa940_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.8, 4;
    %load/vec4 v0x55d56d8afac0_0;
    %assign/vec4 v0x55d56d8ab290_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d56d8acc90_0, 0;
    %jmp T_41.9;
T_41.8 ;
    %load/vec4 v0x55d56d8aa940_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.10, 4;
    %load/vec4 v0x55d56d8aa940_0;
    %assign/vec4 v0x55d56d8ab290_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d56d8acc90_0, 0;
T_41.10 ;
T_41.9 ;
T_41.6 ;
T_41.5 ;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x55d56d92e2f0;
T_42 ;
    %wait E_0x55d56d9326a0;
    %load/vec4 v0x55d56d893170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d894e20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8918b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55d56d8939d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d56d896ec0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55d56d895630_0;
    %load/vec4 v0x55d56d8913b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x55d56d893930_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x55d56d894e20_0, 0;
    %load/vec4 v0x55d56d893930_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x55d56d8918b0_0, 0;
    %load/vec4 v0x55d56d893930_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55d56d8939d0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x55d56d895a70_0;
    %load/vec4 v0x55d56d896f60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d56d896ec0_0, 0;
    %load/vec4 v0x55d56d894d80_0;
    %assign/vec4 v0x55d56d895290_0, 0;
    %load/vec4 v0x55d56d8917f0_0;
    %assign/vec4 v0x55d56d892c40_0, 0;
    %load/vec4 v0x55d56d8939d0_0;
    %assign/vec4 v0x55d56d8930b0_0, 0;
    %jmp T_42.5;
T_42.4 ;
    %load/vec4 v0x55d56d893170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.6, 8;
    %load/vec4 v0x55d56d8956d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55d56d896ec0_0, 0;
T_42.6 ;
T_42.5 ;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55d56d8967a0;
T_43 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d8b8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %vpi_call/w 12 12 "$write", "%c", v0x55d56d88a090_0 {0 0 0};
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55d56d92d4f0;
T_44 ;
    %vpi_call/w 4 61 "$dumpfile", "xtop.vcd" {0 0 0};
    %vpi_call/w 4 62 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d56d92d4f0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d56d950130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d951170_0, 0, 1;
    %pushi/vec4 148, 0, 8;
    %store/vec4 v0x55d56d94ffd0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d56d94fce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d94fc20_0, 0, 1;
    %delay 11000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d56d951170_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d951170_0, 0, 1;
    %vpi_func 4 80 "$time" 64 {0 0 0};
    %pad/u 32;
    %store/vec4 v0x55d56d951210_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55d56d94ffd0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d56d94fce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d56d94fc20_0, 0, 1;
    %delay 500000, 0;
    %vpi_call/w 4 89 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d56d950290_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x55d56d950290_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_44.1, 5;
    %ix/getv/s 4, v0x55d56d950290_0;
    %load/vec4a v0x55d56d94d740, 4;
    %ix/getv/s 4, v0x55d56d950290_0;
    %store/vec4a v0x55d56d9501d0, 4, 0;
    %load/vec4 v0x55d56d950290_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d56d950290_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %vpi_call/w 4 97 "$writememh", "data_out.hex", v0x55d56d9501d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_44;
    .scope S_0x55d56d92d4f0;
T_45 ;
    %wait E_0x55d56d932620;
    %load/vec4 v0x55d56d9512f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %vpi_func 4 107 "$time" 64 {0 0 0};
    %load/vec4 v0x55d56d951210_0;
    %pad/u 64;
    %sub;
    %pushi/vec4 10, 0, 64;
    %div;
    %vpi_call/w 4 107 "$display", "Catched Trap at time  %0d clock cycles:", S<0,vec4,u64> {1 0 0};
    %load/vec4 v0x55d56d94e9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_45.2, 8;
    %pushi/vec4 1467115892, 0, 32; draw_string_vec4
    %pushi/vec4 101, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_45.3, 8;
T_45.2 ; End of true expr.
    %pushi/vec4 5399905, 0, 32; draw_string_vec4
    %pushi/vec4 100, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_45.3, 8;
 ; End of false expr.
    %blend;
T_45.3;
    %vpi_call/w 4 108 "$display", "%s address %d, PC 0x%x", S<0,vec4,u40>, v0x55d56d94e6d0_0, v0x55d56d94f390_0 {1 0 0};
    %vpi_call/w 4 109 "$finish" {0 0 0};
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55d56d92d4f0;
T_46 ;
    %delay 5000, 0;
    %load/vec4 v0x55d56d950130_0;
    %inv;
    %store/vec4 v0x55d56d950130_0, 0, 1;
    %jmp T_46;
    .thread T_46;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "-";
    "rtl/src/xled.v";
    "rtl/testbench/xtop_tb.v";
    "rtl/src/xtop.v";
    "rtl/src/xaddr_decoder.v";
    "rtl/src/xcomplement_to_2.v";
    "rtl/src/full_adder_4bits_XOR.v";
    "rtl/src/full_adder.v";
    "rtl/src/xctrl.v";
    "rtl/src/Convert_Neg_to_Pos_8bits.v";
    "rtl/src/xcprint.v";
    "rtl/src/xdispDecoder.v";
    "rtl/src/xram.v";
    "rtl/src/xALU.v";
    "rtl/src/full_adder_4bits.v";
    "rtl/src/signed_shfit_division.v";
    "rtl/src/div_par.v";
    "rtl/src/division_xcomplement_to_2.v";
    "rtl/src/division_4bits_XOR.v";
    "rtl/src/signed_shfit_mult.v";
    "rtl/src/multiply_xcomplement_to_2.v";
    "rtl/src/multiply_4bits_XOR.v";
    "rtl/src/multiply_8bits_XOR.v";
    "rtl/src/xregf.v";
