Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot TB_SimpleRX_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.TB_SimpleRX xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "TB_SimpleRX_time_synth.sdf", for root module "TB_SimpleRX/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "TB_SimpleRX_time_synth.sdf", for root module "TB_SimpleRX/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUFDS
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module xil_defaultlib.SimpleRX
Compiling module xil_defaultlib.TB_SimpleRX
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_SimpleRX_time_synth
