<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SDRAM_Test_New_FSM.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SDRAM_Test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SDRAM_Testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SDRAM_Testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SDRAM_Testbench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1609635878" xil_pn:in_ck="-4679421012867071986" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1609635878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Src/LED_Driver.v"/>
      <outfile xil_pn:name="Src/SDRAM_Controller.v"/>
      <outfile xil_pn:name="Src/SDRAM_Test.v"/>
      <outfile xil_pn:name="Src/SDRAM_Testbench.v"/>
      <outfile xil_pn:name="Src/Timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1609635878" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2785174280670787923" xil_pn:start_ts="1609635878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609635878" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3880830604273248149" xil_pn:start_ts="1609635878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609635878" xil_pn:in_ck="4055816753230503174" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6254552092705492674" xil_pn:start_ts="1609635878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Clock_DCM.v"/>
    </transform>
    <transform xil_pn:end_ts="1609635878" xil_pn:in_ck="-1126163158278227616" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1609635878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Src/LED_Driver.v"/>
      <outfile xil_pn:name="Src/SDRAM_Controller.v"/>
      <outfile xil_pn:name="Src/SDRAM_Test.v"/>
      <outfile xil_pn:name="Src/SDRAM_Testbench.v"/>
      <outfile xil_pn:name="Src/Timer.v"/>
      <outfile xil_pn:name="ipcore_dir/Clock_DCM.v"/>
    </transform>
    <transform xil_pn:end_ts="1609635884" xil_pn:in_ck="-1126163158278227616" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8517050930603608871" xil_pn:start_ts="1609635878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SDRAM_Testbench_beh.prj"/>
      <outfile xil_pn:name="SDRAM_Testbench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1609635884" xil_pn:in_ck="8093495332260743781" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4063582659864715920" xil_pn:start_ts="1609635884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SDRAM_Testbench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1556643563" xil_pn:in_ck="4714744340639750197" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1556643563">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
