DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
(DmPackageRef
library "DIG_TRANSIT_tb"
unitName "report_assist"
)
]
instances [
(Instance
name "U_0"
duLibraryName "NSK600_lib"
duName "dt_port"
elements [
]
mwi 0
uid 181,0
)
(Instance
name "U_3"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_P1LY_model"
elements [
]
mwi 0
uid 1067,0
)
(Instance
name "U_4"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_cable_model"
elements [
]
mwi 0
uid 1183,0
)
(Instance
name "U_6"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_P1LY_model"
elements [
]
mwi 0
uid 1233,0
)
(Instance
name "U_2"
duLibraryName "NSK600_lib"
duName "dt_port"
elements [
]
mwi 0
uid 1817,0
)
(Instance
name "i12_2_fill_ram_dtrx1"
duLibraryName "NSK600_LIB"
duName "dt_fill_ram_rx"
elements [
]
mwi 0
uid 3013,0
)
(Instance
name "i12_1_ram_dtrx1"
duLibraryName "NSK600_lib"
duName "ram_s1"
elements [
]
mwi 0
uid 3117,0
)
(Instance
name "i12_3_dt_fill_2framer"
duLibraryName "NSK600_LIB"
duName "dt_fill_2framer"
elements [
]
mwi 0
uid 3155,0
)
(Instance
name "U_5"
duLibraryName "NSK600_LIB"
duName "dt_fill_ram_tx"
elements [
]
mwi 0
uid 4164,0
)
(Instance
name "U_7"
duLibraryName "NSK600_LIB"
duName "dt_fill_2dt"
elements [
]
mwi 0
uid 4278,0
)
(Instance
name "U_8"
duLibraryName "NSK600_lib"
duName "ram_s1"
elements [
]
mwi 0
uid 4315,0
)
(Instance
name "U_1"
duLibraryName "DIG_TRANSIT_tb"
duName "tb_ram_copy_main"
elements [
]
mwi 0
uid 6519,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb2"
number "2"
)
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb4"
number "4"
)
(EmbeddedInstance
name "eb5"
number "5"
)
(EmbeddedInstance
name "eb6"
number "6"
)
(EmbeddedInstance
name "eb7"
number "7"
)
(EmbeddedInstance
name "eb8"
number "8"
)
(EmbeddedInstance
name "eb9"
number "9"
)
(EmbeddedInstance
name "eb10"
number "10"
)
(EmbeddedInstance
name "eb11"
number "11"
)
(EmbeddedInstance
name "eb12"
number "12"
)
(EmbeddedInstance
name "eb3"
number "3"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
"DIG_TRANSIT_tb"
]
)
version "30.1"
appVersion "2010.2a (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_ram_copy\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_ram_copy\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_ram_copy"
)
(vvPair
variable "d_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_ram_copy"
)
(vvPair
variable "date"
value "2011-07-06"
)
(vvPair
variable "day"
value "Mi"
)
(vvPair
variable "day_long"
value "Mittwoch"
)
(vvPair
variable "dd"
value "06"
)
(vvPair
variable "entity_name"
value "tb_ram_copy"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0014426"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "DIG_TRANSIT_tb"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/DIG_TRANSIT_tb/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/DIG_TRANSIT_tb/ps"
)
(vvPair
variable "mm"
value "07"
)
(vvPair
variable "module_name"
value "tb_ram_copy"
)
(vvPair
variable "month"
value "Jul"
)
(vvPair
variable "month_long"
value "Juli"
)
(vvPair
variable "p"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_ram_copy\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Projects\\local_FPGA_databases\\ETL600\\FPGA\\NSK_FPGA\\DIG_TRANSIT_tb\\hds\\tb_ram_copy\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "NSK600"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_pe_6.5a\\win32pe"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:\\Program Files\\Mentor Graphics\\Precision_Synthesis 2010a_Update2.254\\Mgc_home\\bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "11:17:09"
)
(vvPair
variable "unit"
value "tb_ram_copy"
)
(vvPair
variable "user"
value "chstrue"
)
(vvPair
variable "version"
value "2010.2a (Build 7)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "36000,48000,53000,49000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,48000,47200,49000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "53000,44000,57000,45000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,44000,56200,45000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "36000,46000,53000,47000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,46000,46200,47000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,46000,36000,47000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,46000,34300,47000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "53000,45000,73000,49000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,45200,62400,46200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "57000,44000,73000,45000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "57200,44000,60400,45000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,44000,53000,46000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
isHidden 1
fg "32768,0,0"
)
xt "40850,44500,44150,45500"
st "
ABB CH
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,47000,36000,48000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,47000,34300,48000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "32000,48000,36000,49000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,34900,49000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
isHidden 1
fg "65280,65280,46080"
)
xt "36000,47000,53000,48000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
isHidden 1
fg "0,0,32768"
bg "0,0,32768"
)
xt "36200,47000,50100,48000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "32000,44000,73000,49000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 181,0
optionalChildren [
*13 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,20625,54000,21375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
)
xt "55000,20500,62000,21500"
st "dt_start_sequence"
blo "55000,21300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 6
suid 25,0
)
)
)
*14 (CptPort
uid 149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 150,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,22625,78750,23375"
)
tg (CPTG
uid 151,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 152,0
va (VaSet
)
xt "74000,22500,77000,23500"
st "DTEN1"
ju 2
blo "77000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 9
suid 29,0
)
)
)
*15 (CptPort
uid 153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,28625,78750,29375"
)
tg (CPTG
uid 155,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 156,0
va (VaSet
)
xt "74000,28500,77000,29500"
st "DTEN2"
ju 2
blo "77000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 10
suid 30,0
)
)
)
*16 (CptPort
uid 157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 158,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,25625,78750,26375"
)
tg (CPTG
uid 159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 160,0
va (VaSet
)
xt "74000,25500,77000,26500"
st "DTRX1"
ju 2
blo "77000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
suid 31,0
)
)
)
*17 (CptPort
uid 161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 162,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,31625,78750,32375"
)
tg (CPTG
uid 163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 164,0
va (VaSet
)
xt "74000,31500,77000,32500"
st "DTRX2"
ju 2
blo "77000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
suid 32,0
)
)
)
*18 (CptPort
uid 165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,24625,78750,25375"
)
tg (CPTG
uid 167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 168,0
va (VaSet
)
xt "74100,24500,77000,25500"
st "DTTX1"
ju 2
blo "77000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 11
suid 33,0
)
)
)
*19 (CptPort
uid 169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,30625,78750,31375"
)
tg (CPTG
uid 171,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 172,0
va (VaSet
)
xt "74100,30500,77000,31500"
st "DTTX2"
ju 2
blo "77000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 12
suid 34,0
)
)
)
*20 (CptPort
uid 173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,16625,54000,17375"
)
tg (CPTG
uid 175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 176,0
va (VaSet
)
xt "55000,16500,56300,17500"
st "clk"
blo "55000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
suid 35,0
)
)
)
*21 (CptPort
uid 177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,17625,54000,18375"
)
tg (CPTG
uid 179,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 180,0
va (VaSet
)
xt "55000,17500,57900,18500"
st "reset_n"
blo "55000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
suid 36,0
)
)
)
*22 (CptPort
uid 1576,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1577,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,19625,54000,20375"
)
tg (CPTG
uid 1578,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1579,0
va (VaSet
)
xt "55000,19500,61300,20500"
st "control_digtrans"
blo "55000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 4
suid 37,0
)
)
)
*23 (CptPort
uid 2750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2751,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,23625,54000,24375"
)
tg (CPTG
uid 2752,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2753,0
va (VaSet
)
xt "55000,23500,61800,24500"
st "dt_get_tx_data_bit"
blo "55000,24300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 15
suid 50,0
)
)
)
*24 (CptPort
uid 2754,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2755,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,28625,54000,29375"
)
tg (CPTG
uid 2756,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2757,0
va (VaSet
)
xt "55000,28500,61800,29500"
st "dt_put_rx_data_bit"
blo "55000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 19
suid 54,0
)
)
)
*25 (CptPort
uid 2758,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2759,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,30625,54000,31375"
)
tg (CPTG
uid 2760,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2761,0
va (VaSet
)
xt "55000,30500,63300,31500"
st "dt_rx_current_bit_nbr"
blo "55000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 56,0
)
)
)
*26 (CptPort
uid 2762,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2763,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,29625,54000,30375"
)
tg (CPTG
uid 2764,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2765,0
va (VaSet
)
xt "55000,29500,63300,30500"
st "dt_rx_current_ch_nbr"
blo "55000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
suid 55,0
)
)
)
*27 (CptPort
uid 2766,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2767,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,31625,54000,32375"
)
tg (CPTG
uid 2768,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2769,0
va (VaSet
)
xt "55000,31500,60400,32500"
st "dt_rx_data_bit"
blo "55000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 22
suid 57,0
)
)
)
*28 (CptPort
uid 2770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2771,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,25625,54000,26375"
)
tg (CPTG
uid 2772,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2773,0
va (VaSet
)
xt "55000,25500,63200,26500"
st "dt_tx_current_bit_nbr"
blo "55000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 23
suid 52,0
)
)
)
*29 (CptPort
uid 2774,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2775,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,24625,54000,25375"
)
tg (CPTG
uid 2776,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2777,0
va (VaSet
)
xt "55000,24500,63200,25500"
st "dt_tx_current_ch_nbr"
blo "55000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 51,0
)
)
)
*30 (CptPort
uid 2778,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2779,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,26625,54000,27375"
)
tg (CPTG
uid 2780,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2781,0
va (VaSet
)
xt "55000,26500,60300,27500"
st "dt_tx_data_bit"
blo "55000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 7
suid 53,0
)
)
)
*31 (CptPort
uid 5617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,32625,54000,33375"
)
tg (CPTG
uid 5619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5620,0
va (VaSet
)
xt "55000,32500,59800,33500"
st "control_mux"
blo "55000,33300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "control_mux"
t "t_control_mux"
o 5
suid 63,0
)
)
)
*32 (CptPort
uid 5621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,32625,78750,33375"
)
tg (CPTG
uid 5623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5624,0
va (VaSet
)
xt "70500,32500,77000,33500"
st "dt_burst_finished"
ju 2
blo "77000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 13
suid 59,0
)
)
)
*33 (CptPort
uid 5625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,33625,78750,34375"
)
tg (CPTG
uid 5627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5628,0
va (VaSet
)
xt "70800,33500,77000,34500"
st "dt_burst_started"
ju 2
blo "77000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_burst_started"
t "std_logic"
o 14
suid 58,0
)
)
)
*34 (CptPort
uid 5633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5634,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,35625,78750,36375"
)
tg (CPTG
uid 5635,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5636,0
va (VaSet
)
xt "67900,35500,77000,36500"
st "dt_insert_AIS_2_framer"
ju 2
blo "77000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 16
suid 66,0
)
)
)
*35 (CptPort
uid 5637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5638,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,36625,78750,37375"
)
tg (CPTG
uid 5639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5640,0
va (VaSet
)
xt "71100,36500,77000,37500"
st "dt_no_data_chx"
ju 2
blo "77000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 65,0
)
)
)
*36 (CptPort
uid 5641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,37625,78750,38375"
)
tg (CPTG
uid 5643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5644,0
va (VaSet
)
xt "72500,37500,77000,38500"
st "dt_no_sync"
ju 2
blo "77000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_no_sync"
t "std_logic"
o 18
suid 64,0
)
)
)
]
shape (Rectangle
uid 182,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,16000,78000,39000"
)
oxt "15000,6000,23000,21000"
ttg (MlTextGroup
uid 183,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*37 (Text
uid 184,0
va (VaSet
font "Arial,8,1"
)
xt "67500,19500,72500,20500"
st "NSK600_lib"
blo "67500,20300"
tm "BdLibraryNameMgr"
)
*38 (Text
uid 185,0
va (VaSet
font "Arial,8,1"
)
xt "67500,20500,70700,21500"
st "dt_port"
blo "67500,21300"
tm "CptNameMgr"
)
*39 (Text
uid 186,0
va (VaSet
font "Arial,8,1"
)
xt "67500,21500,69300,22500"
st "U_0"
blo "67500,22300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 187,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 188,0
text (MLText
uid 189,0
va (VaSet
font "Courier New,8,0"
)
xt "27500,17000,27500,17000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*40 (Net
uid 247,0
lang 1
decl (Decl
n "clk_32M"
t "std_logic"
o 5
suid 5,0
)
declText (MLText
uid 248,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,6200,48500,7000"
st "SIGNAL clk_32M                        : std_logic"
)
)
*41 (Net
uid 257,0
lang 1
decl (Decl
n "disturb"
t "std_logic"
o 6
suid 6,0
)
declText (MLText
uid 258,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7800,48500,8600"
st "SIGNAL disturb                        : std_logic"
)
)
*42 (Net
uid 267,0
lang 1
decl (Decl
n "reset_n"
t "std_logic"
o 7
suid 7,0
)
declText (MLText
uid 268,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,8600,48500,9400"
st "SIGNAL reset_n                        : std_logic"
)
)
*43 (HdlText
uid 293,0
optionalChildren [
*44 (EmbeddedText
uid 299,0
commentText (CommentText
uid 300,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 301,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,13000,64000,18000"
)
oxt "0,0,18000,5000"
text (MLText
uid 302,0
va (VaSet
isHidden 1
)
xt "46200,13200,59800,17200"
st "
-- eb1 1                                   

--generating a trigger all appr. 10ms
    
sync_input_output_reg: process(reset_n, clk_32M)
begin
  if (reset_n = '0') then
    trig_counter   <= \"1001111111111111011\";  --makes 10ms
    dt_start_sequence <= '0';
    debug_counter <= (others => '0');
  elsif (clk_32M'event and clk_32M = '1') then
    dt_start_sequence <= '0';
    trig_counter   <= trig_counter - 1;
    if trig_counter = 0 then
      dt_start_sequence <= '1';
      trig_counter   <= \"1001111111111111011\";
      debug_counter <= \"01100101\"; --debug_counter + 1;
    end if;
  end if;
end process;















"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 294,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,2000,45000,7000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*45 (Text
uid 296,0
va (VaSet
font "Arial,8,1"
)
xt "40150,3000,41850,4000"
st "eb2"
blo "40150,3800"
tm "HdlTextNameMgr"
)
*46 (Text
uid 297,0
va (VaSet
font "Arial,8,1"
)
xt "40150,4000,40950,5000"
st "2"
blo "40150,4800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 298,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,5250,39750,6750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*47 (Net
uid 319,0
decl (Decl
n "trig_counter"
t "unsigned"
b "(18 DOWNTO 0)"
o 8
suid 8,0
)
declText (MLText
uid 320,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,9400,54500,10200"
st "SIGNAL trig_counter                   : unsigned(18 DOWNTO 0)"
)
)
*48 (Net
uid 321,0
decl (Decl
n "debug_counter"
t "unsigned"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
declText (MLText
uid 322,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,7000,54000,7800"
st "SIGNAL debug_counter                  : unsigned(7 DOWNTO 0)"
)
)
*49 (Net
uid 323,0
lang 1
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 10
suid 10,0
)
declText (MLText
uid 324,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_start_sequence              : std_logic"
)
)
*50 (HdlText
uid 493,0
optionalChildren [
*51 (EmbeddedText
uid 498,0
commentText (CommentText
uid 499,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 500,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "40000,33000,58000,38000"
)
oxt "27000,45000,45000,50000"
text (MLText
uid 501,0
va (VaSet
isHidden 1
)
xt "40200,33200,46700,37200"
st "
-- eb1 1           

  

  data_process: process(reset_n, clk_32M)
  begin
    if (reset_n = '0') then
      cnt <= (others => '0');
      shift_reg <= (others => '0');
      dt_tx_data_bit_master_0 <= '0';
    elsif (CLK_32M'event and CLK_32M = '1') then
      dt_tx_data_bit_master_0 <= shift_reg(0);
      if dt_get_tx_data_bit_master_0 = '0' then
        cnt <= cnt + 1;
        shift_reg <= std_logic_vector(cnt);
      else 
        shift_reg <= '0' & shift_reg(7 downto 1);
      end if;
    end if;
  end process;
  

  

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 494,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,23000,41000,33000"
)
oxt "27000,35000,35000,45000"
ttg (MlTextGroup
uid 495,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 496,0
va (VaSet
font "Arial,8,1"
)
xt "38150,27000,39850,28000"
st "eb1"
blo "38150,27800"
tm "HdlTextNameMgr"
)
*53 (Text
uid 497,0
va (VaSet
font "Arial,8,1"
)
xt "38150,28000,38950,29000"
st "1"
blo "38150,28800"
tm "HdlTextNumberMgr"
)
]
)
)
*54 (Net
uid 609,0
decl (Decl
n "shift_reg"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 27,0
)
declText (MLText
uid 610,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL shift_reg                      : std_logic_vector(7 DOWNTO 0)"
)
)
*55 (Net
uid 611,0
decl (Decl
n "cnt"
t "unsigned"
b "(7 DOWNTO 0)"
o 26
suid 28,0
)
declText (MLText
uid 612,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32000,800"
st "SIGNAL cnt                            : unsigned(7 DOWNTO 0)"
)
)
*56 (SaComponent
uid 1067,0
optionalChildren [
*57 (CptPort
uid 1027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,22625,85000,23375"
)
tg (CPTG
uid 1029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1030,0
va (VaSet
)
xt "86000,22500,89000,23500"
st "DTEN1"
blo "86000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN1"
t "std_logic"
o 11
suid 1,0
)
)
)
*58 (CptPort
uid 1031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,28625,85000,29375"
)
tg (CPTG
uid 1033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1034,0
va (VaSet
)
xt "86000,28500,89000,29500"
st "DTEN2"
blo "86000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN2"
t "std_logic"
o 12
suid 2,0
)
)
)
*59 (CptPort
uid 1035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1036,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,25625,85000,26375"
)
tg (CPTG
uid 1037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1038,0
va (VaSet
)
xt "86000,25500,89000,26500"
st "DTRX1"
blo "86000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX1"
t "std_logic"
o 13
suid 3,0
)
)
)
*60 (CptPort
uid 1039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1040,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,31625,85000,32375"
)
tg (CPTG
uid 1041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1042,0
va (VaSet
)
xt "86000,31500,89000,32500"
st "DTRX2"
blo "86000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX2"
t "std_logic"
o 14
suid 4,0
)
)
)
*61 (CptPort
uid 1043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,24625,85000,25375"
)
tg (CPTG
uid 1045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1046,0
va (VaSet
)
xt "86000,24500,88900,25500"
st "DTTX1"
blo "86000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX1"
t "std_logic"
o 15
suid 5,0
)
)
)
*62 (CptPort
uid 1047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,30625,85000,31375"
)
tg (CPTG
uid 1049,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1050,0
va (VaSet
)
xt "86000,30500,88900,31500"
st "DTTX2"
blo "86000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX2"
t "std_logic"
o 16
suid 6,0
)
)
)
*63 (CptPort
uid 1051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1052,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,24625,98750,25375"
)
tg (CPTG
uid 1053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1054,0
va (VaSet
)
xt "91900,24500,97000,25500"
st "to_master_in"
ju 2
blo "97000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "to_master_in"
t "std_logic"
o 30
suid 7,0
)
)
)
*64 (CptPort
uid 1055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,22625,98750,23375"
)
tg (CPTG
uid 1057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1058,0
va (VaSet
)
xt "91500,22500,97000,23500"
st "to_master_out"
ju 2
blo "97000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_master_out"
t "std_logic"
o 29
suid 8,0
)
)
)
*65 (CptPort
uid 1059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1060,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,31625,98750,32375"
)
tg (CPTG
uid 1061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1062,0
va (VaSet
)
xt "92500,31500,97000,32500"
st "to_slave_in"
ju 2
blo "97000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "to_slave_in"
t "std_logic"
o 32
suid 9,0
)
)
)
*66 (CptPort
uid 1063,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1064,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,29625,98750,30375"
)
tg (CPTG
uid 1065,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1066,0
va (VaSet
)
xt "92100,29500,97000,30500"
st "to_slave_out"
ju 2
blo "97000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_slave_out"
t "std_logic"
o 31
suid 10,0
)
)
)
]
shape (Rectangle
uid 1068,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,22000,98000,33000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 1069,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 1070,0
va (VaSet
font "Arial,8,1"
)
xt "90400,26500,97600,27500"
st "DIG_TRANSIT_tb"
blo "90400,27300"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 1071,0
va (VaSet
font "Arial,8,1"
)
xt "90400,27500,97000,28500"
st "tb_P1LY_model"
blo "90400,28300"
tm "CptNameMgr"
)
*69 (Text
uid 1072,0
va (VaSet
font "Arial,8,1"
)
xt "90400,28500,92200,29500"
st "U_3"
blo "90400,29300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1073,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1074,0
text (MLText
uid 1075,0
va (VaSet
font "Courier New,8,0"
)
xt "65000,23500,65000,23500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 1183,0
optionalChildren [
*71 (CptPort
uid 1159,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1160,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,51000,107375,51750"
)
tg (CPTG
uid 1161,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1162,0
ro 270
va (VaSet
)
xt "106500,46200,107500,50000"
st "A_delayed"
blo "107300,50000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "A_delayed"
t "std_logic"
o 6
suid 1,0
)
)
)
*72 (CptPort
uid 1163,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1164,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "106625,37250,107375,38000"
)
tg (CPTG
uid 1165,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1166,0
ro 270
va (VaSet
)
xt "106500,39000,107500,40900"
st "A_in"
ju 2
blo "107300,39000"
)
)
thePort (LogicalPort
decl (Decl
n "A_in"
t "std_logic"
o 1
suid 2,0
)
)
)
*73 (CptPort
uid 1167,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1168,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,37250,108375,38000"
)
tg (CPTG
uid 1169,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1170,0
ro 270
va (VaSet
)
xt "107500,39000,108500,42800"
st "B_delayed"
ju 2
blo "108300,39000"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "B_delayed"
t "std_logic"
o 7
suid 3,0
)
)
)
*74 (CptPort
uid 1171,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1172,0
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "107625,51000,108375,51750"
)
tg (CPTG
uid 1173,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1174,0
ro 270
va (VaSet
)
xt "107500,48100,108500,50000"
st "B_in"
blo "108300,50000"
)
)
thePort (LogicalPort
decl (Decl
n "B_in"
t "std_logic"
o 2
suid 4,0
)
)
)
*75 (CptPort
uid 1175,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1176,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,41625,101000,42375"
)
tg (CPTG
uid 1177,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1178,0
va (VaSet
)
xt "102000,41500,105200,42500"
st "clk_32M"
blo "102000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "clk_32M"
t "std_logic"
o 3
suid 5,0
)
)
)
*76 (CptPort
uid 1179,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1180,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,40625,101000,41375"
)
tg (CPTG
uid 1181,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1182,0
va (VaSet
)
xt "102000,40500,104900,41500"
st "reset_n"
blo "102000,41300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 6,0
)
)
)
*77 (CptPort
uid 5578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5579,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "100250,48625,101000,49375"
)
tg (CPTG
uid 5580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5581,0
va (VaSet
)
xt "102000,48500,104700,49500"
st "unplug"
blo "102000,49300"
)
)
thePort (LogicalPort
decl (Decl
n "unplug"
t "std_logic"
o 5
)
)
)
]
shape (Rectangle
uid 1184,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "101000,38000,109000,51000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1185,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*78 (Text
uid 1186,0
va (VaSet
font "Arial,8,1"
)
xt "101400,43000,108600,44000"
st "DIG_TRANSIT_tb"
blo "101400,43800"
tm "BdLibraryNameMgr"
)
*79 (Text
uid 1187,0
va (VaSet
font "Arial,8,1"
)
xt "101400,44000,108000,45000"
st "tb_cable_model"
blo "101400,44800"
tm "CptNameMgr"
)
*80 (Text
uid 1188,0
va (VaSet
font "Arial,8,1"
)
xt "101400,45000,103200,46000"
st "U_4"
blo "101400,45800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1189,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1190,0
text (MLText
uid 1191,0
va (VaSet
font "Courier New,8,0"
)
xt "81000,39000,81000,39000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*81 (Net
uid 1225,0
decl (Decl
n "to_master_out_m"
t "std_logic"
o 29
suid 48,0
)
declText (MLText
uid 1226,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_master_out_m                : std_logic"
)
)
*82 (Net
uid 1227,0
decl (Decl
n "to_master_in_m"
t "std_logic"
o 30
suid 49,0
)
declText (MLText
uid 1228,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_master_in_m                 : std_logic"
)
)
*83 (Net
uid 1229,0
decl (Decl
n "to_slave_out_m"
t "std_logic"
o 31
suid 50,0
)
declText (MLText
uid 1230,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_slave_out_m                 : std_logic"
)
)
*84 (Net
uid 1231,0
decl (Decl
n "to_slave_in_m"
t "std_logic"
o 32
suid 51,0
)
declText (MLText
uid 1232,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_slave_in_m                  : std_logic"
)
)
*85 (SaComponent
uid 1233,0
optionalChildren [
*86 (CptPort
uid 1242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1243,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,56625,85000,57375"
)
tg (CPTG
uid 1244,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1245,0
va (VaSet
)
xt "86000,56500,89000,57500"
st "DTEN1"
blo "86000,57300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN1"
t "std_logic"
o 11
)
)
)
*87 (CptPort
uid 1246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1247,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,62625,85000,63375"
)
tg (CPTG
uid 1248,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1249,0
va (VaSet
)
xt "86000,62500,89000,63500"
st "DTEN2"
blo "86000,63300"
)
)
thePort (LogicalPort
decl (Decl
n "DTEN2"
t "std_logic"
o 12
)
)
)
*88 (CptPort
uid 1250,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1251,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,59625,85000,60375"
)
tg (CPTG
uid 1252,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1253,0
va (VaSet
)
xt "86000,59500,89000,60500"
st "DTRX1"
blo "86000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX1"
t "std_logic"
o 13
)
)
)
*89 (CptPort
uid 1254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1255,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,65625,85000,66375"
)
tg (CPTG
uid 1256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1257,0
va (VaSet
)
xt "86000,65500,89000,66500"
st "DTRX2"
blo "86000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTRX2"
t "std_logic"
o 14
)
)
)
*90 (CptPort
uid 1258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,58625,85000,59375"
)
tg (CPTG
uid 1260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1261,0
va (VaSet
)
xt "86000,58500,88900,59500"
st "DTTX1"
blo "86000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX1"
t "std_logic"
o 15
)
)
)
*91 (CptPort
uid 1262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,64625,85000,65375"
)
tg (CPTG
uid 1264,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1265,0
va (VaSet
)
xt "86000,64500,88900,65500"
st "DTTX2"
blo "86000,65300"
)
)
thePort (LogicalPort
decl (Decl
n "DTTX2"
t "std_logic"
o 16
)
)
)
*92 (CptPort
uid 1266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1267,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,58625,98750,59375"
)
tg (CPTG
uid 1268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1269,0
va (VaSet
)
xt "91900,58500,97000,59500"
st "to_master_in"
ju 2
blo "97000,59300"
)
)
thePort (LogicalPort
decl (Decl
n "to_master_in"
t "std_logic"
o 30
)
)
)
*93 (CptPort
uid 1270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1271,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,56625,98750,57375"
)
tg (CPTG
uid 1272,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1273,0
va (VaSet
)
xt "91500,56500,97000,57500"
st "to_master_out"
ju 2
blo "97000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_master_out"
t "std_logic"
o 29
)
)
)
*94 (CptPort
uid 1274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1275,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,65625,98750,66375"
)
tg (CPTG
uid 1276,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1277,0
va (VaSet
)
xt "92500,65500,97000,66500"
st "to_slave_in"
ju 2
blo "97000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "to_slave_in"
t "std_logic"
o 32
)
)
)
*95 (CptPort
uid 1278,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1279,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "98000,63625,98750,64375"
)
tg (CPTG
uid 1280,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1281,0
va (VaSet
)
xt "92100,63500,97000,64500"
st "to_slave_out"
ju 2
blo "97000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "to_slave_out"
t "std_logic"
o 31
)
)
)
]
shape (Rectangle
uid 1234,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,56000,98000,67000"
)
oxt "15000,6000,23000,17000"
ttg (MlTextGroup
uid 1235,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*96 (Text
uid 1236,0
va (VaSet
font "Arial,8,1"
)
xt "90400,60500,97600,61500"
st "DIG_TRANSIT_tb"
blo "90400,61300"
tm "BdLibraryNameMgr"
)
*97 (Text
uid 1237,0
va (VaSet
font "Arial,8,1"
)
xt "90400,61500,97000,62500"
st "tb_P1LY_model"
blo "90400,62300"
tm "CptNameMgr"
)
*98 (Text
uid 1238,0
va (VaSet
font "Arial,8,1"
)
xt "90400,62500,92200,63500"
st "U_6"
blo "90400,63300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1239,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1240,0
text (MLText
uid 1241,0
va (VaSet
font "Courier New,8,0"
)
xt "65000,57500,65000,57500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*99 (Net
uid 1282,0
decl (Decl
n "DTEN1_m"
t "std_logic"
o 11
suid 52,0
)
declText (MLText
uid 1283,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTEN1_m                        : std_logic"
)
)
*100 (Net
uid 1284,0
decl (Decl
n "DTTX1_m"
t "std_logic"
o 15
suid 53,0
)
declText (MLText
uid 1285,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTTX1_m                        : std_logic"
)
)
*101 (Net
uid 1286,0
decl (Decl
n "DTRX1_m"
t "std_logic"
o 13
suid 54,0
)
declText (MLText
uid 1287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTRX1_m                        : std_logic"
)
)
*102 (Net
uid 1288,0
decl (Decl
n "DTEN2_m"
t "std_logic"
o 12
suid 55,0
)
declText (MLText
uid 1289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTEN2_m                        : std_logic"
)
)
*103 (Net
uid 1290,0
decl (Decl
n "DTTX2_m"
t "std_logic"
o 16
suid 56,0
)
declText (MLText
uid 1291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTTX2_m                        : std_logic"
)
)
*104 (Net
uid 1292,0
decl (Decl
n "DTRX2_m"
t "std_logic"
o 14
suid 57,0
)
declText (MLText
uid 1293,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTRX2_m                        : std_logic"
)
)
*105 (Net
uid 1306,0
decl (Decl
n "to_master_out_s"
t "std_logic"
o 31
suid 60,0
)
declText (MLText
uid 1307,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_master_out_s                : std_logic"
)
)
*106 (Net
uid 1308,0
decl (Decl
n "to_master_in_s"
t "std_logic"
o 32
suid 61,0
)
declText (MLText
uid 1309,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_master_in_s                 : std_logic"
)
)
*107 (Net
uid 1374,0
decl (Decl
n "to_slave_out_s"
t "std_logic"
o 34
suid 70,0
)
declText (MLText
uid 1375,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_slave_out_s                 : std_logic"
)
)
*108 (Net
uid 1376,0
decl (Decl
n "to_slave_in_s"
t "std_logic"
o 33
suid 71,0
)
declText (MLText
uid 1377,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL to_slave_in_s                  : std_logic"
)
)
*109 (Net
uid 1378,0
decl (Decl
n "DTEN1_s"
t "std_logic"
o 35
suid 72,0
)
declText (MLText
uid 1379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTEN1_s                        : std_logic"
)
)
*110 (Net
uid 1380,0
decl (Decl
n "DTTX1_s"
t "std_logic"
o 39
suid 73,0
)
declText (MLText
uid 1381,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTTX1_s                        : std_logic"
)
)
*111 (Net
uid 1382,0
decl (Decl
n "DTRX1_s"
t "std_logic"
o 37
suid 74,0
)
declText (MLText
uid 1383,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTRX1_s                        : std_logic"
)
)
*112 (Net
uid 1384,0
decl (Decl
n "DTEN2_s"
t "std_logic"
o 36
suid 75,0
)
declText (MLText
uid 1385,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTEN2_s                        : std_logic"
)
)
*113 (Net
uid 1386,0
decl (Decl
n "DTTX2_s"
t "std_logic"
o 40
suid 76,0
)
declText (MLText
uid 1387,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTTX2_s                        : std_logic"
)
)
*114 (Net
uid 1388,0
decl (Decl
n "DTRX2_s"
t "std_logic"
o 38
suid 77,0
)
declText (MLText
uid 1389,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL DTRX2_s                        : std_logic"
)
)
*115 (Net
uid 1588,0
decl (Decl
n "control_digtrans_master"
t "t_control_digtrans"
o 41
suid 80,0
)
declText (MLText
uid 1589,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31000,800"
st "SIGNAL control_digtrans_master        : t_control_digtrans"
)
)
*116 (Net
uid 1598,0
decl (Decl
n "control_digtrans_slave"
t "t_control_digtrans"
o 42
suid 82,0
)
declText (MLText
uid 1599,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,31000,800"
st "SIGNAL control_digtrans_slave         : t_control_digtrans"
)
)
*117 (SaComponent
uid 1817,0
optionalChildren [
*118 (CptPort
uid 1838,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1839,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,54625,54000,55375"
)
tg (CPTG
uid 1840,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1841,0
va (VaSet
)
xt "55000,54500,62000,55500"
st "dt_start_sequence"
blo "55000,55300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 6
)
)
)
*119 (CptPort
uid 1846,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1847,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,56625,78750,57375"
)
tg (CPTG
uid 1848,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1849,0
va (VaSet
)
xt "74000,56500,77000,57500"
st "DTEN1"
ju 2
blo "77000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN1"
t "std_logic"
o 9
)
)
)
*120 (CptPort
uid 1850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,62625,78750,63375"
)
tg (CPTG
uid 1852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1853,0
va (VaSet
)
xt "74000,62500,77000,63500"
st "DTEN2"
ju 2
blo "77000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTEN2"
t "std_logic"
o 10
)
)
)
*121 (CptPort
uid 1854,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1855,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,59625,78750,60375"
)
tg (CPTG
uid 1856,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1857,0
va (VaSet
)
xt "74000,59500,77000,60500"
st "DTRX1"
ju 2
blo "77000,60300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX1"
t "std_logic"
o 1
)
)
)
*122 (CptPort
uid 1858,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1859,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,65625,78750,66375"
)
tg (CPTG
uid 1860,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1861,0
va (VaSet
)
xt "74000,65500,77000,66500"
st "DTRX2"
ju 2
blo "77000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "DTRX2"
t "std_logic"
o 2
)
)
)
*123 (CptPort
uid 1862,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1863,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,58625,78750,59375"
)
tg (CPTG
uid 1864,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1865,0
va (VaSet
)
xt "74100,58500,77000,59500"
st "DTTX1"
ju 2
blo "77000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX1"
t "std_logic"
o 11
)
)
)
*124 (CptPort
uid 1866,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1867,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,64625,78750,65375"
)
tg (CPTG
uid 1868,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1869,0
va (VaSet
)
xt "74100,64500,77000,65500"
st "DTTX2"
ju 2
blo "77000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "DTTX2"
t "std_logic"
o 12
)
)
)
*125 (CptPort
uid 1870,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1871,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,50625,54000,51375"
)
tg (CPTG
uid 1872,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1873,0
va (VaSet
)
xt "55000,50500,56300,51500"
st "clk"
blo "55000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 3
)
)
)
*126 (CptPort
uid 1874,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1875,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,51625,54000,52375"
)
tg (CPTG
uid 1876,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1877,0
va (VaSet
)
xt "55000,51500,57900,52500"
st "reset_n"
blo "55000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 8
)
)
)
*127 (CptPort
uid 1878,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1879,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,53625,54000,54375"
)
tg (CPTG
uid 1880,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1881,0
va (VaSet
)
xt "55000,53500,61300,54500"
st "control_digtrans"
blo "55000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "control_digtrans"
t "t_control_digtrans"
o 4
)
)
)
*128 (CptPort
uid 2782,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2783,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,57625,54000,58375"
)
tg (CPTG
uid 2784,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2785,0
va (VaSet
)
xt "55000,57500,61800,58500"
st "dt_get_tx_data_bit"
blo "55000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_get_tx_data_bit"
t "std_logic"
o 15
suid 50,0
)
)
)
*129 (CptPort
uid 2786,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2787,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,62625,54000,63375"
)
tg (CPTG
uid 2788,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2789,0
va (VaSet
)
xt "55000,62500,61800,63500"
st "dt_put_rx_data_bit"
blo "55000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_put_rx_data_bit"
t "std_logic"
o 19
suid 54,0
)
)
)
*130 (CptPort
uid 2790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2791,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,64625,54000,65375"
)
tg (CPTG
uid 2792,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2793,0
va (VaSet
)
xt "55000,64500,63300,65500"
st "dt_rx_current_bit_nbr"
blo "55000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 20
suid 56,0
)
)
)
*131 (CptPort
uid 2794,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2795,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,63625,54000,64375"
)
tg (CPTG
uid 2796,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2797,0
va (VaSet
)
xt "55000,63500,63300,64500"
st "dt_rx_current_ch_nbr"
blo "55000,64300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 21
suid 55,0
)
)
)
*132 (CptPort
uid 2798,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2799,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,65625,54000,66375"
)
tg (CPTG
uid 2800,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2801,0
va (VaSet
)
xt "55000,65500,60400,66500"
st "dt_rx_data_bit"
blo "55000,66300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_rx_data_bit"
t "std_logic"
o 22
suid 57,0
)
)
)
*133 (CptPort
uid 2802,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2803,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,59625,54000,60375"
)
tg (CPTG
uid 2804,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2805,0
va (VaSet
)
xt "55000,59500,63200,60500"
st "dt_tx_current_bit_nbr"
blo "55000,60300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_tx_current_bit_nbr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 23
suid 52,0
)
)
)
*134 (CptPort
uid 2806,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2807,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,58625,54000,59375"
)
tg (CPTG
uid 2808,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2809,0
va (VaSet
)
xt "55000,58500,63200,59500"
st "dt_tx_current_ch_nbr"
blo "55000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_tx_current_ch_nbr"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 24
suid 51,0
)
)
)
*135 (CptPort
uid 2810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,60625,54000,61375"
)
tg (CPTG
uid 2812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2813,0
va (VaSet
)
xt "55000,60500,60300,61500"
st "dt_tx_data_bit"
blo "55000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "dt_tx_data_bit"
t "std_logic"
o 7
suid 53,0
)
)
)
*136 (CptPort
uid 5645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,66625,54000,67375"
)
tg (CPTG
uid 5647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5648,0
va (VaSet
)
xt "55000,66500,59800,67500"
st "control_mux"
blo "55000,67300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "control_mux"
t "t_control_mux"
o 5
suid 63,0
)
)
)
*137 (CptPort
uid 5649,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5650,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,67625,54000,68375"
)
tg (CPTG
uid 5651,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5652,0
va (VaSet
)
xt "55000,67500,61500,68500"
st "dt_burst_finished"
blo "55000,68300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_burst_finished"
t "std_logic"
o 13
suid 59,0
)
)
)
*138 (CptPort
uid 5653,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5654,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,68625,54000,69375"
)
tg (CPTG
uid 5655,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5656,0
va (VaSet
)
xt "55000,68500,61200,69500"
st "dt_burst_started"
blo "55000,69300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_burst_started"
t "std_logic"
o 14
suid 58,0
)
)
)
*139 (CptPort
uid 5661,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,70625,54000,71375"
)
tg (CPTG
uid 5663,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5664,0
va (VaSet
)
xt "55000,70500,64100,71500"
st "dt_insert_AIS_2_framer"
blo "55000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_insert_AIS_2_framer"
t "std_logic"
o 16
suid 66,0
)
)
)
*140 (CptPort
uid 5665,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5666,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,71625,54000,72375"
)
tg (CPTG
uid 5667,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5668,0
va (VaSet
)
xt "55000,71500,60900,72500"
st "dt_no_data_chx"
blo "55000,72300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_no_data_chx"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 17
suid 65,0
)
)
)
*141 (CptPort
uid 5669,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5670,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,72625,54000,73375"
)
tg (CPTG
uid 5671,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5672,0
va (VaSet
)
xt "55000,72500,59500,73500"
st "dt_no_sync"
blo "55000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dt_no_sync"
t "std_logic"
o 18
suid 64,0
)
)
)
]
shape (Rectangle
uid 1818,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,50000,78000,74000"
)
oxt "15000,6000,23000,21000"
ttg (MlTextGroup
uid 1819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*142 (Text
uid 1820,0
va (VaSet
font "Arial,8,1"
)
xt "67500,53500,72500,54500"
st "NSK600_lib"
blo "67500,54300"
tm "BdLibraryNameMgr"
)
*143 (Text
uid 1821,0
va (VaSet
font "Arial,8,1"
)
xt "67500,54500,70700,55500"
st "dt_port"
blo "67500,55300"
tm "CptNameMgr"
)
*144 (Text
uid 1822,0
va (VaSet
font "Arial,8,1"
)
xt "67500,55500,69300,56500"
st "U_2"
blo "67500,56300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1824,0
text (MLText
uid 1825,0
va (VaSet
font "Courier New,8,0"
)
xt "27500,51000,27500,51000"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*145 (Net
uid 2106,0
decl (Decl
n "dt_get_tx_data_bit_master_0"
t "std_logic"
o 17
suid 103,0
)
declText (MLText
uid 2107,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_get_tx_data_bit_master_0    : std_logic"
)
)
*146 (Net
uid 2108,0
decl (Decl
n "dt_tx_current_ch_nbr_master_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 104,0
)
declText (MLText
uid 2109,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_tx_current_ch_nbr_master_0  : std_logic_vector(3 DOWNTO 0)"
)
)
*147 (Net
uid 2110,0
decl (Decl
n "dt_tx_current_bit_nbr_master_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 22
suid 105,0
)
declText (MLText
uid 2111,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_tx_current_bit_nbr_master_0 : std_logic_vector(6 DOWNTO 0)"
)
)
*148 (Net
uid 2112,0
decl (Decl
n "dt_tx_data_bit_master_0"
t "std_logic"
o 24
suid 106,0
)
declText (MLText
uid 2113,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_tx_data_bit_master_0        : std_logic"
)
)
*149 (Net
uid 2114,0
decl (Decl
n "dt_put_rx_data_bit_master_0"
t "std_logic"
o 18
suid 107,0
)
declText (MLText
uid 2115,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_put_rx_data_bit_master_0    : std_logic"
)
)
*150 (Net
uid 2116,0
decl (Decl
n "dt_rx_current_ch_nbr_master_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 108,0
)
declText (MLText
uid 2117,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_rx_current_ch_nbr_master_0  : std_logic_vector(3 DOWNTO 0)"
)
)
*151 (Net
uid 2118,0
decl (Decl
n "dt_rx_current_bit_nbr_master_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 19
suid 109,0
)
declText (MLText
uid 2119,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_rx_current_bit_nbr_master_0 : std_logic_vector(6 DOWNTO 0)"
)
)
*152 (Net
uid 2120,0
decl (Decl
n "dt_rx_data_bit_master_0"
t "std_logic"
o 21
suid 110,0
)
declText (MLText
uid 2121,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_rx_data_bit_master_0        : std_logic"
)
)
*153 (Net
uid 2282,0
decl (Decl
n "dt_get_tx_data_bit_slave_1"
t "std_logic"
o 55
suid 143,0
)
declText (MLText
uid 2283,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_get_tx_data_bit_slave_1     : std_logic"
)
)
*154 (Net
uid 2284,0
decl (Decl
n "dt_tx_current_ch_nbr_slave_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 65
suid 144,0
)
declText (MLText
uid 2285,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_tx_current_ch_nbr_slave_1   : std_logic_vector(3 DOWNTO 0)"
)
)
*155 (Net
uid 2286,0
decl (Decl
n "dt_tx_current_bit_nbr_slave_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 63
suid 145,0
)
declText (MLText
uid 2287,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_tx_current_bit_nbr_slave_1  : std_logic_vector(6 DOWNTO 0)"
)
)
*156 (Net
uid 2288,0
decl (Decl
n "dt_tx_data_bit_slave_1"
t "std_logic"
o 66
suid 146,0
)
declText (MLText
uid 2289,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_tx_data_bit_slave_1         : std_logic"
)
)
*157 (Net
uid 2290,0
decl (Decl
n "dt_put_rx_data_bit_slave_1"
t "std_logic"
o 56
suid 147,0
)
declText (MLText
uid 2291,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_put_rx_data_bit_slave_1     : std_logic"
)
)
*158 (Net
uid 2292,0
decl (Decl
n "dt_rx_current_ch_nbr_slave_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 60
suid 148,0
)
declText (MLText
uid 2293,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_rx_current_ch_nbr_slave_1   : std_logic_vector(3 DOWNTO 0)"
)
)
*159 (Net
uid 2294,0
decl (Decl
n "dt_rx_current_bit_nbr_slave_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 58
suid 149,0
)
declText (MLText
uid 2295,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL dt_rx_current_bit_nbr_slave_1  : std_logic_vector(6 DOWNTO 0)"
)
)
*160 (Net
uid 2296,0
decl (Decl
n "dt_rx_data_bit_slave_1"
t "std_logic"
o 61
suid 150,0
)
declText (MLText
uid 2297,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_rx_data_bit_slave_1         : std_logic"
)
)
*161 (HdlText
uid 2362,0
optionalChildren [
*162 (EmbeddedText
uid 2367,0
commentText (CommentText
uid 2368,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2369,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "40000,67000,58000,72000"
)
oxt "27000,45000,45000,50000"
text (MLText
uid 2370,0
va (VaSet
isHidden 1
)
xt "40200,67200,46700,71200"
st "
-- eb1 1           

  

  data_process_1: process(reset_n, clk_32M)
  begin
    if (reset_n = '0') then
      cnt_1 <= (others => '0');
      shift_reg_1 <= (others => '0');
      dt_tx_data_bit_slave_1 <= '0';
    elsif (CLK_32M'event and CLK_32M = '1') then
      dt_tx_data_bit_slave_1 <= shift_reg_1(0);
      if dt_get_tx_data_bit_slave_1 = '0' then
        cnt_1 <= cnt_1 + 1;
        shift_reg_1 <= std_logic_vector(cnt_1);
      else 
        shift_reg_1 <= '0' & shift_reg_1(7 downto 1);
      end if;
    end if;
  end process;
  
control_mux <= ('1', \"11111111111111111111111111\", '0', (others => 5), (others => 5));

--    poe : std_logic;                            -- release framer, deframer, sync and tx-fifos
--    mux_ch : std_logic_vector(26 downto 1);     -- mux enable per port
--    tpt : std_logic;                            -- testpattern generation enabled (test only)
--    bitcounts  : t_bitcounts;                   -- amount of bits per channel and frame
--    poscounts : t_poscounts;                    -- amount of bits for char position information








"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 2363,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "36000,57000,41000,68000"
)
oxt "27000,35000,35000,45000"
ttg (MlTextGroup
uid 2364,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*163 (Text
uid 2365,0
va (VaSet
font "Arial,8,1"
)
xt "38150,61000,39850,62000"
st "eb4"
blo "38150,61800"
tm "HdlTextNameMgr"
)
*164 (Text
uid 2366,0
va (VaSet
font "Arial,8,1"
)
xt "38150,62000,38950,63000"
st "4"
blo "38150,62800"
tm "HdlTextNumberMgr"
)
]
)
)
*165 (Net
uid 2411,0
decl (Decl
n "shift_reg_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 67
suid 155,0
)
declText (MLText
uid 2412,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL shift_reg_1                    : std_logic_vector(7 DOWNTO 0)"
)
)
*166 (Net
uid 2413,0
decl (Decl
n "cnt_1"
t "unsigned"
b "(7 DOWNTO 0)"
o 68
suid 156,0
)
declText (MLText
uid 2414,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32000,800"
st "SIGNAL cnt_1                          : unsigned(7 DOWNTO 0)"
)
)
*167 (HdlText
uid 2419,0
optionalChildren [
*168 (EmbeddedText
uid 2424,0
commentText (CommentText
uid 2425,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2426,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "114000,64000,126000,68000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2427,0
va (VaSet
)
xt "114200,64200,126200,67200"
st "
-- eb5 5                                        
to_slave_in_s <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 2420,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "108000,64000,113000,68000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2421,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*169 (Text
uid 2422,0
va (VaSet
font "Arial,8,1"
)
xt "110150,65000,111850,66000"
st "eb5"
blo "110150,65800"
tm "HdlTextNameMgr"
)
*170 (Text
uid 2423,0
va (VaSet
font "Arial,8,1"
)
xt "110150,66000,110950,67000"
st "5"
blo "110150,66800"
tm "HdlTextNumberMgr"
)
]
)
)
*171 (HdlText
uid 2814,0
optionalChildren [
*172 (EmbeddedText
uid 2819,0
commentText (CommentText
uid 2820,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 2821,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "108000,27000,120000,31000"
)
oxt "0,0,18000,5000"
text (MLText
uid 2822,0
va (VaSet
)
xt "108200,27200,120200,30200"
st "
-- eb5 5                                        
to_master_in_m <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4000
visibleWidth 12000
)
)
)
]
shape (Rectangle
uid 2815,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "108000,23000,113000,27000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2816,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*173 (Text
uid 2817,0
va (VaSet
font "Arial,8,1"
)
xt "110150,24000,111850,25000"
st "eb6"
blo "110150,24800"
tm "HdlTextNameMgr"
)
*174 (Text
uid 2818,0
va (VaSet
font "Arial,8,1"
)
xt "110150,25000,110950,26000"
st "6"
blo "110150,25800"
tm "HdlTextNumberMgr"
)
]
)
)
*175 (SaComponent
uid 3013,0
optionalChildren [
*176 (CptPort
uid 3023,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3024,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,77625,54000,78375"
)
tg (CPTG
uid 3025,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3026,0
va (VaSet
)
xt "55000,77500,56300,78500"
st "clk"
blo "55000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*177 (CptPort
uid 3027,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3028,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,78625,54000,79375"
)
tg (CPTG
uid 3029,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3030,0
va (VaSet
)
xt "55000,78500,57900,79500"
st "reset_n"
blo "55000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
*178 (CptPort
uid 3031,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3032,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,80625,54000,81375"
)
tg (CPTG
uid 3033,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3034,0
va (VaSet
)
xt "55000,80500,59600,81500"
st "put_rx_data"
blo "55000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "put_rx_data"
t "std_logic"
o 3
)
)
)
*179 (CptPort
uid 3035,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3036,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,82625,54000,83375"
)
tg (CPTG
uid 3037,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3038,0
va (VaSet
)
xt "55000,82500,61300,83500"
st "current_o4cv_ch"
blo "55000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "current_o4cv_ch"
t "std_logic_vector"
b "(3 downto 0)"
o 4
)
)
)
*180 (CptPort
uid 3039,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3040,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,83625,54000,84375"
)
tg (CPTG
uid 3041,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3042,0
va (VaSet
)
xt "55000,83500,61700,84500"
st "current_o4cv_pos"
blo "55000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "current_o4cv_pos"
t "std_logic_vector"
b "(6 downto 0)"
o 5
)
)
)
*181 (CptPort
uid 3043,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3044,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,81625,54000,82375"
)
tg (CPTG
uid 3045,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3046,0
va (VaSet
)
xt "55000,81500,59200,82500"
st "rx_data_in"
blo "55000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_data_in"
t "std_logic"
o 6
)
)
)
*182 (CptPort
uid 3047,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3048,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,77625,72750,78375"
)
tg (CPTG
uid 3049,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3050,0
va (VaSet
)
xt "66400,77500,71000,78500"
st "rx_data_out"
ju 2
blo "71000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_out"
t "std_logic"
o 14
)
)
)
*183 (CptPort
uid 3051,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3052,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,78625,72750,79375"
)
tg (CPTG
uid 3053,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3054,0
va (VaSet
)
xt "65800,78500,71000,79500"
st "enp_data_out"
ju 2
blo "71000,79300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_data_out"
t "std_logic"
o 15
)
)
)
*184 (CptPort
uid 3055,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3056,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,79625,72750,80375"
)
tg (CPTG
uid 3057,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3058,0
va (VaSet
)
xt "66400,79500,71000,80500"
st "wr_ptr_ram"
ju 2
blo "71000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wr_ptr_ram"
t "integer"
b "range 0 to 16383"
o 16
)
)
)
*185 (CptPort
uid 3059,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3060,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,85625,72750,86375"
)
tg (CPTG
uid 3061,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3062,0
va (VaSet
)
xt "63700,85500,71000,86500"
st "frames_removed_rx"
ju 2
blo "71000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frames_removed_rx"
t "integer"
b "range 0 to 255"
o 13
)
)
)
*186 (CptPort
uid 3067,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3068,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,83625,72750,84375"
)
tg (CPTG
uid 3069,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3070,0
va (VaSet
)
xt "65900,83500,71000,84500"
st "page_copied"
ju 2
blo "71000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "page_copied"
t "std_logic_vector"
b "(1 downto 0)"
o 7
)
)
)
*187 (CptPort
uid 3071,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3072,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,82625,72750,83375"
)
tg (CPTG
uid 3073,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3074,0
va (VaSet
)
xt "66300,82500,71000,83500"
st "page_ready"
ju 2
blo "71000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "page_ready"
t "std_logic_vector"
b "(1 downto 0)"
o 12
)
)
)
*188 (CptPort
uid 5391,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5392,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,85625,54000,86375"
)
tg (CPTG
uid 5393,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5394,0
va (VaSet
)
xt "55000,85500,60300,86500"
st "reset_dis_cnt"
blo "55000,86300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_dis_cnt"
t "std_logic"
o 8
)
)
)
*189 (CptPort
uid 5601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,86625,54000,87375"
)
tg (CPTG
uid 5603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5604,0
va (VaSet
)
xt "55000,86500,60500,87500"
st "burst_finished"
blo "55000,87300"
)
)
thePort (LogicalPort
decl (Decl
n "burst_finished"
t "std_logic"
o 10
)
)
)
*190 (CptPort
uid 5605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,87625,54000,88375"
)
tg (CPTG
uid 5607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5608,0
va (VaSet
)
xt "55000,87500,60200,88500"
st "burst_started"
blo "55000,88300"
)
)
thePort (LogicalPort
decl (Decl
n "burst_started"
t "std_logic"
o 9
)
)
)
*191 (CptPort
uid 5609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,88625,54000,89375"
)
tg (CPTG
uid 5611,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5612,0
va (VaSet
)
xt "55000,88500,57700,89500"
st "disturb"
blo "55000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "disturb"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 3014,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,77000,72000,91000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3015,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*192 (Text
uid 3016,0
va (VaSet
font "Arial,8,1"
)
xt "62100,87000,67500,88000"
st "NSK600_LIB"
blo "62100,87800"
tm "BdLibraryNameMgr"
)
*193 (Text
uid 3017,0
va (VaSet
font "Arial,8,1"
)
xt "62100,88000,67900,89000"
st "dt_fill_ram_rx"
blo "62100,88800"
tm "CptNameMgr"
)
*194 (Text
uid 3018,0
va (VaSet
font "Arial,8,1"
)
xt "62100,89000,70500,90000"
st "i12_2_fill_ram_dtrx1"
blo "62100,89800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3019,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3020,0
text (MLText
uid 3021,0
va (VaSet
font "Courier New,8,0"
)
xt "68000,77000,68000,77000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3022,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "54250,89250,55750,90750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*195 (SaComponent
uid 3117,0
optionalChildren [
*196 (CptPort
uid 3127,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3128,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,77625,76000,78375"
)
tg (CPTG
uid 3129,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3130,0
va (VaSet
)
xt "77000,77500,78400,78500"
st "din"
blo "77000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 14
)
)
)
*197 (CptPort
uid 3131,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3132,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,79625,90750,80375"
)
tg (CPTG
uid 3133,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3134,0
va (VaSet
)
xt "87200,79500,89000,80500"
st "dout"
ju 2
blo "89000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 13
)
)
)
*198 (CptPort
uid 3135,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3136,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,80625,90750,81375"
)
tg (CPTG
uid 3137,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3138,0
va (VaSet
)
xt "86600,80500,89000,81500"
st "rd_ptr"
ju 2
blo "89000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_ptr"
t "integer"
b "RANGE 0 to 16383"
o 16
)
)
)
*199 (CptPort
uid 3139,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3140,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,78625,76000,79375"
)
tg (CPTG
uid 3141,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3142,0
va (VaSet
)
xt "77000,78500,78200,79500"
st "wr"
blo "77000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 18
)
)
)
*200 (CptPort
uid 3143,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3144,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,79625,76000,80375"
)
tg (CPTG
uid 3145,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3146,0
va (VaSet
)
xt "77000,79500,79500,80500"
st "wr_ptr"
blo "77000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_ptr"
t "integer"
b "RANGE 0 to 16383"
o 17
)
)
)
*201 (CptPort
uid 3147,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3148,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,77625,90750,78375"
)
tg (CPTG
uid 3149,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3150,0
va (VaSet
)
xt "87700,77500,89000,78500"
st "clk"
ju 2
blo "89000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*202 (CptPort
uid 3151,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3152,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,78625,90750,79375"
)
tg (CPTG
uid 3153,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3154,0
va (VaSet
)
xt "86100,78500,89000,79500"
st "reset_n"
ju 2
blo "89000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
)
)
)
]
shape (Rectangle
uid 3118,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,77000,90000,82000"
)
oxt "15000,7000,28000,12000"
ttg (MlTextGroup
uid 3119,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*203 (Text
uid 3120,0
va (VaSet
font "Arial,8,1"
)
xt "79500,78000,84500,79000"
st "NSK600_lib"
blo "79500,78800"
tm "BdLibraryNameMgr"
)
*204 (Text
uid 3121,0
va (VaSet
font "Arial,8,1"
)
xt "79500,79000,82500,80000"
st "ram_s1"
blo "79500,79800"
tm "CptNameMgr"
)
*205 (Text
uid 3122,0
va (VaSet
font "Arial,8,1"
)
xt "79500,80000,86200,81000"
st "i12_1_ram_dtrx1"
blo "79500,80800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3123,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3124,0
text (MLText
uid 3125,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,72800,56000,72800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3126,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "76250,80250,77750,81750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*206 (SaComponent
uid 3155,0
optionalChildren [
*207 (CptPort
uid 3165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,77625,94000,78375"
)
tg (CPTG
uid 3167,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3168,0
va (VaSet
)
xt "95000,77500,96300,78500"
st "clk"
blo "95000,78300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*208 (CptPort
uid 3169,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3170,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,78625,94000,79375"
)
tg (CPTG
uid 3171,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3172,0
va (VaSet
)
xt "95000,78500,97900,79500"
st "reset_n"
blo "95000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
*209 (CptPort
uid 3173,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3174,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,79625,94000,80375"
)
tg (CPTG
uid 3175,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3176,0
va (VaSet
)
xt "95000,79500,100200,80500"
st "data_dt_rx_in"
blo "95000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "data_dt_rx_in"
t "std_logic"
o 5
)
)
)
*210 (CptPort
uid 3177,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3178,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,79625,111750,80375"
)
tg (CPTG
uid 3179,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3180,0
va (VaSet
)
xt "104400,79500,110000,80500"
st "data_dt_rx_out"
ju 2
blo "110000,80300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_dt_rx_out"
t "std_logic"
o 10
)
)
)
*211 (CptPort
uid 3181,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3182,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,80625,94000,81375"
)
tg (CPTG
uid 3183,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3184,0
va (VaSet
)
xt "95000,80500,100800,81500"
st "ptr_dt_rx_ram1"
blo "95000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ptr_dt_rx_ram1"
t "integer"
b "range 0 to 16383"
o 11
)
)
)
*212 (CptPort
uid 3185,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3186,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,80625,111750,81375"
)
tg (CPTG
uid 3187,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3188,0
va (VaSet
)
xt "104200,80500,110000,81500"
st "ptr_dt_rx_ram2"
ju 2
blo "110000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ptr_dt_rx_ram2"
t "integer"
b "range 0 to 16383"
o 12
)
)
)
*213 (CptPort
uid 3189,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3190,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,81625,111750,82375"
)
tg (CPTG
uid 3191,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3192,0
va (VaSet
)
xt "103900,81500,110000,82500"
st "enp_dt_rx_ram2"
ju 2
blo "110000,82300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_dt_rx_ram2"
t "std_logic"
o 13
)
)
)
*214 (CptPort
uid 3193,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3194,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,90625,111750,91375"
)
tg (CPTG
uid 3195,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3196,0
va (VaSet
)
xt "102800,90500,110000,91500"
st "frames_inserted_rx"
ju 2
blo "110000,91300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frames_inserted_rx"
t "integer"
b "range 0 to 255"
o 14
)
)
)
*215 (CptPort
uid 3201,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3202,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,91625,94000,92375"
)
tg (CPTG
uid 3203,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3204,0
va (VaSet
)
xt "95000,91500,101000,92500"
st "frame_start_enf"
blo "95000,92300"
)
)
thePort (LogicalPort
decl (Decl
n "frame_start_enf"
t "std_logic"
o 4
)
)
)
*216 (CptPort
uid 3205,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3206,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,83625,94000,84375"
)
tg (CPTG
uid 3207,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3208,0
va (VaSet
)
xt "95000,83500,100100,84500"
st "page_copied"
blo "95000,84300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "page_copied"
t "std_logic_vector"
b "(1 downto 0)"
o 9
)
)
)
*217 (CptPort
uid 3209,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3210,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,82625,94000,83375"
)
tg (CPTG
uid 3211,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3212,0
va (VaSet
)
xt "95000,82500,99700,83500"
st "page_ready"
blo "95000,83300"
)
)
thePort (LogicalPort
decl (Decl
n "page_ready"
t "std_logic_vector"
b "(1 downto 0)"
o 3
)
)
)
*218 (CptPort
uid 3213,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3214,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,92625,94000,93375"
)
tg (CPTG
uid 3215,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3216,0
va (VaSet
)
xt "95000,92500,98700,93500"
st "tdm_page"
blo "95000,93300"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_page"
t "std_logic"
o 7
)
)
)
*219 (CptPort
uid 5381,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5382,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,93625,94000,94375"
)
tg (CPTG
uid 5383,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5384,0
va (VaSet
)
xt "95000,93500,100300,94500"
st "reset_ins_cnt"
blo "95000,94300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_ins_cnt"
t "std_logic"
o 6
)
)
)
*220 (CptPort
uid 5613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,94625,94000,95375"
)
tg (CPTG
uid 5615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5616,0
va (VaSet
)
xt "95000,94500,99300,95500"
st "insert_AIS"
blo "95000,95300"
)
)
thePort (LogicalPort
decl (Decl
n "insert_AIS"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 3156,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,77000,111000,96000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3157,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*221 (Text
uid 3158,0
va (VaSet
font "Arial,8,1"
)
xt "94950,86000,100350,87000"
st "NSK600_LIB"
blo "94950,86800"
tm "BdLibraryNameMgr"
)
*222 (Text
uid 3159,0
va (VaSet
font "Arial,8,1"
)
xt "94950,87000,101050,88000"
st "dt_fill_2framer"
blo "94950,87800"
tm "CptNameMgr"
)
*223 (Text
uid 3160,0
va (VaSet
font "Arial,8,1"
)
xt "94950,88000,103650,89000"
st "i12_3_dt_fill_2framer"
blo "94950,88800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3161,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3162,0
text (MLText
uid 3163,0
va (VaSet
font "Courier New,8,0"
)
xt "106000,77000,106000,77000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3164,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "94250,94250,95750,95750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*224 (Net
uid 3331,0
decl (Decl
n "rx_data_out"
t "std_logic"
o 53
suid 157,0
)
declText (MLText
uid 3332,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,22400,-19500,23200"
st "SIGNAL rx_data_out                    : std_logic"
)
)
*225 (Net
uid 3333,0
decl (Decl
n "wr"
t "std_logic"
o 54
suid 158,0
)
declText (MLText
uid 3334,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,23200,-19500,24000"
st "SIGNAL wr                             : std_logic"
)
)
*226 (Net
uid 3335,0
decl (Decl
n "wr_ptr_ram"
t "integer"
b "range 0 to 16383"
o 55
suid 159,0
)
declText (MLText
uid 3336,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,24000,-12000,24800"
st "SIGNAL wr_ptr_ram                     : integer range 0 to 16383"
)
)
*227 (Net
uid 3339,0
decl (Decl
n "data_dt_rx_in"
t "std_logic"
o 57
suid 161,0
)
declText (MLText
uid 3340,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,6400,-19500,7200"
st "SIGNAL data_dt_rx_in                  : std_logic"
)
)
*228 (Net
uid 3341,0
decl (Decl
n "ptr_dt_rx_ram1"
t "integer"
b "range 0 to 16383"
o 58
suid 162,0
)
declText (MLText
uid 3342,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,18400,-12000,19200"
st "SIGNAL ptr_dt_rx_ram1                 : integer range 0 to 16383"
)
)
*229 (Net
uid 3343,0
decl (Decl
n "frames_inserted_rx"
t "integer"
b "range 0 to 255"
o 59
suid 163,0
)
declText (MLText
uid 3344,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,12000,-13000,12800"
st "SIGNAL frames_inserted_rx             : integer range 0 to 255"
)
)
*230 (Net
uid 3345,0
decl (Decl
n "frames_removed_rx"
t "integer"
b "range 0 to 255"
o 60
suid 164,0
)
declText (MLText
uid 3346,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,13600,-13000,14400"
st "SIGNAL frames_removed_rx              : integer range 0 to 255"
)
)
*231 (Net
uid 3347,0
decl (Decl
n "data_dt_rx_out"
t "std_logic"
o 61
suid 165,0
)
declText (MLText
uid 3348,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,7200,-19500,8000"
st "SIGNAL data_dt_rx_out                 : std_logic"
)
)
*232 (Net
uid 3349,0
decl (Decl
n "ptr_dt_rx_ram2"
t "integer"
b "range 0 to 16383"
o 62
suid 166,0
)
declText (MLText
uid 3350,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,19200,-12000,20000"
st "SIGNAL ptr_dt_rx_ram2                 : integer range 0 to 16383"
)
)
*233 (Net
uid 3351,0
decl (Decl
n "enp_dt_rx_ram2"
t "std_logic"
o 63
suid 167,0
)
declText (MLText
uid 3352,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-46000,10400,-19500,11200"
st "SIGNAL enp_dt_rx_ram2                 : std_logic"
)
)
*234 (Net
uid 3383,0
decl (Decl
n "tdm_page"
t "std_logic"
o 66
suid 174,0
)
declText (MLText
uid 3384,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL tdm_page                       : std_logic"
)
)
*235 (HdlText
uid 3443,0
optionalChildren [
*236 (EmbeddedText
uid 3448,0
commentText (CommentText
uid 3449,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3450,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "81000,106000,99000,111000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3451,0
va (VaSet
isHidden 1
)
xt "81200,106200,98700,110200"
st "
-- eb7 7        

--generating a trigger all appr. 10ms
--signal trig_cnt: std_logic_vector(18 downto 0);
    
simulate_other_time_domain_reg: process(reset_n, clk_32M)
begin
  if (reset_n = '0') then
    trig_cnt   <= \"1001000000000000000\";  --makes 9ms
--    trig_cnt   <= \"1001111111111111011\";  --makes 10ms
--    trig_cnt   <= \"1011000000000000000\";  --makes 11ms
    dt_start2_sequence <= '0';
    tdm_page <= '1';
  elsif (clk_32M'event and clk_32M = '1') then
    dt_start2_sequence <= '0';
    trig_cnt   <= trig_cnt - 1;
    if trig_cnt = 0 then
      dt_start2_sequence <= '1';
      if (fast_clock = '1') then
        trig_cnt   <= \"1001000000000000000\";  -- makes 9ms
      else
--      trig_cnt   <= \"1001111111111111011\";  -- makes 10ms
        trig_cnt   <= \"1011000000000000000\";  -- makes 11ms
      end if;
      tdm_page <= NOT (tdm_page);
    end if;
  end if;
end process;                                










"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3444,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,96000,80000,102000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*237 (Text
uid 3446,0
va (VaSet
font "Arial,8,1"
)
xt "76150,98000,77850,99000"
st "eb7"
blo "76150,98800"
tm "HdlTextNameMgr"
)
*238 (Text
uid 3447,0
va (VaSet
font "Arial,8,1"
)
xt "76150,99000,76950,100000"
st "7"
blo "76150,99800"
tm "HdlTextNumberMgr"
)
]
)
)
*239 (Net
uid 3468,0
decl (Decl
n "dt_start2_sequence"
t "std_logic"
o 66
suid 175,0
)
declText (MLText
uid 3469,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL dt_start2_sequence             : std_logic"
)
)
*240 (Net
uid 3488,0
decl (Decl
n "trig_cnt"
t "unsigned"
b "(18 DOWNTO 0)"
o 67
suid 177,0
)
declText (MLText
uid 3489,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,32500,800"
st "SIGNAL trig_cnt                       : unsigned(18 DOWNTO 0)"
)
)
*241 (Net
uid 3655,0
decl (Decl
n "page_ready"
t "std_logic_vector"
b "(1 downto 0)"
o 67
suid 178,0
)
declText (MLText
uid 3656,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL page_ready                     : std_logic_vector(1 downto 0)"
)
)
*242 (Net
uid 3661,0
decl (Decl
n "page_copied"
t "std_logic_vector"
b "(1 downto 0)"
o 67
suid 179,0
)
declText (MLText
uid 3662,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL page_copied                    : std_logic_vector(1 downto 0)"
)
)
*243 (HdlText
uid 3835,0
optionalChildren [
*244 (EmbeddedText
uid 3840,0
commentText (CommentText
uid 3841,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 3842,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "74000,109000,92000,114000"
)
oxt "0,0,18000,5000"
text (MLText
uid 3843,0
va (VaSet
isHidden 1
)
xt "74200,109200,91200,113200"
st "
-- eb8 8                                        
high_after_300ms: process(reset_n, clk_32M)
begin
  if (reset_n = '0') then
    fast_clock <= '0';
    counter <= 32768000;    -- after a second
  elsif (clk_32M'event and clk_32M = '1') then
    if counter > 0 then
      counter   <= counter - 1;
      fast_clock <= '0';
    else
      fast_clock <= '1';
    end if;
  end if;
end process;  

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 3836,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "66000,99000,72000,105000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 3837,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*245 (Text
uid 3838,0
va (VaSet
font "Arial,8,1"
)
xt "67150,101000,68850,102000"
st "eb8"
blo "67150,101800"
tm "HdlTextNameMgr"
)
*246 (Text
uid 3839,0
va (VaSet
font "Arial,8,1"
)
xt "67150,102000,67950,103000"
st "8"
blo "67150,102800"
tm "HdlTextNumberMgr"
)
]
)
)
*247 (Net
uid 3860,0
decl (Decl
n "fast_clock"
t "std_logic"
o 68
suid 180,0
)
declText (MLText
uid 3861,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL fast_clock                     : std_logic"
)
)
*248 (Net
uid 3870,0
decl (Decl
n "counter"
t "integer"
o 69
suid 181,0
)
declText (MLText
uid 3871,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,25500,800"
st "SIGNAL counter                        : integer"
)
)
*249 (SaComponent
uid 4164,0
optionalChildren [
*250 (CptPort
uid 4112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,113625,54000,114375"
)
tg (CPTG
uid 4114,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4115,0
va (VaSet
)
xt "55000,113500,56300,114500"
st "clk"
blo "55000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*251 (CptPort
uid 4116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4117,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,114625,54000,115375"
)
tg (CPTG
uid 4118,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4119,0
va (VaSet
)
xt "55000,114500,57900,115500"
st "reset_n"
blo "55000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
*252 (CptPort
uid 4120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4121,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,119625,72750,120375"
)
tg (CPTG
uid 4122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4123,0
va (VaSet
)
xt "65900,119500,71000,120500"
st "page_copied"
ju 2
blo "71000,120300"
)
)
thePort (LogicalPort
decl (Decl
n "page_copied"
t "std_logic_vector"
b "(1 downto 0)"
o 3
)
)
)
*253 (CptPort
uid 4124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4125,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,116625,54000,117375"
)
tg (CPTG
uid 4126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4127,0
va (VaSet
)
xt "55000,116500,61000,117500"
st "frame_start_def"
blo "55000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "frame_start_def"
t "std_logic"
o 4
)
)
)
*254 (CptPort
uid 4128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4129,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,120625,54000,121375"
)
tg (CPTG
uid 4130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4131,0
va (VaSet
)
xt "55000,120500,60100,121500"
st "data_dt_tx_in"
blo "55000,121300"
)
)
thePort (LogicalPort
decl (Decl
n "data_dt_tx_in"
t "std_logic"
o 5
)
)
)
*255 (CptPort
uid 4136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4137,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,117625,54000,118375"
)
tg (CPTG
uid 4138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4139,0
va (VaSet
)
xt "55000,117500,58700,118500"
st "tdm_page"
blo "55000,118300"
)
)
thePort (LogicalPort
decl (Decl
n "tdm_page"
t "std_logic"
o 7
)
)
)
*256 (CptPort
uid 4140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4141,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,118625,72750,119375"
)
tg (CPTG
uid 4142,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4143,0
va (VaSet
)
xt "66300,118500,71000,119500"
st "page_ready"
ju 2
blo "71000,119300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "page_ready"
t "std_logic_vector"
b "(1 downto 0)"
o 8
)
)
)
*257 (CptPort
uid 4144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4145,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,113625,72750,114375"
)
tg (CPTG
uid 4146,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4147,0
va (VaSet
)
xt "65500,113500,71000,114500"
st "data_dt_tx_out"
ju 2
blo "71000,114300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "data_dt_tx_out"
t "std_logic"
o 9
)
)
)
*258 (CptPort
uid 4148,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4149,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,119625,54000,120375"
)
tg (CPTG
uid 4150,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4151,0
va (VaSet
)
xt "55000,119500,60700,120500"
st "ptr_dt_tx_ram1"
blo "55000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ptr_dt_tx_ram1"
t "integer"
b "range 0 to 16383"
o 10
)
)
)
*259 (CptPort
uid 4152,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4153,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,115625,72750,116375"
)
tg (CPTG
uid 4154,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4155,0
va (VaSet
)
xt "65300,115500,71000,116500"
st "ptr_dt_tx_ram2"
ju 2
blo "71000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ptr_dt_tx_ram2"
t "integer"
b "range 0 to 16383"
o 11
)
)
)
*260 (CptPort
uid 4156,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4157,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,114625,72750,115375"
)
tg (CPTG
uid 4158,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4159,0
va (VaSet
)
xt "65000,114500,71000,115500"
st "enp_dt_tx_ram2"
ju 2
blo "71000,115300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_dt_tx_ram2"
t "std_logic"
o 12
)
)
)
*261 (CptPort
uid 4160,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4161,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "72000,123625,72750,124375"
)
tg (CPTG
uid 4162,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4163,0
va (VaSet
)
xt "63800,123500,71000,124500"
st "frames_removed_tx"
ju 2
blo "71000,124300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frames_removed_tx"
t "integer"
b "range 0 to 255"
o 13
)
)
)
*262 (CptPort
uid 5358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "53250,123625,54000,124375"
)
tg (CPTG
uid 5360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5361,0
va (VaSet
)
xt "55000,123500,60300,124500"
st "reset_dis_cnt"
blo "55000,124300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_dis_cnt"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 4165,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "54000,113000,72000,127000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4166,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*263 (Text
uid 4167,0
va (VaSet
font "Arial,8,1"
)
xt "61100,120000,66500,121000"
st "NSK600_LIB"
blo "61100,120800"
tm "BdLibraryNameMgr"
)
*264 (Text
uid 4168,0
va (VaSet
font "Arial,8,1"
)
xt "61100,121000,66900,122000"
st "dt_fill_ram_tx"
blo "61100,121800"
tm "CptNameMgr"
)
*265 (Text
uid 4169,0
va (VaSet
font "Arial,8,1"
)
xt "61100,122000,62900,123000"
st "U_5"
blo "61100,122800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4170,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4171,0
text (MLText
uid 4172,0
va (VaSet
font "Courier New,8,0"
)
xt "66000,113000,66000,113000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*266 (SaComponent
uid 4278,0
optionalChildren [
*267 (CptPort
uid 4230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,113625,94000,114375"
)
tg (CPTG
uid 4232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4233,0
va (VaSet
)
xt "95000,113500,96300,114500"
st "clk"
blo "95000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
)
)
)
*268 (CptPort
uid 4234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,114625,94000,115375"
)
tg (CPTG
uid 4236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4237,0
va (VaSet
)
xt "95000,114500,97900,115500"
st "reset_n"
blo "95000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 2
)
)
)
*269 (CptPort
uid 4238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4239,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,114625,111750,115375"
)
tg (CPTG
uid 4240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4241,0
va (VaSet
)
xt "105400,114500,110000,115500"
st "get_tx_data"
ju 2
blo "110000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "get_tx_data"
t "std_logic"
o 3
)
)
)
*270 (CptPort
uid 4242,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4243,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,116625,111750,117375"
)
tg (CPTG
uid 4244,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4245,0
va (VaSet
)
xt "103700,116500,110000,117500"
st "current_o4cv_ch"
ju 2
blo "110000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "current_o4cv_ch"
t "std_logic_vector"
b "(3 downto 0)"
o 4
)
)
)
*271 (CptPort
uid 4246,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4247,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,117625,111750,118375"
)
tg (CPTG
uid 4248,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4249,0
va (VaSet
)
xt "103300,117500,110000,118500"
st "current_o4cv_pos"
ju 2
blo "110000,118300"
)
)
thePort (LogicalPort
decl (Decl
n "current_o4cv_pos"
t "std_logic_vector"
b "(6 downto 0)"
o 5
)
)
)
*272 (CptPort
uid 4254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,115625,94000,116375"
)
tg (CPTG
uid 4256,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4257,0
va (VaSet
)
xt "95000,115500,99100,116500"
st "tx_data_in"
blo "95000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_in"
t "std_logic"
o 7
)
)
)
*273 (CptPort
uid 4258,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4259,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,118625,94000,119375"
)
tg (CPTG
uid 4260,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4261,0
va (VaSet
)
xt "95000,118500,99700,119500"
st "page_ready"
blo "95000,119300"
)
)
thePort (LogicalPort
decl (Decl
n "page_ready"
t "std_logic_vector"
b "(1 downto 0)"
o 8
)
)
)
*274 (CptPort
uid 4262,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4263,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,124625,111750,125375"
)
tg (CPTG
uid 4264,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4265,0
va (VaSet
)
xt "102900,124500,110000,125500"
st "frames_inserted_tx"
ju 2
blo "110000,125300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "frames_inserted_tx"
t "integer"
b "range 0 to 255"
o 9
)
)
)
*275 (CptPort
uid 4266,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4267,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "111000,115625,111750,116375"
)
tg (CPTG
uid 4268,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4269,0
va (VaSet
)
xt "105500,115500,110000,116500"
st "tx_data_out"
ju 2
blo "110000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_data_out"
t "std_logic"
o 10
)
)
)
*276 (CptPort
uid 4270,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4271,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,119625,94000,120375"
)
tg (CPTG
uid 4272,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4273,0
va (VaSet
)
xt "95000,119500,100100,120500"
st "page_copied"
blo "95000,120300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "page_copied"
t "std_logic_vector"
b "(1 downto 0)"
o 11
)
)
)
*277 (CptPort
uid 4274,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4275,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,116625,94000,117375"
)
tg (CPTG
uid 4276,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4277,0
va (VaSet
)
xt "95000,116500,99500,117500"
st "rd_ptr_ram"
blo "95000,117300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rd_ptr_ram"
t "integer"
b "range 0 to 16383"
o 12
)
)
)
*278 (CptPort
uid 5335,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5336,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "93250,124625,94000,125375"
)
tg (CPTG
uid 5337,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 5338,0
va (VaSet
)
xt "95000,124500,100300,125500"
st "reset_ins_cnt"
blo "95000,125300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_ins_cnt"
t "std_logic"
o 6
)
)
)
]
shape (Rectangle
uid 4279,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "94000,113000,111000,127000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 4280,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*279 (Text
uid 4281,0
va (VaSet
font "Arial,8,1"
)
xt "99750,121000,105150,122000"
st "NSK600_LIB"
blo "99750,121800"
tm "BdLibraryNameMgr"
)
*280 (Text
uid 4282,0
va (VaSet
font "Arial,8,1"
)
xt "99750,122000,104250,123000"
st "dt_fill_2dt"
blo "99750,122800"
tm "CptNameMgr"
)
*281 (Text
uid 4283,0
va (VaSet
font "Arial,8,1"
)
xt "99750,123000,101550,124000"
st "U_7"
blo "99750,123800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4284,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4285,0
text (MLText
uid 4286,0
va (VaSet
font "Courier New,8,0"
)
xt "109000,113000,109000,113000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*282 (SaComponent
uid 4315,0
optionalChildren [
*283 (CptPort
uid 4287,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4288,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,113625,76000,114375"
)
tg (CPTG
uid 4289,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4290,0
va (VaSet
)
xt "77000,113500,78400,114500"
st "din"
blo "77000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 14
suid 11,0
)
)
)
*284 (CptPort
uid 4291,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4292,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,115625,90750,116375"
)
tg (CPTG
uid 4293,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4294,0
va (VaSet
)
xt "87200,115500,89000,116500"
st "dout"
ju 2
blo "89000,116300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 13
suid 12,0
)
)
)
*285 (CptPort
uid 4295,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4296,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,116625,90750,117375"
)
tg (CPTG
uid 4297,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4298,0
va (VaSet
)
xt "86600,116500,89000,117500"
st "rd_ptr"
ju 2
blo "89000,117300"
)
)
thePort (LogicalPort
decl (Decl
n "rd_ptr"
t "integer"
b "RANGE 0 to 16383"
o 16
suid 13,0
)
)
)
*286 (CptPort
uid 4299,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4300,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,114625,76000,115375"
)
tg (CPTG
uid 4301,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4302,0
va (VaSet
)
xt "77000,114500,78200,115500"
st "wr"
blo "77000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "wr"
t "std_logic"
o 18
suid 14,0
)
)
)
*287 (CptPort
uid 4303,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4304,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "75250,115625,76000,116375"
)
tg (CPTG
uid 4305,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4306,0
va (VaSet
)
xt "77000,115500,79500,116500"
st "wr_ptr"
blo "77000,116300"
)
)
thePort (LogicalPort
decl (Decl
n "wr_ptr"
t "integer"
b "RANGE 0 to 16383"
o 17
suid 15,0
)
)
)
*288 (CptPort
uid 4307,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4308,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,113625,90750,114375"
)
tg (CPTG
uid 4309,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4310,0
va (VaSet
)
xt "87700,113500,89000,114500"
st "clk"
ju 2
blo "89000,114300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 16,0
)
)
)
*289 (CptPort
uid 4311,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4312,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,114625,90750,115375"
)
tg (CPTG
uid 4313,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 4314,0
va (VaSet
)
xt "86100,114500,89000,115500"
st "reset_n"
ju 2
blo "89000,115300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 3
suid 17,0
)
)
)
]
shape (Rectangle
uid 4316,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "76000,113000,90000,118000"
)
oxt "15000,7000,28000,12000"
ttg (MlTextGroup
uid 4317,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*290 (Text
uid 4318,0
va (VaSet
font "Arial,8,1"
)
xt "80500,114000,85500,115000"
st "NSK600_lib"
blo "80500,114800"
tm "BdLibraryNameMgr"
)
*291 (Text
uid 4319,0
va (VaSet
font "Arial,8,1"
)
xt "80500,115000,83500,116000"
st "ram_s1"
blo "80500,115800"
tm "CptNameMgr"
)
*292 (Text
uid 4320,0
va (VaSet
font "Arial,8,1"
)
xt "80500,116000,82300,117000"
st "U_8"
blo "80500,116800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 4321,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 4322,0
text (MLText
uid 4323,0
va (VaSet
font "Courier New,8,0"
)
xt "56000,108800,56000,108800"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*293 (Net
uid 4324,0
decl (Decl
n "data_dt_tx_out"
t "std_logic"
o 70
suid 182,0
)
declText (MLText
uid 4325,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL data_dt_tx_out                 : std_logic"
)
)
*294 (Net
uid 4330,0
decl (Decl
n "enp_dt_tx_ram2"
t "std_logic"
o 71
suid 183,0
)
declText (MLText
uid 4331,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL enp_dt_tx_ram2                 : std_logic"
)
)
*295 (Net
uid 4336,0
decl (Decl
n "tx_data_in"
t "std_logic"
o 72
suid 184,0
)
declText (MLText
uid 4337,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL tx_data_in                     : std_logic"
)
)
*296 (Net
uid 4366,0
decl (Decl
n "rd_ptr_ram"
t "integer"
b "range 0 to 16383"
o 73
suid 185,0
)
declText (MLText
uid 4367,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,34000,800"
st "SIGNAL rd_ptr_ram                     : integer range 0 to 16383"
)
)
*297 (Net
uid 4372,0
decl (Decl
n "ptr_dt_tx_ram2"
t "integer"
b "range 0 to 16383"
o 74
suid 186,0
)
declText (MLText
uid 4373,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,34000,800"
st "SIGNAL ptr_dt_tx_ram2                 : integer range 0 to 16383"
)
)
*298 (Net
uid 4378,0
decl (Decl
n "page_ready1"
t "std_logic_vector"
b "(1 downto 0)"
o 75
suid 187,0
)
declText (MLText
uid 4379,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL page_ready1                    : std_logic_vector(1 downto 0)"
)
)
*299 (Net
uid 4384,0
decl (Decl
n "page_copied1"
t "std_logic_vector"
b "(1 downto 0)"
o 76
suid 188,0
)
declText (MLText
uid 4385,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36000,800"
st "SIGNAL page_copied1                   : std_logic_vector(1 downto 0)"
)
)
*300 (HdlText
uid 5339,0
optionalChildren [
*301 (EmbeddedText
uid 5344,0
commentText (CommentText
uid 5345,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5346,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "88000,128000,106000,133000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5347,0
va (VaSet
isHidden 1
)
xt "88200,128200,100400,130200"
st "
-- eb9 9                                        
reset_ins_cnt <= '0';
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 5340,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "85000,124000,88000,128000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5341,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*302 (Text
uid 5342,0
va (VaSet
font "Arial,8,1"
)
xt "86150,125000,87850,126000"
st "eb9"
blo "86150,125800"
tm "HdlTextNameMgr"
)
*303 (Text
uid 5343,0
va (VaSet
font "Arial,8,1"
)
xt "86150,126000,86950,127000"
st "9"
blo "86150,126800"
tm "HdlTextNumberMgr"
)
]
)
)
*304 (Net
uid 5348,0
decl (Decl
n "reset_ins_cnt"
t "std_logic"
o 77
suid 192,0
)
declText (MLText
uid 5349,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL reset_ins_cnt                  : std_logic"
)
)
*305 (HdlText
uid 5362,0
optionalChildren [
*306 (EmbeddedText
uid 5367,0
commentText (CommentText
uid 5368,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5369,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "47000,127000,65000,132000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5370,0
va (VaSet
isHidden 1
)
xt "47200,127200,59400,129200"
st "
-- eb9 9                                        
reset_dis_cnt <= '0';

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 5363,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "44000,123000,47000,127000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5364,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
uid 5365,0
va (VaSet
font "Arial,8,1"
)
xt "44150,124000,46250,125000"
st "eb10"
blo "44150,124800"
tm "HdlTextNameMgr"
)
*308 (Text
uid 5366,0
va (VaSet
font "Arial,8,1"
)
xt "44150,125000,45350,126000"
st "10"
blo "44150,125800"
tm "HdlTextNumberMgr"
)
]
)
)
*309 (Net
uid 5371,0
decl (Decl
n "reset_dis_cnt"
t "std_logic"
o 78
suid 193,0
)
declText (MLText
uid 5372,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL reset_dis_cnt                  : std_logic"
)
)
*310 (HdlText
uid 5582,0
optionalChildren [
*311 (EmbeddedText
uid 5587,0
commentText (CommentText
uid 5588,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5589,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "91000,50000,98000,53000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5590,0
va (VaSet
)
xt "91200,50200,98200,53200"
st "
-- eb11 11
unplug <= '0';                                        

"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 7000
)
)
)
]
shape (Rectangle
uid 5583,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "90000,45000,98000,50000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5584,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
uid 5585,0
va (VaSet
font "Arial,8,1"
)
xt "92950,46000,95050,47000"
st "eb11"
blo "92950,46800"
tm "HdlTextNameMgr"
)
*313 (Text
uid 5586,0
va (VaSet
font "Arial,8,1"
)
xt "92950,47000,94150,48000"
st "11"
blo "92950,47800"
tm "HdlTextNumberMgr"
)
]
)
)
*314 (Net
uid 5591,0
decl (Decl
n "unplug"
t "std_logic"
o 79
suid 194,0
)
declText (MLText
uid 5592,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL unplug                         : std_logic"
)
)
*315 (Net
uid 5673,0
decl (Decl
n "burst_finished"
t "std_logic"
o 80
suid 195,0
)
declText (MLText
uid 5674,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL burst_finished                 : std_logic"
)
)
*316 (Net
uid 5679,0
decl (Decl
n "burst_started"
t "std_logic"
o 81
suid 196,0
)
declText (MLText
uid 5680,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL burst_started                  : std_logic"
)
)
*317 (Net
uid 5685,0
decl (Decl
n "insert_AIS"
t "std_logic"
o 82
suid 197,0
)
declText (MLText
uid 5686,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL insert_AIS                     : std_logic"
)
)
*318 (HdlText
uid 5697,0
optionalChildren [
*319 (EmbeddedText
uid 5702,0
commentText (CommentText
uid 5703,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 5704,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "37000,90000,43000,93000"
)
oxt "0,0,18000,5000"
text (MLText
uid 5705,0
va (VaSet
)
xt "37200,90200,43200,93200"
st "
-- eb12 12    
disturb1 <= '0';                                    
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 6000
)
)
)
]
shape (Rectangle
uid 5698,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "37000,87000,41000,90000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5699,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*320 (Text
uid 5700,0
va (VaSet
font "Arial,8,1"
)
xt "37950,88000,40050,89000"
st "eb12"
blo "37950,88800"
tm "HdlTextNameMgr"
)
*321 (Text
uid 5701,0
va (VaSet
font "Arial,8,1"
)
xt "37950,89000,39150,90000"
st "12"
blo "37950,89800"
tm "HdlTextNumberMgr"
)
]
)
)
*322 (Net
uid 5706,0
decl (Decl
n "disturb1"
t "std_logic"
o 83
suid 198,0
)
declText (MLText
uid 5707,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL disturb1                       : std_logic"
)
)
*323 (Net
uid 5714,0
lang 1
decl (Decl
n "control_mux"
t "t_control_mux"
o 84
suid 199,0
)
declText (MLText
uid 5715,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,28500,800"
st "SIGNAL control_mux                    : t_control_mux"
)
)
*324 (Net
uid 5932,0
lang 1
decl (Decl
n "cfg_local_transit_n_vec_master"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 81
suid 200,0
)
declText (MLText
uid 5933,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36500,800"
st "SIGNAL cfg_local_transit_n_vec_master : std_logic_vector(15 DOWNTO 0)"
)
)
*325 (Net
uid 5942,0
lang 1
decl (Decl
n "cfg_local_transit_n_vec_slave"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 201,0
)
declText (MLText
uid 5943,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,36500,800"
st "SIGNAL cfg_local_transit_n_vec_slave  : std_logic_vector(15 DOWNTO 0)"
)
)
*326 (Net
uid 5952,0
lang 1
decl (Decl
n "cfg_Master_Slave_n_master"
t "std_logic"
o 83
suid 202,0
)
declText (MLText
uid 5953,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL cfg_Master_Slave_n_master      : std_logic"
)
)
*327 (Net
uid 5962,0
lang 1
decl (Decl
n "cfg_Master_Slave_n_slave"
t "std_logic"
o 84
suid 203,0
)
declText (MLText
uid 5963,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "0,0,26500,800"
st "SIGNAL cfg_Master_Slave_n_slave       : std_logic"
)
)
*328 (HdlText
uid 5996,0
optionalChildren [
*329 (EmbeddedText
uid 6001,0
commentText (CommentText
uid 6002,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 6003,0
va (VaSet
vasetType 1
isHidden 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,28000,44000,33000"
)
oxt "0,0,18000,5000"
text (MLText
uid 6004,0
va (VaSet
isHidden 1
)
xt "26200,28200,40900,32200"
st "
-- eb3 3                                        
   control_digtrans_master.gdtc.mss <= cfg_Master_Slave_n_master;
   control_digtrans_master.vctl     <= cfg_local_transit_n_vec_master;
   control_digtrans_slave.gdtc.mss  <= cfg_Master_Slave_n_slave;
   control_digtrans_slave.vctl      <= cfg_local_transit_n_vec_slave;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
]
shape (Rectangle
uid 5997,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,21000,30000,28000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 5998,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*330 (Text
uid 5999,0
va (VaSet
font "Arial,8,1"
)
xt "27150,23000,28850,24000"
st "eb3"
blo "27150,23800"
tm "HdlTextNameMgr"
)
*331 (Text
uid 6000,0
va (VaSet
font "Arial,8,1"
)
xt "27150,24000,27950,25000"
st "3"
blo "27150,24800"
tm "HdlTextNumberMgr"
)
]
)
)
*332 (Blk
uid 6519,0
shape (Rectangle
uid 6520,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "4000,15000,12000,33000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 6521,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*333 (Text
uid 6522,0
va (VaSet
font "Arial,8,1"
)
xt "4400,18500,11600,19500"
st "DIG_TRANSIT_tb"
blo "4400,19300"
tm "BdLibraryNameMgr"
)
*334 (Text
uid 6523,0
va (VaSet
font "Arial,8,1"
)
xt "4400,19500,12100,20500"
st "tb_ram_copy_main"
blo "4400,20300"
tm "BlkNameMgr"
)
*335 (Text
uid 6524,0
va (VaSet
font "Arial,8,1"
)
xt "4400,20500,6200,21500"
st "U_1"
blo "4400,21300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 6525,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 6526,0
text (MLText
uid 6527,0
va (VaSet
font "Courier New,8,0"
)
xt "4400,28500,4400,28500"
)
header ""
)
elements [
]
)
ordering 1
blkPorts [
"disturb"
"cfg_Master_Slave_n_slave"
"cfg_Master_Slave_n_master"
"cfg_local_transit_n_vec_slave"
"cfg_local_transit_n_vec_master"
"reset_n"
"clk_32M"
]
)
*336 (CommentText
uid 6767,0
shape (Rectangle
uid 6768,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "59000,4000,79000,9000"
)
autoResize 1
oxt "0,0,15000,5000"
text (MLText
uid 6769,0
va (VaSet
fg "0,0,32768"
)
xt "59200,4200,78500,8200"
st "
-----------------------------------------------------------
-- Last edited:
--   110630: R4 implementation
--   110706: corrections

"
tm "CommentText"
visibleHeight 5000
visibleWidth 20000
)
)
*337 (Wire
uid 239,0
optionalChildren [
*338 (BdJunction
uid 483,0
ps "OnConnectorStrategy"
shape (Circle
uid 484,0
va (VaSet
vasetType 1
)
xt "33600,16600,34400,17400"
radius 400
)
)
*339 (BdJunction
uid 623,0
ps "OnConnectorStrategy"
shape (Circle
uid 624,0
va (VaSet
vasetType 1
)
xt "32600,16600,33400,17400"
radius 400
)
)
*340 (BdJunction
uid 1529,0
ps "OnConnectorStrategy"
shape (Circle
uid 1530,0
va (VaSet
vasetType 1
)
xt "47600,16600,48400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "12000,17000,53250,17000"
pts [
"12000,17000"
"53250,17000"
]
)
start &332
end &20
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 245,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 246,0
va (VaSet
)
xt "13000,16000,16200,17000"
st "clk_32M"
blo "13000,16800"
tm "WireNameMgr"
)
)
on &40
)
*341 (Wire
uid 259,0
optionalChildren [
*342 (BdJunction
uid 491,0
ps "OnConnectorStrategy"
shape (Circle
uid 492,0
va (VaSet
vasetType 1
)
xt "34600,17600,35400,18400"
radius 400
)
)
*343 (BdJunction
uid 631,0
ps "OnConnectorStrategy"
shape (Circle
uid 632,0
va (VaSet
vasetType 1
)
xt "33600,17600,34400,18400"
radius 400
)
)
*344 (BdJunction
uid 1535,0
ps "OnConnectorStrategy"
shape (Circle
uid 1536,0
va (VaSet
vasetType 1
)
xt "46600,17600,47400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 260,0
va (VaSet
vasetType 3
)
xt "12000,18000,53250,18000"
pts [
"12000,18000"
"53250,18000"
]
)
start &332
end &21
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
)
xt "13000,17000,15900,18000"
st "reset_n"
blo "13000,17800"
tm "WireNameMgr"
)
)
on &42
)
*345 (Wire
uid 303,0
shape (OrthoPolyLine
uid 304,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,7000,40000,15000"
pts [
"40000,7000"
"40000,15000"
]
)
start &43
sat 4
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 310,0
ro 270
va (VaSet
)
xt "39000,6100,40000,14000"
st "trig_counter : (18:0)"
blo "39800,14000"
tm "WireNameMgr"
)
)
on &47
)
*346 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,7000,41000,15000"
pts [
"41000,15000"
"41000,7000"
]
)
end &43
sat 16
eat 4
sty 1
st 0
sf 1
si 0
tg (WTG
uid 317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 318,0
ro 270
va (VaSet
)
xt "40000,5600,41000,14000"
st "debug_counter : (7:0)"
blo "40800,14000"
tm "WireNameMgr"
)
)
on &48
)
*347 (Wire
uid 325,0
optionalChildren [
*348 (BdJunction
uid 1553,0
ps "OnConnectorStrategy"
shape (Circle
uid 1554,0
va (VaSet
vasetType 1
)
xt "43600,20600,44400,21400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 326,0
va (VaSet
vasetType 3
)
xt "44000,7000,53250,21000"
pts [
"44000,7000"
"44000,21000"
"53250,21000"
]
)
start &43
end &13
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 329,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
ro 270
va (VaSet
)
xt "43000,9000,44000,16000"
st "dt_start_sequence"
blo "43800,16000"
tm "WireNameMgr"
)
)
on &49
)
*349 (Wire
uid 339,0
shape (OrthoPolyLine
uid 340,0
va (VaSet
vasetType 3
)
xt "78750,23000,84250,23000"
pts [
"78750,23000"
"84250,23000"
]
)
start &14
end &57
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 343,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "80000,22000,84000,23000"
st "DTEN1_m"
blo "80000,22800"
tm "WireNameMgr"
)
)
on &99
)
*350 (Wire
uid 347,0
shape (OrthoPolyLine
uid 348,0
va (VaSet
vasetType 3
)
xt "78750,29000,84250,29000"
pts [
"78750,29000"
"84250,29000"
]
)
start &15
end &58
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 352,0
va (VaSet
)
xt "80000,28000,84000,29000"
st "DTEN2_m"
blo "80000,28800"
tm "WireNameMgr"
)
)
on &102
)
*351 (Wire
uid 355,0
shape (OrthoPolyLine
uid 356,0
va (VaSet
vasetType 3
)
xt "78750,26000,84250,26000"
pts [
"84250,26000"
"78750,26000"
]
)
start &59
end &16
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
)
xt "80000,25000,84000,26000"
st "DTRX1_m"
blo "80000,25800"
tm "WireNameMgr"
)
)
on &101
)
*352 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
)
xt "78750,32000,84250,32000"
pts [
"84250,32000"
"78750,32000"
]
)
start &60
end &17
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 367,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 368,0
va (VaSet
)
xt "80000,31000,84000,32000"
st "DTRX2_m"
blo "80000,31800"
tm "WireNameMgr"
)
)
on &104
)
*353 (Wire
uid 371,0
shape (OrthoPolyLine
uid 372,0
va (VaSet
vasetType 3
)
xt "78750,25000,84250,25000"
pts [
"78750,25000"
"84250,25000"
]
)
start &18
end &61
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 375,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 376,0
va (VaSet
)
xt "80000,24000,83900,25000"
st "DTTX1_m"
blo "80000,24800"
tm "WireNameMgr"
)
)
on &100
)
*354 (Wire
uid 379,0
shape (OrthoPolyLine
uid 380,0
va (VaSet
vasetType 3
)
xt "78750,31000,84250,31000"
pts [
"78750,31000"
"84250,31000"
]
)
start &19
end &62
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 383,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 384,0
va (VaSet
)
xt "80000,30000,83900,31000"
st "DTTX2_m"
blo "80000,30800"
tm "WireNameMgr"
)
)
on &103
)
*355 (Wire
uid 387,0
shape (OrthoPolyLine
uid 388,0
va (VaSet
vasetType 3
)
xt "41000,24000,53250,24000"
pts [
"53250,24000"
"41000,24000"
]
)
start &23
end &50
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 391,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 392,0
va (VaSet
)
xt "42000,23000,52700,24000"
st "dt_get_tx_data_bit_master_0"
blo "42000,23800"
tm "WireNameMgr"
)
)
on &145
)
*356 (Wire
uid 395,0
shape (OrthoPolyLine
uid 396,0
va (VaSet
vasetType 3
)
xt "41000,29000,53250,29000"
pts [
"53250,29000"
"41000,29000"
]
)
start &24
end &50
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 400,0
va (VaSet
)
xt "42000,28000,52700,29000"
st "dt_put_rx_data_bit_master_0"
blo "42000,28800"
tm "WireNameMgr"
)
)
on &149
)
*357 (Wire
uid 403,0
shape (OrthoPolyLine
uid 404,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,31000,53250,31000"
pts [
"53250,31000"
"41000,31000"
]
)
start &25
end &50
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "42000,30000,53800,31000"
st "dt_rx_current_bit_nbr_master_0"
blo "42000,30800"
tm "WireNameMgr"
)
)
on &151
)
*358 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,30000,53250,30000"
pts [
"53250,30000"
"41000,30000"
]
)
start &26
end &50
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 415,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 416,0
va (VaSet
)
xt "42000,29000,53800,30000"
st "dt_rx_current_ch_nbr_master_0"
blo "42000,29800"
tm "WireNameMgr"
)
)
on &150
)
*359 (Wire
uid 419,0
shape (OrthoPolyLine
uid 420,0
va (VaSet
vasetType 3
)
xt "41000,32000,53250,32000"
pts [
"53250,32000"
"41000,32000"
]
)
start &27
end &50
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 423,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 424,0
va (VaSet
)
xt "42000,31000,51300,32000"
st "dt_rx_data_bit_master_0"
blo "42000,31800"
tm "WireNameMgr"
)
)
on &152
)
*360 (Wire
uid 427,0
shape (OrthoPolyLine
uid 428,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,26000,53250,26000"
pts [
"53250,26000"
"41000,26000"
]
)
start &28
end &50
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 431,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
)
xt "42000,25000,53700,26000"
st "dt_tx_current_bit_nbr_master_0"
blo "42000,25800"
tm "WireNameMgr"
)
)
on &147
)
*361 (Wire
uid 435,0
shape (OrthoPolyLine
uid 436,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,25000,53250,25000"
pts [
"53250,25000"
"41000,25000"
]
)
start &29
end &50
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 440,0
va (VaSet
)
xt "42000,24000,53700,25000"
st "dt_tx_current_ch_nbr_master_0"
blo "42000,24800"
tm "WireNameMgr"
)
)
on &146
)
*362 (Wire
uid 443,0
shape (OrthoPolyLine
uid 444,0
va (VaSet
vasetType 3
)
xt "41000,27000,53250,27000"
pts [
"41000,27000"
"53250,27000"
]
)
start &50
end &30
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 448,0
va (VaSet
)
xt "42000,26000,51200,27000"
st "dt_tx_data_bit_master_0"
blo "42000,26800"
tm "WireNameMgr"
)
)
on &148
)
*363 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "34000,4000,38000,17000"
pts [
"34000,17000"
"34000,4000"
"38000,4000"
]
)
start &338
end &43
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
)
xt "34000,3000,37200,4000"
st "clk_32M"
blo "34000,3800"
tm "WireNameMgr"
)
)
on &40
)
*364 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
)
xt "35000,5000,38000,18000"
pts [
"35000,18000"
"35000,5000"
"38000,5000"
]
)
start &342
end &43
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
)
xt "34000,4000,36900,5000"
st "reset_n"
blo "34000,4800"
tm "WireNameMgr"
)
)
on &42
)
*365 (Wire
uid 591,0
shape (OrthoPolyLine
uid 592,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,31000,36000,31000"
pts [
"36000,31000"
"32000,31000"
]
)
start &50
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
)
xt "31000,30000,34400,31000"
st "shift_reg"
blo "31000,30800"
tm "WireNameMgr"
)
)
on &54
)
*366 (Wire
uid 601,0
shape (OrthoPolyLine
uid 602,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "32000,32000,36000,32000"
pts [
"36000,32000"
"32000,32000"
]
)
start &50
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 607,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 608,0
va (VaSet
)
xt "30800,31200,32200,32200"
st "cnt"
blo "30800,32000"
tm "WireNameMgr"
)
)
on &55
)
*367 (Wire
uid 617,0
optionalChildren [
*368 (BdJunction
uid 2409,0
ps "OnConnectorStrategy"
shape (Circle
uid 2410,0
va (VaSet
vasetType 1
)
xt "32600,25600,33400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "33000,17000,36000,26000"
pts [
"33000,17000"
"33000,26000"
"36000,26000"
]
)
start &339
end &50
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
)
xt "32000,25000,35200,26000"
st "clk_32M"
blo "32000,25800"
tm "WireNameMgr"
)
)
on &40
)
*369 (Wire
uid 625,0
optionalChildren [
*370 (BdJunction
uid 2401,0
ps "OnConnectorStrategy"
shape (Circle
uid 2402,0
va (VaSet
vasetType 1
)
xt "33600,24600,34400,25400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 626,0
va (VaSet
vasetType 3
)
xt "34000,18000,36000,25000"
pts [
"34000,18000"
"34000,25000"
"36000,25000"
]
)
start &343
end &50
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 629,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 630,0
va (VaSet
)
xt "32000,24000,34900,25000"
st "reset_n"
blo "32000,24800"
tm "WireNameMgr"
)
)
on &42
)
*371 (Wire
uid 973,0
shape (OrthoPolyLine
uid 974,0
va (VaSet
vasetType 3
)
xt "98750,23000,106000,23000"
pts [
"98750,23000"
"106000,23000"
]
)
start &64
es 0
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 979,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 980,0
va (VaSet
)
xt "99000,22000,105500,23000"
st "to_master_out_m"
blo "99000,22800"
tm "WireNameMgr"
)
)
on &81
)
*372 (Wire
uid 983,0
shape (OrthoPolyLine
uid 984,0
va (VaSet
vasetType 3
)
xt "98750,25000,108000,25000"
pts [
"108000,25000"
"98750,25000"
]
)
start &171
end &63
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 989,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 990,0
va (VaSet
)
xt "99000,24000,105100,25000"
st "to_master_in_m"
blo "99000,24800"
tm "WireNameMgr"
)
)
on &82
)
*373 (Wire
uid 993,0
shape (OrthoPolyLine
uid 994,0
va (VaSet
vasetType 3
)
xt "98750,30000,107000,37250"
pts [
"98750,30000"
"107000,30000"
"107000,37250"
]
)
start &66
end &72
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 999,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1000,0
va (VaSet
)
xt "98000,30000,103900,31000"
st "to_slave_out_m"
blo "98000,30800"
tm "WireNameMgr"
)
)
on &83
)
*374 (Wire
uid 1003,0
shape (OrthoPolyLine
uid 1004,0
va (VaSet
vasetType 3
)
xt "98750,32000,108000,37250"
pts [
"108000,37250"
"108000,32000"
"98750,32000"
]
)
start &73
end &65
ss 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1009,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1010,0
va (VaSet
)
xt "98000,32000,103500,33000"
st "to_slave_in_m"
blo "98000,32800"
tm "WireNameMgr"
)
)
on &84
)
*375 (Wire
uid 1296,0
shape (OrthoPolyLine
uid 1297,0
va (VaSet
vasetType 3
)
xt "98750,51750,108000,57000"
pts [
"98750,57000"
"108000,57000"
"108000,51750"
]
)
start &93
end &74
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1298,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1299,0
va (VaSet
)
xt "100000,56000,106300,57000"
st "to_master_out_s"
blo "100000,56800"
tm "WireNameMgr"
)
)
on &105
)
*376 (Wire
uid 1302,0
shape (OrthoPolyLine
uid 1303,0
va (VaSet
vasetType 3
)
xt "98750,51750,107000,59000"
pts [
"98750,59000"
"107000,59000"
"107000,51750"
]
)
start &92
end &71
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1305,0
va (VaSet
)
xt "100000,58000,105900,59000"
st "to_master_in_s"
blo "100000,58800"
tm "WireNameMgr"
)
)
on &106
)
*377 (Wire
uid 1312,0
shape (OrthoPolyLine
uid 1313,0
va (VaSet
vasetType 3
)
xt "98750,66000,108000,66000"
pts [
"108000,66000"
"98750,66000"
]
)
start &167
end &94
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1317,0
va (VaSet
)
xt "99000,65000,104300,66000"
st "to_slave_in_s"
blo "99000,65800"
tm "WireNameMgr"
)
)
on &108
)
*378 (Wire
uid 1320,0
shape (OrthoPolyLine
uid 1321,0
va (VaSet
vasetType 3
)
xt "98750,64000,106000,64000"
pts [
"98750,64000"
"106000,64000"
]
)
start &95
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 1324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1325,0
va (VaSet
)
xt "99000,63000,104700,64000"
st "to_slave_out_s"
blo "99000,63800"
tm "WireNameMgr"
)
)
on &107
)
*379 (Wire
uid 1328,0
shape (OrthoPolyLine
uid 1329,0
va (VaSet
vasetType 3
)
xt "78750,57000,84250,57000"
pts [
"78750,57000"
"84250,57000"
]
)
start &119
end &86
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1333,0
va (VaSet
)
xt "80000,56000,83800,57000"
st "DTEN1_s"
blo "80000,56800"
tm "WireNameMgr"
)
)
on &109
)
*380 (Wire
uid 1336,0
shape (OrthoPolyLine
uid 1337,0
va (VaSet
vasetType 3
)
xt "78750,63000,84250,63000"
pts [
"78750,63000"
"84250,63000"
]
)
start &120
end &87
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1341,0
va (VaSet
)
xt "80000,62000,83800,63000"
st "DTEN2_s"
blo "80000,62800"
tm "WireNameMgr"
)
)
on &112
)
*381 (Wire
uid 1344,0
shape (OrthoPolyLine
uid 1345,0
va (VaSet
vasetType 3
)
xt "78750,60000,84250,60000"
pts [
"84250,60000"
"78750,60000"
]
)
start &88
end &121
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1348,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1349,0
va (VaSet
)
xt "80000,59000,83800,60000"
st "DTRX1_s"
blo "80000,59800"
tm "WireNameMgr"
)
)
on &111
)
*382 (Wire
uid 1352,0
shape (OrthoPolyLine
uid 1353,0
va (VaSet
vasetType 3
)
xt "78750,66000,84250,66000"
pts [
"84250,66000"
"78750,66000"
]
)
start &89
end &122
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1357,0
va (VaSet
)
xt "80000,65000,83800,66000"
st "DTRX2_s"
blo "80000,65800"
tm "WireNameMgr"
)
)
on &114
)
*383 (Wire
uid 1360,0
shape (OrthoPolyLine
uid 1361,0
va (VaSet
vasetType 3
)
xt "78750,59000,84250,59000"
pts [
"78750,59000"
"84250,59000"
]
)
start &123
end &90
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1364,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1365,0
va (VaSet
)
xt "80000,58000,83700,59000"
st "DTTX1_s"
blo "80000,58800"
tm "WireNameMgr"
)
)
on &110
)
*384 (Wire
uid 1368,0
shape (OrthoPolyLine
uid 1369,0
va (VaSet
vasetType 3
)
xt "78750,65000,84250,65000"
pts [
"78750,65000"
"84250,65000"
]
)
start &124
end &91
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1372,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1373,0
va (VaSet
)
xt "80000,64000,83700,65000"
st "DTTX2_s"
blo "80000,64800"
tm "WireNameMgr"
)
)
on &113
)
*385 (Wire
uid 1525,0
optionalChildren [
*386 (BdJunction
uid 1541,0
ps "OnConnectorStrategy"
shape (Circle
uid 1542,0
va (VaSet
vasetType 1
)
xt "47600,41600,48400,42400"
radius 400
)
)
*387 (BdJunction
uid 3079,0
ps "OnConnectorStrategy"
shape (Circle
uid 3080,0
va (VaSet
vasetType 1
)
xt "47600,50600,48400,51400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1526,0
va (VaSet
vasetType 3
)
xt "48000,17000,53250,51000"
pts [
"48000,17000"
"48000,51000"
"53250,51000"
]
)
start &340
end &125
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1527,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1528,0
va (VaSet
)
xt "49250,50000,52450,51000"
st "clk_32M"
blo "49250,50800"
tm "WireNameMgr"
)
)
on &40
)
*388 (Wire
uid 1531,0
optionalChildren [
*389 (BdJunction
uid 1547,0
ps "OnConnectorStrategy"
shape (Circle
uid 1548,0
va (VaSet
vasetType 1
)
xt "46600,40600,47400,41400"
radius 400
)
)
*390 (BdJunction
uid 3085,0
ps "OnConnectorStrategy"
shape (Circle
uid 3086,0
va (VaSet
vasetType 1
)
xt "46600,51600,47400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1532,0
va (VaSet
vasetType 3
)
xt "47000,18000,53250,52000"
pts [
"47000,18000"
"47000,52000"
"53250,52000"
]
)
start &344
end &126
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1533,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1534,0
va (VaSet
)
xt "49250,51000,52150,52000"
st "reset_n"
blo "49250,51800"
tm "WireNameMgr"
)
)
on &42
)
*391 (Wire
uid 1537,0
shape (OrthoPolyLine
uid 1538,0
va (VaSet
vasetType 3
)
xt "48000,42000,100250,42000"
pts [
"48000,42000"
"100250,42000"
]
)
start &386
end &75
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1539,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1540,0
va (VaSet
)
xt "96250,41000,99450,42000"
st "clk_32M"
blo "96250,41800"
tm "WireNameMgr"
)
)
on &40
)
*392 (Wire
uid 1543,0
shape (OrthoPolyLine
uid 1544,0
va (VaSet
vasetType 3
)
xt "47000,41000,100250,41000"
pts [
"47000,41000"
"100250,41000"
]
)
start &389
end &76
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1545,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1546,0
va (VaSet
)
xt "96250,40000,99150,41000"
st "reset_n"
blo "96250,40800"
tm "WireNameMgr"
)
)
on &42
)
*393 (Wire
uid 1549,0
shape (OrthoPolyLine
uid 1550,0
va (VaSet
vasetType 3
)
xt "44000,21000,53250,55000"
pts [
"44000,21000"
"44000,55000"
"53250,55000"
]
)
start &348
end &118
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1551,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1552,0
va (VaSet
)
xt "45250,54000,52250,55000"
st "dt_start_sequence"
blo "45250,54800"
tm "WireNameMgr"
)
)
on &49
)
*394 (Wire
uid 1582,0
shape (OrthoPolyLine
uid 1583,0
va (VaSet
vasetType 3
)
xt "28000,20000,53250,21000"
pts [
"28000,21000"
"28000,20000"
"53250,20000"
]
)
start &328
end &22
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1586,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1587,0
va (VaSet
)
xt "35000,19000,44400,20000"
st "control_digtrans_master"
blo "35000,19800"
tm "WireNameMgr"
)
)
on &115
)
*395 (Wire
uid 1592,0
shape (OrthoPolyLine
uid 1593,0
va (VaSet
vasetType 3
)
xt "28000,28000,53250,54000"
pts [
"28000,28000"
"28000,54000"
"53250,54000"
]
)
start &328
end &127
es 0
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1596,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1597,0
va (VaSet
)
xt "35000,53000,43800,54000"
st "control_digtrans_slave"
blo "35000,53800"
tm "WireNameMgr"
)
)
on &116
)
*396 (Wire
uid 2172,0
shape (OrthoPolyLine
uid 2173,0
va (VaSet
vasetType 3
)
xt "41000,58000,53250,58000"
pts [
"53250,58000"
"41000,58000"
]
)
start &128
end &161
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2176,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2177,0
va (VaSet
)
xt "42000,57000,52100,58000"
st "dt_get_tx_data_bit_slave_1"
blo "42000,57800"
tm "WireNameMgr"
)
)
on &153
)
*397 (Wire
uid 2180,0
optionalChildren [
*398 (BdJunction
uid 3091,0
ps "OnConnectorStrategy"
shape (Circle
uid 3092,0
va (VaSet
vasetType 1
)
xt "45600,62600,46400,63400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2181,0
va (VaSet
vasetType 3
)
xt "41000,63000,53250,63000"
pts [
"53250,63000"
"41000,63000"
]
)
start &129
end &161
ss 0
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2184,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2185,0
va (VaSet
)
xt "42000,62000,52100,63000"
st "dt_put_rx_data_bit_slave_1"
blo "42000,62800"
tm "WireNameMgr"
)
)
on &157
)
*399 (Wire
uid 2196,0
optionalChildren [
*400 (BdJunction
uid 3441,0
ps "OnConnectorStrategy"
shape (Circle
uid 3442,0
va (VaSet
vasetType 1
)
xt "44600,64600,45400,65400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2197,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,65000,53250,65000"
pts [
"53250,65000"
"41000,65000"
]
)
start &130
end &161
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2200,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2201,0
va (VaSet
)
xt "42000,64000,53200,65000"
st "dt_rx_current_bit_nbr_slave_1"
blo "42000,64800"
tm "WireNameMgr"
)
)
on &159
)
*401 (Wire
uid 2212,0
optionalChildren [
*402 (BdJunction
uid 3103,0
ps "OnConnectorStrategy"
shape (Circle
uid 3104,0
va (VaSet
vasetType 1
)
xt "42600,63600,43400,64400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,64000,53250,64000"
pts [
"53250,64000"
"41000,64000"
]
)
start &131
end &161
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2217,0
va (VaSet
)
xt "42000,63000,53200,64000"
st "dt_rx_current_ch_nbr_slave_1"
blo "42000,63800"
tm "WireNameMgr"
)
)
on &158
)
*403 (Wire
uid 2220,0
optionalChildren [
*404 (BdJunction
uid 3097,0
ps "OnConnectorStrategy"
shape (Circle
uid 3098,0
va (VaSet
vasetType 1
)
xt "41600,65600,42400,66400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 2221,0
va (VaSet
vasetType 3
)
xt "41000,66000,53250,66000"
pts [
"53250,66000"
"41000,66000"
]
)
start &132
end &161
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2224,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2225,0
va (VaSet
)
xt "42000,65000,50700,66000"
st "dt_rx_data_bit_slave_1"
blo "42000,65800"
tm "WireNameMgr"
)
)
on &160
)
*405 (Wire
uid 2236,0
shape (OrthoPolyLine
uid 2237,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,60000,53250,60000"
pts [
"53250,60000"
"41000,60000"
]
)
start &133
end &161
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2240,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2241,0
va (VaSet
)
xt "42000,59000,53100,60000"
st "dt_tx_current_bit_nbr_slave_1"
blo "42000,59800"
tm "WireNameMgr"
)
)
on &155
)
*406 (Wire
uid 2252,0
shape (OrthoPolyLine
uid 2253,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "41000,59000,53250,59000"
pts [
"53250,59000"
"41000,59000"
]
)
start &134
end &161
ss 0
sat 32
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2256,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2257,0
va (VaSet
)
xt "42000,58000,53100,59000"
st "dt_tx_current_ch_nbr_slave_1"
blo "42000,58800"
tm "WireNameMgr"
)
)
on &154
)
*407 (Wire
uid 2260,0
shape (OrthoPolyLine
uid 2261,0
va (VaSet
vasetType 3
)
xt "41000,61000,53250,61000"
pts [
"41000,61000"
"53250,61000"
]
)
start &161
end &135
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2264,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2265,0
va (VaSet
)
xt "42000,60000,50600,61000"
st "dt_tx_data_bit_slave_1"
blo "42000,60800"
tm "WireNameMgr"
)
)
on &156
)
*408 (Wire
uid 2373,0
shape (OrthoPolyLine
uid 2374,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,65000,36000,65000"
pts [
"36000,65000"
"33000,65000"
]
)
start &161
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2379,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2380,0
va (VaSet
)
xt "33000,64000,37600,65000"
st "shift_reg_1"
blo "33000,64800"
tm "WireNameMgr"
)
)
on &165
)
*409 (Wire
uid 2383,0
shape (OrthoPolyLine
uid 2384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "33000,66000,36000,66000"
pts [
"36000,66000"
"33000,66000"
]
)
start &161
sat 2
eat 16
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2390,0
va (VaSet
)
xt "33000,65000,35200,66000"
st "cnt_1"
blo "33000,65800"
tm "WireNameMgr"
)
)
on &166
)
*410 (Wire
uid 2395,0
shape (OrthoPolyLine
uid 2396,0
va (VaSet
vasetType 3
)
xt "34000,25000,36000,58000"
pts [
"34000,25000"
"34000,58000"
"36000,58000"
]
)
start &370
end &161
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2399,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2400,0
va (VaSet
)
xt "33000,57000,35900,58000"
st "reset_n"
blo "33000,57800"
tm "WireNameMgr"
)
)
on &42
)
*411 (Wire
uid 2403,0
shape (OrthoPolyLine
uid 2404,0
va (VaSet
vasetType 3
)
xt "33000,26000,36000,59000"
pts [
"33000,26000"
"33000,59000"
"36000,59000"
]
)
start &368
end &161
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 2407,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2408,0
va (VaSet
)
xt "32000,58000,35200,59000"
st "clk_32M"
blo "32000,58800"
tm "WireNameMgr"
)
)
on &40
)
*412 (Wire
uid 3075,0
optionalChildren [
*413 (BdJunction
uid 3429,0
ps "OnConnectorStrategy"
shape (Circle
uid 3430,0
va (VaSet
vasetType 1
)
xt "51600,77600,52400,78400"
radius 400
)
)
*414 (BdJunction
uid 3458,0
ps "OnConnectorStrategy"
shape (Circle
uid 3459,0
va (VaSet
vasetType 1
)
xt "47600,77600,48400,78400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3076,0
va (VaSet
vasetType 3
)
xt "48000,51000,53250,78000"
pts [
"53250,78000"
"48000,78000"
"48000,51000"
]
)
start &176
end &387
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3077,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3078,0
va (VaSet
)
xt "49250,77000,52450,78000"
st "clk_32M"
blo "49250,77800"
tm "WireNameMgr"
)
)
on &40
)
*415 (Wire
uid 3081,0
optionalChildren [
*416 (BdJunction
uid 3466,0
ps "OnConnectorStrategy"
shape (Circle
uid 3467,0
va (VaSet
vasetType 1
)
xt "46600,78600,47400,79400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3082,0
va (VaSet
vasetType 3
)
xt "47000,52000,53250,79000"
pts [
"53250,79000"
"47000,79000"
"47000,52000"
]
)
start &177
end &390
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3083,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3084,0
va (VaSet
)
xt "49250,78000,52150,79000"
st "reset_n"
blo "49250,78800"
tm "WireNameMgr"
)
)
on &42
)
*417 (Wire
uid 3087,0
shape (OrthoPolyLine
uid 3088,0
va (VaSet
vasetType 3
)
xt "46000,63000,53250,81000"
pts [
"53250,81000"
"46000,81000"
"46000,63000"
]
)
start &178
end &398
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3089,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3090,0
va (VaSet
)
xt "42250,80000,52350,81000"
st "dt_put_rx_data_bit_slave_1"
blo "42250,80800"
tm "WireNameMgr"
)
)
on &157
)
*418 (Wire
uid 3093,0
shape (OrthoPolyLine
uid 3094,0
va (VaSet
vasetType 3
)
xt "42000,66000,53250,82000"
pts [
"53250,82000"
"42000,82000"
"42000,66000"
]
)
start &181
end &404
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3095,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3096,0
va (VaSet
)
xt "43250,81000,51950,82000"
st "dt_rx_data_bit_slave_1"
blo "43250,81800"
tm "WireNameMgr"
)
)
on &160
)
*419 (Wire
uid 3099,0
shape (OrthoPolyLine
uid 3100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "43000,64000,53250,83000"
pts [
"53250,83000"
"43000,83000"
"43000,64000"
]
)
start &179
end &402
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3102,0
va (VaSet
)
xt "41250,82000,52450,83000"
st "dt_rx_current_ch_nbr_slave_1"
blo "41250,82800"
tm "WireNameMgr"
)
)
on &158
)
*420 (Wire
uid 3225,0
shape (OrthoPolyLine
uid 3226,0
va (VaSet
vasetType 3
)
xt "72750,78000,75250,78000"
pts [
"72750,78000"
"75250,78000"
]
)
start &182
end &196
ss 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3230,0
va (VaSet
isHidden 1
)
xt "72750,77000,77350,78000"
st "rx_data_out"
blo "72750,77800"
tm "WireNameMgr"
)
)
on &224
)
*421 (Wire
uid 3231,0
shape (OrthoPolyLine
uid 3232,0
va (VaSet
vasetType 3
)
xt "72750,79000,75250,79000"
pts [
"75250,79000"
"72750,79000"
]
)
start &199
end &183
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3235,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3236,0
va (VaSet
isHidden 1
)
xt "74250,78000,75450,79000"
st "wr"
blo "74250,78800"
tm "WireNameMgr"
)
)
on &225
)
*422 (Wire
uid 3237,0
shape (OrthoPolyLine
uid 3238,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,80000,75250,80000"
pts [
"72750,80000"
"75250,80000"
]
)
start &184
end &200
ss 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3242,0
va (VaSet
isHidden 1
)
xt "72750,79000,77350,80000"
st "wr_ptr_ram"
blo "72750,79800"
tm "WireNameMgr"
)
)
on &226
)
*423 (Wire
uid 3249,0
shape (OrthoPolyLine
uid 3250,0
va (VaSet
vasetType 3
)
xt "90750,79000,91000,79000"
pts [
"90750,79000"
"91000,79000"
]
)
start &202
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3254,0
va (VaSet
isHidden 1
)
xt "87750,78000,90650,79000"
st "reset_n"
blo "87750,78800"
tm "WireNameMgr"
)
)
on &42
)
*424 (Wire
uid 3261,0
shape (OrthoPolyLine
uid 3262,0
va (VaSet
vasetType 3
)
xt "93000,79000,93250,79000"
pts [
"93250,79000"
"93000,79000"
]
)
start &208
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3266,0
va (VaSet
isHidden 1
)
xt "90250,78000,93150,79000"
st "reset_n"
blo "90250,78800"
tm "WireNameMgr"
)
)
on &42
)
*425 (Wire
uid 3267,0
shape (OrthoPolyLine
uid 3268,0
va (VaSet
vasetType 3
)
xt "90750,80000,93250,80000"
pts [
"93250,80000"
"90750,80000"
]
)
start &209
end &197
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3269,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3270,0
va (VaSet
isHidden 1
)
xt "88250,79000,93450,80000"
st "data_dt_rx_in"
blo "88250,79800"
tm "WireNameMgr"
)
)
on &227
)
*426 (Wire
uid 3271,0
shape (OrthoPolyLine
uid 3272,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,81000,93250,81000"
pts [
"93250,81000"
"90750,81000"
]
)
start &211
end &198
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3273,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3274,0
va (VaSet
isHidden 1
)
xt "87250,80000,93050,81000"
st "ptr_dt_rx_ram1"
blo "87250,80800"
tm "WireNameMgr"
)
)
on &228
)
*427 (Wire
uid 3275,0
shape (OrthoPolyLine
uid 3276,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111750,91000,116000,91000"
pts [
"111750,91000"
"116000,91000"
]
)
start &214
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3279,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3280,0
va (VaSet
isHidden 1
)
xt "113750,90000,120950,91000"
st "frames_inserted_rx"
blo "113750,90800"
tm "WireNameMgr"
)
)
on &229
)
*428 (Wire
uid 3281,0
shape (OrthoPolyLine
uid 3282,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,86000,116000,97000"
pts [
"72750,86000"
"82000,86000"
"82000,97000"
"116000,97000"
]
)
start &185
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3287,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3288,0
va (VaSet
isHidden 1
)
xt "74750,85000,82050,86000"
st "frames_removed_rx"
blo "74750,85800"
tm "WireNameMgr"
)
)
on &230
)
*429 (Wire
uid 3289,0
shape (OrthoPolyLine
uid 3290,0
va (VaSet
vasetType 3
)
xt "111750,80000,116000,80000"
pts [
"111750,80000"
"116000,80000"
]
)
start &210
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3293,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3294,0
va (VaSet
isHidden 1
)
xt "113750,79000,119350,80000"
st "data_dt_rx_out"
blo "113750,79800"
tm "WireNameMgr"
)
)
on &231
)
*430 (Wire
uid 3295,0
shape (OrthoPolyLine
uid 3296,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "111750,81000,116000,81000"
pts [
"111750,81000"
"116000,81000"
]
)
start &212
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3300,0
va (VaSet
isHidden 1
)
xt "113750,80000,119550,81000"
st "ptr_dt_rx_ram2"
blo "113750,80800"
tm "WireNameMgr"
)
)
on &232
)
*431 (Wire
uid 3301,0
shape (OrthoPolyLine
uid 3302,0
va (VaSet
vasetType 3
)
xt "111750,82000,116000,82000"
pts [
"111750,82000"
"116000,82000"
]
)
start &213
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3305,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3306,0
va (VaSet
isHidden 1
)
xt "113750,81000,119850,82000"
st "enp_dt_rx_ram2"
blo "113750,81800"
tm "WireNameMgr"
)
)
on &233
)
*432 (Wire
uid 3385,0
optionalChildren [
*433 (BdJunction
uid 4412,0
ps "OnConnectorStrategy"
shape (Circle
uid 4413,0
va (VaSet
vasetType 1
)
xt "77600,92600,78400,93400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3386,0
va (VaSet
vasetType 3
)
xt "78000,93000,93250,96000"
pts [
"78000,96000"
"78000,93000"
"93250,93000"
]
)
start &235
end &218
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3390,0
va (VaSet
)
xt "84000,92000,87700,93000"
st "tdm_page"
blo "84000,92800"
tm "WireNameMgr"
)
)
on &234
)
*434 (Wire
uid 3425,0
optionalChildren [
*435 (BdJunction
uid 3435,0
ps "OnConnectorStrategy"
shape (Circle
uid 3436,0
va (VaSet
vasetType 1
)
xt "91600,77600,92400,78400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3426,0
va (VaSet
vasetType 3
)
xt "52000,76000,92000,78000"
pts [
"52000,78000"
"52000,76000"
"92000,76000"
"92000,78000"
"90750,78000"
]
)
start &413
end &201
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3427,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3428,0
va (VaSet
isHidden 1
)
xt "92750,77000,95950,78000"
st "clk_32M"
blo "92750,77800"
tm "WireNameMgr"
)
)
on &40
)
*436 (Wire
uid 3431,0
shape (OrthoPolyLine
uid 3432,0
va (VaSet
vasetType 3
)
xt "92000,78000,93250,78000"
pts [
"92000,78000"
"93250,78000"
]
)
start &435
end &207
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3433,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3434,0
va (VaSet
isHidden 1
)
xt "89250,77000,92450,78000"
st "clk_32M"
blo "89250,77800"
tm "WireNameMgr"
)
)
on &40
)
*437 (Wire
uid 3437,0
shape (OrthoPolyLine
uid 3438,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "45000,65000,53250,84000"
pts [
"53250,84000"
"45000,84000"
"45000,65000"
]
)
start &180
end &400
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 3439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3440,0
va (VaSet
)
xt "41250,83000,52450,84000"
st "dt_rx_current_bit_nbr_slave_1"
blo "41250,83800"
tm "WireNameMgr"
)
)
on &159
)
*438 (Wire
uid 3452,0
optionalChildren [
*439 (BdJunction
uid 3850,0
ps "OnConnectorStrategy"
shape (Circle
uid 3851,0
va (VaSet
vasetType 1
)
xt "63600,96600,64400,97400"
radius 400
)
)
*440 (BdJunction
uid 4394,0
ps "OnConnectorStrategy"
shape (Circle
uid 4395,0
va (VaSet
vasetType 1
)
xt "47600,96600,48400,97400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3453,0
va (VaSet
vasetType 3
)
xt "48000,78000,74000,97000"
pts [
"48000,78000"
"48000,97000"
"74000,97000"
]
)
start &414
end &235
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3456,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3457,0
va (VaSet
)
xt "70000,96000,73200,97000"
st "clk_32M"
blo "70000,96800"
tm "WireNameMgr"
)
)
on &40
)
*441 (Wire
uid 3460,0
optionalChildren [
*442 (BdJunction
uid 3858,0
ps "OnConnectorStrategy"
shape (Circle
uid 3859,0
va (VaSet
vasetType 1
)
xt "61600,97600,62400,98400"
radius 400
)
)
*443 (BdJunction
uid 4400,0
ps "OnConnectorStrategy"
shape (Circle
uid 4401,0
va (VaSet
vasetType 1
)
xt "46600,97600,47400,98400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3461,0
va (VaSet
vasetType 3
)
xt "47000,79000,74000,98000"
pts [
"47000,79000"
"47000,98000"
"74000,98000"
]
)
start &416
end &235
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3464,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3465,0
va (VaSet
)
xt "70000,97000,72900,98000"
st "reset_n"
blo "70000,97800"
tm "WireNameMgr"
)
)
on &42
)
*444 (Wire
uid 3470,0
optionalChildren [
*445 (BdJunction
uid 4406,0
ps "OnConnectorStrategy"
shape (Circle
uid 4407,0
va (VaSet
vasetType 1
)
xt "75600,91600,76400,92400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3471,0
va (VaSet
vasetType 3
)
xt "76000,92000,93250,96000"
pts [
"76000,96000"
"76000,92000"
"93250,92000"
]
)
start &235
end &215
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3474,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3475,0
va (VaSet
)
xt "83000,91000,90400,92000"
st "dt_start2_sequence"
blo "83000,91800"
tm "WireNameMgr"
)
)
on &239
)
*446 (Wire
uid 3490,0
shape (OrthoPolyLine
uid 3491,0
va (VaSet
vasetType 3
)
xt "76000,102000,76000,109000"
pts [
"76000,102000"
"76000,109000"
]
)
start &235
sat 2
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3496,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3497,0
ro 270
va (VaSet
)
xt "75000,104000,76000,107000"
st "trig_cnt"
blo "75800,107000"
tm "WireNameMgr"
)
)
on &240
)
*447 (Wire
uid 3657,0
shape (OrthoPolyLine
uid 3658,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,83000,93250,83000"
pts [
"72750,83000"
"93250,83000"
]
)
start &187
end &217
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3659,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3660,0
va (VaSet
isHidden 1
)
xt "74750,82000,79450,83000"
st "page_ready"
blo "74750,82800"
tm "WireNameMgr"
)
)
on &241
)
*448 (Wire
uid 3663,0
shape (OrthoPolyLine
uid 3664,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,84000,93250,84000"
pts [
"93250,84000"
"72750,84000"
]
)
start &216
end &186
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3665,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3666,0
va (VaSet
isHidden 1
)
xt "87250,83000,92350,84000"
st "page_copied"
blo "87250,83800"
tm "WireNameMgr"
)
)
on &242
)
*449 (Wire
uid 3844,0
optionalChildren [
*450 (BdJunction
uid 4358,0
ps "OnConnectorStrategy"
shape (Circle
uid 4359,0
va (VaSet
vasetType 1
)
xt "63600,100600,64400,101400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3845,0
va (VaSet
vasetType 3
)
xt "64000,97000,66000,101000"
pts [
"64000,97000"
"64000,101000"
"66000,101000"
]
)
start &439
end &243
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3848,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3849,0
va (VaSet
)
xt "62000,100000,65200,101000"
st "clk_32M"
blo "62000,100800"
tm "WireNameMgr"
)
)
on &40
)
*451 (Wire
uid 3852,0
optionalChildren [
*452 (BdJunction
uid 4346,0
ps "OnConnectorStrategy"
shape (Circle
uid 4347,0
va (VaSet
vasetType 1
)
xt "61600,101600,62400,102400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 3853,0
va (VaSet
vasetType 3
)
xt "62000,98000,66000,102000"
pts [
"62000,98000"
"62000,102000"
"66000,102000"
]
)
start &442
end &243
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3856,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3857,0
va (VaSet
)
xt "62000,101000,64900,102000"
st "reset_n"
blo "62000,101800"
tm "WireNameMgr"
)
)
on &42
)
*453 (Wire
uid 3862,0
shape (OrthoPolyLine
uid 3863,0
va (VaSet
vasetType 3
)
xt "72000,101000,74000,101000"
pts [
"72000,101000"
"74000,101000"
]
)
start &243
end &235
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 3868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3869,0
va (VaSet
isHidden 1
)
xt "74000,100000,78100,101000"
st "fast_clock"
blo "74000,100800"
tm "WireNameMgr"
)
)
on &247
)
*454 (Wire
uid 3872,0
shape (OrthoPolyLine
uid 3873,0
va (VaSet
vasetType 3
)
xt "69000,105000,69000,109000"
pts [
"69000,105000"
"69000,109000"
]
)
start &243
sat 2
eat 16
stc 0
st 0
si 0
tg (WTG
uid 3878,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3879,0
ro 270
va (VaSet
)
xt "68000,106000,69000,108900"
st "counter"
blo "68800,108900"
tm "WireNameMgr"
)
)
on &248
)
*455 (Wire
uid 4326,0
shape (OrthoPolyLine
uid 4327,0
va (VaSet
vasetType 3
)
xt "72750,114000,75250,114000"
pts [
"72750,114000"
"75250,114000"
]
)
start &257
end &283
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4328,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4329,0
va (VaSet
isHidden 1
)
xt "74750,113000,80250,114000"
st "data_dt_tx_out"
blo "74750,113800"
tm "WireNameMgr"
)
)
on &293
)
*456 (Wire
uid 4332,0
shape (OrthoPolyLine
uid 4333,0
va (VaSet
vasetType 3
)
xt "72750,115000,75250,115000"
pts [
"72750,115000"
"75250,115000"
]
)
start &260
end &286
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4334,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4335,0
va (VaSet
isHidden 1
)
xt "74750,114000,80750,115000"
st "enp_dt_tx_ram2"
blo "74750,114800"
tm "WireNameMgr"
)
)
on &294
)
*457 (Wire
uid 4338,0
shape (OrthoPolyLine
uid 4339,0
va (VaSet
vasetType 3
)
xt "90750,116000,93250,116000"
pts [
"93250,116000"
"90750,116000"
]
)
start &272
end &284
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4341,0
va (VaSet
isHidden 1
)
xt "88250,115000,92350,116000"
st "tx_data_in"
blo "88250,115800"
tm "WireNameMgr"
)
)
on &295
)
*458 (Wire
uid 4342,0
optionalChildren [
*459 (BdJunction
uid 4352,0
ps "OnConnectorStrategy"
shape (Circle
uid 4353,0
va (VaSet
vasetType 1
)
xt "92600,114600,93400,115400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4343,0
va (VaSet
vasetType 3
)
xt "62000,102000,93000,115000"
pts [
"62000,102000"
"62000,112000"
"93000,112000"
"93000,115000"
"90750,115000"
]
)
start &452
end &289
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4345,0
va (VaSet
isHidden 1
)
xt "92750,114000,95650,115000"
st "reset_n"
blo "92750,114800"
tm "WireNameMgr"
)
)
on &42
)
*460 (Wire
uid 4348,0
shape (OrthoPolyLine
uid 4349,0
va (VaSet
vasetType 3
)
xt "93000,115000,93250,115000"
pts [
"93000,115000"
"93250,115000"
]
)
start &459
end &268
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4350,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4351,0
va (VaSet
isHidden 1
)
xt "90250,114000,93150,115000"
st "reset_n"
blo "90250,114800"
tm "WireNameMgr"
)
)
on &42
)
*461 (Wire
uid 4354,0
optionalChildren [
*462 (BdJunction
uid 4364,0
ps "OnConnectorStrategy"
shape (Circle
uid 4365,0
va (VaSet
vasetType 1
)
xt "91600,113600,92400,114400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4355,0
va (VaSet
vasetType 3
)
xt "64000,101000,92000,114000"
pts [
"64000,101000"
"64000,111000"
"92000,111000"
"92000,114000"
"90750,114000"
]
)
start &450
end &288
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4357,0
va (VaSet
isHidden 1
)
xt "92750,113000,95950,114000"
st "clk_32M"
blo "92750,113800"
tm "WireNameMgr"
)
)
on &40
)
*463 (Wire
uid 4360,0
shape (OrthoPolyLine
uid 4361,0
va (VaSet
vasetType 3
)
xt "92000,114000,93250,114000"
pts [
"92000,114000"
"93250,114000"
]
)
start &462
end &267
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4362,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4363,0
va (VaSet
isHidden 1
)
xt "89250,113000,92450,114000"
st "clk_32M"
blo "89250,113800"
tm "WireNameMgr"
)
)
on &40
)
*464 (Wire
uid 4368,0
shape (OrthoPolyLine
uid 4369,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "90750,117000,93250,117000"
pts [
"93250,117000"
"90750,117000"
]
)
start &277
end &285
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4370,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4371,0
va (VaSet
isHidden 1
)
xt "87250,116000,91750,117000"
st "rd_ptr_ram"
blo "87250,116800"
tm "WireNameMgr"
)
)
on &296
)
*465 (Wire
uid 4374,0
shape (OrthoPolyLine
uid 4375,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,116000,75250,116000"
pts [
"72750,116000"
"75250,116000"
]
)
start &259
end &287
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4376,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4377,0
va (VaSet
isHidden 1
)
xt "74750,115000,80450,116000"
st "ptr_dt_tx_ram2"
blo "74750,115800"
tm "WireNameMgr"
)
)
on &297
)
*466 (Wire
uid 4380,0
shape (OrthoPolyLine
uid 4381,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,119000,93250,119000"
pts [
"72750,119000"
"93250,119000"
]
)
start &256
end &273
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4382,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4383,0
va (VaSet
isHidden 1
)
xt "74750,118000,79850,119000"
st "page_ready1"
blo "74750,118800"
tm "WireNameMgr"
)
)
on &298
)
*467 (Wire
uid 4386,0
shape (OrthoPolyLine
uid 4387,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "72750,120000,93250,120000"
pts [
"93250,120000"
"72750,120000"
]
)
start &276
end &252
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4389,0
va (VaSet
isHidden 1
)
xt "86250,119000,91750,120000"
st "page_copied1"
blo "86250,119800"
tm "WireNameMgr"
)
)
on &299
)
*468 (Wire
uid 4390,0
shape (OrthoPolyLine
uid 4391,0
va (VaSet
vasetType 3
)
xt "48000,97000,53250,114000"
pts [
"53250,114000"
"48000,114000"
"48000,97000"
]
)
start &250
end &440
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4392,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4393,0
va (VaSet
)
xt "49250,113000,52450,114000"
st "clk_32M"
blo "49250,113800"
tm "WireNameMgr"
)
)
on &40
)
*469 (Wire
uid 4396,0
shape (OrthoPolyLine
uid 4397,0
va (VaSet
vasetType 3
)
xt "47000,98000,53250,115000"
pts [
"53250,115000"
"47000,115000"
"47000,98000"
]
)
start &251
end &443
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4398,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4399,0
va (VaSet
)
xt "49250,114000,52150,115000"
st "reset_n"
blo "49250,114800"
tm "WireNameMgr"
)
)
on &42
)
*470 (Wire
uid 4402,0
shape (OrthoPolyLine
uid 4403,0
va (VaSet
vasetType 3
)
xt "52000,92000,76000,117000"
pts [
"53250,117000"
"52000,117000"
"52000,92000"
"76000,92000"
]
)
start &253
end &445
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4405,0
va (VaSet
isHidden 1
)
xt "45250,116000,52650,117000"
st "dt_start2_sequence"
blo "45250,116800"
tm "WireNameMgr"
)
)
on &239
)
*471 (Wire
uid 4408,0
optionalChildren [
*472 (BdJunction
uid 4468,0
ps "OnConnectorStrategy"
shape (Circle
uid 4469,0
va (VaSet
vasetType 1
)
xt "50600,117600,51400,118400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 4409,0
va (VaSet
vasetType 3
)
xt "51000,93000,78000,118000"
pts [
"78000,93000"
"51000,93000"
"51000,118000"
"53250,118000"
]
)
start &433
end &255
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4410,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4411,0
va (VaSet
isHidden 1
)
xt "48250,117000,51950,118000"
st "tdm_page"
blo "48250,117800"
tm "WireNameMgr"
)
)
on &234
)
*473 (Wire
uid 4442,0
shape (OrthoPolyLine
uid 4443,0
va (VaSet
vasetType 3
)
xt "111750,115000,125000,115000"
pts [
"111750,115000"
"125000,115000"
]
)
start &269
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4447,0
va (VaSet
)
xt "113750,114000,123850,115000"
st "dt_get_tx_data_bit_slave_1"
blo "113750,114800"
tm "WireNameMgr"
)
)
on &153
)
*474 (Wire
uid 4450,0
shape (OrthoPolyLine
uid 4451,0
va (VaSet
vasetType 3
)
xt "111750,117000,125000,117000"
pts [
"111750,117000"
"125000,117000"
]
)
start &270
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4454,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4455,0
va (VaSet
)
xt "113750,116000,124850,117000"
st "dt_tx_current_ch_nbr_slave_1"
blo "113750,116800"
tm "WireNameMgr"
)
)
on &154
)
*475 (Wire
uid 4458,0
shape (OrthoPolyLine
uid 4459,0
va (VaSet
vasetType 3
)
xt "111750,118000,125000,118000"
pts [
"111750,118000"
"125000,118000"
]
)
start &271
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4463,0
va (VaSet
)
xt "113750,117000,124850,118000"
st "dt_tx_current_bit_nbr_slave_1"
blo "113750,117800"
tm "WireNameMgr"
)
)
on &155
)
*476 (Wire
uid 4464,0
shape (OrthoPolyLine
uid 4465,0
va (VaSet
vasetType 3
)
xt "51000,118000,53250,121000"
pts [
"53250,121000"
"51000,121000"
"51000,118000"
]
)
start &254
end &472
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 4466,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4467,0
va (VaSet
isHidden 1
)
xt "48250,120000,51950,121000"
st "tdm_page"
blo "48250,120800"
tm "WireNameMgr"
)
)
on &234
)
*477 (Wire
uid 5350,0
optionalChildren [
*478 (BdJunction
uid 5389,0
ps "OnConnectorStrategy"
shape (Circle
uid 5390,0
va (VaSet
vasetType 1
)
xt "90600,124600,91400,125400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5351,0
va (VaSet
vasetType 3
)
xt "88000,125000,93250,125000"
pts [
"88000,125000"
"93250,125000"
]
)
start &300
end &278
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5355,0
va (VaSet
isHidden 1
)
xt "94000,124000,99300,125000"
st "reset_ins_cnt"
blo "94000,124800"
tm "WireNameMgr"
)
)
on &304
)
*479 (Wire
uid 5373,0
optionalChildren [
*480 (BdJunction
uid 5399,0
ps "OnConnectorStrategy"
shape (Circle
uid 5400,0
va (VaSet
vasetType 1
)
xt "48600,123600,49400,124400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5374,0
va (VaSet
vasetType 3
)
xt "47000,124000,53250,124000"
pts [
"47000,124000"
"53250,124000"
]
)
start &305
end &262
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5378,0
va (VaSet
isHidden 1
)
xt "54000,123000,59300,124000"
st "reset_dis_cnt"
blo "54000,123800"
tm "WireNameMgr"
)
)
on &309
)
*481 (Wire
uid 5385,0
shape (OrthoPolyLine
uid 5386,0
va (VaSet
vasetType 3
)
xt "91000,94000,93250,125000"
pts [
"93250,94000"
"91000,94000"
"91000,125000"
]
)
start &219
end &478
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5387,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5388,0
va (VaSet
isHidden 1
)
xt "87250,93000,92550,94000"
st "reset_ins_cnt"
blo "87250,93800"
tm "WireNameMgr"
)
)
on &304
)
*482 (Wire
uid 5395,0
shape (OrthoPolyLine
uid 5396,0
va (VaSet
vasetType 3
)
xt "49000,86000,53250,124000"
pts [
"53250,86000"
"49000,86000"
"49000,124000"
]
)
start &188
end &480
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5397,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5398,0
va (VaSet
isHidden 1
)
xt "47250,85000,52550,86000"
st "reset_dis_cnt"
blo "47250,85800"
tm "WireNameMgr"
)
)
on &309
)
*483 (Wire
uid 5593,0
shape (OrthoPolyLine
uid 5594,0
va (VaSet
vasetType 3
)
xt "98000,49000,100250,49000"
pts [
"100250,49000"
"98000,49000"
]
)
start &77
end &310
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 5597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5598,0
va (VaSet
isHidden 1
)
xt "96250,48000,98950,49000"
st "unplug"
blo "96250,48800"
tm "WireNameMgr"
)
)
on &314
)
*484 (Wire
uid 5675,0
shape (OrthoPolyLine
uid 5676,0
va (VaSet
vasetType 3
)
xt "51000,68000,53250,87000"
pts [
"53250,87000"
"51000,87000"
"51000,68000"
"53250,68000"
]
)
start &189
end &137
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5677,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5678,0
va (VaSet
isHidden 1
)
xt "46250,86000,51750,87000"
st "burst_finished"
blo "46250,86800"
tm "WireNameMgr"
)
)
on &315
)
*485 (Wire
uid 5681,0
shape (OrthoPolyLine
uid 5682,0
va (VaSet
vasetType 3
)
xt "50000,69000,53250,88000"
pts [
"53250,88000"
"50000,88000"
"50000,69000"
"53250,69000"
]
)
start &190
end &138
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5683,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5684,0
va (VaSet
isHidden 1
)
xt "47250,87000,52450,88000"
st "burst_started"
blo "47250,87800"
tm "WireNameMgr"
)
)
on &316
)
*486 (Wire
uid 5687,0
shape (OrthoPolyLine
uid 5688,0
va (VaSet
vasetType 3
)
xt "44000,71000,93250,95000"
pts [
"93250,95000"
"44000,95000"
"44000,71000"
"53250,71000"
]
)
start &220
end &139
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5690,0
va (VaSet
isHidden 1
)
xt "88250,94000,92550,95000"
st "insert_AIS"
blo "88250,94800"
tm "WireNameMgr"
)
)
on &317
)
*487 (Wire
uid 5708,0
shape (OrthoPolyLine
uid 5709,0
va (VaSet
vasetType 3
)
xt "41000,89000,53250,89000"
pts [
"53250,89000"
"41000,89000"
]
)
start &191
end &318
sat 32
eat 2
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5712,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5713,0
va (VaSet
)
xt "49250,88000,52350,89000"
st "disturb1"
blo "49250,88800"
tm "WireNameMgr"
)
)
on &322
)
*488 (Wire
uid 5716,0
optionalChildren [
*489 (BdJunction
uid 5726,0
ps "OnConnectorStrategy"
shape (Circle
uid 5727,0
va (VaSet
vasetType 1
)
xt "49600,66600,50400,67400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 5717,0
va (VaSet
vasetType 3
)
xt "41000,67000,53250,67000"
pts [
"53250,67000"
"41000,67000"
"41000,67000"
]
)
start &136
end &161
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 5720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5721,0
va (VaSet
)
xt "47250,66000,52050,67000"
st "control_mux"
blo "47250,66800"
tm "WireNameMgr"
)
)
on &323
)
*490 (Wire
uid 5722,0
shape (OrthoPolyLine
uid 5723,0
va (VaSet
vasetType 3
)
xt "50000,33000,53250,67000"
pts [
"53250,33000"
"50000,33000"
"50000,67000"
]
)
start &31
end &489
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 5724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5725,0
va (VaSet
)
xt "47250,32000,52050,33000"
st "control_mux"
blo "47250,32800"
tm "WireNameMgr"
)
)
on &323
)
*491 (Wire
uid 5924,0
shape (OrthoPolyLine
uid 5925,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,23000,26000,23000"
pts [
"12000,23000"
"26000,23000"
]
)
start &332
end &328
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5930,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5931,0
va (VaSet
)
xt "13000,22000,24800,23000"
st "cfg_local_transit_n_vec_master"
blo "13000,22800"
tm "WireNameMgr"
)
)
on &324
)
*492 (Wire
uid 5934,0
shape (OrthoPolyLine
uid 5935,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "12000,24000,26000,24000"
pts [
"12000,24000"
"26000,24000"
]
)
start &332
end &328
sat 2
eat 1
sty 1
stc 0
st 0
si 0
tg (WTG
uid 5940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5941,0
va (VaSet
)
xt "13000,23000,24200,24000"
st "cfg_local_transit_n_vec_slave"
blo "13000,23800"
tm "WireNameMgr"
)
)
on &325
)
*493 (Wire
uid 5944,0
shape (OrthoPolyLine
uid 5945,0
va (VaSet
vasetType 3
)
xt "12000,25000,26000,25000"
pts [
"12000,25000"
"26000,25000"
]
)
start &332
end &328
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 5950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5951,0
va (VaSet
)
xt "13000,24000,23800,25000"
st "cfg_Master_Slave_n_master"
blo "13000,24800"
tm "WireNameMgr"
)
)
on &326
)
*494 (Wire
uid 5954,0
shape (OrthoPolyLine
uid 5955,0
va (VaSet
vasetType 3
)
xt "12000,26000,26000,26000"
pts [
"12000,26000"
"26000,26000"
]
)
start &332
end &328
sat 2
eat 1
stc 0
st 0
si 0
tg (WTG
uid 5960,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5961,0
va (VaSet
)
xt "13000,25000,23200,26000"
st "cfg_Master_Slave_n_slave"
blo "13000,25800"
tm "WireNameMgr"
)
)
on &327
)
*495 (Wire
uid 5972,0
shape (OrthoPolyLine
uid 5973,0
va (VaSet
vasetType 3
)
xt "12000,31000,17000,31000"
pts [
"12000,31000"
"15000,31000"
"16000,31000"
"17000,31000"
]
)
start &332
sat 2
eat 16
stc 0
st 0
si 0
tg (WTG
uid 5978,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5979,0
va (VaSet
)
xt "14000,30000,16700,31000"
st "disturb"
blo "14000,30800"
tm "WireNameMgr"
)
)
on &41
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *496 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*497 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*498 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,15000,8000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;
LIBRARY DIG_TRANSIT_tb;
USE DIG_TRANSIT_tb.report_assist.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*499 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*500 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*501 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*502 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*503 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*504 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*505 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "168,104,1450,904"
viewArea "-7700,-13300,113095,61700"
cachedDiagramExtent "-46000,0,126200,133000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1077
paperHeight 1523
windowsPaperWidth 1077
windowsPaperHeight 1523
paperType "A3 (297 x 420 mm)"
windowsPaperName "A3 (297 x 420 mm)"
windowsPaperType 8
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 6952,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*506 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*507 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*508 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*509 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*510 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*511 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*512 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*513 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*514 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*515 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*516 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*517 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*518 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*519 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*520 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*521 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*522 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*523 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*524 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*525 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*526 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 203,0
usingSuid 1
emptyRow *527 (LEmptyRow
)
uid 54,0
optionalChildren [
*528 (RefLabelRowHdr
)
*529 (TitleRowHdr
)
*530 (FilterRowHdr
)
*531 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*532 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*533 (GroupColHdr
tm "GroupColHdrMgr"
)
*534 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*535 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*536 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*537 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*538 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*539 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*540 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "clk_32M"
t "std_logic"
o 5
suid 5,0
)
)
uid 277,0
)
*541 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "disturb"
t "std_logic"
o 6
suid 6,0
)
)
uid 279,0
)
*542 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "reset_n"
t "std_logic"
o 7
suid 7,0
)
)
uid 281,0
)
*543 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trig_counter"
t "unsigned"
b "(18 DOWNTO 0)"
o 8
suid 8,0
)
)
uid 331,0
)
*544 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "debug_counter"
t "unsigned"
b "(7 DOWNTO 0)"
o 9
suid 9,0
)
)
uid 333,0
)
*545 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "dt_start_sequence"
t "std_logic"
o 10
suid 10,0
)
)
uid 335,0
)
*546 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shift_reg"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 25
suid 27,0
)
)
uid 613,0
)
*547 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cnt"
t "unsigned"
b "(7 DOWNTO 0)"
o 26
suid 28,0
)
)
uid 615,0
)
*548 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_out_m"
t "std_logic"
o 29
suid 48,0
)
)
uid 1390,0
)
*549 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_out_m"
t "std_logic"
o 31
suid 50,0
)
)
uid 1392,0
)
*550 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_in_m"
t "std_logic"
o 32
suid 51,0
)
)
uid 1394,0
)
*551 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN1_m"
t "std_logic"
o 11
suid 52,0
)
)
uid 1396,0
)
*552 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX1_m"
t "std_logic"
o 15
suid 53,0
)
)
uid 1398,0
)
*553 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX1_m"
t "std_logic"
o 13
suid 54,0
)
)
uid 1400,0
)
*554 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN2_m"
t "std_logic"
o 12
suid 55,0
)
)
uid 1402,0
)
*555 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX2_m"
t "std_logic"
o 16
suid 56,0
)
)
uid 1404,0
)
*556 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX2_m"
t "std_logic"
o 14
suid 57,0
)
)
uid 1406,0
)
*557 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_in_m"
t "std_logic"
o 30
suid 49,0
)
)
uid 1408,0
)
*558 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_out_s"
t "std_logic"
o 31
suid 60,0
)
)
uid 1410,0
)
*559 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_master_in_s"
t "std_logic"
o 32
suid 61,0
)
)
uid 1412,0
)
*560 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_out_s"
t "std_logic"
o 34
suid 70,0
)
)
uid 1414,0
)
*561 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "to_slave_in_s"
t "std_logic"
o 33
suid 71,0
)
)
uid 1416,0
)
*562 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN1_s"
t "std_logic"
o 35
suid 72,0
)
)
uid 1418,0
)
*563 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX1_s"
t "std_logic"
o 39
suid 73,0
)
)
uid 1420,0
)
*564 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX1_s"
t "std_logic"
o 37
suid 74,0
)
)
uid 1422,0
)
*565 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTEN2_s"
t "std_logic"
o 36
suid 75,0
)
)
uid 1424,0
)
*566 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTTX2_s"
t "std_logic"
o 40
suid 76,0
)
)
uid 1426,0
)
*567 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "DTRX2_s"
t "std_logic"
o 38
suid 77,0
)
)
uid 1428,0
)
*568 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_digtrans_master"
t "t_control_digtrans"
o 41
suid 80,0
)
)
uid 1600,0
)
*569 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "control_digtrans_slave"
t "t_control_digtrans"
o 42
suid 82,0
)
)
uid 1602,0
)
*570 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_get_tx_data_bit_master_0"
t "std_logic"
o 17
suid 103,0
)
)
uid 2298,0
)
*571 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_ch_nbr_master_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 23
suid 104,0
)
)
uid 2300,0
)
*572 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_bit_nbr_master_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 22
suid 105,0
)
)
uid 2302,0
)
*573 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_data_bit_master_0"
t "std_logic"
o 24
suid 106,0
)
)
uid 2304,0
)
*574 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_put_rx_data_bit_master_0"
t "std_logic"
o 18
suid 107,0
)
)
uid 2306,0
)
*575 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_ch_nbr_master_0"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 20
suid 108,0
)
)
uid 2308,0
)
*576 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_bit_nbr_master_0"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 19
suid 109,0
)
)
uid 2310,0
)
*577 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_data_bit_master_0"
t "std_logic"
o 21
suid 110,0
)
)
uid 2312,0
)
*578 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_get_tx_data_bit_slave_1"
t "std_logic"
o 55
suid 143,0
)
)
uid 2346,0
)
*579 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_ch_nbr_slave_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 65
suid 144,0
)
)
uid 2348,0
)
*580 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_current_bit_nbr_slave_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 63
suid 145,0
)
)
uid 2350,0
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_tx_data_bit_slave_1"
t "std_logic"
o 66
suid 146,0
)
)
uid 2352,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_put_rx_data_bit_slave_1"
t "std_logic"
o 56
suid 147,0
)
)
uid 2354,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_ch_nbr_slave_1"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 60
suid 148,0
)
)
uid 2356,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_current_bit_nbr_slave_1"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 58
suid 149,0
)
)
uid 2358,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_rx_data_bit_slave_1"
t "std_logic"
o 61
suid 150,0
)
)
uid 2360,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "shift_reg_1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 67
suid 155,0
)
)
uid 2415,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "cnt_1"
t "unsigned"
b "(7 DOWNTO 0)"
o 68
suid 156,0
)
)
uid 2417,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_out"
t "std_logic"
o 53
suid 157,0
)
)
uid 3397,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr"
t "std_logic"
o 54
suid 158,0
)
)
uid 3399,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wr_ptr_ram"
t "integer"
b "range 0 to 16383"
o 55
suid 159,0
)
)
uid 3401,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_dt_rx_in"
t "std_logic"
o 57
suid 161,0
)
)
uid 3403,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ptr_dt_rx_ram1"
t "integer"
b "range 0 to 16383"
o 58
suid 162,0
)
)
uid 3405,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frames_inserted_rx"
t "integer"
b "range 0 to 255"
o 59
suid 163,0
)
)
uid 3407,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "frames_removed_rx"
t "integer"
b "range 0 to 255"
o 60
suid 164,0
)
)
uid 3409,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_dt_rx_out"
t "std_logic"
o 61
suid 165,0
)
)
uid 3411,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ptr_dt_rx_ram2"
t "integer"
b "range 0 to 16383"
o 62
suid 166,0
)
)
uid 3413,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_dt_rx_ram2"
t "std_logic"
o 63
suid 167,0
)
)
uid 3415,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tdm_page"
t "std_logic"
o 66
suid 174,0
)
)
uid 3423,0
)
*599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dt_start2_sequence"
t "std_logic"
o 66
suid 175,0
)
)
uid 3476,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "trig_cnt"
t "unsigned"
b "(18 DOWNTO 0)"
o 67
suid 177,0
)
)
uid 3498,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "page_ready"
t "std_logic_vector"
b "(1 downto 0)"
o 67
suid 178,0
)
)
uid 3667,0
)
*602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "page_copied"
t "std_logic_vector"
b "(1 downto 0)"
o 67
suid 179,0
)
)
uid 3669,0
)
*603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "fast_clock"
t "std_logic"
o 68
suid 180,0
)
)
uid 3880,0
)
*604 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "counter"
t "integer"
o 69
suid 181,0
)
)
uid 3882,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "data_dt_tx_out"
t "std_logic"
o 70
suid 182,0
)
)
uid 4426,0
)
*606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_dt_tx_ram2"
t "std_logic"
o 71
suid 183,0
)
)
uid 4428,0
)
*607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_data_in"
t "std_logic"
o 72
suid 184,0
)
)
uid 4430,0
)
*608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rd_ptr_ram"
t "integer"
b "range 0 to 16383"
o 73
suid 185,0
)
)
uid 4432,0
)
*609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ptr_dt_tx_ram2"
t "integer"
b "range 0 to 16383"
o 74
suid 186,0
)
)
uid 4434,0
)
*610 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "page_ready1"
t "std_logic_vector"
b "(1 downto 0)"
o 75
suid 187,0
)
)
uid 4436,0
)
*611 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "page_copied1"
t "std_logic_vector"
b "(1 downto 0)"
o 76
suid 188,0
)
)
uid 4438,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_ins_cnt"
t "std_logic"
o 77
suid 192,0
)
)
uid 5356,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_dis_cnt"
t "std_logic"
o 78
suid 193,0
)
)
uid 5379,0
)
*614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "unplug"
t "std_logic"
o 79
suid 194,0
)
)
uid 5599,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "burst_finished"
t "std_logic"
o 80
suid 195,0
)
)
uid 5691,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "burst_started"
t "std_logic"
o 81
suid 196,0
)
)
uid 5693,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "insert_AIS"
t "std_logic"
o 82
suid 197,0
)
)
uid 5695,0
)
*618 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "disturb1"
t "std_logic"
o 83
suid 198,0
)
)
uid 5728,0
)
*619 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "control_mux"
t "t_control_mux"
o 84
suid 199,0
)
)
uid 5730,0
)
*620 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "cfg_local_transit_n_vec_master"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 81
suid 200,0
)
)
uid 5988,0
)
*621 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "cfg_local_transit_n_vec_slave"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 82
suid 201,0
)
)
uid 5990,0
)
*622 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "cfg_Master_Slave_n_master"
t "std_logic"
o 83
suid 202,0
)
)
uid 5992,0
)
*623 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "cfg_Master_Slave_n_slave"
t "std_logic"
o 84
suid 203,0
)
)
uid 5994,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*624 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *625 (MRCItem
litem &527
pos 84
dimension 20
)
uid 69,0
optionalChildren [
*626 (MRCItem
litem &528
pos 0
dimension 20
uid 70,0
)
*627 (MRCItem
litem &529
pos 1
dimension 23
uid 71,0
)
*628 (MRCItem
litem &530
pos 2
hidden 1
dimension 20
uid 72,0
)
*629 (MRCItem
litem &540
pos 0
dimension 20
uid 278,0
)
*630 (MRCItem
litem &541
pos 1
dimension 20
uid 280,0
)
*631 (MRCItem
litem &542
pos 2
dimension 20
uid 282,0
)
*632 (MRCItem
litem &543
pos 3
dimension 20
uid 332,0
)
*633 (MRCItem
litem &544
pos 4
dimension 20
uid 334,0
)
*634 (MRCItem
litem &545
pos 5
dimension 20
uid 336,0
)
*635 (MRCItem
litem &546
pos 6
dimension 20
uid 614,0
)
*636 (MRCItem
litem &547
pos 7
dimension 20
uid 616,0
)
*637 (MRCItem
litem &548
pos 8
dimension 20
uid 1391,0
)
*638 (MRCItem
litem &549
pos 9
dimension 20
uid 1393,0
)
*639 (MRCItem
litem &550
pos 10
dimension 20
uid 1395,0
)
*640 (MRCItem
litem &551
pos 11
dimension 20
uid 1397,0
)
*641 (MRCItem
litem &552
pos 12
dimension 20
uid 1399,0
)
*642 (MRCItem
litem &553
pos 13
dimension 20
uid 1401,0
)
*643 (MRCItem
litem &554
pos 14
dimension 20
uid 1403,0
)
*644 (MRCItem
litem &555
pos 15
dimension 20
uid 1405,0
)
*645 (MRCItem
litem &556
pos 16
dimension 20
uid 1407,0
)
*646 (MRCItem
litem &557
pos 17
dimension 20
uid 1409,0
)
*647 (MRCItem
litem &558
pos 18
dimension 20
uid 1411,0
)
*648 (MRCItem
litem &559
pos 19
dimension 20
uid 1413,0
)
*649 (MRCItem
litem &560
pos 20
dimension 20
uid 1415,0
)
*650 (MRCItem
litem &561
pos 21
dimension 20
uid 1417,0
)
*651 (MRCItem
litem &562
pos 22
dimension 20
uid 1419,0
)
*652 (MRCItem
litem &563
pos 23
dimension 20
uid 1421,0
)
*653 (MRCItem
litem &564
pos 24
dimension 20
uid 1423,0
)
*654 (MRCItem
litem &565
pos 25
dimension 20
uid 1425,0
)
*655 (MRCItem
litem &566
pos 26
dimension 20
uid 1427,0
)
*656 (MRCItem
litem &567
pos 27
dimension 20
uid 1429,0
)
*657 (MRCItem
litem &568
pos 28
dimension 20
uid 1601,0
)
*658 (MRCItem
litem &569
pos 29
dimension 20
uid 1603,0
)
*659 (MRCItem
litem &570
pos 30
dimension 20
uid 2299,0
)
*660 (MRCItem
litem &571
pos 31
dimension 20
uid 2301,0
)
*661 (MRCItem
litem &572
pos 32
dimension 20
uid 2303,0
)
*662 (MRCItem
litem &573
pos 33
dimension 20
uid 2305,0
)
*663 (MRCItem
litem &574
pos 34
dimension 20
uid 2307,0
)
*664 (MRCItem
litem &575
pos 35
dimension 20
uid 2309,0
)
*665 (MRCItem
litem &576
pos 36
dimension 20
uid 2311,0
)
*666 (MRCItem
litem &577
pos 37
dimension 20
uid 2313,0
)
*667 (MRCItem
litem &578
pos 38
dimension 20
uid 2347,0
)
*668 (MRCItem
litem &579
pos 39
dimension 20
uid 2349,0
)
*669 (MRCItem
litem &580
pos 40
dimension 20
uid 2351,0
)
*670 (MRCItem
litem &581
pos 41
dimension 20
uid 2353,0
)
*671 (MRCItem
litem &582
pos 42
dimension 20
uid 2355,0
)
*672 (MRCItem
litem &583
pos 43
dimension 20
uid 2357,0
)
*673 (MRCItem
litem &584
pos 44
dimension 20
uid 2359,0
)
*674 (MRCItem
litem &585
pos 45
dimension 20
uid 2361,0
)
*675 (MRCItem
litem &586
pos 46
dimension 20
uid 2416,0
)
*676 (MRCItem
litem &587
pos 47
dimension 20
uid 2418,0
)
*677 (MRCItem
litem &588
pos 48
dimension 20
uid 3398,0
)
*678 (MRCItem
litem &589
pos 49
dimension 20
uid 3400,0
)
*679 (MRCItem
litem &590
pos 50
dimension 20
uid 3402,0
)
*680 (MRCItem
litem &591
pos 51
dimension 20
uid 3404,0
)
*681 (MRCItem
litem &592
pos 52
dimension 20
uid 3406,0
)
*682 (MRCItem
litem &593
pos 53
dimension 20
uid 3408,0
)
*683 (MRCItem
litem &594
pos 54
dimension 20
uid 3410,0
)
*684 (MRCItem
litem &595
pos 55
dimension 20
uid 3412,0
)
*685 (MRCItem
litem &596
pos 56
dimension 20
uid 3414,0
)
*686 (MRCItem
litem &597
pos 57
dimension 20
uid 3416,0
)
*687 (MRCItem
litem &598
pos 58
dimension 20
uid 3424,0
)
*688 (MRCItem
litem &599
pos 59
dimension 20
uid 3477,0
)
*689 (MRCItem
litem &600
pos 60
dimension 20
uid 3499,0
)
*690 (MRCItem
litem &601
pos 61
dimension 20
uid 3668,0
)
*691 (MRCItem
litem &602
pos 62
dimension 20
uid 3670,0
)
*692 (MRCItem
litem &603
pos 63
dimension 20
uid 3881,0
)
*693 (MRCItem
litem &604
pos 64
dimension 20
uid 3883,0
)
*694 (MRCItem
litem &605
pos 65
dimension 20
uid 4427,0
)
*695 (MRCItem
litem &606
pos 66
dimension 20
uid 4429,0
)
*696 (MRCItem
litem &607
pos 67
dimension 20
uid 4431,0
)
*697 (MRCItem
litem &608
pos 68
dimension 20
uid 4433,0
)
*698 (MRCItem
litem &609
pos 69
dimension 20
uid 4435,0
)
*699 (MRCItem
litem &610
pos 70
dimension 20
uid 4437,0
)
*700 (MRCItem
litem &611
pos 71
dimension 20
uid 4439,0
)
*701 (MRCItem
litem &612
pos 72
dimension 20
uid 5357,0
)
*702 (MRCItem
litem &613
pos 73
dimension 20
uid 5380,0
)
*703 (MRCItem
litem &614
pos 74
dimension 20
uid 5600,0
)
*704 (MRCItem
litem &615
pos 75
dimension 20
uid 5692,0
)
*705 (MRCItem
litem &616
pos 76
dimension 20
uid 5694,0
)
*706 (MRCItem
litem &617
pos 77
dimension 20
uid 5696,0
)
*707 (MRCItem
litem &618
pos 78
dimension 20
uid 5729,0
)
*708 (MRCItem
litem &619
pos 79
dimension 20
uid 5731,0
)
*709 (MRCItem
litem &620
pos 80
dimension 20
uid 5989,0
)
*710 (MRCItem
litem &621
pos 81
dimension 20
uid 5991,0
)
*711 (MRCItem
litem &622
pos 82
dimension 20
uid 5993,0
)
*712 (MRCItem
litem &623
pos 83
dimension 20
uid 5995,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*713 (MRCItem
litem &531
pos 0
dimension 20
uid 74,0
)
*714 (MRCItem
litem &533
pos 1
dimension 50
uid 75,0
)
*715 (MRCItem
litem &534
pos 2
dimension 100
uid 76,0
)
*716 (MRCItem
litem &535
pos 3
dimension 50
uid 77,0
)
*717 (MRCItem
litem &536
pos 4
dimension 100
uid 78,0
)
*718 (MRCItem
litem &537
pos 5
dimension 100
uid 79,0
)
*719 (MRCItem
litem &538
pos 6
dimension 50
uid 80,0
)
*720 (MRCItem
litem &539
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *721 (LEmptyRow
)
uid 83,0
optionalChildren [
*722 (RefLabelRowHdr
)
*723 (TitleRowHdr
)
*724 (FilterRowHdr
)
*725 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*726 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*727 (GroupColHdr
tm "GroupColHdrMgr"
)
*728 (NameColHdr
tm "GenericNameColHdrMgr"
)
*729 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*730 (InitColHdr
tm "GenericValueColHdrMgr"
)
*731 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*732 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*733 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *734 (MRCItem
litem &721
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*735 (MRCItem
litem &722
pos 0
dimension 20
uid 98,0
)
*736 (MRCItem
litem &723
pos 1
dimension 23
uid 99,0
)
*737 (MRCItem
litem &724
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*738 (MRCItem
litem &725
pos 0
dimension 20
uid 102,0
)
*739 (MRCItem
litem &727
pos 1
dimension 50
uid 103,0
)
*740 (MRCItem
litem &728
pos 2
dimension 100
uid 104,0
)
*741 (MRCItem
litem &729
pos 3
dimension 100
uid 105,0
)
*742 (MRCItem
litem &730
pos 4
dimension 50
uid 106,0
)
*743 (MRCItem
litem &731
pos 5
dimension 50
uid 107,0
)
*744 (MRCItem
litem &732
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
