The following files were generated for 'as_fifo_w36_d31' in directory 
D:\Telops\Common_HDL\coregen_V4\:

as_fifo_w36_d31_fifo_generator_v3_2_xst_1_vhdl.prj:
   Please see the core data sheet.

as_fifo_w36_d31.vhd:
   VHDL wrapper file provided to support functional simulation. This
   file contains simulation model customization data that is passed to
   a parameterized simulation model for the core.

as_fifo_w36_d31.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

as_fifo_w36_d31.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

as_fifo_w36_d31.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

as_fifo_w36_d31_xmdf.tcl:
   Please see the core data sheet.

as_fifo_w36_d31_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

as_fifo_w36_d31_readme.txt:
   Text file indicating the files generated and how they are used.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

