Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan  7 16:44:13 2025
| Host         : LAPTOP-JN7345HR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mips_processor_timing_summary_routed.rpt -pb mips_processor_timing_summary_routed.pb -rpx mips_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_processor
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  65          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (59)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (59)
--------------------------------
 There are 59 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.019        0.000                      0                 1280        0.204        0.000                      0                 1280        4.750        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.019        0.000                      0                 1280        0.204        0.000                      0                 1280        4.750        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.027ns  (logic 4.463ns (37.109%)  route 7.564ns (62.891%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 16.512 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.737 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.737    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.060 r  reg_file/pc_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.060    reg_file_n_225
    SLICE_X10Y11         FDRE                                         r  pc_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.575    16.512    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  pc_reg[29]/C
                         clock pessimism              0.494    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.109    17.079    pc_reg[29]
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -17.060    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 4.455ns (37.067%)  route 7.564ns (62.933%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 16.512 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.737 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.737    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.052 r  reg_file/pc_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    17.052    reg_file_n_223
    SLICE_X10Y11         FDRE                                         r  pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.575    16.512    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  pc_reg[31]/C
                         clock pessimism              0.494    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.109    17.079    pc_reg[31]
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -17.052    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.943ns  (logic 4.379ns (36.666%)  route 7.564ns (63.334%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 16.512 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.737 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.737    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.976 r  reg_file/pc_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    16.976    reg_file_n_224
    SLICE_X10Y11         FDRE                                         r  pc_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.575    16.512    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  pc_reg[30]/C
                         clock pessimism              0.494    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.109    17.079    pc_reg[30]
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -16.976    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.923ns  (logic 4.359ns (36.560%)  route 7.564ns (63.440%))
  Logic Levels:           21  (CARRY4=10 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 16.512 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.737 r  reg_file/pc_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.737    reg_file/pc_reg[27]_i_1_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.956 r  reg_file/pc_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    16.956    reg_file_n_226
    SLICE_X10Y11         FDRE                                         r  pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.575    16.512    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  pc_reg[28]/C
                         clock pessimism              0.494    17.006    
                         clock uncertainty           -0.035    16.970    
    SLICE_X10Y11         FDRE (Setup_fdre_C_D)        0.109    17.079    pc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.079    
                         arrival time                         -16.956    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.137ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.910ns  (logic 4.346ns (36.491%)  route 7.564ns (63.509%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 16.513 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.943 r  reg_file/pc_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.943    reg_file_n_229
    SLICE_X10Y10         FDRE                                         r  pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.576    16.513    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  pc_reg[25]/C
                         clock pessimism              0.494    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109    17.080    pc_reg[25]
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.902ns  (logic 4.338ns (36.448%)  route 7.564ns (63.552%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 16.513 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.935 r  reg_file/pc_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.935    reg_file_n_227
    SLICE_X10Y10         FDRE                                         r  pc_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.576    16.513    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  pc_reg[27]/C
                         clock pessimism              0.494    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109    17.080    pc_reg[27]
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -16.935    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.826ns  (logic 4.262ns (36.040%)  route 7.564ns (63.960%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 16.513 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.859 r  reg_file/pc_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.859    reg_file_n_228
    SLICE_X10Y10         FDRE                                         r  pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.576    16.513    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  pc_reg[26]/C
                         clock pessimism              0.494    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109    17.080    pc_reg[26]
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -16.859    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.806ns  (logic 4.242ns (35.931%)  route 7.564ns (64.069%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 16.513 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.620 r  reg_file/pc_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.620    reg_file/pc_reg[23]_i_1_n_0
    SLICE_X10Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.839 r  reg_file/pc_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.839    reg_file_n_230
    SLICE_X10Y10         FDRE                                         r  pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.576    16.513    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  pc_reg[24]/C
                         clock pessimism              0.494    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X10Y10         FDRE (Setup_fdre_C_D)        0.109    17.080    pc_reg[24]
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -16.839    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.793ns  (logic 4.229ns (35.861%)  route 7.564ns (64.139%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 16.513 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.826 r  reg_file/pc_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.826    reg_file_n_233
    SLICE_X10Y9          FDRE                                         r  pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.576    16.513    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  pc_reg[21]/C
                         clock pessimism              0.494    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109    17.080    pc_reg[21]
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -16.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (sys_clk rise@12.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        11.785ns  (logic 4.221ns (35.817%)  route 7.564ns (64.183%))
  Logic Levels:           19  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.513ns = ( 16.513 - 12.000 ) 
    Source Clock Delay      (SCD):    5.034ns
    Clock Pessimism Removal (CPR):    0.494ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.754     5.034    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.518     5.552 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.913     6.465    main_alu/Q[2]
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.124     6.589 r  main_alu/g0_b15/O
                         net (fo=131, routed)         1.162     7.751    reg_file/pc[27]_i_2_0[4]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.124     7.875 r  reg_file/memory_reg_0_63_4_4_i_7/O
                         net (fo=1, routed)           0.000     7.875    reg_file/memory_reg_0_63_4_4_i_7_n_0
    SLICE_X4Y1           MUXF7 (Prop_muxf7_I1_O)      0.214     8.089 r  reg_file/memory_reg_0_63_4_4_i_3/O
                         net (fo=1, routed)           0.000     8.089    reg_file/memory_reg_0_63_4_4_i_3_n_0
    SLICE_X4Y1           MUXF8 (Prop_muxf8_I1_O)      0.088     8.177 r  reg_file/memory_reg_0_63_4_4_i_1/O
                         net (fo=2, routed)           0.566     8.743    reg_file/write_data[4]
    SLICE_X7Y1           LUT3 (Prop_lut3_I1_O)        0.319     9.062 r  reg_file/memory_reg_0_63_0_0_i_19/O
                         net (fo=5, routed)           0.897     9.959    reg_file/pc_reg[2]_3
    SLICE_X12Y6          LUT2 (Prop_lut2_I1_O)        0.124    10.083 r  reg_file/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    10.083    main_alu/memory_reg_0_63_0_0_i_18_0[0]
    SLICE_X12Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.596 r  main_alu/result0_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.596    main_alu/result0_inferred__2/i__carry__0_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.815 f  main_alu/result0_inferred__2/i__carry__1/O[0]
                         net (fo=1, routed)           0.827    11.642    main_alu/data3[8]
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.295    11.937 f  main_alu/registers[27][8]_i_3/O
                         net (fo=1, routed)           0.566    12.504    reg_file/registers_reg[27][8]_0
    SLICE_X16Y6          LUT6 (Prop_lut6_I0_O)        0.124    12.628 f  reg_file/registers[27][8]_i_2/O
                         net (fo=2, routed)           0.653    13.281    reg_file/i__carry__1_i_4_0
    SLICE_X17Y6          LUT4 (Prop_lut4_I1_O)        0.124    13.405 f  reg_file/pc[31]_i_13/O
                         net (fo=2, routed)           0.313    13.717    reg_file/pc[31]_i_13_n_0
    SLICE_X13Y6          LUT5 (Prop_lut5_I4_O)        0.124    13.841 r  reg_file/pc[31]_i_5/O
                         net (fo=14, routed)          1.194    15.035    reg_file/pc[31]_i_5_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I3_O)        0.124    15.159 r  reg_file/pc[3]_i_3/O
                         net (fo=1, routed)           0.472    15.631    reg_file/pc[3]_i_3_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    16.035 r  reg_file/pc_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.035    reg_file/pc_reg[3]_i_1_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.152 r  reg_file/pc_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.152    reg_file/pc_reg[7]_i_1_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.269 r  reg_file/pc_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    reg_file/pc_reg[11]_i_1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.386 r  reg_file/pc_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.386    reg_file/pc_reg[15]_i_1_n_0
    SLICE_X10Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.503 r  reg_file/pc_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.503    reg_file/pc_reg[19]_i_1_n_0
    SLICE_X10Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.818 r  reg_file/pc_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.818    reg_file_n_231
    SLICE_X10Y9          FDRE                                         r  pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   12.000    12.000 r  
    AA9                                               0.000    12.000 r  clk (IN)
                         net (fo=0)                   0.000    12.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    12.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    14.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.576    16.513    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  pc_reg[23]/C
                         clock pessimism              0.494    17.007    
                         clock uncertainty           -0.035    16.971    
    SLICE_X10Y9          FDRE (Setup_fdre_C_D)        0.109    17.080    pc_reg[23]
  -------------------------------------------------------------------
                         required time                         17.080    
                         arrival time                         -16.818    
  -------------------------------------------------------------------
                         slack                                  0.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.517    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  pc_reg[28]/Q
                         net (fo=2, routed)           0.124     1.805    p_1_in[0]
    SLICE_X11Y12         FDRE                                         r  o_pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.859     2.032    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  o_pc_reg[28]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X11Y12         FDRE (Hold_fdre_C_D)         0.070     1.601    o_pc_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 pc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.029%)  route 0.129ns (43.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[8]/Q
                         net (fo=2, routed)           0.129     1.811    pc_reg_n_0_[8]
    SLICE_X8Y6           FDRE                                         r  o_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  o_pc_reg[8]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.052     1.607    o_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (46.954%)  route 0.185ns (53.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[11]/Q
                         net (fo=2, routed)           0.185     1.868    pc_reg_n_0_[11]
    SLICE_X8Y6           FDRE                                         r  o_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  o_pc_reg[11]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.059     1.614    o_pc_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.687%)  route 0.187ns (53.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[7]/Q
                         net (fo=2, routed)           0.187     1.870    pc_reg_n_0_[7]
    SLICE_X8Y5           FDRE                                         r  o_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  o_pc_reg[7]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.052     1.607    o_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 pc_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.224%)  route 0.207ns (55.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.518    clk_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  pc_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  pc_reg[16]/Q
                         net (fo=2, routed)           0.207     1.889    pc_reg_n_0_[16]
    SLICE_X10Y15         FDRE                                         r  o_pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.857     2.030    clk_IBUF_BUFG
    SLICE_X10Y15         FDRE                                         r  o_pc_reg[16]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X10Y15         FDRE (Hold_fdre_C_D)         0.059     1.588    o_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.115%)  route 0.245ns (59.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[3]/Q
                         net (fo=28, routed)          0.245     1.928    sel[1]
    SLICE_X11Y3          FDRE                                         r  o_pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.863     2.036    clk_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  o_pc_reg[3]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X11Y3          FDRE (Hold_fdre_C_D)         0.070     1.605    o_pc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 pc_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.381%)  route 0.232ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.593     1.518    clk_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  pc_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  pc_reg[23]/Q
                         net (fo=2, routed)           0.232     1.914    pc_reg_n_0_[23]
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.031    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[23]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.047     1.577    o_pc_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 pc_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.535%)  route 0.262ns (61.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.517    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  pc_reg[24]/Q
                         net (fo=2, routed)           0.262     1.942    pc_reg_n_0_[24]
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.031    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[24]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.071     1.601    o_pc_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.343%)  route 0.264ns (61.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.517    clk_IBUF_BUFG
    SLICE_X10Y11         FDRE                                         r  pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  pc_reg[31]/Q
                         net (fo=2, routed)           0.264     1.944    p_1_in[3]
    SLICE_X11Y15         FDRE                                         r  o_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.857     2.030    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  o_pc_reg[31]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.072     1.601    o_pc_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.875%)  route 0.269ns (62.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.517    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  pc_reg[26]/Q
                         net (fo=2, routed)           0.269     1.950    pc_reg_n_0_[26]
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.858     2.031    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[26]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X11Y13         FDRE (Hold_fdre_C_D)         0.076     1.606    o_pc_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.344    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         12.000      9.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X11Y9    o_pc_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X8Y6     o_pc_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X11Y9    o_pc_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X12Y9    o_pc_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X12Y9    o_pc_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X12Y9    o_pc_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X10Y15   o_pc_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X10Y15   o_pc_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         12.000      11.000     SLICE_X11Y13   o_pc_reg[18]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y7    dmem/memory_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y7    dmem/memory_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y5    dmem/memory_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y7    dmem/memory_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         6.000       4.750      SLICE_X14Y7    dmem/memory_reg_0_63_13_13/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 o_pc_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 3.223ns (37.394%)  route 5.397ns (62.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.749     5.029    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.419     5.448 r  o_pc_reg[26]/Q
                         net (fo=1, routed)           5.397    10.844    o_pc_OBUF[26]
    Y18                  OBUF (Prop_obuf_I_O)         2.804    13.649 r  o_pc_OBUF[26]_inst/O
                         net (fo=0)                   0.000    13.649    o_pc[26]
    Y18                                                               r  o_pc[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.550ns  (logic 3.086ns (36.090%)  route 5.464ns (63.910%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.747     5.027    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  o_pc_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  o_pc_reg[30]/Q
                         net (fo=1, routed)           5.464    10.947    o_pc_OBUF[30]
    AB19                 OBUF (Prop_obuf_I_O)         2.630    13.576 r  o_pc_OBUF[30]_inst/O
                         net (fo=0)                   0.000    13.576    o_pc[30]
    AB19                                                              r  o_pc[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 3.146ns (36.834%)  route 5.396ns (63.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.752     5.032    clk_IBUF_BUFG
    SLICE_X12Y10         FDRE                                         r  o_pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y10         FDRE (Prop_fdre_C_Q)         0.518     5.550 r  o_pc_reg[25]/Q
                         net (fo=1, routed)           5.396    10.945    o_pc_OBUF[25]
    AA18                 OBUF (Prop_obuf_I_O)         2.628    13.573 r  o_pc_OBUF[25]_inst/O
                         net (fo=0)                   0.000    13.573    o_pc[25]
    AA18                                                              r  o_pc[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.506ns  (logic 3.228ns (37.952%)  route 5.278ns (62.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.749     5.029    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.419     5.448 r  o_pc_reg[27]/Q
                         net (fo=1, routed)           5.278    10.725    o_pc_OBUF[27]
    AA19                 OBUF (Prop_obuf_I_O)         2.809    13.534 r  o_pc_OBUF[27]_inst/O
                         net (fo=0)                   0.000    13.534    o_pc[27]
    AA19                                                              r  o_pc[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 3.151ns (37.149%)  route 5.331ns (62.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.753     5.033    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  o_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.551 r  o_pc_reg[6]/Q
                         net (fo=1, routed)           5.331    10.881    o_pc_OBUF[6]
    Y14                  OBUF (Prop_obuf_I_O)         2.633    13.514 r  o_pc_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.514    o_pc[6]
    Y14                                                               r  o_pc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.410ns  (logic 3.102ns (36.891%)  route 5.307ns (63.109%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.750     5.030    clk_IBUF_BUFG
    SLICE_X11Y12         FDRE                                         r  o_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.456     5.486 r  o_pc_reg[28]/Q
                         net (fo=1, routed)           5.307    10.793    o_pc_OBUF[28]
    Y19                  OBUF (Prop_obuf_I_O)         2.646    13.439 r  o_pc_OBUF[28]_inst/O
                         net (fo=0)                   0.000    13.439    o_pc[28]
    Y19                                                               r  o_pc[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.395ns  (logic 3.155ns (37.582%)  route 5.240ns (62.418%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.753     5.033    clk_IBUF_BUFG
    SLICE_X8Y5           FDRE                                         r  o_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.518     5.551 r  o_pc_reg[7]/Q
                         net (fo=1, routed)           5.240    10.790    o_pc_OBUF[7]
    Y15                  OBUF (Prop_obuf_I_O)         2.637    13.427 r  o_pc_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.427    o_pc[7]
    Y15                                                               r  o_pc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.370ns  (logic 3.096ns (36.994%)  route 5.274ns (63.006%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.747     5.027    clk_IBUF_BUFG
    SLICE_X11Y15         FDRE                                         r  o_pc_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.456     5.483 r  o_pc_reg[29]/Q
                         net (fo=1, routed)           5.274    10.756    o_pc_OBUF[29]
    AB20                 OBUF (Prop_obuf_I_O)         2.640    13.396 r  o_pc_OBUF[29]_inst/O
                         net (fo=0)                   0.000    13.396    o_pc[29]
    AB20                                                              r  o_pc[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 3.118ns (37.329%)  route 5.235ns (62.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.752     5.032    clk_IBUF_BUFG
    SLICE_X11Y9          FDRE                                         r  o_pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.456     5.488 r  o_pc_reg[21]/Q
                         net (fo=1, routed)           5.235    10.723    o_pc_OBUF[21]
    Y16                  OBUF (Prop_obuf_I_O)         2.662    13.385 r  o_pc_OBUF[21]_inst/O
                         net (fo=0)                   0.000    13.385    o_pc[21]
    Y16                                                               r  o_pc[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_pc_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            o_pc[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.352ns  (logic 3.129ns (37.463%)  route 5.223ns (62.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.749     5.029    clk_IBUF_BUFG
    SLICE_X11Y13         FDRE                                         r  o_pc_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDRE (Prop_fdre_C_Q)         0.456     5.485 r  o_pc_reg[22]/Q
                         net (fo=1, routed)           5.223    10.708    o_pc_OBUF[22]
    W16                  OBUF (Prop_obuf_I_O)         2.673    13.381 r  o_pc_OBUF[22]_inst/O
                         net (fo=0)                   0.000    13.381    o_pc[22]
    W16                                                               r  o_pc[22] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.315ns (59.473%)  route 0.896ns (40.527%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.472     2.154    reg_file/Q[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I3_O)        0.045     2.199 r  reg_file/g0_b3/O
                         net (fo=8, routed)           0.424     2.624    instruction_OBUF[3]
    W7                   OBUF (Prop_obuf_I_O)         1.106     3.729 r  instruction_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.729    instruction[3]
    W7                                                                r  instruction[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.310ns (58.489%)  route 0.929ns (41.511%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.433     2.116    main_alu/Q[3]
    SLICE_X7Y5           LUT5 (Prop_lut5_I3_O)        0.045     2.161 r  main_alu/g0_b6/O
                         net (fo=4, routed)           0.496     2.657    instruction_OBUF[8]
    V5                   OBUF (Prop_obuf_I_O)         1.101     3.758 r  instruction_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.758    instruction[8]
    V5                                                                r  instruction[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.369ns (61.105%)  route 0.871ns (38.895%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.433     2.116    main_alu/Q[3]
    SLICE_X7Y5           LUT5 (Prop_lut5_I3_O)        0.046     2.162 r  main_alu/g0_b7/O
                         net (fo=13, routed)          0.438     2.600    instruction_OBUF[6]
    U6                   OBUF (Prop_obuf_I_O)         1.159     3.759 r  instruction_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.759    instruction[6]
    U6                                                                r  instruction[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.378ns (60.449%)  route 0.902ns (39.551%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.472     2.154    reg_file/Q[3]
    SLICE_X6Y4           LUT5 (Prop_lut5_I3_O)        0.046     2.200 r  reg_file/g0_b4/O
                         net (fo=8, routed)           0.430     2.630    instruction_OBUF[4]
    V7                   OBUF (Prop_obuf_I_O)         1.168     3.798 r  instruction_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.798    instruction[4]
    V7                                                                r  instruction[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.353ns (58.843%)  route 0.946ns (41.157%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.400     2.083    reg_file/Q[2]
    SLICE_X6Y6           LUT5 (Prop_lut5_I2_O)        0.045     2.128 r  reg_file/g0_b10/O
                         net (fo=5, routed)           0.546     2.674    instruction_OBUF[13]
    AA4                  OBUF (Prop_obuf_I_O)         1.144     3.817 r  instruction_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.817    instruction[13]
    AA4                                                               r  instruction[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.377ns (59.521%)  route 0.936ns (40.479%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.433     2.116    main_alu/Q[3]
    SLICE_X7Y5           LUT5 (Prop_lut5_I3_O)        0.046     2.162 r  main_alu/g0_b7/O
                         net (fo=13, routed)          0.503     2.665    instruction_OBUF[6]
    V4                   OBUF (Prop_obuf_I_O)         1.167     3.832 r  instruction_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.832    instruction[7]
    V4                                                                r  instruction[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.337ns  (logic 1.372ns (58.703%)  route 0.965ns (41.297%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  pc_reg[3]/Q
                         net (fo=28, routed)          0.434     2.117    reg_file/Q[1]
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.048     2.165 r  reg_file/g0_b8/O
                         net (fo=5, routed)           0.531     2.696    instruction_OBUF[11]
    T6                   OBUF (Prop_obuf_I_O)         1.160     3.856 r  instruction_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.856    instruction[11]
    T6                                                                r  instruction[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.324ns (56.392%)  route 1.024ns (43.608%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[5]/Q
                         net (fo=28, routed)          0.443     2.126    reg_file/Q[3]
    SLICE_X7Y2           LUT5 (Prop_lut5_I3_O)        0.045     2.171 r  reg_file/g0_b1/O
                         net (fo=8, routed)           0.581     2.752    instruction_OBUF[1]
    W5                   OBUF (Prop_obuf_I_O)         1.115     3.867 r  instruction_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.867    instruction[1]
    W5                                                                r  instruction[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.364ns  (logic 1.393ns (58.932%)  route 0.971ns (41.068%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y5          FDRE                                         r  pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  pc_reg[4]/Q
                         net (fo=28, routed)          0.256     1.939    reg_file/Q[2]
    SLICE_X8Y6           LUT5 (Prop_lut5_I2_O)        0.048     1.987 r  reg_file/g0_b2/O
                         net (fo=8, routed)           0.715     2.702    instruction_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         1.181     3.883 r  instruction_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.883    instruction[2]
    W6                                                                r  instruction[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            instruction[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.371ns (57.648%)  route 1.007ns (42.352%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.594     1.519    clk_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.683 f  pc_reg[3]/Q
                         net (fo=28, routed)          0.455     2.138    reg_file/Q[1]
    SLICE_X7Y4           LUT5 (Prop_lut5_I1_O)        0.048     2.186 r  reg_file/g0_b5/O
                         net (fo=8, routed)           0.552     2.738    instruction_OBUF[5]
    U5                   OBUF (Prop_obuf_I_O)         1.159     3.897 r  instruction_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.897    instruction[5]
    U5                                                                r  instruction[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay           510 Endpoints
Min Delay           510 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[3][13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.050ns (13.859%)  route 6.526ns (86.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.526     7.576    reg_file/AR[0]
    SLICE_X12Y3          FDCE                                         f  reg_file/registers_reg[3][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.577     4.514    reg_file/CLK
    SLICE_X12Y3          FDCE                                         r  reg_file/registers_reg[3][13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[3][6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.050ns (13.859%)  route 6.526ns (86.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.526     7.576    reg_file/AR[0]
    SLICE_X12Y3          FDCE                                         f  reg_file/registers_reg[3][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.577     4.514    reg_file/CLK
    SLICE_X12Y3          FDCE                                         r  reg_file/registers_reg[3][6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[3][7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.050ns (13.859%)  route 6.526ns (86.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.526     7.576    reg_file/AR[0]
    SLICE_X12Y3          FDCE                                         f  reg_file/registers_reg[3][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.577     4.514    reg_file/CLK
    SLICE_X12Y3          FDCE                                         r  reg_file/registers_reg[3][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[3][9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.050ns (13.859%)  route 6.526ns (86.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.526     7.576    reg_file/AR[0]
    SLICE_X12Y3          FDCE                                         f  reg_file/registers_reg[3][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.577     4.514    reg_file/CLK
    SLICE_X12Y3          FDCE                                         r  reg_file/registers_reg[3][9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[9][7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.576ns  (logic 1.050ns (13.859%)  route 6.526ns (86.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.514ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.526     7.576    reg_file/AR[0]
    SLICE_X13Y3          FDCE                                         f  reg_file/registers_reg[9][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.577     4.514    reg_file/CLK
    SLICE_X13Y3          FDCE                                         r  reg_file/registers_reg[9][7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[27][26]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.524ns  (logic 1.050ns (13.956%)  route 6.474ns (86.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.474     7.524    reg_file/AR[0]
    SLICE_X14Y10         FDCE                                         f  reg_file/registers_reg[27][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.575     4.512    reg_file/CLK
    SLICE_X14Y10         FDCE                                         r  reg_file/registers_reg[27][26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[8][18]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.524ns  (logic 1.050ns (13.956%)  route 6.474ns (86.044%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.474     7.524    reg_file/AR[0]
    SLICE_X15Y10         FDCE                                         f  reg_file/registers_reg[8][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.575     4.512    reg_file/CLK
    SLICE_X15Y10         FDCE                                         r  reg_file/registers_reg[8][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[11][16]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.050ns (14.030%)  route 6.434ns (85.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.434     7.484    reg_file/AR[0]
    SLICE_X20Y10         FDCE                                         f  reg_file/registers_reg[11][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.574     4.511    reg_file/CLK
    SLICE_X20Y10         FDCE                                         r  reg_file/registers_reg[11][16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[11][18]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.050ns (14.030%)  route 6.434ns (85.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.434     7.484    reg_file/AR[0]
    SLICE_X20Y10         FDCE                                         f  reg_file/registers_reg[11][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.574     4.511    reg_file/CLK
    SLICE_X20Y10         FDCE                                         r  reg_file/registers_reg[11][18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[11][20]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.484ns  (logic 1.050ns (14.030%)  route 6.434ns (85.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         1.050     1.050 f  reset_IBUF_inst/O
                         net (fo=510, routed)         6.434     7.484    reg_file/AR[0]
    SLICE_X20Y10         FDCE                                         f  reg_file/registers_reg[11][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     0.874 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.574     4.511    reg_file/CLK
    SLICE_X20Y10         FDCE                                         r  reg_file/registers_reg[11][20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[11][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.278ns (27.128%)  route 0.747ns (72.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.747     1.025    reg_file/AR[0]
    SLICE_X5Y14          FDCE                                         f  reg_file/registers_reg[11][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X5Y14          FDCE                                         r  reg_file/registers_reg[11][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[18][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.278ns (27.128%)  route 0.747ns (72.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.747     1.025    reg_file/AR[0]
    SLICE_X4Y14          FDCE                                         f  reg_file/registers_reg[18][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X4Y14          FDCE                                         r  reg_file/registers_reg[18][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[25][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.278ns (26.343%)  route 0.777ns (73.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.777     1.055    reg_file/AR[0]
    SLICE_X6Y13          FDCE                                         f  reg_file/registers_reg[25][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X6Y13          FDCE                                         r  reg_file/registers_reg[25][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[25][27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.278ns (26.343%)  route 0.777ns (73.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.777     1.055    reg_file/AR[0]
    SLICE_X6Y13          FDCE                                         f  reg_file/registers_reg[25][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X6Y13          FDCE                                         r  reg_file/registers_reg[25][27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[27][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.278ns (26.343%)  route 0.777ns (73.657%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.777     1.055    reg_file/AR[0]
    SLICE_X7Y13          FDCE                                         f  reg_file/registers_reg[27][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X7Y13          FDCE                                         r  reg_file/registers_reg[27][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[1][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.278ns (25.800%)  route 0.800ns (74.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.800     1.078    reg_file/AR[0]
    SLICE_X5Y13          FDCE                                         f  reg_file/registers_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X5Y13          FDCE                                         r  reg_file/registers_reg[1][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[9][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.278ns (25.800%)  route 0.800ns (74.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.800     1.078    reg_file/AR[0]
    SLICE_X4Y13          FDCE                                         f  reg_file/registers_reg[9][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X4Y13          FDCE                                         r  reg_file/registers_reg[9][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[10][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.278ns (24.396%)  route 0.862ns (75.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.862     1.140    reg_file/AR[0]
    SLICE_X6Y14          FDCE                                         f  reg_file/registers_reg[10][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X6Y14          FDCE                                         r  reg_file/registers_reg[10][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[19][24]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.278ns (24.396%)  route 0.862ns (75.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.862     1.140    reg_file/AR[0]
    SLICE_X7Y14          FDCE                                         f  reg_file/registers_reg[19][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X7Y14          FDCE                                         r  reg_file/registers_reg[19][24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            reg_file/registers_reg[19][27]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.278ns (24.396%)  route 0.862ns (75.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB11                                              0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    AB11                 IBUF (Prop_ibuf_I_O)         0.278     0.278 f  reset_IBUF_inst/O
                         net (fo=510, routed)         0.862     1.140    reg_file/AR[0]
    SLICE_X7Y14          FDCE                                         f  reg_file/registers_reg[19][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.887     2.060    reg_file/CLK
    SLICE_X7Y14          FDCE                                         r  reg_file/registers_reg[19][27]/C





