<HTML>		<HEAD>		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">        <title>BlockDiagram and Buses</title>		</HEAD><!-- start of header --><!--#include virtual="/includes/framesetheader"--><!-- end of header --><!-- start of path --><TABLE border="0" cellpadding="0" cellspacing="2" width="432">          <TR>        <TD><FONT face="Geneva,Helvetica,Arial" size="1">        <B>PATH<IMG src="../Images/space.gif" width="6" height="12"></B><a href="http://developer.apple.com/" target="_top">ADC Home</a> &gt; <a href="../../../../../index.html#//apple_ref/doc/uid/TP30000440" target="_top">Documentation</a> &gt; <!-- a href="" target="_top" -->Hardware<!-- /a -->         <b>&gt;</b> Power Mac G4 Developer Note                </FONT></TD>        </TR></TABLE><!-- end of path --><a href="Architecture.html" target="_right"><img src="../Images/previous.gif" border="0"></a><a href="Processor_Module.html" target="_right"><img src="../Images/next.gif" border="0"></a>&nbsp;<br><!-- apple_doc: pageHeadingStart --><a name = "TPXREF102"></a><h2><font face="Lucida Grande,Helvetica,Arial">BlockDiagram and Buses</font></h2><!-- apple_doc: pageHeadingEnd --><p><font face="Geneva,Helvetica,Arial" size="2">Figure 2-1 is a simplified block diagram of the Power MacG4 computer. The diagram shows the main ICs and the buses that connectthem together.</font></p><p><font face="Geneva,Helvetica,Arial" size="2">The architecture of the Power Mac G4 is based on the PowerPCG4 microprocessor and two custom ICs: the Uni-N memory controllerand bus bridge, and the KeyLargo I/O controller. </font></p><br><a name = "TPXREF127"></a><p><b>Figure2-1 Simplified block diagram  </b></p> <img src = "../ArtFolder/nicr01.gif" alt = "[image: ../ArtFolder/nicr01.gif]"><p><font face="Geneva,Helvetica,Arial" size="2">The Power Mac G4 has four separate buses, not counting theprocessor's dedicated interface to the backside cache. </font></p><ul><li><font face="Geneva,Helvetica,Arial" size="2">Processorbus: 133-MHz, 64-bit bus connecting the processor module to theUni-N IC</font></li><li><font face="Geneva,Helvetica,Arial" size="2">Memory bus: 133-MHz, 64-bit bus connecting the main memoryto the Uni-N IC</font></li><li><font face="Geneva,Helvetica,Arial" size="2">AGP 4x bus: 66-MHz, 32-bit bus connecting the AGP graphicscard to the Uni-N IC</font></li><li><font face="Geneva,Helvetica,Arial" size="2">PCI bus: 33-MHz, 64-bit bus connecting the KeyLargo I/O controller,the boot ROM, and the PCI slots to the to the Uni-N IC</font></li></ul><p><font face="Geneva,Helvetica,Arial" size="2">The remainder of this chapter describes the architecture inthree sections centered around the processor module, the Uni-N memorycontroller and bridge IC, and the KeyLargo I/O controller IC. </font></p><br>    <br><a href="Architecture.html" target="_right"><img src="../Images/previous.gif" border="0"></a><a href="Processor_Module.html" target="_right"><img src="../Images/next.gif" border="0"></a>&nbsp;<HR>Copyright &#169; 2001 Apple Computer, Inc.  (Last Updated July 18, 2001)<P><!-- start of footer --><!--#include virtual="/includes/framesetfooter" --><!-- end of footer --></BODY></HTML>