#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000281c50f5de0 .scope module, "cputop" "cputop" 2 5;
 .timescale -9 -9;
v00000281c51bc430_0 .net "addr", 5 0, L_00000281c51bc9d0;  1 drivers
v00000281c51bcb10_0 .var "clock", 0 0;
v00000281c51bd1f0_0 .net "data", 7 0, L_00000281c51bd8d0;  1 drivers
v00000281c51bcbb0_0 .net "fetch", 0 0, v00000281c51793b0_0;  1 drivers
v00000281c51bce30_0 .net "halt", 0 0, v00000281c5178c30_0;  1 drivers
v00000281c51bc4d0_0 .net "ir_addr", 5 0, L_00000281c51bced0;  1 drivers
v00000281c51bd5b0_0 .net "opcode", 1 0, L_00000281c51bc7f0;  1 drivers
v00000281c51bbfd0_0 .net "pc_addr", 5 0, v00000281c551b6f0_0;  1 drivers
v00000281c51bc570_0 .net "rd", 0 0, v00000281c551bd30_0;  1 drivers
v00000281c51bd6f0_0 .var "reset_req", 0 0;
v00000281c51bd830_0 .net "wr", 0 0, v00000281c551abb0_0;  1 drivers
S_00000281c514bcf0 .scope module, "m" "CPU" 2 16, 3 12 0, S_00000281c50f5de0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 1 "rd";
    .port_info 4 /OUTPUT 1 "wr";
    .port_info 5 /OUTPUT 6 "addr";
    .port_info 6 /OUTPUT 8 "data";
    .port_info 7 /OUTPUT 2 "opcode";
    .port_info 8 /OUTPUT 1 "fetch";
    .port_info 9 /OUTPUT 6 "ir_addr";
    .port_info 10 /OUTPUT 6 "pc_addr";
v00000281c551bc90_0 .net "accum_out", 7 0, v00000281c5179130_0;  1 drivers
v00000281c551b650_0 .net "addr", 5 0, L_00000281c51bc9d0;  alias, 1 drivers
v00000281c551a2f0_0 .net "alu_clk", 0 0, v00000281c5179310_0;  1 drivers
RS_00000281c517d1e8 .resolv tri, v00000281c551acf0_0, v00000281c551a430_0;
v00000281c551a390_0 .net8 "alu_in", 7 0, RS_00000281c517d1e8;  2 drivers
v00000281c551a610_0 .net "alu_out", 7 0, v00000281c51791d0_0;  1 drivers
v00000281c551a6b0_0 .net "clk", 0 0, v00000281c51bcb10_0;  1 drivers
v00000281c551a750_0 .net "clk1", 0 0, L_00000281c514ad40;  1 drivers
v00000281c551a890_0 .net "control_ena", 0 0, v00000281c551b1f0_0;  1 drivers
v00000281c51bd3d0_0 .net "data", 7 0, L_00000281c51bd8d0;  alias, 1 drivers
v00000281c51bc2f0_0 .net "datactl_ena", 0 0, v00000281c51798b0_0;  1 drivers
v00000281c51bcd90_0 .net "fetch", 0 0, v00000281c51793b0_0;  alias, 1 drivers
v00000281c51bd790_0 .net "halt", 0 0, v00000281c5178c30_0;  alias, 1 drivers
v00000281c51bc1b0_0 .net "inc_pc", 0 0, v00000281c5178cd0_0;  1 drivers
v00000281c51bddd0_0 .net "ir_addr", 5 0, L_00000281c51bced0;  alias, 1 drivers
v00000281c51bd650_0 .net "load_acc", 0 0, v00000281c551a9d0_0;  1 drivers
v00000281c51bdd30_0 .net "load_ir", 0 0, v00000281c551aa70_0;  1 drivers
v00000281c51bc390_0 .net "load_pc", 0 0, v00000281c551ab10_0;  1 drivers
v00000281c51bd330_0 .net "opcode", 1 0, L_00000281c51bc7f0;  alias, 1 drivers
v00000281c51bc070_0 .net "pc_addr", 5 0, v00000281c551b6f0_0;  alias, 1 drivers
v00000281c51bc110_0 .net "rd", 0 0, v00000281c551bd30_0;  alias, 1 drivers
v00000281c51bbf30_0 .net "reset", 0 0, v00000281c51bd6f0_0;  1 drivers
v00000281c51bd0b0_0 .net "wr", 0 0, v00000281c551abb0_0;  alias, 1 drivers
v00000281c51bc250_0 .net "zero", 0 0, L_00000281c51bd290;  1 drivers
S_00000281c51360f0 .scope module, "accum_u" "accum" 3 71, 4 1 0, S_00000281c514bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "accum";
    .port_info 1 /INPUT 8 "data";
    .port_info 2 /INPUT 1 "ena";
    .port_info 3 /INPUT 1 "clk1";
    .port_info 4 /INPUT 1 "rst";
v00000281c5179130_0 .var "accum", 7 0;
v00000281c5178ff0_0 .net "clk1", 0 0, L_00000281c514ad40;  alias, 1 drivers
v00000281c51794f0_0 .net "data", 7 0, v00000281c51791d0_0;  alias, 1 drivers
v00000281c5178eb0_0 .net "ena", 0 0, v00000281c551a9d0_0;  alias, 1 drivers
v00000281c5179450_0 .net "rst", 0 0, v00000281c51bd6f0_0;  alias, 1 drivers
E_00000281c50f93b0 .event posedge, v00000281c5178ff0_0;
S_00000281c5136280 .scope module, "addr_u" "addr" 3 94, 5 1 0, S_00000281c514bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "addr";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 6 "ir_addr";
    .port_info 3 /INPUT 6 "pc_addr";
v00000281c5178e10_0 .net "addr", 5 0, L_00000281c51bc9d0;  alias, 1 drivers
v00000281c51789b0_0 .net "fetch", 0 0, v00000281c51793b0_0;  alias, 1 drivers
v00000281c51796d0_0 .net "ir_addr", 5 0, L_00000281c51bced0;  alias, 1 drivers
v00000281c5179630_0 .net "pc_addr", 5 0, v00000281c551b6f0_0;  alias, 1 drivers
L_00000281c51bc9d0 .functor MUXZ 6, L_00000281c51bced0, v00000281c551b6f0_0, v00000281c51793b0_0, C4<>;
S_00000281c5134270 .scope module, "alu_u" "alu" 3 62, 6 1 0, S_00000281c514bcf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "alu_out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 8 "accum";
    .port_info 4 /INPUT 1 "alu_clk";
    .port_info 5 /INPUT 2 "opcode";
P_00000281c50f5720 .param/l "ADD" 0 6 13, C4<11>;
P_00000281c50f5758 .param/l "DEC" 0 6 12, C4<10>;
P_00000281c50f5790 .param/l "INC" 0 6 11, C4<01>;
P_00000281c50f57c8 .param/l "JMP" 0 6 10, C4<00>;
v00000281c5179090_0 .net "accum", 7 0, v00000281c5179130_0;  alias, 1 drivers
v00000281c5178d70_0 .net "alu_clk", 0 0, v00000281c5179310_0;  alias, 1 drivers
v00000281c51791d0_0 .var "alu_out", 7 0;
v00000281c5179270_0 .net8 "data", 7 0, RS_00000281c517d1e8;  alias, 2 drivers
v00000281c5178b90_0 .net "opcode", 1 0, L_00000281c51bc7f0;  alias, 1 drivers
v00000281c5179590_0 .net "zero", 0 0, L_00000281c51bd290;  alias, 1 drivers
E_00000281c50f92f0 .event posedge, v00000281c5178d70_0;
L_00000281c51bd290 .reduce/nor v00000281c5179130_0;
S_00000281c5134400 .scope module, "clk_u" "clk" 3 40, 7 2 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clk1";
    .port_info 2 /OUTPUT 1 "fetch";
    .port_info 3 /OUTPUT 1 "alu_ena";
P_00000281c512e920 .param/l "idle" 0 7 16, C4<00000000>;
P_00000281c512e958 .param/l "s1" 0 7 8, C4<00000001>;
P_00000281c512e990 .param/l "s2" 0 7 9, C4<00000010>;
P_00000281c512e9c8 .param/l "s3" 0 7 10, C4<00000100>;
P_00000281c512ea00 .param/l "s4" 0 7 11, C4<00001000>;
P_00000281c512ea38 .param/l "s5" 0 7 12, C4<00010000>;
P_00000281c512ea70 .param/l "s6" 0 7 13, C4<00100000>;
P_00000281c512eaa8 .param/l "s7" 0 7 14, C4<01000000>;
P_00000281c512eae0 .param/l "s8" 0 7 15, C4<10000000>;
L_00000281c514ad40 .functor NOT 1, v00000281c51bcb10_0, C4<0>, C4<0>, C4<0>;
v00000281c5179310_0 .var "alu_ena", 0 0;
v00000281c5179810_0 .net "clk", 0 0, v00000281c51bcb10_0;  alias, 1 drivers
v00000281c5178af0_0 .net "clk1", 0 0, L_00000281c514ad40;  alias, 1 drivers
v00000281c51793b0_0 .var "fetch", 0 0;
v00000281c5179770_0 .var "state", 7 0;
E_00000281c50f9a70 .event posedge, v00000281c5179810_0;
S_00000281c512eb20 .scope module, "control_u" "control" 3 47, 8 2 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "inc_pc";
    .port_info 1 /OUTPUT 1 "load_acc";
    .port_info 2 /OUTPUT 1 "load_pc";
    .port_info 3 /OUTPUT 1 "rd";
    .port_info 4 /OUTPUT 1 "wr";
    .port_info 5 /OUTPUT 1 "load_ir";
    .port_info 6 /OUTPUT 1 "datactl_ena";
    .port_info 7 /OUTPUT 1 "halt";
    .port_info 8 /INPUT 1 "clk1";
    .port_info 9 /INPUT 1 "zero";
    .port_info 10 /INPUT 1 "ena";
    .port_info 11 /INPUT 2 "opcode";
P_00000281c512ecb0 .param/l "ADD" 0 8 17, C4<11>;
P_00000281c512ece8 .param/l "DEC" 0 8 16, C4<10>;
P_00000281c512ed20 .param/l "INC" 0 8 15, C4<01>;
P_00000281c512ed58 .param/l "JMP" 0 8 14, C4<00>;
v00000281c5178f50_0 .net "clk1", 0 0, L_00000281c514ad40;  alias, 1 drivers
v00000281c51798b0_0 .var "datactl_ena", 0 0;
v00000281c5178a50_0 .net "ena", 0 0, v00000281c551b1f0_0;  alias, 1 drivers
v00000281c5178c30_0 .var "halt", 0 0;
v00000281c5178cd0_0 .var "inc_pc", 0 0;
v00000281c551a9d0_0 .var "load_acc", 0 0;
v00000281c551aa70_0 .var "load_ir", 0 0;
v00000281c551ab10_0 .var "load_pc", 0 0;
v00000281c551ae30_0 .net "opcode", 1 0, L_00000281c51bc7f0;  alias, 1 drivers
v00000281c551bd30_0 .var "rd", 0 0;
v00000281c551b8d0_0 .var "state", 2 0;
v00000281c551abb0_0 .var "wr", 0 0;
v00000281c551bdd0_0 .net "zero", 0 0, L_00000281c51bd290;  alias, 1 drivers
E_00000281c50f9c30 .event negedge, v00000281c5178ff0_0;
S_00000281c512d410 .scope module, "counter_u" "counter" 3 101, 9 1 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 6 "pc_addr";
    .port_info 1 /INPUT 6 "ir_addr";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
v00000281c551b330_0 .net "clk", 0 0, v00000281c5178cd0_0;  alias, 1 drivers
v00000281c551aed0_0 .net "ir_addr", 5 0, L_00000281c51bced0;  alias, 1 drivers
v00000281c551a7f0_0 .net "load", 0 0, v00000281c551ab10_0;  alias, 1 drivers
v00000281c551b6f0_0 .var "pc_addr", 5 0;
v00000281c551b010_0 .net "rst", 0 0, v00000281c51bd6f0_0;  alias, 1 drivers
E_00000281c50f9ef0 .event posedge, v00000281c5179450_0, v00000281c5178cd0_0;
S_00000281c512d5a0 .scope module, "datactl_u" "datactl" 3 79, 10 1 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "data_ena";
o00000281c517d998 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000281c551bbf0_0 name=_ivl_0
v00000281c551ac50_0 .net "data", 7 0, L_00000281c51bd8d0;  alias, 1 drivers
v00000281c551b510_0 .net "data_ena", 0 0, v00000281c51798b0_0;  alias, 1 drivers
v00000281c551a930_0 .net "in", 7 0, v00000281c51791d0_0;  alias, 1 drivers
L_00000281c51bd8d0 .functor MUXZ 8, o00000281c517d998, v00000281c51791d0_0, v00000281c51798b0_0, C4<>;
S_00000281c512aac0 .scope module, "machinect_u" "machinect" 3 123, 11 2 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "ena";
    .port_info 1 /INPUT 1 "fetch";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "clk1";
v00000281c551b830_0 .net "clk1", 0 0, L_00000281c514ad40;  alias, 1 drivers
v00000281c551b1f0_0 .var "ena", 0 0;
v00000281c551a110_0 .net "fetch", 0 0, v00000281c51793b0_0;  alias, 1 drivers
v00000281c551af70_0 .net "rst", 0 0, v00000281c51bd6f0_0;  alias, 1 drivers
S_00000281c512ac50 .scope module, "ram_u" "ram" 3 109, 12 1 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "ena";
v00000281c551a1b0_0 .var "R_0", 7 0;
v00000281c551be70_0 .var "R_1", 7 0;
v00000281c551b970_0 .var "R_2", 7 0;
v00000281c551ba10_0 .var "R_3", 7 0;
v00000281c551b290_0 .net "addr", 5 0, L_00000281c51bc9d0;  alias, 1 drivers
v00000281c551acf0_0 .var "data", 7 0;
o00000281c517dc08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000281c551bab0_0 .net "din", 7 0, o00000281c517dc08;  0 drivers
v00000281c551b0b0_0 .net "ena", 0 0, v00000281c51793b0_0;  alias, 1 drivers
v00000281c551ad90_0 .net "read", 0 0, v00000281c551bd30_0;  alias, 1 drivers
o00000281c517dc38 .functor BUFZ 1, C4<z>; HiZ drive
v00000281c551b3d0_0 .net "write", 0 0, o00000281c517dc38;  0 drivers
E_00000281c50f6e70 .event anyedge, v00000281c51789b0_0, v00000281c551bd30_0;
S_00000281c5142780 .scope module, "register_u" "register" 3 85, 13 1 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "opcode";
    .port_info 1 /OUTPUT 6 "ir_addr";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /INPUT 1 "ena";
    .port_info 4 /INPUT 1 "clk1";
    .port_info 5 /INPUT 1 "rst";
v00000281c551bf10_0 .net "clk1", 0 0, L_00000281c514ad40;  alias, 1 drivers
v00000281c551a070_0 .net8 "data", 7 0, RS_00000281c517d1e8;  alias, 2 drivers
v00000281c551a250_0 .net "ena", 0 0, v00000281c551aa70_0;  alias, 1 drivers
v00000281c551b790_0 .net "ir_addr", 5 0, L_00000281c51bced0;  alias, 1 drivers
v00000281c551bb50_0 .var "opc_iraddr", 7 0;
v00000281c551b470_0 .net "opcode", 1 0, L_00000281c51bc7f0;  alias, 1 drivers
v00000281c551b150_0 .net "rst", 0 0, v00000281c51bd6f0_0;  alias, 1 drivers
L_00000281c51bc7f0 .part v00000281c551bb50_0, 6, 2;
L_00000281c51bced0 .part v00000281c551bb50_0, 0, 6;
S_00000281c5142910 .scope module, "rom_u" "rom" 3 116, 14 1 0, S_00000281c514bcf0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 8 "data";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "ena";
P_00000281c50b8220 .param/l "ADD_accum_3" 0 14 10, C4<11000011>;
P_00000281c50b8258 .param/l "INC_accum" 0 14 9, C4<01000011>;
v00000281c551a4d0_0 .net "addr", 5 0, L_00000281c51bc9d0;  alias, 1 drivers
v00000281c551a430_0 .var "data", 7 0;
v00000281c551a570_0 .net "ena", 0 0, v00000281c51793b0_0;  alias, 1 drivers
v00000281c551b5b0_0 .net "read", 0 0, v00000281c551bd30_0;  alias, 1 drivers
    .scope S_00000281c5134400;
T_0 ;
    %wait E_00000281c50f9a70;
    %load/vec4 v00000281c5179770_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000281c5179310_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000281c5179310_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000281c51793b0_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.3 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.4 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.5 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000281c51793b0_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000281c5179770_0, 0;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_00000281c512eb20;
T_1 ;
    %wait E_00000281c50f9c30;
    %load/vec4 v00000281c5178a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000281c551b8d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_1.6, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_1.7, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_1.8, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/x;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 8, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.6 ;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
T_1.15 ;
T_1.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.7 ;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.17;
T_1.16 ;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 1, 0, 2;
    %jmp/1 T_1.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.20;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
T_1.22 ;
T_1.19 ;
T_1.17 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.8 ;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 3, 0, 2;
    %jmp/1 T_1.26, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_1.26;
    %jmp/1 T_1.25, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000281c551ae30_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.25;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
T_1.24 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c551bd30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551ab10_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551a9d0_0, 0;
    %assign/vec4 v00000281c5178cd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v00000281c5178c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c51798b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000281c551aa70_0, 0;
    %assign/vec4 v00000281c551abb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000281c551b8d0_0, 0;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000281c5134270;
T_2 ;
    %wait E_00000281c50f92f0;
    %load/vec4 v00000281c5178b90_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_2.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_2.1, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_2.2, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v00000281c51791d0_0, 0;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v00000281c5179270_0;
    %load/vec4 v00000281c5179090_0;
    %add;
    %assign/vec4 v00000281c51791d0_0, 0;
    %vpi_call 6 21 "$display", "test%h,data=%h,accum=%h", v00000281c51791d0_0, v00000281c5179270_0, v00000281c5179090_0 {0 0 0};
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v00000281c5179090_0;
    %assign/vec4 v00000281c51791d0_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v00000281c5179090_0;
    %addi 1, 0, 8;
    %store/vec4 v00000281c51791d0_0, 0, 8;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v00000281c5179090_0;
    %subi 1, 0, 8;
    %store/vec4 v00000281c51791d0_0, 0, 8;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000281c51360f0;
T_3 ;
    %wait E_00000281c50f93b0;
    %load/vec4 v00000281c5179450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000281c5179130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000281c5178eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000281c51794f0_0;
    %assign/vec4 v00000281c5179130_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000281c5142780;
T_4 ;
    %wait E_00000281c50f93b0;
    %load/vec4 v00000281c551b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000281c551bb50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000281c551a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000281c551a070_0;
    %assign/vec4 v00000281c551bb50_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000281c512d410;
T_5 ;
    %wait E_00000281c50f9ef0;
    %load/vec4 v00000281c551b010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000281c551b6f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000281c551a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000281c551aed0_0;
    %assign/vec4 v00000281c551b6f0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000281c551b6f0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000281c551b6f0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000281c512ac50;
T_6 ;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v00000281c551a1b0_0, 0, 8;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v00000281c551be70_0, 0, 8;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v00000281c551b970_0, 0, 8;
    %pushi/vec4 243, 0, 8;
    %store/vec4 v00000281c551ba10_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_00000281c512ac50;
T_7 ;
    %wait E_00000281c50f6e70;
    %load/vec4 v00000281c551b0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000281c551ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000281c551b290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v00000281c551acf0_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v00000281c551a1b0_0;
    %assign/vec4 v00000281c551acf0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v00000281c551be70_0;
    %assign/vec4 v00000281c551acf0_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v00000281c551b970_0;
    %assign/vec4 v00000281c551acf0_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v00000281c551ba10_0;
    %assign/vec4 v00000281c551acf0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000281c551b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v00000281c551b290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v00000281c551bab0_0;
    %assign/vec4 v00000281c551a1b0_0, 0;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v00000281c551bab0_0;
    %assign/vec4 v00000281c551be70_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v00000281c551bab0_0;
    %assign/vec4 v00000281c551b970_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v00000281c551bab0_0;
    %assign/vec4 v00000281c551ba10_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
T_7.10 ;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v00000281c551acf0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000281c5142910;
T_8 ;
    %wait E_00000281c50f6e70;
    %load/vec4 v00000281c551b5b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v00000281c551a570_0;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000281c551a4d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.3 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.4 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.5 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.6 ;
    %pushi/vec4 67, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.7 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.8 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.9 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.10 ;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v00000281c551a430_0, 0;
    %jmp T_8.12;
T_8.12 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 255, 8;
    %assign/vec4 v00000281c551a430_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000281c512aac0;
T_9 ;
    %wait E_00000281c50f93b0;
    %load/vec4 v00000281c551af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000281c551b1f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000281c551a110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000281c551b1f0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000281c50f5de0;
T_10 ;
    %delay 50, 0;
    %load/vec4 v00000281c51bcb10_0;
    %inv;
    %store/vec4 v00000281c51bcb10_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_00000281c50f5de0;
T_11 ;
    %vpi_call 2 27 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000281c514bcf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281c51bcb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281c51bd6f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000281c51bd6f0_0, 0, 1;
    %delay 880, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000281c51bd6f0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "cputop.v";
    "./CPU.v";
    "./accum.v";
    "./addr.v";
    "./alu.v";
    "./clk.v";
    "./control.v";
    "./counter.v";
    "./datactl.v";
    "./machinect.v";
    "./ram.v";
    "./register.v";
    "./rom.v";
