@W: MT530 :"c:\microsemi_prj\hw7\skewedproblemcounter\hdl\mycounter.v":28:0:28:5|Found inferred clock myCounter|CLK which controls 16 sequential elements including Q[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
