//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};

.visible .entry triton_(
	.param .u64 triton__param_0,
	.param .u64 triton__param_1,
	.param .u64 triton__param_2,
	.param .u64 triton__param_3,
	.param .u32 triton__param_4
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<16>;
	.reg .b16 	%rs<9>;
	.reg .b32 	%r<42>;
	.reg .f32 	%f<78>;
	.reg .b64 	%rd<18>;
	.loc	1 18 0
$L__func_begin0:
	.loc	1 18 0

	ld.param.u32 	%r3, [triton__param_4];
	ld.param.u64 	%rd5, [triton__param_0];
	ld.param.u64 	%rd6, [triton__param_1];
$L__tmp0:
	.loc	1 19 28
	// begin inline asm
	mov.u32 %r4, %ctaid.x;
	// end inline asm
	.loc	1 19 33
	shl.b32 	%r17, %r4, 9;
	ld.param.u64 	%rd7, [triton__param_2];
	.loc	1 20 36
	mov.u32 	%r18, %tid.x;
	shl.b32 	%r19, %r18, 1;
	and.b32  	%r20, %r19, 510;
	.loc	1 20 23
	or.b32  	%r1, %r17, %r20;
	.loc	1 21 21
	setp.lt.s32 	%p7, %r1, %r3;
	.loc	1 23 20
	mul.hi.s32 	%r22, %r1, -2004318071;
	mad.lo.s32 	%r23, %r1, 1, %r22;
	shr.u32 	%r24, %r23, 31;
	shr.s32 	%r25, %r23, 13;
	add.s32 	%r26, %r25, %r24;
	mul.lo.s32 	%r27, %r26, 15360;
	sub.s32 	%r2, %r1, %r27;
	.loc	1 29 18
	setp.lt.s32 	%p8, %r2, 3072;
	.loc	1 30 42
	mad.lo.s32 	%r28, %r26, 3072, %r2;
	.loc	1 30 30
	mul.wide.s32 	%rd8, %r28, 2;
	add.s64 	%rd2, %rd5, %rd8;
	.loc	1 30 54
	and.pred  	%p1, %p7, %p8;
	mov.b32 	%r6, 0;
	.loc	1 30 47
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	@!%p1 mov.u32 %r5, %r6;
	// end inline asm
	cvt.u16.u32 	%rs1, %r5;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs2}, %r5; }
	.loc	1 30 105
	// begin inline asm
	cvt.f32.bf16 %r7, %rs1;
	// end inline asm
	// begin inline asm
	cvt.f32.bf16 %r8, %rs2;
	// end inline asm
	.loc	1 31 19
	setp.gt.s32 	%p9, %r2, 3071;
	.loc	1 34 37
	mul.lo.s32 	%r29, %r26, 12288;
	.loc	1 34 30
	cvt.s64.s32 	%rd9, %r29;
	cvt.s64.s32 	%rd10, %r2;
	add.s64 	%rd11, %rd9, %rd10;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd6, %rd12;
	add.s64 	%rd3, %rd13, -6144;
	.loc	1 34 67
	and.pred  	%p3, %p7, %p9;
	.loc	1 34 60
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r9 }, [ %rd3 + 0 ];
	@!%p3 mov.u32 %r9, %r6;
	// end inline asm
	cvt.u16.u32 	%rs3, %r9;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs4}, %r9; }
	.loc	1 34 118
	// begin inline asm
	cvt.f32.bf16 %r11, %rs3;
	// end inline asm
	mov.b32 	%f15, %r11;
	// begin inline asm
	cvt.f32.bf16 %r12, %rs4;
	// end inline asm
	mov.b32 	%f16, %r12;
	.loc	1 35 31
	mul.wide.s32 	%rd14, %r2, 2;
	add.s64 	%rd15, %rd7, %rd14;
	add.s64 	%rd4, %rd15, -6144;
	.loc	1 35 46
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p3 ld.global.L1::evict_last.b32 { %r13 }, [ %rd4 + 0 ];
	@!%p3 mov.u32 %r13, %r6;
	// end inline asm
	cvt.u16.u32 	%rs5, %r13;
	{ .reg .b16 tmp; mov.b32 {tmp, %rs6}, %r13; }
	.loc	1 35 104
	// begin inline asm
	cvt.f32.bf16 %r15, %rs5;
	// end inline asm
	mov.b32 	%f17, %r15;
	// begin inline asm
	cvt.f32.bf16 %r16, %rs6;
	// end inline asm
	mov.b32 	%f18, %r16;
	.loc	1 36 19
	add.f32 	%f3, %f15, %f17;
	add.f32 	%f4, %f16, %f18;
	.loc	1 40 20
	mul.f32 	%f19, %f3, %f3;
	mul.f32 	%f20, %f4, %f4;
	.loc	1 41 20
	mul.f32 	%f21, %f3, %f19;
	mul.f32 	%f22, %f4, %f20;
	.loc	1 44 20
	fma.rn.f32 	%f23, %f21, 0f3D372713, %f3;
	fma.rn.f32 	%f24, %f22, 0f3D372713, %f4;
	.loc	1 46 20
	mul.f32 	%f5, %f23, 0f3F4C422A;
	mul.f32 	%f6, %f24, 0f3F4C422A;
	.loc	1 47 27
	abs.ftz.f32 	%f7, %f5;
	setp.ltu.f32 	%p10, %f7, 0f3F19999A;
	mov.f32 	%f69, 0f3F800000;
	mov.f32 	%f70, 0fC0000000;
	mov.f32 	%f71, 0fBD563CAE;
	mov.f32 	%f72, 0f3C80F082;
	mov.f32 	%f73, 0f3E085941;
	mov.f32 	%f74, 0fBEAAA9ED;
	mov.f32 	%f75, 0f00000000;
	@%p10 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:
	mul.f32 	%f33, %f5, %f5;
	fma.rn.ftz.f32 	%f36, %f72, %f33, %f71;
	fma.rn.ftz.f32 	%f38, %f36, %f33, %f73;
	fma.rn.ftz.f32 	%f40, %f38, %f33, %f74;
	fma.rn.ftz.f32 	%f42, %f40, %f33, %f75;
	fma.rn.ftz.f32 	%f76, %f42, %f5, %f5;
	bra.uni 	$L__BB0_3;
$L__BB0_1:
	mul.f32 	%f27, %f7, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f28, %f27;
	add.f32 	%f26, %f28, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f25,%f26;
	// end inline asm
	fma.rn.ftz.f32 	%f31, %f25, %f70, %f69;
	setp.ge.f32 	%p11, %f7, 0f41102CB4;
	selp.f32 	%f32, 0f3F800000, %f31, %p11;
	mov.b32 	%r30, %f32;
	mov.b32 	%r31, %f5;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, %r30;
	mov.b32 	%f76, %r33;
$L__BB0_3:
	.loc	1 0 27
	ld.param.u64 	%rd1, [triton__param_3];
	mov.b32 	%f1, %r7;
	mov.b32 	%f2, %r8;
	.loc	1 47 27
	abs.ftz.f32 	%f11, %f6;
	setp.ltu.f32 	%p12, %f11, 0f3F19999A;
	@%p12 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;
$L__BB0_5:
	mul.f32 	%f51, %f6, %f6;
	fma.rn.ftz.f32 	%f54, %f72, %f51, %f71;
	fma.rn.ftz.f32 	%f56, %f54, %f51, %f73;
	fma.rn.ftz.f32 	%f58, %f56, %f51, %f74;
	fma.rn.ftz.f32 	%f60, %f58, %f51, %f75;
	fma.rn.ftz.f32 	%f77, %f60, %f6, %f6;
	bra.uni 	$L__BB0_6;
$L__BB0_4:
	mul.f32 	%f45, %f11, 0f4038AA3B;
	ex2.approx.ftz.f32 	%f46, %f45;
	add.f32 	%f44, %f46, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f43,%f44;
	// end inline asm
	fma.rn.ftz.f32 	%f49, %f43, %f70, %f69;
	setp.ge.f32 	%p13, %f11, 0f41102CB4;
	selp.f32 	%f50, 0f3F800000, %f49, %p13;
	mov.b32 	%r34, %f50;
	mov.b32 	%r35, %f6;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, %r34;
	mov.b32 	%f77, %r37;
$L__BB0_6:
	.loc	1 39 20
	mul.f32 	%f61, %f4, 0f3F000000;
	mul.f32 	%f62, %f3, 0f3F000000;
	.loc	1 49 20
	add.f32 	%f63, %f76, 0f3F800000;
	add.f32 	%f64, %f77, 0f3F800000;
	.loc	1 50 20
	mul.f32 	%f65, %f62, %f63;
	mul.f32 	%f66, %f61, %f64;
	.loc	1 54 33
	selp.f32 	%f67, %f1, %f65, %p8;
	selp.f32 	%f68, %f2, %f66, %p8;
	.loc	1 55 25
	mul.wide.s32 	%rd17, %r1, 2;
	add.s64 	%rd16, %rd1, %rd17;
	.loc	1 55 37
	mov.b32 	%r38, %f67;
	// begin inline asm
	cvt.rn.bf16.f32 %rs7, %r38;
	// end inline asm
	mov.b32 	%r39, %f68;
	// begin inline asm
	cvt.rn.bf16.f32 %rs8, %r39;
	// end inline asm
	mov.b32 	%r41, {%rs7, %rs8};
	// begin inline asm
	@%p7 st.global.b32 [ %rd16 + 0 ], { %r41 };
	// end inline asm
	.loc	1 55 4
	ret;
$L__tmp1:
$L__func_end0:

}
	.file	1 "/opt/inductor_cache/g4/cg4jqz3pxxnbi34ji25dh6oryzkltgw74p6kqfao7ilfn44msqfa.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 0
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 116
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 99
.b8 103
.b8 52
.b8 106
.b8 113
.b8 122
.b8 51
.b8 112
.b8 120
.b8 120
.b8 110
.b8 98
.b8 105
.b8 51
.b8 52
.b8 106
.b8 105
.b8 50
.b8 53
.b8 100
.b8 104
.b8 54
.b8 111
.b8 114
.b8 121
.b8 122
.b8 107
.b8 108
.b8 116
.b8 103
.b8 119
.b8 55
.b8 52
.b8 112
.b8 54
.b8 107
.b8 113
.b8 102
.b8 97
.b8 111
.b8 55
.b8 105
.b8 108
.b8 102
.b8 110
.b8 52
.b8 52
.b8 109
.b8 115
.b8 113
.b8 102
.b8 97
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 111
.b8 112
.b8 116
.b8 47
.b8 105
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 103
.b8 52
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
	}
	.section	.debug_loc	{	}
