Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Tue Jun 21 16:45:44 2016
| Host         : darkin-UX303LN running 64-bit elementary OS Freya
| Command      : report_timing_summary -file ./report/doImgProc_timing_routed.rpt
| Design       : doImgProc
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 124 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 101 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.097        0.000                      0                 2031        0.075        0.000                      0                 2031        4.500        0.000                       0                   923  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.097        0.000                      0                 2031        0.075        0.000                      0                 2031        4.500        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 tmp_15_reg_1509_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.821ns  (logic 2.087ns (26.685%)  route 5.734ns (73.315%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 11.495 - 10.000 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=922, unset)          1.661     1.661    ap_clk
    SLICE_X37Y15         FDRE                                         r  tmp_15_reg_1509_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y15         FDRE (Prop_fdre_C_Q)         0.456     2.117 r  tmp_15_reg_1509_reg[4]/Q
                         net (fo=10, routed)          2.026     4.143    tmp_15_reg_1509[4]
    SLICE_X39Y3          LUT4 (Prop_lut4_I0_O)        0.124     4.267 r  valInWindow_0_maxVal_1_0_2_i_reg_1549[7]_i_10/O
                         net (fo=1, routed)           0.000     4.267    valInWindow_0_maxVal_1_0_2_i_reg_1549[7]_i_10_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.665 r  valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[7]_i_3/CO[3]
                         net (fo=20, routed)          1.029     5.694    valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[7]_i_3_n_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I2_O)        0.150     5.844 f  valInWindow_0_maxVal_1_0_2_i_reg_1549[7]_i_23/O
                         net (fo=2, routed)           0.466     6.311    valInWindow_0_maxVal_1_0_1_i_fu_866_p3[3]
    SLICE_X38Y4          LUT6 (Prop_lut6_I4_O)        0.328     6.639 r  valInWindow_0_maxVal_1_0_2_i_reg_1549[7]_i_15/O
                         net (fo=1, routed)           0.643     7.282    valInWindow_0_maxVal_1_0_2_i_reg_1549[7]_i_15_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.789 r  valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[7]_i_4/CO[3]
                         net (fo=8, routed)           0.956     8.745    valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[7]_i_4_n_0
    SLICE_X38Y3          LUT5 (Prop_lut5_I4_O)        0.124     8.869 r  valInWindow_0_maxVal_1_0_2_i_reg_1549[5]_i_1/O
                         net (fo=1, routed)           0.613     9.482    valInWindow_0_maxVal_1_0_2_i_fu_877_p3[5]
    SLICE_X38Y3          FDRE                                         r  valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=922, unset)          1.495    11.495    ap_clk
    SLICE_X38Y3          FDRE                                         r  valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[5]/C
                         clock pessimism              0.149    11.644    
                         clock uncertainty           -0.035    11.609    
    SLICE_X38Y3          FDRE (Setup_fdre_C_D)       -0.030    11.579    valInWindow_0_maxVal_1_0_2_i_reg_1549_reg[5]
  -------------------------------------------------------------------
                         required time                         11.579    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 valInWindow_0_minVal_1_2_i_reg_1635_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            valInWindow_0_minVal_1_2_1_i_reg_1665_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.195%)  route 0.216ns (50.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=922, unset)          0.561     0.561    ap_clk
    SLICE_X46Y6          FDRE                                         r  valInWindow_0_minVal_1_2_i_reg_1635_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  valInWindow_0_minVal_1_2_i_reg_1635_reg[3]/Q
                         net (fo=3, routed)           0.216     0.941    valInWindow_0_minVal_1_2_i_reg_1635[3]
    SLICE_X53Y6          LUT3 (Prop_lut3_I1_O)        0.045     0.986 r  valInWindow_0_minVal_1_2_1_i_reg_1665[3]_i_1/O
                         net (fo=1, routed)           0.000     0.986    valInWindow_0_minVal_1_2_1_i_fu_1063_p3[3]
    SLICE_X53Y6          FDRE                                         r  valInWindow_0_minVal_1_2_1_i_reg_1665_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=922, unset)          0.824     0.824    ap_clk
    SLICE_X53Y6          FDRE                                         r  valInWindow_0_minVal_1_2_1_i_reg_1665_reg[3]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.092     0.911    valInWindow_0_minVal_1_2_1_i_reg_1665_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   doImgProc_KERNEL_BUS_s_axi_U/int_kernel/gen_write[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y4   A[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y17  doImgProc_KERNEL_BUS_s_axi_U/rdata_data_reg[16]/C



