// Seed: 2127862997
module module_0 (
    input  tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output tri   id_3,
    output wor   id_4
);
  assign id_3 = id_2;
  always @(1 or posedge -1'b0) begin : LABEL_0
    $clog2(69);
    ;
  end
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd12,
    parameter id_3 = 32'd0,
    parameter id_7 = 32'd6
) (
    input tri0 id_0,
    input wire _id_1,
    input wor id_2,
    input uwire _id_3,
    input tri1 id_4,
    input wor id_5,
    output wor id_6,
    input tri1 _id_7,
    input wand id_8,
    input tri0 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input tri id_12,
    input tri0 id_13,
    output wand id_14
);
  always @* begin : LABEL_0
    if (1 && -1) disable id_16;
  end
  wire id_17;
  logic [1 : id_7  ==  id_1  +  -1] id_18 = id_5;
  assign id_14 = id_13;
  logic [id_3  ==  -1 : 1 'b0] id_19;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_2,
      id_14,
      id_10
  );
  assign modCall_1.id_3 = 0;
  wire id_20;
endmodule
