library verilog;
use verilog.vl_types.all;
entity access_dirty_check_unit is
    port(
        r_req_store     : in     vl_logic;
        pte_a           : in     vl_logic;
        pte_d           : in     vl_logic;
        AD_bit_not_ok   : out    vl_logic
    );
end access_dirty_check_unit;
