Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Wed Mar 14 15:56:46 2018
| Host             : DESKTOP-RQADDVB running 64-bit major release  (build 9200)
| Command          : report_power -file SevenSegment_wrapper_power_routed.rpt -pb SevenSegment_wrapper_power_summary_routed.pb
| Design           : SevenSegment_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.223 |
| Dynamic (W)              | 0.151 |
| Device Static (W)        | 0.072 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        8 |       --- |             --- |
| Slice Logic    |     0.003 |      250 |       --- |             --- |
|   LUT as Logic |     0.003 |      130 |     20800 |            0.63 |
|   CARRY4       |    <0.001 |       11 |      8150 |            0.13 |
|   Register     |    <0.001 |       51 |     41600 |            0.12 |
|   Others       |     0.000 |       29 |       --- |             --- |
| Signals        |     0.003 |      215 |       --- |             --- |
| MMCM           |     0.106 |        1 |         5 |           20.00 |
| I/O            |     0.039 |       36 |       106 |           33.96 |
| Static Power   |     0.072 |          |           |                 |
| Total          |     0.223 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.007 |      0.010 |
| Vccaux    |       1.800 |     0.073 |       0.060 |      0.013 |
| Vcco33    |       3.300 |     0.012 |       0.011 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------+-----------------------------------------------------------------+-----------------+
| Clock                               | Domain                                                          | Constraint (ns) |
+-------------------------------------+-----------------------------------------------------------------+-----------------+
| clk_out1_SevenSegment_clk_wiz_0_1   | SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1 |            20.0 |
| clk_out1_SevenSegment_clk_wiz_0_1_1 | SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1 |            20.0 |
| clkfbout_SevenSegment_clk_wiz_0_1   | SevenSegment_i/clk_wiz_0/inst/clkfbout_SevenSegment_clk_wiz_0_1 |            10.0 |
| clkfbout_SevenSegment_clk_wiz_0_1_1 | SevenSegment_i/clk_wiz_0/inst/clkfbout_SevenSegment_clk_wiz_0_1 |            10.0 |
| sys_clk_pin                         | sys_clock                                                       |            10.0 |
| sys_clock                           | sys_clock                                                       |            10.0 |
+-------------------------------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| SevenSegment_wrapper                    |     0.151 |
|   SevenSegment_i                        |     0.112 |
|     SevenSegmentDriver_0                |     0.006 |
|       inst                              |     0.001 |
|         Mux                             |    <0.001 |
|         clkInst                         |    <0.001 |
|     c_addsub_0                          |    <0.001 |
|       U0                                |    <0.001 |
|         xst_addsub                      |    <0.001 |
|           i_baseblox.i_baseblox_addsub  |    <0.001 |
|             no_pipelining.the_addsub    |    <0.001 |
|               i_lut6.i_lut6_addsub      |    <0.001 |
|                 i_q.i_simple.qreg       |    <0.001 |
|     c_counter_binary_0                  |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseip.i_xbip_counter       |    <0.001 |
|             i_fabric.i_fab              |    <0.001 |
|               i_seg[1].i_sum_reg        |    <0.001 |
|     c_counter_binary_1                  |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|     c_shift_ram_0                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|             gen_output_regs.output_regs |    <0.001 |
|     c_shift_ram_1                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|             gen_output_regs.output_regs |    <0.001 |
|     c_shift_ram_2                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|             gen_output_regs.output_regs |    <0.001 |
|     c_shift_ram_3                       |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_bb_inst                     |    <0.001 |
|             gen_output_regs.output_regs |    <0.001 |
|     clk_wiz_0                           |     0.106 |
|       inst                              |     0.106 |
|     xlconcat_0                          |     0.000 |
+-----------------------------------------+-----------+


