#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Jul 11 11:56:57 2022
# Process ID: 6080
# Log file: C:/Users/Student/Desktop/fibnovi/fib_done/planAhead_run_3/planAhead.log
# Journal file: C:/Users/Student/Desktop/fibnovi/fib_done/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -832 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Student/Desktop/fibnovi/fib_done/pa.fromHdl.tcl
# create_project -name fib_done -dir "C:/Users/Student/Desktop/fibnovi/fib_done/planAhead_run_3" -part xc3s500efg320-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "kb_test.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Student/Desktop/fibnovi/fib_done/kb_test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {uart_tx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart_rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ps2_rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mod_m_counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fifo.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {uart.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {key2ascii.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {kb_code.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {fib.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dekadski.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dbc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {kb_test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top kb_test $srcset
# add_files [list {kb_test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/uart_tx.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/uart_rx.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/ps2_rx.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/mod_m_counter.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/fifo.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/uart.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/key2ascii.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/kb_code.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/fib.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/dekadski.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/dbc.v" into library work
Analyzing Verilog file "C:/Users/Student/Desktop/fibnovi/fib_done/kb_test.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/Student/Desktop/fibnovi/fib_done/kb_test.ucf]
Finished Parsing UCF File [C:/Users/Student/Desktop/fibnovi/fib_done/kb_test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: ce934203
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 569.629 ; gain = 139.211
update_compile_order -fileset sim_1
startgroup
set_property package_pin U16 [get_ports sw]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/Student/Desktop/fibnovi/fib_done\planAhead_pid6080.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jul 11 11:58:27 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
