0.6
2019.2
Nov  6 2019
21:42:20
/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sim_1/imports/new/signal_generator_tb.vhd,1605290986,vhdl,,,,signal_generator_tb,,,,,,,,
/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/ip/ram_12x16/sim/ram_12x16.v,1605290006,verilog,,,,ram_12x16,,,,,,,,
/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/clock_divider.vhd,1605280330,vhdl,,,,clk_divider,,,,,,,,
/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/dac_channel.vhd,1605289554,vhdl,/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd,,,dac;dac_channel,,,,,,,,
/home/lukas/01_Studium/02_DigiSys_CAE/Projektaufgabe/signal_generator_vivado/signal_generator_vivado.srcs/sources_1/new/signal_generator.vhd,1605290153,vhdl,,,,signal_generator,,,,,,,,
