{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 22:10:22 2020 " "Info: Processing started: Mon Sep 07 22:10:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TrafficLight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file TrafficLight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Info: Found entity 1: TrafficLight" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Info: Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst21 " "Info: Elaborating entity \"74160\" for hierarchy \"74160:inst21\"" {  } { { "TrafficLight.bdf" "inst21" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst21 " "Info: Elaborated megafunction instantiation \"74160:inst21\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 11640 11760 4584 "inst21" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74190 74190:inst34 " "Info: Elaborating entity \"74190\" for hierarchy \"74190:inst34\"" {  } { { "TrafficLight.bdf" "inst34" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 11600 11720 3992 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74190:inst34 " "Info: Elaborated megafunction instantiation \"74190:inst34\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 3832 11600 11720 3992 "inst34" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Main_Red GND " "Warning (13410): Pin \"Main_Red\" is stuck at GND" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4472 12392 12568 4488 "Main_Red" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Main_Yellow GND " "Warning (13410): Pin \"Main_Yellow\" is stuck at GND" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4424 12400 12576 4440 "Main_Yellow" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Main_Green VCC " "Warning (13410): Pin \"Main_Green\" is stuck at VCC" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4400 12392 12568 4416 "Main_Green" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Vice_Red VCC " "Warning (13410): Pin \"Vice_Red\" is stuck at VCC" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4600 12384 12560 4616 "Vice_Red" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Vice_Yellow GND " "Warning (13410): Pin \"Vice_Yellow\" is stuck at GND" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4680 12392 12568 4696 "Vice_Yellow" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Vice_Green GND " "Warning (13410): Pin \"Vice_Green\" is stuck at GND" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4568 12384 12560 4584 "Vice_Green" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name " "Warning (15610): No output dependent on input pin \"pin_name\"" {  } { { "TrafficLight.bdf" "" { Schematic "F:/VHDL/ClassDesign2/TrafficLight.bdf" { { 4000 11280 11448 4016 "pin_name" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Info: Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 22:10:23 2020 " "Info: Processing ended: Mon Sep 07 22:10:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
