
---------- Begin Simulation Statistics ----------
final_tick                               1550011905500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  21548                       # Simulator instruction rate (inst/s)
host_mem_usage                                 974900                       # Number of bytes of host memory used
host_op_rate                                    23058                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 46409.03                       # Real time elapsed on the host
host_tick_rate                               33398932                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1070101878                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.550012                       # Number of seconds simulated
sim_ticks                                1550011905500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.969286                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits               192238540                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            192297603                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          11473240                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         393189734                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1254331                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1254708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              377                       # Number of indirect misses.
system.cpu.branchPred.lookups               423909184                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect    135878581                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     71039747                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect    121559264                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     85359064                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect       420936                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong       159335                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     26283394                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      6370187                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      4453758                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6      2768441                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      7433658                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8      3569093                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9      2724969                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      4001922                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      2591740                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12      3192965                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13      2257364                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14      2079264                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15      1441355                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16      1313324                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17      1759111                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18      1507845                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19      1414729                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20       977778                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22      1660378                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24      1343852                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26      1459152                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      1169077                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect      3417837                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit      1859577                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong      1259776                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect    119713434                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong       773359                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      6388885                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      4097067                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      4973430                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      6240199                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      5197992                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      5616184                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      7977450                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11      4261413                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      4062983                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      3897642                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14      3803542                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      2786549                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16      3119294                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17      2183713                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18      2469248                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19      2128902                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      2874666                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      2003309                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24      1474854                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26      1838027                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28      1633005                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30      2745002                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     71076713                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       956480                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong      6019030                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 6081042                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 629956239                       # number of cc regfile reads
system.cpu.cc_regfile_writes                596106018                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts          11472511                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  232364776                       # Number of branches committed
system.cpu.commit.bw_lim_events              55796103                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls          421441                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       525140644                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1007290067                       # Number of instructions committed
system.cpu.commit.committedOps             1077391944                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   3015493254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.357285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.331318                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   2678622013     88.83%     88.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    132040172      4.38%     93.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     65654083      2.18%     95.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     25787107      0.86%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     25055235      0.83%     97.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     13232101      0.44%     97.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     11213064      0.37%     97.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      8093376      0.27%     98.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     55796103      1.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   3015493254                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              5221681                       # Number of function calls committed.
system.cpu.commit.int_insts                 905648218                       # Number of committed integer instructions.
system.cpu.commit.loads                     258286227                       # Number of loads committed
system.cpu.commit.membars                      421028                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       306710      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        708990297     65.81%     65.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2687336      0.25%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          714571      0.07%     66.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          714579      0.07%     66.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp          613438      0.06%     66.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         829535      0.08%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       258286227     23.97%     90.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      104249248      9.68%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1077391944                       # Class of committed instruction
system.cpu.commit.refs                      362535475                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   7160261                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000001                       # Number of Instructions Simulated
system.cpu.committedOps                    1070101878                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.100024                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.100024                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles            2542460118                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   737                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved            171484405                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1703134347                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                231712191                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 251629341                       # Number of cycles decode is running
system.cpu.decode.SquashCycles               11515804                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1194                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              53904915                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   423909184                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 239116891                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    2747367242                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               2184924                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1817457155                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                23033066                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.136744                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          332338510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          199573913                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.586272                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         3091222369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.618284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.838198                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               2668434947     86.32%     86.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 67716451      2.19%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 75004579      2.43%     90.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 40450895      1.31%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 37070660      1.20%     93.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 37884646      1.23%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 29367875      0.95%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 24075960      0.78%     96.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                111216356      3.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           3091222369                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         8801443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             14279465                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                269497260                       # Number of branches executed
system.cpu.iew.exec_nop                       9590078                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.496317                       # Inst execution rate
system.cpu.iew.exec_refs                    692827240                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  112081852                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles              1749274672                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             430206813                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             421816                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           3098074                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            125742040                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1599717514                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             580745388                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          12413597                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1538593461                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents               23810239                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             329333927                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               11515804                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             366159681                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked      29801705                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          6441211                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses       179718                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        41714                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      7445716                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads    171920558                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     21492792                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          41714                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      5336427                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        8943038                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1489366457                       # num instructions consuming a value
system.cpu.iew.wb_count                    1253196196                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493953                       # average fanout of values written-back
system.cpu.iew.wb_producers                 735677117                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.404254                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1263153578                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1783097414                       # number of integer regfile reads
system.cpu.int_regfile_writes               892177028                       # number of integer regfile writes
system.cpu.ipc                               0.322578                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.322578                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            310108      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             844804832     54.47%     54.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2690966      0.17%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     5      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               724704      0.05%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               724711      0.05%     54.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp               620236      0.04%     54.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              836379      0.05%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            587496188     37.88%     92.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           112798929      7.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1551007058                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    55166064                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035568                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3494991      6.34%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      6.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               47274616     85.70%     92.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4396451      7.97%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1598108219                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         6249650914                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1245991820                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        2102732295                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1589705620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1551007058                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              421816                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       520025468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued          16536208                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            375                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    554900838                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    3091222369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.501746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.299634                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2530119676     81.85%     81.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           187412538      6.06%     87.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           105679854      3.42%     91.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            83511553      2.70%     94.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            92229409      2.98%     97.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            48540176      1.57%     98.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            23068574      0.75%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            13614519      0.44%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7046070      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3091222369                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.500321                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                7754795                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads           15287843                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      7204376                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           7461981                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          23190478                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         25756842                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            430206813                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           125742040                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               971099605                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1684113                       # number of misc regfile writes
system.cpu.numCycles                       3100023812                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles              2217974463                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1247754769                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents              138999977                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                251381574                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents              157208993                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents               3919548                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            2785943544                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1657613464                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1965084416                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 271559004                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                9234331                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles               11515804                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             270703306                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                717329510                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1912870478                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles       68088218                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            1455449                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 301894374                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts         421821                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          9063923                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   4562144524                       # The number of ROB reads
system.cpu.rob.rob_writes                  3280987548                       # The number of ROB writes
system.cpu.timesIdled                         2265823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  8852236                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 3735936                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   412                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     37211253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      74455703                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     62645637                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          837                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    125292216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            837                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           36466974                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9448326                       # Transaction distribution
system.membus.trans_dist::CleanEvict         27762927                       # Transaction distribution
system.membus.trans_dist::ReadExReq            777456                       # Transaction distribution
system.membus.trans_dist::ReadExResp           777456                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      36466976                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            18                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    111700133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              111700133                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2988336384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2988336384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          37244450                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                37244450    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            37244450                       # Request fanout histogram
system.membus.reqLayer0.occupancy        120373948500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       201042521750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60237555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25236314                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3789604                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        70831776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2409002                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2409002                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3790030                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     56447529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           18                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           18                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11369664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176569127                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             187938791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    485096576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4777248960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5262345536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        37212057                       # Total snoops (count)
system.tol2bus.snoopTraffic                 604692864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         99858636                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002897                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99857798    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    838      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           99858636                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        82223700000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       88284799500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5685072944                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              3789303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             21612825                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25402128                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3789303                       # number of overall hits
system.l2.overall_hits::.cpu.data            21612825                       # number of overall hits
system.l2.overall_hits::total                25402128                       # number of overall hits
system.l2.demand_misses::.cpu.inst                727                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           37243706                       # number of demand (read+write) misses
system.l2.demand_misses::total               37244433                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               727                       # number of overall misses
system.l2.overall_misses::.cpu.data          37243706                       # number of overall misses
system.l2.overall_misses::total              37244433                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60994500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 3575736834000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3575797828500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60994500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 3575736834000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3575797828500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3790030                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         58856531                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             62646561                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3790030                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        58856531                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            62646561                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.632788                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.594517                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.632788                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.594517                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83898.899587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96009.157467                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96008.921078                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83898.899587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96009.157467                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96008.921078                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             9448326                       # number of writebacks
system.l2.writebacks::total                   9448326                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      37243706                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          37244433                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     37243706                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         37244433                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     53724500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 3203299814000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3203353538500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53724500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 3203299814000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3203353538500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.632788                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.594517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.632788                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.594517                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73898.899587                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86009.158541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86008.922152                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73898.899587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86009.158541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86008.922152                       # average overall mshr miss latency
system.l2.replacements                       37212057                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15787988                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15787988                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15787988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15787988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3789603                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3789603                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3789603                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3789603                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            33                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data           1631546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1631546                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          777456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              777456                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  70534917500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   70534917500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2409002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2409002                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.322729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.322729                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90725.285418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90725.285418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       777456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         777456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  62760357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  62760357500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.322729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.322729                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80725.285418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80725.285418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3789303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3789303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              727                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60994500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3790030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3790030                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83898.899587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83898.899587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          727                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53724500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73898.899587                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73898.899587                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      19981279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19981279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data     36466250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        36466250                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data 3505201916500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3505201916500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     56447529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      56447529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.646020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.646020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96121.808974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96121.808974                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data     36466250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     36466250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data 3140539456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3140539456500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.646020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.646020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86121.810071                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86121.810071                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              18                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       341500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       341500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18972.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18972.222222                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32726.596061                       # Cycle average of tags in use
system.l2.tags.total_refs                   125292160                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  37244825                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.364015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.531853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         3.408800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32720.655409                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.998555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9831                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1039582545                       # Number of tag accesses
system.l2.tags.data_accesses               1039582545                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          46528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     2383597120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2383643648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        46528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         46528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    604692864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       604692864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        37243705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            37244432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      9448326                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            9448326                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             30018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1537792782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1537822800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        30018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            30018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      390121432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            390121432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      390121432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            30018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1537792782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1927944232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   9448326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  37239191.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001781756500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       587488                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       587488                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            78606983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8878128                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    37244432                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9448326                       # Number of write requests accepted
system.mem_ctrls.readBursts                  37244432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9448326                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4514                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2339334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2354301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2365800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2335989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2332783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2358091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2316995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2315537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2294948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2306084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2299286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2324523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2319282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2338494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2316222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2322249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            589503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            592810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            591161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            590132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            593440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            602829                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            585360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            584388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            583334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            589545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           584467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           590917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           587390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           598239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           590489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           594296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 960834512000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               186199590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1659082974500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25801.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44551.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17721689                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4078301                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              37244432                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9448326                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12032123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14230178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 9370389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1607200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 365281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 525143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 570398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 595107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 599261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 601141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 600865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 602436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 603584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 606140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 607442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 635574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 647934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 618483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 631750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 590321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     24888212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.058629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.429396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.934809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     19991542     80.33%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3014042     12.11%     92.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       417342      1.68%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       240480      0.97%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       196616      0.79%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       164924      0.66%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       134378      0.54%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       110213      0.44%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       618675      2.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     24888212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       587488                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.387989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.179637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.594431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       586181     99.78%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         1235      0.21%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           67      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        587488                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       587488                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.082541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.077223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.433232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           565184     96.20%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1850      0.31%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15618      2.66%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3980      0.68%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              832      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        587488                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2383354752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  288896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               604691200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2383643648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            604692864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1537.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       390.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1537.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    390.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1550011825500                       # Total gap between requests
system.mem_ctrls.avgGap                      33195.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        46528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   2383308224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    604691200                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 30017.833950114782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1537606398.727109670639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 390120358.336821854115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     37243705                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      9448326                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23761250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 1659059213250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 38118109123500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32683.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44546.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4034377.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          89076747900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          47345383965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        132240568320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        24631493940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     122356384800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     634761415260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      60668643360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1111080637545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        716.820712                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 148556997250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  51758200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1349696708250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          88625200020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          47105380575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        133652446200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        24688632060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     122356384800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     635649841770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      59920494720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1111998380145                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        717.412799                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 146936137500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  51758200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1351317568000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    235307317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        235307317                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    235307317                       # number of overall hits
system.cpu.icache.overall_hits::total       235307317                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3809573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3809573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3809573                       # number of overall misses
system.cpu.icache.overall_misses::total       3809573                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  52733118498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52733118498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  52733118498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52733118498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    239116890                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    239116890                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    239116890                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    239116890                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015932                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015932                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015932                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015932                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13842.264867                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13842.264867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13842.264867                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13842.264867                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1600                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   123.076923                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3789604                       # number of writebacks
system.cpu.icache.writebacks::total           3789604                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        19543                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        19543                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        19543                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        19543                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3790030                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3790030                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3790030                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3790030                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48807666998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48807666998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48807666998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48807666998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015850                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015850                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015850                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015850                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12877.910465                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12877.910465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12877.910465                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12877.910465                       # average overall mshr miss latency
system.cpu.icache.replacements                3789604                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    235307317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       235307317                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3809573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3809573                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  52733118498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52733118498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    239116890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    239116890                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015932                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13842.264867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13842.264867                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        19543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        19543                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3790030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3790030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48807666998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48807666998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015850                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015850                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12877.910465                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12877.910465                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           419.768018                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           239097347                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3790030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             63.085872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   419.768018                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.819859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.819859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         482023810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        482023810                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    301259406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        301259406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    301472614                       # number of overall hits
system.cpu.dcache.overall_hits::total       301472614                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    117686212                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      117686212                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    117707767                       # number of overall misses
system.cpu.dcache.overall_misses::total     117707767                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 7710551367296                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7710551367296                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 7710551367296                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7710551367296                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    418945618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    418945618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    419180381                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    419180381                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.280910                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.280910                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.280805                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.280805                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65517.882140                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65517.882140                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65505.884308                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65505.884308                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    932943460                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          30196231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.896023                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     15787988                       # number of writebacks
system.cpu.dcache.writebacks::total          15787988                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     58829666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     58829666                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     58829666                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     58829666                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     58856546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58856546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     58856548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58856548                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 3901501594167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3901501594167                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 3901501778667                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3901501778667                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.140487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.140487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.140409                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.140409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66288.320660                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66288.320660                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66288.321542                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66288.321542                       # average overall mshr miss latency
system.cpu.dcache.replacements               58856033                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    201943501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       201943501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data    113173892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     113173892                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 7556897635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 7556897635000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    315117393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    315117393                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.359148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.359148                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66772.446378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66772.446378                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data     56725991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     56725991                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     56447901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     56447901                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 3809219895500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 3809219895500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.179133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.179133                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67482.046773                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67482.046773                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     99315905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99315905                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      4512307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4512307                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 153653320301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 153653320301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    103828212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    103828212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.043459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.043459                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34052.053706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34052.053706                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      2103675                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2103675                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2408632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2408632                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  92281299672                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  92281299672                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023198                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 38312.743363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38312.743363                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       213208                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        213208                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        21555                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        21555                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       234763                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       234763                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.091816                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.091816                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       184500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       411995                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31691.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       398995                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30691.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       210841                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       210841                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data       210498                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total       210498                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data   2947257500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   2947257500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       421339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       421339                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.499593                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.499593                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 14001.356307                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14001.356307                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data       210497                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total       210497                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.987661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           360961028                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          58856545                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.132895                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.987661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          163                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         898902041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        898902041                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1550011905500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1550011905500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
