// Seed: 3766098661
module module_0 (
    output wor   id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri0  id_3
);
endmodule
module module_1 #(
    parameter id_0  = 32'd45,
    parameter id_1  = 32'd56,
    parameter id_13 = 32'd79,
    parameter id_14 = 32'd18,
    parameter id_8  = 32'd87
) (
    input supply0 _id_0,
    input tri1 _id_1,
    output tri0 id_2,
    input tri id_3,
    input tri1 id_4
    , id_11,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    input supply1 _id_8,
    output tri1 id_9
);
  logic [7:0][-1 'b0] id_12, _id_13;
  wire _id_14;
  wire [-1  &  id_8 : id_13  .  id_1] id_15;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_0 = 0;
  wire id_16[id_0 : -1];
  wire [!  -1 'b0 ?  id_14  &  -1 : -1 'b0 : id_13] id_17, id_18;
endmodule
