Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -max_paths 10
Design : SIPISOALU
Version: F-2011.09-SP3
Date   : Mon May  4 20:44:29 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U128/ZN (OAI221_X1)                                     0.06       0.38 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[1]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: control/CURRENT_STATE_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[1]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[1]/QN (DFFR_X1)               0.08       0.08 r
  control/U47/ZN (INV_X1)                                 0.04       0.11 f
  control/U14/ZN (NAND2_X1)                               0.04       0.15 r
  control/U12/ZN (NOR2_X1)                                0.02       0.18 f
  control/U26/ZN (AOI21_X1)                               0.04       0.22 r
  control/U40/ZN (AOI21_X1)                               0.03       0.25 f
  control/U49/ZN (AOI211_X1)                              0.08       0.33 r
  control/U53/ZN (OAI221_X1)                              0.05       0.38 f
  control/CURRENT_STATE_reg[0]/D (DFFR_X1)                0.01       0.39 f
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  control/CURRENT_STATE_reg[0]/CK (DFFR_X1)               0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U127/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[1]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[1]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U126/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[2]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[2]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U127/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[1]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[1]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U126/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[2]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[2]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[0]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U128/ZN (OAI221_X1)                                     0.06       0.38 r
  PISO_reg[0]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[0]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U127/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[1]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[1]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U126/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[2]/D (DFFR_X1)                                 0.01       0.39 r
  data arrival time                                                  0.39

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[2]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


  Startpoint: control/CURRENT_STATE_reg[3]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: PISO_reg[2]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SIPISOALU          5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  control/CURRENT_STATE_reg[3]/CK (DFFR_X1)               0.00       0.00 r
  control/CURRENT_STATE_reg[3]/Q (DFFR_X1)                0.10       0.10 r
  control/U38/ZN (NAND2_X1)                               0.04       0.15 f
  control/U7/ZN (OR2_X1)                                  0.06       0.21 f
  control/U85/ZN (OAI21_X1)                               0.04       0.25 r
  control/shiftC (sipisoAluControl)                       0.00       0.25 r
  U97/ZN (OR2_X1)                                         0.04       0.29 r
  U98/ZN (NAND2_X1)                                       0.03       0.32 f
  U126/ZN (OAI222_X1)                                     0.06       0.38 r
  PISO_reg[2]/D (DFFR_X1)                                 0.01       0.38 r
  data arrival time                                                  0.38

  clock CLK (rise edge)                                   0.36       0.36
  clock network delay (ideal)                             0.00       0.36
  PISO_reg[2]/CK (DFFR_X1)                                0.00       0.36 r
  library setup time                                     -0.04       0.32
  data required time                                                 0.32
  --------------------------------------------------------------------------
  data required time                                                 0.32
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.07


1
