Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Dec 11 12:12:16 2023
| Host         : y14c030.educ.cc.keio.ac.jp running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    792         
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (792)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2317)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (792)
--------------------------
 There are 792 register/latch pins with no clock driven by root clock pin: clk_62p5mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2317)
---------------------------------------------------
 There are 2317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.027        0.000                      0                   33        0.731        0.000                      0                   33        3.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.027        0.000                      0                   33        0.731        0.000                      0                   33        3.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.027ns  (required time - arrival time)
  Source:                 mem/RAM_reg_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_10/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.697ns  (logic 2.578ns (45.253%)  route 3.119ns (54.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 12.928 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.377    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.831 r  mem/RAM_reg_10/DOADO[0]
                         net (fo=3, routed)           1.909     9.740    mips/c/regM/readdata[12]
    SLICE_X17Y24         LUT6 (Prop_lut6_I0_O)        0.124     9.864 r  mips/c/regM/RAM_reg_10_i_2/O
                         net (fo=1, routed)           1.210    11.074    mem/p_0_in[20]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.536    12.928    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
                         clock pessimism              0.449    13.377    
                         clock uncertainty           -0.035    13.341    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.100    mem/RAM_reg_10
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  2.027    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 mem/RAM_reg_10/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_10/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 2.578ns (45.472%)  route 3.091ns (54.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 12.928 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.708     5.377    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.831 r  mem/RAM_reg_10/DOADO[1]
                         net (fo=3, routed)           1.909     9.740    mips/c/regM/readdata[13]
    SLICE_X17Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.864 r  mips/c/regM/RAM_reg_10_i_1/O
                         net (fo=1, routed)           1.183    11.046    mem/p_0_in[21]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.536    12.928    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK
                         clock pessimism              0.449    13.377    
                         clock uncertainty           -0.035    13.341    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.100    mem/RAM_reg_10
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 mem/RAM_reg_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_14/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.237ns  (logic 2.606ns (49.760%)  route 2.631ns (50.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.383    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.837 r  mem/RAM_reg_14/DOADO[1]
                         net (fo=4, routed)           1.567     9.404    mips/dp/r2M/readdata[29]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     9.556 r  mips/dp/r2M/RAM_reg_14_i_1/O
                         net (fo=1, routed)           1.064    10.620    mem/p_0_in[29]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.541    12.933    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
                         clock pessimism              0.450    13.383    
                         clock uncertainty           -0.035    13.347    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.465    12.882    mem/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -10.620    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 mem/RAM_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 2.606ns (51.598%)  route 2.445ns (48.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 12.932 - 8.000 ) 
    Source Clock Delay      (SCD):    5.382ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.713     5.382    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.836 r  mem/RAM_reg_0/DOADO[1]
                         net (fo=2, routed)           1.464     9.299    mips/dp/r2M/readdata[1]
    SLICE_X25Y20         LUT3 (Prop_lut3_I0_O)        0.152     9.451 r  mips/dp/r2M/RAM_reg_0_i_1/O
                         net (fo=1, routed)           0.981    10.432    mem/p_0_in[1]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540    12.932    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_0/CLKARDCLK
                         clock pessimism              0.450    13.382    
                         clock uncertainty           -0.035    13.346    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.443    12.903    mem/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         12.903    
                         arrival time                         -10.432    
  -------------------------------------------------------------------
                         slack                                  2.471    

Slack (MET) :             2.484ns  (required time - arrival time)
  Source:                 mem/RAM_reg_15/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_15/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 2.606ns (51.791%)  route 2.426ns (48.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 12.941 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.723     5.392    mem/clk
    RAMB36_X0Y7          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.846 r  mem/RAM_reg_15/DOADO[1]
                         net (fo=5, routed)           1.510     9.356    mips/dp/r2M/readdata[31]
    SLICE_X3Y26          LUT3 (Prop_lut3_I0_O)        0.152     9.508 r  mips/dp/r2M/RAM_reg_15_i_1/O
                         net (fo=1, routed)           0.915    10.424    mem/p_0_in[31]
    RAMB36_X0Y7          RAMB36E1                                     r  mem/RAM_reg_15/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.549    12.941    mem/clk
    RAMB36_X0Y7          RAMB36E1                                     r  mem/RAM_reg_15/CLKARDCLK
                         clock pessimism              0.451    13.392    
                         clock uncertainty           -0.035    13.356    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.449    12.907    mem/RAM_reg_15
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  2.484    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 mem/RAM_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.233ns  (logic 2.578ns (49.263%)  route 2.655ns (50.737%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.394    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.848 r  mem/RAM_reg_6/DOADO[0]
                         net (fo=3, routed)           1.549     9.397    mips/dp/r1M/readdata[4]
    SLICE_X13Y21         LUT5 (Prop_lut5_I0_O)        0.124     9.521 r  mips/dp/r1M/RAM_reg_6_i_2/O
                         net (fo=1, routed)           1.106    10.627    mem/p_0_in[12]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551    12.943    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
                         clock pessimism              0.451    13.394    
                         clock uncertainty           -0.035    13.358    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.117    mem/RAM_reg_6
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.627    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.577ns  (required time - arrival time)
  Source:                 mem/RAM_reg_14/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_14/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 2.578ns (50.095%)  route 2.568ns (49.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 12.933 - 8.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.714     5.383    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.837 r  mem/RAM_reg_14/DOADO[0]
                         net (fo=4, routed)           1.474     9.311    mips/dp/r2M/readdata[28]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.124     9.435 r  mips/dp/r2M/RAM_reg_14_i_2/O
                         net (fo=1, routed)           1.094    10.529    mem/p_0_in[28]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.541    12.933    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK
                         clock pessimism              0.450    13.383    
                         clock uncertainty           -0.035    13.347    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    13.106    mem/RAM_reg_14
  -------------------------------------------------------------------
                         required time                         13.106    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  2.577    

Slack (MET) :             2.637ns  (required time - arrival time)
  Source:                 mem/RAM_reg_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.087ns  (logic 2.578ns (50.679%)  route 2.509ns (49.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 12.943 - 8.000 ) 
    Source Clock Delay      (SCD):    5.394ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.725     5.394    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.848 r  mem/RAM_reg_6/DOADO[1]
                         net (fo=3, routed)           1.482     9.330    mips/dp/r1M/readdata[5]
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.124     9.454 r  mips/dp/r1M/RAM_reg_6_i_1/O
                         net (fo=1, routed)           1.026    10.481    mem/p_0_in[13]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551    12.943    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK
                         clock pessimism              0.451    13.394    
                         clock uncertainty           -0.035    13.358    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.117    mem/RAM_reg_6
  -------------------------------------------------------------------
                         required time                         13.117    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_11/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 2.578ns (50.810%)  route 2.496ns (49.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.925 - 8.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           1.586     9.413    mips/c/regM/readdata[15]
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.537 r  mips/c/regM/RAM_reg_11_i_1/O
                         net (fo=1, routed)           0.910    10.447    mem/p_0_in[23]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.533    12.925    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
                         clock pessimism              0.448    13.373    
                         clock uncertainty           -0.035    13.337    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.096    mem/RAM_reg_11
  -------------------------------------------------------------------
                         required time                         13.096    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 mem/RAM_reg_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_8/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.047ns  (logic 2.578ns (51.075%)  route 2.469ns (48.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 12.930 - 8.000 ) 
    Source Clock Delay      (SCD):    5.379ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.710     5.379    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.833 r  mem/RAM_reg_8/DOADO[1]
                         net (fo=3, routed)           1.656     9.489    mips/c/regM/readdata[9]
    SLICE_X16Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.613 r  mips/c/regM/RAM_reg_8_i_1/O
                         net (fo=1, routed)           0.813    10.426    mem/p_0_in[17]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_8/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     8.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.538    12.930    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_8/CLKARDCLK
                         clock pessimism              0.449    13.379    
                         clock uncertainty           -0.035    13.343    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    13.102    mem/RAM_reg_8
  -------------------------------------------------------------------
                         required time                         13.102    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  2.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 clk_62p5mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_62p5mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.615%)  route 0.636ns (77.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.558     1.470    clk_125mhz_IBUF_BUFG
    SLICE_X22Y35         FDRE                                         r  clk_62p5mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  clk_62p5mhz_reg/Q
                         net (fo=2, routed)           0.636     2.247    clk_62p5mhz
    SLICE_X22Y35         LUT3 (Prop_lut3_I2_O)        0.045     2.292 r  clk_62p5mhz_i_1/O
                         net (fo=1, routed)           0.000     2.292    clk_62p5mhz_i_1_n_0
    SLICE_X22Y35         FDRE                                         r  clk_62p5mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.984    clk_125mhz_IBUF_BUFG
    SLICE_X22Y35         FDRE                                         r  clk_62p5mhz_reg/C
                         clock pessimism             -0.514     1.470    
    SLICE_X22Y35         FDRE (Hold_fdre_C_D)         0.091     1.561    clk_62p5mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             1.060ns  (arrival time - required time)
  Source:                 mem/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.215ns  (logic 0.630ns (51.860%)  route 0.585ns (48.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  mem/RAM_reg_1/DOADO[0]
                         net (fo=2, routed)           0.328     2.425    mips/dp/r2M/readdata[2]
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.045     2.470 r  mips/dp/r2M/RAM_reg_1_i_2/O
                         net (fo=1, routed)           0.257     2.727    mem/p_0_in[2]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.513     1.512    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.667    mem/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_9/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.630ns (49.107%)  route 0.653ns (50.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.097 r  mem/RAM_reg_9/DOADO[1]
                         net (fo=3, routed)           0.325     2.422    mips/c/regM/readdata[11]
    SLICE_X11Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.467 r  mips/c/regM/RAM_reg_9_i_1/O
                         net (fo=1, routed)           0.328     2.795    mem/p_0_in[19]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
                         clock pessimism             -0.513     1.512    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.667    mem/RAM_reg_9
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.128ns  (arrival time - required time)
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_12/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.630ns (49.093%)  route 0.653ns (50.907%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.507    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.092 r  mem/RAM_reg_12/DOADO[0]
                         net (fo=4, routed)           0.339     2.432    mips/dp/r2M/readdata[24]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.477 r  mips/dp/r2M/RAM_reg_12_i_2/O
                         net (fo=1, routed)           0.314     2.790    mem/p_0_in[24]
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.020    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
                         clock pessimism             -0.513     1.507    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.662    mem/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  1.128    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_13/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.630ns (46.552%)  route 0.723ns (53.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  mem/RAM_reg_13/DOADO[0]
                         net (fo=4, routed)           0.476     2.571    mips/dp/r2M/readdata[26]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.045     2.616 r  mips/dp/r2M/RAM_reg_13_i_2/O
                         net (fo=1, routed)           0.248     2.864    mem/p_0_in[26]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.512     1.510    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.665    mem/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.210ns  (arrival time - required time)
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_9/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.630ns (46.152%)  route 0.735ns (53.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  mem/RAM_reg_9/DOADO[0]
                         net (fo=3, routed)           0.460     2.557    mips/c/regM/readdata[10]
    SLICE_X10Y26         LUT6 (Prop_lut6_I0_O)        0.045     2.602 r  mips/c/regM/RAM_reg_9_i_2/O
                         net (fo=1, routed)           0.275     2.877    mem/p_0_in[18]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
                         clock pessimism             -0.513     1.512    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.667    mem/RAM_reg_9
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.877    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 mem/RAM_reg_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_12/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.634ns (48.534%)  route 0.672ns (51.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.507    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.092 r  mem/RAM_reg_12/DOADO[1]
                         net (fo=4, routed)           0.375     2.467    mips/dp/r2M/readdata[25]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.049     2.516 r  mips/dp/r2M/RAM_reg_12_i_1/O
                         net (fo=1, routed)           0.298     2.814    mem/p_0_in[25]
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     2.020    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK
                         clock pessimism             -0.513     1.507    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.087     1.594    mem/RAM_reg_12
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 mem/RAM_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.629ns (44.918%)  route 0.771ns (55.082%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.097 r  mem/RAM_reg_1/DOADO[1]
                         net (fo=2, routed)           0.428     2.525    mips/dp/r2M/readdata[3]
    SLICE_X26Y20         LUT3 (Prop_lut3_I0_O)        0.044     2.569 r  mips/dp/r2M/RAM_reg_1_i_1/O
                         net (fo=1, routed)           0.343     2.913    mem/p_0_in[3]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK
                         clock pessimism             -0.513     1.512    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.093     1.605    mem/RAM_reg_1
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.913    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 mem/RAM_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.630ns (42.632%)  route 0.848ns (57.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.597     1.509    mem/clk
    RAMB36_X2Y5          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.094 r  mem/RAM_reg_2/DOADO[0]
                         net (fo=2, routed)           0.500     2.594    mips/dp/r2M/readdata[4]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.045     2.639 r  mips/dp/r2M/RAM_reg_2_i_2/O
                         net (fo=1, routed)           0.348     2.987    mem/p_0_in[4]
    RAMB36_X2Y5          RAMB36E1                                     r  mem/RAM_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.023    mem/clk
    RAMB36_X2Y5          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK
                         clock pessimism             -0.514     1.509    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.664    mem/RAM_reg_2
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.329ns  (arrival time - required time)
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mem/RAM_reg_13/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.629ns (44.368%)  route 0.789ns (55.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.095 r  mem/RAM_reg_13/DOADO[1]
                         net (fo=4, routed)           0.476     2.571    mips/dp/r2M/readdata[27]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.044     2.615 r  mips/dp/r2M/RAM_reg_13_i_1/O
                         net (fo=1, routed)           0.312     2.928    mem/p_0_in[27]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
                         clock pessimism             -0.512     1.510    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.089     1.599    mem/RAM_reg_13
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  1.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y2   mem/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y3   mem/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y3   mem/RAM_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X1Y5   mem/RAM_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y4   mem/RAM_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y4   mem/RAM_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y2   mem/RAM_reg_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y7   mem/RAM_reg_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X2Y5   mem/RAM_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X0Y3   mem/RAM_reg_3/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y35  clk_62p5mhz_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y35  clk_62p5mhz_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y35  clk_62p5mhz_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X22Y35  clk_62p5mhz_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2321 Endpoints
Min Delay          2321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2E/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.564ns  (logic 3.960ns (18.364%)  route 17.604ns (81.636%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.709    21.440    mips/dp/r2D/E[0]
    SLICE_X4Y34          LUT6 (Prop_lut6_I4_O)        0.124    21.564 r  mips/dp/r2D/q[30]_i_1__9/O
                         net (fo=1, routed)           0.000    21.564    mips/dp/r2E/q_reg[30]_0
    SLICE_X4Y34          FDCE                                         r  mips/dp/r2E/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2E/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.369ns  (logic 3.960ns (18.531%)  route 17.409ns (81.469%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.515    21.245    mips/dp/r2D/E[0]
    SLICE_X5Y34          LUT6 (Prop_lut6_I4_O)        0.124    21.369 r  mips/dp/r2D/q[31]_i_1__8/O
                         net (fo=1, routed)           0.000    21.369    mips/dp/r2E/q_reg[31]_0
    SLICE_X5Y34          FDCE                                         r  mips/dp/r2E/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1E/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.129ns  (logic 3.960ns (18.742%)  route 17.169ns (81.258%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.274    21.005    mips/dp/r2D/E[0]
    SLICE_X7Y33          LUT6 (Prop_lut6_I4_O)        0.124    21.129 r  mips/dp/r2D/q[30]_i_1__10/O
                         net (fo=1, routed)           0.000    21.129    mips/dp/r1E/q_reg[30]_0
    SLICE_X7Y33          FDCE                                         r  mips/dp/r1E/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1M/q_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.076ns  (logic 3.960ns (18.789%)  route 17.116ns (81.211%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.222    20.952    mips/dp/fivebitdp/r5E/E[0]
    SLICE_X4Y34          LUT6 (Prop_lut6_I5_O)        0.124    21.076 r  mips/dp/fivebitdp/r5E/q[30]_i_1__2/O
                         net (fo=1, routed)           0.000    21.076    mips/dp/r1M/q_reg[30]_0
    SLICE_X4Y34          FDCE                                         r  mips/dp/r1M/q_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1M/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.007ns  (logic 3.960ns (18.851%)  route 17.047ns (81.149%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.153    20.883    mips/dp/fivebitdp/r5E/E[0]
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124    21.007 r  mips/dp/fivebitdp/r5E/q[31]_i_1__11/O
                         net (fo=1, routed)           0.000    21.007    mips/dp/r1M/q_reg[31]_0
    SLICE_X3Y34          FDCE                                         r  mips/dp/r1M/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/fivebitdp/r3M/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.981ns  (logic 3.960ns (18.874%)  route 17.021ns (81.126%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.127    20.857    mips/dp/fivebitdp/r5E/E[0]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.124    20.981 r  mips/dp/fivebitdp/r5E/q[1]_i_1__5/O
                         net (fo=1, routed)           0.000    20.981    mips/dp/fivebitdp/r3M/q_reg[1]_5
    SLICE_X2Y33          FDCE                                         r  mips/dp/fivebitdp/r3M/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1E/q_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.925ns  (logic 3.960ns (18.924%)  route 16.965ns (81.076%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         5.071    20.801    mips/dp/r2D/E[0]
    SLICE_X4Y33          LUT6 (Prop_lut6_I4_O)        0.124    20.925 r  mips/dp/r2D/q[31]_i_1__9/O
                         net (fo=1, routed)           0.000    20.925    mips/dp/r1E/q_reg[31]_0
    SLICE_X4Y33          FDCE                                         r  mips/dp/r1E/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/fivebitdp/r4E/q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.750ns  (logic 3.986ns (19.210%)  route 16.764ns (80.790%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.870    20.600    mips/dp/r2D/E[0]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.150    20.750 r  mips/dp/r2D/q[1]_i_1__15/O
                         net (fo=1, routed)           0.000    20.750    mips/dp/fivebitdp/r4E/q_reg[1]_2
    SLICE_X3Y32          FDCE                                         r  mips/dp/fivebitdp/r4E/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/fivebitdp/r4E/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.724ns  (logic 3.960ns (19.108%)  route 16.764ns (80.892%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=3 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.870    20.600    mips/dp/r2D/E[0]
    SLICE_X3Y32          LUT3 (Prop_lut3_I1_O)        0.124    20.724 r  mips/dp/r2D/q[0]_i_1__21/O
                         net (fo=1, routed)           0.000    20.724    mips/dp/fivebitdp/r4E/q_reg[0]_2
    SLICE_X3Y32          FDCE                                         r  mips/dp/fivebitdp/r4E/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r2M/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.645ns  (logic 3.960ns (19.181%)  route 16.685ns (80.819%))
  Logic Levels:           20  (CARRY4=8 FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[4]/C
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  mips/c/regM/q_reg[4]/Q
                         net (fo=5, routed)           2.119     2.637    mips/dp/fivebitdp/r3M/regwriteM
    SLICE_X3Y31          LUT5 (Prop_lut5_I2_O)        0.124     2.761 f  mips/dp/fivebitdp/r3M/q[29]_i_4/O
                         net (fo=1, routed)           0.955     3.716    mips/dp/fivebitdp/r3M/q[29]_i_4_n_0
    SLICE_X3Y33          LUT4 (Prop_lut4_I0_O)        0.124     3.840 r  mips/dp/fivebitdp/r3M/q[29]_i_2__1/O
                         net (fo=64, routed)          2.073     5.913    mips/dp/fivebitdp/r3M/q_reg[2]_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I1_O)        0.124     6.037 r  mips/dp/fivebitdp/r3M/q[3]_i_2__1/O
                         net (fo=1, routed)           0.821     6.858    mips/dp/r3E/q_reg[3]_3
    SLICE_X10Y26         LUT3 (Prop_lut3_I2_O)        0.150     7.008 r  mips/dp/r3E/q[3]_i_1__6/O
                         net (fo=14, routed)          2.946     9.954    mips/dp/fivebitdp/r3M/q_reg[31]_6[1]
    SLICE_X21Y24         LUT3 (Prop_lut3_I1_O)        0.328    10.282 r  mips/dp/fivebitdp/r3M/sum__0_carry_i_6/O
                         net (fo=1, routed)           0.000    10.282    mips/dp/executestage/alu/S[3]
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.683 r  mips/dp/executestage/alu/sum__0_carry/CO[3]
                         net (fo=1, routed)           0.009    10.692    mips/dp/executestage/alu/sum__0_carry_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.806 r  mips/dp/executestage/alu/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.806    mips/dp/executestage/alu/sum__0_carry__0_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.920 r  mips/dp/executestage/alu/sum__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.920    mips/dp/executestage/alu/sum__0_carry__1_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.034 r  mips/dp/executestage/alu/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.034    mips/dp/executestage/alu/sum__0_carry__2_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.148 r  mips/dp/executestage/alu/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.148    mips/dp/executestage/alu/sum__0_carry__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.262 r  mips/dp/executestage/alu/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    11.262    mips/dp/executestage/alu/sum__0_carry__4_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.376 r  mips/dp/executestage/alu/sum__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.376    mips/dp/executestage/alu/sum__0_carry__5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.689 f  mips/dp/executestage/alu/sum__0_carry__6/O[3]
                         net (fo=4, routed)           1.395    13.085    mips/dp/executestage/alu/q_reg[30][3]
    SLICE_X22Y24         LUT6 (Prop_lut6_I0_O)        0.306    13.391 f  mips/dp/executestage/alu/q[0]_i_8__0/O
                         net (fo=1, routed)           0.000    13.391    mips/dp/fivebitdp/r3M/q[0]_i_2__1_0
    SLICE_X22Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    13.608 f  mips/dp/fivebitdp/r3M/q_reg[0]_i_3/O
                         net (fo=1, routed)           0.962    14.569    mips/c/regE/q_reg[0]_4
    SLICE_X22Y22         LUT6 (Prop_lut6_I2_O)        0.299    14.868 r  mips/c/regE/q[0]_i_2__1/O
                         net (fo=3, routed)           0.315    15.183    mips/c/regE/q[0]_i_2__1_n_0
    SLICE_X22Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.307 r  mips/c/regE/q[31]_i_3/O
                         net (fo=5, routed)           0.299    15.606    mips/c/regE/q_reg[8]_0
    SLICE_X22Y21         LUT6 (Prop_lut6_I5_O)        0.124    15.730 f  mips/c/regE/q[31]_i_1__1/O
                         net (fo=275, routed)         4.791    20.521    mips/c/regE/q_reg[0]_0
    SLICE_X16Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.645 r  mips/c/regE/q[27]_i_1__1/O
                         net (fo=1, routed)           0.000    20.645    mips/dp/r2M/q_reg[27]_1
    SLICE_X16Y34         FDCE                                         r  mips/dp/r2M/q_reg[27]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r1M/q_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r4W/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDCE                         0.000     0.000 r  mips/dp/r1M/q_reg[10]/C
    SLICE_X11Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1M/q_reg[10]/Q
                         net (fo=3, routed)           0.079     0.220    mips/dp/r4W/q_reg[10]_0
    SLICE_X11Y23         FDCE                                         r  mips/dp/r4W/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[4]/C
    SLICE_X22Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[4]/Q
                         net (fo=1, routed)           0.114     0.255    mips/dp/r9E/q_reg[31]_0[3]
    SLICE_X22Y21         FDCE                                         r  mips/dp/r9E/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[14]/C
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[14]/Q
                         net (fo=1, routed)           0.116     0.257    mips/dp/r9E/q_reg[31]_0[13]
    SLICE_X20Y26         FDCE                                         r  mips/dp/r9E/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y26         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[15]/C
    SLICE_X21Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[15]/Q
                         net (fo=1, routed)           0.116     0.257    mips/dp/r9E/q_reg[31]_0[14]
    SLICE_X20Y26         FDCE                                         r  mips/dp/r9E/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.141ns (54.713%)  route 0.117ns (45.287%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[3]/C
    SLICE_X15Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[3]/Q
                         net (fo=1, routed)           0.117     0.258    mips/dp/r9E/q_reg[31]_0[2]
    SLICE_X16Y20         FDCE                                         r  mips/dp/r9E/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r4W/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/cop0/sr/srhigh/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.388%)  route 0.118ns (45.612%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y24         FDCE                         0.000     0.000 r  mips/dp/r4W/q_reg[9]/C
    SLICE_X17Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r4W/q_reg[9]/Q
                         net (fo=1, routed)           0.118     0.259    mips/cop0/sr/srhigh/q_reg[27]_1[1]
    SLICE_X20Y24         FDCE                                         r  mips/cop0/sr/srhigh/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/c/regM/q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/c/regW/q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDCE                         0.000     0.000 r  mips/c/regM/q_reg[3]/C
    SLICE_X4Y22          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  mips/c/regM/q_reg[3]/Q
                         net (fo=1, routed)           0.113     0.261    mips/c/regW/q_reg[0]_0
    SLICE_X4Y23          FDCE                                         r  mips/c/regW/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r1D/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r9E/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y20         FDCE                         0.000     0.000 r  mips/dp/r1D/q_reg[2]/C
    SLICE_X22Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r1D/q_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    mips/dp/r9E/q_reg[31]_0[1]
    SLICE_X22Y21         FDCE                                         r  mips/dp/r9E/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1W/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y29         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[17]/C
    SLICE_X17Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r2M/q_reg[17]/Q
                         net (fo=9, routed)           0.122     0.263    mips/dp/r1W/dataadr[1]
    SLICE_X16Y28         FDCE                                         r  mips/dp/r1W/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mips/dp/r1D/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.216%)  route 0.129ns (47.784%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y30          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[24]/C
    SLICE_X7Y30          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[24]/Q
                         net (fo=2, routed)           0.129     0.270    mips/dp/r1D/Q[24]
    SLICE_X8Y30          FDCE                                         r  mips/dp/r1D/q_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.987ns  (logic 3.146ns (35.006%)  route 5.841ns (64.994%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.116    11.496 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.536    14.032    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.328    14.360 r  mips/c/regM/q[22]_i_1__7/O
                         net (fo=1, routed)           0.000    14.360    mips/dp/r2W/q_reg[22]_1
    SLICE_X14Y27         FDCE                                         r  mips/dp/r2W/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.980ns  (logic 3.146ns (35.034%)  route 5.834ns (64.966%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.116    11.496 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.529    14.025    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I0_O)        0.328    14.353 r  mips/c/regM/q[24]_i_1__7/O
                         net (fo=1, routed)           0.000    14.353    mips/dp/r2W/q_reg[24]_1
    SLICE_X14Y27         FDCE                                         r  mips/dp/r2W/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.936ns  (logic 3.074ns (34.401%)  route 5.862ns (65.599%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124    11.504 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.840    12.343    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    12.467 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.717    14.185    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X14Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.309 r  mips/c/regM/q[8]_i_1__7/O
                         net (fo=1, routed)           0.000    14.309    mips/dp/r2W/q_reg[8]_1
    SLICE_X14Y20         FDCE                                         r  mips/dp/r2W/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.867ns  (logic 3.074ns (34.668%)  route 5.793ns (65.332%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124    11.504 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.840    12.343    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    12.467 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.648    14.116    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.240 r  mips/c/regM/q[9]_i_1__6/O
                         net (fo=1, routed)           0.000    14.240    mips/dp/r2W/q_reg[9]_1
    SLICE_X14Y22         FDCE                                         r  mips/dp/r2W/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 3.146ns (35.711%)  route 5.664ns (64.289%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.116    11.496 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.359    13.854    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.328    14.182 r  mips/c/regM/q[20]_i_1__8/O
                         net (fo=1, routed)           0.000    14.182    mips/dp/r2W/q_reg[20]_1
    SLICE_X14Y25         FDCE                                         r  mips/dp/r2W/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.802ns  (logic 3.146ns (35.740%)  route 5.656ns (64.260%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.116    11.496 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.351    13.847    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X14Y25         LUT5 (Prop_lut5_I0_O)        0.328    14.175 r  mips/c/regM/q[21]_i_1__8/O
                         net (fo=1, routed)           0.000    14.175    mips/dp/r2W/q_reg[21]_1
    SLICE_X14Y25         FDCE                                         r  mips/dp/r2W/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.739ns  (logic 3.074ns (35.177%)  route 5.665ns (64.823%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124    11.504 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.840    12.343    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    12.467 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.520    13.988    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X11Y20         LUT6 (Prop_lut6_I0_O)        0.124    14.112 r  mips/c/regM/q[11]_i_1__8/O
                         net (fo=1, routed)           0.000    14.112    mips/dp/r2W/q_reg[11]_1
    SLICE_X11Y20         FDCE                                         r  mips/dp/r2W/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.736ns  (logic 3.146ns (36.014%)  route 5.590ns (63.986%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.116    11.496 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.284    13.780    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I0_O)        0.328    14.108 r  mips/c/regM/q[17]_i_1__7/O
                         net (fo=1, routed)           0.000    14.108    mips/dp/r2W/q_reg[17]_1
    SLICE_X17Y28         FDCE                                         r  mips/dp/r2W/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.732ns  (logic 3.146ns (36.030%)  route 5.586ns (63.970%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT4 (Prop_lut4_I3_O)        0.116    11.496 r  mips/c/regM/q[31]_i_2__8/O
                         net (fo=16, routed)          2.280    13.776    mips/c/regM/q[31]_i_2__8_n_0
    SLICE_X17Y28         LUT5 (Prop_lut5_I0_O)        0.328    14.104 r  mips/c/regM/q[16]_i_1__7/O
                         net (fo=1, routed)           0.000    14.104    mips/dp/r2W/q_reg[16]_1
    SLICE_X17Y28         FDCE                                         r  mips/dp/r2W/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_11/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.599ns  (logic 3.074ns (35.750%)  route 5.525ns (64.250%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.704     5.373    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.827 r  mem/RAM_reg_11/DOADO[1]
                         net (fo=4, routed)           2.540    10.367    mips/dp/r2M/readdata[23]
    SLICE_X4Y23          LUT6 (Prop_lut6_I0_O)        0.124    10.491 r  mips/dp/r2M/q[31]_i_5__3/O
                         net (fo=1, routed)           0.282    10.773    mips/dp/r2M/q[31]_i_5__3_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    10.897 f  mips/dp/r2M/q[31]_i_4__2/O
                         net (fo=2, routed)           0.483    11.380    mips/c/regM/q_reg[31]
    SLICE_X4Y23          LUT2 (Prop_lut2_I1_O)        0.124    11.504 r  mips/c/regM/q[7]_i_2__2/O
                         net (fo=2, routed)           0.840    12.343    mips/c/regM/q[7]_i_2__2_n_0
    SLICE_X4Y22          LUT2 (Prop_lut2_I1_O)        0.124    12.467 r  mips/c/regM/q[15]_i_2__5/O
                         net (fo=8, routed)           1.380    13.848    mips/c/regM/q[15]_i_2__5_n_0
    SLICE_X11Y21         LUT6 (Prop_lut6_I0_O)        0.124    13.972 r  mips/c/regM/q[10]_i_1__7/O
                         net (fo=1, routed)           0.000    13.972    mips/dp/r2W/q_reg[10]_1
    SLICE_X11Y21         FDCE                                         r  mips/dp/r2W/q_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/RAM_reg_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.630ns (74.514%)  route 0.215ns (25.486%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.097 r  mem/RAM_reg_13/DOBDO[0]
                         net (fo=1, routed)           0.215     2.313    mem/instr[26]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.045     2.358 r  mem/q[26]_i_1__0/O
                         net (fo=1, routed)           0.000     2.358    mips/dp/r2D/q_reg[31]_13[26]
    SLICE_X6Y20          FDCE                                         r  mips/dp/r2D/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.871ns  (logic 0.630ns (72.364%)  route 0.241ns (27.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.097 r  mem/RAM_reg_9/DOADO[0]
                         net (fo=3, routed)           0.241     2.338    mips/c/regM/readdata[10]
    SLICE_X8Y25          LUT5 (Prop_lut5_I1_O)        0.045     2.383 r  mips/c/regM/q[18]_i_1__8/O
                         net (fo=1, routed)           0.000     2.383    mips/dp/r2W/q_reg[18]_1
    SLICE_X8Y25          FDCE                                         r  mips/dp/r2W/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.954ns  (logic 0.629ns (65.961%)  route 0.325ns (34.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.605     1.517    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.102 r  mem/RAM_reg_3/DOBDO[1]
                         net (fo=1, routed)           0.325     2.427    mem/instr[7]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.044     2.471 r  mem/q[7]_i_1/O
                         net (fo=1, routed)           0.000     2.471    mips/dp/r2D/q_reg[31]_13[7]
    SLICE_X6Y20          FDCE                                         r  mips/dp/r2D/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.978ns  (logic 0.630ns (64.401%)  route 0.348ns (35.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.095 r  mem/RAM_reg_9/DOBDO[0]
                         net (fo=1, routed)           0.348     2.443    mem/instr[18]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.488 r  mem/q[18]_i_1__0/O
                         net (fo=1, routed)           0.000     2.488    mips/dp/r2D/q_reg[31]_13[18]
    SLICE_X7Y25          FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_13/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.977ns  (logic 0.628ns (64.256%)  route 0.349ns (35.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.097 r  mem/RAM_reg_13/DOBDO[1]
                         net (fo=1, routed)           0.349     2.447    mem/instr[27]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.043     2.490 r  mem/q[27]_i_1__0/O
                         net (fo=1, routed)           0.000     2.490    mips/dp/r2D/q_reg[31]_13[27]
    SLICE_X6Y20          FDCE                                         r  mips/dp/r2D/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.985ns  (logic 0.633ns (64.284%)  route 0.352ns (35.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.100 r  mem/RAM_reg_7/DOBDO[1]
                         net (fo=1, routed)           0.352     2.452    mem/instr[15]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.048     2.500 r  mem/q[15]_i_1__0/O
                         net (fo=1, routed)           0.000     2.500    mips/dp/r2D/q_reg[31]_13[15]
    SLICE_X7Y25          FDCE                                         r  mips/dp/r2D/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.986ns  (logic 0.630ns (63.896%)  route 0.356ns (36.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.515    mem/clk
    RAMB36_X0Y6          RAMB36E1                                     r  mem/RAM_reg_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     2.100 r  mem/RAM_reg_7/DOBDO[0]
                         net (fo=1, routed)           0.356     2.456    mem/instr[14]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.501 r  mem/q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.501    mips/dp/r2D/q_reg[31]_13[14]
    SLICE_X7Y25          FDCE                                         r  mips/dp/r2D/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_9/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.013ns  (logic 0.630ns (62.216%)  route 0.383ns (37.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.600     1.512    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585     2.097 r  mem/RAM_reg_9/DOADO[1]
                         net (fo=3, routed)           0.383     2.480    mips/c/regM/readdata[11]
    SLICE_X8Y27          LUT5 (Prop_lut5_I1_O)        0.045     2.525 r  mips/c/regM/q[19]_i_1__6/O
                         net (fo=1, routed)           0.000     2.525    mips/dp/r2W/q_reg[19]_1
    SLICE_X8Y27          FDCE                                         r  mips/dp/r2W/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_13/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2W/q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.029ns  (logic 0.630ns (61.200%)  route 0.399ns (38.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.095 r  mem/RAM_reg_13/DOADO[0]
                         net (fo=4, routed)           0.399     2.495    mips/c/regM/readdata[18]
    SLICE_X11Y21         LUT6 (Prop_lut6_I4_O)        0.045     2.540 r  mips/c/regM/q[10]_i_1__7/O
                         net (fo=1, routed)           0.000     2.540    mips/dp/r2W/q_reg[10]_1
    SLICE_X11Y21         FDCE                                         r  mips/dp/r2W/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/RAM_reg_9/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mips/dp/r2D/q_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.630ns (60.732%)  route 0.407ns (39.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.598     1.510    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     2.095 r  mem/RAM_reg_9/DOBDO[1]
                         net (fo=1, routed)           0.407     2.503    mem/instr[19]
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.045     2.548 r  mem/q[19]_i_1/O
                         net (fo=1, routed)           0.000     2.548    mips/dp/r2D/q_reg[31]_13[19]
    SLICE_X7Y25          FDCE                                         r  mips/dp/r2D/q_reg[19]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           497 Endpoints
Min Delay           497 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_14/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.798ns  (logic 1.102ns (11.248%)  route 8.696ns (88.752%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          4.253     8.753    mips/c/regM/q_reg[7]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.150     8.903 r  mips/c/regM/RAM_reg_14_i_3/O
                         net (fo=1, routed)           0.895     9.798    mem/RAM_reg_14_0[0]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.541     4.933    mem/clk
    RAMB36_X2Y2          RAMB36E1                                     r  mem/RAM_reg_14/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_4/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.695ns  (logic 1.104ns (11.388%)  route 8.591ns (88.612%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.914     8.414    mips/c/regM/q_reg[7]_0
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.152     8.566 r  mips/c/regM/RAM_reg_4_i_3/O
                         net (fo=1, routed)           1.129     9.695    mem/RAM_reg_4_0[0]
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.530     4.922    mem/clk
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.621ns  (logic 1.076ns (11.183%)  route 8.545ns (88.817%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          4.253     8.753    mips/c/regM/q_reg[7]_0
    SLICE_X30Y12         LUT2 (Prop_lut2_I1_O)        0.124     8.877 r  mips/c/regM/RAM_reg_0_i_3/O
                         net (fo=1, routed)           0.745     9.621    mem/WEA[0]
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.540     4.932    mem/clk
    RAMB36_X1Y2          RAMB36E1                                     r  mem/RAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.342ns  (logic 1.102ns (11.796%)  route 8.240ns (88.204%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.702     8.202    mips/c/regM/q_reg[7]_0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.150     8.352 r  mips/c/regM/RAM_reg_2_i_3/O
                         net (fo=1, routed)           0.991     9.342    mem/RAM_reg_2_0[0]
    RAMB36_X2Y5          RAMB36E1                                     r  mem/RAM_reg_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.534     4.926    mem/clk
    RAMB36_X2Y5          RAMB36E1                                     r  mem/RAM_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_1/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.118ns  (logic 1.076ns (11.801%)  route 8.042ns (88.199%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.914     8.414    mips/c/regM/q_reg[7]_0
    SLICE_X26Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.538 r  mips/c/regM/RAM_reg_1_i_3/O
                         net (fo=1, routed)           0.580     9.118    mem/RAM_reg_1_0[0]
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.535     4.927    mem/clk
    RAMB36_X1Y3          RAMB36E1                                     r  mem/RAM_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.116ns  (logic 1.076ns (11.803%)  route 8.040ns (88.197%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.702     8.202    mips/c/regM/q_reg[7]_0
    SLICE_X30Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.326 r  mips/c/regM/RAM_reg_12_i_3/O
                         net (fo=1, routed)           0.791     9.116    mem/RAM_reg_12_0[0]
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.531     4.923    mem/clk
    RAMB36_X2Y4          RAMB36E1                                     r  mem/RAM_reg_12/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_10/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.094ns  (logic 1.076ns (11.831%)  route 8.018ns (88.169%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.370     7.870    mips/c/regM/q_reg[7]_0
    SLICE_X26Y20         LUT2 (Prop_lut2_I1_O)        0.124     7.994 r  mips/c/regM/RAM_reg_10_i_3/O
                         net (fo=1, routed)           1.100     9.094    mem/RAM_reg_10_0[0]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.536     4.928    mem/clk
    RAMB36_X2Y3          RAMB36E1                                     r  mem/RAM_reg_10/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_8/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.962ns  (logic 1.076ns (12.006%)  route 7.886ns (87.994%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.612     8.112    mips/c/regM/q_reg[7]_0
    SLICE_X26Y30         LUT2 (Prop_lut2_I1_O)        0.124     8.236 r  mips/c/regM/RAM_reg_8_i_3/O
                         net (fo=1, routed)           0.726     8.962    mem/RAM_reg_8_0[0]
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_8/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.538     4.930    mem/clk
    RAMB36_X1Y6          RAMB36E1                                     r  mem/RAM_reg_8/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_13/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.921ns  (logic 1.076ns (12.061%)  route 7.845ns (87.939%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.302     7.802    mips/c/regM/q_reg[7]_0
    SLICE_X6Y17          LUT2 (Prop_lut2_I1_O)        0.124     7.926 r  mips/c/regM/RAM_reg_13_i_3/O
                         net (fo=1, routed)           0.995     8.921    mem/RAM_reg_13_0[0]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.537     4.929    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.904ns  (logic 1.102ns (12.376%)  route 7.802ns (87.624%))
  Logic Levels:           6  (FDCE=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[28]/C
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  mips/dp/r2M/q_reg[28]/Q
                         net (fo=9, routed)           1.905     2.361    mips/dp/r2M/dataadr[12]
    SLICE_X9Y31          LUT4 (Prop_lut4_I0_O)        0.124     2.485 f  mips/dp/r2M/led[3]_i_8/O
                         net (fo=1, routed)           0.154     2.639    mips/dp/r2M/led[3]_i_8_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I4_O)        0.124     2.763 f  mips/dp/r2M/led[3]_i_6/O
                         net (fo=1, routed)           0.450     3.213    mips/dp/r2M/led[3]_i_6_n_0
    SLICE_X10Y30         LUT6 (Prop_lut6_I5_O)        0.124     3.337 f  mips/dp/r2M/led[3]_i_2/O
                         net (fo=3, routed)           1.039     4.376    mips/dp/r2M/led[3]_i_2_n_0
    SLICE_X7Y25          LUT2 (Prop_lut2_I0_O)        0.124     4.500 f  mips/dp/r2M/RAM_reg_0_i_5/O
                         net (fo=66, routed)          3.316     7.816    mips/c/regM/q_reg[7]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.150     7.966 r  mips/c/regM/RAM_reg_6_i_3/O
                         net (fo=1, routed)           0.938     8.904    mem/RAM_reg_6_0[0]
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.551     4.943    mem/clk
    RAMB36_X0Y1          RAMB36E1                                     r  mem/RAM_reg_6/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_13/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.976%)  route 0.240ns (63.024%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[5]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[5]/Q
                         net (fo=18, routed)          0.240     0.381    mem/Q[3]
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     2.025    mem/clk
    RAMB36_X0Y4          RAMB36E1                                     r  mem/RAM_reg_13/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.608%)  route 0.240ns (59.392%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[7]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[7]/Q
                         net (fo=18, routed)          0.240     0.404    mem/Q[5]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.980%)  route 0.246ns (60.020%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y28          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[13]/C
    SLICE_X6Y28          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[13]/Q
                         net (fo=18, routed)          0.246     0.410    mem/Q[11]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.695%)  route 0.271ns (62.305%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[2]/C
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[2]/Q
                         net (fo=19, routed)          0.271     0.435    mem/Q[0]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.739%)  route 0.282ns (63.261%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y23         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[7]/C
    SLICE_X24Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/r2M/q_reg[7]/Q
                         net (fo=25, routed)          0.282     0.446    mem/dataadr[5]
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     2.019    mem/clk
    RAMB36_X1Y4          RAMB36E1                                     r  mem/RAM_reg_4/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.019%)  route 0.291ns (63.981%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[9]/C
    SLICE_X6Y25          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[9]/Q
                         net (fo=18, routed)          0.291     0.455    mem/Q[7]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.387%)  route 0.299ns (64.613%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[10]/C
    SLICE_X6Y27          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  mips/dp/fetchstage/pcreg/q_reg[10]/Q
                         net (fo=18, routed)          0.299     0.463    mem/Q[8]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_9/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.141ns (30.262%)  route 0.325ns (69.738%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[12]/C
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[12]/Q
                         net (fo=18, routed)          0.325     0.466    mem/Q[10]
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X0Y5          RAMB36E1                                     r  mem/RAM_reg_9/CLKBWRCLK

Slack:                    inf
  Source:                 mips/dp/r2M/q_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_11/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.208%)  route 0.326ns (69.792%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDCE                         0.000     0.000 r  mips/dp/r2M/q_reg[9]/C
    SLICE_X23Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/r2M/q_reg[9]/Q
                         net (fo=25, routed)          0.326     0.467    mem/dataadr[7]
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.022    mem/clk
    RAMB36_X1Y5          RAMB36E1                                     r  mem/RAM_reg_11/CLKARDCLK

Slack:                    inf
  Source:                 mips/dp/fetchstage/pcreg/q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem/RAM_reg_3/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.933%)  route 0.346ns (71.067%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE                         0.000     0.000 r  mips/dp/fetchstage/pcreg/q_reg[5]/C
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mips/dp/fetchstage/pcreg/q_reg[5]/Q
                         net (fo=18, routed)          0.346     0.487    mem/Q[3]
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_3/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk_125mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_125mhz
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_125mhz_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_125mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_125mhz_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.871     2.030    mem/clk
    RAMB36_X0Y3          RAMB36E1                                     r  mem/RAM_reg_3/CLKBWRCLK





