C:/Users/luize/OneDrive/Arquivos/Faculdade/ProjetosLogica/parametrized_parallel_register/testbench.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/luize/OneDrive/Arquivos/Faculdade/ProjetosLogica/parametrized_parallel_register/testbench.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity testbench
-- Compiling architecture sim of testbench
-- Loading entity parametrized_parallel_register

} {} {}} C:/Users/luize/OneDrive/Arquivos/Faculdade/ProjetosLogica/parametrized_parallel_register/parametrized_parallel_register.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/luize/OneDrive/Arquivos/Faculdade/ProjetosLogica/parametrized_parallel_register/parametrized_parallel_register.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity parametrized_parallel_register
-- Compiling architecture rtl of parametrized_parallel_register

} {} {}}
