#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x56019720fb30 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v0x56019724d9e0_0 .var "CLK", 0 0;
v0x56019724daa0_0 .var "INSTRUCTION", 31 0;
v0x56019724dbb0_0 .net "PC", 31 0, v0x56019724a580_0;  1 drivers
v0x56019724dca0_0 .var "RESET", 0 0;
v0x56019724dd40 .array "instr_mem", 0 1023, 7 0;
E_0x56019720ebc0 .event anyedge, v0x56019724a580_0;
S_0x56019720fcc0 .scope module, "mycpu" "cpu" 2 51, 3 24 0, S_0x56019720fb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v0x56019724c860_0 .net "ALUOP", 2 0, v0x56019724be90_0;  1 drivers
v0x56019724c920_0 .net "ALUSRC", 0 0, v0x56019724bfc0_0;  1 drivers
v0x56019724ca30_0 .net "CLK", 0 0, v0x56019724d9e0_0;  1 drivers
v0x56019724cb20_0 .net "IMMEDIATE", 7 0, v0x560197248f10_0;  1 drivers
v0x56019724cc10_0 .net "INSTRUCTION", 31 0, v0x56019724daa0_0;  1 drivers
v0x56019724cd00_0 .net/s "NEGATIVENUMBER", 7 0, v0x56019724c760_0;  1 drivers
v0x56019724cdf0_0 .net "NEMUX", 0 0, v0x56019724c080_0;  1 drivers
v0x56019724cee0_0 .net "OPCODE", 7 0, v0x5601972490f0_0;  1 drivers
v0x56019724cff0_0 .net "PC", 31 0, v0x56019724a580_0;  alias, 1 drivers
v0x56019724d0b0_0 .net "READREG1", 2 0, v0x5601972491b0_0;  1 drivers
v0x56019724d150_0 .net "READREG2", 2 0, v0x560197249290_0;  1 drivers
v0x56019724d260_0 .net/s "REGOUT1", 7 0, v0x56019724af50_0;  1 drivers
v0x56019724d320_0 .net/s "REGOUT2", 7 0, v0x56019724b0b0_0;  1 drivers
v0x56019724d3e0_0 .net "RESET", 0 0, v0x56019724dca0_0;  1 drivers
v0x56019724d4d0_0 .net/s "WRITEDATA", 7 0, v0x5601972477c0_0;  1 drivers
v0x56019724d590_0 .net "WRITEENABLE", 0 0, v0x56019724c250_0;  1 drivers
v0x56019724d680_0 .net "WRITEREG", 2 0, v0x5601972493c0_0;  1 drivers
v0x56019724d790_0 .net/s "mux1_out", 7 0, L_0x56019725e170;  1 drivers
v0x56019724d8a0_0 .net/s "mux2_out", 7 0, L_0x56019725e210;  1 drivers
S_0x56019720ccd0 .scope module, "ALU" "alu" 3 156, 4 113 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 3 "SELECT";
v0x560197248470_0 .net/s "DATA1", 7 0, v0x56019724af50_0;  alias, 1 drivers
v0x560197248530_0 .net/s "DATA2", 7 0, L_0x56019725e210;  alias, 1 drivers
v0x5601972485f0_0 .net/s "I0", 7 0, v0x560197248370_0;  1 drivers
v0x560197248690_0 .net/s "I1", 7 0, v0x560197229bd0_0;  1 drivers
v0x5601972487a0_0 .net/s "I2", 7 0, v0x560197247020_0;  1 drivers
v0x560197248900_0 .net/s "I3", 7 0, v0x560197247f20_0;  1 drivers
v0x560197248a10_0 .net/s "RESULT", 7 0, v0x5601972477c0_0;  alias, 1 drivers
v0x560197248ad0_0 .net "SELECT", 2 0, v0x56019724be90_0;  alias, 1 drivers
S_0x56019720ceb0 .scope module, "add_unit" "ADD" 4 124, 4 28 0, S_0x56019720ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x560197225500_0 .net/s "DATA1", 7 0, v0x56019724af50_0;  alias, 1 drivers
v0x560197229ad0_0 .net/s "DATA2", 7 0, L_0x56019725e210;  alias, 1 drivers
v0x560197229bd0_0 .var/s "RESULT", 7 0;
E_0x56019720ee50 .event anyedge, v0x560197229ad0_0, v0x560197225500_0;
S_0x560197246db0 .scope module, "and_unit" "AND" 4 125, 4 46 0, S_0x56019720ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x560197229470_0 .net/s "DATA1", 7 0, v0x56019724af50_0;  alias, 1 drivers
v0x560197229570_0 .net/s "DATA2", 7 0, L_0x56019725e210;  alias, 1 drivers
v0x560197247020_0 .var/s "RESULT", 7 0;
S_0x560197247170 .scope module, "mux_unit" "mux" 4 130, 4 83 0, S_0x56019720ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I0";
    .port_info 1 /INPUT 8 "I1";
    .port_info 2 /INPUT 8 "I2";
    .port_info 3 /INPUT 8 "I3";
    .port_info 4 /INPUT 3 "SELECT";
    .port_info 5 /OUTPUT 8 "RESULT";
v0x560197247450_0 .net/s "I0", 7 0, v0x560197248370_0;  alias, 1 drivers
v0x560197247530_0 .net/s "I1", 7 0, v0x560197229bd0_0;  alias, 1 drivers
v0x560197247620_0 .net/s "I2", 7 0, v0x560197247020_0;  alias, 1 drivers
v0x560197247720_0 .net/s "I3", 7 0, v0x560197247f20_0;  alias, 1 drivers
v0x5601972477c0_0 .var/s "RESULT", 7 0;
v0x5601972478f0_0 .net "SELECT", 2 0, v0x56019724be90_0;  alias, 1 drivers
E_0x5601971e0510/0 .event anyedge, v0x5601972478f0_0, v0x560197247720_0, v0x560197247020_0, v0x560197229bd0_0;
E_0x5601971e0510/1 .event anyedge, v0x560197247450_0;
E_0x5601971e0510 .event/or E_0x5601971e0510/0, E_0x5601971e0510/1;
S_0x560197247a90 .scope module, "or_unit" "OR" 4 126, 4 64 0, S_0x56019720ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v0x560197247ce0_0 .net/s "DATA1", 7 0, v0x56019724af50_0;  alias, 1 drivers
v0x560197247e10_0 .net/s "DATA2", 7 0, L_0x56019725e210;  alias, 1 drivers
v0x560197247f20_0 .var/s "RESULT", 7 0;
S_0x560197248020 .scope module, "uut" "FORWARD" 4 123, 4 12 0, S_0x56019720ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
v0x560197248290_0 .net/s "DATA2", 7 0, L_0x56019725e210;  alias, 1 drivers
v0x560197248370_0 .var/s "RESULT", 7 0;
E_0x56019722c240 .event anyedge, v0x560197229ad0_0;
S_0x560197248bd0 .scope module, "DECODER" "Instruction_decode" 3 107, 5 17 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 8 "IMMEDIATE";
    .port_info 3 /OUTPUT 3 "READREG1";
    .port_info 4 /OUTPUT 3 "READREG2";
    .port_info 5 /OUTPUT 3 "WRITEREG";
v0x560197248f10_0 .var "IMMEDIATE", 7 0;
v0x560197249010_0 .net "INSTRUCTION", 31 0, v0x56019724daa0_0;  alias, 1 drivers
v0x5601972490f0_0 .var "OPCODE", 7 0;
v0x5601972491b0_0 .var "READREG1", 2 0;
v0x560197249290_0 .var "READREG2", 2 0;
v0x5601972493c0_0 .var "WRITEREG", 2 0;
E_0x560197248eb0 .event anyedge, v0x560197249010_0;
S_0x5601972495a0 .scope module, "MUX1" "mux_unit" 3 141, 6 6 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0x560197249780_0 .net/s "DATA1", 7 0, v0x56019724b0b0_0;  alias, 1 drivers
v0x560197249860_0 .net/s "DATA2", 7 0, v0x56019724c760_0;  alias, 1 drivers
v0x560197249940_0 .net/s "OUTPUT", 7 0, L_0x56019725e170;  alias, 1 drivers
v0x560197249a00_0 .net "select", 0 0, v0x56019724c080_0;  alias, 1 drivers
L_0x56019725e170 .functor MUXZ 8, v0x56019724b0b0_0, v0x56019724c760_0, v0x56019724c080_0, C4<>;
S_0x560197249b70 .scope module, "MUX2" "mux_unit" 3 149, 6 6 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 8 "OUTPUT";
v0x560197249dc0_0 .net/s "DATA1", 7 0, v0x560197248f10_0;  alias, 1 drivers
v0x560197249ed0_0 .net/s "DATA2", 7 0, L_0x56019725e170;  alias, 1 drivers
v0x560197249fa0_0 .net/s "OUTPUT", 7 0, L_0x56019725e210;  alias, 1 drivers
v0x56019724a070_0 .net "select", 0 0, v0x56019724bfc0_0;  alias, 1 drivers
L_0x56019725e210 .functor MUXZ 8, v0x560197248f10_0, L_0x56019725e170, v0x56019724bfc0_0, C4<>;
S_0x56019724a1c0 .scope module, "PCUNIT" "pc_unit" 3 99, 7 7 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RESET";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /OUTPUT 32 "PC";
v0x56019724a4a0_0 .net "CLK", 0 0, v0x56019724d9e0_0;  alias, 1 drivers
v0x56019724a580_0 .var "PC", 31 0;
v0x56019724a660_0 .net "RESET", 0 0, v0x56019724dca0_0;  alias, 1 drivers
L_0x7f7e5e96b018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56019724a700_0 .net/2u *"_ivl_0", 31 0, L_0x7f7e5e96b018;  1 drivers
v0x56019724a7e0_0 .net "nextpc", 31 0, L_0x56019725de60;  1 drivers
E_0x560197248dd0 .event posedge, v0x56019724a4a0_0;
L_0x56019725de60 .delay 32 (1,1,1) L_0x56019725de60/d;
L_0x56019725de60/d .arith/sum 32, v0x56019724a580_0, L_0x7f7e5e96b018;
S_0x56019724a990 .scope module, "REGFILE" "reg_file" 3 124, 8 6 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v0x56019724ad00_0 .net "CLK", 0 0, v0x56019724d9e0_0;  alias, 1 drivers
v0x56019724adc0_0 .net/s "IN", 7 0, v0x5601972477c0_0;  alias, 1 drivers
v0x56019724aeb0_0 .net "INADDRESS", 2 0, v0x5601972493c0_0;  alias, 1 drivers
v0x56019724af50_0 .var/s "OUT1", 7 0;
v0x56019724aff0_0 .net "OUT1ADDRESS", 2 0, v0x5601972491b0_0;  alias, 1 drivers
v0x56019724b0b0_0 .var/s "OUT2", 7 0;
v0x56019724b180_0 .net "OUT2ADDRESS", 2 0, v0x560197249290_0;  alias, 1 drivers
v0x56019724b250_0 .net "RESET", 0 0, v0x56019724dca0_0;  alias, 1 drivers
v0x56019724b320_0 .net "WRITE", 0 0, v0x56019724c250_0;  alias, 1 drivers
v0x56019724b450_0 .var/s "register0", 7 0;
v0x56019724b510_0 .var/s "register1", 7 0;
v0x56019724b5f0_0 .var/s "register2", 7 0;
v0x56019724b6d0_0 .var/s "register3", 7 0;
v0x56019724b7b0_0 .var/s "register4", 7 0;
v0x56019724b890_0 .var/s "register5", 7 0;
v0x56019724b970_0 .var/s "register6", 7 0;
v0x56019724ba50_0 .var/s "register7", 7 0;
E_0x56019724aca0 .event anyedge, v0x56019724a4a0_0, v0x560197249290_0, v0x5601972491b0_0;
S_0x56019724bc50 .scope module, "control" "control_unit" 3 115, 9 5 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 1 "WRITEENABLE";
    .port_info 2 /OUTPUT 1 "ALUSRC";
    .port_info 3 /OUTPUT 3 "ALUOP";
    .port_info 4 /OUTPUT 1 "NEMUX";
v0x56019724be90_0 .var "ALUOP", 2 0;
v0x56019724bfc0_0 .var "ALUSRC", 0 0;
v0x56019724c080_0 .var "NEMUX", 0 0;
v0x56019724c180_0 .net "OPCODE", 7 0, v0x5601972490f0_0;  alias, 1 drivers
v0x56019724c250_0 .var "WRITEENABLE", 0 0;
E_0x56019724be10 .event anyedge, v0x5601972490f0_0;
S_0x56019724c370 .scope module, "twos" "twos_commplement" 3 133, 10 7 0, S_0x56019720fcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /OUTPUT 8 "DATA_OUT";
v0x56019724c630_0 .net "DATA_IN", 7 0, v0x56019724b0b0_0;  alias, 1 drivers
v0x56019724c760_0 .var/s "DATA_OUT", 7 0;
E_0x56019724c5b0 .event anyedge, v0x560197249780_0;
    .scope S_0x56019724a1c0;
T_0 ;
    %wait E_0x560197248dd0;
    %load/vec4 v0x56019724a660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56019724a580_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56019724a7e0_0;
    %assign/vec4 v0x56019724a580_0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x560197248bd0;
T_1 ;
    %wait E_0x560197248eb0;
    %load/vec4 v0x560197249010_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5601972490f0_0, 0, 8;
    %load/vec4 v0x560197249010_0;
    %parti/s 3, 8, 5;
    %store/vec4 v0x5601972491b0_0, 0, 3;
    %load/vec4 v0x560197249010_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x560197249290_0, 0, 3;
    %load/vec4 v0x560197249010_0;
    %parti/s 3, 16, 6;
    %store/vec4 v0x5601972493c0_0, 0, 3;
    %load/vec4 v0x560197249010_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x560197248f10_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56019724bc50;
T_2 ;
    %wait E_0x56019724be10;
    %delay 1, 0;
    %load/vec4 v0x56019724c180_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c250_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56019724be90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724c080_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56019724c180_0;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c250_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x56019724be90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724bfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c080_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x56019724c180_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c250_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x56019724be90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724c080_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x56019724c180_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c250_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x56019724be90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724c080_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x56019724c180_0;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c250_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56019724be90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724c080_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x56019724c180_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724c250_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x56019724be90_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724c080_0, 0, 1;
T_2.10 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56019724a990;
T_3 ;
    %wait E_0x560197248dd0;
    %load/vec4 v0x56019724b250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b510_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b5f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b6d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b7b0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b890_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724b970_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56019724ba50_0, 0, 8;
T_3.0 ;
    %load/vec4 v0x56019724b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %delay 1, 0;
    %load/vec4 v0x56019724aeb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b450_0, 0, 8;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b510_0, 0, 8;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b5f0_0, 0, 8;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b6d0_0, 0, 8;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b7b0_0, 0, 8;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b890_0, 0, 8;
    %jmp T_3.12;
T_3.10 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724b970_0, 0, 8;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v0x56019724adc0_0;
    %store/vec4 v0x56019724ba50_0, 0, 8;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56019724a990;
T_4 ;
    %wait E_0x56019724aca0;
    %delay 2, 0;
    %load/vec4 v0x56019724aff0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x56019724b450_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x56019724b510_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x56019724b5f0_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x56019724b6d0_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x56019724b7b0_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x56019724b890_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x56019724b970_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x56019724ba50_0;
    %store/vec4 v0x56019724af50_0, 0, 8;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %load/vec4 v0x56019724b180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %jmp T_4.17;
T_4.9 ;
    %load/vec4 v0x56019724b450_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.10 ;
    %load/vec4 v0x56019724b510_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.11 ;
    %load/vec4 v0x56019724b5f0_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.12 ;
    %load/vec4 v0x56019724b6d0_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.13 ;
    %load/vec4 v0x56019724b7b0_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.14 ;
    %load/vec4 v0x56019724b890_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.15 ;
    %load/vec4 v0x56019724b970_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x56019724ba50_0;
    %store/vec4 v0x56019724b0b0_0, 0, 8;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56019724c370;
T_5 ;
    %wait E_0x56019724c5b0;
    %delay 1, 0;
    %load/vec4 v0x56019724c630_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v0x56019724c760_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x560197248020;
T_6 ;
    %wait E_0x56019722c240;
    %delay 1, 0;
    %load/vec4 v0x560197248290_0;
    %store/vec4 v0x560197248370_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56019720ceb0;
T_7 ;
    %wait E_0x56019720ee50;
    %delay 2, 0;
    %load/vec4 v0x560197225500_0;
    %load/vec4 v0x560197229ad0_0;
    %add;
    %store/vec4 v0x560197229bd0_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x560197246db0;
T_8 ;
    %wait E_0x56019720ee50;
    %delay 1, 0;
    %load/vec4 v0x560197229470_0;
    %load/vec4 v0x560197229570_0;
    %and;
    %store/vec4 v0x560197247020_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x560197247a90;
T_9 ;
    %wait E_0x56019720ee50;
    %delay 1, 0;
    %load/vec4 v0x560197247ce0_0;
    %load/vec4 v0x560197247e10_0;
    %or;
    %store/vec4 v0x560197247f20_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x560197247170;
T_10 ;
    %wait E_0x5601971e0510;
    %load/vec4 v0x5601972478f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5601972477c0_0, 0, 8;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v0x560197247450_0;
    %store/vec4 v0x5601972477c0_0, 0, 8;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v0x560197247530_0;
    %store/vec4 v0x5601972477c0_0, 0, 8;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x560197247620_0;
    %store/vec4 v0x5601972477c0_0, 0, 8;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x560197247720_0;
    %store/vec4 v0x5601972477c0_0, 0, 8;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56019720fb30;
T_11 ;
    %wait E_0x56019720ebc0;
    %delay 2, 0;
    %load/vec4 v0x56019724dbb0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x56019724dd40, 4;
    %load/vec4 v0x56019724dbb0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x56019724dd40, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56019724dbb0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x56019724dd40, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x56019724dbb0_0;
    %load/vec4a v0x56019724dd40, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56019724daa0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56019720fb30;
T_12 ;
    %vpi_call 2 43 "$readmemb", "instr_mem.mem", v0x56019724dd40 {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x56019720fb30;
T_13 ;
    %vpi_call 2 57 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000011, S_0x56019720fb30, v0x56019724b450_0, v0x56019724b510_0, v0x56019724b5f0_0, v0x56019724b6d0_0, v0x56019724b7b0_0, v0x56019724b890_0, v0x56019724b970_0, v0x56019724ba50_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724d9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724dca0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56019724dca0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56019724dca0_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 70 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x56019720fb30;
T_14 ;
    %delay 4, 0;
    %load/vec4 v0x56019724d9e0_0;
    %inv;
    %store/vec4 v0x56019724d9e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./ALU.v";
    "./instruction_memory.v";
    "./MUX_2.v";
    "./PC.v";
    "./RegisterFile.v";
    "./controlUnit.v";
    "./twos_commplement.v";
