#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Jun 25 23:39:24 2021
# Process ID: 13500
# Current directory: E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1
# Command line: vivado.exe -log CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl
# Log file: E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1/CPU.vds
# Journal file: E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a100tlcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Device 21-403] Loading part xc7a100tlcsg324-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7228
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:720]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:22]
INFO: [Synth 8-6157] synthesizing module 'PC_ADD' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:40]
INFO: [Synth 8-6155] done synthesizing module 'PC_ADD' (2#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:40]
INFO: [Synth 8-6157] synthesizing module 'PC0' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:49]
INFO: [Synth 8-6155] done synthesizing module 'PC0' (3#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:49]
INFO: [Synth 8-6157] synthesizing module 'PC_addr_ADD' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:67]
INFO: [Synth 8-6155] done synthesizing module 'PC_addr_ADD' (4#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:67]
INFO: [Synth 8-6157] synthesizing module 'ROM_B' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1/.Xil/Vivado-13500-DESKTOP-J89QRPS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_B' (5#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1/.Xil/Vivado-13500-DESKTOP-J89QRPS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IR_Register' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:77]
INFO: [Synth 8-6155] done synthesizing module 'IR_Register' (6#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:77]
INFO: [Synth 8-6157] synthesizing module 'Code_Translation' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:96]
INFO: [Synth 8-6155] done synthesizing module 'Code_Translation' (7#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:96]
INFO: [Synth 8-6157] synthesizing module 'ID2' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:151]
INFO: [Synth 8-6155] done synthesizing module 'ID2' (8#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:151]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:262]
	Parameter Idle bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter S4 bound to: 4'b0100 
	Parameter S5 bound to: 4'b0101 
	Parameter S6 bound to: 4'b0110 
	Parameter S7 bound to: 4'b0111 
	Parameter S8 bound to: 4'b1000 
	Parameter S9 bound to: 4'b1001 
	Parameter S10 bound to: 4'b1010 
	Parameter S11 bound to: 4'b1011 
	Parameter S12 bound to: 4'b1100 
	Parameter S13 bound to: 4'b1101 
	Parameter S14 bound to: 4'b1110 
INFO: [Synth 8-6155] done synthesizing module 'CU' (9#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:262]
INFO: [Synth 8-6157] synthesizing module 'immU' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:129]
INFO: [Synth 8-6155] done synthesizing module 'immU' (10#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:129]
INFO: [Synth 8-6157] synthesizing module 'Regs' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:507]
INFO: [Synth 8-6155] done synthesizing module 'Regs' (11#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:507]
INFO: [Synth 8-6157] synthesizing module 'Register_A_B' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:527]
INFO: [Synth 8-6155] done synthesizing module 'Register_A_B' (12#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:527]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:547]
	Parameter ADD bound to: 4'b0000 
	Parameter SLL bound to: 4'b0001 
	Parameter SLT bound to: 4'b0010 
	Parameter SLTU bound to: 4'b0011 
	Parameter XOR bound to: 4'b0100 
	Parameter SRL bound to: 4'b0101 
	Parameter OR bound to: 4'b0110 
	Parameter AND bound to: 4'b0111 
	Parameter SUB bound to: 4'b1000 
	Parameter SRA bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:547]
INFO: [Synth 8-6157] synthesizing module 'Register_F' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:614]
INFO: [Synth 8-6155] done synthesizing module 'Register_F' (14#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:614]
INFO: [Synth 8-6157] synthesizing module 'DM' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1/.Xil/Vivado-13500-DESKTOP-J89QRPS/realtime/DM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DM' (15#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1/.Xil/Vivado-13500-DESKTOP-J89QRPS/realtime/DM_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MDR' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:633]
INFO: [Synth 8-6155] done synthesizing module 'MDR' (16#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:633]
INFO: [Synth 8-6157] synthesizing module 'Div' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:648]
INFO: [Synth 8-6155] done synthesizing module 'Div' (17#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:648]
INFO: [Synth 8-6157] synthesizing module 'Display' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:672]
INFO: [Synth 8-6155] done synthesizing module 'Display' (18#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:672]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (19#1) [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:720]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1013.375 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'uut5'
Finished Parsing XDC File [e:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'uut5'
Parsing XDC File [e:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/ip/DM/DM/DM_in_context.xdc] for cell 'uut15'
Finished Parsing XDC File [e:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/ip/DM/DM/DM_in_context.xdc] for cell 'uut15'
Parsing XDC File [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/constrs_1/new/CPU_Design_three.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_n_IBUF'. [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/constrs_1/new/CPU_Design_three.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/constrs_1/new/CPU_Design_three.xdc:8]
Finished Parsing XDC File [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/constrs_1/new/CPU_Design_three.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/constrs_1/new/CPU_Design_three.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/CPU_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/constrs_1/new/CPU_Design_three.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tlcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uut5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uut15. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'I_fmt_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:114]
WARNING: [Synth 8-327] inferring latch for variable 'IS_R_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:160]
WARNING: [Synth 8-327] inferring latch for variable 'IS_IMM_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'IS_LUI_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'IS_JAL_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'IS_LW_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'IS_SW_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'IS_JALR_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:166]
WARNING: [Synth 8-327] inferring latch for variable 'IS_BEQ_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:167]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_OP_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:168]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0000 |                             0000
                      S1 |                             0001 |                             0001
                      S6 |                             0010 |                             0110
                      S2 |                             0011 |                             0010
                      S3 |                             0100 |                             0011
                      S5 |                             0101 |                             0101
                      S4 |                             0110 |                             0100
                      S7 |                             0111 |                             0111
                      S8 |                             1000 |                             1000
                      S9 |                             1001 |                             1001
                     S10 |                             1010 |                             1010
                     S12 |                             1011 |                             1100
                     S13 |                             1100 |                             1101
                     S14 |                             1101 |                             1110
                     S11 |                             1110 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'CU'
WARNING: [Synth 8-327] inferring latch for variable 'imm32_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:136]
WARNING: [Synth 8-327] inferring latch for variable 'res_F_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:559]
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:558]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:602]
WARNING: [Synth 8-327] inferring latch for variable 'OF_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:603]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:899]
WARNING: [Synth 8-327] inferring latch for variable 'toPc_addr_reg' [E:/vivadoproject/CPU_Design_three/CPU_Design_three.srcs/sources_1/new/CPU_Design_three.v:745]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
	   2 Input   26 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 39    
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   8 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   3 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 2     
	  15 Input    4 Bit        Muxes := 4     
	  11 Input    3 Bit        Muxes := 1     
	  15 Input    2 Bit        Muxes := 2     
	  11 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 8     
	  15 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 34    
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 1013.375 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1036.176 ; gain = 22.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_B         |         1|
|2     |DM            |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |DM     |     1|
|2     |ROM_B  |     1|
|3     |BUFG   |     6|
|4     |CARRY4 |    52|
|5     |LUT1   |     4|
|6     |LUT2   |    77|
|7     |LUT3   |    88|
|8     |LUT4   |    80|
|9     |LUT5   |   275|
|10    |LUT6   |  1167|
|11    |MUXF7  |   259|
|12    |FDCE   |   281|
|13    |FDPE   |     9|
|14    |FDRE   |   992|
|15    |LD     |   148|
|16    |IBUF   |     6|
|17    |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1040.930 ; gain = 27.555
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1040.930 ; gain = 27.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1040.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 459 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1040.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 148 instances were transformed.
  LD => LDCE: 148 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 1040.930 ; gain = 27.555
INFO: [Common 17-1381] The checkpoint 'E:/vivadoproject/CPU_Design_three/CPU_Design_three.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 23:40:20 2021...
