add_file_target(FILE dsp_inout_registered_dualclk.sim.v SCANNER_TYPE verilog)
v2x_test_both(NAME dsp_inout_registered_dualclk TOP_MODULE DSP_INOUT_REGISTERED_DUALCLK)
