Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Feb 11 16:59:51 2025
| Host         : DESKTOP-S2GG9RF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cla_timing_summary_routed.rpt -pb cla_timing_summary_routed.pb -rpx cla_timing_summary_routed.rpx -warn_on_violation
| Design       : cla
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.619ns  (logic 4.332ns (50.266%)  route 4.286ns (49.734%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.921     2.877    x_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.150     3.027 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.493     3.519    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.321     3.840 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.873     5.713    cout_OBUF
    W10                  OBUF (Prop_obuf_I_O)         2.906     8.619 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     8.619    cout
    W10                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.238ns  (logic 4.121ns (50.031%)  route 4.116ns (49.969%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.921     2.877    x_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.150     3.027 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.483     3.510    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.328     3.838 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.550    sum_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         2.688     8.238 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.238    sum[2]
    U9                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.098ns (49.761%)  route 4.137ns (50.239%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.921     2.877    x_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.150     3.027 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.493     3.519    sum_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I2_O)        0.328     3.847 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.723     5.571    sum_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         2.664     8.235 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.235    sum[3]
    W9                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.380ns  (logic 3.746ns (50.762%)  route 3.634ns (49.238%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.921     2.877    x_IBUF[0]
    SLICE_X0Y12          LUT5 (Prop_lut5_I4_O)        0.124     3.001 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.713     4.714    sum_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         2.667     7.380 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.380    sum[1]
    U8                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.273ns  (logic 3.757ns (51.660%)  route 3.516ns (48.340%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  x_IBUF[0]_inst/O
                         net (fo=3, routed)           1.706     2.662    x_IBUF[0]
    SLICE_X0Y12          LUT3 (Prop_lut3_I1_O)        0.124     2.786 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.809     4.596    sum_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         2.678     7.273 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.273    sum[0]
    W11                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.486ns (66.745%)  route 0.740ns (33.255%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    Y11                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.350     0.596    cin_IBUF
    SLICE_X0Y12          LUT3 (Prop_lut3_I2_O)        0.045     0.641 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.390     1.032    sum_OBUF[0]
    W11                  OBUF (Prop_obuf_I_O)         1.194     2.226 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.226    sum[0]
    W11                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.488ns (66.691%)  route 0.743ns (33.309%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y12                                               0.000     0.000 r  y[1] (IN)
                         net (fo=0)                   0.000     0.000    y[1]
    Y12                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  y_IBUF[1]_inst/O
                         net (fo=2, routed)           0.385     0.646    y_IBUF[1]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.691 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.049    sum_OBUF[1]
    U8                   OBUF (Prop_obuf_I_O)         1.183     2.232 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.232    sum[1]
    U8                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.454ns (65.155%)  route 0.778ns (34.845%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.427     0.656    y_IBUF[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I0_O)        0.045     0.701 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.052    sum_OBUF[3]
    W9                   OBUF (Prop_obuf_I_O)         1.180     2.232 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.232    sum[3]
    W9                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.421ns (62.827%)  route 0.841ns (37.173%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  y[2] (IN)
                         net (fo=0)                   0.000     0.000    y[2]
    U5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  y_IBUF[2]_inst/O
                         net (fo=3, routed)           0.488     0.659    y_IBUF[2]
    SLICE_X0Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.704 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.353     1.057    sum_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.204     2.261 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.261    sum[2]
    U9                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 y[3]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.396ns  (logic 1.547ns (64.559%)  route 0.849ns (35.441%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  y[3] (IN)
                         net (fo=0)                   0.000     0.000    y[3]
    T5                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.427     0.656    y_IBUF[3]
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.047     0.703 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.422     1.125    cout_OBUF
    W10                  OBUF (Prop_obuf_I_O)         1.271     2.396 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.396    cout
    W10                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------





