{"Source Block": ["oh/memory/hdl/fifo_sync.v@45:87@HdlStmProcess", "   \n   reg [AW-1:0]          waddr;\n   reg [AW-1:0]          raddr;\n   reg [AW-1:0]          count;\n   \n   always @ ( posedge clk ) begin\n      if( reset ) \n\tbegin\t   \n           waddr    <= 1'b0;\n           raddr    <= 1'b0;\n           count    <= 1'b0;\n           rd_empty <= 1'b1;\n           wr_full  <= 1'b0;         \n      end else \n\tbegin\n           if( wr_en & rd_en ) \n\t     begin\n\t\twaddr <= waddr + 'd1;\n\t\traddr <= raddr + 'd1;\t      \n             end \n\t   else if( wr_en ) \n\t     begin\n\t\twaddr <= waddr + 'd1;\n\t\tcount <= count + 'd1;\n\t\trd_empty <= 1'b0;\n\t\tif( & count )\n\t\t  wr_full <= 1'b1;\t\t\n         end \n\t   else if( rd_en ) \n\t   begin\t      \n              raddr <= raddr + 'd1;\n              count <= count - 'd1;\n              wr_full <= 1'b0;\n              if( count == 'd1 )\n\t\trd_empty <= 1'b1;\t      \n           end\n\tend // else: !if( reset )\n   end // always @ ( posedge clk )\n      \n`ifdef TARGET_XILINX \n   genvar               dn;   \n   generate for(dn=0; dn<DW; dn=dn+1)\n     begin : genbits\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[53, "           waddr    <= 1'b0;\n"], [54, "           raddr    <= 1'b0;\n"], [55, "           count    <= 1'b0;\n"], [56, "           rd_empty <= 1'b1;\n"], [57, "           wr_full  <= 1'b0;         \n"]], "Add": [[57, "           waddr[AW-1:0] <= 'd0;\n"], [57, "           raddr[AW-1:0] <= 'b0;\n"], [57, "           count[AW-1:0] <= 'b0;\n"], [57, "           rd_empty      <= 1'b1;\n"], [57, "           wr_full       <= 1'b0;         \n"]]}}