Running: C:\Xilinx\12.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div_tb_isim_beh.exe -prj C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div_tb_beh.prj work.clk_div_tb 
ISim M.53d (signature 0x7dea747)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div.vhd" into library work
Parsing VHDL file "C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity clk_div [clk_div_default]
Compiling architecture behavior of entity clk_div_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable C:/Users/Evan Dinelli/Documents/GitHub/LAB8/code/Evan/working/robot_arm_control/clk_div_tb_isim_beh.exe
Fuse Memory Usage: 18824 KB
Fuse CPU Usage: 155 ms
