davinci_irq_init	,	F_8
irq_set_handler	,	F_11
IRQ_NOREQUEST	,	V_27
IRQ_REG1_OFFSET	,	V_40
davinci_intc_base	,	V_3
__iomem	,	T_2
num	,	V_6
ack	,	V_22
IRQ_REG0_OFFSET	,	V_23
irq_gc_mask_clr_bit	,	V_18
IRQ_EABASE_REG_OFFSET	,	V_43
IRQ_NOPROBE	,	V_28
intc_irq_num	,	V_47
u32	,	T_4
IRQ_INTPRI7_REG_OFFSET	,	V_45
intc_base	,	V_36
offset	,	V_2
pri	,	V_46
ioremap	,	F_9
__func__	,	V_12
pr_err	,	F_5
FIQ_REG0_OFFSET	,	V_38
irq_mask	,	V_17
irq_alloc_generic_chip	,	F_4
chip_types	,	V_13
IRQ_ENT_REG0_OFFSET	,	V_25
IRQ_ENT_REG1_OFFSET	,	V_41
irq_chip_type	,	V_9
davinci_alloc_gc	,	F_3
handle_level_irq	,	V_49
IRQ_GC_INIT_MASK_CACHE	,	V_26
IRQ_INTPRI0_REG_OFFSET	,	V_44
SZ_4K	,	V_37
__raw_writel	,	F_2
irq_start	,	V_5
DAVINCI_INTC_TYPE_AINTC	,	V_35
IRQ_INCTL_REG_OFFSET	,	V_42
IRQ_MSK	,	F_7
irq_chip_generic	,	V_7
"%s: irq_alloc_generic_chip for IRQ %u failed\n"	,	L_2
davinci_soc_info	,	V_32
gc	,	V_8
value	,	V_1
mask	,	V_24
handle_edge_irq	,	V_11
irq_gc_mask_set_bit	,	V_20
intc_irq_prios	,	V_33
davinci_irq_writel	,	F_1
chip	,	V_14
u8	,	T_3
irq_gc_ack_set_bit	,	V_16
davinci_intc_type	,	V_34
"AINTC"	,	L_1
irq_setup_generic_chip	,	F_6
irq_ack	,	V_15
irq_unmask	,	V_19
i	,	V_29
WARN_ON	,	F_10
regs	,	V_21
j	,	V_30
davinci_def_priorities	,	V_31
IRQ_TINT1_TINT34	,	V_48
ct	,	V_10
__init	,	T_1
FIQ_REG1_OFFSET	,	V_39
base	,	V_4
