% ECEE 434 Lab #3 - Logic Gates
% Liz MacLean & Carl Anderson
%

\pagebreak

# Introduction & Background


\pagebreak

# Procedure


This is an example image. Cool!
![NMOS Circuit Schematic with V~GS~ = 5V and V~DD~ = 5V](NMOS-Circuit.png)


\pagebreak

# Results


\pagebreak

# Conclusion

