datapath__12: 
datapath__13: 
case__11: 
datapath__17: 
datapath__11: 
IF_ID_reg: 
case__21: 
HazardDetectionUnit: 
case__7: 
muxpart: 
datapath__7: 
pclogic: 
reg__10: 
logic__28: 
datapath__20: 
case__19: 
logic: 
logic__11: 
datapath__1: 
datapath__14: 
alucontrol: 
reg__24: 
case__9: 
datapath__16: 
case__16: 
case__22: 
reg__22: 
reg__17: 
reg__21: 
reg__11: 
datapath__2: 
datapath__5: 
control: 
logic__31: 
logic__23: 
ID_EX_reg: 
datapath__21: 
logic__29: 
reg__23: 
case__3: 
reg: 
datapath__15: 
ShiftLeft2: 
logic__17: 
case__13: 
DataMemory: 
rf: 
Comparator: 
Adder: 
logic__20: 
Mux3x1_32Bits: 
signextend: 
logic__19: 
logic__15: 
case__4: 
datapath__18: 
logic__34: 
logic__32: 
datapath__8: 
ForwardingUnit: 
datapath__10: 
MipsPipelineTestBench: 
mux__parameterized0: 
logic__10: 
logic__12: 
reg__8: 
reg__1: 
case__15: 
case__10: 
pla: 
logic__35: 
case__14: 
reg__6: 
case__2: 
logic__5: 
reg__25: 
logic__30: 
reg__26: 
muxpart__2: 
logic__25: 
Mux2x1_10Bits: 
reg__3: 
case__1: 
logic__24: 
datapath__22: 
case__17: 
datapath__4: 
logic__4: 
reg__7: 
reg__2: 
reg__5: 
datapath__3: 
case__12: 
reg__13: 
datapath__19: 
reg__12: 
logic__33: 
InstructionMemory: 
alu: 
logic__21: 
case__24: 
datapath__9: 
reg__28: 
EX_MemReg: 
reg__18: 
reg__16: 
reg__9: 
datapath__6: 
reg__27: 
case__20: 
case: 
case__5: 
case__23: 
reg__19: 
mux: 
reg__14: 
logic__22: 
reg__4: 
case__6: 
reg__20: 
muxpart__1: 
case__8: 
Mem_WbReg: 
datapath: 
reg__15: 
