$date
	Sun Sep 28 17:47:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module JKFF_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module JKFF_ins $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
0$
0#
0"
x!
$end
#2
0!
1#
1$
#4
0#
1"
0$
#6
1#
1$
#8
0%
0#
0"
0$
#10
1#
1$
#12
0#
1"
0$
#14
1!
1#
1$
#16
0$
