FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"FOX200MHZ\I";
2"UN$1$TUBIICLKS$I1$DEFAULTCLK";
3"TUB_CLK_IN\I";
4"UN$1$TUBIICLKS$I1$BCKPCLK";
5"DEFAULT_SELECT\I";
6"CLK200_OUT_P\I";
7"CLK200_OUT_N\I";
8"CLOCK100\I";
9"MISSEDCLOCK\I";
10"SR_CLK\I";
11"DATA\I";
12"LE\I";
13"DATA_RDY\I";
14"CLK100_OUT_P\I";
15"CLK100_OUT_N\I";
%"TUBII_CLKS"
"1","(1875,825)","0","tubii_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"CLK200_OUT_N \B"7;
"CLK200_OUT_P"6;
"DEFAULT_SELECT"
VHDL_MODE"IN"5;
"FOX200MHZ"1;
"DEFAULT_CLK"
VHDL_MODE"OUT"2;
"BCKP_CLK"
VHDL_MODE"OUT"4;
"TUB_CLK_IN"3;
%"TUBII_TIME"
"1","(3300,725)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"CLK100_OUT_N \B"
VHDL_MODE"OUT"15;
"CLK100_OUT_P"
VHDL_MODE"OUT"14;
"BCKP_CLK"4;
"DEFAULT_CLK"2;
"DATA_RDY"13;
"LE"12;
"DATA"11;
"SR_CLK"10;
"MISSEDCLOCK"9;
"CLOCK100_OUT_TTL"8;
END.
