Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Thu Nov 21 03:43:49 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.tws pong_impl_1_syn.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
        2.2  Clock vga_clock
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/REFERENCECLK} -period 83.3333333333333 [get_nets clk]
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 83.3333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clock                         |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "vga_clock"
=======================
create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
            Clock vga_clock             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clock                         |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          12.078 ns |         82.795 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
            Clock vga_clock             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 5.25011%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |   83.333 ns |   68.703 ns |    6   |   20.830 ns |  48.008 MHz |       31       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |   39.800 ns |   27.722 ns |    5   |   12.078 ns |  82.795 MHz |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/v_count__i9/D                 |   27.723 ns 
vga_driver/v_count__i8/D                 |   27.723 ns 
vga_driver/v_count__i7/D                 |   27.723 ns 
vga_driver/v_count__i6/D                 |   27.723 ns 
vga_driver/v_count__i5/D                 |   27.723 ns 
vga_driver/v_count__i4/D                 |   27.723 ns 
vga_driver/v_count__i3/D                 |   27.723 ns 
vga_driver/v_count__i1/D                 |   27.723 ns 
vga_driver/v_count__i0/D                 |   27.723 ns 
vga_driver/v_count__i2/D                 |   27.723 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk} -period 83.333                                                                                                    
3333333333 [get_nets clk]               |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       31       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {vga_clock                                                                                                    
} -source [get_pins {pll/lscc_pll_inst/                                                                                                    
u_PLL_B/REFERENCECLK}] -multiply_by 67                                                                                                     
-divide_by 32 [get_pins {pll/lscc_pll_i                                                                                                    
nst/u_PLL_B/OUTGLOBAL }]                |    0.000 ns |    4.196 ns |    2   |        ---- |        ---- |       40       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_driver/h_count_381__i9/D             |    4.196 ns 
vga_driver/h_count_381__i8/D             |    4.196 ns 
vga_driver/h_count_381__i7/D             |    4.196 ns 
vga_driver/h_count_381__i6/D             |    4.196 ns 
vga_driver/h_count_381__i5/D             |    4.196 ns 
vga_driver/h_count_381__i4/D             |    4.196 ns 
vga_driver/h_count_381__i3/D             |    4.196 ns 
vga_driver/h_count_381__i2/D             |    4.196 ns 
vga_driver/h_count_381__i1/D             |    4.196 ns 
vga_driver/h_count_381__i0/D             |    4.196 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
paddle_one/timer_383__i7/Q              |    No arrival or required
paddle_one/timer_383__i6/Q              |    No arrival or required
paddle_one/timer_383__i5/Q              |    No arrival or required
paddle_one/timer_383__i4/Q              |    No arrival or required
paddle_one/timer_383__i3/Q              |    No arrival or required
paddle_one/timer_383__i2/Q              |    No arrival or required
paddle_one/timer_383__i1/Q              |    No arrival or required
paddle_one/timer_383__i0/Q              |    No arrival or required
menu/flag_c/Q                           |    No arrival or required
ball/timer_382__i7/Q                    |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        88
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
paddle_one/timer_383__i7/D              |    No arrival or required
paddle_one/timer_383__i6/D              |    No arrival or required
paddle_one/timer_383__i5/D              |    No arrival or required
paddle_one/timer_383__i4/D              |    No arrival or required
paddle_one/timer_383__i3/D              |    No arrival or required
paddle_one/timer_383__i2/D              |    No arrival or required
paddle_one/timer_383__i1/D              |    No arrival or required
paddle_one/timer_383__i0/D              |    No arrival or required
paddle_one/timer_383__i7/SR             |    No arrival or required
paddle_one/timer_383__i5/SR             |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       221
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
player_one_up                           |                     input
player_one_down                         |                     input
player_two_up                           |                     input
player_two_down                         |                     input
button_enter                            |                     input
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
b                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 1 Instance(s)          |           Type           
-------------------------------------------------------------------
enter_c                                 |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         1
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 83.3333 ns
Period margin    : 62.5033 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 6
Delay Ratio      : 73.8% (route), 26.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 68.703 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               85.209

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       14.431
-------------------------------------   ------
End-of-path arrival time( ns )          16.506

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.477        11.879  16      
n4208                                                     NET DELAY      2.075        13.954  1       
i1_2_lut/B->i1_2_lut/Z                    LUT4            B_TO_Z_DELAY   0.477        14.431  1       
n3877                                                     NET DELAY      2.075        16.506  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i1/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i2/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i3/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i4/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i5/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i6/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i7/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i8/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i11/Q
Path End         : timer_clock_380__i9/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 72.4% (route), 27.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 83.333 ns 
Path Slack       : 70.951 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    83.333
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               84.878

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                2.075
+ Data Path Delay                       11.852
-------------------------------------   ------
End-of-path arrival time( ns )          13.927

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
timer_clock_380__i11/CK->timer_clock_380__i11/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         3.466  2       
timer_clock[11]                                           NET DELAY      0.280         3.746  1       
i9_4_lut/B->i9_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         4.223  1       
n24                                                       NET DELAY      2.075         6.298  1       
i12_4_lut/B->i12_4_lut/Z                  LUT4            B_TO_Z_DELAY   0.477         6.775  1       
n27                                                       NET DELAY      2.075         8.850  1       
i6_4_lut/B->i6_4_lut/Z                    LUT4            B_TO_Z_DELAY   0.477         9.327  1       
n15_adj_995                                               NET DELAY      2.075        11.402  1       
i8_4_lut/A->i8_4_lut/Z                    LUT4            A_TO_Z_DELAY   0.450        11.852  16      
n4208                                                     NET DELAY      2.075        13.927  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_113/A->vga_driver/i1_2_lut_adj_113/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[1]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_112/A->vga_driver/i1_2_lut_adj_112/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n29                                            NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_111/A->vga_driver/i1_2_lut_adj_111/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[3]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_110/A->vga_driver/i1_2_lut_adj_110/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[4]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_109/A->vga_driver/i1_2_lut_adj_109/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[5]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_108/A->vga_driver/i1_2_lut_adj_108/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[6]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i4526_2_lut/B->vga_driver/i4526_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[7]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i4523_2_lut/B->vga_driver/i4523_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[8]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i4521_2_lut/B->vga_driver/i4521_2_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[9]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count__i7/Q
Path End         : vga_driver/v_count__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 5
Delay Ratio      : 72.2% (route), 27.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 27.722 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#2)    39.800
+ Generated Clock Source Latency                     2.225
- Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
- Setup Time                                         0.199
------------------------------------------------   -------
End-of-path required time( ns )                     43.901

  Source Clock Arrival Time (vga_clock:R#1)    0.000
+ Generated Clock Source Latency               2.225
+ Source Clock Path Delay                      2.075
+ Data Path Delay                             11.879
-------------------------------------------   ------
End-of-path arrival time( ns )                16.179

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
vga_driver/v_count__i7/CK->vga_driver/v_count__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         5.691  21      
pixel_row[7]                                              NET DELAY      0.280         5.971  1       
vga_driver/i3_3_lut_4_lut/D->vga_driver/i3_3_lut_4_lut/Z
                                          LUT4            D_TO_Z_DELAY   0.477         6.448  2       
vga_driver/n48_adj_948                                    NET DELAY      2.075         8.523  1       
vga_driver/i5_4_lut_adj_117/D->vga_driver/i5_4_lut_adj_117/Z
                                          LUT4            D_TO_Z_DELAY   0.477         9.000  1       
vga_driver/n12_adj_952                                    NET DELAY      2.075        11.075  1       
vga_driver/i6_4_lut/B->vga_driver/i6_4_lut/Z
                                          LUT4            B_TO_Z_DELAY   0.477        11.552  10      
vga_driver/n19                                            NET DELAY      2.075        13.627  1       
vga_driver/i1_2_lut_adj_115/A->vga_driver/i1_2_lut_adj_115/Z
                                          LUT4            A_TO_Z_DELAY   0.477        14.104  1       
vga_driver/n38[0]                                         NET DELAY      2.075        16.179  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk} -period 83.3333333333333 [get_nets clk]
----------------------------------------------------------------------
31 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i0/Q
Path End         : timer_clock_380__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i0/CK->timer_clock_380__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[0]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_1/C1->timer_clock_380_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n80                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i1/Q
Path End         : timer_clock_380__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i1/CK->timer_clock_380__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[1]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_3/C0->timer_clock_380_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n79                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i2/Q
Path End         : timer_clock_380__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i2/CK->timer_clock_380__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[2]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_3/C1->timer_clock_380_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n78                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i3/Q
Path End         : timer_clock_380__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i3/CK->timer_clock_380__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[3]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_5/C0->timer_clock_380_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n77                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i4/Q
Path End         : timer_clock_380__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i4/CK->timer_clock_380__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[4]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_5/C1->timer_clock_380_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n76                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i5/Q
Path End         : timer_clock_380__i5/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i5/CK->timer_clock_380__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[5]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_7/C0->timer_clock_380_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n75                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i6/Q
Path End         : timer_clock_380__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i6/CK->timer_clock_380__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[6]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_7/C1->timer_clock_380_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n74                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i7/Q
Path End         : timer_clock_380__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i7/CK->timer_clock_380__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[7]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_9/C0->timer_clock_380_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n73                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i8/Q
Path End         : timer_clock_380__i8/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i8/CK->timer_clock_380__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[8]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_9/C1->timer_clock_380_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         4.196  1       
n72                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock_380__i9/Q
Path End         : timer_clock_380__i9/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 2.075
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                2.075

  Source Clock Arrival Time (clk:R#1)   0.000
+ Source Clock Source Latency           0.000
+ Source Clock Path Delay               2.075
+ Data Path Delay                       4.196
-------------------------------------   -----
End-of-path arrival time( ns )          6.271

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
timer_clock_380__i9/CK->timer_clock_380__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         3.466  2       
timer_clock[9]                                            NET DELAY       0.280         3.746  1       
timer_clock_380_add_4_11/C0->timer_clock_380_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         4.196  1       
n71                                                       NET DELAY       2.075         6.271  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
inst2/CLKHF                               HSOSC_CORE      CLOCK LATENCY  0.000         0.000  17      
clk                                                       NET DELAY      2.075         2.075  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clock} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
40 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i0/Q
Path End         : vga_driver/h_count_381__i0/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i0/CK->vga_driver/h_count_381__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  10      
pixel_col[0]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_1/C1->vga_driver/h_count_381_add_4_1/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[0]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i1/Q
Path End         : vga_driver/h_count_381__i1/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i1/CK->vga_driver/h_count_381__i1/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  10      
pixel_col[1]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_3/C0->vga_driver/h_count_381_add_4_3/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[1]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i2/Q
Path End         : vga_driver/h_count_381__i2/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i2/CK->vga_driver/h_count_381__i2/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  14      
pixel_col[2]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_3/C1->vga_driver/h_count_381_add_4_3/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[2]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i3/Q
Path End         : vga_driver/h_count_381__i3/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i3/CK->vga_driver/h_count_381__i3/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  15      
pixel_col[3]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_5/C0->vga_driver/h_count_381_add_4_5/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[3]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i4/Q
Path End         : vga_driver/h_count_381__i4/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i4/CK->vga_driver/h_count_381__i4/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  17      
pixel_col[4]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_5/C1->vga_driver/h_count_381_add_4_5/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[4]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i5/Q
Path End         : vga_driver/h_count_381__i5/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i5/CK->vga_driver/h_count_381__i5/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  14      
pixel_col[5]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_7/C0->vga_driver/h_count_381_add_4_7/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[5]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i6/Q
Path End         : vga_driver/h_count_381__i6/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i6/CK->vga_driver/h_count_381__i6/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  15      
pixel_col[6]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_7/C1->vga_driver/h_count_381_add_4_7/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[6]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i7/Q
Path End         : vga_driver/h_count_381__i7/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i7/CK->vga_driver/h_count_381__i7/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  15      
pixel_col[7]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_9/C0->vga_driver/h_count_381_add_4_9/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[7]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i8/Q
Path End         : vga_driver/h_count_381__i8/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i8/CK->vga_driver/h_count_381__i8/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  14      
pixel_col[8]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_9/C1->vga_driver/h_count_381_add_4_9/S1
                                          FA2             C1_TO_S1_DELAY  0.450         6.421  1       
vga_driver/n45[8]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_381__i9/Q
Path End         : vga_driver/h_count_381__i9/D
Source Clock     : vga_clock
Destination Clock: vga_clock
Logic Level      : 2
Delay Ratio      : 56.1% (route), 43.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 4.196 ns  (Passed)

  Destination Clock Arrival Time (vga_clock:R#1)     0.000
+ Generated Clock Source Latency                     2.225
+ Destination Clock Uncertainty                      0.000
+ Destination Clock Path Delay                       2.075
+ Hold Time                                         -0.000
------------------------------------------------   -------
End-of-path required time( ns )                      4.300

  Source Clock Arrival Time (vga_clock:R#1)   0.000
+ Generated Clock Source Latency              2.225
+ Source Clock Path Delay                     2.075
+ Data Path Delay                             4.196
-------------------------------------------   -----
End-of-path arrival time( ns )                8.496

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       


Data path
Name                                      Cell/Site Name  Delay Name      Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------  -----  ------------  ------  
vga_driver/h_count_381__i9/CK->vga_driver/h_count_381__i9/Q
                                          FD1P3XZ         CK_TO_Q_DELAY   1.391         5.691  16      
pixel_col[9]                                              NET DELAY       0.280         5.971  1       
vga_driver/h_count_381_add_4_11/C0->vga_driver/h_count_381_add_4_11/S0
                                          FA2             C0_TO_S0_DELAY  0.450         6.421  1       
vga_driver/n45[9]                                         NET DELAY       2.075         8.496  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
u_PLL_B/OUTGLOBAL                         PLL_B           CLOCK LATENCY  2.225         2.225  20      
vga_clock                                                 NET DELAY      2.075         4.300  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

