
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,rB,110}                      Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= DMem[{pid,a+b}]={B1,B2,B3,B4}                           Premise(F5)
	S6= DCache[a+b]={B1,B2,B3,B4}                               Premise(F6)
	S7= DCache[DCacheRLineEA(a+b)]=data                         Premise(F7)

IF	S8= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S9= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S10= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S0)
	S11= PC.Out=addr                                            PC-Out(S1)
	S12= PIDReg.Out=>IMMU.PID                                   Premise(F8)
	S13= IMMU.PID=pid                                           Path(S8,S12)
	S14= PC.Out=>IMMU.IEA                                       Premise(F9)
	S15= IMMU.IEA=addr                                          Path(S11,S14)
	S16= IMMU.Addr={pid,addr}                                   IMMU-Search(S13,S15)
	S17= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S13,S15)
	S18= IMMU.Addr=>IAddrReg.In                                 Premise(F10)
	S19= IAddrReg.In={pid,addr}                                 Path(S16,S18)
	S20= IMMU.Hit=>IMMUHitReg.In                                Premise(F11)
	S21= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S17,S20)
	S22= PC.Out=>ICache.IEA                                     Premise(F12)
	S23= ICache.IEA=addr                                        Path(S11,S22)
	S24= ICache.Hit=ICacheHit(addr)                             ICache-Search(S23)
	S25= ICache.Out=>ICacheReg.In                               Premise(F13)
	S26= ICache.Hit=>ICacheHitReg.In                            Premise(F14)
	S27= ICacheHitReg.In=ICacheHit(addr)                        Path(S24,S26)
	S28= IMMUHitReg.Out=>CU.IMemHit                             Premise(F15)
	S29= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F16)
	S30= IAddrReg.Out=>IMem.RAddr                               Premise(F17)
	S31= IMem.Out=>IRMux.MemData                                Premise(F18)
	S32= ICacheReg.Out=>IRMux.CacheData                         Premise(F19)
	S33= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F20)
	S34= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F21)
	S35= IRMux.Out=>IR.In                                       Premise(F22)
	S36= IMem.MEM8WordOut=>ICache.WData                         Premise(F23)
	S37= PC.Out=>ICache.IEA                                     Premise(F24)
	S38= IR.Out0_5=>CU.Op                                       Premise(F25)
	S39= IR.Out21_31=>CU.IRFunc                                 Premise(F26)
	S40= IR.Out11_15=>GPRegs.RReg1                              Premise(F27)
	S41= GPRegs.Rdata1=>A.In                                    Premise(F28)
	S42= IR.Out16_20=>GPRegs.RReg2                              Premise(F29)
	S43= GPRegs.Rdata2=>B.In                                    Premise(F30)
	S44= A.Out=>ALU.A                                           Premise(F31)
	S45= B.Out=>ALU.B                                           Premise(F32)
	S46= CU.Func=>ALU.Func                                      Premise(F33)
	S47= ALU.Out=>ALUOut.In                                     Premise(F34)
	S48= PIDReg.Out=>DMMU.PID                                   Premise(F35)
	S49= DMMU.PID=pid                                           Path(S8,S48)
	S50= ALUOut.Out=>DMMU.IEA                                   Premise(F36)
	S51= DMMU.Addr=>DAddrReg.In                                 Premise(F37)
	S52= DMMU.Hit=>DMMUHitReg.In                                Premise(F38)
	S53= ALUOut.Out=>DCache.IEA                                 Premise(F39)
	S54= DCache.Out=>DCacheReg.In                               Premise(F40)
	S55= DCache.Hit=>DCacheHitReg.In                            Premise(F41)
	S56= DMMUHitReg.Out=>CU.DMemHit                             Premise(F42)
	S57= DCacheHitReg.Out=>CU.DCacheHit                         Premise(F43)
	S58= DCacheReg.Out=>DR.In                                   Premise(F44)
	S59= DCache.RLineDirty=>CU.DCacheWriteBack                  Premise(F45)
	S60= PIDReg.Out=>DMMU.PID                                   Premise(F46)
	S61= DCache.RLineEA=>DMMU.IEAR                              Premise(F47)
	S62= DMMU.AddrR=>DMem.MEM8WordWAddr                         Premise(F48)
	S63= DCache.RLineData=>DMem.MEM8WordWData                   Premise(F49)
	S64= DR.Out=>MemDataSel.Data                                Premise(F50)
	S65= ALUOut.Out30_31=>MemDataSel.Addr                       Premise(F51)
	S66= CU.MemDataSelFunc=>MemDataSel.Func                     Premise(F52)
	S67= MemDataSel.Out=>GPRegs.WData                           Premise(F53)
	S68= IR.Out6_10=>GPRegs.WReg                                Premise(F54)
	S69= ALUOut.Out=>GPRegs.WBData                              Premise(F55)
	S70= IR.Out11_15=>GPRegs.WBReg                              Premise(F56)
	S71= CtrlPIDReg=0                                           Premise(F57)
	S72= [PIDReg]=pid                                           PIDReg-Hold(S0,S71)
	S73= CtrlIMMU=0                                             Premise(F58)
	S74= CtrlPC=0                                               Premise(F59)
	S75= CtrlPCInc=0                                            Premise(F60)
	S76= PC[Out]=addr                                           PC-Hold(S1,S74,S75)
	S77= CtrlIAddrReg=1                                         Premise(F61)
	S78= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S19,S77)
	S79= CtrlIMMUHitReg=1                                       Premise(F62)
	S80= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S21,S79)
	S81= CtrlICache=0                                           Premise(F63)
	S82= CtrlICacheReg=1                                        Premise(F64)
	S83= CtrlICacheHitReg=1                                     Premise(F65)
	S84= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S27,S83)
	S85= CtrlIMem=0                                             Premise(F66)
	S86= IMem[{pid,addr}]={31,rT,rA,rB,110}                     IMem-Hold(S2,S85)
	S87= CtrlIRMux=0                                            Premise(F67)
	S88= CtrlIR=0                                               Premise(F68)
	S89= CtrlGPRegs=0                                           Premise(F69)
	S90= GPRegs[rA]=a                                           GPRegs-Hold(S3,S89)
	S91= GPRegs[rB]=b                                           GPRegs-Hold(S4,S89)
	S92= CtrlA=0                                                Premise(F70)
	S93= CtrlB=0                                                Premise(F71)
	S94= CtrlALUOut=0                                           Premise(F72)
	S95= CtrlDMMU=0                                             Premise(F73)
	S96= CtrlDAddrReg=0                                         Premise(F74)
	S97= CtrlDMMUHitReg=0                                       Premise(F75)
	S98= CtrlDCache=0                                           Premise(F76)
	S99= DCache[a+b]={B1,B2,B3,B4}                              DCache-Hold(S6,S98)
	S100= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S7,S98)
	S101= CtrlDCacheReg=0                                       Premise(F77)
	S102= CtrlDCacheHitReg=0                                    Premise(F78)
	S103= CtrlDR=0                                              Premise(F79)
	S104= CtrlDMem=0                                            Premise(F80)
	S105= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S5,S104)
	S106= CtrlDMem8Word=0                                       Premise(F81)

IMMU	S107= PIDReg.Out=pid                                        PIDReg-Out(S72)
	S108= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S72)
	S109= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S72)
	S110= PC.Out=addr                                           PC-Out(S76)
	S111= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S78)
	S112= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S78)
	S113= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S78)
	S114= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S80)
	S115= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S80)
	S116= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S80)
	S117= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S84)
	S118= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S84)
	S119= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S84)
	S120= PIDReg.Out=>IMMU.PID                                  Premise(F82)
	S121= IMMU.PID=pid                                          Path(S107,S120)
	S122= PC.Out=>IMMU.IEA                                      Premise(F83)
	S123= IMMU.IEA=addr                                         Path(S110,S122)
	S124= IMMU.Addr={pid,addr}                                  IMMU-Search(S121,S123)
	S125= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S121,S123)
	S126= IMMU.Addr=>IAddrReg.In                                Premise(F84)
	S127= IAddrReg.In={pid,addr}                                Path(S124,S126)
	S128= IMMU.Hit=>IMMUHitReg.In                               Premise(F85)
	S129= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S125,S128)
	S130= PC.Out=>ICache.IEA                                    Premise(F86)
	S131= ICache.IEA=addr                                       Path(S110,S130)
	S132= ICache.Hit=ICacheHit(addr)                            ICache-Search(S131)
	S133= ICache.Out=>ICacheReg.In                              Premise(F87)
	S134= ICache.Hit=>ICacheHitReg.In                           Premise(F88)
	S135= ICacheHitReg.In=ICacheHit(addr)                       Path(S132,S134)
	S136= IMMUHitReg.Out=>CU.IMemHit                            Premise(F89)
	S137= CU.IMemHit=IMMUHit(pid,addr)                          Path(S114,S136)
	S138= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F90)
	S139= CU.ICacheHit=ICacheHit(addr)                          Path(S117,S138)
	S140= IAddrReg.Out=>IMem.RAddr                              Premise(F91)
	S141= IMem.RAddr={pid,addr}                                 Path(S111,S140)
	S142= IMem.Out={31,rT,rA,rB,110}                            IMem-Read(S141,S86)
	S143= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S141,S86)
	S144= IMem.Out=>IRMux.MemData                               Premise(F92)
	S145= IRMux.MemData={31,rT,rA,rB,110}                       Path(S142,S144)
	S146= IRMux.Out={31,rT,rA,rB,110}                           IRMux-Select(S145)
	S147= ICacheReg.Out=>IRMux.CacheData                        Premise(F93)
	S148= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F94)
	S149= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S114,S148)
	S150= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F95)
	S151= IRMux.CacheSel=ICacheHit(addr)                        Path(S117,S150)
	S152= IRMux.Out=>IR.In                                      Premise(F96)
	S153= IR.In={31,rT,rA,rB,110}                               Path(S146,S152)
	S154= IMem.MEM8WordOut=>ICache.WData                        Premise(F97)
	S155= ICache.WData=IMemGet8Word({pid,addr})                 Path(S143,S154)
	S156= PC.Out=>ICache.IEA                                    Premise(F98)
	S157= IR.Out0_5=>CU.Op                                      Premise(F99)
	S158= IR.Out21_31=>CU.IRFunc                                Premise(F100)
	S159= IR.Out11_15=>GPRegs.RReg1                             Premise(F101)
	S160= GPRegs.Rdata1=>A.In                                   Premise(F102)
	S161= IR.Out16_20=>GPRegs.RReg2                             Premise(F103)
	S162= GPRegs.Rdata2=>B.In                                   Premise(F104)
	S163= A.Out=>ALU.A                                          Premise(F105)
	S164= B.Out=>ALU.B                                          Premise(F106)
	S165= CU.Func=>ALU.Func                                     Premise(F107)
	S166= ALU.Out=>ALUOut.In                                    Premise(F108)
	S167= PIDReg.Out=>DMMU.PID                                  Premise(F109)
	S168= DMMU.PID=pid                                          Path(S107,S167)
	S169= ALUOut.Out=>DMMU.IEA                                  Premise(F110)
	S170= DMMU.Addr=>DAddrReg.In                                Premise(F111)
	S171= DMMU.Hit=>DMMUHitReg.In                               Premise(F112)
	S172= ALUOut.Out=>DCache.IEA                                Premise(F113)
	S173= DCache.Out=>DCacheReg.In                              Premise(F114)
	S174= DCache.Hit=>DCacheHitReg.In                           Premise(F115)
	S175= DMMUHitReg.Out=>CU.DMemHit                            Premise(F116)
	S176= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F117)
	S177= DCacheReg.Out=>DR.In                                  Premise(F118)
	S178= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F119)
	S179= PIDReg.Out=>DMMU.PID                                  Premise(F120)
	S180= DCache.RLineEA=>DMMU.IEAR                             Premise(F121)
	S181= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F122)
	S182= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F123)
	S183= DR.Out=>MemDataSel.Data                               Premise(F124)
	S184= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F125)
	S185= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F126)
	S186= MemDataSel.Out=>GPRegs.WData                          Premise(F127)
	S187= IR.Out6_10=>GPRegs.WReg                               Premise(F128)
	S188= ALUOut.Out=>GPRegs.WBData                             Premise(F129)
	S189= IR.Out11_15=>GPRegs.WBReg                             Premise(F130)
	S190= CtrlPIDReg=0                                          Premise(F131)
	S191= [PIDReg]=pid                                          PIDReg-Hold(S72,S190)
	S192= CtrlIMMU=0                                            Premise(F132)
	S193= CtrlPC=0                                              Premise(F133)
	S194= CtrlPCInc=1                                           Premise(F134)
	S195= PC[Out]=addr+4                                        PC-Inc(S76,S193,S194)
	S196= PC[CIA]=addr                                          PC-Inc(S76,S193,S194)
	S197= CtrlIAddrReg=0                                        Premise(F135)
	S198= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S78,S197)
	S199= CtrlIMMUHitReg=0                                      Premise(F136)
	S200= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S80,S199)
	S201= CtrlICache=1                                          Premise(F137)
	S202= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S131,S155,S201)
	S203= CtrlICacheReg=0                                       Premise(F138)
	S204= CtrlICacheHitReg=0                                    Premise(F139)
	S205= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S84,S204)
	S206= CtrlIMem=0                                            Premise(F140)
	S207= IMem[{pid,addr}]={31,rT,rA,rB,110}                    IMem-Hold(S86,S206)
	S208= CtrlIRMux=0                                           Premise(F141)
	S209= CtrlIR=1                                              Premise(F142)
	S210= [IR]={31,rT,rA,rB,110}                                IR-Write(S153,S209)
	S211= CtrlGPRegs=0                                          Premise(F143)
	S212= GPRegs[rA]=a                                          GPRegs-Hold(S90,S211)
	S213= GPRegs[rB]=b                                          GPRegs-Hold(S91,S211)
	S214= CtrlA=0                                               Premise(F144)
	S215= CtrlB=0                                               Premise(F145)
	S216= CtrlALUOut=0                                          Premise(F146)
	S217= CtrlDMMU=0                                            Premise(F147)
	S218= CtrlDAddrReg=0                                        Premise(F148)
	S219= CtrlDMMUHitReg=0                                      Premise(F149)
	S220= CtrlDCache=0                                          Premise(F150)
	S221= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S99,S220)
	S222= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S100,S220)
	S223= CtrlDCacheReg=0                                       Premise(F151)
	S224= CtrlDCacheHitReg=0                                    Premise(F152)
	S225= CtrlDR=0                                              Premise(F153)
	S226= CtrlDMem=0                                            Premise(F154)
	S227= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S105,S226)
	S228= CtrlDMem8Word=0                                       Premise(F155)

ID	S229= PIDReg.Out=pid                                        PIDReg-Out(S191)
	S230= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S191)
	S231= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S191)
	S232= PC.Out=addr+4                                         PC-Out(S195)
	S233= PC.CIA=addr                                           PC-Out(S196)
	S234= PC.CIA31_28=addr[31:28]                               PC-Out(S196)
	S235= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S198)
	S236= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S198)
	S237= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S198)
	S238= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S200)
	S239= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S200)
	S240= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S200)
	S241= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S205)
	S242= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S205)
	S243= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S205)
	S244= IR.Out0_5=31                                          IR-Out(S210)
	S245= IR.Out6_10=rT                                         IR-Out(S210)
	S246= IR.Out11_15=rA                                        IR-Out(S210)
	S247= IR.Out16_20=rB                                        IR-Out(S210)
	S248= IR.Out21_31=110                                       IR-Out(S210)
	S249= PIDReg.Out=>IMMU.PID                                  Premise(F156)
	S250= IMMU.PID=pid                                          Path(S229,S249)
	S251= PC.Out=>IMMU.IEA                                      Premise(F157)
	S252= IMMU.IEA=addr+4                                       Path(S232,S251)
	S253= IMMU.Addr={pid,addr+4}                                IMMU-Search(S250,S252)
	S254= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S250,S252)
	S255= IMMU.Addr=>IAddrReg.In                                Premise(F158)
	S256= IAddrReg.In={pid,addr+4}                              Path(S253,S255)
	S257= IMMU.Hit=>IMMUHitReg.In                               Premise(F159)
	S258= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S254,S257)
	S259= PC.Out=>ICache.IEA                                    Premise(F160)
	S260= ICache.IEA=addr+4                                     Path(S232,S259)
	S261= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S260)
	S262= ICache.Out=>ICacheReg.In                              Premise(F161)
	S263= ICache.Hit=>ICacheHitReg.In                           Premise(F162)
	S264= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S261,S263)
	S265= IMMUHitReg.Out=>CU.IMemHit                            Premise(F163)
	S266= CU.IMemHit=IMMUHit(pid,addr)                          Path(S238,S265)
	S267= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F164)
	S268= CU.ICacheHit=ICacheHit(addr)                          Path(S241,S267)
	S269= IAddrReg.Out=>IMem.RAddr                              Premise(F165)
	S270= IMem.RAddr={pid,addr}                                 Path(S235,S269)
	S271= IMem.Out={31,rT,rA,rB,110}                            IMem-Read(S270,S207)
	S272= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S270,S207)
	S273= IMem.Out=>IRMux.MemData                               Premise(F166)
	S274= IRMux.MemData={31,rT,rA,rB,110}                       Path(S271,S273)
	S275= IRMux.Out={31,rT,rA,rB,110}                           IRMux-Select(S274)
	S276= ICacheReg.Out=>IRMux.CacheData                        Premise(F167)
	S277= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F168)
	S278= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S238,S277)
	S279= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F169)
	S280= IRMux.CacheSel=ICacheHit(addr)                        Path(S241,S279)
	S281= IRMux.Out=>IR.In                                      Premise(F170)
	S282= IR.In={31,rT,rA,rB,110}                               Path(S275,S281)
	S283= IMem.MEM8WordOut=>ICache.WData                        Premise(F171)
	S284= ICache.WData=IMemGet8Word({pid,addr})                 Path(S272,S283)
	S285= PC.Out=>ICache.IEA                                    Premise(F172)
	S286= IR.Out0_5=>CU.Op                                      Premise(F173)
	S287= CU.Op=31                                              Path(S244,S286)
	S288= IR.Out21_31=>CU.IRFunc                                Premise(F174)
	S289= CU.IRFunc=110                                         Path(S248,S288)
	S290= CU.Func=alu_add                                       CU(S287,S289)
	S291= CU.MemDataSelFunc=mds_lwz                             CU(S287,S289)
	S292= IR.Out11_15=>GPRegs.RReg1                             Premise(F175)
	S293= GPRegs.RReg1=rA                                       Path(S246,S292)
	S294= GPRegs.Rdata1=a                                       GPRegs-Read(S293,S212)
	S295= GPRegs.Rdata1=>A.In                                   Premise(F176)
	S296= A.In=a                                                Path(S294,S295)
	S297= IR.Out16_20=>GPRegs.RReg2                             Premise(F177)
	S298= GPRegs.RReg2=rB                                       Path(S247,S297)
	S299= GPRegs.Rdata2=b                                       GPRegs-Read(S298,S213)
	S300= GPRegs.Rdata2=>B.In                                   Premise(F178)
	S301= B.In=b                                                Path(S299,S300)
	S302= A.Out=>ALU.A                                          Premise(F179)
	S303= B.Out=>ALU.B                                          Premise(F180)
	S304= CU.Func=>ALU.Func                                     Premise(F181)
	S305= ALU.Func=alu_add                                      Path(S290,S304)
	S306= ALU.Out=>ALUOut.In                                    Premise(F182)
	S307= PIDReg.Out=>DMMU.PID                                  Premise(F183)
	S308= DMMU.PID=pid                                          Path(S229,S307)
	S309= ALUOut.Out=>DMMU.IEA                                  Premise(F184)
	S310= DMMU.Addr=>DAddrReg.In                                Premise(F185)
	S311= DMMU.Hit=>DMMUHitReg.In                               Premise(F186)
	S312= ALUOut.Out=>DCache.IEA                                Premise(F187)
	S313= DCache.Out=>DCacheReg.In                              Premise(F188)
	S314= DCache.Hit=>DCacheHitReg.In                           Premise(F189)
	S315= DMMUHitReg.Out=>CU.DMemHit                            Premise(F190)
	S316= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F191)
	S317= DCacheReg.Out=>DR.In                                  Premise(F192)
	S318= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F193)
	S319= PIDReg.Out=>DMMU.PID                                  Premise(F194)
	S320= DCache.RLineEA=>DMMU.IEAR                             Premise(F195)
	S321= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F196)
	S322= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F197)
	S323= DR.Out=>MemDataSel.Data                               Premise(F198)
	S324= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F199)
	S325= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F200)
	S326= MemDataSel.Func=mds_lwz                               Path(S291,S325)
	S327= MemDataSel.Out=>GPRegs.WData                          Premise(F201)
	S328= IR.Out6_10=>GPRegs.WReg                               Premise(F202)
	S329= GPRegs.WReg=rT                                        Path(S245,S328)
	S330= ALUOut.Out=>GPRegs.WBData                             Premise(F203)
	S331= IR.Out11_15=>GPRegs.WBReg                             Premise(F204)
	S332= GPRegs.WBReg=rA                                       Path(S246,S331)
	S333= CtrlPIDReg=0                                          Premise(F205)
	S334= [PIDReg]=pid                                          PIDReg-Hold(S191,S333)
	S335= CtrlIMMU=0                                            Premise(F206)
	S336= CtrlPC=0                                              Premise(F207)
	S337= CtrlPCInc=0                                           Premise(F208)
	S338= PC[CIA]=addr                                          PC-Hold(S196,S337)
	S339= PC[Out]=addr+4                                        PC-Hold(S195,S336,S337)
	S340= CtrlIAddrReg=0                                        Premise(F209)
	S341= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S198,S340)
	S342= CtrlIMMUHitReg=0                                      Premise(F210)
	S343= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S200,S342)
	S344= CtrlICache=0                                          Premise(F211)
	S345= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S202,S344)
	S346= CtrlICacheReg=0                                       Premise(F212)
	S347= CtrlICacheHitReg=0                                    Premise(F213)
	S348= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S205,S347)
	S349= CtrlIMem=0                                            Premise(F214)
	S350= IMem[{pid,addr}]={31,rT,rA,rB,110}                    IMem-Hold(S207,S349)
	S351= CtrlIRMux=0                                           Premise(F215)
	S352= CtrlIR=0                                              Premise(F216)
	S353= [IR]={31,rT,rA,rB,110}                                IR-Hold(S210,S352)
	S354= CtrlGPRegs=0                                          Premise(F217)
	S355= GPRegs[rA]=a                                          GPRegs-Hold(S212,S354)
	S356= GPRegs[rB]=b                                          GPRegs-Hold(S213,S354)
	S357= CtrlA=1                                               Premise(F218)
	S358= [A]=a                                                 A-Write(S296,S357)
	S359= CtrlB=1                                               Premise(F219)
	S360= [B]=b                                                 B-Write(S301,S359)
	S361= CtrlALUOut=0                                          Premise(F220)
	S362= CtrlDMMU=0                                            Premise(F221)
	S363= CtrlDAddrReg=0                                        Premise(F222)
	S364= CtrlDMMUHitReg=0                                      Premise(F223)
	S365= CtrlDCache=0                                          Premise(F224)
	S366= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S221,S365)
	S367= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S222,S365)
	S368= CtrlDCacheReg=0                                       Premise(F225)
	S369= CtrlDCacheHitReg=0                                    Premise(F226)
	S370= CtrlDR=0                                              Premise(F227)
	S371= CtrlDMem=0                                            Premise(F228)
	S372= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S227,S371)
	S373= CtrlDMem8Word=0                                       Premise(F229)

EX	S374= PIDReg.Out=pid                                        PIDReg-Out(S334)
	S375= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S334)
	S376= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S334)
	S377= PC.CIA=addr                                           PC-Out(S338)
	S378= PC.CIA31_28=addr[31:28]                               PC-Out(S338)
	S379= PC.Out=addr+4                                         PC-Out(S339)
	S380= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S341)
	S381= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S341)
	S382= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S341)
	S383= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S343)
	S384= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S343)
	S385= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S343)
	S386= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S348)
	S387= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S348)
	S388= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S348)
	S389= IR.Out0_5=31                                          IR-Out(S353)
	S390= IR.Out6_10=rT                                         IR-Out(S353)
	S391= IR.Out11_15=rA                                        IR-Out(S353)
	S392= IR.Out16_20=rB                                        IR-Out(S353)
	S393= IR.Out21_31=110                                       IR-Out(S353)
	S394= A.Out=a                                               A-Out(S358)
	S395= A.Out26_31=a[26:31]                                   A-Out(S358)
	S396= A.Out30_31=a[30:31]                                   A-Out(S358)
	S397= B.Out=b                                               B-Out(S360)
	S398= B.Out26_31=b[26:31]                                   B-Out(S360)
	S399= B.Out30_31=b[30:31]                                   B-Out(S360)
	S400= PIDReg.Out=>IMMU.PID                                  Premise(F230)
	S401= IMMU.PID=pid                                          Path(S374,S400)
	S402= PC.Out=>IMMU.IEA                                      Premise(F231)
	S403= IMMU.IEA=addr+4                                       Path(S379,S402)
	S404= IMMU.Addr={pid,addr+4}                                IMMU-Search(S401,S403)
	S405= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S401,S403)
	S406= IMMU.Addr=>IAddrReg.In                                Premise(F232)
	S407= IAddrReg.In={pid,addr+4}                              Path(S404,S406)
	S408= IMMU.Hit=>IMMUHitReg.In                               Premise(F233)
	S409= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S405,S408)
	S410= PC.Out=>ICache.IEA                                    Premise(F234)
	S411= ICache.IEA=addr+4                                     Path(S379,S410)
	S412= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S411)
	S413= ICache.Out=>ICacheReg.In                              Premise(F235)
	S414= ICache.Hit=>ICacheHitReg.In                           Premise(F236)
	S415= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S412,S414)
	S416= IMMUHitReg.Out=>CU.IMemHit                            Premise(F237)
	S417= CU.IMemHit=IMMUHit(pid,addr)                          Path(S383,S416)
	S418= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F238)
	S419= CU.ICacheHit=ICacheHit(addr)                          Path(S386,S418)
	S420= IAddrReg.Out=>IMem.RAddr                              Premise(F239)
	S421= IMem.RAddr={pid,addr}                                 Path(S380,S420)
	S422= IMem.Out={31,rT,rA,rB,110}                            IMem-Read(S421,S350)
	S423= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S421,S350)
	S424= IMem.Out=>IRMux.MemData                               Premise(F240)
	S425= IRMux.MemData={31,rT,rA,rB,110}                       Path(S422,S424)
	S426= IRMux.Out={31,rT,rA,rB,110}                           IRMux-Select(S425)
	S427= ICacheReg.Out=>IRMux.CacheData                        Premise(F241)
	S428= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F242)
	S429= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S383,S428)
	S430= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F243)
	S431= IRMux.CacheSel=ICacheHit(addr)                        Path(S386,S430)
	S432= IRMux.Out=>IR.In                                      Premise(F244)
	S433= IR.In={31,rT,rA,rB,110}                               Path(S426,S432)
	S434= IMem.MEM8WordOut=>ICache.WData                        Premise(F245)
	S435= ICache.WData=IMemGet8Word({pid,addr})                 Path(S423,S434)
	S436= PC.Out=>ICache.IEA                                    Premise(F246)
	S437= IR.Out0_5=>CU.Op                                      Premise(F247)
	S438= CU.Op=31                                              Path(S389,S437)
	S439= IR.Out21_31=>CU.IRFunc                                Premise(F248)
	S440= CU.IRFunc=110                                         Path(S393,S439)
	S441= CU.Func=alu_add                                       CU(S438,S440)
	S442= CU.MemDataSelFunc=mds_lwz                             CU(S438,S440)
	S443= IR.Out11_15=>GPRegs.RReg1                             Premise(F249)
	S444= GPRegs.RReg1=rA                                       Path(S391,S443)
	S445= GPRegs.Rdata1=a                                       GPRegs-Read(S444,S355)
	S446= GPRegs.Rdata1=>A.In                                   Premise(F250)
	S447= A.In=a                                                Path(S445,S446)
	S448= IR.Out16_20=>GPRegs.RReg2                             Premise(F251)
	S449= GPRegs.RReg2=rB                                       Path(S392,S448)
	S450= GPRegs.Rdata2=b                                       GPRegs-Read(S449,S356)
	S451= GPRegs.Rdata2=>B.In                                   Premise(F252)
	S452= B.In=b                                                Path(S450,S451)
	S453= A.Out=>ALU.A                                          Premise(F253)
	S454= ALU.A=a                                               Path(S394,S453)
	S455= B.Out=>ALU.B                                          Premise(F254)
	S456= ALU.B=b                                               Path(S397,S455)
	S457= CU.Func=>ALU.Func                                     Premise(F255)
	S458= ALU.Func=alu_add                                      Path(S441,S457)
	S459= ALU.Out=a+b                                           ALU(S454,S456)
	S460= ALU.CMP=Compare0(a+b)                                 ALU(S454,S456)
	S461= ALU.OV=OverFlow(a+b)                                  ALU(S454,S456)
	S462= ALU.CA=Carry(a+b)                                     ALU(S454,S456)
	S463= ALU.Out=>ALUOut.In                                    Premise(F256)
	S464= ALUOut.In=a+b                                         Path(S459,S463)
	S465= PIDReg.Out=>DMMU.PID                                  Premise(F257)
	S466= DMMU.PID=pid                                          Path(S374,S465)
	S467= ALUOut.Out=>DMMU.IEA                                  Premise(F258)
	S468= DMMU.Addr=>DAddrReg.In                                Premise(F259)
	S469= DMMU.Hit=>DMMUHitReg.In                               Premise(F260)
	S470= ALUOut.Out=>DCache.IEA                                Premise(F261)
	S471= DCache.Out=>DCacheReg.In                              Premise(F262)
	S472= DCache.Hit=>DCacheHitReg.In                           Premise(F263)
	S473= DMMUHitReg.Out=>CU.DMemHit                            Premise(F264)
	S474= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F265)
	S475= DCacheReg.Out=>DR.In                                  Premise(F266)
	S476= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F267)
	S477= PIDReg.Out=>DMMU.PID                                  Premise(F268)
	S478= DCache.RLineEA=>DMMU.IEAR                             Premise(F269)
	S479= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F270)
	S480= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F271)
	S481= DR.Out=>MemDataSel.Data                               Premise(F272)
	S482= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F273)
	S483= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F274)
	S484= MemDataSel.Func=mds_lwz                               Path(S442,S483)
	S485= MemDataSel.Out=>GPRegs.WData                          Premise(F275)
	S486= IR.Out6_10=>GPRegs.WReg                               Premise(F276)
	S487= GPRegs.WReg=rT                                        Path(S390,S486)
	S488= ALUOut.Out=>GPRegs.WBData                             Premise(F277)
	S489= IR.Out11_15=>GPRegs.WBReg                             Premise(F278)
	S490= GPRegs.WBReg=rA                                       Path(S391,S489)
	S491= CtrlPIDReg=0                                          Premise(F279)
	S492= [PIDReg]=pid                                          PIDReg-Hold(S334,S491)
	S493= CtrlIMMU=0                                            Premise(F280)
	S494= CtrlPC=0                                              Premise(F281)
	S495= CtrlPCInc=0                                           Premise(F282)
	S496= PC[CIA]=addr                                          PC-Hold(S338,S495)
	S497= PC[Out]=addr+4                                        PC-Hold(S339,S494,S495)
	S498= CtrlIAddrReg=0                                        Premise(F283)
	S499= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S341,S498)
	S500= CtrlIMMUHitReg=0                                      Premise(F284)
	S501= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S343,S500)
	S502= CtrlICache=0                                          Premise(F285)
	S503= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S345,S502)
	S504= CtrlICacheReg=0                                       Premise(F286)
	S505= CtrlICacheHitReg=0                                    Premise(F287)
	S506= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S348,S505)
	S507= CtrlIMem=0                                            Premise(F288)
	S508= IMem[{pid,addr}]={31,rT,rA,rB,110}                    IMem-Hold(S350,S507)
	S509= CtrlIRMux=0                                           Premise(F289)
	S510= CtrlIR=0                                              Premise(F290)
	S511= [IR]={31,rT,rA,rB,110}                                IR-Hold(S353,S510)
	S512= CtrlGPRegs=0                                          Premise(F291)
	S513= GPRegs[rA]=a                                          GPRegs-Hold(S355,S512)
	S514= GPRegs[rB]=b                                          GPRegs-Hold(S356,S512)
	S515= CtrlA=0                                               Premise(F292)
	S516= [A]=a                                                 A-Hold(S358,S515)
	S517= CtrlB=0                                               Premise(F293)
	S518= [B]=b                                                 B-Hold(S360,S517)
	S519= CtrlALUOut=1                                          Premise(F294)
	S520= [ALUOut]=a+b                                          ALUOut-Write(S464,S519)
	S521= CtrlDMMU=0                                            Premise(F295)
	S522= CtrlDAddrReg=0                                        Premise(F296)
	S523= CtrlDMMUHitReg=0                                      Premise(F297)
	S524= CtrlDCache=0                                          Premise(F298)
	S525= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S366,S524)
	S526= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S367,S524)
	S527= CtrlDCacheReg=0                                       Premise(F299)
	S528= CtrlDCacheHitReg=0                                    Premise(F300)
	S529= CtrlDR=0                                              Premise(F301)
	S530= CtrlDMem=0                                            Premise(F302)
	S531= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S372,S530)
	S532= CtrlDMem8Word=0                                       Premise(F303)

MEM	S533= PIDReg.Out=pid                                        PIDReg-Out(S492)
	S534= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S492)
	S535= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S492)
	S536= PC.CIA=addr                                           PC-Out(S496)
	S537= PC.CIA31_28=addr[31:28]                               PC-Out(S496)
	S538= PC.Out=addr+4                                         PC-Out(S497)
	S539= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S499)
	S540= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S499)
	S541= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S499)
	S542= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S501)
	S543= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S501)
	S544= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S501)
	S545= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S506)
	S546= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S506)
	S547= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S506)
	S548= IR.Out0_5=31                                          IR-Out(S511)
	S549= IR.Out6_10=rT                                         IR-Out(S511)
	S550= IR.Out11_15=rA                                        IR-Out(S511)
	S551= IR.Out16_20=rB                                        IR-Out(S511)
	S552= IR.Out21_31=110                                       IR-Out(S511)
	S553= A.Out=a                                               A-Out(S516)
	S554= A.Out26_31=a[26:31]                                   A-Out(S516)
	S555= A.Out30_31=a[30:31]                                   A-Out(S516)
	S556= B.Out=b                                               B-Out(S518)
	S557= B.Out26_31=b[26:31]                                   B-Out(S518)
	S558= B.Out30_31=b[30:31]                                   B-Out(S518)
	S559= ALUOut.Out=a+b                                        ALUOut-Out(S520)
	S560= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S520)
	S561= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S520)
	S562= PIDReg.Out=>IMMU.PID                                  Premise(F304)
	S563= IMMU.PID=pid                                          Path(S533,S562)
	S564= PC.Out=>IMMU.IEA                                      Premise(F305)
	S565= IMMU.IEA=addr+4                                       Path(S538,S564)
	S566= IMMU.Addr={pid,addr+4}                                IMMU-Search(S563,S565)
	S567= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S563,S565)
	S568= IMMU.Addr=>IAddrReg.In                                Premise(F306)
	S569= IAddrReg.In={pid,addr+4}                              Path(S566,S568)
	S570= IMMU.Hit=>IMMUHitReg.In                               Premise(F307)
	S571= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S567,S570)
	S572= PC.Out=>ICache.IEA                                    Premise(F308)
	S573= ICache.IEA=addr+4                                     Path(S538,S572)
	S574= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S573)
	S575= ICache.Out=>ICacheReg.In                              Premise(F309)
	S576= ICache.Hit=>ICacheHitReg.In                           Premise(F310)
	S577= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S574,S576)
	S578= IMMUHitReg.Out=>CU.IMemHit                            Premise(F311)
	S579= CU.IMemHit=IMMUHit(pid,addr)                          Path(S542,S578)
	S580= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F312)
	S581= CU.ICacheHit=ICacheHit(addr)                          Path(S545,S580)
	S582= IAddrReg.Out=>IMem.RAddr                              Premise(F313)
	S583= IMem.RAddr={pid,addr}                                 Path(S539,S582)
	S584= IMem.Out={31,rT,rA,rB,110}                            IMem-Read(S583,S508)
	S585= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S583,S508)
	S586= IMem.Out=>IRMux.MemData                               Premise(F314)
	S587= IRMux.MemData={31,rT,rA,rB,110}                       Path(S584,S586)
	S588= IRMux.Out={31,rT,rA,rB,110}                           IRMux-Select(S587)
	S589= ICacheReg.Out=>IRMux.CacheData                        Premise(F315)
	S590= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F316)
	S591= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S542,S590)
	S592= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F317)
	S593= IRMux.CacheSel=ICacheHit(addr)                        Path(S545,S592)
	S594= IRMux.Out=>IR.In                                      Premise(F318)
	S595= IR.In={31,rT,rA,rB,110}                               Path(S588,S594)
	S596= IMem.MEM8WordOut=>ICache.WData                        Premise(F319)
	S597= ICache.WData=IMemGet8Word({pid,addr})                 Path(S585,S596)
	S598= PC.Out=>ICache.IEA                                    Premise(F320)
	S599= IR.Out0_5=>CU.Op                                      Premise(F321)
	S600= CU.Op=31                                              Path(S548,S599)
	S601= IR.Out21_31=>CU.IRFunc                                Premise(F322)
	S602= CU.IRFunc=110                                         Path(S552,S601)
	S603= CU.Func=alu_add                                       CU(S600,S602)
	S604= CU.MemDataSelFunc=mds_lwz                             CU(S600,S602)
	S605= IR.Out11_15=>GPRegs.RReg1                             Premise(F323)
	S606= GPRegs.RReg1=rA                                       Path(S550,S605)
	S607= GPRegs.Rdata1=a                                       GPRegs-Read(S606,S513)
	S608= GPRegs.Rdata1=>A.In                                   Premise(F324)
	S609= A.In=a                                                Path(S607,S608)
	S610= IR.Out16_20=>GPRegs.RReg2                             Premise(F325)
	S611= GPRegs.RReg2=rB                                       Path(S551,S610)
	S612= GPRegs.Rdata2=b                                       GPRegs-Read(S611,S514)
	S613= GPRegs.Rdata2=>B.In                                   Premise(F326)
	S614= B.In=b                                                Path(S612,S613)
	S615= A.Out=>ALU.A                                          Premise(F327)
	S616= ALU.A=a                                               Path(S553,S615)
	S617= B.Out=>ALU.B                                          Premise(F328)
	S618= ALU.B=b                                               Path(S556,S617)
	S619= CU.Func=>ALU.Func                                     Premise(F329)
	S620= ALU.Func=alu_add                                      Path(S603,S619)
	S621= ALU.Out=a+b                                           ALU(S616,S618)
	S622= ALU.CMP=Compare0(a+b)                                 ALU(S616,S618)
	S623= ALU.OV=OverFlow(a+b)                                  ALU(S616,S618)
	S624= ALU.CA=Carry(a+b)                                     ALU(S616,S618)
	S625= ALU.Out=>ALUOut.In                                    Premise(F330)
	S626= ALUOut.In=a+b                                         Path(S621,S625)
	S627= PIDReg.Out=>DMMU.PID                                  Premise(F331)
	S628= DMMU.PID=pid                                          Path(S533,S627)
	S629= ALUOut.Out=>DMMU.IEA                                  Premise(F332)
	S630= DMMU.IEA=a+b                                          Path(S559,S629)
	S631= DMMU.Addr={pid,a+b}                                   DMMU-Search(S628,S630)
	S632= DMMU.Hit=DMMUHit(pid,a+b)                             DMMU-Search(S628,S630)
	S633= DMMU.Addr=>DAddrReg.In                                Premise(F333)
	S634= DAddrReg.In={pid,a+b}                                 Path(S631,S633)
	S635= DMMU.Hit=>DMMUHitReg.In                               Premise(F334)
	S636= DMMUHitReg.In=DMMUHit(pid,a+b)                        Path(S632,S635)
	S637= ALUOut.Out=>DCache.IEA                                Premise(F335)
	S638= DCache.IEA=a+b                                        Path(S559,S637)
	S639= DCache.Hit=DCacheHit(a+b)                             DCache-Search(S638)
	S640= DCache.Out={B1,B2,B3,B4}                              DCache-Search(S638,S525)
	S641= DCache.Out=>DCacheReg.In                              Premise(F336)
	S642= DCacheReg.In={B1,B2,B3,B4}                            Path(S640,S641)
	S643= DCache.Hit=>DCacheHitReg.In                           Premise(F337)
	S644= DCacheHitReg.In=DCacheHit(a+b)                        Path(S639,S643)
	S645= DMMUHitReg.Out=>CU.DMemHit                            Premise(F338)
	S646= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F339)
	S647= DCacheReg.Out=>DR.In                                  Premise(F340)
	S648= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F341)
	S649= PIDReg.Out=>DMMU.PID                                  Premise(F342)
	S650= DCache.RLineEA=>DMMU.IEAR                             Premise(F343)
	S651= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F344)
	S652= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F345)
	S653= DR.Out=>MemDataSel.Data                               Premise(F346)
	S654= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F347)
	S655= MemDataSel.Addr=a+b[30:31]                            Path(S561,S654)
	S656= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F348)
	S657= MemDataSel.Func=mds_lwz                               Path(S604,S656)
	S658= MemDataSel.Out=>GPRegs.WData                          Premise(F349)
	S659= IR.Out6_10=>GPRegs.WReg                               Premise(F350)
	S660= GPRegs.WReg=rT                                        Path(S549,S659)
	S661= ALUOut.Out=>GPRegs.WBData                             Premise(F351)
	S662= GPRegs.WBData=a+b                                     Path(S559,S661)
	S663= IR.Out11_15=>GPRegs.WBReg                             Premise(F352)
	S664= GPRegs.WBReg=rA                                       Path(S550,S663)
	S665= CtrlPIDReg=0                                          Premise(F353)
	S666= [PIDReg]=pid                                          PIDReg-Hold(S492,S665)
	S667= CtrlIMMU=0                                            Premise(F354)
	S668= CtrlPC=0                                              Premise(F355)
	S669= CtrlPCInc=0                                           Premise(F356)
	S670= PC[CIA]=addr                                          PC-Hold(S496,S669)
	S671= PC[Out]=addr+4                                        PC-Hold(S497,S668,S669)
	S672= CtrlIAddrReg=0                                        Premise(F357)
	S673= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S499,S672)
	S674= CtrlIMMUHitReg=0                                      Premise(F358)
	S675= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S501,S674)
	S676= CtrlICache=0                                          Premise(F359)
	S677= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S503,S676)
	S678= CtrlICacheReg=0                                       Premise(F360)
	S679= CtrlICacheHitReg=0                                    Premise(F361)
	S680= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S506,S679)
	S681= CtrlIMem=0                                            Premise(F362)
	S682= IMem[{pid,addr}]={31,rT,rA,rB,110}                    IMem-Hold(S508,S681)
	S683= CtrlIRMux=0                                           Premise(F363)
	S684= CtrlIR=0                                              Premise(F364)
	S685= [IR]={31,rT,rA,rB,110}                                IR-Hold(S511,S684)
	S686= CtrlGPRegs=0                                          Premise(F365)
	S687= GPRegs[rA]=a                                          GPRegs-Hold(S513,S686)
	S688= GPRegs[rB]=b                                          GPRegs-Hold(S514,S686)
	S689= CtrlA=0                                               Premise(F366)
	S690= [A]=a                                                 A-Hold(S516,S689)
	S691= CtrlB=0                                               Premise(F367)
	S692= [B]=b                                                 B-Hold(S518,S691)
	S693= CtrlALUOut=0                                          Premise(F368)
	S694= [ALUOut]=a+b                                          ALUOut-Hold(S520,S693)
	S695= CtrlDMMU=0                                            Premise(F369)
	S696= CtrlDAddrReg=1                                        Premise(F370)
	S697= [DAddrReg]={pid,a+b}                                  DAddrReg-Write(S634,S696)
	S698= CtrlDMMUHitReg=1                                      Premise(F371)
	S699= [DMMUHitReg]=DMMUHit(pid,a+b)                         DMMUHitReg-Write(S636,S698)
	S700= CtrlDCache=0                                          Premise(F372)
	S701= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S525,S700)
	S702= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S526,S700)
	S703= CtrlDCacheReg=1                                       Premise(F373)
	S704= [DCacheReg]={B1,B2,B3,B4}                             DCacheReg-Write(S642,S703)
	S705= CtrlDCacheHitReg=1                                    Premise(F374)
	S706= [DCacheHitReg]=DCacheHit(a+b)                         DCacheHitReg-Write(S644,S705)
	S707= CtrlDR=0                                              Premise(F375)
	S708= CtrlDMem=0                                            Premise(F376)
	S709= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S531,S708)
	S710= CtrlDMem8Word=0                                       Premise(F377)

DMMU1	S711= PIDReg.Out=pid                                        PIDReg-Out(S666)
	S712= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S666)
	S713= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S666)
	S714= PC.CIA=addr                                           PC-Out(S670)
	S715= PC.CIA31_28=addr[31:28]                               PC-Out(S670)
	S716= PC.Out=addr+4                                         PC-Out(S671)
	S717= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S673)
	S718= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S673)
	S719= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S673)
	S720= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S675)
	S721= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S675)
	S722= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S675)
	S723= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S680)
	S724= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S680)
	S725= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S680)
	S726= IR.Out0_5=31                                          IR-Out(S685)
	S727= IR.Out6_10=rT                                         IR-Out(S685)
	S728= IR.Out11_15=rA                                        IR-Out(S685)
	S729= IR.Out16_20=rB                                        IR-Out(S685)
	S730= IR.Out21_31=110                                       IR-Out(S685)
	S731= A.Out=a                                               A-Out(S690)
	S732= A.Out26_31=a[26:31]                                   A-Out(S690)
	S733= A.Out30_31=a[30:31]                                   A-Out(S690)
	S734= B.Out=b                                               B-Out(S692)
	S735= B.Out26_31=b[26:31]                                   B-Out(S692)
	S736= B.Out30_31=b[30:31]                                   B-Out(S692)
	S737= ALUOut.Out=a+b                                        ALUOut-Out(S694)
	S738= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S694)
	S739= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S694)
	S740= DAddrReg.Out={pid,a+b}                                DAddrReg-Out(S697)
	S741= DAddrReg.Out26_31={pid,a+b}[26:31]                    DAddrReg-Out(S697)
	S742= DAddrReg.Out30_31={pid,a+b}[30:31]                    DAddrReg-Out(S697)
	S743= DMMUHitReg.Out=DMMUHit(pid,a+b)                       DMMUHitReg-Out(S699)
	S744= DMMUHitReg.Out26_31=DMMUHit(pid,a+b)[26:31]           DMMUHitReg-Out(S699)
	S745= DMMUHitReg.Out30_31=DMMUHit(pid,a+b)[30:31]           DMMUHitReg-Out(S699)
	S746= DCacheReg.Out={B1,B2,B3,B4}                           DCacheReg-Out(S704)
	S747= DCacheReg.Out26_31={B1,B2,B3,B4}[26:31]               DCacheReg-Out(S704)
	S748= DCacheReg.Out30_31={B1,B2,B3,B4}[30:31]               DCacheReg-Out(S704)
	S749= DCacheHitReg.Out=DCacheHit(a+b)                       DCacheHitReg-Out(S706)
	S750= DCacheHitReg.Out26_31=DCacheHit(a+b)[26:31]           DCacheHitReg-Out(S706)
	S751= DCacheHitReg.Out30_31=DCacheHit(a+b)[30:31]           DCacheHitReg-Out(S706)
	S752= PIDReg.Out=>IMMU.PID                                  Premise(F378)
	S753= IMMU.PID=pid                                          Path(S711,S752)
	S754= PC.Out=>IMMU.IEA                                      Premise(F379)
	S755= IMMU.IEA=addr+4                                       Path(S716,S754)
	S756= IMMU.Addr={pid,addr+4}                                IMMU-Search(S753,S755)
	S757= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S753,S755)
	S758= IMMU.Addr=>IAddrReg.In                                Premise(F380)
	S759= IAddrReg.In={pid,addr+4}                              Path(S756,S758)
	S760= IMMU.Hit=>IMMUHitReg.In                               Premise(F381)
	S761= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S757,S760)
	S762= PC.Out=>ICache.IEA                                    Premise(F382)
	S763= ICache.IEA=addr+4                                     Path(S716,S762)
	S764= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S763)
	S765= ICache.Out=>ICacheReg.In                              Premise(F383)
	S766= ICache.Hit=>ICacheHitReg.In                           Premise(F384)
	S767= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S764,S766)
	S768= IMMUHitReg.Out=>CU.IMemHit                            Premise(F385)
	S769= CU.IMemHit=IMMUHit(pid,addr)                          Path(S720,S768)
	S770= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F386)
	S771= CU.ICacheHit=ICacheHit(addr)                          Path(S723,S770)
	S772= IAddrReg.Out=>IMem.RAddr                              Premise(F387)
	S773= IMem.RAddr={pid,addr}                                 Path(S717,S772)
	S774= IMem.Out={31,rT,rA,rB,110}                            IMem-Read(S773,S682)
	S775= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S773,S682)
	S776= IMem.Out=>IRMux.MemData                               Premise(F388)
	S777= IRMux.MemData={31,rT,rA,rB,110}                       Path(S774,S776)
	S778= IRMux.Out={31,rT,rA,rB,110}                           IRMux-Select(S777)
	S779= ICacheReg.Out=>IRMux.CacheData                        Premise(F389)
	S780= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F390)
	S781= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S720,S780)
	S782= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F391)
	S783= IRMux.CacheSel=ICacheHit(addr)                        Path(S723,S782)
	S784= IRMux.Out=>IR.In                                      Premise(F392)
	S785= IR.In={31,rT,rA,rB,110}                               Path(S778,S784)
	S786= IMem.MEM8WordOut=>ICache.WData                        Premise(F393)
	S787= ICache.WData=IMemGet8Word({pid,addr})                 Path(S775,S786)
	S788= PC.Out=>ICache.IEA                                    Premise(F394)
	S789= IR.Out0_5=>CU.Op                                      Premise(F395)
	S790= CU.Op=31                                              Path(S726,S789)
	S791= IR.Out21_31=>CU.IRFunc                                Premise(F396)
	S792= CU.IRFunc=110                                         Path(S730,S791)
	S793= CU.Func=alu_add                                       CU(S790,S792)
	S794= CU.MemDataSelFunc=mds_lwz                             CU(S790,S792)
	S795= IR.Out11_15=>GPRegs.RReg1                             Premise(F397)
	S796= GPRegs.RReg1=rA                                       Path(S728,S795)
	S797= GPRegs.Rdata1=a                                       GPRegs-Read(S796,S687)
	S798= GPRegs.Rdata1=>A.In                                   Premise(F398)
	S799= A.In=a                                                Path(S797,S798)
	S800= IR.Out16_20=>GPRegs.RReg2                             Premise(F399)
	S801= GPRegs.RReg2=rB                                       Path(S729,S800)
	S802= GPRegs.Rdata2=b                                       GPRegs-Read(S801,S688)
	S803= GPRegs.Rdata2=>B.In                                   Premise(F400)
	S804= B.In=b                                                Path(S802,S803)
	S805= A.Out=>ALU.A                                          Premise(F401)
	S806= ALU.A=a                                               Path(S731,S805)
	S807= B.Out=>ALU.B                                          Premise(F402)
	S808= ALU.B=b                                               Path(S734,S807)
	S809= CU.Func=>ALU.Func                                     Premise(F403)
	S810= ALU.Func=alu_add                                      Path(S793,S809)
	S811= ALU.Out=a+b                                           ALU(S806,S808)
	S812= ALU.CMP=Compare0(a+b)                                 ALU(S806,S808)
	S813= ALU.OV=OverFlow(a+b)                                  ALU(S806,S808)
	S814= ALU.CA=Carry(a+b)                                     ALU(S806,S808)
	S815= ALU.Out=>ALUOut.In                                    Premise(F404)
	S816= ALUOut.In=a+b                                         Path(S811,S815)
	S817= PIDReg.Out=>DMMU.PID                                  Premise(F405)
	S818= DMMU.PID=pid                                          Path(S711,S817)
	S819= ALUOut.Out=>DMMU.IEA                                  Premise(F406)
	S820= DMMU.IEA=a+b                                          Path(S737,S819)
	S821= DMMU.Addr={pid,a+b}                                   DMMU-Search(S818,S820)
	S822= DMMU.Hit=DMMUHit(pid,a+b)                             DMMU-Search(S818,S820)
	S823= DMMU.Addr=>DAddrReg.In                                Premise(F407)
	S824= DAddrReg.In={pid,a+b}                                 Path(S821,S823)
	S825= DMMU.Hit=>DMMUHitReg.In                               Premise(F408)
	S826= DMMUHitReg.In=DMMUHit(pid,a+b)                        Path(S822,S825)
	S827= ALUOut.Out=>DCache.IEA                                Premise(F409)
	S828= DCache.IEA=a+b                                        Path(S737,S827)
	S829= DCache.Hit=DCacheHit(a+b)                             DCache-Search(S828)
	S830= DCache.Out={B1,B2,B3,B4}                              DCache-Search(S828,S701)
	S831= DCache.Out=>DCacheReg.In                              Premise(F410)
	S832= DCacheReg.In={B1,B2,B3,B4}                            Path(S830,S831)
	S833= DCache.Hit=>DCacheHitReg.In                           Premise(F411)
	S834= DCacheHitReg.In=DCacheHit(a+b)                        Path(S829,S833)
	S835= DMMUHitReg.Out=>CU.DMemHit                            Premise(F412)
	S836= CU.DMemHit=DMMUHit(pid,a+b)                           Path(S743,S835)
	S837= DCacheHitReg.Out=>CU.DCacheHit                        Premise(F413)
	S838= CU.DCacheHit=DCacheHit(a+b)                           Path(S749,S837)
	S839= DCacheReg.Out=>DR.In                                  Premise(F414)
	S840= DR.In={B1,B2,B3,B4}                                   Path(S746,S839)
	S841= DCache.RLineDirty=>CU.DCacheWriteBack                 Premise(F415)
	S842= PIDReg.Out=>DMMU.PID                                  Premise(F416)
	S843= DCache.RLineEA=>DMMU.IEAR                             Premise(F417)
	S844= DMMU.AddrR=>DMem.MEM8WordWAddr                        Premise(F418)
	S845= DCache.RLineData=>DMem.MEM8WordWData                  Premise(F419)
	S846= DR.Out=>MemDataSel.Data                               Premise(F420)
	S847= ALUOut.Out30_31=>MemDataSel.Addr                      Premise(F421)
	S848= MemDataSel.Addr=a+b[30:31]                            Path(S739,S847)
	S849= CU.MemDataSelFunc=>MemDataSel.Func                    Premise(F422)
	S850= MemDataSel.Func=mds_lwz                               Path(S794,S849)
	S851= MemDataSel.Out=>GPRegs.WData                          Premise(F423)
	S852= IR.Out6_10=>GPRegs.WReg                               Premise(F424)
	S853= GPRegs.WReg=rT                                        Path(S727,S852)
	S854= ALUOut.Out=>GPRegs.WBData                             Premise(F425)
	S855= GPRegs.WBData=a+b                                     Path(S737,S854)
	S856= IR.Out11_15=>GPRegs.WBReg                             Premise(F426)
	S857= GPRegs.WBReg=rA                                       Path(S728,S856)
	S858= CtrlPIDReg=0                                          Premise(F427)
	S859= [PIDReg]=pid                                          PIDReg-Hold(S666,S858)
	S860= CtrlIMMU=0                                            Premise(F428)
	S861= CtrlPC=0                                              Premise(F429)
	S862= CtrlPCInc=0                                           Premise(F430)
	S863= PC[CIA]=addr                                          PC-Hold(S670,S862)
	S864= PC[Out]=addr+4                                        PC-Hold(S671,S861,S862)
	S865= CtrlIAddrReg=0                                        Premise(F431)
	S866= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S673,S865)
	S867= CtrlIMMUHitReg=0                                      Premise(F432)
	S868= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S675,S867)
	S869= CtrlICache=0                                          Premise(F433)
	S870= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S677,S869)
	S871= CtrlICacheReg=0                                       Premise(F434)
	S872= CtrlICacheHitReg=0                                    Premise(F435)
	S873= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S680,S872)
	S874= CtrlIMem=0                                            Premise(F436)
	S875= IMem[{pid,addr}]={31,rT,rA,rB,110}                    IMem-Hold(S682,S874)
	S876= CtrlIRMux=0                                           Premise(F437)
	S877= CtrlIR=0                                              Premise(F438)
	S878= [IR]={31,rT,rA,rB,110}                                IR-Hold(S685,S877)
	S879= CtrlGPRegs=0                                          Premise(F439)
	S880= GPRegs[rA]=a                                          GPRegs-Hold(S687,S879)
	S881= GPRegs[rB]=b                                          GPRegs-Hold(S688,S879)
	S882= CtrlA=0                                               Premise(F440)
	S883= [A]=a                                                 A-Hold(S690,S882)
	S884= CtrlB=0                                               Premise(F441)
	S885= [B]=b                                                 B-Hold(S692,S884)
	S886= CtrlALUOut=0                                          Premise(F442)
	S887= [ALUOut]=a+b                                          ALUOut-Hold(S694,S886)
	S888= CtrlDMMU=0                                            Premise(F443)
	S889= CtrlDAddrReg=0                                        Premise(F444)
	S890= [DAddrReg]={pid,a+b}                                  DAddrReg-Hold(S697,S889)
	S891= CtrlDMMUHitReg=0                                      Premise(F445)
	S892= [DMMUHitReg]=DMMUHit(pid,a+b)                         DMMUHitReg-Hold(S699,S891)
	S893= CtrlDCache=0                                          Premise(F446)
	S894= DCache[a+b]={B1,B2,B3,B4}                             DCache-Hold(S701,S893)
	S895= DCache[DCacheRLineEA(a+b)]=data                       DCache-Hold(S702,S893)
	S896= CtrlDCacheReg=0                                       Premise(F447)
	S897= [DCacheReg]={B1,B2,B3,B4}                             DCacheReg-Hold(S704,S896)
	S898= CtrlDCacheHitReg=0                                    Premise(F448)
	S899= [DCacheHitReg]=DCacheHit(a+b)                         DCacheHitReg-Hold(S706,S898)
	S900= CtrlDR=1                                              Premise(F449)
	S901= [DR]={B1,B2,B3,B4}                                    DR-Write(S840,S900)
	S902= CtrlDMem=0                                            Premise(F450)
	S903= DMem[{pid,a+b}]={B1,B2,B3,B4}                         DMem-Hold(S709,S902)
	S904= CtrlDMem8Word=0                                       Premise(F451)

DMMU2	S905= PIDReg.Out=pid                                        PIDReg-Out(S859)
	S906= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S859)
	S907= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S859)
	S908= PC.CIA=addr                                           PC-Out(S863)
	S909= PC.CIA31_28=addr[31:28]                               PC-Out(S863)
	S910= PC.Out=addr+4                                         PC-Out(S864)
	S911= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S866)
	S912= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S866)
	S913= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S866)
	S914= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S868)
	S915= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S868)
	S916= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S868)
	S917= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S873)
	S918= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S873)
	S919= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S873)
	S920= IR.Out0_5=31                                          IR-Out(S878)
	S921= IR.Out6_10=rT                                         IR-Out(S878)
	S922= IR.Out11_15=rA                                        IR-Out(S878)
	S923= IR.Out16_20=rB                                        IR-Out(S878)
	S924= IR.Out21_31=110                                       IR-Out(S878)
	S925= A.Out=a                                               A-Out(S883)
	S926= A.Out26_31=a[26:31]                                   A-Out(S883)
	S927= A.Out30_31=a[30:31]                                   A-Out(S883)
	S928= B.Out=b                                               B-Out(S885)
	S929= B.Out26_31=b[26:31]                                   B-Out(S885)
	S930= B.Out30_31=b[30:31]                                   B-Out(S885)
	S931= ALUOut.Out=a+b                                        ALUOut-Out(S887)
	S932= ALUOut.Out26_31=a+b[26:31]                            ALUOut-Out(S887)
	S933= ALUOut.Out30_31=a+b[30:31]                            ALUOut-Out(S887)
	S934= DAddrReg.Out={pid,a+b}                                DAddrReg-Out(S890)
	S935= DAddrReg.Out26_31={pid,a+b}[26:31]                    DAddrReg-Out(S890)
	S936= DAddrReg.Out30_31={pid,a+b}[30:31]                    DAddrReg-Out(S890)
	S937= DMMUHitReg.Out=DMMUHit(pid,a+b)                       DMMUHitReg-Out(S892)
	S938= DMMUHitReg.Out26_31=DMMUHit(pid,a+b)[26:31]           DMMUHitReg-Out(S892)
	S939= DMMUHitReg.Out30_31=DMMUHit(pid,a+b)[30:31]           DMMUHitReg-Out(S892)
	S940= DCacheReg.Out={B1,B2,B3,B4}                           DCacheReg-Out(S897)
	S941= DCacheReg.Out26_31={B1,B2,B3,B4}[26:31]               DCacheReg-Out(S897)
	S942= DCacheReg.Out30_31={B1,B2,B3,B4}[30:31]               DCacheReg-Out(S897)
	S943= DCacheHitReg.Out=DCacheHit(a+b)                       DCacheHitReg-Out(S899)
	S944= DCacheHitReg.Out26_31=DCacheHit(a+b)[26:31]           DCacheHitReg-Out(S899)
	S945= DCacheHitReg.Out30_31=DCacheHit(a+b)[30:31]           DCacheHitReg-Out(S899)
	S946= DR.Out={B1,B2,B3,B4}                                  DR-Out(S901)
	S947= DR.Out26_31={B1,B2,B3,B4}[26:31]                      DR-Out(S901)
	S948= DR.Out30_31={B1,B2,B3,B4}[30:31]                      DR-Out(S901)
	S949= PIDReg.Out=>IMMU.PID                                  Premise(F452)
	S950= IMMU.PID=pid                                          Path(S905,S949)
	S951= PC.Out=>IMMU.IEA                                      Premise(F453)
	S952= IMMU.IEA=addr+4                                       Path(S910,S951)
	S953= IMMU.Addr={pid,addr+4}                                IMMU-Search(S950,S952)
	S954= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S950,S952)
	S955= IMMU.Addr=>IAddrReg.In                                Premise(F454)
	S956= IAddrReg.In={pid,addr+4}                              Path(S953,S955)
	S957= IMMU.Hit=>IMMUHitReg.In                               Premise(F455)
	S958= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S954,S957)
	S959= PC.Out=>ICache.IEA                                    Premise(F456)
	S960= ICache.IEA=addr+4                                     Path(S910,S959)
	S961= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S960)
	S962= ICache.Out=>ICacheReg.In                              Premise(F457)
	S963= ICache.Hit=>ICacheHitReg.In                           Premise(F458)
	S964= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S961,S963)
	S965= IMMUHitReg.Out=>CU.IMemHit                            Premise(F459)
	S966= CU.IMemHit=IMMUHit(pid,addr)                          Path(S914,S965)
	S967= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F460)
	S968= CU.ICacheHit=ICacheHit(addr)                          Path(S917,S967)
	S969= IAddrReg.Out=>IMem.RAddr                              Premise(F461)
	S970= IMem.RAddr={pid,addr}                                 Path(S911,S969)
	S971= IMem.Out={31,rT,rA,rB,110}                            IMem-Read(S970,S875)
	S972= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S970,S875)
	S973= IMem.Out=>IRMux.MemData                               Premise(F462)
	S974= IRMux.MemData={31,rT,rA,rB,110}                       Path(S971,S973)
	S975= IRMux.Out={31,rT,rA,rB,110}                           IRMux-Select(S974)
	S976= ICacheReg.Out=>IRMux.CacheData                        Premise(F463)
	S977= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F464)
	S978= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S914,S977)
	S979= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F465)
	S980= IRMux.CacheSel=ICacheHit(addr)                        Path(S917,S979)
	S981= IRMux.Out=>IR.In                                      Premise(F466)
	S982= IR.In={31,rT,rA,rB,110}                               Path(S975,S981)
	S983= IMem.MEM8WordOut=>ICache.WData                        Premise(F467)
	S984= ICache.WData=IMemGet8Word({pid,addr})                 Path(S972,S983)
	S985= PC.Out=>ICache.IEA                                    Premise(F468)
	S986= IR.Out0_5=>CU.Op                                      Premise(F469)
	S987= CU.Op=31                                              Path(S920,S986)
	S988= IR.Out21_31=>CU.IRFunc                                Premise(F470)
	S989= CU.IRFunc=110                                         Path(S924,S988)
	S990= CU.Func=alu_add                                       CU(S987,S989)
	S991= CU.MemDataSelFunc=mds_lwz                             CU(S987,S989)
	S992= IR.Out11_15=>GPRegs.RReg1                             Premise(F471)
	S993= GPRegs.RReg1=rA                                       Path(S922,S992)
	S994= GPRegs.Rdata1=a                                       GPRegs-Read(S993,S880)
	S995= GPRegs.Rdata1=>A.In                                   Premise(F472)
	S996= A.In=a                                                Path(S994,S995)
	S997= IR.Out16_20=>GPRegs.RReg2                             Premise(F473)
	S998= GPRegs.RReg2=rB                                       Path(S923,S997)
	S999= GPRegs.Rdata2=b                                       GPRegs-Read(S998,S881)
	S1000= GPRegs.Rdata2=>B.In                                  Premise(F474)
	S1001= B.In=b                                               Path(S999,S1000)
	S1002= A.Out=>ALU.A                                         Premise(F475)
	S1003= ALU.A=a                                              Path(S925,S1002)
	S1004= B.Out=>ALU.B                                         Premise(F476)
	S1005= ALU.B=b                                              Path(S928,S1004)
	S1006= CU.Func=>ALU.Func                                    Premise(F477)
	S1007= ALU.Func=alu_add                                     Path(S990,S1006)
	S1008= ALU.Out=a+b                                          ALU(S1003,S1005)
	S1009= ALU.CMP=Compare0(a+b)                                ALU(S1003,S1005)
	S1010= ALU.OV=OverFlow(a+b)                                 ALU(S1003,S1005)
	S1011= ALU.CA=Carry(a+b)                                    ALU(S1003,S1005)
	S1012= ALU.Out=>ALUOut.In                                   Premise(F478)
	S1013= ALUOut.In=a+b                                        Path(S1008,S1012)
	S1014= PIDReg.Out=>DMMU.PID                                 Premise(F479)
	S1015= DMMU.PID=pid                                         Path(S905,S1014)
	S1016= ALUOut.Out=>DMMU.IEA                                 Premise(F480)
	S1017= DMMU.IEA=a+b                                         Path(S931,S1016)
	S1018= DMMU.Addr={pid,a+b}                                  DMMU-Search(S1015,S1017)
	S1019= DMMU.Hit=DMMUHit(pid,a+b)                            DMMU-Search(S1015,S1017)
	S1020= DMMU.Addr=>DAddrReg.In                               Premise(F481)
	S1021= DAddrReg.In={pid,a+b}                                Path(S1018,S1020)
	S1022= DMMU.Hit=>DMMUHitReg.In                              Premise(F482)
	S1023= DMMUHitReg.In=DMMUHit(pid,a+b)                       Path(S1019,S1022)
	S1024= ALUOut.Out=>DCache.IEA                               Premise(F483)
	S1025= DCache.IEA=a+b                                       Path(S931,S1024)
	S1026= DCache.Hit=DCacheHit(a+b)                            DCache-Search(S1025)
	S1027= DCache.Out={B1,B2,B3,B4}                             DCache-Search(S1025,S894)
	S1028= DCache.Out=>DCacheReg.In                             Premise(F484)
	S1029= DCacheReg.In={B1,B2,B3,B4}                           Path(S1027,S1028)
	S1030= DCache.Hit=>DCacheHitReg.In                          Premise(F485)
	S1031= DCacheHitReg.In=DCacheHit(a+b)                       Path(S1026,S1030)
	S1032= DMMUHitReg.Out=>CU.DMemHit                           Premise(F486)
	S1033= CU.DMemHit=DMMUHit(pid,a+b)                          Path(S937,S1032)
	S1034= DCacheHitReg.Out=>CU.DCacheHit                       Premise(F487)
	S1035= CU.DCacheHit=DCacheHit(a+b)                          Path(S943,S1034)
	S1036= DCacheReg.Out=>DR.In                                 Premise(F488)
	S1037= DR.In={B1,B2,B3,B4}                                  Path(S940,S1036)
	S1038= DCache.RLineDirty=>CU.DCacheWriteBack                Premise(F489)
	S1039= PIDReg.Out=>DMMU.PID                                 Premise(F490)
	S1040= DCache.RLineEA=>DMMU.IEAR                            Premise(F491)
	S1041= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F492)
	S1042= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F493)
	S1043= DR.Out=>MemDataSel.Data                              Premise(F494)
	S1044= MemDataSel.Data={B1,B2,B3,B4}                        Path(S946,S1043)
	S1045= ALUOut.Out30_31=>MemDataSel.Addr                     Premise(F495)
	S1046= MemDataSel.Addr=a+b[30:31]                           Path(S933,S1045)
	S1047= CU.MemDataSelFunc=>MemDataSel.Func                   Premise(F496)
	S1048= MemDataSel.Func=mds_lwz                              Path(S991,S1047)
	S1049= MemDataSel.Out={B1,B2,B3,B4}                         MemDataSel()
	S1050= MemDataSel.Out=>GPRegs.WData                         Premise(F497)
	S1051= GPRegs.WData={B1,B2,B3,B4}                           Path(S1049,S1050)
	S1052= IR.Out6_10=>GPRegs.WReg                              Premise(F498)
	S1053= GPRegs.WReg=rT                                       Path(S921,S1052)
	S1054= ALUOut.Out=>GPRegs.WBData                            Premise(F499)
	S1055= GPRegs.WBData=a+b                                    Path(S931,S1054)
	S1056= IR.Out11_15=>GPRegs.WBReg                            Premise(F500)
	S1057= GPRegs.WBReg=rA                                      Path(S922,S1056)
	S1058= CtrlPIDReg=0                                         Premise(F501)
	S1059= [PIDReg]=pid                                         PIDReg-Hold(S859,S1058)
	S1060= CtrlIMMU=0                                           Premise(F502)
	S1061= CtrlPC=0                                             Premise(F503)
	S1062= CtrlPCInc=0                                          Premise(F504)
	S1063= PC[CIA]=addr                                         PC-Hold(S863,S1062)
	S1064= PC[Out]=addr+4                                       PC-Hold(S864,S1061,S1062)
	S1065= CtrlIAddrReg=0                                       Premise(F505)
	S1066= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S866,S1065)
	S1067= CtrlIMMUHitReg=0                                     Premise(F506)
	S1068= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S868,S1067)
	S1069= CtrlICache=0                                         Premise(F507)
	S1070= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S870,S1069)
	S1071= CtrlICacheReg=0                                      Premise(F508)
	S1072= CtrlICacheHitReg=0                                   Premise(F509)
	S1073= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S873,S1072)
	S1074= CtrlIMem=0                                           Premise(F510)
	S1075= IMem[{pid,addr}]={31,rT,rA,rB,110}                   IMem-Hold(S875,S1074)
	S1076= CtrlIRMux=0                                          Premise(F511)
	S1077= CtrlIR=0                                             Premise(F512)
	S1078= [IR]={31,rT,rA,rB,110}                               IR-Hold(S878,S1077)
	S1079= CtrlGPRegs=0                                         Premise(F513)
	S1080= GPRegs[rA]=a                                         GPRegs-Hold(S880,S1079)
	S1081= GPRegs[rB]=b                                         GPRegs-Hold(S881,S1079)
	S1082= CtrlA=0                                              Premise(F514)
	S1083= [A]=a                                                A-Hold(S883,S1082)
	S1084= CtrlB=0                                              Premise(F515)
	S1085= [B]=b                                                B-Hold(S885,S1084)
	S1086= CtrlALUOut=0                                         Premise(F516)
	S1087= [ALUOut]=a+b                                         ALUOut-Hold(S887,S1086)
	S1088= CtrlDMMU=0                                           Premise(F517)
	S1089= CtrlDAddrReg=0                                       Premise(F518)
	S1090= [DAddrReg]={pid,a+b}                                 DAddrReg-Hold(S890,S1089)
	S1091= CtrlDMMUHitReg=0                                     Premise(F519)
	S1092= [DMMUHitReg]=DMMUHit(pid,a+b)                        DMMUHitReg-Hold(S892,S1091)
	S1093= CtrlDCache=0                                         Premise(F520)
	S1094= DCache[a+b]={B1,B2,B3,B4}                            DCache-Hold(S894,S1093)
	S1095= DCache[DCacheRLineEA(a+b)]=data                      DCache-Hold(S895,S1093)
	S1096= CtrlDCacheReg=0                                      Premise(F521)
	S1097= [DCacheReg]={B1,B2,B3,B4}                            DCacheReg-Hold(S897,S1096)
	S1098= CtrlDCacheHitReg=0                                   Premise(F522)
	S1099= [DCacheHitReg]=DCacheHit(a+b)                        DCacheHitReg-Hold(S899,S1098)
	S1100= CtrlDR=1                                             Premise(F523)
	S1101= [DR]={B1,B2,B3,B4}                                   DR-Write(S1037,S1100)
	S1102= CtrlDMem=0                                           Premise(F524)
	S1103= DMem[{pid,a+b}]={B1,B2,B3,B4}                        DMem-Hold(S903,S1102)
	S1104= CtrlDMem8Word=0                                      Premise(F525)

WB	S1105= PIDReg.Out=pid                                       PIDReg-Out(S1059)
	S1106= PIDReg.Out26_31=pid[26:31]                           PIDReg-Out(S1059)
	S1107= PIDReg.Out30_31=pid[30:31]                           PIDReg-Out(S1059)
	S1108= PC.CIA=addr                                          PC-Out(S1063)
	S1109= PC.CIA31_28=addr[31:28]                              PC-Out(S1063)
	S1110= PC.Out=addr+4                                        PC-Out(S1064)
	S1111= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1066)
	S1112= IAddrReg.Out26_31={pid,addr}[26:31]                  IAddrReg-Out(S1066)
	S1113= IAddrReg.Out30_31={pid,addr}[30:31]                  IAddrReg-Out(S1066)
	S1114= IMMUHitReg.Out=IMMUHit(pid,addr)                     IMMUHitReg-Out(S1068)
	S1115= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]         IMMUHitReg-Out(S1068)
	S1116= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]         IMMUHitReg-Out(S1068)
	S1117= ICacheHitReg.Out=ICacheHit(addr)                     ICacheHitReg-Out(S1073)
	S1118= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]         ICacheHitReg-Out(S1073)
	S1119= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]         ICacheHitReg-Out(S1073)
	S1120= IR.Out0_5=31                                         IR-Out(S1078)
	S1121= IR.Out6_10=rT                                        IR-Out(S1078)
	S1122= IR.Out11_15=rA                                       IR-Out(S1078)
	S1123= IR.Out16_20=rB                                       IR-Out(S1078)
	S1124= IR.Out21_31=110                                      IR-Out(S1078)
	S1125= A.Out=a                                              A-Out(S1083)
	S1126= A.Out26_31=a[26:31]                                  A-Out(S1083)
	S1127= A.Out30_31=a[30:31]                                  A-Out(S1083)
	S1128= B.Out=b                                              B-Out(S1085)
	S1129= B.Out26_31=b[26:31]                                  B-Out(S1085)
	S1130= B.Out30_31=b[30:31]                                  B-Out(S1085)
	S1131= ALUOut.Out=a+b                                       ALUOut-Out(S1087)
	S1132= ALUOut.Out26_31=a+b[26:31]                           ALUOut-Out(S1087)
	S1133= ALUOut.Out30_31=a+b[30:31]                           ALUOut-Out(S1087)
	S1134= DAddrReg.Out={pid,a+b}                               DAddrReg-Out(S1090)
	S1135= DAddrReg.Out26_31={pid,a+b}[26:31]                   DAddrReg-Out(S1090)
	S1136= DAddrReg.Out30_31={pid,a+b}[30:31]                   DAddrReg-Out(S1090)
	S1137= DMMUHitReg.Out=DMMUHit(pid,a+b)                      DMMUHitReg-Out(S1092)
	S1138= DMMUHitReg.Out26_31=DMMUHit(pid,a+b)[26:31]          DMMUHitReg-Out(S1092)
	S1139= DMMUHitReg.Out30_31=DMMUHit(pid,a+b)[30:31]          DMMUHitReg-Out(S1092)
	S1140= DCacheReg.Out={B1,B2,B3,B4}                          DCacheReg-Out(S1097)
	S1141= DCacheReg.Out26_31={B1,B2,B3,B4}[26:31]              DCacheReg-Out(S1097)
	S1142= DCacheReg.Out30_31={B1,B2,B3,B4}[30:31]              DCacheReg-Out(S1097)
	S1143= DCacheHitReg.Out=DCacheHit(a+b)                      DCacheHitReg-Out(S1099)
	S1144= DCacheHitReg.Out26_31=DCacheHit(a+b)[26:31]          DCacheHitReg-Out(S1099)
	S1145= DCacheHitReg.Out30_31=DCacheHit(a+b)[30:31]          DCacheHitReg-Out(S1099)
	S1146= DR.Out={B1,B2,B3,B4}                                 DR-Out(S1101)
	S1147= DR.Out26_31={B1,B2,B3,B4}[26:31]                     DR-Out(S1101)
	S1148= DR.Out30_31={B1,B2,B3,B4}[30:31]                     DR-Out(S1101)
	S1149= PIDReg.Out=>IMMU.PID                                 Premise(F526)
	S1150= IMMU.PID=pid                                         Path(S1105,S1149)
	S1151= PC.Out=>IMMU.IEA                                     Premise(F527)
	S1152= IMMU.IEA=addr+4                                      Path(S1110,S1151)
	S1153= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1150,S1152)
	S1154= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1150,S1152)
	S1155= IMMU.Addr=>IAddrReg.In                               Premise(F528)
	S1156= IAddrReg.In={pid,addr+4}                             Path(S1153,S1155)
	S1157= IMMU.Hit=>IMMUHitReg.In                              Premise(F529)
	S1158= IMMUHitReg.In=IMMUHit(pid,addr+4)                    Path(S1154,S1157)
	S1159= PC.Out=>ICache.IEA                                   Premise(F530)
	S1160= ICache.IEA=addr+4                                    Path(S1110,S1159)
	S1161= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1160)
	S1162= ICache.Out=>ICacheReg.In                             Premise(F531)
	S1163= ICache.Hit=>ICacheHitReg.In                          Premise(F532)
	S1164= ICacheHitReg.In=ICacheHit(addr+4)                    Path(S1161,S1163)
	S1165= IMMUHitReg.Out=>CU.IMemHit                           Premise(F533)
	S1166= CU.IMemHit=IMMUHit(pid,addr)                         Path(S1114,S1165)
	S1167= ICacheHitReg.Out=>CU.ICacheHit                       Premise(F534)
	S1168= CU.ICacheHit=ICacheHit(addr)                         Path(S1117,S1167)
	S1169= IAddrReg.Out=>IMem.RAddr                             Premise(F535)
	S1170= IMem.RAddr={pid,addr}                                Path(S1111,S1169)
	S1171= IMem.Out={31,rT,rA,rB,110}                           IMem-Read(S1170,S1075)
	S1172= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1170,S1075)
	S1173= IMem.Out=>IRMux.MemData                              Premise(F536)
	S1174= IRMux.MemData={31,rT,rA,rB,110}                      Path(S1171,S1173)
	S1175= IRMux.Out={31,rT,rA,rB,110}                          IRMux-Select(S1174)
	S1176= ICacheReg.Out=>IRMux.CacheData                       Premise(F537)
	S1177= IMMUHitReg.Out=>IRMux.MemSel                         Premise(F538)
	S1178= IRMux.MemSel=IMMUHit(pid,addr)                       Path(S1114,S1177)
	S1179= ICacheHitReg.Out=>IRMux.CacheSel                     Premise(F539)
	S1180= IRMux.CacheSel=ICacheHit(addr)                       Path(S1117,S1179)
	S1181= IRMux.Out=>IR.In                                     Premise(F540)
	S1182= IR.In={31,rT,rA,rB,110}                              Path(S1175,S1181)
	S1183= IMem.MEM8WordOut=>ICache.WData                       Premise(F541)
	S1184= ICache.WData=IMemGet8Word({pid,addr})                Path(S1172,S1183)
	S1185= PC.Out=>ICache.IEA                                   Premise(F542)
	S1186= IR.Out0_5=>CU.Op                                     Premise(F543)
	S1187= CU.Op=31                                             Path(S1120,S1186)
	S1188= IR.Out21_31=>CU.IRFunc                               Premise(F544)
	S1189= CU.IRFunc=110                                        Path(S1124,S1188)
	S1190= CU.Func=alu_add                                      CU(S1187,S1189)
	S1191= CU.MemDataSelFunc=mds_lwz                            CU(S1187,S1189)
	S1192= IR.Out11_15=>GPRegs.RReg1                            Premise(F545)
	S1193= GPRegs.RReg1=rA                                      Path(S1122,S1192)
	S1194= GPRegs.Rdata1=a                                      GPRegs-Read(S1193,S1080)
	S1195= GPRegs.Rdata1=>A.In                                  Premise(F546)
	S1196= A.In=a                                               Path(S1194,S1195)
	S1197= IR.Out16_20=>GPRegs.RReg2                            Premise(F547)
	S1198= GPRegs.RReg2=rB                                      Path(S1123,S1197)
	S1199= GPRegs.Rdata2=b                                      GPRegs-Read(S1198,S1081)
	S1200= GPRegs.Rdata2=>B.In                                  Premise(F548)
	S1201= B.In=b                                               Path(S1199,S1200)
	S1202= A.Out=>ALU.A                                         Premise(F549)
	S1203= ALU.A=a                                              Path(S1125,S1202)
	S1204= B.Out=>ALU.B                                         Premise(F550)
	S1205= ALU.B=b                                              Path(S1128,S1204)
	S1206= CU.Func=>ALU.Func                                    Premise(F551)
	S1207= ALU.Func=alu_add                                     Path(S1190,S1206)
	S1208= ALU.Out=a+b                                          ALU(S1203,S1205)
	S1209= ALU.CMP=Compare0(a+b)                                ALU(S1203,S1205)
	S1210= ALU.OV=OverFlow(a+b)                                 ALU(S1203,S1205)
	S1211= ALU.CA=Carry(a+b)                                    ALU(S1203,S1205)
	S1212= ALU.Out=>ALUOut.In                                   Premise(F552)
	S1213= ALUOut.In=a+b                                        Path(S1208,S1212)
	S1214= PIDReg.Out=>DMMU.PID                                 Premise(F553)
	S1215= DMMU.PID=pid                                         Path(S1105,S1214)
	S1216= ALUOut.Out=>DMMU.IEA                                 Premise(F554)
	S1217= DMMU.IEA=a+b                                         Path(S1131,S1216)
	S1218= DMMU.Addr={pid,a+b}                                  DMMU-Search(S1215,S1217)
	S1219= DMMU.Hit=DMMUHit(pid,a+b)                            DMMU-Search(S1215,S1217)
	S1220= DMMU.Addr=>DAddrReg.In                               Premise(F555)
	S1221= DAddrReg.In={pid,a+b}                                Path(S1218,S1220)
	S1222= DMMU.Hit=>DMMUHitReg.In                              Premise(F556)
	S1223= DMMUHitReg.In=DMMUHit(pid,a+b)                       Path(S1219,S1222)
	S1224= ALUOut.Out=>DCache.IEA                               Premise(F557)
	S1225= DCache.IEA=a+b                                       Path(S1131,S1224)
	S1226= DCache.Hit=DCacheHit(a+b)                            DCache-Search(S1225)
	S1227= DCache.Out={B1,B2,B3,B4}                             DCache-Search(S1225,S1094)
	S1228= DCache.Out=>DCacheReg.In                             Premise(F558)
	S1229= DCacheReg.In={B1,B2,B3,B4}                           Path(S1227,S1228)
	S1230= DCache.Hit=>DCacheHitReg.In                          Premise(F559)
	S1231= DCacheHitReg.In=DCacheHit(a+b)                       Path(S1226,S1230)
	S1232= DMMUHitReg.Out=>CU.DMemHit                           Premise(F560)
	S1233= CU.DMemHit=DMMUHit(pid,a+b)                          Path(S1137,S1232)
	S1234= DCacheHitReg.Out=>CU.DCacheHit                       Premise(F561)
	S1235= CU.DCacheHit=DCacheHit(a+b)                          Path(S1143,S1234)
	S1236= DCacheReg.Out=>DR.In                                 Premise(F562)
	S1237= DR.In={B1,B2,B3,B4}                                  Path(S1140,S1236)
	S1238= DCache.RLineDirty=>CU.DCacheWriteBack                Premise(F563)
	S1239= PIDReg.Out=>DMMU.PID                                 Premise(F564)
	S1240= DCache.RLineEA=>DMMU.IEAR                            Premise(F565)
	S1241= DMMU.AddrR=>DMem.MEM8WordWAddr                       Premise(F566)
	S1242= DCache.RLineData=>DMem.MEM8WordWData                 Premise(F567)
	S1243= DR.Out=>MemDataSel.Data                              Premise(F568)
	S1244= MemDataSel.Data={B1,B2,B3,B4}                        Path(S1146,S1243)
	S1245= ALUOut.Out30_31=>MemDataSel.Addr                     Premise(F569)
	S1246= MemDataSel.Addr=a+b[30:31]                           Path(S1133,S1245)
	S1247= CU.MemDataSelFunc=>MemDataSel.Func                   Premise(F570)
	S1248= MemDataSel.Func=mds_lwz                              Path(S1191,S1247)
	S1249= MemDataSel.Out={B1,B2,B3,B4}                         MemDataSel()
	S1250= MemDataSel.Out=>GPRegs.WData                         Premise(F571)
	S1251= GPRegs.WData={B1,B2,B3,B4}                           Path(S1249,S1250)
	S1252= IR.Out6_10=>GPRegs.WReg                              Premise(F572)
	S1253= GPRegs.WReg=rT                                       Path(S1121,S1252)
	S1254= ALUOut.Out=>GPRegs.WBData                            Premise(F573)
	S1255= GPRegs.WBData=a+b                                    Path(S1131,S1254)
	S1256= IR.Out11_15=>GPRegs.WBReg                            Premise(F574)
	S1257= GPRegs.WBReg=rA                                      Path(S1122,S1256)
	S1258= CtrlPIDReg=0                                         Premise(F575)
	S1259= [PIDReg]=pid                                         PIDReg-Hold(S1059,S1258)
	S1260= CtrlIMMU=0                                           Premise(F576)
	S1261= CtrlPC=0                                             Premise(F577)
	S1262= CtrlPCInc=0                                          Premise(F578)
	S1263= PC[CIA]=addr                                         PC-Hold(S1063,S1262)
	S1264= PC[Out]=addr+4                                       PC-Hold(S1064,S1261,S1262)
	S1265= CtrlIAddrReg=0                                       Premise(F579)
	S1266= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1066,S1265)
	S1267= CtrlIMMUHitReg=0                                     Premise(F580)
	S1268= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S1068,S1267)
	S1269= CtrlICache=0                                         Premise(F581)
	S1270= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1070,S1269)
	S1271= CtrlICacheReg=0                                      Premise(F582)
	S1272= CtrlICacheHitReg=0                                   Premise(F583)
	S1273= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S1073,S1272)
	S1274= CtrlIMem=0                                           Premise(F584)
	S1275= IMem[{pid,addr}]={31,rT,rA,rB,110}                   IMem-Hold(S1075,S1274)
	S1276= CtrlIRMux=0                                          Premise(F585)
	S1277= CtrlIR=0                                             Premise(F586)
	S1278= [IR]={31,rT,rA,rB,110}                               IR-Hold(S1078,S1277)
	S1279= CtrlGPRegs=1                                         Premise(F587)
	S1280= GPRegs[rT]={B1,B2,B3,B4}                             GPRegs-Write(S1253,S1251,S1279)
	S1281= GPRegs[rA]=a+b                                       GPRegs-Write(S1257,S1255,S1279)
	S1282= CtrlA=0                                              Premise(F588)
	S1283= [A]=a                                                A-Hold(S1083,S1282)
	S1284= CtrlB=0                                              Premise(F589)
	S1285= [B]=b                                                B-Hold(S1085,S1284)
	S1286= CtrlALUOut=0                                         Premise(F590)
	S1287= [ALUOut]=a+b                                         ALUOut-Hold(S1087,S1286)
	S1288= CtrlDMMU=0                                           Premise(F591)
	S1289= CtrlDAddrReg=0                                       Premise(F592)
	S1290= [DAddrReg]={pid,a+b}                                 DAddrReg-Hold(S1090,S1289)
	S1291= CtrlDMMUHitReg=0                                     Premise(F593)
	S1292= [DMMUHitReg]=DMMUHit(pid,a+b)                        DMMUHitReg-Hold(S1092,S1291)
	S1293= CtrlDCache=0                                         Premise(F594)
	S1294= DCache[a+b]={B1,B2,B3,B4}                            DCache-Hold(S1094,S1293)
	S1295= DCache[DCacheRLineEA(a+b)]=data                      DCache-Hold(S1095,S1293)
	S1296= CtrlDCacheReg=0                                      Premise(F595)
	S1297= [DCacheReg]={B1,B2,B3,B4}                            DCacheReg-Hold(S1097,S1296)
	S1298= CtrlDCacheHitReg=0                                   Premise(F596)
	S1299= [DCacheHitReg]=DCacheHit(a+b)                        DCacheHitReg-Hold(S1099,S1298)
	S1300= CtrlDR=0                                             Premise(F597)
	S1301= [DR]={B1,B2,B3,B4}                                   DR-Hold(S1101,S1300)
	S1302= CtrlDMem=0                                           Premise(F598)
	S1303= DMem[{pid,a+b}]={B1,B2,B3,B4}                        DMem-Hold(S1103,S1302)
	S1304= CtrlDMem8Word=0                                      Premise(F599)

POST	S1259= [PIDReg]=pid                                         PIDReg-Hold(S1059,S1258)
	S1263= PC[CIA]=addr                                         PC-Hold(S1063,S1262)
	S1264= PC[Out]=addr+4                                       PC-Hold(S1064,S1261,S1262)
	S1266= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1066,S1265)
	S1268= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S1068,S1267)
	S1270= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1070,S1269)
	S1273= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S1073,S1272)
	S1275= IMem[{pid,addr}]={31,rT,rA,rB,110}                   IMem-Hold(S1075,S1274)
	S1278= [IR]={31,rT,rA,rB,110}                               IR-Hold(S1078,S1277)
	S1280= GPRegs[rT]={B1,B2,B3,B4}                             GPRegs-Write(S1253,S1251,S1279)
	S1281= GPRegs[rA]=a+b                                       GPRegs-Write(S1257,S1255,S1279)
	S1283= [A]=a                                                A-Hold(S1083,S1282)
	S1285= [B]=b                                                B-Hold(S1085,S1284)
	S1287= [ALUOut]=a+b                                         ALUOut-Hold(S1087,S1286)
	S1290= [DAddrReg]={pid,a+b}                                 DAddrReg-Hold(S1090,S1289)
	S1292= [DMMUHitReg]=DMMUHit(pid,a+b)                        DMMUHitReg-Hold(S1092,S1291)
	S1294= DCache[a+b]={B1,B2,B3,B4}                            DCache-Hold(S1094,S1293)
	S1295= DCache[DCacheRLineEA(a+b)]=data                      DCache-Hold(S1095,S1293)
	S1297= [DCacheReg]={B1,B2,B3,B4}                            DCacheReg-Hold(S1097,S1296)
	S1299= [DCacheHitReg]=DCacheHit(a+b)                        DCacheHitReg-Hold(S1099,S1298)
	S1301= [DR]={B1,B2,B3,B4}                                   DR-Hold(S1101,S1300)
	S1303= DMem[{pid,a+b}]={B1,B2,B3,B4}                        DMem-Hold(S1103,S1302)

