
bin_hdr.uart.elf:     file format elf32-littlearm
bin_hdr.uart.elf

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text1        00000b10  40000030  40000030  00010030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text.mvBinHdrDispatcher 00000020  40000b40  40000b40  00010b40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text.mvUartInit 00000002  40000b60  40000b60  00010b60  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .text.mvUartPutc 00000002  40000b62  40000b62  00010b62  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .text.mvRtcConfig 00000034  40000b64  40000b64  00010b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  5 .text.mvGeneralInit 000000e8  40000b98  40000b98  00010b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.mvSerdesPexUsb3PipeDelayWA.part.0 0000002c  40000c80  40000c80  00010c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.mvHwsCtrlSerdesRevGet 0000000e  40000cac  40000cac  00010cac  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.mvHwsSerdesTopologyVerify 00000108  40000cbc  40000cbc  00010cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text.mvHwsSerdesXAUITopologyVerify 00000054  40000dc4  40000dc4  00010dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.mvHwsSerdesPCIX4TopologyVerify 00000030  40000e18  40000e18  00010e18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .text.mvHwsSerdesSeqDbInit 0000038c  40000e48  40000e48  00010e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.serdesTypeAndSpeedToSpeedSeq 00000070  400011d4  400011d4  000111d4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text.mvHwsBoardTopologyLoad 0000001c  40001244  40001244  00011244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .text.printTopologyDetails 0000009c  40001260  40001260  00011260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.mvHwsPreSerdesInitConfig 0000002c  400012fc  400012fc  000112fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.mvSerdesPolarityConfig 00000022  40001328  40001328  00011328  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.mvHwsUpdateSerdesPhySelectorsOptions 000000f4  4000134c  4000134c  0001134c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.updateUsb3DeviceConfig 0000003c  40001440  40001440  00011440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.mvHwsSerdesPexRefClockSatRGet 00000048  4000147c  4000147c  0001147c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.mvHwsSerdesGetRefClockVal 00000048  400014c4  400014c4  000114c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.mvHwsUpdateSerdesPhySelectors 00000148  4000150c  4000150c  0001150c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.mvHwsRefClockSet 000000f8  40001654  40001654  00011654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.mvSerdesPowerUpCtrl 00000408  4000174c  4000174c  0001174c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.mvHwsPexTxConfigSeq 00000092  40001b54  40001b54  00011b54  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.mvHwsPowerUpSerdesLanes 000000c8  40001be8  40001be8  00011be8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.mvHwsCtrlHighSpeedSerdesPhyConfig 00000048  40001cb0  40001cb0  00011cb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.mvCtrlHighSpeedSerdesPhyConfig 00000004  40001cf8  40001cf8  00011cf8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.mvPexLocalBusNumSet 00000048  40001cfc  40001cfc  00011cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.mvPexLocalDevNumSet 00000044  40001d44  40001d44  00011d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.mvPexConfigRead 000000d0  40001d88  40001d88  00011d88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.mvHwsPexConfig 000002c0  40001e58  40001e58  00011e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.mvHwsSerdesSeqInit 00000018  40002118  40002118  00012118  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.mvSerdesPowerUpCtrlExt 00000004  40002130  40002130  00012130  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.mvHwsSerdesSiliconRefClockGet 00000004  40002134  40002134  00012134  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.mvHwsSerdesGetMaxLane 00000040  40002138  40002138  00012138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.mvHwsIsSerdesActive 00000048  40002178  40002178  00012178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.mvHwsGetExtBaseAddr 0000000a  400021c0  400021c0  000121c0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.mvHwsSerdesGetPhySelectorVal 0000002c  400021cc  400021cc  000121cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.mvHwsGetPhysicalSerdesNum 00000014  400021f8  400021f8  000121f8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.loadTopologyCustomer 00000060  4000220c  4000220c  0001220c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.ddr3GetTopologyMap 00000040  4000226c  4000226c  0001226c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.ddr3LoadTopologyMap 00000034  400022ac  400022ac  000122ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.ddr3NewTipDlbConfig 0000002c  400022e0  400022e0  000122e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.ddr3GetBusWidth 00000014  4000230c  4000230c  0001230c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.ddr3GetDeviceWidth 0000001c  40002320  40002320  00012320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.ddr3GetDeviceSize 0000003c  4000233c  4000233c  0001233c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.ddr3CalcMemCsSize 00000098  40002378  40002378  00012378  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.ddr3FastPathDynamicCsSizeConfig 00000088  40002410  40002410  00012410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.ddr3Init 00000294  40002498  40002498  00012498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.ddr3HwsSetLogLevel 00000084  4000272c  4000272c  0001272c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.ddr3TipRegDump 00000130  400027b0  400027b0  000127b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.mvHwsDdr3TipInitConfigFunc 0000001c  400028e0  400028e0  000128e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.ddr3TipGetResultPtr 0000000c  400028fc  400028fc  000128fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.ddr3TipGetDeviceInfo 0000001c  40002908  40002908  00012908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.ddr3TipPrintStabilityLog 0000037c  40002924  40002924  00012924  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.mvHwsDdr3TipReadAdllValue 00000078  40002ca0  40002ca0  00012ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text.mvHwsDdr3TipWriteAdllValue 00000078  40002d18  40002d18  00012d18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.readPhaseValue 00000078  40002d90  40002d90  00012d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.writeLevelingValue 00000084  40002e08  40002e08  00012e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.printAdll 00000048  40002e8c  40002e8c  00012e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.printPh 00000048  40002ed4  40002ed4  00012ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.ddr3TipRunSweepTest 000002b0  40002f1c  40002f1c  00012f1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.ddr3TipRunLevelingSweepTest 0000046c  400031cc  400031cc  000131cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.ddr3TipPrintLog 00000400  40003638  40003638  00013638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.printTopology 00000140  40003a38  40003a38  00013a38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text.printDeviceInfo 000000a0  40003b78  40003b78  00013b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.RunXsbTest 00000004  40003c18  40003c18  00013c18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.ddr3TipBistOperation 0000006c  40003c1c  40003c1c  00013c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.ddr3TipBistActivate 00000254  40003c88  40003c88  00013c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 70 .text.ddr3TipBistReadResult 000000a8  40003edc  40003edc  00013edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 71 .text.mvHwsDdr3RunBist 000000c0  40003f84  40003f84  00013f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 72 .text.ddr3PrintVersion 0000000c  40004044  40004044  00014044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 73 .text.ddr3TipTuneTrainingParams 00000128  40004050  40004050  00014050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 74 .text.mvCalcCsNum 00000088  40004178  40004178  00014178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 75 .text.mvHwsDdr3TipIFWrite 00000020  40004200  40004200  00014200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 76 .text.ddr3TipSetTiming 00000400  40004220  40004220  00014220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 77 .text.ddr3TipConfigureCs 00000134  40004620  40004620  00014620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 78 .text.mvHwsDdr3TipIFRead 00000020  40004754  40004754  00014754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 79 .text.ddr3TipBusAccess 0000014c  40004774  40004774  00014774  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 80 .text.ddr3TipIfPolling 000000ac  400048c0  400048c0  000148c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 81 .text.mvHwsDdr3TipBUSRead 0000010c  4000496c  4000496c  0001496c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 82 .text.mvHwsDdr3TipBUSWrite 00000034  40004a78  40004a78  00014a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 83 .text.ddr3TipBusReadModifyWrite 000000b4  40004aac  40004aac  00014aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 84 .text.ddr3TipConfigurePhy 00000210  40004b60  40004b60  00014b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 85 .text.AdllCalibration 00000274  40004d70  40004d70  00014d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 86 .text.ddr3TipGetFirstActiveIf 0000001c  40004fe4  40004fe4  00014fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 87 .text.mvHwsDdr3TipLoadTopologyMap 000000dc  40005000  40005000  00015000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 88 .text.ddr3TipWriteMRSCmd 000000b0  400050dc  400050dc  000150dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 89 .text.ddr3TipFreqSet 00000a24  4000518c  4000518c  0001518c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 90 .text.ddr3TipResetFifoPtr 000000cc  40005bb0  40005bb0  00015bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 91 .text.ddr3TipDDR3ResetPhyRegs 00000204  40005c7c  40005c7c  00015c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 92 .text.ddr3TipRestoreDunitRegs 000000a0  40005e80  40005e80  00015e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 93 .text.ddr3TipAdllRegsBypass 000000a8  40005f20  40005f20  00015f20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 94 .text.ddr3TipEnableInitSequence 000000d8  40005fc8  40005fc8  00015fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 95 .text.mvHwsDdr3TipInitController 000009ec  400060a0  400060a0  000160a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 96 .text.mvHwsDdr3TipRunAlg 00000ae8  40006a8c  40006a8c  00016a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 97 .text.ddr3TipRegisterDqTable 0000000c  40007574  40007574  00017574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 98 .text.ddr3TipIsPupLock 00000022  40007580  40007580  00017580  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 99 .text.ddr3TipGetBufMin 00000016  400075a2  400075a2  000175a2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
100 .text.ddr3TipGetBufMax 00000016  400075b8  400075b8  000175b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
101 .text.mvHwsDdr3GetBusWidth 00000018  400075d0  400075d0  000175d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
102 .text.mvHwsDdr3GetDeviceWidth 0000001c  400075e8  400075e8  000175e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
103 .text.mvHwsDdr3GetDeviceSize 00000040  40007604  40007604  00017604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
104 .text.mvHwsDdr3CalcMemCsSize 00000084  40007644  40007644  00017644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
105 .text.mvHwsDdr3CsBaseAdrCalc 00000026  400076c8  400076c8  000176c8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
106 .text.ddr3TipConfigureOdpg 00000048  400076f0  400076f0  000176f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
107 .text.isOdpgAccessDone 00000090  40007738  40007738  00017738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
108 .text.ddr3TipGetPatternTable 00000024  400077c8  400077c8  000177c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
109 .text.ddr3TipLoadPatternToOdpg 000000d8  400077ec  400077ec  000177ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
110 .text.ddr3TipLoadPatternToMem 000001c8  400078c4  400078c4  000178c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
111 .text.ddr3TipLoadAllPatternToMem 0000005c  40007a8c  40007a8c  00017a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
112 .text.ddr3TipGetMaskResultsDqReg 00000024  40007ae8  40007ae8  00017ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
113 .text.ddr3TipGetMaskResultsPupRegMap 00000024  40007b0c  40007b0c  00017b0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
114 .text.ddr3TipReadTrainingResult 00000198  40007b30  40007b30  00017b30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
115 .text.ddr3TipIpTraining 000005cc  40007cc8  40007cc8  00017cc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
116 .text.ddr3TipIpTrainingWrapperInt 0000015c  40008294  40008294  00018294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
117 .text.ddr3TipIpTrainingWrapper 0000034c  400083f0  400083f0  000183f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
118 .text.ddr3TipXsbCompareTest 000001e4  4000873c  4000873c  0001873c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
119 .text.ddr3TipWlSuppAlignPhaseShift 00000224  40008920  40008920  00018920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
120 .text.mvHwsDdr3TipMaxCSGet 00000088  40008b44  40008b44  00018b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
121 .text.ddr3TipDynamicReadLeveling 00000708  40008bcc  40008bcc  00018bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
122 .text.ddr3TipLegacyDynamicWriteLeveling 000000b4  400092d4  400092d4  000192d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
123 .text.ddr3TipLegacyDynamicReadLeveling 000000b4  40009388  40009388  00019388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
124 .text.ddr3TipCalcCsMask 00000070  4000943c  4000943c  0001943c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
125 .text.ddr3TipDynamicWriteLeveling 00000944  400094ac  400094ac  000194ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
126 .text.ddr3TipDynamicWriteLevelingSupp 00000240  40009df0  40009df0  00019df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
127 .text.ddr3TipPrintWLSuppResult 000000bc  4000a030  4000a030  0001a030  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
128 .text.ddr3TipWriteAdditionalOdtSetting 00000260  4000a0ec  4000a0ec  0001a0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
129 .text.GetValidWinRx 00000058  4000a34c  4000a34c  0001a34c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
130 .text.ddr3TipVref 00000794  4000a3a4  4000a3a4  0001a3a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
131 .text.ddr3TipCmdAddrInitDelay 000000a0  4000ab38  4000ab38  0001ab38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
132 .text.speedBinTable 000000f4  4000abd8  4000abd8  0001abd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
133 .text.patternTableGetWord 00000320  4000accc  4000accc  0001accc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
134 .text.ddr3TipGetTopologyMap 0000000c  4000afec  4000afec  0001afec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
135 .text.ddr3TipSetTopologyMap 0000000c  4000aff8  4000aff8  0001aff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
136 .text.ddr3TipDevAttrInit 00000028  4000b004  4000b004  0001b004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
137 .text.ddr3TipDevAttrGet 00000028  4000b02c  4000b02c  0001b02c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
138 .text.ddr3TipDevAttrSet 00000028  4000b054  4000b054  0001b054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
139 .text.ddr3TipA38xIFRead 00000012  4000b07c  4000b07c  0001b07c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
140 .text.ddr3TipA38xSelectDdrController 0000001c  4000b090  4000b090  0001b090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
141 .text.ddr3TipClockMode 00000020  4000b0ac  4000b0ac  0001b0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
142 .text.ddr3TipA38xGetDeviceInfo 00000014  4000b0cc  4000b0cc  0001b0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
143 .text.ddr3TipA38xIFWrite 0000002c  4000b0e0  4000b0e0  0001b0e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
144 .text.ddr3TipA38xGetFreqConfig 0000002c  4000b10c  4000b10c  0001b10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
145 .text.ddr3TipA38xSetDivider 00000284  4000b138  4000b138  0001b138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
146 .text.ddr3CtrlGetJuncTemp 00000078  4000b3bc  4000b3bc  0001b3bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
147 .text.ddr3TipA38xGetInitFreq 00000104  4000b434  4000b434  0001b434  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
148 .text.ddr3A38xUpdateTopologyMap 00000030  4000b538  4000b538  0001b538  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
149 .text.ddr3TipA38xGetMediumFreq 0000007c  4000b568  4000b568  0001b568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
150 .text.ddr3TipInitA38x 00000188  4000b5e4  4000b5e4  0001b5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
151 .text.ddr3TipExtRead 0000001c  4000b76c  4000b76c  0001b76c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
152 .text.ddr3SiliconPreInit 00000004  4000b788  4000b788  0001b788  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
153 .text.ddr3PostRunAlg 00000004  4000b78c  4000b78c  0001b78c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
154 .text.ddr3SiliconPostInit 0000003c  4000b790  4000b790  0001b790  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
155 .text.ddr3SiliconInit 00000034  4000b7cc  4000b7cc  0001b7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
156 .text.ddr3IfEccEnabled 00000020  4000b800  4000b800  0001b800  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
157 .text.ddr3PreAlgoConfig 0000009c  4000b820  4000b820  0001b820  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
158 .text.ddr3PostAlgoConfig 00000058  4000b8bc  4000b8bc  0001b8bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
159 .text.ddr3HwsHwTraining 0000007c  4000b914  4000b914  0001b914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
160 .text.mvSysXorFinish 00000064  4000b990  4000b990  0001b990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
161 .text.mvXorCtrlSet 00000022  4000b9f4  4000b9f4  0001b9f4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
162 .text.mvXorStateGet 00000030  4000ba18  4000ba18  0001ba18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
163 .text.mvXorMemInit 0000007c  4000ba48  4000ba48  0001ba48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
164 .text.mvXorCommandSet 000000a4  4000bac4  4000bac4  0001bac4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
165 .text.mvXorHalInit 00000022  4000bb68  4000bb68  0001bb68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
166 .text.mvSysXorInit 00000140  4000bb8c  4000bb8c  0001bb8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
167 .text.ddr3NewTipEccScrub 00000080  4000bccc  4000bccc  0001bccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
168 .text.mvHwsDelay 00000010  4000bd4c  4000bd4c  0001bd4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
169 .text.gtBreakOnFail 00000002  4000bd5c  4000bd5c  0001bd5c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
170 .text.osMemCpy 00000014  4000bd5e  4000bd5e  0001bd5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
171 .text.ddr3TipPrintPbsResult 00000130  4000bd74  4000bd74  0001bd74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
172 .text.ddr3TipPrintAllPbsResult 0000002c  4000bea4  4000bea4  0001bea4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
173 .text.ddr3TipCleanPbsResult 00000084  4000bed0  4000bed0  0001bed0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
174 .text.ddr3TipPbs 00000f60  4000bf54  4000bf54  0001bf54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
175 .text.ddr3TipPbsTx 00000006  4000ceb4  4000ceb4  0001ceb4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
176 .text.ddr3TipPbsRx 00000006  4000ceba  4000ceba  0001ceba  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
177 .text.ddr3TipCentralization 000007b0  4000cec0  4000cec0  0001cec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
178 .text.ddr3TipCentralizationTx 0000001c  4000d670  4000d670  0001d670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
179 .text.ddr3TipSpecialRx 000003c8  4000d68c  4000d68c  0001d68c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
180 .text.ddr3TipCentralizationRx 00000030  4000da54  4000da54  0001da54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
181 .text.suspendWakeup 00000040  4000da84  4000da84  0001da84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
182 .text.twsiMainIntGet 0000001c  4000dac4  4000dac4  0001dac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
183 .text.twsiStsGet 00000010  4000dae0  4000dae0  0001dae0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
184 .text.mvTwsiDelay 00000050  4000daf0  4000daf0  0001daf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
185 .text.twsiIntFlgClr 00000028  4000db40  4000db40  0001db40  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
186 .text.twsiDataTransmit 000000a6  4000db68  4000db68  0001db68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
187 .text.mvTwsiStartBitSet 00000078  4000dc0e  4000dc0e  0001dc0e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
188 .text.mvTwsiStopBitSet 00000064  4000dc86  4000dc86  0001dc86  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
189 .text.mvTwsiInit 0000010c  4000dcea  4000dcea  0001dcea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
190 .text.mvTwsiAddrSet 00000134  4000ddf6  4000ddf6  0001ddf6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
191 .text.mvTwsiRead 00000180  4000df2a  4000df2a  0001df2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
192 .text.__udelay 00000044  4000e0ac  4000e0ac  0001e0ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
193 .text.memset  00000010  4000e0f0  4000e0f0  0001e0f0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
194 .text.memcpy  00000012  4000e100  4000e100  0001e100  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
195 .text.uli2a   00000084  4000e112  4000e112  0001e112  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
196 .text.ui2a    00000084  4000e196  4000e196  0001e196  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
197 .text.putchw  0000004a  4000e21a  4000e21a  0001e21a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
198 .text.putcn   0000001a  4000e264  4000e264  0001e264  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
199 .text.tfp_format 00000166  4000e27e  4000e27e  0001e27e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
200 .text.mvPrintf 00000020  4000e3e4  4000e3e4  0001e3e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
201 .text.writeOpExecute 00000042  4000e404  4000e404  0001e404  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
202 .text.pollOpExecute 0000006c  4000e446  4000e446  0001e446  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
203 .text.delayOpExecute 00000014  4000e4b2  4000e4b2  0001e4b2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
204 .text.getCfgSeqOp 00000016  4000e4c6  4000e4c6  0001e4c6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
205 .text.mvSeqExec 00000064  4000e4dc  4000e4dc  0001e4dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
206 .text.gppRegSet.isra.0.constprop.2 0000000a  4000e540  4000e540  0001e540  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
207 .text.mvSysEnvUsbVbusGppReset 00000058  4000e54c  4000e54c  0001e54c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
208 .text.mvBoardIdGet 00000014  4000e5a4  4000e5a4  0001e5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
209 .text.mvBoardTclkGet 00000030  4000e5b8  4000e5b8  0001e5b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
210 .text.mvBoardForcePcieGen1Get 0000004e  4000e5e8  4000e5e8  0001e5e8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
211 .text.mvBoardIdIndexGet 00000006  4000e636  4000e636  0001e636  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
212 .text.mvHwsTwsiInitWrapper 000000c0  4000e63c  4000e63c  0001e63c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
213 .text.mvSysEnvSuspendWakeupCheck 0000009c  4000e6fc  4000e6fc  0001e6fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
214 .text.mvSysEnvIdIndexGet 00000050  4000e798  4000e798  0001e798  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
215 .text.mvSysEnvModelGet 00000068  4000e7e8  4000e7e8  0001e7e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
216 .text.mvSysEnvUnitMaxNumGet 00000038  4000e850  4000e850  0001e850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
217 .text.mvSysEnvUsbVbusReset 00000060  4000e888  4000e888  0001e888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
218 .text.mvSysEnvDeviceIdGet 00000050  4000e8e8  4000e8e8  0001e8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
219 .text.mvSysEnvDeviceRevGet 00000010  4000e938  4000e938  0001e938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
220 .text.mvSysEnvi2cAddrGet 00000010  4000e948  4000e948  0001e948  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
221 .text.mvSysEnvDlbConfigPtrGet 00000008  4000e958  4000e958  0001e958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
222 .text.mvSysEnvGetCSEnaFromReg 00000010  4000e960  4000e960  0001e960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
223 .text.mvSysEnvTimerIsRefClk25Mhz 00000004  4000e970  4000e970  0001e970  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
224 .text.mvSysEnvReadPcieGenSetting 00000060  4000e974  4000e974  0001e974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
225 .rodata.str1.1 00002f18  4000e9d4  4000e9d4  0001e9d4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
226 .rodata       00000138  400118ec  400118ec  000218ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
227 .rodata.__func__.1520 00000011  40011a24  40011a24  00021a24  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
228 .rodata.__func__.1840 0000001e  40011a35  40011a35  00021a35  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
229 .rodata.__func__.1994 0000001e  40011a53  40011a53  00021a53  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
230 .rodata.__func__.1844 0000001f  40011a71  40011a71  00021a71  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
231 .rodata.serdesTypeToUnitInfo 0000002a  40011a90  40011a90  00021a90  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
232 .rodata.__func__.2001 0000001a  40011aba  40011aba  00021aba  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
233 .rodata.__func__.2093 0000001e  40011ad4  40011ad4  00021ad4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
234 .rodata.__func__.2107 00000011  40011af2  40011af2  00021af2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
235 .rodata.__func__.1836 0000001a  40011b03  40011b03  00021b03  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
236 .rodata.serdesTypeToString 0000005c  40011b20  40011b20  00021b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
237 .rodata.__func__.1799 00000016  40011b7c  40011b7c  00021b7c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
238 .rodata.__func__.1804 00000014  40011b92  40011b92  00021b92  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
239 .rodata.CSWTCH.22 00000018  40011ba8  40011ba8  00021ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
240 .rodata.CSWTCH.109 00000040  40011bc0  40011bc0  00021bc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
241 .rodata.CSWTCH.111 00000014  40011c00  40011c00  00021c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
242 .rodata.CSWTCH.113 0000000c  40011c14  40011c14  00021c14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
243 .rodata.pageParam 00000028  40011c20  40011c20  00021c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
244 .rodata.odpgDefaultValue 00000264  40011c48  40011c48  00021c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
245 .rodata.memSizeConfig 00000005  40011eac  40011eac  00021eac  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
246 .rodata.pupMaskTable 00000010  40011eb4  40011eb4  00021eb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
247 .rodata.rdSampleMask 00000010  40011ec4  40011ec4  00021ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
248 .rodata.__FUNCTION__.2767 00000021  40011ed4  40011ed4  00021ed4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
249 .rodata.patternKillerPatternTableMap 00000080  40011ef5  40011ef5  00021ef5  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
250 .rodata.patternVrefPatternTableMap 00000008  40011f75  40011f75  00021f75  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
251 .rodata.A38xVcoFreqPerSarRefClk25Mhz 0000003e  40011f7e  40011f7e  00021f7e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
252 .rodata.__func__.3039 00000014  40011fbc  40011fbc  00021fbc  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
253 .rodata.A38xRatePerFreq 00000010  40011fd0  40011fd0  00021fd0  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
254 .rodata.A38xVcoFreqPerSarRefClk40Mhz 0000003e  40011fe0  40011fe0  00021fe0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
255 .rodata.A38xBwPerFreq 00000010  4001201e  4001201e  0002201e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
256 .rodata.CSWTCH.6 00000021  4001202e  4001202e  0002202e  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
257 .rodata.__func__.1672 00000011  4001204f  4001204f  0002204f  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
258 .rodata.__func__.1696 0000001b  40012060  40012060  00022060  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
259 .rodata.__func__.1656 00000016  4001207b  4001207b  0002207b  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
260 .data.componentTable 00000028  40012094  40012094  00022094  2**2
                  CONTENTS, ALLOC, LOAD, DATA
261 .data.commonPhysSelectorsPexBy4Lanes 00000004  400120bc  400120bc  000220bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
262 .data.sataAndSgmiiTxConfigSerdesRev1Params2 00000048  400120c0  400120c0  000220c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
263 .data.usb3DeviceConfigParams 00000024  40012108  40012108  00022108  2**2
                  CONTENTS, ALLOC, LOAD, DATA
264 .data.sataPort1PowerUpParams 000000d8  4001212c  4001212c  0002212c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
265 .data.pexConfigRefClock40MHz 0000006c  40012204  40012204  00022204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
266 .data.sataPort0PowerUpParams 000000d8  40012270  40012270  00022270  2**2
                  CONTENTS, ALLOC, LOAD, DATA
267 .data.usb3ElectricalConfigSerdesRev1Params 00000120  40012348  40012348  00022348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
268 .data.pexElectricalConfigSerdesRev2Params 0000018c  40012468  40012468  00022468  2**2
                  CONTENTS, ALLOC, LOAD, DATA
269 .data.usb3ElectricalConfigSerdesRev2Params 00000240  400125f4  400125f4  000225f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
270 .data.serdesPowerDownParams 00000048  40012834  40012834  00022834  2**2
                  CONTENTS, ALLOC, LOAD, DATA
271 .data.pexConfigRefClock100MHz 0000006c  4001287c  4001287c  0002287c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
272 .data.qsgmiiPortTxConfigParams2 00000090  400128e8  400128e8  000228e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
273 .data.qsgmiiPortTxConfigParams1 000000d8  40012978  40012978  00022978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
274 .data.sataAndSgmiiTxConfigParams1 00000090  40012a50  40012a50  00022a50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
275 .data.sataAndSgmiiPowerUpParams 00000090  40012ae0  40012ae0  00022ae0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
276 .data.SerdesLaneInUseCount 00000020  40012b70  40012b70  00022b70  2**0
                  CONTENTS, ALLOC, LOAD, DATA
277 .data.pexElectricalConfigSerdesRev1Params 000000fc  40012b90  40012b90  00022b90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
278 .data.pexBy4ConfigParams 00000090  40012c8c  40012c8c  00022c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
279 .data.qsgmiiPortSpeedConfigParams 0000006c  40012d1c  40012d1c  00022d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
280 .data.qsgmiiPortElectricalConfigParams 00000024  40012d88  40012d88  00022d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
281 .data.pexAndUsb3PowerUpSerdesRev1Params 000000d8  40012dac  40012dac  00022dac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
282 .data.pexAndUsb3TxConfigParams1 00000048  40012e84  40012e84  00022e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
283 .data.pexAndUsb3TxConfigParams2 00000024  40012ecc  40012ecc  00022ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
284 .data.pexAndUsb3TxConfigParams3 000000b4  40012ef0  40012ef0  00022ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
285 .data.pexAndUsb3PowerUpSerdesRev2Params 000000fc  40012fa4  40012fa4  00022fa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
286 .data.pexAndUsb3SpeedConfigParams 00000024  400130a0  400130a0  000230a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
287 .data.usb2PowerUpParams 000003a8  400130c4  400130c4  000230c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
288 .data.sataElectricalConfigSerdesRev2Params 00000264  4001346c  4001346c  0002346c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
289 .data.sataElectricalConfigSerdesRev1Params 0000018c  400136d0  400136d0  000236d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
290 .data.pexConfigRefClock25MHz 0000006c  4001385c  4001385c  0002385c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
291 .data.sataAndSgmiiSpeedConfigParams 00000090  400138c8  400138c8  000238c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
292 .data.qsgmiiPortPowerUpParams 000000b4  40013958  40013958  00023958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
293 .data.sataAndSgmiiTxConfigSerdesRev2Params2 00000144  40013a0c  40013a0c  00023a0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
294 .data.commonPhysSelectorsSerdesRev2Map 0000009a  40013b50  40013b50  00023b50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
295 .data.sgmiiElectricalConfigSerdesRev2Params 000000b4  40013bec  40013bec  00023bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
296 .data.sataPort0TxConfigParams 00000090  40013ca0  40013ca0  00023ca0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
297 .data.sgmiiElectricalConfigSerdesRev1Params 0000006c  40013d30  40013d30  00023d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
298 .data.sataPort1TxConfigParams 00000090  40013d9c  40013d9c  00023d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
299 .data.commonPhysSelectorsSerdesRev1Map 0000009a  40013e2c  40013e2c  00023e2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
300 .data.CustomerBoardTopologyConfig 000000fc  40013ec8  40013ec8  00023ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
301 .data.loadTopologyFuncArr 0000000c  40013fc4  40013fc4  00023fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
302 .data.ddr3DlbConfigTable 00000070  40013fd0  40013fd0  00023fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
303 .data.ddrType 00000004  40014040  40014040  00024040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
304 .data.genericInitController 00000001  40014044  40014044  00024044  2**0
                  CONTENTS, ALLOC, LOAD, DATA
305 .data.TopologyMap 00000120  40014048  40014048  00024048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
306 .data.debugTrainingAccess 00000001  40014168  40014168  00024168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
307 .data.debugTraining 00000001  40014169  40014169  00024169  2**0
                  CONTENTS, ALLOC, LOAD, DATA
308 .data.isBistResetBit 00000001  4001416a  4001416a  0002416a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
309 .data.sweepPatternIndexStart 00000001  4001416b  4001416b  0002416b  2**0
                  CONTENTS, ALLOC, LOAD, DATA
310 .data.sweepPatternIndexEnd 00000001  4001416c  4001416c  0002416c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
311 .data.debugCentralization 00000001  4001416d  4001416d  0002416d  2**0
                  CONTENTS, ALLOC, LOAD, DATA
312 .data.debugTrainingStatic 00000001  4001416e  4001416e  0002416e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
313 .data.debugLeveling 00000001  4001416f  4001416f  0002416f  2**0
                  CONTENTS, ALLOC, LOAD, DATA
314 .data.debugTrainingA38x 00000001  40014170  40014170  00024170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
315 .data.sweepCnt 00000001  40014171  40014171  00024171  2**0
                  CONTENTS, ALLOC, LOAD, DATA
316 .data.debugPbs 00000004  40014174  40014174  00024174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
317 .data.debugTrainingHwAlg 00000001  40014178  40014178  00024178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
318 .data.sweepPattern 00000001  40014179  40014179  00024179  2**0
                  CONTENTS, ALLOC, LOAD, DATA
319 .data.bistOffset 00000004  4001417c  4001417c  0002417c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
320 .data.ckDelay 00000004  40014180  40014180  00024180  2**2
                  CONTENTS, ALLOC, LOAD, DATA
321 .data.gZnodtData 00000004  40014184  40014184  00024184  2**2
                  CONTENTS, ALLOC, LOAD, DATA
322 .data.odtConfig 00000004  40014188  40014188  00024188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
323 .data.gZpodtCtrl 00000004  4001418c  4001418c  0002418c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
324 .data.gRttNom 00000004  40014190  40014190  00024190  2**2
                  CONTENTS, ALLOC, LOAD, DATA
325 .data.gDic    00000004  40014194  40014194  00024194  2**2
                  CONTENTS, ALLOC, LOAD, DATA
326 .data.isAdllCalibBeforeInit 00000001  40014198  40014198  00024198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
327 .data.PhyReg1Val 00000004  4001419c  4001419c  0002419c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
328 .data.vrefInitialValue 00000004  400141a0  400141a0  000241a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
329 .data.gZnriCtrl 00000004  400141a4  400141a4  000241a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
330 .data.gZnriData 00000004  400141a8  400141a8  000241a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
331 .data.gZnodtCtrl 00000004  400141ac  400141ac  000241ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
332 .data.gZpriData 00000004  400141b0  400141b0  000241b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
333 .data.clampTbl 00000030  400141b4  400141b4  000241b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
334 .data.xsbValidationBaseAddress 00000004  400141e4  400141e4  000241e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
335 .data.maskTuneFunc 00000004  400141e8  400141e8  000241e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
336 .data.uiODTConfig 00000004  400141ec  400141ec  000241ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
337 .data.gZpodtData 00000004  400141f0  400141f0  000241f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
338 .data.mode2T  00000004  400141f4  400141f4  000241f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
339 .data.PhyReg3Val 00000004  400141f8  400141f8  000241f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
340 .data.odtAdditional 00000004  400141fc  400141fc  000241fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
341 .data.gZpriCtrl 00000004  40014200  40014200  00024200  2**2
                  CONTENTS, ALLOC, LOAD, DATA
342 .data.initFreq 00000001  40014204  40014204  00024204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
343 .data.gRttWR  00000004  40014208  40014208  00024208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
344 .data.maskResultsDqRegMap 00000050  4001420c  4001420c  0002420c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
345 .data.maskResultsDqRegMapPup3ECC 00000050  4001425c  4001425c  0002425c  2**1
                  CONTENTS, ALLOC, LOAD, DATA
346 .data.patternTable_16 000001bc  400142ac  400142ac  000242ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
347 .data.maskResultsPupRegMap 0000000a  40014468  40014468  00024468  2**1
                  CONTENTS, ALLOC, LOAD, DATA
348 .data.maskResultsPupRegMapPup3ECC 0000000a  40014472  40014472  00024472  2**1
                  CONTENTS, ALLOC, LOAD, DATA
349 .data.maxPollingForDone 00000004  4001447c  4001447c  0002447c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
350 .data.patternTable_32 000001bc  40014480  40014480  00024480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
351 .data.vrefWindowSizeTh 00000001  4001463c  4001463c  0002463c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
352 .data.rfcTable 0000000a  4001463e  4001463e  0002463e  2**1
                  CONTENTS, ALLOC, LOAD, DATA
353 .data.freqVal 00000040  40014648  40014648  00024648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
354 .data.casWriteLatencyTable 00000180  40014688  40014688  00024688  2**0
                  CONTENTS, ALLOC, LOAD, DATA
355 .data.cwlMaskTable 00000010  40014808  40014808  00024808  2**0
                  CONTENTS, ALLOC, LOAD, DATA
356 .data.speedBinTableTRc 00000054  40014818  40014818  00024818  2**2
                  CONTENTS, ALLOC, LOAD, DATA
357 .data.clMaskTable 00000010  4001486c  4001486c  0002486c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
358 .data.speedBinTableTRcdTRp 00000054  4001487c  4001487c  0002487c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
359 .data.twrMaskTable 00000011  400148d0  400148d0  000248d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
360 .data.casLatencyTable 00000180  400148e1  400148e1  000248e1  2**0
                  CONTENTS, ALLOC, LOAD, DATA
361 .data.DQbitMap2Phypin 000000a0  40014a64  40014a64  00024a64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
362 .data.hwsOsExactDelayPtr 00000004  40014b04  40014b04  00024b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
363 .data.pbsPattern 00000001  40014b08  40014b08  00024b08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
364 .data.endPattern 00000004  40014b0c  40014b0c  00024b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
365 .data.startPattern 00000004  40014b10  40014b10  00024b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
366 .data.opExecuteFuncArr 0000000c  40014b14  40014b14  00024b14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
367 .data.gDevId  00000004  40014b20  40014b20  00024b20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
368 .data.flagTwsiInit 00000004  40014b24  40014b24  00024b24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
369 .data.gBoardId 00000004  40014b28  40014b28  00024b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
370 .data.mvSysEnvSocUnitNums 00000030  40014b2c  40014b2c  00024b2c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
371 .bss.serdesUnitCount 00000008  4002094a  4002094a  00030000  2**0
                  ALLOC
372 .bss.isValidateWindowPerPup 00000001  40020952  40020952  00030000  2**0
                  ALLOC
373 .bss.isValidateWindowPerIf 00000001  40020953  40020953  00030000  2**0
                  ALLOC
374 .bss.isRunLevelingSweepTests 00000001  40020954  40020954  00030000  2**0
                  ALLOC
375 .bss.startXsbOffset 00000004  40020958  40020958  00030000  2**2
                  ALLOC
376 .bss.isRegDump 00000001  4002095c  4002095c  00030000  2**0
                  ALLOC
377 .bss.dqMapTable 00000004  40020960  40020960  00030000  2**2
                  ALLOC
378 .bss.rlMidFreqWA 00000004  40020964  40020964  00030000  2**2
                  ALLOC
379 .bss.effective_cs 00000004  40020968  40020968  00030000  2**2
                  ALLOC
380 .bss.isPllBeforeInit 00000001  4002096c  4002096c  00030000  2**0
                  ALLOC
381 .bss.trainingStage 00000001  4002096d  4002096d  00030000  2**0
                  ALLOC
382 .bss.lowFreq  00000001  4002096e  4002096e  00030000  2**0
                  ALLOC
383 .bss.windowMemAddr 00000004  40020970  40020970  00030000  2**2
                  ALLOC
384 .bss.PhyReg0Val 00000004  40020974  40020974  00030000  2**2
                  ALLOC
385 .bss.delayEnable 00000004  40020978  40020978  00030000  2**2
                  ALLOC
386 .bss.xsbValidateType 00000004  4002097c  4002097c  00030000  2**2
                  ALLOC
387 .bss.firstActiveIf 00000004  40020980  40020980  00030000  2**2
                  ALLOC
388 .bss.debugMode 00000004  40020984  40020984  00030000  2**2
                  ALLOC
389 .bss.PhyReg2Val 00000004  40020988  40020988  00030000  2**2
                  ALLOC
390 .bss.max_cs.2772 00000004  4002098c  4002098c  00030000  2**2
                  ALLOC
391 .bss.ddr3TipCentralizationSkipMinWindowCheck 00000004  40020990  40020990  00030000  2**2
                  ALLOC
392 .bss.ddrDevAttrInitDone 00000004  40020994  40020994  00030000  2**2
                  ALLOC
393 .bss.topologyMapDb 00000004  40020998  40020998  00030000  2**2
                  ALLOC
394 .bss.ddr3AsyncModeAtTF 00000004  4002099c  4002099c  00030000  2**2
                  ALLOC
395 .bss.initDone.2672 00000004  400209a0  400209a0  00030000  2**2
                  ALLOC
396 .bss.uiXorRegsMaskBackup 00000014  400209a4  400209a4  00030000  2**2
                  ALLOC
397 .bss.uiXorRegsCtrlBackup 00000004  400209b8  400209b8  00030000  2**2
                  ALLOC
398 .bss.uiXorRegsBaseBackup 00000014  400209bc  400209bc  00030000  2**2
                  ALLOC
399 .bss.ddr3TipSpecialRxRunOnceFlag 00000001  400209d0  400209d0  00030000  2**0
                  ALLOC
400 .bss.endIf    00000004  400209d4  400209d4  00030000  2**2
                  ALLOC
401 .bss.startIf  00000004  400209d8  400209d8  00030000  2**2
                  ALLOC
402 .ARM.attributes 0000002f  00000000  00000000  00024b5c  2**0
                  CONTENTS, READONLY
403 .comment      00000049  00000000  00000000  00024b8b  2**0
                  CONTENTS, READONLY
404 .bss          0000094a  40020000  40020000  00030000  2**2
                  ALLOC
405 .debug_frame  00000040  00000000  00000000  00024bd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text1:

40000030 <_start>:
_start():
40000030:	e92d5fff 	push	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr}
40000034:	fa0002c1 	blx	40000b40 <mvBinHdrDispatcher>
40000038:	e3a00000 	mov	r0, #0
4000003c:	e8bd9fff 	pop	{r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, pc}

40000040 <cache_inv>:
cache_inv():
40000040:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40000044:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
40000048:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000004c:	e12fff1e 	bx	lr

40000050 <flush_l1_v6>:
flush_l1_v6():
40000050:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40000054:	ee070fba 	mcr	15, 0, r0, cr7, cr10, {5}
40000058:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
4000005c:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
40000060:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
40000064:	e12fff1e 	bx	lr

40000068 <flush_l1_v7>:
flush_l1_v7():
40000068:	e92d1ffe 	push	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000006c:	f57ff05f 	dmb	sy
40000070:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
40000074:	f57ff04f 	dsb	sy
40000078:	e8bd1ffe 	pop	{r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
4000007c:	e12fff1e 	bx	lr

40000080 <changeResetVecBase>:
changeResetVecBase():
40000080:	ee111f10 	mrc	15, 0, r1, cr1, cr0, {0}
40000084:	e3c11a02 	bic	r1, r1, #8192	; 0x2000
40000088:	e1811000 	orr	r1, r1, r0
4000008c:	ee011f10 	mcr	15, 0, r1, cr1, cr0, {0}
40000090:	f57ff04f 	dsb	sy
40000094:	e12fff1e 	bx	lr

40000098 <setCPSR>:
setCPSR():
40000098:	e10f1000 	mrs	r1, CPSR
4000009c:	e3c11c01 	bic	r1, r1, #256	; 0x100
400000a0:	e1811000 	orr	r1, r1, r0
400000a4:	e122f001 	msr	CPSR_x, r1
400000a8:	e12fff1e 	bx	lr

400000ac <__aeabi_uidiv>:
__aeabi_uidiv():
400000ac:	e2512001 	subs	r2, r1, #1
400000b0:	012fff1e 	bxeq	lr
400000b4:	3a000074 	bcc	4000028c <__aeabi_uidiv+0x1e0>
400000b8:	e1500001 	cmp	r0, r1
400000bc:	9a00006b 	bls	40000270 <__aeabi_uidiv+0x1c4>
400000c0:	e1110002 	tst	r1, r2
400000c4:	0a00006c 	beq	4000027c <__aeabi_uidiv+0x1d0>
400000c8:	e16f3f10 	clz	r3, r0
400000cc:	e16f2f11 	clz	r2, r1
400000d0:	e0423003 	sub	r3, r2, r3
400000d4:	e273301f 	rsbs	r3, r3, #31
400000d8:	10833083 	addne	r3, r3, r3, lsl #1
400000dc:	e3a02000 	mov	r2, #0
400000e0:	108ff103 	addne	pc, pc, r3, lsl #2
400000e4:	e1a00000 	nop			; (mov r0, r0)
400000e8:	e1500f81 	cmp	r0, r1, lsl #31
400000ec:	e0a22002 	adc	r2, r2, r2
400000f0:	20400f81 	subcs	r0, r0, r1, lsl #31
400000f4:	e1500f01 	cmp	r0, r1, lsl #30
400000f8:	e0a22002 	adc	r2, r2, r2
400000fc:	20400f01 	subcs	r0, r0, r1, lsl #30
40000100:	e1500e81 	cmp	r0, r1, lsl #29
40000104:	e0a22002 	adc	r2, r2, r2
40000108:	20400e81 	subcs	r0, r0, r1, lsl #29
4000010c:	e1500e01 	cmp	r0, r1, lsl #28
40000110:	e0a22002 	adc	r2, r2, r2
40000114:	20400e01 	subcs	r0, r0, r1, lsl #28
40000118:	e1500d81 	cmp	r0, r1, lsl #27
4000011c:	e0a22002 	adc	r2, r2, r2
40000120:	20400d81 	subcs	r0, r0, r1, lsl #27
40000124:	e1500d01 	cmp	r0, r1, lsl #26
40000128:	e0a22002 	adc	r2, r2, r2
4000012c:	20400d01 	subcs	r0, r0, r1, lsl #26
40000130:	e1500c81 	cmp	r0, r1, lsl #25
40000134:	e0a22002 	adc	r2, r2, r2
40000138:	20400c81 	subcs	r0, r0, r1, lsl #25
4000013c:	e1500c01 	cmp	r0, r1, lsl #24
40000140:	e0a22002 	adc	r2, r2, r2
40000144:	20400c01 	subcs	r0, r0, r1, lsl #24
40000148:	e1500b81 	cmp	r0, r1, lsl #23
4000014c:	e0a22002 	adc	r2, r2, r2
40000150:	20400b81 	subcs	r0, r0, r1, lsl #23
40000154:	e1500b01 	cmp	r0, r1, lsl #22
40000158:	e0a22002 	adc	r2, r2, r2
4000015c:	20400b01 	subcs	r0, r0, r1, lsl #22
40000160:	e1500a81 	cmp	r0, r1, lsl #21
40000164:	e0a22002 	adc	r2, r2, r2
40000168:	20400a81 	subcs	r0, r0, r1, lsl #21
4000016c:	e1500a01 	cmp	r0, r1, lsl #20
40000170:	e0a22002 	adc	r2, r2, r2
40000174:	20400a01 	subcs	r0, r0, r1, lsl #20
40000178:	e1500981 	cmp	r0, r1, lsl #19
4000017c:	e0a22002 	adc	r2, r2, r2
40000180:	20400981 	subcs	r0, r0, r1, lsl #19
40000184:	e1500901 	cmp	r0, r1, lsl #18
40000188:	e0a22002 	adc	r2, r2, r2
4000018c:	20400901 	subcs	r0, r0, r1, lsl #18
40000190:	e1500881 	cmp	r0, r1, lsl #17
40000194:	e0a22002 	adc	r2, r2, r2
40000198:	20400881 	subcs	r0, r0, r1, lsl #17
4000019c:	e1500801 	cmp	r0, r1, lsl #16
400001a0:	e0a22002 	adc	r2, r2, r2
400001a4:	20400801 	subcs	r0, r0, r1, lsl #16
400001a8:	e1500781 	cmp	r0, r1, lsl #15
400001ac:	e0a22002 	adc	r2, r2, r2
400001b0:	20400781 	subcs	r0, r0, r1, lsl #15
400001b4:	e1500701 	cmp	r0, r1, lsl #14
400001b8:	e0a22002 	adc	r2, r2, r2
400001bc:	20400701 	subcs	r0, r0, r1, lsl #14
400001c0:	e1500681 	cmp	r0, r1, lsl #13
400001c4:	e0a22002 	adc	r2, r2, r2
400001c8:	20400681 	subcs	r0, r0, r1, lsl #13
400001cc:	e1500601 	cmp	r0, r1, lsl #12
400001d0:	e0a22002 	adc	r2, r2, r2
400001d4:	20400601 	subcs	r0, r0, r1, lsl #12
400001d8:	e1500581 	cmp	r0, r1, lsl #11
400001dc:	e0a22002 	adc	r2, r2, r2
400001e0:	20400581 	subcs	r0, r0, r1, lsl #11
400001e4:	e1500501 	cmp	r0, r1, lsl #10
400001e8:	e0a22002 	adc	r2, r2, r2
400001ec:	20400501 	subcs	r0, r0, r1, lsl #10
400001f0:	e1500481 	cmp	r0, r1, lsl #9
400001f4:	e0a22002 	adc	r2, r2, r2
400001f8:	20400481 	subcs	r0, r0, r1, lsl #9
400001fc:	e1500401 	cmp	r0, r1, lsl #8
40000200:	e0a22002 	adc	r2, r2, r2
40000204:	20400401 	subcs	r0, r0, r1, lsl #8
40000208:	e1500381 	cmp	r0, r1, lsl #7
4000020c:	e0a22002 	adc	r2, r2, r2
40000210:	20400381 	subcs	r0, r0, r1, lsl #7
40000214:	e1500301 	cmp	r0, r1, lsl #6
40000218:	e0a22002 	adc	r2, r2, r2
4000021c:	20400301 	subcs	r0, r0, r1, lsl #6
40000220:	e1500281 	cmp	r0, r1, lsl #5
40000224:	e0a22002 	adc	r2, r2, r2
40000228:	20400281 	subcs	r0, r0, r1, lsl #5
4000022c:	e1500201 	cmp	r0, r1, lsl #4
40000230:	e0a22002 	adc	r2, r2, r2
40000234:	20400201 	subcs	r0, r0, r1, lsl #4
40000238:	e1500181 	cmp	r0, r1, lsl #3
4000023c:	e0a22002 	adc	r2, r2, r2
40000240:	20400181 	subcs	r0, r0, r1, lsl #3
40000244:	e1500101 	cmp	r0, r1, lsl #2
40000248:	e0a22002 	adc	r2, r2, r2
4000024c:	20400101 	subcs	r0, r0, r1, lsl #2
40000250:	e1500081 	cmp	r0, r1, lsl #1
40000254:	e0a22002 	adc	r2, r2, r2
40000258:	20400081 	subcs	r0, r0, r1, lsl #1
4000025c:	e1500001 	cmp	r0, r1
40000260:	e0a22002 	adc	r2, r2, r2
40000264:	20400001 	subcs	r0, r0, r1
40000268:	e1a00002 	mov	r0, r2
4000026c:	e12fff1e 	bx	lr
40000270:	03a00001 	moveq	r0, #1
40000274:	13a00000 	movne	r0, #0
40000278:	e12fff1e 	bx	lr
4000027c:	e16f2f11 	clz	r2, r1
40000280:	e262201f 	rsb	r2, r2, #31
40000284:	e1a00230 	lsr	r0, r0, r2
40000288:	e12fff1e 	bx	lr
4000028c:	e3500000 	cmp	r0, #0
40000290:	13e00000 	mvnne	r0, #0
40000294:	ea000097 	b	400004f8 <__aeabi_idiv0>

40000298 <__aeabi_uidivmod>:
__aeabi_uidivmod():
40000298:	e3510000 	cmp	r1, #0
4000029c:	0afffffa 	beq	4000028c <__aeabi_uidiv+0x1e0>
400002a0:	e92d4003 	push	{r0, r1, lr}
400002a4:	ebffff80 	bl	400000ac <__aeabi_uidiv>
400002a8:	e8bd4006 	pop	{r1, r2, lr}
400002ac:	e0030092 	mul	r3, r2, r0
400002b0:	e0411003 	sub	r1, r1, r3
400002b4:	e12fff1e 	bx	lr

400002b8 <__aeabi_idiv>:
__divsi3():
400002b8:	e3510000 	cmp	r1, #0
400002bc:	0a000081 	beq	400004c8 <.divsi3_skip_div0_test+0x208>

400002c0 <.divsi3_skip_div0_test>:
.divsi3_skip_div0_test():
400002c0:	e020c001 	eor	ip, r0, r1
400002c4:	42611000 	rsbmi	r1, r1, #0
400002c8:	e2512001 	subs	r2, r1, #1
400002cc:	0a000070 	beq	40000494 <.divsi3_skip_div0_test+0x1d4>
400002d0:	e1b03000 	movs	r3, r0
400002d4:	42603000 	rsbmi	r3, r0, #0
400002d8:	e1530001 	cmp	r3, r1
400002dc:	9a00006f 	bls	400004a0 <.divsi3_skip_div0_test+0x1e0>
400002e0:	e1110002 	tst	r1, r2
400002e4:	0a000071 	beq	400004b0 <.divsi3_skip_div0_test+0x1f0>
400002e8:	e16f2f13 	clz	r2, r3
400002ec:	e16f0f11 	clz	r0, r1
400002f0:	e0402002 	sub	r2, r0, r2
400002f4:	e272201f 	rsbs	r2, r2, #31
400002f8:	10822082 	addne	r2, r2, r2, lsl #1
400002fc:	e3a00000 	mov	r0, #0
40000300:	108ff102 	addne	pc, pc, r2, lsl #2
40000304:	e1a00000 	nop			; (mov r0, r0)
40000308:	e1530f81 	cmp	r3, r1, lsl #31
4000030c:	e0a00000 	adc	r0, r0, r0
40000310:	20433f81 	subcs	r3, r3, r1, lsl #31
40000314:	e1530f01 	cmp	r3, r1, lsl #30
40000318:	e0a00000 	adc	r0, r0, r0
4000031c:	20433f01 	subcs	r3, r3, r1, lsl #30
40000320:	e1530e81 	cmp	r3, r1, lsl #29
40000324:	e0a00000 	adc	r0, r0, r0
40000328:	20433e81 	subcs	r3, r3, r1, lsl #29
4000032c:	e1530e01 	cmp	r3, r1, lsl #28
40000330:	e0a00000 	adc	r0, r0, r0
40000334:	20433e01 	subcs	r3, r3, r1, lsl #28
40000338:	e1530d81 	cmp	r3, r1, lsl #27
4000033c:	e0a00000 	adc	r0, r0, r0
40000340:	20433d81 	subcs	r3, r3, r1, lsl #27
40000344:	e1530d01 	cmp	r3, r1, lsl #26
40000348:	e0a00000 	adc	r0, r0, r0
4000034c:	20433d01 	subcs	r3, r3, r1, lsl #26
40000350:	e1530c81 	cmp	r3, r1, lsl #25
40000354:	e0a00000 	adc	r0, r0, r0
40000358:	20433c81 	subcs	r3, r3, r1, lsl #25
4000035c:	e1530c01 	cmp	r3, r1, lsl #24
40000360:	e0a00000 	adc	r0, r0, r0
40000364:	20433c01 	subcs	r3, r3, r1, lsl #24
40000368:	e1530b81 	cmp	r3, r1, lsl #23
4000036c:	e0a00000 	adc	r0, r0, r0
40000370:	20433b81 	subcs	r3, r3, r1, lsl #23
40000374:	e1530b01 	cmp	r3, r1, lsl #22
40000378:	e0a00000 	adc	r0, r0, r0
4000037c:	20433b01 	subcs	r3, r3, r1, lsl #22
40000380:	e1530a81 	cmp	r3, r1, lsl #21
40000384:	e0a00000 	adc	r0, r0, r0
40000388:	20433a81 	subcs	r3, r3, r1, lsl #21
4000038c:	e1530a01 	cmp	r3, r1, lsl #20
40000390:	e0a00000 	adc	r0, r0, r0
40000394:	20433a01 	subcs	r3, r3, r1, lsl #20
40000398:	e1530981 	cmp	r3, r1, lsl #19
4000039c:	e0a00000 	adc	r0, r0, r0
400003a0:	20433981 	subcs	r3, r3, r1, lsl #19
400003a4:	e1530901 	cmp	r3, r1, lsl #18
400003a8:	e0a00000 	adc	r0, r0, r0
400003ac:	20433901 	subcs	r3, r3, r1, lsl #18
400003b0:	e1530881 	cmp	r3, r1, lsl #17
400003b4:	e0a00000 	adc	r0, r0, r0
400003b8:	20433881 	subcs	r3, r3, r1, lsl #17
400003bc:	e1530801 	cmp	r3, r1, lsl #16
400003c0:	e0a00000 	adc	r0, r0, r0
400003c4:	20433801 	subcs	r3, r3, r1, lsl #16
400003c8:	e1530781 	cmp	r3, r1, lsl #15
400003cc:	e0a00000 	adc	r0, r0, r0
400003d0:	20433781 	subcs	r3, r3, r1, lsl #15
400003d4:	e1530701 	cmp	r3, r1, lsl #14
400003d8:	e0a00000 	adc	r0, r0, r0
400003dc:	20433701 	subcs	r3, r3, r1, lsl #14
400003e0:	e1530681 	cmp	r3, r1, lsl #13
400003e4:	e0a00000 	adc	r0, r0, r0
400003e8:	20433681 	subcs	r3, r3, r1, lsl #13
400003ec:	e1530601 	cmp	r3, r1, lsl #12
400003f0:	e0a00000 	adc	r0, r0, r0
400003f4:	20433601 	subcs	r3, r3, r1, lsl #12
400003f8:	e1530581 	cmp	r3, r1, lsl #11
400003fc:	e0a00000 	adc	r0, r0, r0
40000400:	20433581 	subcs	r3, r3, r1, lsl #11
40000404:	e1530501 	cmp	r3, r1, lsl #10
40000408:	e0a00000 	adc	r0, r0, r0
4000040c:	20433501 	subcs	r3, r3, r1, lsl #10
40000410:	e1530481 	cmp	r3, r1, lsl #9
40000414:	e0a00000 	adc	r0, r0, r0
40000418:	20433481 	subcs	r3, r3, r1, lsl #9
4000041c:	e1530401 	cmp	r3, r1, lsl #8
40000420:	e0a00000 	adc	r0, r0, r0
40000424:	20433401 	subcs	r3, r3, r1, lsl #8
40000428:	e1530381 	cmp	r3, r1, lsl #7
4000042c:	e0a00000 	adc	r0, r0, r0
40000430:	20433381 	subcs	r3, r3, r1, lsl #7
40000434:	e1530301 	cmp	r3, r1, lsl #6
40000438:	e0a00000 	adc	r0, r0, r0
4000043c:	20433301 	subcs	r3, r3, r1, lsl #6
40000440:	e1530281 	cmp	r3, r1, lsl #5
40000444:	e0a00000 	adc	r0, r0, r0
40000448:	20433281 	subcs	r3, r3, r1, lsl #5
4000044c:	e1530201 	cmp	r3, r1, lsl #4
40000450:	e0a00000 	adc	r0, r0, r0
40000454:	20433201 	subcs	r3, r3, r1, lsl #4
40000458:	e1530181 	cmp	r3, r1, lsl #3
4000045c:	e0a00000 	adc	r0, r0, r0
40000460:	20433181 	subcs	r3, r3, r1, lsl #3
40000464:	e1530101 	cmp	r3, r1, lsl #2
40000468:	e0a00000 	adc	r0, r0, r0
4000046c:	20433101 	subcs	r3, r3, r1, lsl #2
40000470:	e1530081 	cmp	r3, r1, lsl #1
40000474:	e0a00000 	adc	r0, r0, r0
40000478:	20433081 	subcs	r3, r3, r1, lsl #1
4000047c:	e1530001 	cmp	r3, r1
40000480:	e0a00000 	adc	r0, r0, r0
40000484:	20433001 	subcs	r3, r3, r1
40000488:	e35c0000 	cmp	ip, #0
4000048c:	42600000 	rsbmi	r0, r0, #0
40000490:	e12fff1e 	bx	lr
40000494:	e13c0000 	teq	ip, r0
40000498:	42600000 	rsbmi	r0, r0, #0
4000049c:	e12fff1e 	bx	lr
400004a0:	33a00000 	movcc	r0, #0
400004a4:	01a00fcc 	asreq	r0, ip, #31
400004a8:	03800001 	orreq	r0, r0, #1
400004ac:	e12fff1e 	bx	lr
400004b0:	e16f2f11 	clz	r2, r1
400004b4:	e262201f 	rsb	r2, r2, #31
400004b8:	e35c0000 	cmp	ip, #0
400004bc:	e1a00233 	lsr	r0, r3, r2
400004c0:	42600000 	rsbmi	r0, r0, #0
400004c4:	e12fff1e 	bx	lr
400004c8:	e3500000 	cmp	r0, #0
400004cc:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
400004d0:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
400004d4:	ea000007 	b	400004f8 <__aeabi_idiv0>

400004d8 <__aeabi_idivmod>:
__aeabi_idivmod():
400004d8:	e3510000 	cmp	r1, #0
400004dc:	0afffff9 	beq	400004c8 <.divsi3_skip_div0_test+0x208>
400004e0:	e92d4003 	push	{r0, r1, lr}
400004e4:	ebffff75 	bl	400002c0 <.divsi3_skip_div0_test>
400004e8:	e8bd4006 	pop	{r1, r2, lr}
400004ec:	e0030092 	mul	r3, r2, r0
400004f0:	e0411003 	sub	r1, r1, r3
400004f4:	e12fff1e 	bx	lr

400004f8 <__aeabi_idiv0>:
__aeabi_idiv0():
400004f8:	e12fff1e 	bx	lr

400004fc <__aeabi_frsub>:
__aeabi_frsub():
400004fc:	e2200102 	eor	r0, r0, #-2147483648	; 0x80000000
40000500:	ea000000 	b	40000508 <__addsf3>

40000504 <__aeabi_fsub>:
__aeabi_fsub():
40000504:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000

40000508 <__addsf3>:
__addsf3():
40000508:	e1b02080 	lsls	r2, r0, #1
4000050c:	11b03081 	lslsne	r3, r1, #1
40000510:	11320003 	teqne	r2, r3
40000514:	11f0cc42 	mvnsne	ip, r2, asr #24
40000518:	11f0cc43 	mvnsne	ip, r3, asr #24
4000051c:	0a00003c 	beq	40000614 <__addsf3+0x10c>
40000520:	e1a02c22 	lsr	r2, r2, #24
40000524:	e0723c23 	rsbs	r3, r2, r3, lsr #24
40000528:	c0822003 	addgt	r2, r2, r3
4000052c:	c0201001 	eorgt	r1, r0, r1
40000530:	c0210000 	eorgt	r0, r1, r0
40000534:	c0201001 	eorgt	r1, r0, r1
40000538:	b2633000 	rsblt	r3, r3, #0
4000053c:	e3530019 	cmp	r3, #25
40000540:	812fff1e 	bxhi	lr
40000544:	e3100102 	tst	r0, #-2147483648	; 0x80000000
40000548:	e3800502 	orr	r0, r0, #8388608	; 0x800000
4000054c:	e3c004ff 	bic	r0, r0, #-16777216	; 0xff000000
40000550:	12600000 	rsbne	r0, r0, #0
40000554:	e3110102 	tst	r1, #-2147483648	; 0x80000000
40000558:	e3811502 	orr	r1, r1, #8388608	; 0x800000
4000055c:	e3c114ff 	bic	r1, r1, #-16777216	; 0xff000000
40000560:	12611000 	rsbne	r1, r1, #0
40000564:	e1320003 	teq	r2, r3
40000568:	0a000023 	beq	400005fc <__addsf3+0xf4>
4000056c:	e2422001 	sub	r2, r2, #1
40000570:	e0900351 	adds	r0, r0, r1, asr r3
40000574:	e2633020 	rsb	r3, r3, #32
40000578:	e1a01311 	lsl	r1, r1, r3
4000057c:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40000580:	5a000001 	bpl	4000058c <__addsf3+0x84>
40000584:	e2711000 	rsbs	r1, r1, #0
40000588:	e2e00000 	rsc	r0, r0, #0
4000058c:	e3500502 	cmp	r0, #8388608	; 0x800000
40000590:	3a00000b 	bcc	400005c4 <__addsf3+0xbc>
40000594:	e3500401 	cmp	r0, #16777216	; 0x1000000
40000598:	3a000004 	bcc	400005b0 <__addsf3+0xa8>
4000059c:	e1b000a0 	lsrs	r0, r0, #1
400005a0:	e1a01061 	rrx	r1, r1
400005a4:	e2822001 	add	r2, r2, #1
400005a8:	e35200fe 	cmp	r2, #254	; 0xfe
400005ac:	2a00002d 	bcs	40000668 <__addsf3+0x160>
400005b0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
400005b4:	e0a00b82 	adc	r0, r0, r2, lsl #23
400005b8:	03c00001 	biceq	r0, r0, #1
400005bc:	e1800003 	orr	r0, r0, r3
400005c0:	e12fff1e 	bx	lr
400005c4:	e1b01081 	lsls	r1, r1, #1
400005c8:	e0a00000 	adc	r0, r0, r0
400005cc:	e3100502 	tst	r0, #8388608	; 0x800000
400005d0:	e2422001 	sub	r2, r2, #1
400005d4:	1afffff5 	bne	400005b0 <__addsf3+0xa8>
400005d8:	e16fcf10 	clz	ip, r0
400005dc:	e24cc008 	sub	ip, ip, #8
400005e0:	e052200c 	subs	r2, r2, ip
400005e4:	e1a00c10 	lsl	r0, r0, ip
400005e8:	a0800b82 	addge	r0, r0, r2, lsl #23
400005ec:	b2622000 	rsblt	r2, r2, #0
400005f0:	a1800003 	orrge	r0, r0, r3
400005f4:	b1830230 	orrlt	r0, r3, r0, lsr r2
400005f8:	e12fff1e 	bx	lr
400005fc:	e3320000 	teq	r2, #0
40000600:	e2211502 	eor	r1, r1, #8388608	; 0x800000
40000604:	02200502 	eoreq	r0, r0, #8388608	; 0x800000
40000608:	02822001 	addeq	r2, r2, #1
4000060c:	12433001 	subne	r3, r3, #1
40000610:	eaffffd5 	b	4000056c <__addsf3+0x64>
40000614:	e1a03081 	lsl	r3, r1, #1
40000618:	e1f0cc42 	mvns	ip, r2, asr #24
4000061c:	11f0cc43 	mvnsne	ip, r3, asr #24
40000620:	0a000013 	beq	40000674 <__addsf3+0x16c>
40000624:	e1320003 	teq	r2, r3
40000628:	0a000002 	beq	40000638 <__addsf3+0x130>
4000062c:	e3320000 	teq	r2, #0
40000630:	01a00001 	moveq	r0, r1
40000634:	e12fff1e 	bx	lr
40000638:	e1300001 	teq	r0, r1
4000063c:	13a00000 	movne	r0, #0
40000640:	112fff1e 	bxne	lr
40000644:	e31204ff 	tst	r2, #-16777216	; 0xff000000
40000648:	1a000002 	bne	40000658 <__addsf3+0x150>
4000064c:	e1b00080 	lsls	r0, r0, #1
40000650:	23800102 	orrcs	r0, r0, #-2147483648	; 0x80000000
40000654:	e12fff1e 	bx	lr
40000658:	e2922402 	adds	r2, r2, #33554432	; 0x2000000
4000065c:	32800502 	addcc	r0, r0, #8388608	; 0x800000
40000660:	312fff1e 	bxcc	lr
40000664:	e2003102 	and	r3, r0, #-2147483648	; 0x80000000
40000668:	e383047f 	orr	r0, r3, #2130706432	; 0x7f000000
4000066c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
40000670:	e12fff1e 	bx	lr
40000674:	e1f02c42 	mvns	r2, r2, asr #24
40000678:	11a00001 	movne	r0, r1
4000067c:	01f03c43 	mvnseq	r3, r3, asr #24
40000680:	11a01000 	movne	r1, r0
40000684:	e1b02480 	lsls	r2, r0, #9
40000688:	01b03481 	lslseq	r3, r1, #9
4000068c:	01300001 	teqeq	r0, r1
40000690:	13800501 	orrne	r0, r0, #4194304	; 0x400000
40000694:	e12fff1e 	bx	lr

40000698 <__aeabi_ui2f>:
__floatunsisf():
40000698:	e3a03000 	mov	r3, #0
4000069c:	ea000001 	b	400006a8 <__aeabi_i2f+0x8>

400006a0 <__aeabi_i2f>:
__floatsisf():
400006a0:	e2103102 	ands	r3, r0, #-2147483648	; 0x80000000
400006a4:	42600000 	rsbmi	r0, r0, #0
400006a8:	e1b0c000 	movs	ip, r0
400006ac:	012fff1e 	bxeq	lr
400006b0:	e383344b 	orr	r3, r3, #1258291200	; 0x4b000000
400006b4:	e1a01000 	mov	r1, r0
400006b8:	e3a00000 	mov	r0, #0
400006bc:	ea00000f 	b	40000700 <__aeabi_l2f+0x30>

400006c0 <__aeabi_ul2f>:
__aeabi_ul2f():
400006c0:	e1902001 	orrs	r2, r0, r1
400006c4:	012fff1e 	bxeq	lr
400006c8:	e3a03000 	mov	r3, #0
400006cc:	ea000005 	b	400006e8 <__aeabi_l2f+0x18>

400006d0 <__aeabi_l2f>:
__aeabi_l2f():
400006d0:	e1902001 	orrs	r2, r0, r1
400006d4:	012fff1e 	bxeq	lr
400006d8:	e2113102 	ands	r3, r1, #-2147483648	; 0x80000000
400006dc:	5a000001 	bpl	400006e8 <__aeabi_l2f+0x18>
400006e0:	e2700000 	rsbs	r0, r0, #0
400006e4:	e2e11000 	rsc	r1, r1, #0
400006e8:	e1b0c001 	movs	ip, r1
400006ec:	01a0c000 	moveq	ip, r0
400006f0:	01a01000 	moveq	r1, r0
400006f4:	03a00000 	moveq	r0, #0
400006f8:	e383345b 	orr	r3, r3, #1526726656	; 0x5b000000
400006fc:	02433201 	subeq	r3, r3, #268435456	; 0x10000000
40000700:	e2433502 	sub	r3, r3, #8388608	; 0x800000
40000704:	e16f2f1c 	clz	r2, ip
40000708:	e2522008 	subs	r2, r2, #8
4000070c:	e0433b82 	sub	r3, r3, r2, lsl #23
40000710:	ba000006 	blt	40000730 <__aeabi_l2f+0x60>
40000714:	e0833211 	add	r3, r3, r1, lsl r2
40000718:	e1a0c210 	lsl	ip, r0, r2
4000071c:	e2622020 	rsb	r2, r2, #32
40000720:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
40000724:	e0a30230 	adc	r0, r3, r0, lsr r2
40000728:	03c00001 	biceq	r0, r0, #1
4000072c:	e12fff1e 	bx	lr
40000730:	e2822020 	add	r2, r2, #32
40000734:	e1a0c211 	lsl	ip, r1, r2
40000738:	e2622020 	rsb	r2, r2, #32
4000073c:	e190008c 	orrs	r0, r0, ip, lsl #1
40000740:	e0a30231 	adc	r0, r3, r1, lsr r2
40000744:	01c00fac 	biceq	r0, r0, ip, lsr #31
40000748:	e12fff1e 	bx	lr

4000074c <__aeabi_fmul>:
__aeabi_fmul():
4000074c:	e3a0c0ff 	mov	ip, #255	; 0xff
40000750:	e01c2ba0 	ands	r2, ip, r0, lsr #23
40000754:	101c3ba1 	andsne	r3, ip, r1, lsr #23
40000758:	1132000c 	teqne	r2, ip
4000075c:	1133000c 	teqne	r3, ip
40000760:	0a00003e 	beq	40000860 <__aeabi_fmul+0x114>
40000764:	e0822003 	add	r2, r2, r3
40000768:	e020c001 	eor	ip, r0, r1
4000076c:	e1b00480 	lsls	r0, r0, #9
40000770:	11b01481 	lslsne	r1, r1, #9
40000774:	0a000010 	beq	400007bc <__aeabi_fmul+0x70>
40000778:	e3a03302 	mov	r3, #134217728	; 0x8000000
4000077c:	e18302a0 	orr	r0, r3, r0, lsr #5
40000780:	e18312a1 	orr	r1, r3, r1, lsr #5
40000784:	e0813190 	umull	r3, r1, r0, r1
40000788:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
4000078c:	e3510502 	cmp	r1, #8388608	; 0x800000
40000790:	31a01081 	lslcc	r1, r1, #1
40000794:	31811fa3 	orrcc	r1, r1, r3, lsr #31
40000798:	31a03083 	lslcc	r3, r3, #1
4000079c:	e1800001 	orr	r0, r0, r1
400007a0:	e2c2207f 	sbc	r2, r2, #127	; 0x7f
400007a4:	e35200fd 	cmp	r2, #253	; 0xfd
400007a8:	8a00000f 	bhi	400007ec <__aeabi_fmul+0xa0>
400007ac:	e3530102 	cmp	r3, #-2147483648	; 0x80000000
400007b0:	e0a00b82 	adc	r0, r0, r2, lsl #23
400007b4:	03c00001 	biceq	r0, r0, #1
400007b8:	e12fff1e 	bx	lr
400007bc:	e3300000 	teq	r0, #0
400007c0:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
400007c4:	01a01481 	lsleq	r1, r1, #9
400007c8:	e18c04a0 	orr	r0, ip, r0, lsr #9
400007cc:	e18004a1 	orr	r0, r0, r1, lsr #9
400007d0:	e252207f 	subs	r2, r2, #127	; 0x7f
400007d4:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
400007d8:	c1800b82 	orrgt	r0, r0, r2, lsl #23
400007dc:	c12fff1e 	bxgt	lr
400007e0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400007e4:	e3a03000 	mov	r3, #0
400007e8:	e2522001 	subs	r2, r2, #1
400007ec:	ca000035 	bgt	400008c8 <__aeabi_fmul+0x17c>
400007f0:	e3720019 	cmn	r2, #25
400007f4:	d2000102 	andle	r0, r0, #-2147483648	; 0x80000000
400007f8:	d12fff1e 	bxle	lr
400007fc:	e2622000 	rsb	r2, r2, #0
40000800:	e1b01080 	lsls	r1, r0, #1
40000804:	e1a01231 	lsr	r1, r1, r2
40000808:	e2622020 	rsb	r2, r2, #32
4000080c:	e1a0c210 	lsl	ip, r0, r2
40000810:	e1b00061 	rrxs	r0, r1
40000814:	e2a00000 	adc	r0, r0, #0
40000818:	e193308c 	orrs	r3, r3, ip, lsl #1
4000081c:	01c00fac 	biceq	r0, r0, ip, lsr #31
40000820:	e12fff1e 	bx	lr
40000824:	e3320000 	teq	r2, #0
40000828:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
4000082c:	01a00080 	lsleq	r0, r0, #1
40000830:	03100502 	tsteq	r0, #8388608	; 0x800000
40000834:	02422001 	subeq	r2, r2, #1
40000838:	0afffffb 	beq	4000082c <__aeabi_fmul+0xe0>
4000083c:	e180000c 	orr	r0, r0, ip
40000840:	e3330000 	teq	r3, #0
40000844:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
40000848:	01a01081 	lsleq	r1, r1, #1
4000084c:	03110502 	tsteq	r1, #8388608	; 0x800000
40000850:	02433001 	subeq	r3, r3, #1
40000854:	0afffffb 	beq	40000848 <__aeabi_fmul+0xfc>
40000858:	e181100c 	orr	r1, r1, ip
4000085c:	eaffffc0 	b	40000764 <__aeabi_fmul+0x18>
40000860:	e00c3ba1 	and	r3, ip, r1, lsr #23
40000864:	e132000c 	teq	r2, ip
40000868:	1133000c 	teqne	r3, ip
4000086c:	0a000005 	beq	40000888 <__aeabi_fmul+0x13c>
40000870:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40000874:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40000878:	1affffe9 	bne	40000824 <__aeabi_fmul+0xd8>
4000087c:	e0200001 	eor	r0, r0, r1
40000880:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
40000884:	e12fff1e 	bx	lr
40000888:	e3300000 	teq	r0, #0
4000088c:	13300102 	teqne	r0, #-2147483648	; 0x80000000
40000890:	01a00001 	moveq	r0, r1
40000894:	13310000 	teqne	r1, #0
40000898:	13310102 	teqne	r1, #-2147483648	; 0x80000000
4000089c:	0a00000d 	beq	400008d8 <__aeabi_fmul+0x18c>
400008a0:	e132000c 	teq	r2, ip
400008a4:	1a000001 	bne	400008b0 <__aeabi_fmul+0x164>
400008a8:	e1b02480 	lsls	r2, r0, #9
400008ac:	1a000009 	bne	400008d8 <__aeabi_fmul+0x18c>
400008b0:	e133000c 	teq	r3, ip
400008b4:	1a000002 	bne	400008c4 <__aeabi_fmul+0x178>
400008b8:	e1b03481 	lsls	r3, r1, #9
400008bc:	11a00001 	movne	r0, r1
400008c0:	1a000004 	bne	400008d8 <__aeabi_fmul+0x18c>
400008c4:	e0200001 	eor	r0, r0, r1
400008c8:	e2000102 	and	r0, r0, #-2147483648	; 0x80000000
400008cc:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
400008d0:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400008d4:	e12fff1e 	bx	lr
400008d8:	e380047f 	orr	r0, r0, #2130706432	; 0x7f000000
400008dc:	e3800503 	orr	r0, r0, #12582912	; 0xc00000
400008e0:	e12fff1e 	bx	lr

400008e4 <__aeabi_fdiv>:
__aeabi_fdiv():
400008e4:	e3a0c0ff 	mov	ip, #255	; 0xff
400008e8:	e01c2ba0 	ands	r2, ip, r0, lsr #23
400008ec:	101c3ba1 	andsne	r3, ip, r1, lsr #23
400008f0:	1132000c 	teqne	r2, ip
400008f4:	1133000c 	teqne	r3, ip
400008f8:	0a00003a 	beq	400009e8 <__aeabi_fdiv+0x104>
400008fc:	e0422003 	sub	r2, r2, r3
40000900:	e020c001 	eor	ip, r0, r1
40000904:	e1b01481 	lsls	r1, r1, #9
40000908:	e1a00480 	lsl	r0, r0, #9
4000090c:	0a00001c 	beq	40000984 <__aeabi_fdiv+0xa0>
40000910:	e3a03201 	mov	r3, #268435456	; 0x10000000
40000914:	e1831221 	orr	r1, r3, r1, lsr #4
40000918:	e1833220 	orr	r3, r3, r0, lsr #4
4000091c:	e20c0102 	and	r0, ip, #-2147483648	; 0x80000000
40000920:	e1530001 	cmp	r3, r1
40000924:	31a03083 	lslcc	r3, r3, #1
40000928:	e2a2207d 	adc	r2, r2, #125	; 0x7d
4000092c:	e3a0c502 	mov	ip, #8388608	; 0x800000
40000930:	e1530001 	cmp	r3, r1
40000934:	20433001 	subcs	r3, r3, r1
40000938:	2180000c 	orrcs	r0, r0, ip
4000093c:	e15300a1 	cmp	r3, r1, lsr #1
40000940:	204330a1 	subcs	r3, r3, r1, lsr #1
40000944:	218000ac 	orrcs	r0, r0, ip, lsr #1
40000948:	e1530121 	cmp	r3, r1, lsr #2
4000094c:	20433121 	subcs	r3, r3, r1, lsr #2
40000950:	2180012c 	orrcs	r0, r0, ip, lsr #2
40000954:	e15301a1 	cmp	r3, r1, lsr #3
40000958:	204331a1 	subcs	r3, r3, r1, lsr #3
4000095c:	218001ac 	orrcs	r0, r0, ip, lsr #3
40000960:	e1b03203 	lsls	r3, r3, #4
40000964:	11b0c22c 	lsrsne	ip, ip, #4
40000968:	1afffff0 	bne	40000930 <__aeabi_fdiv+0x4c>
4000096c:	e35200fd 	cmp	r2, #253	; 0xfd
40000970:	8affff9d 	bhi	400007ec <__aeabi_fmul+0xa0>
40000974:	e1530001 	cmp	r3, r1
40000978:	e0a00b82 	adc	r0, r0, r2, lsl #23
4000097c:	03c00001 	biceq	r0, r0, #1
40000980:	e12fff1e 	bx	lr
40000984:	e20cc102 	and	ip, ip, #-2147483648	; 0x80000000
40000988:	e18c04a0 	orr	r0, ip, r0, lsr #9
4000098c:	e292207f 	adds	r2, r2, #127	; 0x7f
40000990:	c27230ff 	rsbsgt	r3, r2, #255	; 0xff
40000994:	c1800b82 	orrgt	r0, r0, r2, lsl #23
40000998:	c12fff1e 	bxgt	lr
4000099c:	e3800502 	orr	r0, r0, #8388608	; 0x800000
400009a0:	e3a03000 	mov	r3, #0
400009a4:	e2522001 	subs	r2, r2, #1
400009a8:	eaffff8f 	b	400007ec <__aeabi_fmul+0xa0>
400009ac:	e3320000 	teq	r2, #0
400009b0:	e200c102 	and	ip, r0, #-2147483648	; 0x80000000
400009b4:	01a00080 	lsleq	r0, r0, #1
400009b8:	03100502 	tsteq	r0, #8388608	; 0x800000
400009bc:	02422001 	subeq	r2, r2, #1
400009c0:	0afffffb 	beq	400009b4 <__aeabi_fdiv+0xd0>
400009c4:	e180000c 	orr	r0, r0, ip
400009c8:	e3330000 	teq	r3, #0
400009cc:	e201c102 	and	ip, r1, #-2147483648	; 0x80000000
400009d0:	01a01081 	lsleq	r1, r1, #1
400009d4:	03110502 	tsteq	r1, #8388608	; 0x800000
400009d8:	02433001 	subeq	r3, r3, #1
400009dc:	0afffffb 	beq	400009d0 <__aeabi_fdiv+0xec>
400009e0:	e181100c 	orr	r1, r1, ip
400009e4:	eaffffc4 	b	400008fc <__aeabi_fdiv+0x18>
400009e8:	e00c3ba1 	and	r3, ip, r1, lsr #23
400009ec:	e132000c 	teq	r2, ip
400009f0:	1a000005 	bne	40000a0c <__aeabi_fdiv+0x128>
400009f4:	e1b02480 	lsls	r2, r0, #9
400009f8:	1affffb6 	bne	400008d8 <__aeabi_fmul+0x18c>
400009fc:	e133000c 	teq	r3, ip
40000a00:	1affffaf 	bne	400008c4 <__aeabi_fmul+0x178>
40000a04:	e1a00001 	mov	r0, r1
40000a08:	eaffffb2 	b	400008d8 <__aeabi_fmul+0x18c>
40000a0c:	e133000c 	teq	r3, ip
40000a10:	1a000003 	bne	40000a24 <__aeabi_fdiv+0x140>
40000a14:	e1b03481 	lsls	r3, r1, #9
40000a18:	0affff97 	beq	4000087c <__aeabi_fmul+0x130>
40000a1c:	e1a00001 	mov	r0, r1
40000a20:	eaffffac 	b	400008d8 <__aeabi_fmul+0x18c>
40000a24:	e3d0c102 	bics	ip, r0, #-2147483648	; 0x80000000
40000a28:	13d1c102 	bicsne	ip, r1, #-2147483648	; 0x80000000
40000a2c:	1affffde 	bne	400009ac <__aeabi_fdiv+0xc8>
40000a30:	e3d02102 	bics	r2, r0, #-2147483648	; 0x80000000
40000a34:	1affffa2 	bne	400008c4 <__aeabi_fmul+0x178>
40000a38:	e3d13102 	bics	r3, r1, #-2147483648	; 0x80000000
40000a3c:	1affff8e 	bne	4000087c <__aeabi_fmul+0x130>
40000a40:	eaffffa4 	b	400008d8 <__aeabi_fmul+0x18c>

40000a44 <__gesf2>:
__gesf2():
40000a44:	e3e0c000 	mvn	ip, #0
40000a48:	ea000002 	b	40000a58 <__cmpsf2+0x4>

40000a4c <__lesf2>:
__ltsf2():
40000a4c:	e3a0c001 	mov	ip, #1
40000a50:	ea000000 	b	40000a58 <__cmpsf2+0x4>

40000a54 <__cmpsf2>:
__cmpsf2():
40000a54:	e3a0c001 	mov	ip, #1
40000a58:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
40000a5c:	e1a02080 	lsl	r2, r0, #1
40000a60:	e1a03081 	lsl	r3, r1, #1
40000a64:	e1f0cc42 	mvns	ip, r2, asr #24
40000a68:	11f0cc43 	mvnsne	ip, r3, asr #24
40000a6c:	0a000007 	beq	40000a90 <__cmpsf2+0x3c>
40000a70:	e28dd004 	add	sp, sp, #4
40000a74:	e192c0a3 	orrs	ip, r2, r3, lsr #1
40000a78:	11300001 	teqne	r0, r1
40000a7c:	50520003 	subspl	r0, r2, r3
40000a80:	81a00fc1 	asrhi	r0, r1, #31
40000a84:	31e00fc1 	mvncc	r0, r1, asr #31
40000a88:	13800001 	orrne	r0, r0, #1
40000a8c:	e12fff1e 	bx	lr
40000a90:	e1f0cc42 	mvns	ip, r2, asr #24
40000a94:	1a000001 	bne	40000aa0 <__cmpsf2+0x4c>
40000a98:	e1b0c480 	lsls	ip, r0, #9
40000a9c:	1a000003 	bne	40000ab0 <__cmpsf2+0x5c>
40000aa0:	e1f0cc43 	mvns	ip, r3, asr #24
40000aa4:	1afffff1 	bne	40000a70 <__cmpsf2+0x1c>
40000aa8:	e1b0c481 	lsls	ip, r1, #9
40000aac:	0affffef 	beq	40000a70 <__cmpsf2+0x1c>
40000ab0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
40000ab4:	e12fff1e 	bx	lr

40000ab8 <__aeabi_cfrcmple>:
__aeabi_cfrcmple():
40000ab8:	e1a0c000 	mov	ip, r0
40000abc:	e1a00001 	mov	r0, r1
40000ac0:	e1a0100c 	mov	r1, ip
40000ac4:	eaffffff 	b	40000ac8 <__aeabi_cfcmpeq>

40000ac8 <__aeabi_cfcmpeq>:
__aeabi_cfcmpeq():
40000ac8:	e92d400f 	push	{r0, r1, r2, r3, lr}
40000acc:	ebffffe0 	bl	40000a54 <__cmpsf2>
40000ad0:	e3500000 	cmp	r0, #0
40000ad4:	43700000 	cmnmi	r0, #0
40000ad8:	e8bd800f 	pop	{r0, r1, r2, r3, pc}

40000adc <__aeabi_fcmpeq>:
__aeabi_fcmpeq():
40000adc:	e52de008 	str	lr, [sp, #-8]!
40000ae0:	ebfffff8 	bl	40000ac8 <__aeabi_cfcmpeq>
40000ae4:	03a00001 	moveq	r0, #1
40000ae8:	13a00000 	movne	r0, #0
40000aec:	e49df008 	ldr	pc, [sp], #8

40000af0 <__aeabi_fcmplt>:
__aeabi_fcmplt():
40000af0:	e52de008 	str	lr, [sp, #-8]!
40000af4:	ebfffff3 	bl	40000ac8 <__aeabi_cfcmpeq>
40000af8:	33a00001 	movcc	r0, #1
40000afc:	23a00000 	movcs	r0, #0
40000b00:	e49df008 	ldr	pc, [sp], #8

40000b04 <__aeabi_fcmple>:
__aeabi_fcmple():
40000b04:	e52de008 	str	lr, [sp, #-8]!
40000b08:	ebffffee 	bl	40000ac8 <__aeabi_cfcmpeq>
40000b0c:	93a00001 	movls	r0, #1
40000b10:	83a00000 	movhi	r0, #0
40000b14:	e49df008 	ldr	pc, [sp], #8

40000b18 <__aeabi_fcmpge>:
__aeabi_fcmpge():
40000b18:	e52de008 	str	lr, [sp, #-8]!
40000b1c:	ebffffe5 	bl	40000ab8 <__aeabi_cfrcmple>
40000b20:	93a00001 	movls	r0, #1
40000b24:	83a00000 	movhi	r0, #0
40000b28:	e49df008 	ldr	pc, [sp], #8

40000b2c <__aeabi_fcmpgt>:
__aeabi_fcmpgt():
40000b2c:	e52de008 	str	lr, [sp, #-8]!
40000b30:	ebffffe0 	bl	40000ab8 <__aeabi_cfrcmple>
40000b34:	33a00001 	movcc	r0, #1
40000b38:	23a00000 	movcs	r0, #0
40000b3c:	e49df008 	ldr	pc, [sp], #8

Disassembly of section .text.mvBinHdrDispatcher:

40000b40 <mvBinHdrDispatcher>:
mvBinHdrDispatcher():
40000b40:	b510      	push	{r4, lr}
40000b42:	4c06      	ldr	r4, [pc, #24]	; (40000b5c <mvBinHdrDispatcher+0x1c>)
40000b44:	e005      	b.n	40000b52 <mvBinHdrDispatcher+0x12>
40000b46:	4780      	blx	r0
40000b48:	b110      	cbz	r0, 40000b50 <mvBinHdrDispatcher+0x10>
40000b4a:	f000 f809 	bl	40000b60 <mvUartInit>
40000b4e:	e7fe      	b.n	40000b4e <mvBinHdrDispatcher+0xe>
40000b50:	3408      	adds	r4, #8
40000b52:	6860      	ldr	r0, [r4, #4]
40000b54:	2800      	cmp	r0, #0
40000b56:	d1f6      	bne.n	40000b46 <mvBinHdrDispatcher+0x6>
40000b58:	bd10      	pop	{r4, pc}
40000b5a:	bf00      	nop
40000b5c:	40012094 	mulmi	r1, r4, r0

Disassembly of section .text.mvUartInit:

40000b60 <mvUartInit>:
mvUartInit():
40000b60:	4770      	bx	lr

Disassembly of section .text.mvUartPutc:

40000b62 <mvUartPutc>:
mvUartPutc():
40000b62:	4770      	bx	lr

Disassembly of section .text.mvRtcConfig:

40000b64 <mvRtcConfig>:
mvRtcConfig():
40000b64:	4b0a      	ldr	r3, [pc, #40]	; (40000b90 <mvRtcConfig+0x2c>)
40000b66:	f240 4201 	movw	r2, #1025	; 0x401
40000b6a:	601a      	str	r2, [r3, #0]
40000b6c:	2348      	movs	r3, #72	; 0x48
40000b6e:	4a09      	ldr	r2, [pc, #36]	; (40000b94 <mvRtcConfig+0x30>)
40000b70:	6013      	str	r3, [r2, #0]
40000b72:	6413      	str	r3, [r2, #64]	; 0x40
40000b74:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40000b78:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
40000b7c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
40000b80:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
40000b84:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
40000b88:	f8c2 31c0 	str.w	r3, [r2, #448]	; 0x1c0
40000b8c:	4770      	bx	lr
40000b8e:	bf00      	nop
40000b90:	d00e4000 	andle	r4, lr, r0
40000b94:	d00e6000 	andle	r6, lr, r0

Disassembly of section .text.mvGeneralInit:

40000b98 <mvGeneralInit>:
mvGeneralInit():
40000b98:	4a2d      	ldr	r2, [pc, #180]	; (40000c50 <mvGeneralInit+0xb8>)
40000b9a:	b570      	push	{r4, r5, r6, lr}
40000b9c:	b0ac      	sub	sp, #176	; 0xb0
40000b9e:	6813      	ldr	r3, [r2, #0]
40000ba0:	4c2c      	ldr	r4, [pc, #176]	; (40000c54 <mvGeneralInit+0xbc>)
40000ba2:	0c1b      	lsrs	r3, r3, #16
40000ba4:	041b      	lsls	r3, r3, #16
40000ba6:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
40000baa:	f043 0311 	orr.w	r3, r3, #17
40000bae:	6013      	str	r3, [r2, #0]
40000bb0:	4b29      	ldr	r3, [pc, #164]	; (40000c58 <mvGeneralInit+0xc0>)
40000bb2:	681a      	ldr	r2, [r3, #0]
40000bb4:	f422 227f 	bic.w	r2, r2, #1044480	; 0xff000
40000bb8:	f442 22cc 	orr.w	r2, r2, #417792	; 0x66000
40000bbc:	601a      	str	r2, [r3, #0]
40000bbe:	f00d fd3d 	bl	4000e63c <mvHwsTwsiInitWrapper>
40000bc2:	4b26      	ldr	r3, [pc, #152]	; (40000c5c <mvGeneralInit+0xc4>)
40000bc4:	4a26      	ldr	r2, [pc, #152]	; (40000c60 <mvGeneralInit+0xc8>)
40000bc6:	4827      	ldr	r0, [pc, #156]	; (40000c64 <mvGeneralInit+0xcc>)
40000bc8:	601a      	str	r2, [r3, #0]
40000bca:	601a      	str	r2, [r3, #0]
40000bcc:	4b26      	ldr	r3, [pc, #152]	; (40000c68 <mvGeneralInit+0xd0>)
40000bce:	6825      	ldr	r5, [r4, #0]
40000bd0:	681e      	ldr	r6, [r3, #0]
40000bd2:	f00d fc07 	bl	4000e3e4 <mvPrintf>
40000bd6:	f3c6 2684 	ubfx	r6, r6, #10, #5
40000bda:	2e0d      	cmp	r6, #13
40000bdc:	d80c      	bhi.n	40000bf8 <mvGeneralInit+0x60>
40000bde:	f425 257f 	bic.w	r5, r5, #1044480	; 0xff000
40000be2:	4822      	ldr	r0, [pc, #136]	; (40000c6c <mvGeneralInit+0xd4>)
40000be4:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
40000be8:	2123      	movs	r1, #35	; 0x23
40000bea:	f445 350c 	orr.w	r5, r5, #143360	; 0x23000
40000bee:	f445 750c 	orr.w	r5, r5, #560	; 0x230
40000bf2:	6025      	str	r5, [r4, #0]
40000bf4:	f00d fbf6 	bl	4000e3e4 <mvPrintf>
40000bf8:	f7ff ffb4 	bl	40000b64 <mvRtcConfig>
40000bfc:	f00d fe9c 	bl	4000e938 <mvSysEnvDeviceRevGet>
40000c00:	b300      	cbz	r0, 40000c44 <mvGeneralInit+0xac>
40000c02:	22b0      	movs	r2, #176	; 0xb0
40000c04:	491a      	ldr	r1, [pc, #104]	; (40000c70 <mvGeneralInit+0xd8>)
40000c06:	4668      	mov	r0, sp
40000c08:	f00d fa7a 	bl	4000e100 <memcpy>
40000c0c:	f00d fe6c 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
40000c10:	2804      	cmp	r0, #4
40000c12:	4604      	mov	r4, r0
40000c14:	d103      	bne.n	40000c1e <mvGeneralInit+0x86>
40000c16:	4817      	ldr	r0, [pc, #92]	; (40000c74 <mvGeneralInit+0xdc>)
40000c18:	4917      	ldr	r1, [pc, #92]	; (40000c78 <mvGeneralInit+0xe0>)
40000c1a:	f00d fbe3 	bl	4000e3e4 <mvPrintf>
40000c1e:	ab2c      	add	r3, sp, #176	; 0xb0
40000c20:	eb03 1404 	add.w	r4, r3, r4, lsl #4
40000c24:	4b15      	ldr	r3, [pc, #84]	; (40000c7c <mvGeneralInit+0xe4>)
40000c26:	f854 2ca8 	ldr.w	r2, [r4, #-168]
40000c2a:	601a      	str	r2, [r3, #0]
40000c2c:	f854 2ca4 	ldr.w	r2, [r4, #-164]
40000c30:	605a      	str	r2, [r3, #4]
40000c32:	f853 2c4c 	ldr.w	r2, [r3, #-76]
40000c36:	f854 1cac 	ldr.w	r1, [r4, #-172]
40000c3a:	b292      	uxth	r2, r2
40000c3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
40000c40:	f843 2c4c 	str.w	r2, [r3, #-76]
40000c44:	f00d fe20 	bl	4000e888 <mvSysEnvUsbVbusReset>
40000c48:	2000      	movs	r0, #0
40000c4a:	b02c      	add	sp, #176	; 0xb0
40000c4c:	bd70      	pop	{r4, r5, r6, pc}
40000c4e:	bf00      	nop
40000c50:	d0018000 	andle	r8, r1, r0
40000c54:	d00e4130 	andle	r4, lr, r0, lsr r1
40000c58:	d0018008 	andle	r8, r1, r8
40000c5c:	d00e4124 	andle	r4, lr, r4, lsr #2
40000c60:	08008073 	stmdaeq	r0, {r0, r1, r4, r5, r6, pc}
40000c64:	4000ea48 	andmi	lr, r0, r8, asr #20
40000c68:	d0018600 	andle	r8, r1, r0, lsl #12
40000c6c:	4000ea87 	andmi	lr, r0, r7, lsl #21
40000c70:	400118ec 	andmi	r1, r1, ip, ror #17
40000c74:	4000eaae 	andmi	lr, r0, lr, lsr #21
40000c78:	40011a24 	andmi	r1, r1, r4, lsr #20
40000c7c:	d0018284 	andle	r8, r1, r4, lsl #5

Disassembly of section .text.mvSerdesPexUsb3PipeDelayWA.part.0:

40000c80 <mvSerdesPexUsb3PipeDelayWA.part.0>:
mvSerdesPexUsb3PipeDelayWA.part.0():
40000c80:	4a09      	ldr	r2, [pc, #36]	; (40000ca8 <mvSerdesPexUsb3PipeDelayWA.part.0+0x28>)
40000c82:	2900      	cmp	r1, #0
40000c84:	6813      	ldr	r3, [r2, #0]
40000c86:	d105      	bne.n	40000c94 <mvSerdesPexUsb3PipeDelayWA.part.0+0x14>
40000c88:	2101      	movs	r1, #1
40000c8a:	3004      	adds	r0, #4
40000c8c:	fa01 f000 	lsl.w	r0, r1, r0
40000c90:	4303      	orrs	r3, r0
40000c92:	e006      	b.n	40000ca2 <mvSerdesPexUsb3PipeDelayWA.part.0+0x22>
40000c94:	2901      	cmp	r1, #1
40000c96:	d104      	bne.n	40000ca2 <mvSerdesPexUsb3PipeDelayWA.part.0+0x22>
40000c98:	3004      	adds	r0, #4
40000c9a:	fa01 f100 	lsl.w	r1, r1, r0
40000c9e:	ea23 0301 	bic.w	r3, r3, r1
40000ca2:	6013      	str	r3, [r2, #0]
40000ca4:	4770      	bx	lr
40000ca6:	bf00      	nop
40000ca8:	d00182e0 	andle	r8, r1, r0, ror #5

Disassembly of section .text.mvHwsCtrlSerdesRevGet:

40000cac <mvHwsCtrlSerdesRevGet>:
mvHwsCtrlSerdesRevGet():
40000cac:	b508      	push	{r3, lr}
40000cae:	f00d fe43 	bl	4000e938 <mvSysEnvDeviceRevGet>
40000cb2:	3000      	adds	r0, #0
40000cb4:	bf18      	it	ne
40000cb6:	2001      	movne	r0, #1
40000cb8:	bd08      	pop	{r3, pc}

Disassembly of section .text.mvHwsSerdesTopologyVerify:

40000cbc <mvHwsSerdesTopologyVerify>:
mvHwsSerdesTopologyVerify():
40000cbc:	2814      	cmp	r0, #20
40000cbe:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
40000cc2:	4604      	mov	r4, r0
40000cc4:	460d      	mov	r5, r1
40000cc6:	4690      	mov	r8, r2
40000cc8:	d908      	bls.n	40000cdc <mvHwsSerdesTopologyVerify+0x20>
40000cca:	4b32      	ldr	r3, [pc, #200]	; (40000d94 <mvHwsSerdesTopologyVerify+0xd8>)
40000ccc:	4832      	ldr	r0, [pc, #200]	; (40000d98 <mvHwsSerdesTopologyVerify+0xdc>)
40000cce:	4933      	ldr	r1, [pc, #204]	; (40000d9c <mvHwsSerdesTopologyVerify+0xe0>)
40000cd0:	f853 2024 	ldr.w	r2, [r3, r4, lsl #2]
40000cd4:	462b      	mov	r3, r5
40000cd6:	f00d fb85 	bl	4000e3e4 <mvPrintf>
40000cda:	e057      	b.n	40000d8c <mvHwsSerdesTopologyVerify+0xd0>
40000cdc:	4b30      	ldr	r3, [pc, #192]	; (40000da0 <mvHwsSerdesTopologyVerify+0xe4>)
40000cde:	f813 7010 	ldrb.w	r7, [r3, r0, lsl #1]
40000ce2:	eb03 0340 	add.w	r3, r3, r0, lsl #1
40000ce6:	f893 9001 	ldrb.w	r9, [r3, #1]
40000cea:	4638      	mov	r0, r7
40000cec:	f00d fdb0 	bl	4000e850 <mvSysEnvUnitMaxNumGet>
40000cf0:	4b2c      	ldr	r3, [pc, #176]	; (40000da4 <mvHwsSerdesTopologyVerify+0xe8>)
40000cf2:	00ba      	lsls	r2, r7, #2
40000cf4:	eb02 0109 	add.w	r1, r2, r9
40000cf8:	5c5e      	ldrb	r6, [r3, r1]
40000cfa:	b33e      	cbz	r6, 40000d4c <mvHwsSerdesTopologyVerify+0x90>
40000cfc:	b93c      	cbnz	r4, 40000d0e <mvHwsSerdesTopologyVerify+0x52>
40000cfe:	f1b8 0f03 	cmp.w	r8, #3
40000d02:	d004      	beq.n	40000d0e <mvHwsSerdesTopologyVerify+0x52>
40000d04:	f1b8 0f01 	cmp.w	r8, #1
40000d08:	d001      	beq.n	40000d0e <mvHwsSerdesTopologyVerify+0x52>
40000d0a:	2601      	movs	r6, #1
40000d0c:	545e      	strb	r6, [r3, r1]
40000d0e:	4491      	add	r9, r2
40000d10:	f813 2009 	ldrb.w	r2, [r3, r9]
40000d14:	3a01      	subs	r2, #1
40000d16:	b2d2      	uxtb	r2, r2
40000d18:	f803 2009 	strb.w	r2, [r3, r9]
40000d1c:	bb02      	cbnz	r2, 40000d60 <mvHwsSerdesTopologyVerify+0xa4>
40000d1e:	2c03      	cmp	r4, #3
40000d20:	4b21      	ldr	r3, [pc, #132]	; (40000da8 <mvHwsSerdesTopologyVerify+0xec>)
40000d22:	d809      	bhi.n	40000d38 <mvHwsSerdesTopologyVerify+0x7c>
40000d24:	f1b8 0f03 	cmp.w	r8, #3
40000d28:	d002      	beq.n	40000d30 <mvHwsSerdesTopologyVerify+0x74>
40000d2a:	f1b8 0f01 	cmp.w	r8, #1
40000d2e:	d103      	bne.n	40000d38 <mvHwsSerdesTopologyVerify+0x7c>
40000d30:	781a      	ldrb	r2, [r3, #0]
40000d32:	3202      	adds	r2, #2
40000d34:	701a      	strb	r2, [r3, #0]
40000d36:	e002      	b.n	40000d3e <mvHwsSerdesTopologyVerify+0x82>
40000d38:	5dda      	ldrb	r2, [r3, r7]
40000d3a:	3201      	adds	r2, #1
40000d3c:	55da      	strb	r2, [r3, r7]
40000d3e:	5ddb      	ldrb	r3, [r3, r7]
40000d40:	b2c6      	uxtb	r6, r0
40000d42:	42b3      	cmp	r3, r6
40000d44:	d80f      	bhi.n	40000d66 <mvHwsSerdesTopologyVerify+0xaa>
40000d46:	2000      	movs	r0, #0
40000d48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40000d4c:	4817      	ldr	r0, [pc, #92]	; (40000dac <mvHwsSerdesTopologyVerify+0xf0>)
40000d4e:	462a      	mov	r2, r5
40000d50:	4912      	ldr	r1, [pc, #72]	; (40000d9c <mvHwsSerdesTopologyVerify+0xe0>)
40000d52:	f00d fb47 	bl	4000e3e4 <mvPrintf>
40000d56:	4b0f      	ldr	r3, [pc, #60]	; (40000d94 <mvHwsSerdesTopologyVerify+0xd8>)
40000d58:	4815      	ldr	r0, [pc, #84]	; (40000db0 <mvHwsSerdesTopologyVerify+0xf4>)
40000d5a:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40000d5e:	e013      	b.n	40000d88 <mvHwsSerdesTopologyVerify+0xcc>
40000d60:	2000      	movs	r0, #0
40000d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40000d66:	462a      	mov	r2, r5
40000d68:	4812      	ldr	r0, [pc, #72]	; (40000db4 <mvHwsSerdesTopologyVerify+0xf8>)
40000d6a:	490c      	ldr	r1, [pc, #48]	; (40000d9c <mvHwsSerdesTopologyVerify+0xe0>)
40000d6c:	f00d fb3a 	bl	4000e3e4 <mvPrintf>
40000d70:	4b08      	ldr	r3, [pc, #32]	; (40000d94 <mvHwsSerdesTopologyVerify+0xd8>)
40000d72:	4811      	ldr	r0, [pc, #68]	; (40000db8 <mvHwsSerdesTopologyVerify+0xfc>)
40000d74:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40000d78:	f00d fb34 	bl	4000e3e4 <mvPrintf>
40000d7c:	480f      	ldr	r0, [pc, #60]	; (40000dbc <mvHwsSerdesTopologyVerify+0x100>)
40000d7e:	4907      	ldr	r1, [pc, #28]	; (40000d9c <mvHwsSerdesTopologyVerify+0xe0>)
40000d80:	f00d fb30 	bl	4000e3e4 <mvPrintf>
40000d84:	480e      	ldr	r0, [pc, #56]	; (40000dc0 <mvHwsSerdesTopologyVerify+0x104>)
40000d86:	4631      	mov	r1, r6
40000d88:	f00d fb2c 	bl	4000e3e4 <mvPrintf>
40000d8c:	2001      	movs	r0, #1
40000d8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
40000d92:	bf00      	nop
40000d94:	40011b20 	andmi	r1, r1, r0, lsr #22
40000d98:	4000eadf 	ldrdmi	lr, [r0], -pc	; <UNPREDICTABLE>
40000d9c:	40011b03 	andmi	r1, r1, r3, lsl #22
40000da0:	40011a90 	mulmi	r1, r0, sl
40000da4:	40012b70 	andmi	r2, r1, r0, ror fp
40000da8:	4002094a 	andmi	r0, r2, sl, asr #18
40000dac:	4000eb0d 	andmi	lr, r0, sp, lsl #22
40000db0:	4000eb36 	andmi	lr, r0, r6, lsr fp
40000db4:	4000eb57 	andmi	lr, r0, r7, asr fp
40000db8:	4000eb77 	andmi	lr, r0, r7, ror fp
40000dbc:	4000eb88 	andmi	lr, r0, r8, lsl #23
40000dc0:	4000eba9 	andmi	lr, r0, r9, lsr #23

Disassembly of section .text.mvHwsSerdesXAUITopologyVerify:

40000dc4 <mvHwsSerdesXAUITopologyVerify>:
mvHwsSerdesXAUITopologyVerify():
40000dc4:	b510      	push	{r4, lr}
40000dc6:	4c0e      	ldr	r4, [pc, #56]	; (40000e00 <mvHwsSerdesXAUITopologyVerify+0x3c>)
40000dc8:	7e22      	ldrb	r2, [r4, #24]
40000dca:	b14a      	cbz	r2, 40000de0 <mvHwsSerdesXAUITopologyVerify+0x1c>
40000dcc:	2a04      	cmp	r2, #4
40000dce:	d007      	beq.n	40000de0 <mvHwsSerdesXAUITopologyVerify+0x1c>
40000dd0:	480c      	ldr	r0, [pc, #48]	; (40000e04 <mvHwsSerdesXAUITopologyVerify+0x40>)
40000dd2:	490d      	ldr	r1, [pc, #52]	; (40000e08 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000dd4:	f00d fb06 	bl	4000e3e4 <mvPrintf>
40000dd8:	480c      	ldr	r0, [pc, #48]	; (40000e0c <mvHwsSerdesXAUITopologyVerify+0x48>)
40000dda:	490b      	ldr	r1, [pc, #44]	; (40000e08 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000ddc:	f00d fb02 	bl	4000e3e4 <mvPrintf>
40000de0:	7f22      	ldrb	r2, [r4, #28]
40000de2:	b15a      	cbz	r2, 40000dfc <mvHwsSerdesXAUITopologyVerify+0x38>
40000de4:	2a02      	cmp	r2, #2
40000de6:	d009      	beq.n	40000dfc <mvHwsSerdesXAUITopologyVerify+0x38>
40000de8:	4809      	ldr	r0, [pc, #36]	; (40000e10 <mvHwsSerdesXAUITopologyVerify+0x4c>)
40000dea:	4907      	ldr	r1, [pc, #28]	; (40000e08 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000dec:	f00d fafa 	bl	4000e3e4 <mvPrintf>
40000df0:	4808      	ldr	r0, [pc, #32]	; (40000e14 <mvHwsSerdesXAUITopologyVerify+0x50>)
40000df2:	4905      	ldr	r1, [pc, #20]	; (40000e08 <mvHwsSerdesXAUITopologyVerify+0x44>)
40000df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
40000df8:	f00d baf4 	b.w	4000e3e4 <mvPrintf>
40000dfc:	bd10      	pop	{r4, pc}
40000dfe:	bf00      	nop
40000e00:	40012b70 	andmi	r2, r1, r0, ror fp
40000e04:	4000ebd0 	ldrdmi	lr, [r0], -r0
40000e08:	40011a35 	andmi	r1, r1, r5, lsr sl
40000e0c:	4000ec08 	andmi	lr, r0, r8, lsl #24
40000e10:	4000ec2f 	andmi	lr, r0, pc, lsr #24
40000e14:	4000ec68 	andmi	lr, r0, r8, ror #24

Disassembly of section .text.mvHwsSerdesPCIX4TopologyVerify:

40000e18 <mvHwsSerdesPCIX4TopologyVerify>:
mvHwsSerdesPCIX4TopologyVerify():
40000e18:	b508      	push	{r3, lr}
40000e1a:	4b07      	ldr	r3, [pc, #28]	; (40000e38 <mvHwsSerdesPCIX4TopologyVerify+0x20>)
40000e1c:	781a      	ldrb	r2, [r3, #0]
40000e1e:	b14a      	cbz	r2, 40000e34 <mvHwsSerdesPCIX4TopologyVerify+0x1c>
40000e20:	4806      	ldr	r0, [pc, #24]	; (40000e3c <mvHwsSerdesPCIX4TopologyVerify+0x24>)
40000e22:	4907      	ldr	r1, [pc, #28]	; (40000e40 <mvHwsSerdesPCIX4TopologyVerify+0x28>)
40000e24:	f00d fade 	bl	4000e3e4 <mvPrintf>
40000e28:	4806      	ldr	r0, [pc, #24]	; (40000e44 <mvHwsSerdesPCIX4TopologyVerify+0x2c>)
40000e2a:	4905      	ldr	r1, [pc, #20]	; (40000e40 <mvHwsSerdesPCIX4TopologyVerify+0x28>)
40000e2c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
40000e30:	f00d bad8 	b.w	4000e3e4 <mvPrintf>
40000e34:	bd08      	pop	{r3, pc}
40000e36:	bf00      	nop
40000e38:	40012b70 	andmi	r2, r1, r0, ror fp
40000e3c:	4000ec90 	mulmi	r0, r0, ip
40000e40:	40011a71 	andmi	r1, r1, r1, ror sl
40000e44:	4000ecc8 	andmi	lr, r0, r8, asr #25

Disassembly of section .text.mvHwsSerdesSeqDbInit:

40000e48 <mvHwsSerdesSeqDbInit>:
mvHwsSerdesSeqDbInit():
40000e48:	b570      	push	{r4, r5, r6, lr}
40000e4a:	f7ff ff2f 	bl	40000cac <mvHwsCtrlSerdesRevGet>
40000e4e:	28ff      	cmp	r0, #255	; 0xff
40000e50:	d104      	bne.n	40000e5c <mvHwsSerdesSeqDbInit+0x14>
40000e52:	48bb      	ldr	r0, [pc, #748]	; (40001140 <mvHwsSerdesSeqDbInit+0x2f8>)
40000e54:	f00d fac6 	bl	4000e3e4 <mvPrintf>
40000e58:	2210      	movs	r2, #16
40000e5a:	e16e      	b.n	4000113a <mvHwsSerdesSeqDbInit+0x2f2>
40000e5c:	4bb9      	ldr	r3, [pc, #740]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000e5e:	2106      	movs	r1, #6
40000e60:	4cb9      	ldr	r4, [pc, #740]	; (40001148 <mvHwsSerdesSeqDbInit+0x300>)
40000e62:	4aba      	ldr	r2, [pc, #744]	; (4000114c <mvHwsSerdesSeqDbInit+0x304>)
40000e64:	7119      	strb	r1, [r3, #4]
40000e66:	609c      	str	r4, [r3, #8]
40000e68:	7319      	strb	r1, [r3, #12]
40000e6a:	4cb9      	ldr	r4, [pc, #740]	; (40001150 <mvHwsSerdesSeqDbInit+0x308>)
40000e6c:	49b9      	ldr	r1, [pc, #740]	; (40001154 <mvHwsSerdesSeqDbInit+0x30c>)
40000e6e:	601a      	str	r2, [r3, #0]
40000e70:	2200      	movs	r2, #0
40000e72:	619c      	str	r4, [r3, #24]
40000e74:	6119      	str	r1, [r3, #16]
40000e76:	2104      	movs	r1, #4
40000e78:	715a      	strb	r2, [r3, #5]
40000e7a:	735a      	strb	r2, [r3, #13]
40000e7c:	7519      	strb	r1, [r3, #20]
40000e7e:	755a      	strb	r2, [r3, #21]
40000e80:	7719      	strb	r1, [r3, #28]
40000e82:	775a      	strb	r2, [r3, #29]
40000e84:	621c      	str	r4, [r3, #32]
40000e86:	f883 1024 	strb.w	r1, [r3, #36]	; 0x24
40000e8a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
40000e8e:	629c      	str	r4, [r3, #40]	; 0x28
40000e90:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
40000e94:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
40000e98:	b918      	cbnz	r0, 40000ea2 <mvHwsSerdesSeqDbInit+0x5a>
40000e9a:	4aaf      	ldr	r2, [pc, #700]	; (40001158 <mvHwsSerdesSeqDbInit+0x310>)
40000e9c:	631a      	str	r2, [r3, #48]	; 0x30
40000e9e:	220b      	movs	r2, #11
40000ea0:	e002      	b.n	40000ea8 <mvHwsSerdesSeqDbInit+0x60>
40000ea2:	4aae      	ldr	r2, [pc, #696]	; (4000115c <mvHwsSerdesSeqDbInit+0x314>)
40000ea4:	631a      	str	r2, [r3, #48]	; 0x30
40000ea6:	2211      	movs	r2, #17
40000ea8:	4dad      	ldr	r5, [pc, #692]	; (40001160 <mvHwsSerdesSeqDbInit+0x318>)
40000eaa:	2100      	movs	r1, #0
40000eac:	4cad      	ldr	r4, [pc, #692]	; (40001164 <mvHwsSerdesSeqDbInit+0x31c>)
40000eae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
40000eb2:	641d      	str	r5, [r3, #64]	; 0x40
40000eb4:	4dac      	ldr	r5, [pc, #688]	; (40001168 <mvHwsSerdesSeqDbInit+0x320>)
40000eb6:	639c      	str	r4, [r3, #56]	; 0x38
40000eb8:	2404      	movs	r4, #4
40000eba:	4aa2      	ldr	r2, [pc, #648]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000ebc:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
40000ec0:	f883 403c 	strb.w	r4, [r3, #60]	; 0x3c
40000ec4:	f883 103d 	strb.w	r1, [r3, #61]	; 0x3d
40000ec8:	f883 4044 	strb.w	r4, [r3, #68]	; 0x44
40000ecc:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
40000ed0:	649d      	str	r5, [r3, #72]	; 0x48
40000ed2:	f883 404c 	strb.w	r4, [r3, #76]	; 0x4c
40000ed6:	f883 104d 	strb.w	r1, [r3, #77]	; 0x4d
40000eda:	b918      	cbnz	r0, 40000ee4 <mvHwsSerdesSeqDbInit+0x9c>
40000edc:	4ba3      	ldr	r3, [pc, #652]	; (4000116c <mvHwsSerdesSeqDbInit+0x324>)
40000ede:	6513      	str	r3, [r2, #80]	; 0x50
40000ee0:	2302      	movs	r3, #2
40000ee2:	e002      	b.n	40000eea <mvHwsSerdesSeqDbInit+0xa2>
40000ee4:	4ba2      	ldr	r3, [pc, #648]	; (40001170 <mvHwsSerdesSeqDbInit+0x328>)
40000ee6:	6513      	str	r3, [r2, #80]	; 0x50
40000ee8:	2309      	movs	r3, #9
40000eea:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
40000eee:	2200      	movs	r2, #0
40000ef0:	4b94      	ldr	r3, [pc, #592]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000ef2:	2401      	movs	r4, #1
40000ef4:	4996      	ldr	r1, [pc, #600]	; (40001150 <mvHwsSerdesSeqDbInit+0x308>)
40000ef6:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
40000efa:	4a96      	ldr	r2, [pc, #600]	; (40001154 <mvHwsSerdesSeqDbInit+0x30c>)
40000efc:	f883 405d 	strb.w	r4, [r3, #93]	; 0x5d
40000f00:	6619      	str	r1, [r3, #96]	; 0x60
40000f02:	659a      	str	r2, [r3, #88]	; 0x58
40000f04:	2204      	movs	r2, #4
40000f06:	f883 4065 	strb.w	r4, [r3, #101]	; 0x65
40000f0a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
40000f0e:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
40000f12:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
40000f16:	2202      	movs	r2, #2
40000f18:	6699      	str	r1, [r3, #104]	; 0x68
40000f1a:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
40000f1e:	b918      	cbnz	r0, 40000f28 <mvHwsSerdesSeqDbInit+0xe0>
40000f20:	4a94      	ldr	r2, [pc, #592]	; (40001174 <mvHwsSerdesSeqDbInit+0x32c>)
40000f22:	671a      	str	r2, [r3, #112]	; 0x70
40000f24:	2203      	movs	r2, #3
40000f26:	e002      	b.n	40000f2e <mvHwsSerdesSeqDbInit+0xe6>
40000f28:	4a93      	ldr	r2, [pc, #588]	; (40001178 <mvHwsSerdesSeqDbInit+0x330>)
40000f2a:	671a      	str	r2, [r3, #112]	; 0x70
40000f2c:	2205      	movs	r2, #5
40000f2e:	4c8d      	ldr	r4, [pc, #564]	; (40001164 <mvHwsSerdesSeqDbInit+0x31c>)
40000f30:	2101      	movs	r1, #1
40000f32:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
40000f36:	f883 1075 	strb.w	r1, [r3, #117]	; 0x75
40000f3a:	679c      	str	r4, [r3, #120]	; 0x78
40000f3c:	2404      	movs	r4, #4
40000f3e:	4a81      	ldr	r2, [pc, #516]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000f40:	f883 407c 	strb.w	r4, [r3, #124]	; 0x7c
40000f44:	f883 107d 	strb.w	r1, [r3, #125]	; 0x7d
40000f48:	b920      	cbnz	r0, 40000f54 <mvHwsSerdesSeqDbInit+0x10c>
40000f4a:	4b88      	ldr	r3, [pc, #544]	; (4000116c <mvHwsSerdesSeqDbInit+0x324>)
40000f4c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40000f50:	2302      	movs	r3, #2
40000f52:	e003      	b.n	40000f5c <mvHwsSerdesSeqDbInit+0x114>
40000f54:	4b86      	ldr	r3, [pc, #536]	; (40001170 <mvHwsSerdesSeqDbInit+0x328>)
40000f56:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
40000f5a:	2309      	movs	r3, #9
40000f5c:	f882 3084 	strb.w	r3, [r2, #132]	; 0x84
40000f60:	2201      	movs	r2, #1
40000f62:	4b78      	ldr	r3, [pc, #480]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000f64:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
40000f68:	b920      	cbnz	r0, 40000f74 <mvHwsSerdesSeqDbInit+0x12c>
40000f6a:	4a84      	ldr	r2, [pc, #528]	; (4000117c <mvHwsSerdesSeqDbInit+0x334>)
40000f6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
40000f70:	2206      	movs	r2, #6
40000f72:	e003      	b.n	40000f7c <mvHwsSerdesSeqDbInit+0x134>
40000f74:	4a82      	ldr	r2, [pc, #520]	; (40001180 <mvHwsSerdesSeqDbInit+0x338>)
40000f76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
40000f7a:	2207      	movs	r2, #7
40000f7c:	4c81      	ldr	r4, [pc, #516]	; (40001184 <mvHwsSerdesSeqDbInit+0x33c>)
40000f7e:	2101      	movs	r1, #1
40000f80:	2500      	movs	r5, #0
40000f82:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
40000f86:	f883 508d 	strb.w	r5, [r3, #141]	; 0x8d
40000f8a:	4a6e      	ldr	r2, [pc, #440]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000f8c:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
40000f90:	f883 1094 	strb.w	r1, [r3, #148]	; 0x94
40000f94:	f883 5095 	strb.w	r5, [r3, #149]	; 0x95
40000f98:	f8c3 4098 	str.w	r4, [r3, #152]	; 0x98
40000f9c:	f883 109c 	strb.w	r1, [r3, #156]	; 0x9c
40000fa0:	f883 109d 	strb.w	r1, [r3, #157]	; 0x9d
40000fa4:	b920      	cbnz	r0, 40000fb0 <mvHwsSerdesSeqDbInit+0x168>
40000fa6:	4b78      	ldr	r3, [pc, #480]	; (40001188 <mvHwsSerdesSeqDbInit+0x340>)
40000fa8:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
40000fac:	2307      	movs	r3, #7
40000fae:	e003      	b.n	40000fb8 <mvHwsSerdesSeqDbInit+0x170>
40000fb0:	4b76      	ldr	r3, [pc, #472]	; (4000118c <mvHwsSerdesSeqDbInit+0x344>)
40000fb2:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
40000fb6:	230b      	movs	r3, #11
40000fb8:	f882 30a4 	strb.w	r3, [r2, #164]	; 0xa4
40000fbc:	2200      	movs	r2, #0
40000fbe:	4b61      	ldr	r3, [pc, #388]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
40000fc0:	4973      	ldr	r1, [pc, #460]	; (40001190 <mvHwsSerdesSeqDbInit+0x348>)
40000fc2:	4c74      	ldr	r4, [pc, #464]	; (40001194 <mvHwsSerdesSeqDbInit+0x34c>)
40000fc4:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
40000fc8:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
40000fcc:	2102      	movs	r1, #2
40000fce:	f883 10ac 	strb.w	r1, [r3, #172]	; 0xac
40000fd2:	4971      	ldr	r1, [pc, #452]	; (40001198 <mvHwsSerdesSeqDbInit+0x350>)
40000fd4:	f8c3 40d8 	str.w	r4, [r3, #216]	; 0xd8
40000fd8:	4c70      	ldr	r4, [pc, #448]	; (4000119c <mvHwsSerdesSeqDbInit+0x354>)
40000fda:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
40000fde:	2101      	movs	r1, #1
40000fe0:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
40000fe4:	496e      	ldr	r1, [pc, #440]	; (400011a0 <mvHwsSerdesSeqDbInit+0x358>)
40000fe6:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
40000fea:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
40000fee:	f8c3 10b8 	str.w	r1, [r3, #184]	; 0xb8
40000ff2:	2105      	movs	r1, #5
40000ff4:	f883 10bc 	strb.w	r1, [r3, #188]	; 0xbc
40000ff8:	496a      	ldr	r1, [pc, #424]	; (400011a4 <mvHwsSerdesSeqDbInit+0x35c>)
40000ffa:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
40000ffe:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
40001002:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
40001006:	2104      	movs	r1, #4
40001008:	f883 10c4 	strb.w	r1, [r3, #196]	; 0xc4
4000100c:	4966      	ldr	r1, [pc, #408]	; (400011a8 <mvHwsSerdesSeqDbInit+0x360>)
4000100e:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
40001012:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
40001016:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
4000101a:	2103      	movs	r1, #3
4000101c:	f8c3 40d0 	str.w	r4, [r3, #208]	; 0xd0
40001020:	f883 10cc 	strb.w	r1, [r3, #204]	; 0xcc
40001024:	f883 10dc 	strb.w	r1, [r3, #220]	; 0xdc
40001028:	f883 10d4 	strb.w	r1, [r3, #212]	; 0xd4
4000102c:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
40001030:	b920      	cbnz	r0, 4000103c <mvHwsSerdesSeqDbInit+0x1f4>
40001032:	4a52      	ldr	r2, [pc, #328]	; (4000117c <mvHwsSerdesSeqDbInit+0x334>)
40001034:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
40001038:	2206      	movs	r2, #6
4000103a:	e003      	b.n	40001044 <mvHwsSerdesSeqDbInit+0x1fc>
4000103c:	4a50      	ldr	r2, [pc, #320]	; (40001180 <mvHwsSerdesSeqDbInit+0x338>)
4000103e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
40001042:	2207      	movs	r2, #7
40001044:	4c4f      	ldr	r4, [pc, #316]	; (40001184 <mvHwsSerdesSeqDbInit+0x33c>)
40001046:	2101      	movs	r1, #1
40001048:	f883 20e4 	strb.w	r2, [r3, #228]	; 0xe4
4000104c:	2502      	movs	r5, #2
4000104e:	f883 10e5 	strb.w	r1, [r3, #229]	; 0xe5
40001052:	f883 10ec 	strb.w	r1, [r3, #236]	; 0xec
40001056:	f883 10f4 	strb.w	r1, [r3, #244]	; 0xf4
4000105a:	2103      	movs	r1, #3
4000105c:	4a39      	ldr	r2, [pc, #228]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
4000105e:	f8c3 40e8 	str.w	r4, [r3, #232]	; 0xe8
40001062:	f883 50ed 	strb.w	r5, [r3, #237]	; 0xed
40001066:	f8c3 40f0 	str.w	r4, [r3, #240]	; 0xf0
4000106a:	f883 10f5 	strb.w	r1, [r3, #245]	; 0xf5
4000106e:	b920      	cbnz	r0, 4000107a <mvHwsSerdesSeqDbInit+0x232>
40001070:	4b4e      	ldr	r3, [pc, #312]	; (400011ac <mvHwsSerdesSeqDbInit+0x364>)
40001072:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
40001076:	2308      	movs	r3, #8
40001078:	e003      	b.n	40001082 <mvHwsSerdesSeqDbInit+0x23a>
4000107a:	4b4d      	ldr	r3, [pc, #308]	; (400011b0 <mvHwsSerdesSeqDbInit+0x368>)
4000107c:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8
40001080:	2310      	movs	r3, #16
40001082:	f882 30fc 	strb.w	r3, [r2, #252]	; 0xfc
40001086:	2502      	movs	r5, #2
40001088:	4b2e      	ldr	r3, [pc, #184]	; (40001144 <mvHwsSerdesSeqDbInit+0x2fc>)
4000108a:	2200      	movs	r2, #0
4000108c:	4c42      	ldr	r4, [pc, #264]	; (40001198 <mvHwsSerdesSeqDbInit+0x350>)
4000108e:	4940      	ldr	r1, [pc, #256]	; (40001190 <mvHwsSerdesSeqDbInit+0x348>)
40001090:	4e48      	ldr	r6, [pc, #288]	; (400011b4 <mvHwsSerdesSeqDbInit+0x36c>)
40001092:	f8c3 4108 	str.w	r4, [r3, #264]	; 0x108
40001096:	4c42      	ldr	r4, [pc, #264]	; (400011a0 <mvHwsSerdesSeqDbInit+0x358>)
40001098:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
4000109c:	2101      	movs	r1, #1
4000109e:	f8c3 6120 	str.w	r6, [r3, #288]	; 0x120
400010a2:	261a      	movs	r6, #26
400010a4:	f883 1105 	strb.w	r1, [r3, #261]	; 0x105
400010a8:	f883 110c 	strb.w	r1, [r3, #268]	; 0x10c
400010ac:	f883 110d 	strb.w	r1, [r3, #269]	; 0x10d
400010b0:	f883 1115 	strb.w	r1, [r3, #277]	; 0x115
400010b4:	f883 6124 	strb.w	r6, [r3, #292]	; 0x124
400010b8:	f883 111c 	strb.w	r1, [r3, #284]	; 0x11c
400010bc:	4e3e      	ldr	r6, [pc, #248]	; (400011b8 <mvHwsSerdesSeqDbInit+0x370>)
400010be:	493f      	ldr	r1, [pc, #252]	; (400011bc <mvHwsSerdesSeqDbInit+0x374>)
400010c0:	f8c3 4110 	str.w	r4, [r3, #272]	; 0x110
400010c4:	2405      	movs	r4, #5
400010c6:	2801      	cmp	r0, #1
400010c8:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
400010cc:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
400010d0:	f883 4114 	strb.w	r4, [r3, #276]	; 0x114
400010d4:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
400010d8:	f8c3 6118 	str.w	r6, [r3, #280]	; 0x118
400010dc:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
400010e0:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
400010e4:	f883 512c 	strb.w	r5, [r3, #300]	; 0x12c
400010e8:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
400010ec:	d125      	bne.n	4000113a <mvHwsSerdesSeqDbInit+0x2f2>
400010ee:	4934      	ldr	r1, [pc, #208]	; (400011c0 <mvHwsSerdesSeqDbInit+0x378>)
400010f0:	f883 4154 	strb.w	r4, [r3, #340]	; 0x154
400010f4:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
400010f8:	f8c3 1150 	str.w	r1, [r3, #336]	; 0x150
400010fc:	4931      	ldr	r1, [pc, #196]	; (400011c4 <mvHwsSerdesSeqDbInit+0x37c>)
400010fe:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
40001102:	f883 0164 	strb.w	r0, [r3, #356]	; 0x164
40001106:	f8c3 1158 	str.w	r1, [r3, #344]	; 0x158
4000110a:	2103      	movs	r1, #3
4000110c:	f883 115c 	strb.w	r1, [r3, #348]	; 0x15c
40001110:	492d      	ldr	r1, [pc, #180]	; (400011c8 <mvHwsSerdesSeqDbInit+0x380>)
40001112:	f883 2165 	strb.w	r2, [r3, #357]	; 0x165
40001116:	f883 216d 	strb.w	r2, [r3, #365]	; 0x16d
4000111a:	f8c3 1160 	str.w	r1, [r3, #352]	; 0x160
4000111e:	492b      	ldr	r1, [pc, #172]	; (400011cc <mvHwsSerdesSeqDbInit+0x384>)
40001120:	f883 2175 	strb.w	r2, [r3, #373]	; 0x175
40001124:	f8c3 1168 	str.w	r1, [r3, #360]	; 0x168
40001128:	2106      	movs	r1, #6
4000112a:	f883 116c 	strb.w	r1, [r3, #364]	; 0x16c
4000112e:	4928      	ldr	r1, [pc, #160]	; (400011d0 <mvHwsSerdesSeqDbInit+0x388>)
40001130:	f8c3 1170 	str.w	r1, [r3, #368]	; 0x170
40001134:	2104      	movs	r1, #4
40001136:	f883 1174 	strb.w	r1, [r3, #372]	; 0x174
4000113a:	4610      	mov	r0, r2
4000113c:	bd70      	pop	{r4, r5, r6, pc}
4000113e:	bf00      	nop
40001140:	4000ecf1 	strdmi	lr, [r0], -r1
40001144:	40020000 	andmi	r0, r2, r0
40001148:	4001212c 	andmi	r2, r1, ip, lsr #2
4000114c:	40012270 	andmi	r2, r1, r0, ror r2
40001150:	400138c8 	andmi	r3, r1, r8, asr #17
40001154:	40012ae0 	andmi	r2, r1, r0, ror #21
40001158:	400136d0 	ldrdmi	r3, [r1], -r0
4000115c:	4001346c 	andmi	r3, r1, ip, ror #8
40001160:	40013ca0 	andmi	r3, r1, r0, lsr #25
40001164:	40012a50 	andmi	r2, r1, r0, asr sl
40001168:	40013d9c 	mulmi	r1, ip, sp
4000116c:	400120c0 	andmi	r2, r1, r0, asr #1
40001170:	40013a0c 	andmi	r3, r1, ip, lsl #20
40001174:	40013d30 	andmi	r3, r1, r0, lsr sp
40001178:	40013bec 	andmi	r3, r1, ip, ror #23
4000117c:	40012dac 	andmi	r2, r1, ip, lsr #27
40001180:	40012fa4 	andmi	r2, r1, r4, lsr #31
40001184:	400130a0 	andmi	r3, r1, r0, lsr #1
40001188:	40012b90 	mulmi	r1, r0, fp
4000118c:	40012468 	andmi	r2, r1, r8, ror #8
40001190:	40012e84 	andmi	r2, r1, r4, lsl #29
40001194:	40012204 	andmi	r2, r1, r4, lsl #4
40001198:	40012ecc 	andmi	r2, r1, ip, asr #29
4000119c:	4001287c 	andmi	r2, r1, ip, ror r8
400011a0:	40012ef0 	strdmi	r2, [r1], -r0
400011a4:	40012c8c 	andmi	r2, r1, ip, lsl #25
400011a8:	4001385c 	andmi	r3, r1, ip, asr r8
400011ac:	40012348 	andmi	r2, r1, r8, asr #6
400011b0:	400125f4 	strdmi	r2, [r1], -r4
400011b4:	400130c4 	andmi	r3, r1, r4, asr #1
400011b8:	40012108 	andmi	r2, r1, r8, lsl #2
400011bc:	40012834 	andmi	r2, r1, r4, lsr r8
400011c0:	40013958 	andmi	r3, r1, r8, asr r9
400011c4:	40012d1c 	andmi	r2, r1, ip, lsl sp
400011c8:	40012d88 	andmi	r2, r1, r8, lsl #27
400011cc:	40012978 	andmi	r2, r1, r8, ror r9
400011d0:	400128e8 	andmi	r2, r1, r8, ror #17

Disassembly of section .text.serdesTypeAndSpeedToSpeedSeq:

400011d4 <serdesTypeAndSpeedToSpeedSeq>:
serdesTypeAndSpeedToSpeedSeq():
400011d4:	280e      	cmp	r0, #14
400011d6:	d809      	bhi.n	400011ec <serdesTypeAndSpeedToSpeedSeq+0x18>
400011d8:	e8df f000 	tbb	[pc, r0]
400011dc:	0a0a0a0a 	beq	40283a0c <startIf+0x263034>
400011e0:	1b1b1b1b 	blne	406c7e54 <startIf+0x6a747c>
400011e4:	2a242424 	bcs	4090a27c <startIf+0x8e98a4>
400011e8:	00161111 	andseq	r1, r6, r1, lsl r1
400011ec:	2039      	movs	r0, #57	; 0x39
400011ee:	4770      	bx	lr
400011f0:	2902      	cmp	r1, #2
400011f2:	d01f      	beq.n	40001234 <serdesTypeAndSpeedToSpeedSeq+0x60>
400011f4:	2905      	cmp	r1, #5
400011f6:	bf0c      	ite	eq
400011f8:	2013      	moveq	r0, #19
400011fa:	2039      	movne	r0, #57	; 0x39
400011fc:	4770      	bx	lr
400011fe:	2905      	cmp	r1, #5
40001200:	bf0c      	ite	eq
40001202:	201d      	moveq	r0, #29
40001204:	2039      	movne	r0, #57	; 0x39
40001206:	4770      	bx	lr
40001208:	2905      	cmp	r1, #5
4000120a:	bf0c      	ite	eq
4000120c:	201e      	moveq	r0, #30
4000120e:	2039      	movne	r0, #57	; 0x39
40001210:	4770      	bx	lr
40001212:	2901      	cmp	r1, #1
40001214:	d010      	beq.n	40001238 <serdesTypeAndSpeedToSpeedSeq+0x64>
40001216:	2903      	cmp	r1, #3
40001218:	d010      	beq.n	4000123c <serdesTypeAndSpeedToSpeedSeq+0x68>
4000121a:	2906      	cmp	r1, #6
4000121c:	bf0c      	ite	eq
4000121e:	2005      	moveq	r0, #5
40001220:	2039      	movne	r0, #57	; 0x39
40001222:	4770      	bx	lr
40001224:	b161      	cbz	r1, 40001240 <serdesTypeAndSpeedToSpeedSeq+0x6c>
40001226:	2904      	cmp	r1, #4
40001228:	bf0c      	ite	eq
4000122a:	200d      	moveq	r0, #13
4000122c:	2039      	movne	r0, #57	; 0x39
4000122e:	4770      	bx	lr
40001230:	202b      	movs	r0, #43	; 0x2b
40001232:	4770      	bx	lr
40001234:	2012      	movs	r0, #18
40001236:	4770      	bx	lr
40001238:	2003      	movs	r0, #3
4000123a:	4770      	bx	lr
4000123c:	2004      	movs	r0, #4
4000123e:	4770      	bx	lr
40001240:	200c      	movs	r0, #12
40001242:	4770      	bx	lr

Disassembly of section .text.mvHwsBoardTopologyLoad:

40001244 <mvHwsBoardTopologyLoad>:
mvHwsBoardTopologyLoad():
40001244:	b510      	push	{r4, lr}
40001246:	4604      	mov	r4, r0
40001248:	f00d f9ac 	bl	4000e5a4 <mvBoardIdGet>
4000124c:	f00d f9f3 	bl	4000e636 <mvBoardIdIndexGet>
40001250:	4b02      	ldr	r3, [pc, #8]	; (4000125c <mvHwsBoardTopologyLoad+0x18>)
40001252:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
40001256:	4620      	mov	r0, r4
40001258:	4798      	blx	r3
4000125a:	bd10      	pop	{r4, pc}
4000125c:	40013fc4 	andmi	r3, r1, r4, asr #31

Disassembly of section .text.printTopologyDetails:

40001260 <printTopologyDetails>:
printTopologyDetails():
40001260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40001264:	4604      	mov	r4, r0
40001266:	481c      	ldr	r0, [pc, #112]	; (400012d8 <printTopologyDetails+0x78>)
40001268:	2600      	movs	r6, #0
4000126a:	f00d f8bb 	bl	4000e3e4 <mvPrintf>
4000126e:	481b      	ldr	r0, [pc, #108]	; (400012dc <printTopologyDetails+0x7c>)
40001270:	f00d f8b8 	bl	4000e3e4 <mvPrintf>
40001274:	481a      	ldr	r0, [pc, #104]	; (400012e0 <printTopologyDetails+0x80>)
40001276:	f00d f8b5 	bl	4000e3e4 <mvPrintf>
4000127a:	4635      	mov	r5, r6
4000127c:	4f19      	ldr	r7, [pc, #100]	; (400012e4 <printTopologyDetails+0x84>)
4000127e:	e022      	b.n	400012c6 <printTopologyDetails+0x66>
40001280:	7823      	ldrb	r3, [r4, #0]
40001282:	2b15      	cmp	r3, #21
40001284:	d01d      	beq.n	400012c2 <printTopologyDetails+0x62>
40001286:	4628      	mov	r0, r5
40001288:	f000 ffb6 	bl	400021f8 <mvHwsGetPhysicalSerdesNum>
4000128c:	7862      	ldrb	r2, [r4, #1]
4000128e:	4601      	mov	r1, r0
40001290:	4815      	ldr	r0, [pc, #84]	; (400012e8 <printTopologyDetails+0x88>)
40001292:	f00d f8a7 	bl	4000e3e4 <mvPrintf>
40001296:	78a3      	ldrb	r3, [r4, #2]
40001298:	2b03      	cmp	r3, #3
4000129a:	d001      	beq.n	400012a0 <printTopologyDetails+0x40>
4000129c:	2b01      	cmp	r3, #1
4000129e:	d107      	bne.n	400012b0 <printTopologyDetails+0x50>
400012a0:	f106 0801 	add.w	r8, r6, #1
400012a4:	4631      	mov	r1, r6
400012a6:	4811      	ldr	r0, [pc, #68]	; (400012ec <printTopologyDetails+0x8c>)
400012a8:	f00d f89c 	bl	4000e3e4 <mvPrintf>
400012ac:	4646      	mov	r6, r8
400012ae:	e005      	b.n	400012bc <printTopologyDetails+0x5c>
400012b0:	7823      	ldrb	r3, [r4, #0]
400012b2:	480f      	ldr	r0, [pc, #60]	; (400012f0 <printTopologyDetails+0x90>)
400012b4:	f857 1023 	ldr.w	r1, [r7, r3, lsl #2]
400012b8:	f00d f894 	bl	4000e3e4 <mvPrintf>
400012bc:	480d      	ldr	r0, [pc, #52]	; (400012f4 <printTopologyDetails+0x94>)
400012be:	f00d f891 	bl	4000e3e4 <mvPrintf>
400012c2:	3501      	adds	r5, #1
400012c4:	340c      	adds	r4, #12
400012c6:	f000 ff37 	bl	40002138 <mvHwsSerdesGetMaxLane>
400012ca:	4285      	cmp	r5, r0
400012cc:	d3d8      	bcc.n	40001280 <printTopologyDetails+0x20>
400012ce:	480a      	ldr	r0, [pc, #40]	; (400012f8 <printTopologyDetails+0x98>)
400012d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
400012d4:	f00d b886 	b.w	4000e3e4 <mvPrintf>
400012d8:	4000ed30 	andmi	lr, r0, r0, lsr sp
400012dc:	4000ed56 	andmi	lr, r0, r6, asr sp
400012e0:	4000ed78 	andmi	lr, r0, r8, ror sp
400012e4:	40011b20 	andmi	r1, r1, r0, lsr #22
400012e8:	4000ed9a 	mulmi	r0, sl, sp
400012ec:	4000edb1 			; <UNDEFINED> instruction: 0x4000edb1
400012f0:	4000edc0 	andmi	lr, r0, r0, asr #27
400012f4:	4000ed75 	andmi	lr, r0, r5, ror sp
400012f8:	4000edc3 	andmi	lr, r0, r3, asr #27

Disassembly of section .text.mvHwsPreSerdesInitConfig:

400012fc <mvHwsPreSerdesInitConfig>:
mvHwsPreSerdesInitConfig():
400012fc:	4b06      	ldr	r3, [pc, #24]	; (40001318 <mvHwsPreSerdesInitConfig+0x1c>)
400012fe:	681b      	ldr	r3, [r3, #0]
40001300:	07db      	lsls	r3, r3, #31
40001302:	d402      	bmi.n	4000130a <mvHwsPreSerdesInitConfig+0xe>
40001304:	4a05      	ldr	r2, [pc, #20]	; (4000131c <mvHwsPreSerdesInitConfig+0x20>)
40001306:	4b06      	ldr	r3, [pc, #24]	; (40001320 <mvHwsPreSerdesInitConfig+0x24>)
40001308:	601a      	str	r2, [r3, #0]
4000130a:	4b06      	ldr	r3, [pc, #24]	; (40001324 <mvHwsPreSerdesInitConfig+0x28>)
4000130c:	2000      	movs	r0, #0
4000130e:	681a      	ldr	r2, [r3, #0]
40001310:	f442 7200 	orr.w	r2, r2, #512	; 0x200
40001314:	601a      	str	r2, [r3, #0]
40001316:	4770      	bx	lr
40001318:	d0018604 	andle	r8, r1, r4, lsl #12
4000131c:	42e9f003 	rscmi	pc, r9, #3
40001320:	d00e42e0 	andle	r4, lr, r0, ror #5
40001324:	d00e42e4 	andle	r4, lr, r4, ror #5

Disassembly of section .text.mvSerdesPolarityConfig:

40001328 <mvSerdesPolarityConfig>:
mvSerdesPolarityConfig():
40001328:	02c3      	lsls	r3, r0, #11
4000132a:	2900      	cmp	r1, #0
4000132c:	bf14      	ite	ne
4000132e:	f44f 6100 	movne.w	r1, #2048	; 0x800
40001332:	f44f 6180 	moveq.w	r1, #1024	; 0x400
40001336:	f503 2320 	add.w	r3, r3, #655360	; 0xa0000
4000133a:	2000      	movs	r0, #0
4000133c:	3390      	adds	r3, #144	; 0x90
4000133e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001342:	681a      	ldr	r2, [r3, #0]
40001344:	430a      	orrs	r2, r1
40001346:	601a      	str	r2, [r3, #0]
40001348:	4770      	bx	lr

Disassembly of section .text.mvHwsUpdateSerdesPhySelectorsOptions:

4000134c <mvHwsUpdateSerdesPhySelectorsOptions>:
mvHwsUpdateSerdesPhySelectorsOptions():
4000134c:	b508      	push	{r3, lr}
4000134e:	f00d faf3 	bl	4000e938 <mvSysEnvDeviceRevGet>
40001352:	2802      	cmp	r0, #2
40001354:	d103      	bne.n	4000135e <mvHwsUpdateSerdesPhySelectorsOptions+0x12>
40001356:	4b38      	ldr	r3, [pc, #224]	; (40001438 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40001358:	22ff      	movs	r2, #255	; 0xff
4000135a:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
4000135e:	f00d fac3 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
40001362:	2807      	cmp	r0, #7
40001364:	d867      	bhi.n	40001436 <mvHwsUpdateSerdesPhySelectorsOptions+0xea>
40001366:	e8df f000 	tbb	[pc, r0]
4000136a:	66043c17 			; <UNDEFINED> instruction: 0x66043c17
4000136e:	5c664766 	stclpl	7, cr4, [r6], #-408	; 0xfffffe68
40001372:	4a31      	ldr	r2, [pc, #196]	; (40001438 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
40001374:	23ff      	movs	r3, #255	; 0xff
40001376:	2100      	movs	r1, #0
40001378:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
4000137c:	f882 304e 	strb.w	r3, [r2, #78]	; 0x4e
40001380:	f882 304f 	strb.w	r3, [r2, #79]	; 0x4f
40001384:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
40001388:	f882 3051 	strb.w	r3, [r2, #81]	; 0x51
4000138c:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
40001390:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
40001394:	3231      	adds	r2, #49	; 0x31
40001396:	e012      	b.n	400013be <mvHwsUpdateSerdesPhySelectorsOptions+0x72>
40001398:	4b27      	ldr	r3, [pc, #156]	; (40001438 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
4000139a:	22ff      	movs	r2, #255	; 0xff
4000139c:	f103 019a 	add.w	r1, r3, #154	; 0x9a
400013a0:	711a      	strb	r2, [r3, #4]
400013a2:	3307      	adds	r3, #7
400013a4:	428b      	cmp	r3, r1
400013a6:	d1fb      	bne.n	400013a0 <mvHwsUpdateSerdesPhySelectorsOptions+0x54>
400013a8:	4a24      	ldr	r2, [pc, #144]	; (4000143c <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
400013aa:	2300      	movs	r3, #0
400013ac:	21ff      	movs	r1, #255	; 0xff
400013ae:	3301      	adds	r3, #1
400013b0:	f802 1b01 	strb.w	r1, [r2], #1
400013b4:	2b07      	cmp	r3, #7
400013b6:	f802 1c08 	strb.w	r1, [r2, #-8]
400013ba:	d1f8      	bne.n	400013ae <mvHwsUpdateSerdesPhySelectorsOptions+0x62>
400013bc:	bd08      	pop	{r3, pc}
400013be:	3101      	adds	r1, #1
400013c0:	f802 3b01 	strb.w	r3, [r2], #1
400013c4:	2907      	cmp	r1, #7
400013c6:	f802 3c08 	strb.w	r3, [r2, #-8]
400013ca:	7513      	strb	r3, [r2, #20]
400013cc:	d1f7      	bne.n	400013be <mvHwsUpdateSerdesPhySelectorsOptions+0x72>
400013ce:	4b1a      	ldr	r3, [pc, #104]	; (40001438 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
400013d0:	22ff      	movs	r2, #255	; 0xff
400013d2:	f103 019a 	add.w	r1, r3, #154	; 0x9a
400013d6:	711a      	strb	r2, [r3, #4]
400013d8:	715a      	strb	r2, [r3, #5]
400013da:	3307      	adds	r3, #7
400013dc:	428b      	cmp	r3, r1
400013de:	d1fa      	bne.n	400013d6 <mvHwsUpdateSerdesPhySelectorsOptions+0x8a>
400013e0:	bd08      	pop	{r3, pc}
400013e2:	4a16      	ldr	r2, [pc, #88]	; (4000143c <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
400013e4:	2300      	movs	r3, #0
400013e6:	21ff      	movs	r1, #255	; 0xff
400013e8:	3301      	adds	r3, #1
400013ea:	f802 1b01 	strb.w	r1, [r2], #1
400013ee:	2b07      	cmp	r3, #7
400013f0:	f802 1c08 	strb.w	r1, [r2, #-8]
400013f4:	d1f8      	bne.n	400013e8 <mvHwsUpdateSerdesPhySelectorsOptions+0x9c>
400013f6:	bd08      	pop	{r3, pc}
400013f8:	4b0f      	ldr	r3, [pc, #60]	; (40001438 <mvHwsUpdateSerdesPhySelectorsOptions+0xec>)
400013fa:	2100      	movs	r1, #0
400013fc:	22ff      	movs	r2, #255	; 0xff
400013fe:	3101      	adds	r1, #1
40001400:	771a      	strb	r2, [r3, #28]
40001402:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
40001406:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
4000140a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
4000140e:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
40001412:	f883 2062 	strb.w	r2, [r3, #98]	; 0x62
40001416:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
4000141a:	3301      	adds	r3, #1
4000141c:	2907      	cmp	r1, #7
4000141e:	d1ee      	bne.n	400013fe <mvHwsUpdateSerdesPhySelectorsOptions+0xb2>
40001420:	bd08      	pop	{r3, pc}
40001422:	4a06      	ldr	r2, [pc, #24]	; (4000143c <mvHwsUpdateSerdesPhySelectorsOptions+0xf0>)
40001424:	2300      	movs	r3, #0
40001426:	21ff      	movs	r1, #255	; 0xff
40001428:	3301      	adds	r3, #1
4000142a:	f802 1b01 	strb.w	r1, [r2], #1
4000142e:	2b07      	cmp	r3, #7
40001430:	f802 1c08 	strb.w	r1, [r2, #-8]
40001434:	d1f8      	bne.n	40001428 <mvHwsUpdateSerdesPhySelectorsOptions+0xdc>
40001436:	bd08      	pop	{r3, pc}
40001438:	40013b50 	andmi	r3, r1, r0, asr fp
4000143c:	40013b81 	andmi	r3, r1, r1, lsl #23

Disassembly of section .text.updateUsb3DeviceConfig:

40001440 <updateUsb3DeviceConfig>:
updateUsb3DeviceConfig():
40001440:	b570      	push	{r4, r5, r6, lr}
40001442:	2400      	movs	r4, #0
40001444:	4606      	mov	r6, r0
40001446:	4625      	mov	r5, r4
40001448:	e010      	b.n	4000146c <updateUsb3DeviceConfig+0x2c>
4000144a:	340c      	adds	r4, #12
4000144c:	1933      	adds	r3, r6, r4
4000144e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
40001452:	2b0e      	cmp	r3, #14
40001454:	d109      	bne.n	4000146a <updateUsb3DeviceConfig+0x2a>
40001456:	4b08      	ldr	r3, [pc, #32]	; (40001478 <updateUsb3DeviceConfig+0x38>)
40001458:	681a      	ldr	r2, [r3, #0]
4000145a:	f022 0202 	bic.w	r2, r2, #2
4000145e:	601a      	str	r2, [r3, #0]
40001460:	681a      	ldr	r2, [r3, #0]
40001462:	f042 0201 	orr.w	r2, r2, #1
40001466:	601a      	str	r2, [r3, #0]
40001468:	bd70      	pop	{r4, r5, r6, pc}
4000146a:	3501      	adds	r5, #1
4000146c:	f000 fe64 	bl	40002138 <mvHwsSerdesGetMaxLane>
40001470:	4285      	cmp	r5, r0
40001472:	d3ea      	bcc.n	4000144a <updateUsb3DeviceConfig+0xa>
40001474:	bd70      	pop	{r4, r5, r6, pc}
40001476:	bf00      	nop
40001478:	d0018420 	andle	r8, r1, r0, lsr #8

Disassembly of section .text.mvHwsSerdesPexRefClockSatRGet:

4000147c <mvHwsSerdesPexRefClockSatRGet>:
mvHwsSerdesPexRefClockSatRGet():
4000147c:	b508      	push	{r3, lr}
4000147e:	4602      	mov	r2, r0
40001480:	4b0d      	ldr	r3, [pc, #52]	; (400014b8 <mvHwsSerdesPexRefClockSatRGet+0x3c>)
40001482:	681b      	ldr	r3, [r3, #0]
40001484:	2a03      	cmp	r2, #3
40001486:	d80e      	bhi.n	400014a6 <mvHwsSerdesPexRefClockSatRGet+0x2a>
40001488:	e8df f002 	tbb	[pc, r2]
4000148c:	0b080502 	bleq	4020289c <startIf+0x1e1ec4>
40001490:	f3c3 0380 	ubfx	r3, r3, #2, #1
40001494:	e00d      	b.n	400014b2 <mvHwsSerdesPexRefClockSatRGet+0x36>
40001496:	f3c3 03c0 	ubfx	r3, r3, #3, #1
4000149a:	e00a      	b.n	400014b2 <mvHwsSerdesPexRefClockSatRGet+0x36>
4000149c:	f3c3 7380 	ubfx	r3, r3, #30, #1
400014a0:	e007      	b.n	400014b2 <mvHwsSerdesPexRefClockSatRGet+0x36>
400014a2:	0fdb      	lsrs	r3, r3, #31
400014a4:	e005      	b.n	400014b2 <mvHwsSerdesPexRefClockSatRGet+0x36>
400014a6:	4805      	ldr	r0, [pc, #20]	; (400014bc <mvHwsSerdesPexRefClockSatRGet+0x40>)
400014a8:	4905      	ldr	r1, [pc, #20]	; (400014c0 <mvHwsSerdesPexRefClockSatRGet+0x44>)
400014aa:	f00c ff9b 	bl	4000e3e4 <mvPrintf>
400014ae:	2004      	movs	r0, #4
400014b0:	bd08      	pop	{r3, pc}
400014b2:	600b      	str	r3, [r1, #0]
400014b4:	2000      	movs	r0, #0
400014b6:	bd08      	pop	{r3, pc}
400014b8:	d0018600 	andle	r8, r1, r0, lsl #12
400014bc:	4000ede5 	andmi	lr, r0, r5, ror #27
400014c0:	40011a53 	andmi	r1, r1, r3, asr sl

Disassembly of section .text.mvHwsSerdesGetRefClockVal:

400014c4 <mvHwsSerdesGetRefClockVal>:
mvHwsSerdesGetRefClockVal():
400014c4:	2815      	cmp	r0, #21
400014c6:	b537      	push	{r0, r1, r2, r4, r5, lr}
400014c8:	4604      	mov	r4, r0
400014ca:	d815      	bhi.n	400014f8 <mvHwsSerdesGetRefClockVal+0x34>
400014cc:	f000 fe32 	bl	40002134 <mvHwsSerdesSiliconRefClockGet>
400014d0:	2c03      	cmp	r4, #3
400014d2:	b2c5      	uxtb	r5, r0
400014d4:	d813      	bhi.n	400014fe <mvHwsSerdesGetRefClockVal+0x3a>
400014d6:	4620      	mov	r0, r4
400014d8:	a901      	add	r1, sp, #4
400014da:	f7ff ffcf 	bl	4000147c <mvHwsSerdesPexRefClockSatRGet>
400014de:	2800      	cmp	r0, #0
400014e0:	d001      	beq.n	400014e6 <mvHwsSerdesGetRefClockVal+0x22>
400014e2:	4605      	mov	r5, r0
400014e4:	e00b      	b.n	400014fe <mvHwsSerdesGetRefClockVal+0x3a>
400014e6:	9b01      	ldr	r3, [sp, #4]
400014e8:	b143      	cbz	r3, 400014fc <mvHwsSerdesGetRefClockVal+0x38>
400014ea:	2b01      	cmp	r3, #1
400014ec:	d007      	beq.n	400014fe <mvHwsSerdesGetRefClockVal+0x3a>
400014ee:	4805      	ldr	r0, [pc, #20]	; (40001504 <mvHwsSerdesGetRefClockVal+0x40>)
400014f0:	4622      	mov	r2, r4
400014f2:	4905      	ldr	r1, [pc, #20]	; (40001508 <mvHwsSerdesGetRefClockVal+0x44>)
400014f4:	f00c ff76 	bl	4000e3e4 <mvPrintf>
400014f8:	2503      	movs	r5, #3
400014fa:	e000      	b.n	400014fe <mvHwsSerdesGetRefClockVal+0x3a>
400014fc:	2501      	movs	r5, #1
400014fe:	4628      	mov	r0, r5
40001500:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40001502:	bf00      	nop
40001504:	4000ee11 	andmi	lr, r0, r1, lsl lr
40001508:	40011aba 			; <UNDEFINED> instruction: 0x40011aba

Disassembly of section .text.mvHwsUpdateSerdesPhySelectors:

4000150c <mvHwsUpdateSerdesPhySelectors>:
mvHwsUpdateSerdesPhySelectors():
4000150c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001510:	b085      	sub	sp, #20
40001512:	9002      	str	r0, [sp, #8]
40001514:	f7ff fbca 	bl	40000cac <mvHwsCtrlSerdesRevGet>
40001518:	2800      	cmp	r0, #0
4000151a:	bf14      	ite	ne
4000151c:	2004      	movne	r0, #4
4000151e:	2003      	moveq	r0, #3
40001520:	9003      	str	r0, [sp, #12]
40001522:	f00d f9e1 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
40001526:	9001      	str	r0, [sp, #4]
40001528:	f00d fa06 	bl	4000e938 <mvSysEnvDeviceRevGet>
4000152c:	2802      	cmp	r0, #2
4000152e:	d103      	bne.n	40001538 <mvHwsUpdateSerdesPhySelectors+0x2c>
40001530:	4b41      	ldr	r3, [pc, #260]	; (40001638 <mvHwsUpdateSerdesPhySelectors+0x12c>)
40001532:	22ff      	movs	r2, #255	; 0xff
40001534:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
40001538:	2600      	movs	r6, #0
4000153a:	9c02      	ldr	r4, [sp, #8]
4000153c:	9600      	str	r6, [sp, #0]
4000153e:	46b2      	mov	sl, r6
40001540:	4637      	mov	r7, r6
40001542:	46b1      	mov	r9, r6
40001544:	e053      	b.n	400015ee <mvHwsUpdateSerdesPhySelectors+0xe2>
40001546:	4638      	mov	r0, r7
40001548:	f894 8000 	ldrb.w	r8, [r4]
4000154c:	78a6      	ldrb	r6, [r4, #2]
4000154e:	f000 fe53 	bl	400021f8 <mvHwsGetPhysicalSerdesNum>
40001552:	9b01      	ldr	r3, [sp, #4]
40001554:	4605      	mov	r5, r0
40001556:	b10b      	cbz	r3, 4000155c <mvHwsUpdateSerdesPhySelectors+0x50>
40001558:	2b02      	cmp	r3, #2
4000155a:	d109      	bne.n	40001570 <mvHwsUpdateSerdesPhySelectors+0x64>
4000155c:	2e03      	cmp	r6, #3
4000155e:	d001      	beq.n	40001564 <mvHwsUpdateSerdesPhySelectors+0x58>
40001560:	2e01      	cmp	r6, #1
40001562:	d105      	bne.n	40001570 <mvHwsUpdateSerdesPhySelectors+0x64>
40001564:	4835      	ldr	r0, [pc, #212]	; (4000163c <mvHwsUpdateSerdesPhySelectors+0x130>)
40001566:	4936      	ldr	r1, [pc, #216]	; (40001640 <mvHwsUpdateSerdesPhySelectors+0x134>)
40001568:	f00c ff3c 	bl	4000e3e4 <mvPrintf>
4000156c:	2315      	movs	r3, #21
4000156e:	7023      	strb	r3, [r4, #0]
40001570:	f1b8 0f15 	cmp.w	r8, #21
40001574:	d039      	beq.n	400015ea <mvHwsUpdateSerdesPhySelectors+0xde>
40001576:	4641      	mov	r1, r8
40001578:	4628      	mov	r0, r5
4000157a:	f000 fe27 	bl	400021cc <mvHwsSerdesGetPhySelectorVal>
4000157e:	4639      	mov	r1, r7
40001580:	4632      	mov	r2, r6
40001582:	4683      	mov	fp, r0
40001584:	4640      	mov	r0, r8
40001586:	f7ff fb99 	bl	40000cbc <mvHwsSerdesTopologyVerify>
4000158a:	b148      	cbz	r0, 400015a0 <mvHwsUpdateSerdesPhySelectors+0x94>
4000158c:	2315      	movs	r3, #21
4000158e:	482d      	ldr	r0, [pc, #180]	; (40001644 <mvHwsUpdateSerdesPhySelectors+0x138>)
40001590:	7023      	strb	r3, [r4, #0]
40001592:	462a      	mov	r2, r5
40001594:	492a      	ldr	r1, [pc, #168]	; (40001640 <mvHwsUpdateSerdesPhySelectors+0x134>)
40001596:	f04f 0901 	mov.w	r9, #1
4000159a:	f00c ff23 	bl	4000e3e4 <mvPrintf>
4000159e:	e024      	b.n	400015ea <mvHwsUpdateSerdesPhySelectors+0xde>
400015a0:	2e03      	cmp	r6, #3
400015a2:	d001      	beq.n	400015a8 <mvHwsUpdateSerdesPhySelectors+0x9c>
400015a4:	2e01      	cmp	r6, #1
400015a6:	d107      	bne.n	400015b8 <mvHwsUpdateSerdesPhySelectors+0xac>
400015a8:	4b27      	ldr	r3, [pc, #156]	; (40001648 <mvHwsUpdateSerdesPhySelectors+0x13c>)
400015aa:	f1b8 0f00 	cmp.w	r8, #0
400015ae:	bf08      	it	eq
400015b0:	f04f 0a01 	moveq.w	sl, #1
400015b4:	f813 b005 	ldrb.w	fp, [r3, r5]
400015b8:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
400015bc:	d10d      	bne.n	400015da <mvHwsUpdateSerdesPhySelectors+0xce>
400015be:	462a      	mov	r2, r5
400015c0:	4633      	mov	r3, r6
400015c2:	4822      	ldr	r0, [pc, #136]	; (4000164c <mvHwsUpdateSerdesPhySelectors+0x140>)
400015c4:	491e      	ldr	r1, [pc, #120]	; (40001640 <mvHwsUpdateSerdesPhySelectors+0x134>)
400015c6:	f00c ff0d 	bl	4000e3e4 <mvPrintf>
400015ca:	2315      	movs	r3, #21
400015cc:	481d      	ldr	r0, [pc, #116]	; (40001644 <mvHwsUpdateSerdesPhySelectors+0x138>)
400015ce:	462a      	mov	r2, r5
400015d0:	7023      	strb	r3, [r4, #0]
400015d2:	491b      	ldr	r1, [pc, #108]	; (40001640 <mvHwsUpdateSerdesPhySelectors+0x134>)
400015d4:	f00c ff06 	bl	4000e3e4 <mvPrintf>
400015d8:	e007      	b.n	400015ea <mvHwsUpdateSerdesPhySelectors+0xde>
400015da:	9b03      	ldr	r3, [sp, #12]
400015dc:	435d      	muls	r5, r3
400015de:	9b00      	ldr	r3, [sp, #0]
400015e0:	fa0b fb05 	lsl.w	fp, fp, r5
400015e4:	ea43 030b 	orr.w	r3, r3, fp
400015e8:	9300      	str	r3, [sp, #0]
400015ea:	3701      	adds	r7, #1
400015ec:	340c      	adds	r4, #12
400015ee:	f000 fda3 	bl	40002138 <mvHwsSerdesGetMaxLane>
400015f2:	4287      	cmp	r7, r0
400015f4:	d3a7      	bcc.n	40001546 <mvHwsUpdateSerdesPhySelectors+0x3a>
400015f6:	464e      	mov	r6, r9
400015f8:	f1ba 0f00 	cmp.w	sl, #0
400015fc:	d001      	beq.n	40001602 <mvHwsUpdateSerdesPhySelectors+0xf6>
400015fe:	f7ff fc0b 	bl	40000e18 <mvHwsSerdesPCIX4TopologyVerify>
40001602:	f7ff fbdf 	bl	40000dc4 <mvHwsSerdesXAUITopologyVerify>
40001606:	b116      	cbz	r6, 4000160e <mvHwsUpdateSerdesPhySelectors+0x102>
40001608:	9802      	ldr	r0, [sp, #8]
4000160a:	f7ff fe29 	bl	40001260 <printTopologyDetails>
4000160e:	f1ba 0f01 	cmp.w	sl, #1
40001612:	d108      	bne.n	40001626 <mvHwsUpdateSerdesPhySelectors+0x11a>
40001614:	f7ff fb4a 	bl	40000cac <mvHwsCtrlSerdesRevGet>
40001618:	2800      	cmp	r0, #0
4000161a:	bf14      	ite	ne
4000161c:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
40001620:	f44f 2080 	moveq.w	r0, #262144	; 0x40000
40001624:	e000      	b.n	40001628 <mvHwsUpdateSerdesPhySelectors+0x11c>
40001626:	2000      	movs	r0, #0
40001628:	9b00      	ldr	r3, [sp, #0]
4000162a:	4318      	orrs	r0, r3
4000162c:	4b08      	ldr	r3, [pc, #32]	; (40001650 <mvHwsUpdateSerdesPhySelectors+0x144>)
4000162e:	6018      	str	r0, [r3, #0]
40001630:	2000      	movs	r0, #0
40001632:	b005      	add	sp, #20
40001634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40001638:	40013b50 	andmi	r3, r1, r0, asr fp
4000163c:	4000ee4e 	andmi	lr, r0, lr, asr #28
40001640:	40011ad4 	ldrdmi	r1, [r1], -r4
40001644:	4000ee89 	andmi	lr, r0, r9, lsl #29
40001648:	400120bc 	strhmi	r2, [r1], -ip
4000164c:	4000eeab 	andmi	lr, r0, fp, lsr #29
40001650:	d00183fc 	strdle	r8, [r1], -ip

Disassembly of section .text.mvHwsRefClockSet:

40001654 <mvHwsRefClockSet>:
mvHwsRefClockSet():
40001654:	b573      	push	{r0, r1, r4, r5, r6, lr}
40001656:	4604      	mov	r4, r0
40001658:	b2c0      	uxtb	r0, r0
4000165a:	460e      	mov	r6, r1
4000165c:	4615      	mov	r5, r2
4000165e:	f000 fd8b 	bl	40002178 <mvHwsIsSerdesActive>
40001662:	2801      	cmp	r0, #1
40001664:	d005      	beq.n	40001672 <mvHwsRefClockSet+0x1e>
40001666:	4835      	ldr	r0, [pc, #212]	; (4000173c <mvHwsRefClockSet+0xe8>)
40001668:	4622      	mov	r2, r4
4000166a:	4935      	ldr	r1, [pc, #212]	; (40001740 <mvHwsRefClockSet+0xec>)
4000166c:	f00c feba 	bl	4000e3e4 <mvPrintf>
40001670:	e05e      	b.n	40001730 <mvHwsRefClockSet+0xdc>
40001672:	2e0e      	cmp	r6, #14
40001674:	d85c      	bhi.n	40001730 <mvHwsRefClockSet+0xdc>
40001676:	b273      	sxtb	r3, r6
40001678:	fa00 f303 	lsl.w	r3, r0, r3
4000167c:	f413 42e0 	ands.w	r2, r3, #28672	; 0x7000
40001680:	d11a      	bne.n	400016b8 <mvHwsRefClockSet+0x64>
40001682:	f413 6f7f 	tst.w	r3, #4080	; 0xff0
40001686:	d11b      	bne.n	400016c0 <mvHwsRefClockSet+0x6c>
40001688:	071a      	lsls	r2, r3, #28
4000168a:	d051      	beq.n	40001730 <mvHwsRefClockSet+0xdc>
4000168c:	b115      	cbz	r5, 40001694 <mvHwsRefClockSet+0x40>
4000168e:	2d01      	cmp	r5, #1
40001690:	d10a      	bne.n	400016a8 <mvHwsRefClockSet+0x54>
40001692:	e002      	b.n	4000169a <mvHwsRefClockSet+0x46>
40001694:	4620      	mov	r0, r4
40001696:	2119      	movs	r1, #25
40001698:	e001      	b.n	4000169e <mvHwsRefClockSet+0x4a>
4000169a:	211a      	movs	r1, #26
4000169c:	4620      	mov	r0, r4
4000169e:	b002      	add	sp, #8
400016a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
400016a4:	f00c bf1a 	b.w	4000e4dc <mvSeqExec>
400016a8:	4826      	ldr	r0, [pc, #152]	; (40001744 <mvHwsRefClockSet+0xf0>)
400016aa:	462a      	mov	r2, r5
400016ac:	4924      	ldr	r1, [pc, #144]	; (40001740 <mvHwsRefClockSet+0xec>)
400016ae:	4623      	mov	r3, r4
400016b0:	9600      	str	r6, [sp, #0]
400016b2:	f00c fe97 	bl	4000e3e4 <mvPrintf>
400016b6:	e03b      	b.n	40001730 <mvHwsRefClockSet+0xdc>
400016b8:	b155      	cbz	r5, 400016d0 <mvHwsRefClockSet+0x7c>
400016ba:	2d02      	cmp	r5, #2
400016bc:	d103      	bne.n	400016c6 <mvHwsRefClockSet+0x72>
400016be:	e00c      	b.n	400016da <mvHwsRefClockSet+0x86>
400016c0:	b17d      	cbz	r5, 400016e2 <mvHwsRefClockSet+0x8e>
400016c2:	2d02      	cmp	r5, #2
400016c4:	d00f      	beq.n	400016e6 <mvHwsRefClockSet+0x92>
400016c6:	4820      	ldr	r0, [pc, #128]	; (40001748 <mvHwsRefClockSet+0xf4>)
400016c8:	4631      	mov	r1, r6
400016ca:	f00c fe8b 	bl	4000e3e4 <mvPrintf>
400016ce:	e02f      	b.n	40001730 <mvHwsRefClockSet+0xdc>
400016d0:	f44f 7500 	mov.w	r5, #512	; 0x200
400016d4:	2307      	movs	r3, #7
400016d6:	2002      	movs	r0, #2
400016d8:	e008      	b.n	400016ec <mvHwsRefClockSet+0x98>
400016da:	f44f 7540 	mov.w	r5, #768	; 0x300
400016de:	230c      	movs	r3, #12
400016e0:	e003      	b.n	400016ea <mvHwsRefClockSet+0x96>
400016e2:	462b      	mov	r3, r5
400016e4:	e002      	b.n	400016ec <mvHwsRefClockSet+0x98>
400016e6:	4615      	mov	r5, r2
400016e8:	4613      	mov	r3, r2
400016ea:	2003      	movs	r0, #3
400016ec:	02e4      	lsls	r4, r4, #11
400016ee:	3e0c      	subs	r6, #12
400016f0:	f504 2420 	add.w	r4, r4, #655360	; 0xa0000
400016f4:	1d22      	adds	r2, r4, #4
400016f6:	2e02      	cmp	r6, #2
400016f8:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
400016fc:	6811      	ldr	r1, [r2, #0]
400016fe:	f021 011f 	bic.w	r1, r1, #31
40001702:	ea40 0001 	orr.w	r0, r0, r1
40001706:	6010      	str	r0, [r2, #0]
40001708:	d814      	bhi.n	40001734 <mvHwsRefClockSet+0xe0>
4000170a:	f504 62e8 	add.w	r2, r4, #1856	; 0x740
4000170e:	f504 64c4 	add.w	r4, r4, #1568	; 0x620
40001712:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40001716:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000171a:	6811      	ldr	r1, [r2, #0]
4000171c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
40001720:	430b      	orrs	r3, r1
40001722:	6013      	str	r3, [r2, #0]
40001724:	6823      	ldr	r3, [r4, #0]
40001726:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
4000172a:	431d      	orrs	r5, r3
4000172c:	6025      	str	r5, [r4, #0]
4000172e:	e001      	b.n	40001734 <mvHwsRefClockSet+0xe0>
40001730:	2004      	movs	r0, #4
40001732:	e000      	b.n	40001736 <mvHwsRefClockSet+0xe2>
40001734:	2000      	movs	r0, #0
40001736:	b002      	add	sp, #8
40001738:	bd70      	pop	{r4, r5, r6, pc}
4000173a:	bf00      	nop
4000173c:	4000eef0 	strdmi	lr, [r0], -r0
40001740:	40011af2 	strdmi	r1, [r1], -r2
40001744:	4000ef13 	andmi	lr, r0, r3, lsl pc
40001748:	4000ef59 	andmi	lr, r0, r9, asr pc

Disassembly of section .text.mvSerdesPowerUpCtrl:

4000174c <mvSerdesPowerUpCtrl>:
mvSerdesPowerUpCtrl():
4000174c:	e92d 4ff1 	stmdb	sp!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001750:	460e      	mov	r6, r1
40001752:	4604      	mov	r4, r0
40001754:	4615      	mov	r5, r2
40001756:	4698      	mov	r8, r3
40001758:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
4000175c:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
40001760:	f00c ff20 	bl	4000e5a4 <mvBoardIdGet>
40001764:	2e01      	cmp	r6, #1
40001766:	4682      	mov	sl, r0
40001768:	f040 81e1 	bne.w	40001b2e <mvSerdesPowerUpCtrl+0x3e2>
4000176c:	4628      	mov	r0, r5
4000176e:	4641      	mov	r1, r8
40001770:	f7ff fd30 	bl	400011d4 <serdesTypeAndSpeedToSpeedSeq>
40001774:	2839      	cmp	r0, #57	; 0x39
40001776:	4606      	mov	r6, r0
40001778:	d105      	bne.n	40001786 <mvSerdesPowerUpCtrl+0x3a>
4000177a:	4897      	ldr	r0, [pc, #604]	; (400019d8 <mvSerdesPowerUpCtrl+0x28c>)
4000177c:	4629      	mov	r1, r5
4000177e:	4642      	mov	r2, r8
40001780:	f00c fe30 	bl	4000e3e4 <mvPrintf>
40001784:	e1da      	b.n	40001b3c <mvSerdesPowerUpCtrl+0x3f0>
40001786:	2d14      	cmp	r5, #20
40001788:	f200 81d8 	bhi.w	40001b3c <mvSerdesPowerUpCtrl+0x3f0>
4000178c:	e8df f015 	tbh	[pc, r5, lsl #1]
40001790:	00150015 	andseq	r0, r5, r5, lsl r0
40001794:	00150015 	andseq	r0, r5, r5, lsl r0
40001798:	01140114 	tsteq	r4, r4, lsl r1
4000179c:	01140114 	tsteq	r4, r4, lsl r1
400017a0:	016f016f 	cmneq	pc, pc, ror #2
400017a4:	019d016f 	orrseq	r0, sp, pc, ror #2
400017a8:	00d400d4 	ldrsbeq	r0, [r4], #4
400017ac:	01c300d4 	ldrdeq	r0, [r3, #4]
400017b0:	01c301c3 	biceq	r0, r3, r3, asr #3
400017b4:	01c301c3 	biceq	r0, r3, r3, asr #3
400017b8:	f7ff01c3 			; <UNDEFINED> instruction: 0xf7ff01c3
400017bc:	fa77 1e01 			; <UNDEFINED> instruction: 0xfa771e01
400017c0:	d104      	bne.n	400017cc <mvSerdesPowerUpCtrl+0x80>
400017c2:	2c02      	cmp	r4, #2
400017c4:	d902      	bls.n	400017cc <mvSerdesPowerUpCtrl+0x80>
400017c6:	4620      	mov	r0, r4
400017c8:	f7ff fa5a 	bl	40000c80 <mvSerdesPexUsb3PipeDelayWA.part.0>
400017cc:	b157      	cbz	r7, 400017e4 <mvSerdesPowerUpCtrl+0x98>
400017ce:	f1a7 0102 	sub.w	r1, r7, #2
400017d2:	424f      	negs	r7, r1
400017d4:	eb47 0701 	adc.w	r7, r7, r1
400017d8:	b92f      	cbnz	r7, 400017e6 <mvSerdesPowerUpCtrl+0x9a>
400017da:	2d00      	cmp	r5, #0
400017dc:	d169      	bne.n	400018b2 <mvSerdesPowerUpCtrl+0x166>
400017de:	2c00      	cmp	r4, #0
400017e0:	d167      	bne.n	400018b2 <mvSerdesPowerUpCtrl+0x166>
400017e2:	e000      	b.n	400017e6 <mvSerdesPowerUpCtrl+0x9a>
400017e4:	2701      	movs	r7, #1
400017e6:	4a7d      	ldr	r2, [pc, #500]	; (400019dc <mvSerdesPowerUpCtrl+0x290>)
400017e8:	6813      	ldr	r3, [r2, #0]
400017ea:	b117      	cbz	r7, 400017f2 <mvSerdesPowerUpCtrl+0xa6>
400017ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
400017f0:	e001      	b.n	400017f6 <mvSerdesPowerUpCtrl+0xaa>
400017f2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
400017f6:	6013      	str	r3, [r2, #0]
400017f8:	b135      	cbz	r5, 40001808 <mvSerdesPowerUpCtrl+0xbc>
400017fa:	f105 030f 	add.w	r3, r5, #15
400017fe:	039b      	lsls	r3, r3, #14
40001800:	336c      	adds	r3, #108	; 0x6c
40001802:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001806:	e000      	b.n	4000180a <mvSerdesPowerUpCtrl+0xbe>
40001808:	4b75      	ldr	r3, [pc, #468]	; (400019e0 <mvSerdesPowerUpCtrl+0x294>)
4000180a:	681a      	ldr	r2, [r3, #0]
4000180c:	f422 727c 	bic.w	r2, r2, #1008	; 0x3f0
40001810:	b117      	cbz	r7, 40001818 <mvSerdesPowerUpCtrl+0xcc>
40001812:	f042 0210 	orr.w	r2, r2, #16
40001816:	e001      	b.n	4000181c <mvSerdesPowerUpCtrl+0xd0>
40001818:	f042 0240 	orr.w	r2, r2, #64	; 0x40
4000181c:	b135      	cbz	r5, 4000182c <mvSerdesPowerUpCtrl+0xe0>
4000181e:	f105 030f 	add.w	r3, r5, #15
40001822:	039b      	lsls	r3, r3, #14
40001824:	336c      	adds	r3, #108	; 0x6c
40001826:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000182a:	e000      	b.n	4000182e <mvSerdesPowerUpCtrl+0xe2>
4000182c:	4b6c      	ldr	r3, [pc, #432]	; (400019e0 <mvSerdesPowerUpCtrl+0x294>)
4000182e:	601a      	str	r2, [r3, #0]
40001830:	b135      	cbz	r5, 40001840 <mvSerdesPowerUpCtrl+0xf4>
40001832:	f105 030f 	add.w	r3, r5, #15
40001836:	039b      	lsls	r3, r3, #14
40001838:	336c      	adds	r3, #108	; 0x6c
4000183a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000183e:	e000      	b.n	40001842 <mvSerdesPowerUpCtrl+0xf6>
40001840:	4b67      	ldr	r3, [pc, #412]	; (400019e0 <mvSerdesPowerUpCtrl+0x294>)
40001842:	681b      	ldr	r3, [r3, #0]
40001844:	f1ba 0f16 	cmp.w	sl, #22
40001848:	f023 0b0f 	bic.w	fp, r3, #15
4000184c:	d10a      	bne.n	40001864 <mvSerdesPowerUpCtrl+0x118>
4000184e:	b94d      	cbnz	r5, 40001864 <mvSerdesPowerUpCtrl+0x118>
40001850:	f00c feca 	bl	4000e5e8 <mvBoardForcePcieGen1Get>
40001854:	b130      	cbz	r0, 40001864 <mvSerdesPowerUpCtrl+0x118>
40001856:	4863      	ldr	r0, [pc, #396]	; (400019e4 <mvSerdesPowerUpCtrl+0x298>)
40001858:	4629      	mov	r1, r5
4000185a:	f00c fdc3 	bl	4000e3e4 <mvPrintf>
4000185e:	f04b 0201 	orr.w	r2, fp, #1
40001862:	e00e      	b.n	40001882 <mvSerdesPowerUpCtrl+0x136>
40001864:	f1b8 0f02 	cmp.w	r8, #2
40001868:	bf0c      	ite	eq
4000186a:	f04b 0201 	orreq.w	r2, fp, #1
4000186e:	f04b 0202 	orrne.w	r2, fp, #2
40001872:	b135      	cbz	r5, 40001882 <mvSerdesPowerUpCtrl+0x136>
40001874:	f105 030f 	add.w	r3, r5, #15
40001878:	039b      	lsls	r3, r3, #14
4000187a:	336c      	adds	r3, #108	; 0x6c
4000187c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001880:	e000      	b.n	40001884 <mvSerdesPowerUpCtrl+0x138>
40001882:	4b57      	ldr	r3, [pc, #348]	; (400019e0 <mvSerdesPowerUpCtrl+0x294>)
40001884:	601a      	str	r2, [r3, #0]
40001886:	b135      	cbz	r5, 40001896 <mvSerdesPowerUpCtrl+0x14a>
40001888:	f105 030f 	add.w	r3, r5, #15
4000188c:	039b      	lsls	r3, r3, #14
4000188e:	3370      	adds	r3, #112	; 0x70
40001890:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001894:	e000      	b.n	40001898 <mvSerdesPowerUpCtrl+0x14c>
40001896:	4b54      	ldr	r3, [pc, #336]	; (400019e8 <mvSerdesPowerUpCtrl+0x29c>)
40001898:	681a      	ldr	r2, [r3, #0]
4000189a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
4000189e:	b135      	cbz	r5, 400018ae <mvSerdesPowerUpCtrl+0x162>
400018a0:	f105 030f 	add.w	r3, r5, #15
400018a4:	039b      	lsls	r3, r3, #14
400018a6:	3370      	adds	r3, #112	; 0x70
400018a8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400018ac:	e000      	b.n	400018b0 <mvSerdesPowerUpCtrl+0x164>
400018ae:	4b4e      	ldr	r3, [pc, #312]	; (400019e8 <mvSerdesPowerUpCtrl+0x29c>)
400018b0:	601a      	str	r2, [r3, #0]
400018b2:	2111      	movs	r1, #17
400018b4:	4620      	mov	r0, r4
400018b6:	f00c fe11 	bl	4000e4dc <mvSeqExec>
400018ba:	2800      	cmp	r0, #0
400018bc:	f040 8142 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
400018c0:	b94f      	cbnz	r7, 400018d6 <mvSerdesPowerUpCtrl+0x18a>
400018c2:	4b4a      	ldr	r3, [pc, #296]	; (400019ec <mvSerdesPowerUpCtrl+0x2a0>)
400018c4:	2118      	movs	r1, #24
400018c6:	4620      	mov	r0, r4
400018c8:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
400018cc:	f00c fe06 	bl	4000e4dc <mvSeqExec>
400018d0:	2800      	cmp	r0, #0
400018d2:	f040 8137 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
400018d6:	4620      	mov	r0, r4
400018d8:	4629      	mov	r1, r5
400018da:	464a      	mov	r2, r9
400018dc:	f7ff feba 	bl	40001654 <mvHwsRefClockSet>
400018e0:	2800      	cmp	r0, #0
400018e2:	f040 812f 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
400018e6:	4620      	mov	r0, r4
400018e8:	4631      	mov	r1, r6
400018ea:	f00c fdf7 	bl	4000e4dc <mvSeqExec>
400018ee:	2800      	cmp	r0, #0
400018f0:	f040 8128 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
400018f4:	2114      	movs	r1, #20
400018f6:	4620      	mov	r0, r4
400018f8:	f00c fdf0 	bl	4000e4dc <mvSeqExec>
400018fc:	2800      	cmp	r0, #0
400018fe:	f040 8121 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001902:	b1a7      	cbz	r7, 4000192e <mvSerdesPowerUpCtrl+0x1e2>
40001904:	2116      	movs	r1, #22
40001906:	4620      	mov	r0, r4
40001908:	f00c fde8 	bl	4000e4dc <mvSeqExec>
4000190c:	2800      	cmp	r0, #0
4000190e:	f040 8119 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001912:	2117      	movs	r1, #23
40001914:	4620      	mov	r0, r4
40001916:	f00c fde1 	bl	4000e4dc <mvSeqExec>
4000191a:	2800      	cmp	r0, #0
4000191c:	f040 8112 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001920:	4620      	mov	r0, r4
40001922:	2115      	movs	r1, #21
40001924:	f00c fdda 	bl	4000e4dc <mvSeqExec>
40001928:	1e04      	subs	r4, r0, #0
4000192a:	f040 810c 	bne.w	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
4000192e:	2014      	movs	r0, #20
40001930:	2400      	movs	r4, #0
40001932:	f00c fbbb 	bl	4000e0ac <__udelay>
40001936:	e106      	b.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001938:	f7ff f9b8 	bl	40000cac <mvHwsCtrlSerdesRevGet>
4000193c:	b928      	cbnz	r0, 4000194a <mvSerdesPowerUpCtrl+0x1fe>
4000193e:	2c02      	cmp	r4, #2
40001940:	d903      	bls.n	4000194a <mvSerdesPowerUpCtrl+0x1fe>
40001942:	4620      	mov	r0, r4
40001944:	2101      	movs	r1, #1
40001946:	f7ff f99b 	bl	40000c80 <mvSerdesPexUsb3PipeDelayWA.part.0>
4000194a:	211c      	movs	r1, #28
4000194c:	4620      	mov	r0, r4
4000194e:	f00c fdc5 	bl	4000e4dc <mvSeqExec>
40001952:	2800      	cmp	r0, #0
40001954:	f040 80f6 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001958:	4620      	mov	r0, r4
4000195a:	4629      	mov	r1, r5
4000195c:	464a      	mov	r2, r9
4000195e:	f7ff fe79 	bl	40001654 <mvHwsRefClockSet>
40001962:	2800      	cmp	r0, #0
40001964:	f040 80ee 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001968:	4620      	mov	r0, r4
4000196a:	4631      	mov	r1, r6
4000196c:	f00c fdb6 	bl	4000e4dc <mvSeqExec>
40001970:	2800      	cmp	r0, #0
40001972:	f040 80e7 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001976:	2d0e      	cmp	r5, #14
40001978:	d106      	bne.n	40001988 <mvSerdesPowerUpCtrl+0x23c>
4000197a:	2123      	movs	r1, #35	; 0x23
4000197c:	4620      	mov	r0, r4
4000197e:	f00c fdad 	bl	4000e4dc <mvSeqExec>
40001982:	2800      	cmp	r0, #0
40001984:	f040 80de 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001988:	211f      	movs	r1, #31
4000198a:	4620      	mov	r0, r4
4000198c:	f00c fda6 	bl	4000e4dc <mvSeqExec>
40001990:	2800      	cmp	r0, #0
40001992:	f040 80d7 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001996:	2120      	movs	r1, #32
40001998:	4620      	mov	r0, r4
4000199a:	f00c fd9f 	bl	4000e4dc <mvSeqExec>
4000199e:	2800      	cmp	r0, #0
400019a0:	f040 80d0 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
400019a4:	2121      	movs	r1, #33	; 0x21
400019a6:	4620      	mov	r0, r4
400019a8:	f00c fd98 	bl	4000e4dc <mvSeqExec>
400019ac:	2800      	cmp	r0, #0
400019ae:	f040 80c9 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
400019b2:	4620      	mov	r0, r4
400019b4:	2122      	movs	r1, #34	; 0x22
400019b6:	e051      	b.n	40001a5c <mvSerdesPowerUpCtrl+0x310>
400019b8:	f1a5 0804 	sub.w	r8, r5, #4
400019bc:	f1b8 0f01 	cmp.w	r8, #1
400019c0:	bf94      	ite	ls
400019c2:	f04f 0800 	movls.w	r8, #0
400019c6:	f04f 0801 	movhi.w	r8, #1
400019ca:	2d04      	cmp	r5, #4
400019cc:	d010      	beq.n	400019f0 <mvSerdesPowerUpCtrl+0x2a4>
400019ce:	1faf      	subs	r7, r5, #6
400019d0:	bf18      	it	ne
400019d2:	2701      	movne	r7, #1
400019d4:	e00d      	b.n	400019f2 <mvSerdesPowerUpCtrl+0x2a6>
400019d6:	bf00      	nop
400019d8:	4000ef96 	mulmi	r0, r6, pc	; <UNPREDICTABLE>
400019dc:	d0018204 	andle	r8, r1, r4, lsl #4
400019e0:	d008006c 	andle	r0, r8, ip, rrx
400019e4:	4000efe3 	andmi	lr, r0, r3, ror #31
400019e8:	d0080070 	andle	r0, r8, r0, ror r0
400019ec:	40020000 	andmi	r0, r2, r0
400019f0:	2700      	movs	r7, #0
400019f2:	4640      	mov	r0, r8
400019f4:	4639      	mov	r1, r7
400019f6:	f00c fd71 	bl	4000e4dc <mvSeqExec>
400019fa:	2800      	cmp	r0, #0
400019fc:	f040 80a2 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a00:	2102      	movs	r1, #2
40001a02:	4620      	mov	r0, r4
40001a04:	f00c fd6a 	bl	4000e4dc <mvSeqExec>
40001a08:	2800      	cmp	r0, #0
40001a0a:	f040 809b 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a0e:	4620      	mov	r0, r4
40001a10:	4629      	mov	r1, r5
40001a12:	464a      	mov	r2, r9
40001a14:	f7ff fe1e 	bl	40001654 <mvHwsRefClockSet>
40001a18:	2800      	cmp	r0, #0
40001a1a:	f040 8093 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a1e:	4620      	mov	r0, r4
40001a20:	4631      	mov	r1, r6
40001a22:	f00c fd5b 	bl	4000e4dc <mvSeqExec>
40001a26:	2800      	cmp	r0, #0
40001a28:	f040 808c 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a2c:	2106      	movs	r1, #6
40001a2e:	4620      	mov	r0, r4
40001a30:	f00c fd54 	bl	4000e4dc <mvSeqExec>
40001a34:	2800      	cmp	r0, #0
40001a36:	f040 8085 	bne.w	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a3a:	2107      	movs	r1, #7
40001a3c:	4620      	mov	r0, r4
40001a3e:	f00c fd4d 	bl	4000e4dc <mvSeqExec>
40001a42:	2800      	cmp	r0, #0
40001a44:	d17e      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a46:	2f00      	cmp	r7, #0
40001a48:	bf14      	ite	ne
40001a4a:	2109      	movne	r1, #9
40001a4c:	2108      	moveq	r1, #8
40001a4e:	4640      	mov	r0, r8
40001a50:	f00c fd44 	bl	4000e4dc <mvSeqExec>
40001a54:	2800      	cmp	r0, #0
40001a56:	d175      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a58:	210a      	movs	r1, #10
40001a5a:	4620      	mov	r0, r4
40001a5c:	f00c fd3e 	bl	4000e4dc <mvSeqExec>
40001a60:	1e04      	subs	r4, r0, #0
40001a62:	d170      	bne.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001a64:	f242 7010 	movw	r0, #10000	; 0x2710
40001a68:	f00c fb20 	bl	4000e0ac <__udelay>
40001a6c:	e06b      	b.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001a6e:	210b      	movs	r1, #11
40001a70:	4620      	mov	r0, r4
40001a72:	f00c fd33 	bl	4000e4dc <mvSeqExec>
40001a76:	2800      	cmp	r0, #0
40001a78:	d164      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a7a:	4620      	mov	r0, r4
40001a7c:	4629      	mov	r1, r5
40001a7e:	464a      	mov	r2, r9
40001a80:	f7ff fde8 	bl	40001654 <mvHwsRefClockSet>
40001a84:	2800      	cmp	r0, #0
40001a86:	d15d      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a88:	4620      	mov	r0, r4
40001a8a:	4631      	mov	r1, r6
40001a8c:	f00c fd26 	bl	4000e4dc <mvSeqExec>
40001a90:	2800      	cmp	r0, #0
40001a92:	d157      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001a94:	210e      	movs	r1, #14
40001a96:	4620      	mov	r0, r4
40001a98:	f00c fd20 	bl	4000e4dc <mvSeqExec>
40001a9c:	2800      	cmp	r0, #0
40001a9e:	d151      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001aa0:	210f      	movs	r1, #15
40001aa2:	4620      	mov	r0, r4
40001aa4:	f00c fd1a 	bl	4000e4dc <mvSeqExec>
40001aa8:	2800      	cmp	r0, #0
40001aaa:	d14b      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001aac:	4620      	mov	r0, r4
40001aae:	2110      	movs	r1, #16
40001ab0:	f00c fd14 	bl	4000e4dc <mvSeqExec>
40001ab4:	1e04      	subs	r4, r0, #0
40001ab6:	d146      	bne.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001ab8:	4b25      	ldr	r3, [pc, #148]	; (40001b50 <mvSerdesPowerUpCtrl+0x404>)
40001aba:	2101      	movs	r1, #1
40001abc:	3d08      	subs	r5, #8
40001abe:	fa01 f505 	lsl.w	r5, r1, r5
40001ac2:	681a      	ldr	r2, [r3, #0]
40001ac4:	4315      	orrs	r5, r2
40001ac6:	601d      	str	r5, [r3, #0]
40001ac8:	e03d      	b.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001aca:	f7ff f8ef 	bl	40000cac <mvHwsCtrlSerdesRevGet>
40001ace:	2800      	cmp	r0, #0
40001ad0:	d036      	beq.n	40001b40 <mvSerdesPowerUpCtrl+0x3f4>
40001ad2:	212a      	movs	r1, #42	; 0x2a
40001ad4:	4620      	mov	r0, r4
40001ad6:	f00c fd01 	bl	4000e4dc <mvSeqExec>
40001ada:	2800      	cmp	r0, #0
40001adc:	d132      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001ade:	210b      	movs	r1, #11
40001ae0:	4620      	mov	r0, r4
40001ae2:	464a      	mov	r2, r9
40001ae4:	f7ff fdb6 	bl	40001654 <mvHwsRefClockSet>
40001ae8:	2800      	cmp	r0, #0
40001aea:	d12b      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001aec:	4620      	mov	r0, r4
40001aee:	4631      	mov	r1, r6
40001af0:	f00c fcf4 	bl	4000e4dc <mvSeqExec>
40001af4:	2800      	cmp	r0, #0
40001af6:	d125      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001af8:	212c      	movs	r1, #44	; 0x2c
40001afa:	4620      	mov	r0, r4
40001afc:	f00c fcee 	bl	4000e4dc <mvSeqExec>
40001b00:	2800      	cmp	r0, #0
40001b02:	d11f      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001b04:	212d      	movs	r1, #45	; 0x2d
40001b06:	4620      	mov	r0, r4
40001b08:	f00c fce8 	bl	4000e4dc <mvSeqExec>
40001b0c:	2800      	cmp	r0, #0
40001b0e:	d119      	bne.n	40001b44 <mvSerdesPowerUpCtrl+0x3f8>
40001b10:	4620      	mov	r0, r4
40001b12:	212e      	movs	r1, #46	; 0x2e
40001b14:	e00d      	b.n	40001b32 <mvSerdesPowerUpCtrl+0x3e6>
40001b16:	970a      	str	r7, [sp, #40]	; 0x28
40001b18:	4620      	mov	r0, r4
40001b1a:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
40001b1e:	2101      	movs	r1, #1
40001b20:	462a      	mov	r2, r5
40001b22:	4643      	mov	r3, r8
40001b24:	b001      	add	sp, #4
40001b26:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001b2a:	f000 bb01 	b.w	40002130 <mvSerdesPowerUpCtrlExt>
40001b2e:	2125      	movs	r1, #37	; 0x25
40001b30:	4620      	mov	r0, r4
40001b32:	b001      	add	sp, #4
40001b34:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001b38:	f00c bcd0 	b.w	4000e4dc <mvSeqExec>
40001b3c:	2404      	movs	r4, #4
40001b3e:	e002      	b.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001b40:	2410      	movs	r4, #16
40001b42:	e000      	b.n	40001b46 <mvSerdesPowerUpCtrl+0x3fa>
40001b44:	4604      	mov	r4, r0
40001b46:	4620      	mov	r0, r4
40001b48:	b001      	add	sp, #4
40001b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40001b4e:	bf00      	nop
40001b50:	d0018460 	andle	r8, r1, r0, ror #8

Disassembly of section .text.mvHwsPexTxConfigSeq:

40001b54 <mvHwsPexTxConfigSeq>:
mvHwsPexTxConfigSeq():
40001b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40001b56:	2500      	movs	r5, #0
40001b58:	4606      	mov	r6, r0
40001b5a:	462c      	mov	r4, r5
40001b5c:	e00f      	b.n	40001b7e <mvHwsPexTxConfigSeq+0x2a>
40001b5e:	1973      	adds	r3, r6, r5
40001b60:	4620      	mov	r0, r4
40001b62:	789f      	ldrb	r7, [r3, #2]
40001b64:	f000 fb48 	bl	400021f8 <mvHwsGetPhysicalSerdesNum>
40001b68:	2f01      	cmp	r7, #1
40001b6a:	d001      	beq.n	40001b70 <mvHwsPexTxConfigSeq+0x1c>
40001b6c:	2f03      	cmp	r7, #3
40001b6e:	d104      	bne.n	40001b7a <mvHwsPexTxConfigSeq+0x26>
40001b70:	2115      	movs	r1, #21
40001b72:	f00c fcb3 	bl	4000e4dc <mvSeqExec>
40001b76:	2800      	cmp	r0, #0
40001b78:	d134      	bne.n	40001be4 <mvHwsPexTxConfigSeq+0x90>
40001b7a:	3401      	adds	r4, #1
40001b7c:	350c      	adds	r5, #12
40001b7e:	f000 fadb 	bl	40002138 <mvHwsSerdesGetMaxLane>
40001b82:	4284      	cmp	r4, r0
40001b84:	d3eb      	bcc.n	40001b5e <mvHwsPexTxConfigSeq+0xa>
40001b86:	2500      	movs	r5, #0
40001b88:	462c      	mov	r4, r5
40001b8a:	e00f      	b.n	40001bac <mvHwsPexTxConfigSeq+0x58>
40001b8c:	1973      	adds	r3, r6, r5
40001b8e:	4620      	mov	r0, r4
40001b90:	789f      	ldrb	r7, [r3, #2]
40001b92:	f000 fb31 	bl	400021f8 <mvHwsGetPhysicalSerdesNum>
40001b96:	2f01      	cmp	r7, #1
40001b98:	d001      	beq.n	40001b9e <mvHwsPexTxConfigSeq+0x4a>
40001b9a:	2f03      	cmp	r7, #3
40001b9c:	d104      	bne.n	40001ba8 <mvHwsPexTxConfigSeq+0x54>
40001b9e:	2116      	movs	r1, #22
40001ba0:	f00c fc9c 	bl	4000e4dc <mvSeqExec>
40001ba4:	2800      	cmp	r0, #0
40001ba6:	d11d      	bne.n	40001be4 <mvHwsPexTxConfigSeq+0x90>
40001ba8:	3401      	adds	r4, #1
40001baa:	350c      	adds	r5, #12
40001bac:	f000 fac4 	bl	40002138 <mvHwsSerdesGetMaxLane>
40001bb0:	4284      	cmp	r4, r0
40001bb2:	d3eb      	bcc.n	40001b8c <mvHwsPexTxConfigSeq+0x38>
40001bb4:	2500      	movs	r5, #0
40001bb6:	462c      	mov	r4, r5
40001bb8:	e00f      	b.n	40001bda <mvHwsPexTxConfigSeq+0x86>
40001bba:	1973      	adds	r3, r6, r5
40001bbc:	4620      	mov	r0, r4
40001bbe:	789f      	ldrb	r7, [r3, #2]
40001bc0:	f000 fb1a 	bl	400021f8 <mvHwsGetPhysicalSerdesNum>
40001bc4:	2f01      	cmp	r7, #1
40001bc6:	d001      	beq.n	40001bcc <mvHwsPexTxConfigSeq+0x78>
40001bc8:	2f03      	cmp	r7, #3
40001bca:	d104      	bne.n	40001bd6 <mvHwsPexTxConfigSeq+0x82>
40001bcc:	2117      	movs	r1, #23
40001bce:	f00c fc85 	bl	4000e4dc <mvSeqExec>
40001bd2:	2800      	cmp	r0, #0
40001bd4:	d106      	bne.n	40001be4 <mvHwsPexTxConfigSeq+0x90>
40001bd6:	3401      	adds	r4, #1
40001bd8:	350c      	adds	r5, #12
40001bda:	f000 faad 	bl	40002138 <mvHwsSerdesGetMaxLane>
40001bde:	4284      	cmp	r4, r0
40001be0:	d3eb      	bcc.n	40001bba <mvHwsPexTxConfigSeq+0x66>
40001be2:	2000      	movs	r0, #0
40001be4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

Disassembly of section .text.mvHwsPowerUpSerdesLanes:

40001be8 <mvHwsPowerUpSerdesLanes>:
mvHwsPowerUpSerdesLanes():
40001be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001bec:	b085      	sub	sp, #20
40001bee:	4680      	mov	r8, r0
40001bf0:	f7ff fbac 	bl	4000134c <mvHwsUpdateSerdesPhySelectorsOptions>
40001bf4:	482d      	ldr	r0, [pc, #180]	; (40001cac <mvHwsPowerUpSerdesLanes+0xc4>)
40001bf6:	f7ff fc89 	bl	4000150c <mvHwsUpdateSerdesPhySelectors>
40001bfa:	2800      	cmp	r0, #0
40001bfc:	d153      	bne.n	40001ca6 <mvHwsPowerUpSerdesLanes+0xbe>
40001bfe:	4644      	mov	r4, r8
40001c00:	4605      	mov	r5, r0
40001c02:	4606      	mov	r6, r0
40001c04:	e038      	b.n	40001c78 <mvHwsPowerUpSerdesLanes+0x90>
40001c06:	4630      	mov	r0, r6
40001c08:	f000 faf6 	bl	400021f8 <mvHwsGetPhysicalSerdesNum>
40001c0c:	f894 b000 	ldrb.w	fp, [r4]
40001c10:	68a2      	ldr	r2, [r4, #8]
40001c12:	f1bb 0f15 	cmp.w	fp, #21
40001c16:	f894 9001 	ldrb.w	r9, [r4, #1]
40001c1a:	78a3      	ldrb	r3, [r4, #2]
40001c1c:	f8d4 a004 	ldr.w	sl, [r4, #4]
40001c20:	9203      	str	r2, [sp, #12]
40001c22:	4607      	mov	r7, r0
40001c24:	d026      	beq.n	40001c74 <mvHwsPowerUpSerdesLanes+0x8c>
40001c26:	4658      	mov	r0, fp
40001c28:	9302      	str	r3, [sp, #8]
40001c2a:	f7ff fc4b 	bl	400014c4 <mvHwsSerdesGetRefClockVal>
40001c2e:	f1bb 0f03 	cmp.w	fp, #3
40001c32:	bf98      	it	ls
40001c34:	2501      	movls	r5, #1
40001c36:	9b02      	ldr	r3, [sp, #8]
40001c38:	b2c0      	uxtb	r0, r0
40001c3a:	2803      	cmp	r0, #3
40001c3c:	d032      	beq.n	40001ca4 <mvHwsPowerUpSerdesLanes+0xbc>
40001c3e:	9300      	str	r3, [sp, #0]
40001c40:	2101      	movs	r1, #1
40001c42:	9001      	str	r0, [sp, #4]
40001c44:	465a      	mov	r2, fp
40001c46:	4638      	mov	r0, r7
40001c48:	464b      	mov	r3, r9
40001c4a:	f7ff fd7f 	bl	4000174c <mvSerdesPowerUpCtrl>
40001c4e:	2800      	cmp	r0, #0
40001c50:	d129      	bne.n	40001ca6 <mvHwsPowerUpSerdesLanes+0xbe>
40001c52:	f1ba 0f00 	cmp.w	sl, #0
40001c56:	d005      	beq.n	40001c64 <mvHwsPowerUpSerdesLanes+0x7c>
40001c58:	2101      	movs	r1, #1
40001c5a:	4638      	mov	r0, r7
40001c5c:	f7ff fb64 	bl	40001328 <mvSerdesPolarityConfig>
40001c60:	2800      	cmp	r0, #0
40001c62:	d120      	bne.n	40001ca6 <mvHwsPowerUpSerdesLanes+0xbe>
40001c64:	9b03      	ldr	r3, [sp, #12]
40001c66:	b12b      	cbz	r3, 40001c74 <mvHwsPowerUpSerdesLanes+0x8c>
40001c68:	2100      	movs	r1, #0
40001c6a:	4638      	mov	r0, r7
40001c6c:	f7ff fb5c 	bl	40001328 <mvSerdesPolarityConfig>
40001c70:	2800      	cmp	r0, #0
40001c72:	d118      	bne.n	40001ca6 <mvHwsPowerUpSerdesLanes+0xbe>
40001c74:	3601      	adds	r6, #1
40001c76:	340c      	adds	r4, #12
40001c78:	f000 fa5e 	bl	40002138 <mvHwsSerdesGetMaxLane>
40001c7c:	4286      	cmp	r6, r0
40001c7e:	d3c2      	bcc.n	40001c06 <mvHwsPowerUpSerdesLanes+0x1e>
40001c80:	b14d      	cbz	r5, 40001c96 <mvHwsPowerUpSerdesLanes+0xae>
40001c82:	4640      	mov	r0, r8
40001c84:	f7ff ff66 	bl	40001b54 <mvHwsPexTxConfigSeq>
40001c88:	2800      	cmp	r0, #0
40001c8a:	d10c      	bne.n	40001ca6 <mvHwsPowerUpSerdesLanes+0xbe>
40001c8c:	4640      	mov	r0, r8
40001c8e:	f000 f8e3 	bl	40001e58 <mvHwsPexConfig>
40001c92:	2800      	cmp	r0, #0
40001c94:	d107      	bne.n	40001ca6 <mvHwsPowerUpSerdesLanes+0xbe>
40001c96:	2000      	movs	r0, #0
40001c98:	2124      	movs	r1, #36	; 0x24
40001c9a:	b005      	add	sp, #20
40001c9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001ca0:	f00c bc1c 	b.w	4000e4dc <mvSeqExec>
40001ca4:	2010      	movs	r0, #16
40001ca6:	b005      	add	sp, #20
40001ca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40001cac:	400201c8 	andmi	r0, r2, r8, asr #3

Disassembly of section .text.mvHwsCtrlHighSpeedSerdesPhyConfig:

40001cb0 <mvHwsCtrlHighSpeedSerdesPhyConfig>:
mvHwsCtrlHighSpeedSerdesPhyConfig():
40001cb0:	b508      	push	{r3, lr}
40001cb2:	f000 fa31 	bl	40002118 <mvHwsSerdesSeqInit>
40001cb6:	b120      	cbz	r0, 40001cc2 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x12>
40001cb8:	480d      	ldr	r0, [pc, #52]	; (40001cf0 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x40>)
40001cba:	f00c fb93 	bl	4000e3e4 <mvPrintf>
40001cbe:	2001      	movs	r0, #1
40001cc0:	bd08      	pop	{r3, pc}
40001cc2:	f00c fcbb 	bl	4000e63c <mvHwsTwsiInitWrapper>
40001cc6:	2800      	cmp	r0, #0
40001cc8:	d110      	bne.n	40001cec <mvHwsCtrlHighSpeedSerdesPhyConfig+0x3c>
40001cca:	480a      	ldr	r0, [pc, #40]	; (40001cf4 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x44>)
40001ccc:	f7ff faba 	bl	40001244 <mvHwsBoardTopologyLoad>
40001cd0:	2800      	cmp	r0, #0
40001cd2:	d10b      	bne.n	40001cec <mvHwsCtrlHighSpeedSerdesPhyConfig+0x3c>
40001cd4:	4807      	ldr	r0, [pc, #28]	; (40001cf4 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x44>)
40001cd6:	f7ff fac3 	bl	40001260 <printTopologyDetails>
40001cda:	f7ff fb0f 	bl	400012fc <mvHwsPreSerdesInitConfig>
40001cde:	2800      	cmp	r0, #0
40001ce0:	d104      	bne.n	40001cec <mvHwsCtrlHighSpeedSerdesPhyConfig+0x3c>
40001ce2:	4804      	ldr	r0, [pc, #16]	; (40001cf4 <mvHwsCtrlHighSpeedSerdesPhyConfig+0x44>)
40001ce4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
40001ce8:	f7ff bf7e 	b.w	40001be8 <mvHwsPowerUpSerdesLanes>
40001cec:	bd08      	pop	{r3, pc}
40001cee:	bf00      	nop
40001cf0:	4000f004 	andmi	pc, r0, r4
40001cf4:	400201c8 	andmi	r0, r2, r8, asr #3

Disassembly of section .text.mvCtrlHighSpeedSerdesPhyConfig:

40001cf8 <mvCtrlHighSpeedSerdesPhyConfig>:
mvCtrlHighSpeedSerdesPhyConfig():
40001cf8:	f7ff bfda 	b.w	40001cb0 <mvHwsCtrlHighSpeedSerdesPhyConfig>

Disassembly of section .text.mvPexLocalBusNumSet:

40001cfc <mvPexLocalBusNumSet>:
mvPexLocalBusNumSet():
40001cfc:	29ff      	cmp	r1, #255	; 0xff
40001cfe:	d81c      	bhi.n	40001d3a <mvPexLocalBusNumSet+0x3e>
40001d00:	b138      	cbz	r0, 40001d12 <mvPexLocalBusNumSet+0x16>
40001d02:	0383      	lsls	r3, r0, #14
40001d04:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001d08:	f503 7301 	add.w	r3, r3, #516	; 0x204
40001d0c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001d10:	e000      	b.n	40001d14 <mvPexLocalBusNumSet+0x18>
40001d12:	4b0b      	ldr	r3, [pc, #44]	; (40001d40 <mvPexLocalBusNumSet+0x44>)
40001d14:	681b      	ldr	r3, [r3, #0]
40001d16:	0609      	lsls	r1, r1, #24
40001d18:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
40001d1c:	ea43 4111 	orr.w	r1, r3, r1, lsr #16
40001d20:	b138      	cbz	r0, 40001d32 <mvPexLocalBusNumSet+0x36>
40001d22:	0380      	lsls	r0, r0, #14
40001d24:	f500 3076 	add.w	r0, r0, #251904	; 0x3d800
40001d28:	f500 7001 	add.w	r0, r0, #516	; 0x204
40001d2c:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40001d30:	e000      	b.n	40001d34 <mvPexLocalBusNumSet+0x38>
40001d32:	4803      	ldr	r0, [pc, #12]	; (40001d40 <mvPexLocalBusNumSet+0x44>)
40001d34:	6001      	str	r1, [r0, #0]
40001d36:	2000      	movs	r0, #0
40001d38:	4770      	bx	lr
40001d3a:	2004      	movs	r0, #4
40001d3c:	4770      	bx	lr
40001d3e:	bf00      	nop
40001d40:	d0081a04 	andle	r1, r8, r4, lsl #20

Disassembly of section .text.mvPexLocalDevNumSet:

40001d44 <mvPexLocalDevNumSet>:
mvPexLocalDevNumSet():
40001d44:	2800      	cmp	r0, #0
40001d46:	d007      	beq.n	40001d58 <mvPexLocalDevNumSet+0x14>
40001d48:	0383      	lsls	r3, r0, #14
40001d4a:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001d4e:	f503 7301 	add.w	r3, r3, #516	; 0x204
40001d52:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001d56:	e000      	b.n	40001d5a <mvPexLocalDevNumSet+0x16>
40001d58:	4b0a      	ldr	r3, [pc, #40]	; (40001d84 <mvPexLocalDevNumSet+0x40>)
40001d5a:	681b      	ldr	r3, [r3, #0]
40001d5c:	0409      	lsls	r1, r1, #16
40001d5e:	f401 11f8 	and.w	r1, r1, #2031616	; 0x1f0000
40001d62:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
40001d66:	4319      	orrs	r1, r3
40001d68:	b138      	cbz	r0, 40001d7a <mvPexLocalDevNumSet+0x36>
40001d6a:	0383      	lsls	r3, r0, #14
40001d6c:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001d70:	f503 7301 	add.w	r3, r3, #516	; 0x204
40001d74:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001d78:	e000      	b.n	40001d7c <mvPexLocalDevNumSet+0x38>
40001d7a:	4b02      	ldr	r3, [pc, #8]	; (40001d84 <mvPexLocalDevNumSet+0x40>)
40001d7c:	6019      	str	r1, [r3, #0]
40001d7e:	2000      	movs	r0, #0
40001d80:	4770      	bx	lr
40001d82:	bf00      	nop
40001d84:	d0081a04 	andle	r1, r8, r4, lsl #20

Disassembly of section .text.mvPexConfigRead:

40001d88 <mvPexConfigRead>:
mvPexConfigRead():
40001d88:	2800      	cmp	r0, #0
40001d8a:	b570      	push	{r4, r5, r6, lr}
40001d8c:	9c04      	ldr	r4, [sp, #16]
40001d8e:	d007      	beq.n	40001da0 <mvPexConfigRead+0x18>
40001d90:	0385      	lsls	r5, r0, #14
40001d92:	f505 3576 	add.w	r5, r5, #251904	; 0x3d800
40001d96:	f505 7501 	add.w	r5, r5, #516	; 0x204
40001d9a:	f045 4550 	orr.w	r5, r5, #3489660928	; 0xd0000000
40001d9e:	e000      	b.n	40001da2 <mvPexConfigRead+0x1a>
40001da0:	4d29      	ldr	r5, [pc, #164]	; (40001e48 <mvPexConfigRead+0xc0>)
40001da2:	682d      	ldr	r5, [r5, #0]
40001da4:	f3c5 2607 	ubfx	r6, r5, #8, #8
40001da8:	42b1      	cmp	r1, r6
40001daa:	d10a      	bne.n	40001dc2 <mvPexConfigRead+0x3a>
40001dac:	f3c5 4504 	ubfx	r5, r5, #16, #5
40001db0:	b925      	cbnz	r5, 40001dbc <mvPexConfigRead+0x34>
40001db2:	2a01      	cmp	r2, #1
40001db4:	d005      	beq.n	40001dc2 <mvPexConfigRead+0x3a>
40001db6:	2a00      	cmp	r2, #0
40001db8:	d13f      	bne.n	40001e3a <mvPexConfigRead+0xb2>
40001dba:	e002      	b.n	40001dc2 <mvPexConfigRead+0x3a>
40001dbc:	b10a      	cbz	r2, 40001dc2 <mvPexConfigRead+0x3a>
40001dbe:	42aa      	cmp	r2, r5
40001dc0:	d13b      	bne.n	40001e3a <mvPexConfigRead+0xb2>
40001dc2:	0409      	lsls	r1, r1, #16
40001dc4:	f004 05fc 	and.w	r5, r4, #252	; 0xfc
40001dc8:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
40001dcc:	f3c4 2403 	ubfx	r4, r4, #8, #4
40001dd0:	ea41 22c2 	orr.w	r2, r1, r2, lsl #11
40001dd4:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
40001dd8:	432b      	orrs	r3, r5
40001dda:	ea43 6404 	orr.w	r4, r3, r4, lsl #24
40001dde:	b130      	cbz	r0, 40001dee <mvPexConfigRead+0x66>
40001de0:	0381      	lsls	r1, r0, #14
40001de2:	f501 3176 	add.w	r1, r1, #251904	; 0x3d800
40001de6:	31f8      	adds	r1, #248	; 0xf8
40001de8:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40001dec:	e000      	b.n	40001df0 <mvPexConfigRead+0x68>
40001dee:	4917      	ldr	r1, [pc, #92]	; (40001e4c <mvPexConfigRead+0xc4>)
40001df0:	600c      	str	r4, [r1, #0]
40001df2:	b130      	cbz	r0, 40001e02 <mvPexConfigRead+0x7a>
40001df4:	0381      	lsls	r1, r0, #14
40001df6:	f501 3176 	add.w	r1, r1, #251904	; 0x3d800
40001dfa:	31f8      	adds	r1, #248	; 0xf8
40001dfc:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
40001e00:	e000      	b.n	40001e04 <mvPexConfigRead+0x7c>
40001e02:	4912      	ldr	r1, [pc, #72]	; (40001e4c <mvPexConfigRead+0xc4>)
40001e04:	680b      	ldr	r3, [r1, #0]
40001e06:	429c      	cmp	r4, r3
40001e08:	d11a      	bne.n	40001e40 <mvPexConfigRead+0xb8>
40001e0a:	b130      	cbz	r0, 40001e1a <mvPexConfigRead+0x92>
40001e0c:	f100 030f 	add.w	r3, r0, #15
40001e10:	039b      	lsls	r3, r3, #14
40001e12:	3304      	adds	r3, #4
40001e14:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001e18:	e000      	b.n	40001e1c <mvPexConfigRead+0x94>
40001e1a:	4b0d      	ldr	r3, [pc, #52]	; (40001e50 <mvPexConfigRead+0xc8>)
40001e1c:	681a      	ldr	r2, [r3, #0]
40001e1e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
40001e22:	601a      	str	r2, [r3, #0]
40001e24:	b130      	cbz	r0, 40001e34 <mvPexConfigRead+0xac>
40001e26:	0380      	lsls	r0, r0, #14
40001e28:	f500 3076 	add.w	r0, r0, #251904	; 0x3d800
40001e2c:	30fc      	adds	r0, #252	; 0xfc
40001e2e:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40001e32:	e000      	b.n	40001e36 <mvPexConfigRead+0xae>
40001e34:	4807      	ldr	r0, [pc, #28]	; (40001e54 <mvPexConfigRead+0xcc>)
40001e36:	6800      	ldr	r0, [r0, #0]
40001e38:	bd70      	pop	{r4, r5, r6, pc}
40001e3a:	f04f 30ff 	mov.w	r0, #4294967295
40001e3e:	bd70      	pop	{r4, r5, r6, pc}
40001e40:	f04f 30ff 	mov.w	r0, #4294967295
40001e44:	bd70      	pop	{r4, r5, r6, pc}
40001e46:	bf00      	nop
40001e48:	d0081a04 	andle	r1, r8, r4, lsl #20
40001e4c:	d00818f8 	strdle	r1, [r8], -r8
40001e50:	d0080004 	andle	r0, r8, r4
40001e54:	d00818fc 	strdle	r1, [r8], -ip

Disassembly of section .text.mvHwsPexConfig:

40001e58 <mvHwsPexConfig>:
mvHwsPexConfig():
40001e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40001e5c:	b085      	sub	sp, #20
40001e5e:	4606      	mov	r6, r0
40001e60:	f000 f96a 	bl	40002138 <mvHwsSerdesGetMaxLane>
40001e64:	2300      	movs	r3, #0
40001e66:	4619      	mov	r1, r3
40001e68:	4683      	mov	fp, r0
40001e6a:	e022      	b.n	40001eb2 <mvHwsPexConfig+0x5a>
40001e6c:	5cf2      	ldrb	r2, [r6, r3]
40001e6e:	2a03      	cmp	r2, #3
40001e70:	d81d      	bhi.n	40001eae <mvHwsPexConfig+0x56>
40001e72:	b129      	cbz	r1, 40001e80 <mvHwsPexConfig+0x28>
40001e74:	18f0      	adds	r0, r6, r3
40001e76:	7880      	ldrb	r0, [r0, #2]
40001e78:	2801      	cmp	r0, #1
40001e7a:	d018      	beq.n	40001eae <mvHwsPexConfig+0x56>
40001e7c:	2803      	cmp	r0, #3
40001e7e:	d016      	beq.n	40001eae <mvHwsPexConfig+0x56>
40001e80:	b132      	cbz	r2, 40001e90 <mvHwsPexConfig+0x38>
40001e82:	f102 000f 	add.w	r0, r2, #15
40001e86:	0380      	lsls	r0, r0, #14
40001e88:	3060      	adds	r0, #96	; 0x60
40001e8a:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
40001e8e:	e000      	b.n	40001e92 <mvHwsPexConfig+0x3a>
40001e90:	4897      	ldr	r0, [pc, #604]	; (400020f0 <mvHwsPexConfig+0x298>)
40001e92:	6800      	ldr	r0, [r0, #0]
40001e94:	f420 0070 	bic.w	r0, r0, #15728640	; 0xf00000
40001e98:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
40001e9c:	b12a      	cbz	r2, 40001eaa <mvHwsPexConfig+0x52>
40001e9e:	320f      	adds	r2, #15
40001ea0:	0392      	lsls	r2, r2, #14
40001ea2:	3260      	adds	r2, #96	; 0x60
40001ea4:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
40001ea8:	e000      	b.n	40001eac <mvHwsPexConfig+0x54>
40001eaa:	4a91      	ldr	r2, [pc, #580]	; (400020f0 <mvHwsPexConfig+0x298>)
40001eac:	6010      	str	r0, [r2, #0]
40001eae:	3101      	adds	r1, #1
40001eb0:	330c      	adds	r3, #12
40001eb2:	4559      	cmp	r1, fp
40001eb4:	d1da      	bne.n	40001e6c <mvHwsPexConfig+0x14>
40001eb6:	4b8f      	ldr	r3, [pc, #572]	; (400020f4 <mvHwsPexConfig+0x29c>)
40001eb8:	2200      	movs	r2, #0
40001eba:	4611      	mov	r1, r2
40001ebc:	681b      	ldr	r3, [r3, #0]
40001ebe:	f023 0303 	bic.w	r3, r3, #3
40001ec2:	e01a      	b.n	40001efa <mvHwsPexConfig+0xa2>
40001ec4:	5cb0      	ldrb	r0, [r6, r2]
40001ec6:	b129      	cbz	r1, 40001ed4 <mvHwsPexConfig+0x7c>
40001ec8:	18b4      	adds	r4, r6, r2
40001eca:	78a4      	ldrb	r4, [r4, #2]
40001ecc:	2c01      	cmp	r4, #1
40001ece:	d012      	beq.n	40001ef6 <mvHwsPexConfig+0x9e>
40001ed0:	2c03      	cmp	r4, #3
40001ed2:	d010      	beq.n	40001ef6 <mvHwsPexConfig+0x9e>
40001ed4:	2803      	cmp	r0, #3
40001ed6:	d80e      	bhi.n	40001ef6 <mvHwsPexConfig+0x9e>
40001ed8:	e8df f000 	tbb	[pc, r0]
40001edc:	0b080502 	bleq	402032ec <startIf+0x1e2914>
40001ee0:	f043 0301 	orr.w	r3, r3, #1
40001ee4:	e007      	b.n	40001ef6 <mvHwsPexConfig+0x9e>
40001ee6:	f043 0302 	orr.w	r3, r3, #2
40001eea:	e004      	b.n	40001ef6 <mvHwsPexConfig+0x9e>
40001eec:	f043 0304 	orr.w	r3, r3, #4
40001ef0:	e001      	b.n	40001ef6 <mvHwsPexConfig+0x9e>
40001ef2:	f043 0308 	orr.w	r3, r3, #8
40001ef6:	3101      	adds	r1, #1
40001ef8:	320c      	adds	r2, #12
40001efa:	4559      	cmp	r1, fp
40001efc:	d1e2      	bne.n	40001ec4 <mvHwsPexConfig+0x6c>
40001efe:	4a7d      	ldr	r2, [pc, #500]	; (400020f4 <mvHwsPexConfig+0x29c>)
40001f00:	f04f 0900 	mov.w	r9, #0
40001f04:	487c      	ldr	r0, [pc, #496]	; (400020f8 <mvHwsPexConfig+0x2a0>)
40001f06:	46b2      	mov	sl, r6
40001f08:	464d      	mov	r5, r9
40001f0a:	6013      	str	r3, [r2, #0]
40001f0c:	f00c f8ce 	bl	4000e0ac <__udelay>
40001f10:	e0c0      	b.n	40002094 <mvHwsPexConfig+0x23c>
40001f12:	f89a 4000 	ldrb.w	r4, [sl]
40001f16:	2c03      	cmp	r4, #3
40001f18:	f200 80b6 	bhi.w	40002088 <mvHwsPexConfig+0x230>
40001f1c:	f1b9 0f00 	cmp.w	r9, #0
40001f20:	d007      	beq.n	40001f32 <mvHwsPexConfig+0xda>
40001f22:	f89a 3002 	ldrb.w	r3, [sl, #2]
40001f26:	2b01      	cmp	r3, #1
40001f28:	f000 80ae 	beq.w	40002088 <mvHwsPexConfig+0x230>
40001f2c:	2b03      	cmp	r3, #3
40001f2e:	f000 80ab 	beq.w	40002088 <mvHwsPexConfig+0x230>
40001f32:	b13c      	cbz	r4, 40001f44 <mvHwsPexConfig+0xec>
40001f34:	03a3      	lsls	r3, r4, #14
40001f36:	f503 3376 	add.w	r3, r3, #251904	; 0x3d800
40001f3a:	f503 7319 	add.w	r3, r3, #612	; 0x264
40001f3e:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001f42:	e000      	b.n	40001f46 <mvHwsPexConfig+0xee>
40001f44:	4b6d      	ldr	r3, [pc, #436]	; (400020fc <mvHwsPexConfig+0x2a4>)
40001f46:	681b      	ldr	r3, [r3, #0]
40001f48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40001f4c:	2b7e      	cmp	r3, #126	; 0x7e
40001f4e:	f040 809b 	bne.w	40002088 <mvHwsPexConfig+0x230>
40001f52:	f105 0801 	add.w	r8, r5, #1
40001f56:	b134      	cbz	r4, 40001f66 <mvHwsPexConfig+0x10e>
40001f58:	f104 030f 	add.w	r3, r4, #15
40001f5c:	039b      	lsls	r3, r3, #14
40001f5e:	336c      	adds	r3, #108	; 0x6c
40001f60:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001f64:	e000      	b.n	40001f68 <mvHwsPexConfig+0x110>
40001f66:	4b66      	ldr	r3, [pc, #408]	; (40002100 <mvHwsPexConfig+0x2a8>)
40001f68:	a803      	add	r0, sp, #12
40001f6a:	681f      	ldr	r7, [r3, #0]
40001f6c:	f00c fd02 	bl	4000e974 <mvSysEnvReadPcieGenSetting>
40001f70:	b988      	cbnz	r0, 40001f96 <mvHwsPexConfig+0x13e>
40001f72:	9b03      	ldr	r3, [sp, #12]
40001f74:	b17b      	cbz	r3, 40001f96 <mvHwsPexConfig+0x13e>
40001f76:	f027 0702 	bic.w	r7, r7, #2
40001f7a:	b134      	cbz	r4, 40001f8a <mvHwsPexConfig+0x132>
40001f7c:	f104 030f 	add.w	r3, r4, #15
40001f80:	039b      	lsls	r3, r3, #14
40001f82:	336c      	adds	r3, #108	; 0x6c
40001f84:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001f88:	e000      	b.n	40001f8c <mvHwsPexConfig+0x134>
40001f8a:	4b5d      	ldr	r3, [pc, #372]	; (40002100 <mvHwsPexConfig+0x2a8>)
40001f8c:	601f      	str	r7, [r3, #0]
40001f8e:	4621      	mov	r1, r4
40001f90:	485c      	ldr	r0, [pc, #368]	; (40002104 <mvHwsPexConfig+0x2ac>)
40001f92:	f00c fa27 	bl	4000e3e4 <mvPrintf>
40001f96:	f007 070f 	and.w	r7, r7, #15
40001f9a:	2f02      	cmp	r7, #2
40001f9c:	d175      	bne.n	4000208a <mvHwsPexConfig+0x232>
40001f9e:	b134      	cbz	r4, 40001fae <mvHwsPexConfig+0x156>
40001fa0:	f104 030f 	add.w	r3, r4, #15
40001fa4:	039b      	lsls	r3, r3, #14
40001fa6:	3370      	adds	r3, #112	; 0x70
40001fa8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40001fac:	e000      	b.n	40001fb0 <mvHwsPexConfig+0x158>
40001fae:	4b56      	ldr	r3, [pc, #344]	; (40002108 <mvHwsPexConfig+0x2b0>)
40001fb0:	681f      	ldr	r7, [r3, #0]
40001fb2:	f3c7 4703 	ubfx	r7, r7, #16, #4
40001fb6:	2f01      	cmp	r7, #1
40001fb8:	d167      	bne.n	4000208a <mvHwsPexConfig+0x232>
40001fba:	4629      	mov	r1, r5
40001fbc:	4620      	mov	r0, r4
40001fbe:	f7ff fe9d 	bl	40001cfc <mvPexLocalBusNumSet>
40001fc2:	4639      	mov	r1, r7
40001fc4:	4620      	mov	r0, r4
40001fc6:	f7ff febd 	bl	40001d44 <mvPexLocalDevNumSet>
40001fca:	2200      	movs	r2, #0
40001fcc:	2334      	movs	r3, #52	; 0x34
40001fce:	4620      	mov	r0, r4
40001fd0:	9300      	str	r3, [sp, #0]
40001fd2:	4629      	mov	r1, r5
40001fd4:	4613      	mov	r3, r2
40001fd6:	f7ff fed7 	bl	40001d88 <mvPexConfigRead>
40001fda:	b2c7      	uxtb	r7, r0
40001fdc:	2fff      	cmp	r7, #255	; 0xff
40001fde:	d109      	bne.n	40001ff4 <mvHwsPexConfig+0x19c>
40001fe0:	e053      	b.n	4000208a <mvHwsPexConfig+0x232>
40001fe2:	2200      	movs	r2, #0
40001fe4:	4620      	mov	r0, r4
40001fe6:	4629      	mov	r1, r5
40001fe8:	9700      	str	r7, [sp, #0]
40001fea:	4613      	mov	r3, r2
40001fec:	f7ff fecc 	bl	40001d88 <mvPexConfigRead>
40001ff0:	f3c0 2707 	ubfx	r7, r0, #8, #8
40001ff4:	2200      	movs	r2, #0
40001ff6:	4620      	mov	r0, r4
40001ff8:	4629      	mov	r1, r5
40001ffa:	9700      	str	r7, [sp, #0]
40001ffc:	4613      	mov	r3, r2
40001ffe:	f7ff fec3 	bl	40001d88 <mvPexConfigRead>
40002002:	b2c0      	uxtb	r0, r0
40002004:	2810      	cmp	r0, #16
40002006:	d1ec      	bne.n	40001fe2 <mvHwsPexConfig+0x18a>
40002008:	2200      	movs	r2, #0
4000200a:	4620      	mov	r0, r4
4000200c:	4629      	mov	r1, r5
4000200e:	370c      	adds	r7, #12
40002010:	4613      	mov	r3, r2
40002012:	9700      	str	r7, [sp, #0]
40002014:	f7ff feb8 	bl	40001d88 <mvPexConfigRead>
40002018:	f000 000f 	and.w	r0, r0, #15
4000201c:	2801      	cmp	r0, #1
4000201e:	d934      	bls.n	4000208a <mvHwsPexConfig+0x232>
40002020:	b134      	cbz	r4, 40002030 <mvHwsPexConfig+0x1d8>
40002022:	f104 030f 	add.w	r3, r4, #15
40002026:	039b      	lsls	r3, r3, #14
40002028:	3390      	adds	r3, #144	; 0x90
4000202a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000202e:	e000      	b.n	40002032 <mvHwsPexConfig+0x1da>
40002030:	4b36      	ldr	r3, [pc, #216]	; (4000210c <mvHwsPexConfig+0x2b4>)
40002032:	681a      	ldr	r2, [r3, #0]
40002034:	f022 0203 	bic.w	r2, r2, #3
40002038:	f042 0242 	orr.w	r2, r2, #66	; 0x42
4000203c:	b134      	cbz	r4, 4000204c <mvHwsPexConfig+0x1f4>
4000203e:	f104 030f 	add.w	r3, r4, #15
40002042:	039b      	lsls	r3, r3, #14
40002044:	3390      	adds	r3, #144	; 0x90
40002046:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000204a:	e000      	b.n	4000204e <mvHwsPexConfig+0x1f6>
4000204c:	4b2f      	ldr	r3, [pc, #188]	; (4000210c <mvHwsPexConfig+0x2b4>)
4000204e:	601a      	str	r2, [r3, #0]
40002050:	b13c      	cbz	r4, 40002062 <mvHwsPexConfig+0x20a>
40002052:	f104 030f 	add.w	r3, r4, #15
40002056:	039b      	lsls	r3, r3, #14
40002058:	f503 53d0 	add.w	r3, r3, #6656	; 0x1a00
4000205c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
40002060:	e000      	b.n	40002064 <mvHwsPexConfig+0x20c>
40002062:	4b2b      	ldr	r3, [pc, #172]	; (40002110 <mvHwsPexConfig+0x2b8>)
40002064:	681b      	ldr	r3, [r3, #0]
40002066:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
4000206a:	b134      	cbz	r4, 4000207a <mvHwsPexConfig+0x222>
4000206c:	340f      	adds	r4, #15
4000206e:	03a4      	lsls	r4, r4, #14
40002070:	f504 54d0 	add.w	r4, r4, #6656	; 0x1a00
40002074:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
40002078:	e000      	b.n	4000207c <mvHwsPexConfig+0x224>
4000207a:	4c25      	ldr	r4, [pc, #148]	; (40002110 <mvHwsPexConfig+0x2b8>)
4000207c:	6023      	str	r3, [r4, #0]
4000207e:	f242 7010 	movw	r0, #10000	; 0x2710
40002082:	f00c f813 	bl	4000e0ac <__udelay>
40002086:	e000      	b.n	4000208a <mvHwsPexConfig+0x232>
40002088:	46a8      	mov	r8, r5
4000208a:	f109 0901 	add.w	r9, r9, #1
4000208e:	f10a 0a0c 	add.w	sl, sl, #12
40002092:	4645      	mov	r5, r8
40002094:	45d9      	cmp	r9, fp
40002096:	f47f af3c 	bne.w	40001f12 <mvHwsPexConfig+0xba>
4000209a:	f00c fba5 	bl	4000e7e8 <mvSysEnvModelGet>
4000209e:	2300      	movs	r3, #0
400020a0:	4619      	mov	r1, r3
400020a2:	0400      	lsls	r0, r0, #16
400020a4:	e01e      	b.n	400020e4 <mvHwsPexConfig+0x28c>
400020a6:	5cf2      	ldrb	r2, [r6, r3]
400020a8:	2a03      	cmp	r2, #3
400020aa:	d819      	bhi.n	400020e0 <mvHwsPexConfig+0x288>
400020ac:	b129      	cbz	r1, 400020ba <mvHwsPexConfig+0x262>
400020ae:	18f4      	adds	r4, r6, r3
400020b0:	78a4      	ldrb	r4, [r4, #2]
400020b2:	2c01      	cmp	r4, #1
400020b4:	d014      	beq.n	400020e0 <mvHwsPexConfig+0x288>
400020b6:	2c03      	cmp	r4, #3
400020b8:	d012      	beq.n	400020e0 <mvHwsPexConfig+0x288>
400020ba:	b12a      	cbz	r2, 400020c8 <mvHwsPexConfig+0x270>
400020bc:	f102 040f 	add.w	r4, r2, #15
400020c0:	03a4      	lsls	r4, r4, #14
400020c2:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
400020c6:	e000      	b.n	400020ca <mvHwsPexConfig+0x272>
400020c8:	4c12      	ldr	r4, [pc, #72]	; (40002114 <mvHwsPexConfig+0x2bc>)
400020ca:	6824      	ldr	r4, [r4, #0]
400020cc:	b2a4      	uxth	r4, r4
400020ce:	4304      	orrs	r4, r0
400020d0:	b122      	cbz	r2, 400020dc <mvHwsPexConfig+0x284>
400020d2:	320f      	adds	r2, #15
400020d4:	0392      	lsls	r2, r2, #14
400020d6:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
400020da:	e000      	b.n	400020de <mvHwsPexConfig+0x286>
400020dc:	4a0d      	ldr	r2, [pc, #52]	; (40002114 <mvHwsPexConfig+0x2bc>)
400020de:	6014      	str	r4, [r2, #0]
400020e0:	3101      	adds	r1, #1
400020e2:	330c      	adds	r3, #12
400020e4:	4559      	cmp	r1, fp
400020e6:	d1de      	bne.n	400020a6 <mvHwsPexConfig+0x24e>
400020e8:	2000      	movs	r0, #0
400020ea:	b005      	add	sp, #20
400020ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400020f0:	d0080060 	andle	r0, r8, r0, rrx
400020f4:	d0018204 	andle	r8, r1, r4, lsl #4
400020f8:	000249f0 	strdeq	r4, [r2], -r0
400020fc:	d0081a64 	andle	r1, r8, r4, ror #20
40002100:	d008006c 	andle	r0, r8, ip, rrx
40002104:	4000f166 	andmi	pc, r0, r6, ror #2
40002108:	d0080070 	andle	r0, r8, r0, ror r0
4000210c:	d0080090 	mulle	r8, r0, r0
40002110:	d0081a00 	andle	r1, r8, r0, lsl #20
40002114:	d0080000 	andle	r0, r8, r0

Disassembly of section .text.mvHwsSerdesSeqInit:

40002118 <mvHwsSerdesSeqInit>:
mvHwsSerdesSeqInit():
40002118:	b508      	push	{r3, lr}
4000211a:	f7fe fe95 	bl	40000e48 <mvHwsSerdesSeqDbInit>
4000211e:	2800      	cmp	r0, #0
40002120:	d003      	beq.n	4000212a <mvHwsSerdesSeqInit+0x12>
40002122:	4802      	ldr	r0, [pc, #8]	; (4000212c <mvHwsSerdesSeqInit+0x14>)
40002124:	f00c f95e 	bl	4000e3e4 <mvPrintf>
40002128:	2001      	movs	r0, #1
4000212a:	bd08      	pop	{r3, pc}
4000212c:	4000f17f 	andmi	pc, r0, pc, ror r1	; <UNPREDICTABLE>

Disassembly of section .text.mvSerdesPowerUpCtrlExt:

40002130 <mvSerdesPowerUpCtrlExt>:
mvSerdesPowerUpCtrlExt():
40002130:	2010      	movs	r0, #16
40002132:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesSiliconRefClockGet:

40002134 <mvHwsSerdesSiliconRefClockGet>:
mvHwsSerdesSiliconRefClockGet():
40002134:	2000      	movs	r0, #0
40002136:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesGetMaxLane:

40002138 <mvHwsSerdesGetMaxLane>:
mvHwsSerdesGetMaxLane():
40002138:	b508      	push	{r3, lr}
4000213a:	f00c fbd5 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
4000213e:	280a      	cmp	r0, #10
40002140:	d80e      	bhi.n	40002160 <mvHwsSerdesGetMaxLane+0x28>
40002142:	2301      	movs	r3, #1
40002144:	fa03 f000 	lsl.w	r0, r3, r0
40002148:	f240 6304 	movw	r3, #1540	; 0x604
4000214c:	4003      	ands	r3, r0
4000214e:	b95b      	cbnz	r3, 40002168 <mvHwsSerdesGetMaxLane+0x30>
40002150:	f010 0f0a 	tst.w	r0, #10
40002154:	d102      	bne.n	4000215c <mvHwsSerdesGetMaxLane+0x24>
40002156:	07c3      	lsls	r3, r0, #31
40002158:	d408      	bmi.n	4000216c <mvHwsSerdesGetMaxLane+0x34>
4000215a:	e001      	b.n	40002160 <mvHwsSerdesGetMaxLane+0x28>
4000215c:	2006      	movs	r0, #6
4000215e:	bd08      	pop	{r3, pc}
40002160:	4803      	ldr	r0, [pc, #12]	; (40002170 <mvHwsSerdesGetMaxLane+0x38>)
40002162:	4904      	ldr	r1, [pc, #16]	; (40002174 <mvHwsSerdesGetMaxLane+0x3c>)
40002164:	f00c f93e 	bl	4000e3e4 <mvPrintf>
40002168:	2004      	movs	r0, #4
4000216a:	bd08      	pop	{r3, pc}
4000216c:	2005      	movs	r0, #5
4000216e:	bd08      	pop	{r3, pc}
40002170:	4000f1b6 			; <UNDEFINED> instruction: 0x4000f1b6
40002174:	40011b7c 	andmi	r1, r1, ip, ror fp

Disassembly of section .text.mvHwsIsSerdesActive:

40002178 <mvHwsIsSerdesActive>:
mvHwsIsSerdesActive():
40002178:	b538      	push	{r3, r4, r5, lr}
4000217a:	4605      	mov	r5, r0
4000217c:	f00c fbb4 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
40002180:	1e04      	subs	r4, r0, #0
40002182:	d107      	bne.n	40002194 <mvHwsIsSerdesActive+0x1c>
40002184:	2d04      	cmp	r5, #4
40002186:	d105      	bne.n	40002194 <mvHwsIsSerdesActive+0x1c>
40002188:	480b      	ldr	r0, [pc, #44]	; (400021b8 <mvHwsIsSerdesActive+0x40>)
4000218a:	490c      	ldr	r1, [pc, #48]	; (400021bc <mvHwsIsSerdesActive+0x44>)
4000218c:	f00c f92a 	bl	4000e3e4 <mvPrintf>
40002190:	4620      	mov	r0, r4
40002192:	bd38      	pop	{r3, r4, r5, pc}
40002194:	f00c fba8 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
40002198:	b908      	cbnz	r0, 4000219e <mvHwsIsSerdesActive+0x26>
4000219a:	2d05      	cmp	r5, #5
4000219c:	d008      	beq.n	400021b0 <mvHwsIsSerdesActive+0x38>
4000219e:	f7ff ffcb 	bl	40002138 <mvHwsSerdesGetMaxLane>
400021a2:	4285      	cmp	r5, r0
400021a4:	d206      	bcs.n	400021b4 <mvHwsIsSerdesActive+0x3c>
400021a6:	2d06      	cmp	r5, #6
400021a8:	bf8c      	ite	hi
400021aa:	2000      	movhi	r0, #0
400021ac:	2001      	movls	r0, #1
400021ae:	bd38      	pop	{r3, r4, r5, pc}
400021b0:	2001      	movs	r0, #1
400021b2:	bd38      	pop	{r3, r4, r5, pc}
400021b4:	2000      	movs	r0, #0
400021b6:	bd38      	pop	{r3, r4, r5, pc}
400021b8:	4000f1e1 	andmi	pc, r0, r1, ror #3
400021bc:	40011b92 	mulmi	r1, r2, fp

Disassembly of section .text.mvHwsGetExtBaseAddr:

400021c0 <mvHwsGetExtBaseAddr>:
mvHwsGetExtBaseAddr():
400021c0:	6019      	str	r1, [r3, #0]
400021c2:	2000      	movs	r0, #0
400021c4:	9b00      	ldr	r3, [sp, #0]
400021c6:	601a      	str	r2, [r3, #0]
400021c8:	4770      	bx	lr

Disassembly of section .text.mvHwsSerdesGetPhySelectorVal:

400021cc <mvHwsSerdesGetPhySelectorVal>:
mvHwsSerdesGetPhySelectorVal():
400021cc:	2915      	cmp	r1, #21
400021ce:	b538      	push	{r3, r4, r5, lr}
400021d0:	4604      	mov	r4, r0
400021d2:	460d      	mov	r5, r1
400021d4:	d80a      	bhi.n	400021ec <mvHwsSerdesGetPhySelectorVal+0x20>
400021d6:	f7fe fd69 	bl	40000cac <mvHwsCtrlSerdesRevGet>
400021da:	2307      	movs	r3, #7
400021dc:	fb03 4405 	mla	r4, r3, r5, r4
400021e0:	b908      	cbnz	r0, 400021e6 <mvHwsSerdesGetPhySelectorVal+0x1a>
400021e2:	4b03      	ldr	r3, [pc, #12]	; (400021f0 <mvHwsSerdesGetPhySelectorVal+0x24>)
400021e4:	e000      	b.n	400021e8 <mvHwsSerdesGetPhySelectorVal+0x1c>
400021e6:	4b03      	ldr	r3, [pc, #12]	; (400021f4 <mvHwsSerdesGetPhySelectorVal+0x28>)
400021e8:	5d18      	ldrb	r0, [r3, r4]
400021ea:	bd38      	pop	{r3, r4, r5, pc}
400021ec:	20ff      	movs	r0, #255	; 0xff
400021ee:	bd38      	pop	{r3, r4, r5, pc}
400021f0:	40013e2c 	andmi	r3, r1, ip, lsr #28
400021f4:	40013b50 	andmi	r3, r1, r0, asr fp

Disassembly of section .text.mvHwsGetPhysicalSerdesNum:

400021f8 <mvHwsGetPhysicalSerdesNum>:
mvHwsGetPhysicalSerdesNum():
400021f8:	2804      	cmp	r0, #4
400021fa:	b508      	push	{r3, lr}
400021fc:	d105      	bne.n	4000220a <mvHwsGetPhysicalSerdesNum+0x12>
400021fe:	f00c fb73 	bl	4000e8e8 <mvSysEnvDeviceIdGet>
40002202:	2800      	cmp	r0, #0
40002204:	bf14      	ite	ne
40002206:	2004      	movne	r0, #4
40002208:	2005      	moveq	r0, #5
4000220a:	bd08      	pop	{r3, pc}

Disassembly of section .text.loadTopologyCustomer:

4000220c <loadTopologyCustomer>:
loadTopologyCustomer():
4000220c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000220e:	4607      	mov	r7, r0
40002210:	f00c f9c8 	bl	4000e5a4 <mvBoardIdGet>
40002214:	f00c fa0f 	bl	4000e636 <mvBoardIdIndexGet>
40002218:	4b13      	ldr	r3, [pc, #76]	; (40002268 <loadTopologyCustomer+0x5c>)
4000221a:	2554      	movs	r5, #84	; 0x54
4000221c:	463c      	mov	r4, r7
4000221e:	2600      	movs	r6, #0
40002220:	fb05 3500 	mla	r5, r5, r0, r3
40002224:	e014      	b.n	40002250 <loadTopologyCustomer+0x44>
40002226:	f815 3c0a 	ldrb.w	r3, [r5, #-10]
4000222a:	3601      	adds	r6, #1
4000222c:	f804 3c0a 	strb.w	r3, [r4, #-10]
40002230:	f815 3c0b 	ldrb.w	r3, [r5, #-11]
40002234:	f804 3c0b 	strb.w	r3, [r4, #-11]
40002238:	f815 3c0c 	ldrb.w	r3, [r5, #-12]
4000223c:	f804 3c0c 	strb.w	r3, [r4, #-12]
40002240:	f855 3c08 	ldr.w	r3, [r5, #-8]
40002244:	f844 3c08 	str.w	r3, [r4, #-8]
40002248:	f855 3c04 	ldr.w	r3, [r5, #-4]
4000224c:	f844 3c04 	str.w	r3, [r4, #-4]
40002250:	f7ff ff72 	bl	40002138 <mvHwsSerdesGetMaxLane>
40002254:	350c      	adds	r5, #12
40002256:	340c      	adds	r4, #12
40002258:	4286      	cmp	r6, r0
4000225a:	d3e4      	bcc.n	40002226 <loadTopologyCustomer+0x1a>
4000225c:	4638      	mov	r0, r7
4000225e:	f7ff f8ef 	bl	40001440 <updateUsb3DeviceConfig>
40002262:	2000      	movs	r0, #0
40002264:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40002266:	bf00      	nop
40002268:	40013ec8 	andmi	r3, r1, r8, asr #29

Disassembly of section .text.ddr3GetTopologyMap:

4000226c <ddr3GetTopologyMap>:
ddr3GetTopologyMap():
4000226c:	b538      	push	{r3, r4, r5, lr}
4000226e:	4605      	mov	r5, r0
40002270:	f00c f998 	bl	4000e5a4 <mvBoardIdGet>
40002274:	f00c f9df 	bl	4000e636 <mvBoardIdIndexGet>
40002278:	4604      	mov	r4, r0
4000227a:	4809      	ldr	r0, [pc, #36]	; (400022a0 <ddr3GetTopologyMap+0x34>)
4000227c:	4621      	mov	r1, r4
4000227e:	f00c f8b1 	bl	4000e3e4 <mvPrintf>
40002282:	2c47      	cmp	r4, #71	; 0x47
40002284:	d806      	bhi.n	40002294 <ddr3GetTopologyMap+0x28>
40002286:	4b07      	ldr	r3, [pc, #28]	; (400022a4 <ddr3GetTopologyMap+0x38>)
40002288:	2260      	movs	r2, #96	; 0x60
4000228a:	2000      	movs	r0, #0
4000228c:	fb02 3404 	mla	r4, r2, r4, r3
40002290:	602c      	str	r4, [r5, #0]
40002292:	bd38      	pop	{r3, r4, r5, pc}
40002294:	4804      	ldr	r0, [pc, #16]	; (400022a8 <ddr3GetTopologyMap+0x3c>)
40002296:	4621      	mov	r1, r4
40002298:	f00c f8a4 	bl	4000e3e4 <mvPrintf>
4000229c:	2010      	movs	r0, #16
4000229e:	bd38      	pop	{r3, r4, r5, pc}
400022a0:	4000f212 	andmi	pc, r0, r2, lsl r2	; <UNPREDICTABLE>
400022a4:	40014048 	andmi	r4, r1, r8, asr #32
400022a8:	4000f234 	andmi	pc, r0, r4, lsr r2	; <UNPREDICTABLE>

Disassembly of section .text.ddr3LoadTopologyMap:

400022ac <ddr3LoadTopologyMap>:
ddr3LoadTopologyMap():
400022ac:	b513      	push	{r0, r1, r4, lr}
400022ae:	a802      	add	r0, sp, #8
400022b0:	2300      	movs	r3, #0
400022b2:	f840 3d04 	str.w	r3, [r0, #-4]!
400022b6:	f7ff ffd9 	bl	4000226c <ddr3GetTopologyMap>
400022ba:	1e04      	subs	r4, r0, #0
400022bc:	d007      	beq.n	400022ce <ddr3LoadTopologyMap+0x22>
400022be:	4806      	ldr	r0, [pc, #24]	; (400022d8 <ddr3LoadTopologyMap+0x2c>)
400022c0:	4621      	mov	r1, r4
400022c2:	4a06      	ldr	r2, [pc, #24]	; (400022dc <ddr3LoadTopologyMap+0x30>)
400022c4:	f240 2359 	movw	r3, #601	; 0x259
400022c8:	f00c f88c 	bl	4000e3e4 <mvPrintf>
400022cc:	e002      	b.n	400022d4 <ddr3LoadTopologyMap+0x28>
400022ce:	9901      	ldr	r1, [sp, #4]
400022d0:	f008 fe92 	bl	4000aff8 <ddr3TipSetTopologyMap>
400022d4:	4620      	mov	r0, r4
400022d6:	bd1c      	pop	{r2, r3, r4, pc}
400022d8:	4000f268 	andmi	pc, r0, r8, ror #4
400022dc:	4000f285 	andmi	pc, r0, r5, lsl #5

Disassembly of section .text.ddr3NewTipDlbConfig:

400022e0 <ddr3NewTipDlbConfig>:
ddr3NewTipDlbConfig():
400022e0:	b508      	push	{r3, lr}
400022e2:	f00c fb39 	bl	4000e958 <mvSysEnvDlbConfigPtrGet>
400022e6:	e004      	b.n	400022f2 <ddr3NewTipDlbConfig+0x12>
400022e8:	f850 2c04 	ldr.w	r2, [r0, #-4]
400022ec:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
400022f0:	601a      	str	r2, [r3, #0]
400022f2:	f850 3b08 	ldr.w	r3, [r0], #8
400022f6:	2b00      	cmp	r3, #0
400022f8:	d1f6      	bne.n	400022e8 <ddr3NewTipDlbConfig+0x8>
400022fa:	4b03      	ldr	r3, [pc, #12]	; (40002308 <ddr3NewTipDlbConfig+0x28>)
400022fc:	681a      	ldr	r2, [r3, #0]
400022fe:	f042 025d 	orr.w	r2, r2, #93	; 0x5d
40002302:	601a      	str	r2, [r3, #0]
40002304:	bd08      	pop	{r3, pc}
40002306:	bf00      	nop
40002308:	d0001700 	andle	r1, r0, r0, lsl #14

Disassembly of section .text.ddr3GetBusWidth:

4000230c <ddr3GetBusWidth>:
ddr3GetBusWidth():
4000230c:	4b03      	ldr	r3, [pc, #12]	; (4000231c <ddr3GetBusWidth+0x10>)
4000230e:	681b      	ldr	r3, [r3, #0]
40002310:	f413 4f00 	tst.w	r3, #32768	; 0x8000
40002314:	bf14      	ite	ne
40002316:	2020      	movne	r0, #32
40002318:	2010      	moveq	r0, #16
4000231a:	4770      	bx	lr
4000231c:	d0001400 	andle	r1, r0, r0, lsl #8

Disassembly of section .text.ddr3GetDeviceWidth:

40002320 <ddr3GetDeviceWidth>:
ddr3GetDeviceWidth():
40002320:	4b05      	ldr	r3, [pc, #20]	; (40002338 <ddr3GetDeviceWidth+0x18>)
40002322:	2203      	movs	r2, #3
40002324:	0080      	lsls	r0, r0, #2
40002326:	fa02 f200 	lsl.w	r2, r2, r0
4000232a:	681b      	ldr	r3, [r3, #0]
4000232c:	4013      	ands	r3, r2
4000232e:	40c3      	lsrs	r3, r0
40002330:	bf14      	ite	ne
40002332:	2010      	movne	r0, #16
40002334:	2008      	moveq	r0, #8
40002336:	4770      	bx	lr
40002338:	d0001410 	andle	r1, r0, r0, lsl r4

Disassembly of section .text.ddr3GetDeviceSize:

4000233c <ddr3GetDeviceSize>:
ddr3GetDeviceSize():
4000233c:	4b0b      	ldr	r3, [pc, #44]	; (4000236c <ddr3GetDeviceSize+0x30>)
4000233e:	681a      	ldr	r2, [r3, #0]
40002340:	f100 0314 	add.w	r3, r0, #20
40002344:	0080      	lsls	r0, r0, #2
40002346:	3002      	adds	r0, #2
40002348:	fa22 f303 	lsr.w	r3, r2, r3
4000234c:	fa22 f200 	lsr.w	r2, r2, r0
40002350:	f003 0301 	and.w	r3, r3, #1
40002354:	f002 0203 	and.w	r2, r2, #3
40002358:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
4000235c:	2b05      	cmp	r3, #5
4000235e:	bf96      	itet	ls
40002360:	4a03      	ldrls	r2, [pc, #12]	; (40002370 <ddr3GetDeviceSize+0x34>)
40002362:	4804      	ldrhi	r0, [pc, #16]	; (40002374 <ddr3GetDeviceSize+0x38>)
40002364:	f852 0023 	ldrls.w	r0, [r2, r3, lsl #2]
40002368:	4770      	bx	lr
4000236a:	bf00      	nop
4000236c:	d0001410 	andle	r1, r0, r0, lsl r4
40002370:	40011ba8 	andmi	r1, r1, r8, lsr #23
40002374:	3c23d70a 	stccc	7, cr13, [r3], #-40	; 0xffffffd8

Disassembly of section .text.ddr3CalcMemCsSize:

40002378 <ddr3CalcMemCsSize>:
ddr3CalcMemCsSize():
40002378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000237a:	4605      	mov	r5, r0
4000237c:	460c      	mov	r4, r1
4000237e:	f7ff ffc5 	bl	4000230c <ddr3GetBusWidth>
40002382:	4607      	mov	r7, r0
40002384:	4628      	mov	r0, r5
40002386:	f7ff ffcb 	bl	40002320 <ddr3GetDeviceWidth>
4000238a:	4606      	mov	r6, r0
4000238c:	4628      	mov	r0, r5
4000238e:	f7ff ffd5 	bl	4000233c <ddr3GetDeviceSize>
40002392:	4631      	mov	r1, r6
40002394:	4605      	mov	r5, r0
40002396:	4638      	mov	r0, r7
40002398:	f7fd ee88 	blx	400000ac <__aeabi_uidiv>
4000239c:	f7fe e97c 	blx	40000698 <__aeabi_ui2f>
400023a0:	4629      	mov	r1, r5
400023a2:	f7fe e9d4 	blx	4000074c <__aeabi_fmul>
400023a6:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
400023aa:	f7fe e9d0 	blx	4000074c <__aeabi_fmul>
400023ae:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
400023b2:	4605      	mov	r5, r0
400023b4:	f7fe eb92 	blx	40000adc <__aeabi_fcmpeq>
400023b8:	b110      	cbz	r0, 400023c0 <ddr3CalcMemCsSize+0x48>
400023ba:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
400023be:	e022      	b.n	40002406 <ddr3CalcMemCsSize+0x8e>
400023c0:	4628      	mov	r0, r5
400023c2:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
400023c6:	f7fe eb8a 	blx	40000adc <__aeabi_fcmpeq>
400023ca:	b110      	cbz	r0, 400023d2 <ddr3CalcMemCsSize+0x5a>
400023cc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
400023d0:	e019      	b.n	40002406 <ddr3CalcMemCsSize+0x8e>
400023d2:	4628      	mov	r0, r5
400023d4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
400023d8:	f7fe eb80 	blx	40000adc <__aeabi_fcmpeq>
400023dc:	b110      	cbz	r0, 400023e4 <ddr3CalcMemCsSize+0x6c>
400023de:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
400023e2:	e010      	b.n	40002406 <ddr3CalcMemCsSize+0x8e>
400023e4:	4628      	mov	r0, r5
400023e6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
400023ea:	f7fe eb78 	blx	40000adc <__aeabi_fcmpeq>
400023ee:	b110      	cbz	r0, 400023f6 <ddr3CalcMemCsSize+0x7e>
400023f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
400023f4:	e007      	b.n	40002406 <ddr3CalcMemCsSize+0x8e>
400023f6:	4628      	mov	r0, r5
400023f8:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
400023fc:	f7fe eb6e 	blx	40000adc <__aeabi_fcmpeq>
40002400:	b120      	cbz	r0, 4000240c <ddr3CalcMemCsSize+0x94>
40002402:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40002406:	6023      	str	r3, [r4, #0]
40002408:	2000      	movs	r0, #0
4000240a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000240c:	2002      	movs	r0, #2
4000240e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

Disassembly of section .text.ddr3FastPathDynamicCsSizeConfig:

40002410 <ddr3FastPathDynamicCsSizeConfig>:
ddr3FastPathDynamicCsSizeConfig():
40002410:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
40002414:	2500      	movs	r5, #0
40002416:	4e1d      	ldr	r6, [pc, #116]	; (4000248c <ddr3FastPathDynamicCsSizeConfig+0x7c>)
40002418:	af02      	add	r7, sp, #8
4000241a:	4682      	mov	sl, r0
4000241c:	462c      	mov	r4, r5
4000241e:	f04f 0901 	mov.w	r9, #1
40002422:	f64f 78ff 	movw	r8, #65535	; 0xffff
40002426:	f847 5d04 	str.w	r5, [r7, #-4]!
4000242a:	fa09 f304 	lsl.w	r3, r9, r4
4000242e:	ea13 0f0a 	tst.w	r3, sl
40002432:	d01f      	beq.n	40002474 <ddr3FastPathDynamicCsSizeConfig+0x64>
40002434:	4620      	mov	r0, r4
40002436:	4639      	mov	r1, r7
40002438:	f7ff ff9e 	bl	40002378 <ddr3CalcMemCsSize>
4000243c:	bb10      	cbnz	r0, 40002484 <ddr3FastPathDynamicCsSizeConfig+0x74>
4000243e:	9b01      	ldr	r3, [sp, #4]
40002440:	4a13      	ldr	r2, [pc, #76]	; (40002490 <ddr3FastPathDynamicCsSizeConfig+0x80>)
40002442:	1e59      	subs	r1, r3, #1
40002444:	0c09      	lsrs	r1, r1, #16
40002446:	0409      	lsls	r1, r1, #16
40002448:	430a      	orrs	r2, r1
4000244a:	f046 4150 	orr.w	r1, r6, #3489660928	; 0xd0000000
4000244e:	ea42 0284 	orr.w	r2, r2, r4, lsl #2
40002452:	600a      	str	r2, [r1, #0]
40002454:	1f31      	subs	r1, r6, #4
40002456:	fb03 f204 	mul.w	r2, r3, r4
4000245a:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
4000245e:	0c12      	lsrs	r2, r2, #16
40002460:	0412      	lsls	r2, r2, #16
40002462:	600a      	str	r2, [r1, #0]
40002464:	0c1a      	lsrs	r2, r3, #16
40002466:	eb02 4215 	add.w	r2, r2, r5, lsr #16
4000246a:	4542      	cmp	r2, r8
4000246c:	bf94      	ite	ls
4000246e:	18ed      	addls	r5, r5, r3
40002470:	f04f 4540 	movhi.w	r5, #3221225472	; 0xc0000000
40002474:	3401      	adds	r4, #1
40002476:	3608      	adds	r6, #8
40002478:	2c04      	cmp	r4, #4
4000247a:	d1d6      	bne.n	4000242a <ddr3FastPathDynamicCsSizeConfig+0x1a>
4000247c:	4b05      	ldr	r3, [pc, #20]	; (40002494 <ddr3FastPathDynamicCsSizeConfig+0x84>)
4000247e:	2000      	movs	r0, #0
40002480:	601d      	str	r5, [r3, #0]
40002482:	e000      	b.n	40002486 <ddr3FastPathDynamicCsSizeConfig+0x76>
40002484:	2001      	movs	r0, #1
40002486:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
4000248a:	bf00      	nop
4000248c:	00020184 	andeq	r0, r2, r4, lsl #3
40002490:	00ffffe1 	rscseq	pc, pc, r1, ror #31
40002494:	d0008c04 	andle	r8, r0, r4, lsl #24

Disassembly of section .text.ddr3Init:

40002498 <ddr3Init>:
ddr3Init():
40002498:	b5f0      	push	{r4, r5, r6, r7, lr}
4000249a:	b0a3      	sub	sp, #140	; 0x8c
4000249c:	f001 fdd2 	bl	40004044 <ddr3PrintVersion>
400024a0:	4b8a      	ldr	r3, [pc, #552]	; (400026cc <ddr3Init+0x234>)
400024a2:	681b      	ldr	r3, [r3, #0]
400024a4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
400024a8:	2b01      	cmp	r3, #1
400024aa:	d00d      	beq.n	400024c8 <ddr3Init+0x30>
400024ac:	d311      	bcc.n	400024d2 <ddr3Init+0x3a>
400024ae:	2b03      	cmp	r3, #3
400024b0:	d114      	bne.n	400024dc <ddr3Init+0x44>
400024b2:	4b87      	ldr	r3, [pc, #540]	; (400026d0 <ddr3Init+0x238>)
400024b4:	681a      	ldr	r2, [r3, #0]
400024b6:	f042 0210 	orr.w	r2, r2, #16
400024ba:	601a      	str	r2, [r3, #0]
400024bc:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
400024c0:	681a      	ldr	r2, [r3, #0]
400024c2:	f042 0210 	orr.w	r2, r2, #16
400024c6:	601a      	str	r2, [r3, #0]
400024c8:	4b82      	ldr	r3, [pc, #520]	; (400026d4 <ddr3Init+0x23c>)
400024ca:	681a      	ldr	r2, [r3, #0]
400024cc:	f042 0210 	orr.w	r2, r2, #16
400024d0:	601a      	str	r2, [r3, #0]
400024d2:	4b81      	ldr	r3, [pc, #516]	; (400026d8 <ddr3Init+0x240>)
400024d4:	681a      	ldr	r2, [r3, #0]
400024d6:	f042 0210 	orr.w	r2, r2, #16
400024da:	601a      	str	r2, [r3, #0]
400024dc:	f00c f90e 	bl	4000e6fc <mvSysEnvSuspendWakeupCheck>
400024e0:	2802      	cmp	r0, #2
400024e2:	d104      	bne.n	400024ee <ddr3Init+0x56>
400024e4:	4b7d      	ldr	r3, [pc, #500]	; (400026dc <ddr3Init+0x244>)
400024e6:	681a      	ldr	r2, [r3, #0]
400024e8:	f042 0202 	orr.w	r2, r2, #2
400024ec:	601a      	str	r2, [r3, #0]
400024ee:	4b7c      	ldr	r3, [pc, #496]	; (400026e0 <ddr3Init+0x248>)
400024f0:	681b      	ldr	r3, [r3, #0]
400024f2:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
400024f6:	d001      	beq.n	400024fc <ddr3Init+0x64>
400024f8:	487a      	ldr	r0, [pc, #488]	; (400026e4 <ddr3Init+0x24c>)
400024fa:	e0d6      	b.n	400026aa <ddr3Init+0x212>
400024fc:	497a      	ldr	r1, [pc, #488]	; (400026e8 <ddr3Init+0x250>)
400024fe:	4a7b      	ldr	r2, [pc, #492]	; (400026ec <ddr3Init+0x254>)
40002500:	6808      	ldr	r0, [r1, #0]
40002502:	4002      	ands	r2, r0
40002504:	a822      	add	r0, sp, #136	; 0x88
40002506:	f042 0224 	orr.w	r2, r2, #36	; 0x24
4000250a:	f442 325b 	orr.w	r2, r2, #224256	; 0x36c00
4000250e:	600a      	str	r2, [r1, #0]
40002510:	4a77      	ldr	r2, [pc, #476]	; (400026f0 <ddr3Init+0x258>)
40002512:	6013      	str	r3, [r2, #0]
40002514:	4a77      	ldr	r2, [pc, #476]	; (400026f4 <ddr3Init+0x25c>)
40002516:	f840 3d0c 	str.w	r3, [r0, #-12]!
4000251a:	6013      	str	r3, [r2, #0]
4000251c:	f7ff fea6 	bl	4000226c <ddr3GetTopologyMap>
40002520:	1e01      	subs	r1, r0, #0
40002522:	d006      	beq.n	40002532 <ddr3Init+0x9a>
40002524:	4874      	ldr	r0, [pc, #464]	; (400026f8 <ddr3Init+0x260>)
40002526:	f240 132f 	movw	r3, #303	; 0x12f
4000252a:	4a74      	ldr	r2, [pc, #464]	; (400026fc <ddr3Init+0x264>)
4000252c:	f00b ff5a 	bl	4000e3e4 <mvPrintf>
40002530:	e03e      	b.n	400025b0 <ddr3Init+0x118>
40002532:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
40002534:	aa01      	add	r2, sp, #4
40002536:	791e      	ldrb	r6, [r3, #4]
40002538:	4b71      	ldr	r3, [pc, #452]	; (40002700 <ddr3Init+0x268>)
4000253a:	6019      	str	r1, [r3, #0]
4000253c:	4b71      	ldr	r3, [pc, #452]	; (40002704 <ddr3Init+0x26c>)
4000253e:	4972      	ldr	r1, [pc, #456]	; (40002708 <ddr3Init+0x270>)
40002540:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
40002544:	3304      	adds	r3, #4
40002546:	428b      	cmp	r3, r1
40002548:	6800      	ldr	r0, [r0, #0]
4000254a:	f842 0b04 	str.w	r0, [r2], #4
4000254e:	d1f7      	bne.n	40002540 <ddr3Init+0xa8>
40002550:	2200      	movs	r2, #0
40002552:	2501      	movs	r5, #1
40002554:	4613      	mov	r3, r2
40002556:	4614      	mov	r4, r2
40002558:	fa05 f103 	lsl.w	r1, r5, r3
4000255c:	4231      	tst	r1, r6
4000255e:	d024      	beq.n	400025aa <ddr3Init+0x112>
40002560:	2b02      	cmp	r3, #2
40002562:	d008      	beq.n	40002576 <ddr3Init+0xde>
40002564:	2b03      	cmp	r3, #3
40002566:	d009      	beq.n	4000257c <ddr3Init+0xe4>
40002568:	2b01      	cmp	r3, #1
4000256a:	bf0c      	ite	eq
4000256c:	f44f 6150 	moveq.w	r1, #3328	; 0xd00
40002570:	f44f 6160 	movne.w	r1, #3584	; 0xe00
40002574:	e004      	b.n	40002580 <ddr3Init+0xe8>
40002576:	f44f 6130 	mov.w	r1, #2816	; 0xb00
4000257a:	e001      	b.n	40002580 <ddr3Init+0xe8>
4000257c:	f44f 61e0 	mov.w	r1, #1792	; 0x700
40002580:	4862      	ldr	r0, [pc, #392]	; (4000270c <ddr3Init+0x274>)
40002582:	4308      	orrs	r0, r1
40002584:	0111      	lsls	r1, r2, #4
40002586:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
4000258a:	f101 0740 	add.w	r7, r1, #64	; 0x40
4000258e:	f047 4750 	orr.w	r7, r7, #3489660928	; 0xd0000000
40002592:	6038      	str	r0, [r7, #0]
40002594:	f101 0044 	add.w	r0, r1, #68	; 0x44
40002598:	3148      	adds	r1, #72	; 0x48
4000259a:	0717      	lsls	r7, r2, #28
4000259c:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
400025a0:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
400025a4:	3201      	adds	r2, #1
400025a6:	6007      	str	r7, [r0, #0]
400025a8:	600c      	str	r4, [r1, #0]
400025aa:	3301      	adds	r3, #1
400025ac:	2b04      	cmp	r3, #4
400025ae:	d1d3      	bne.n	40002558 <ddr3Init+0xc0>
400025b0:	f7ff fe7c 	bl	400022ac <ddr3LoadTopologyMap>
400025b4:	1e04      	subs	r4, r0, #0
400025b6:	d001      	beq.n	400025bc <ddr3Init+0x124>
400025b8:	4855      	ldr	r0, [pc, #340]	; (40002710 <ddr3Init+0x278>)
400025ba:	e049      	b.n	40002650 <ddr3Init+0x1b8>
400025bc:	4d55      	ldr	r5, [pc, #340]	; (40002714 <ddr3Init+0x27c>)
400025be:	4628      	mov	r0, r5
400025c0:	f7ff fe54 	bl	4000226c <ddr3GetTopologyMap>
400025c4:	1e04      	subs	r4, r0, #0
400025c6:	d005      	beq.n	400025d4 <ddr3Init+0x13c>
400025c8:	484b      	ldr	r0, [pc, #300]	; (400026f8 <ddr3Init+0x260>)
400025ca:	4621      	mov	r1, r4
400025cc:	4a4b      	ldr	r2, [pc, #300]	; (400026fc <ddr3Init+0x264>)
400025ce:	f240 3362 	movw	r3, #866	; 0x362
400025d2:	e017      	b.n	40002604 <ddr3Init+0x16c>
400025d4:	682b      	ldr	r3, [r5, #0]
400025d6:	aa20      	add	r2, sp, #128	; 0x80
400025d8:	7819      	ldrb	r1, [r3, #0]
400025da:	f002 fd03 	bl	40004fe4 <ddr3TipGetFirstActiveIf>
400025de:	1e04      	subs	r4, r0, #0
400025e0:	d005      	beq.n	400025ee <ddr3Init+0x156>
400025e2:	4845      	ldr	r0, [pc, #276]	; (400026f8 <ddr3Init+0x260>)
400025e4:	4621      	mov	r1, r4
400025e6:	4a45      	ldr	r2, [pc, #276]	; (400026fc <ddr3Init+0x264>)
400025e8:	f240 3365 	movw	r3, #869	; 0x365
400025ec:	e00a      	b.n	40002604 <ddr3Init+0x16c>
400025ee:	9920      	ldr	r1, [sp, #128]	; 0x80
400025f0:	aa21      	add	r2, sp, #132	; 0x84
400025f2:	f001 fdc1 	bl	40004178 <mvCalcCsNum>
400025f6:	1e04      	subs	r4, r0, #0
400025f8:	d007      	beq.n	4000260a <ddr3Init+0x172>
400025fa:	483f      	ldr	r0, [pc, #252]	; (400026f8 <ddr3Init+0x260>)
400025fc:	4621      	mov	r1, r4
400025fe:	4a3f      	ldr	r2, [pc, #252]	; (400026fc <ddr3Init+0x264>)
40002600:	f240 3367 	movw	r3, #871	; 0x367
40002604:	f00b feee 	bl	4000e3e4 <mvPrintf>
40002608:	e054      	b.n	400026b4 <ddr3Init+0x21c>
4000260a:	23a0      	movs	r3, #160	; 0xa0
4000260c:	9311      	str	r3, [sp, #68]	; 0x44
4000260e:	230a      	movs	r3, #10
40002610:	9312      	str	r3, [sp, #72]	; 0x48
40002612:	237b      	movs	r3, #123	; 0x7b
40002614:	9313      	str	r3, [sp, #76]	; 0x4c
40002616:	9314      	str	r3, [sp, #80]	; 0x50
40002618:	234a      	movs	r3, #74	; 0x4a
4000261a:	9315      	str	r3, [sp, #84]	; 0x54
4000261c:	a911      	add	r1, sp, #68	; 0x44
4000261e:	9316      	str	r3, [sp, #88]	; 0x58
40002620:	232d      	movs	r3, #45	; 0x2d
40002622:	9317      	str	r3, [sp, #92]	; 0x5c
40002624:	9318      	str	r3, [sp, #96]	; 0x60
40002626:	9319      	str	r3, [sp, #100]	; 0x64
40002628:	931a      	str	r3, [sp, #104]	; 0x68
4000262a:	2302      	movs	r3, #2
4000262c:	931b      	str	r3, [sp, #108]	; 0x6c
4000262e:	2344      	movs	r3, #68	; 0x44
40002630:	931d      	str	r3, [sp, #116]	; 0x74
40002632:	9b21      	ldr	r3, [sp, #132]	; 0x84
40002634:	941e      	str	r4, [sp, #120]	; 0x78
40002636:	2b01      	cmp	r3, #1
40002638:	bf0c      	ite	eq
4000263a:	f44f 3380 	moveq.w	r3, #65536	; 0x10000
4000263e:	f04f 1312 	movne.w	r3, #1179666	; 0x120012
40002642:	2000      	movs	r0, #0
40002644:	931c      	str	r3, [sp, #112]	; 0x70
40002646:	f001 fd03 	bl	40004050 <ddr3TipTuneTrainingParams>
4000264a:	1e04      	subs	r4, r0, #0
4000264c:	d035      	beq.n	400026ba <ddr3Init+0x222>
4000264e:	4832      	ldr	r0, [pc, #200]	; (40002718 <ddr3Init+0x280>)
40002650:	4b32      	ldr	r3, [pc, #200]	; (4000271c <ddr3Init+0x284>)
40002652:	6819      	ldr	r1, [r3, #0]
40002654:	f00b fec6 	bl	4000e3e4 <mvPrintf>
40002658:	e02c      	b.n	400026b4 <ddr3Init+0x21c>
4000265a:	f00c f981 	bl	4000e960 <mvSysEnvGetCSEnaFromReg>
4000265e:	4b29      	ldr	r3, [pc, #164]	; (40002704 <ddr3Init+0x26c>)
40002660:	4929      	ldr	r1, [pc, #164]	; (40002708 <ddr3Init+0x270>)
40002662:	aa01      	add	r2, sp, #4
40002664:	4604      	mov	r4, r0
40002666:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
4000266a:	f852 5b04 	ldr.w	r5, [r2], #4
4000266e:	3304      	adds	r3, #4
40002670:	428b      	cmp	r3, r1
40002672:	6005      	str	r5, [r0, #0]
40002674:	d1f7      	bne.n	40002666 <ddr3Init+0x1ce>
40002676:	4b29      	ldr	r3, [pc, #164]	; (4000271c <ddr3Init+0x284>)
40002678:	4829      	ldr	r0, [pc, #164]	; (40002720 <ddr3Init+0x288>)
4000267a:	6819      	ldr	r1, [r3, #0]
4000267c:	f00b feb2 	bl	4000e3e4 <mvPrintf>
40002680:	4620      	mov	r0, r4
40002682:	f7ff fec5 	bl	40002410 <ddr3FastPathDynamicCsSizeConfig>
40002686:	b110      	cbz	r0, 4000268e <ddr3Init+0x1f6>
40002688:	4826      	ldr	r0, [pc, #152]	; (40002724 <ddr3Init+0x28c>)
4000268a:	f00b feab 	bl	4000e3e4 <mvPrintf>
4000268e:	4b14      	ldr	r3, [pc, #80]	; (400026e0 <ddr3Init+0x248>)
40002690:	681a      	ldr	r2, [r3, #0]
40002692:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
40002696:	601a      	str	r2, [r3, #0]
40002698:	f7ff fe22 	bl	400022e0 <ddr3NewTipDlbConfig>
4000269c:	f009 f8b0 	bl	4000b800 <ddr3IfEccEnabled>
400026a0:	2801      	cmp	r0, #1
400026a2:	d101      	bne.n	400026a8 <ddr3Init+0x210>
400026a4:	f009 fb12 	bl	4000bccc <ddr3NewTipEccScrub>
400026a8:	481f      	ldr	r0, [pc, #124]	; (40002728 <ddr3Init+0x290>)
400026aa:	4b1c      	ldr	r3, [pc, #112]	; (4000271c <ddr3Init+0x284>)
400026ac:	2400      	movs	r4, #0
400026ae:	6819      	ldr	r1, [r3, #0]
400026b0:	f00b fe98 	bl	4000e3e4 <mvPrintf>
400026b4:	4620      	mov	r0, r4
400026b6:	b023      	add	sp, #140	; 0x8c
400026b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
400026ba:	200b      	movs	r0, #11
400026bc:	2103      	movs	r1, #3
400026be:	f000 f835 	bl	4000272c <ddr3HwsSetLogLevel>
400026c2:	f009 f927 	bl	4000b914 <ddr3HwsHwTraining>
400026c6:	1e04      	subs	r4, r0, #0
400026c8:	d0c7      	beq.n	4000265a <ddr3Init+0x1c2>
400026ca:	e7c0      	b.n	4000264e <ddr3Init+0x1b6>
400026cc:	d0018600 	andle	r8, r1, r0, lsl #12
400026d0:	d0021b00 	andle	r1, r2, r0, lsl #22
400026d4:	d0021900 	andle	r1, r2, r0, lsl #18
400026d8:	d0021800 	andle	r1, r2, r0, lsl #16
400026dc:	d0001480 	andle	r1, r0, r0, lsl #9
400026e0:	d00182d0 	ldrdle	r8, [r1], -r0
400026e4:	4000f297 	mulmi	r0, r7, r2
400026e8:	d00015c8 	andle	r1, r0, r8, asr #11
400026ec:	fffc01c0 			; <UNDEFINED> instruction: 0xfffc01c0
400026f0:	d00014a8 	andle	r1, r0, r8, lsr #9
400026f4:	d0008c04 	andle	r8, r0, r4, lsl #24
400026f8:	4000f268 	andmi	pc, r0, r8, ror #4
400026fc:	4000f285 	andmi	pc, r0, r5, lsl #5
40002700:	d00200e8 	andle	r0, r2, r8, ror #1
40002704:	00020040 	andeq	r0, r2, r0, asr #32
40002708:	00020080 	andeq	r0, r2, r0, lsl #1
4000270c:	0fff0001 	svceq	0x00ff0001
40002710:	4000f2c0 	andmi	pc, r0, r0, asr #5
40002714:	400205d8 	ldrdmi	r0, [r2], -r8
40002718:	4000f2ed 	andmi	pc, r0, sp, ror #5
4000271c:	40014040 	andmi	r4, r1, r0, asr #32
40002720:	4000f30c 	andmi	pc, r0, ip, lsl #6
40002724:	4000f34e 	andmi	pc, r0, lr, asr #6
40002728:	4000f376 	andmi	pc, r0, r6, ror r3	; <UNPREDICTABLE>

Disassembly of section .text.ddr3HwsSetLogLevel:

4000272c <ddr3HwsSetLogLevel>:
ddr3HwsSetLogLevel():
4000272c:	280a      	cmp	r0, #10
4000272e:	d81c      	bhi.n	4000276a <ddr3HwsSetLogLevel+0x3e>
40002730:	e8df f000 	tbb	[pc, r0]
40002734:	0c0a0806 	stceq	8, cr0, [sl], {6}
40002738:	111b1b0e 	tstne	fp, lr, lsl #22
4000273c:	00151329 	andseq	r1, r5, r9, lsr #6
40002740:	4b12      	ldr	r3, [pc, #72]	; (4000278c <ddr3HwsSetLogLevel+0x60>)
40002742:	e021      	b.n	40002788 <ddr3HwsSetLogLevel+0x5c>
40002744:	4b12      	ldr	r3, [pc, #72]	; (40002790 <ddr3HwsSetLogLevel+0x64>)
40002746:	e01f      	b.n	40002788 <ddr3HwsSetLogLevel+0x5c>
40002748:	4b12      	ldr	r3, [pc, #72]	; (40002794 <ddr3HwsSetLogLevel+0x68>)
4000274a:	e01d      	b.n	40002788 <ddr3HwsSetLogLevel+0x5c>
4000274c:	4b12      	ldr	r3, [pc, #72]	; (40002798 <ddr3HwsSetLogLevel+0x6c>)
4000274e:	e01b      	b.n	40002788 <ddr3HwsSetLogLevel+0x5c>
40002750:	4b12      	ldr	r3, [pc, #72]	; (4000279c <ddr3HwsSetLogLevel+0x70>)
40002752:	6019      	str	r1, [r3, #0]
40002754:	4770      	bx	lr
40002756:	4b12      	ldr	r3, [pc, #72]	; (400027a0 <ddr3HwsSetLogLevel+0x74>)
40002758:	e016      	b.n	40002788 <ddr3HwsSetLogLevel+0x5c>
4000275a:	4b12      	ldr	r3, [pc, #72]	; (400027a4 <ddr3HwsSetLogLevel+0x78>)
4000275c:	e014      	b.n	40002788 <ddr3HwsSetLogLevel+0x5c>
4000275e:	2901      	cmp	r1, #1
40002760:	4b11      	ldr	r3, [pc, #68]	; (400027a8 <ddr3HwsSetLogLevel+0x7c>)
40002762:	d011      	beq.n	40002788 <ddr3HwsSetLogLevel+0x5c>
40002764:	2200      	movs	r2, #0
40002766:	701a      	strb	r2, [r3, #0]
40002768:	4770      	bx	lr
4000276a:	4b08      	ldr	r3, [pc, #32]	; (4000278c <ddr3HwsSetLogLevel+0x60>)
4000276c:	7019      	strb	r1, [r3, #0]
4000276e:	4b08      	ldr	r3, [pc, #32]	; (40002790 <ddr3HwsSetLogLevel+0x64>)
40002770:	7019      	strb	r1, [r3, #0]
40002772:	4b08      	ldr	r3, [pc, #32]	; (40002794 <ddr3HwsSetLogLevel+0x68>)
40002774:	7019      	strb	r1, [r3, #0]
40002776:	4b08      	ldr	r3, [pc, #32]	; (40002798 <ddr3HwsSetLogLevel+0x6c>)
40002778:	7019      	strb	r1, [r3, #0]
4000277a:	4b08      	ldr	r3, [pc, #32]	; (4000279c <ddr3HwsSetLogLevel+0x70>)
4000277c:	6019      	str	r1, [r3, #0]
4000277e:	4b08      	ldr	r3, [pc, #32]	; (400027a0 <ddr3HwsSetLogLevel+0x74>)
40002780:	7019      	strb	r1, [r3, #0]
40002782:	4b08      	ldr	r3, [pc, #32]	; (400027a4 <ddr3HwsSetLogLevel+0x78>)
40002784:	7019      	strb	r1, [r3, #0]
40002786:	4b09      	ldr	r3, [pc, #36]	; (400027ac <ddr3HwsSetLogLevel+0x80>)
40002788:	7019      	strb	r1, [r3, #0]
4000278a:	4770      	bx	lr
4000278c:	4001416e 	andmi	r4, r1, lr, ror #2
40002790:	40014169 	andmi	r4, r1, r9, ror #2
40002794:	4001416f 	andmi	r4, r1, pc, ror #2
40002798:	4001416d 	andmi	r4, r1, sp, ror #2
4000279c:	40014174 	andmi	r4, r1, r4, ror r1
400027a0:	40014178 	andmi	r4, r1, r8, ror r1
400027a4:	40014168 	andmi	r4, r1, r8, ror #2
400027a8:	4002095c 	andmi	r0, r2, ip, asr r9
400027ac:	40014170 	andmi	r4, r1, r0, ror r1

Disassembly of section .text.ddr3TipRegDump:

400027b0 <ddr3TipRegDump>:
ddr3TipRegDump():
400027b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400027b4:	2102      	movs	r1, #2
400027b6:	b087      	sub	sp, #28
400027b8:	4607      	mov	r7, r0
400027ba:	f008 fc37 	bl	4000b02c <ddr3TipDevAttrGet>
400027be:	4e42      	ldr	r6, [pc, #264]	; (400028c8 <ddr3TipRegDump+0x118>)
400027c0:	f8df 9118 	ldr.w	r9, [pc, #280]	; 400028dc <ddr3TipRegDump+0x12c>
400027c4:	ad05      	add	r5, sp, #20
400027c6:	f44f 54a0 	mov.w	r4, #5120	; 0x1400
400027ca:	f04f 38ff 	mov.w	r8, #4294967295
400027ce:	f641 1bf0 	movw	fp, #6640	; 0x19f0
400027d2:	fa5f fa80 	uxtb.w	sl, r0
400027d6:	483d      	ldr	r0, [pc, #244]	; (400028cc <ddr3TipRegDump+0x11c>)
400027d8:	f00b fe04 	bl	4000e3e4 <mvPrintf>
400027dc:	483c      	ldr	r0, [pc, #240]	; (400028d0 <ddr3TipRegDump+0x120>)
400027de:	4621      	mov	r1, r4
400027e0:	f00b fe00 	bl	4000e3e4 <mvPrintf>
400027e4:	6833      	ldr	r3, [r6, #0]
400027e6:	781b      	ldrb	r3, [r3, #0]
400027e8:	07d8      	lsls	r0, r3, #31
400027ea:	d50f      	bpl.n	4000280c <ddr3TipRegDump+0x5c>
400027ec:	2100      	movs	r1, #0
400027ee:	4638      	mov	r0, r7
400027f0:	4623      	mov	r3, r4
400027f2:	e88d 0120 	stmia.w	sp, {r5, r8}
400027f6:	460a      	mov	r2, r1
400027f8:	f001 ffac 	bl	40004754 <mvHwsDdr3TipIFRead>
400027fc:	f8c9 0000 	str.w	r0, [r9]
40002800:	2800      	cmp	r0, #0
40002802:	d14a      	bne.n	4000289a <ddr3TipRegDump+0xea>
40002804:	4832      	ldr	r0, [pc, #200]	; (400028d0 <ddr3TipRegDump+0x120>)
40002806:	9905      	ldr	r1, [sp, #20]
40002808:	f00b fdec 	bl	4000e3e4 <mvPrintf>
4000280c:	4831      	ldr	r0, [pc, #196]	; (400028d4 <ddr3TipRegDump+0x124>)
4000280e:	3404      	adds	r4, #4
40002810:	f00b fde8 	bl	4000e3e4 <mvPrintf>
40002814:	455c      	cmp	r4, fp
40002816:	d1e1      	bne.n	400027dc <ddr3TipRegDump+0x2c>
40002818:	482f      	ldr	r0, [pc, #188]	; (400028d8 <ddr3TipRegDump+0x128>)
4000281a:	2400      	movs	r4, #0
4000281c:	f00b fde2 	bl	4000e3e4 <mvPrintf>
40002820:	4e29      	ldr	r6, [pc, #164]	; (400028c8 <ddr3TipRegDump+0x118>)
40002822:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 400028dc <ddr3TipRegDump+0x12c>
40002826:	f10d 0810 	add.w	r8, sp, #16
4000282a:	4621      	mov	r1, r4
4000282c:	4828      	ldr	r0, [pc, #160]	; (400028d0 <ddr3TipRegDump+0x120>)
4000282e:	f00b fdd9 	bl	4000e3e4 <mvPrintf>
40002832:	6833      	ldr	r3, [r6, #0]
40002834:	781b      	ldrb	r3, [r3, #0]
40002836:	07d9      	lsls	r1, r3, #31
40002838:	d53b      	bpl.n	400028b2 <ddr3TipRegDump+0x102>
4000283a:	2500      	movs	r5, #0
4000283c:	e016      	b.n	4000286c <ddr3TipRegDump+0xbc>
4000283e:	6833      	ldr	r3, [r6, #0]
40002840:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002844:	fa43 f305 	asr.w	r3, r3, r5
40002848:	07da      	lsls	r2, r3, #31
4000284a:	d50e      	bpl.n	4000286a <ddr3TipRegDump+0xba>
4000284c:	2100      	movs	r1, #0
4000284e:	4638      	mov	r0, r7
40002850:	462b      	mov	r3, r5
40002852:	460a      	mov	r2, r1
40002854:	e88d 0112 	stmia.w	sp, {r1, r4, r8}
40002858:	f002 f888 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000285c:	f8c9 0000 	str.w	r0, [r9]
40002860:	b9d8      	cbnz	r0, 4000289a <ddr3TipRegDump+0xea>
40002862:	481b      	ldr	r0, [pc, #108]	; (400028d0 <ddr3TipRegDump+0x120>)
40002864:	9904      	ldr	r1, [sp, #16]
40002866:	f00b fdbd 	bl	4000e3e4 <mvPrintf>
4000286a:	3501      	adds	r5, #1
4000286c:	4555      	cmp	r5, sl
4000286e:	d3e6      	bcc.n	4000283e <ddr3TipRegDump+0x8e>
40002870:	2500      	movs	r5, #0
40002872:	e01c      	b.n	400028ae <ddr3TipRegDump+0xfe>
40002874:	6833      	ldr	r3, [r6, #0]
40002876:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000287a:	fa43 f305 	asr.w	r3, r3, r5
4000287e:	07db      	lsls	r3, r3, #31
40002880:	d514      	bpl.n	400028ac <ddr3TipRegDump+0xfc>
40002882:	2100      	movs	r1, #0
40002884:	2301      	movs	r3, #1
40002886:	4638      	mov	r0, r7
40002888:	e88d 0118 	stmia.w	sp, {r3, r4, r8}
4000288c:	460a      	mov	r2, r1
4000288e:	462b      	mov	r3, r5
40002890:	f002 f86c 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002894:	f8c9 0000 	str.w	r0, [r9]
40002898:	b120      	cbz	r0, 400028a4 <ddr3TipRegDump+0xf4>
4000289a:	f009 fa5f 	bl	4000bd5c <gtBreakOnFail>
4000289e:	4b0f      	ldr	r3, [pc, #60]	; (400028dc <ddr3TipRegDump+0x12c>)
400028a0:	6818      	ldr	r0, [r3, #0]
400028a2:	e00e      	b.n	400028c2 <ddr3TipRegDump+0x112>
400028a4:	480a      	ldr	r0, [pc, #40]	; (400028d0 <ddr3TipRegDump+0x120>)
400028a6:	9904      	ldr	r1, [sp, #16]
400028a8:	f00b fd9c 	bl	4000e3e4 <mvPrintf>
400028ac:	3501      	adds	r5, #1
400028ae:	4555      	cmp	r5, sl
400028b0:	d1e0      	bne.n	40002874 <ddr3TipRegDump+0xc4>
400028b2:	4808      	ldr	r0, [pc, #32]	; (400028d4 <ddr3TipRegDump+0x124>)
400028b4:	3401      	adds	r4, #1
400028b6:	f00b fd95 	bl	4000e3e4 <mvPrintf>
400028ba:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
400028be:	d1b4      	bne.n	4000282a <ddr3TipRegDump+0x7a>
400028c0:	2000      	movs	r0, #0
400028c2:	b007      	add	sp, #28
400028c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400028c8:	400205d8 	ldrdmi	r0, [r2], -r8
400028cc:	4000f3a6 	andmi	pc, r0, r6, lsr #7
400028d0:	4000f3bd 			; <UNDEFINED> instruction: 0x4000f3bd
400028d4:	400104a6 	andmi	r0, r1, r6, lsr #9
400028d8:	4000f3c3 	andmi	pc, r0, r3, asr #7
400028dc:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.mvHwsDdr3TipInitConfigFunc:

400028e0 <mvHwsDdr3TipInitConfigFunc>:
mvHwsDdr3TipInitConfigFunc():
400028e0:	b508      	push	{r3, lr}
400028e2:	b139      	cbz	r1, 400028f4 <mvHwsDdr3TipInitConfigFunc+0x14>
400028e4:	4b04      	ldr	r3, [pc, #16]	; (400028f8 <mvHwsDdr3TipInitConfigFunc+0x18>)
400028e6:	222c      	movs	r2, #44	; 0x2c
400028e8:	fb02 3000 	mla	r0, r2, r0, r3
400028ec:	f009 fa37 	bl	4000bd5e <osMemCpy>
400028f0:	2000      	movs	r0, #0
400028f2:	bd08      	pop	{r3, pc}
400028f4:	2004      	movs	r0, #4
400028f6:	bd08      	pop	{r3, pc}
400028f8:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipGetResultPtr:

400028fc <ddr3TipGetResultPtr>:
ddr3TipGetResultPtr():
400028fc:	4b01      	ldr	r3, [pc, #4]	; (40002904 <ddr3TipGetResultPtr+0x8>)
400028fe:	1818      	adds	r0, r3, r0
40002900:	4770      	bx	lr
40002902:	bf00      	nop
40002904:	400205b8 			; <UNDEFINED> instruction: 0x400205b8

Disassembly of section .text.ddr3TipGetDeviceInfo:

40002908 <ddr3TipGetDeviceInfo>:
ddr3TipGetDeviceInfo():
40002908:	b508      	push	{r3, lr}
4000290a:	222c      	movs	r2, #44	; 0x2c
4000290c:	4b04      	ldr	r3, [pc, #16]	; (40002920 <ddr3TipGetDeviceInfo+0x18>)
4000290e:	fb02 3300 	mla	r3, r2, r0, r3
40002912:	691b      	ldr	r3, [r3, #16]
40002914:	b113      	cbz	r3, 4000291c <ddr3TipGetDeviceInfo+0x14>
40002916:	b2c0      	uxtb	r0, r0
40002918:	4798      	blx	r3
4000291a:	bd08      	pop	{r3, pc}
4000291c:	2001      	movs	r0, #1
4000291e:	bd08      	pop	{r3, pc}
40002920:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipPrintStabilityLog:

40002924 <ddr3TipPrintStabilityLog>:
ddr3TipPrintStabilityLog():
40002924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002928:	b08f      	sub	sp, #60	; 0x3c
4000292a:	4605      	mov	r5, r0
4000292c:	f006 f90a 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
40002930:	4f7d      	ldr	r7, [pc, #500]	; (40002b28 <ddr3TipPrintStabilityLog+0x204>)
40002932:	683b      	ldr	r3, [r7, #0]
40002934:	781b      	ldrb	r3, [r3, #0]
40002936:	9005      	str	r0, [sp, #20]
40002938:	07d8      	lsls	r0, r3, #31
4000293a:	d52e      	bpl.n	4000299a <ddr3TipPrintStabilityLog+0x76>
4000293c:	487b      	ldr	r0, [pc, #492]	; (40002b2c <ddr3TipPrintStabilityLog+0x208>)
4000293e:	2400      	movs	r4, #0
40002940:	f00b fd50 	bl	4000e3e4 <mvPrintf>
40002944:	e026      	b.n	40002994 <ddr3TipPrintStabilityLog+0x70>
40002946:	4621      	mov	r1, r4
40002948:	4879      	ldr	r0, [pc, #484]	; (40002b30 <ddr3TipPrintStabilityLog+0x20c>)
4000294a:	f00b fd4b 	bl	4000e3e4 <mvPrintf>
4000294e:	4879      	ldr	r0, [pc, #484]	; (40002b34 <ddr3TipPrintStabilityLog+0x210>)
40002950:	f00b fd48 	bl	4000e3e4 <mvPrintf>
40002954:	683b      	ldr	r3, [r7, #0]
40002956:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000295a:	07d9      	lsls	r1, r3, #31
4000295c:	d518      	bpl.n	40002990 <ddr3TipPrintStabilityLog+0x6c>
4000295e:	4876      	ldr	r0, [pc, #472]	; (40002b38 <ddr3TipPrintStabilityLog+0x214>)
40002960:	2600      	movs	r6, #0
40002962:	f00b fd3f 	bl	4000e3e4 <mvPrintf>
40002966:	4875      	ldr	r0, [pc, #468]	; (40002b3c <ddr3TipPrintStabilityLog+0x218>)
40002968:	f00b fd3c 	bl	4000e3e4 <mvPrintf>
4000296c:	4631      	mov	r1, r6
4000296e:	4874      	ldr	r0, [pc, #464]	; (40002b40 <ddr3TipPrintStabilityLog+0x21c>)
40002970:	3601      	adds	r6, #1
40002972:	f00b fd37 	bl	4000e3e4 <mvPrintf>
40002976:	2e0b      	cmp	r6, #11
40002978:	d1f8      	bne.n	4000296c <ddr3TipPrintStabilityLog+0x48>
4000297a:	4870      	ldr	r0, [pc, #448]	; (40002b3c <ddr3TipPrintStabilityLog+0x218>)
4000297c:	2600      	movs	r6, #0
4000297e:	f00b fd31 	bl	4000e3e4 <mvPrintf>
40002982:	4631      	mov	r1, r6
40002984:	486f      	ldr	r0, [pc, #444]	; (40002b44 <ddr3TipPrintStabilityLog+0x220>)
40002986:	3601      	adds	r6, #1
40002988:	f00b fd2c 	bl	4000e3e4 <mvPrintf>
4000298c:	2e0b      	cmp	r6, #11
4000298e:	d1f8      	bne.n	40002982 <ddr3TipPrintStabilityLog+0x5e>
40002990:	3401      	adds	r4, #1
40002992:	b2e4      	uxtb	r4, r4
40002994:	9a05      	ldr	r2, [sp, #20]
40002996:	4294      	cmp	r4, r2
40002998:	d3d5      	bcc.n	40002946 <ddr3TipPrintStabilityLog+0x22>
4000299a:	4866      	ldr	r0, [pc, #408]	; (40002b34 <ddr3TipPrintStabilityLog+0x210>)
4000299c:	f00b fd22 	bl	4000e3e4 <mvPrintf>
400029a0:	4b61      	ldr	r3, [pc, #388]	; (40002b28 <ddr3TipPrintStabilityLog+0x204>)
400029a2:	681b      	ldr	r3, [r3, #0]
400029a4:	781b      	ldrb	r3, [r3, #0]
400029a6:	07da      	lsls	r2, r3, #31
400029a8:	f140 816b 	bpl.w	40002c82 <ddr3TipPrintStabilityLog+0x35e>
400029ac:	4b66      	ldr	r3, [pc, #408]	; (40002b48 <ddr3TipPrintStabilityLog+0x224>)
400029ae:	222c      	movs	r2, #44	; 0x2c
400029b0:	fb02 3305 	mla	r3, r2, r5, r3
400029b4:	69da      	ldr	r2, [r3, #28]
400029b6:	b112      	cbz	r2, 400029be <ddr3TipPrintStabilityLog+0x9a>
400029b8:	b2e8      	uxtb	r0, r5
400029ba:	4790      	blx	r2
400029bc:	4602      	mov	r2, r0
400029be:	4863      	ldr	r0, [pc, #396]	; (40002b4c <ddr3TipPrintStabilityLog+0x228>)
400029c0:	2100      	movs	r1, #0
400029c2:	f00b fd0f 	bl	4000e3e4 <mvPrintf>
400029c6:	2100      	movs	r1, #0
400029c8:	4628      	mov	r0, r5
400029ca:	f241 43c8 	movw	r3, #5320	; 0x14c8
400029ce:	460a      	mov	r2, r1
400029d0:	ac0d      	add	r4, sp, #52	; 0x34
400029d2:	f04f 37ff 	mov.w	r7, #4294967295
400029d6:	9400      	str	r4, [sp, #0]
400029d8:	9701      	str	r7, [sp, #4]
400029da:	f001 febb 	bl	40004754 <mvHwsDdr3TipIFRead>
400029de:	4e5c      	ldr	r6, [pc, #368]	; (40002b50 <ddr3TipPrintStabilityLog+0x22c>)
400029e0:	4680      	mov	r8, r0
400029e2:	6030      	str	r0, [r6, #0]
400029e4:	bb38      	cbnz	r0, 40002a36 <ddr3TipPrintStabilityLog+0x112>
400029e6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
400029e8:	485a      	ldr	r0, [pc, #360]	; (40002b54 <ddr3TipPrintStabilityLog+0x230>)
400029ea:	f3c2 1105 	ubfx	r1, r2, #4, #6
400029ee:	f3c2 2285 	ubfx	r2, r2, #10, #6
400029f2:	f00b fcf7 	bl	4000e3e4 <mvPrintf>
400029f6:	4641      	mov	r1, r8
400029f8:	4642      	mov	r2, r8
400029fa:	4628      	mov	r0, r5
400029fc:	f241 73c8 	movw	r3, #6088	; 0x17c8
40002a00:	e88d 0090 	stmia.w	sp, {r4, r7}
40002a04:	f001 fea6 	bl	40004754 <mvHwsDdr3TipIFRead>
40002a08:	4680      	mov	r8, r0
40002a0a:	6030      	str	r0, [r6, #0]
40002a0c:	b998      	cbnz	r0, 40002a36 <ddr3TipPrintStabilityLog+0x112>
40002a0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40002a10:	4850      	ldr	r0, [pc, #320]	; (40002b54 <ddr3TipPrintStabilityLog+0x230>)
40002a12:	f3c2 1105 	ubfx	r1, r2, #4, #6
40002a16:	f3c2 2285 	ubfx	r2, r2, #10, #6
40002a1a:	f00b fce3 	bl	4000e3e4 <mvPrintf>
40002a1e:	4628      	mov	r0, r5
40002a20:	4641      	mov	r1, r8
40002a22:	4642      	mov	r2, r8
40002a24:	f641 53c8 	movw	r3, #7624	; 0x1dc8
40002a28:	e88d 0090 	stmia.w	sp, {r4, r7}
40002a2c:	f001 fe92 	bl	40004754 <mvHwsDdr3TipIFRead>
40002a30:	4607      	mov	r7, r0
40002a32:	6030      	str	r0, [r6, #0]
40002a34:	b118      	cbz	r0, 40002a3e <ddr3TipPrintStabilityLog+0x11a>
40002a36:	f009 f991 	bl	4000bd5c <gtBreakOnFail>
40002a3a:	6830      	ldr	r0, [r6, #0]
40002a3c:	e125      	b.n	40002c8a <ddr3TipPrintStabilityLog+0x366>
40002a3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40002a40:	f10d 0830 	add.w	r8, sp, #48	; 0x30
40002a44:	4843      	ldr	r0, [pc, #268]	; (40002b54 <ddr3TipPrintStabilityLog+0x230>)
40002a46:	f3c2 4105 	ubfx	r1, r2, #16, #6
40002a4a:	f3c2 5285 	ubfx	r2, r2, #22, #6
40002a4e:	f00b fcc9 	bl	4000e3e4 <mvPrintf>
40002a52:	e112      	b.n	40002c7a <ddr3TipPrintStabilityLog+0x356>
40002a54:	4836      	ldr	r0, [pc, #216]	; (40002b30 <ddr3TipPrintStabilityLog+0x20c>)
40002a56:	4639      	mov	r1, r7
40002a58:	f00b fcc4 	bl	4000e3e4 <mvPrintf>
40002a5c:	231f      	movs	r3, #31
40002a5e:	ea4f 0987 	mov.w	r9, r7, lsl #2
40002a62:	ea4f 0bc7 	mov.w	fp, r7, lsl #3
40002a66:	fa03 f30b 	lsl.w	r3, r3, fp
40002a6a:	9306      	str	r3, [sp, #24]
40002a6c:	f109 0302 	add.w	r3, r9, #2
40002a70:	9307      	str	r3, [sp, #28]
40002a72:	f109 0303 	add.w	r3, r9, #3
40002a76:	9309      	str	r3, [sp, #36]	; 0x24
40002a78:	1c7b      	adds	r3, r7, #1
40002a7a:	2600      	movs	r6, #0
40002a7c:	f109 0201 	add.w	r2, r9, #1
40002a80:	9208      	str	r2, [sp, #32]
40002a82:	011b      	lsls	r3, r3, #4
40002a84:	930a      	str	r3, [sp, #40]	; 0x28
40002a86:	1d7b      	adds	r3, r7, #5
40002a88:	46b2      	mov	sl, r6
40002a8a:	011b      	lsls	r3, r3, #4
40002a8c:	930b      	str	r3, [sp, #44]	; 0x2c
40002a8e:	4829      	ldr	r0, [pc, #164]	; (40002b34 <ddr3TipPrintStabilityLog+0x210>)
40002a90:	f00b fca8 	bl	4000e3e4 <mvPrintf>
40002a94:	4a24      	ldr	r2, [pc, #144]	; (40002b28 <ddr3TipPrintStabilityLog+0x204>)
40002a96:	6813      	ldr	r3, [r2, #0]
40002a98:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002a9c:	fa43 f306 	asr.w	r3, r3, r6
40002aa0:	07db      	lsls	r3, r3, #31
40002aa2:	f140 80e4 	bpl.w	40002c6e <ddr3TipPrintStabilityLog+0x34a>
40002aa6:	2100      	movs	r1, #0
40002aa8:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
40002aac:	4628      	mov	r0, r5
40002aae:	9301      	str	r3, [sp, #4]
40002ab0:	460a      	mov	r2, r1
40002ab2:	4633      	mov	r3, r6
40002ab4:	f8cd a000 	str.w	sl, [sp]
40002ab8:	f8cd 8008 	str.w	r8, [sp, #8]
40002abc:	f001 ff56 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002ac0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40002ac2:	4824      	ldr	r0, [pc, #144]	; (40002b54 <ddr3TipPrintStabilityLog+0x230>)
40002ac4:	f002 011f 	and.w	r1, r2, #31
40002ac8:	f3c2 1244 	ubfx	r2, r2, #5, #5
40002acc:	f00b fc8a 	bl	4000e3e4 <mvPrintf>
40002ad0:	2100      	movs	r1, #0
40002ad2:	4633      	mov	r3, r6
40002ad4:	4628      	mov	r0, r5
40002ad6:	460a      	mov	r2, r1
40002ad8:	f8cd a000 	str.w	sl, [sp]
40002adc:	f8cd 9004 	str.w	r9, [sp, #4]
40002ae0:	f8cd 8008 	str.w	r8, [sp, #8]
40002ae4:	f001 ff42 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002ae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40002aea:	481b      	ldr	r0, [pc, #108]	; (40002b58 <ddr3TipPrintStabilityLog+0x234>)
40002aec:	f003 021f 	and.w	r2, r3, #31
40002af0:	f3c3 1382 	ubfx	r3, r3, #6, #3
40002af4:	eb02 1143 	add.w	r1, r2, r3, lsl #5
40002af8:	f00b fc74 	bl	4000e3e4 <mvPrintf>
40002afc:	2100      	movs	r1, #0
40002afe:	ab0d      	add	r3, sp, #52	; 0x34
40002b00:	4628      	mov	r0, r5
40002b02:	9300      	str	r3, [sp, #0]
40002b04:	460a      	mov	r2, r1
40002b06:	f04f 33ff 	mov.w	r3, #4294967295
40002b0a:	9301      	str	r3, [sp, #4]
40002b0c:	f241 5338 	movw	r3, #5432	; 0x1538
40002b10:	f001 fe20 	bl	40004754 <mvHwsDdr3TipIFRead>
40002b14:	4a0e      	ldr	r2, [pc, #56]	; (40002b50 <ddr3TipPrintStabilityLog+0x22c>)
40002b16:	4604      	mov	r4, r0
40002b18:	6010      	str	r0, [r2, #0]
40002b1a:	b1f8      	cbz	r0, 40002b5c <ddr3TipPrintStabilityLog+0x238>
40002b1c:	f009 f91e 	bl	4000bd5c <gtBreakOnFail>
40002b20:	4b0b      	ldr	r3, [pc, #44]	; (40002b50 <ddr3TipPrintStabilityLog+0x22c>)
40002b22:	6818      	ldr	r0, [r3, #0]
40002b24:	e0b1      	b.n	40002c8a <ddr3TipPrintStabilityLog+0x366>
40002b26:	bf00      	nop
40002b28:	400205d8 	ldrdmi	r0, [r2], -r8
40002b2c:	4000f3e1 	andmi	pc, r0, r1, ror #7
40002b30:	4000f447 	andmi	pc, r0, r7, asr #8
40002b34:	400104a6 	andmi	r0, r1, r6, lsr #9
40002b38:	4000f44f 	andmi	pc, r0, pc, asr #8
40002b3c:	4000f4a3 	andmi	pc, r0, r3, lsr #9
40002b40:	4000f4a6 	andmi	pc, r0, r6, lsr #9
40002b44:	4000f4b3 			; <UNDEFINED> instruction: 0x4000f4b3
40002b48:	4002058c 	andmi	r0, r2, ip, lsl #11
40002b4c:	4000f4c0 	andmi	pc, r0, r0, asr #9
40002b50:	40020868 	andmi	r0, r2, r8, ror #16
40002b54:	4000f4c6 	andmi	pc, r0, r6, asr #9
40002b58:	4000f4d0 	ldrdmi	pc, [r0], -r0
40002b5c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40002b5e:	4621      	mov	r1, r4
40002b60:	9a06      	ldr	r2, [sp, #24]
40002b62:	9000      	str	r0, [sp, #0]
40002b64:	4628      	mov	r0, r5
40002b66:	4013      	ands	r3, r2
40002b68:	4622      	mov	r2, r4
40002b6a:	f8cd 8008 	str.w	r8, [sp, #8]
40002b6e:	fa23 f30b 	lsr.w	r3, r3, fp
40002b72:	930d      	str	r3, [sp, #52]	; 0x34
40002b74:	9b07      	ldr	r3, [sp, #28]
40002b76:	9301      	str	r3, [sp, #4]
40002b78:	4633      	mov	r3, r6
40002b7a:	f001 fef7 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002b7e:	980d      	ldr	r0, [sp, #52]	; 0x34
40002b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
40002b82:	f003 021f 	and.w	r2, r3, #31
40002b86:	f3c3 1382 	ubfx	r3, r3, #6, #3
40002b8a:	eb03 0140 	add.w	r1, r3, r0, lsl #1
40002b8e:	9000      	str	r0, [sp, #0]
40002b90:	483f      	ldr	r0, [pc, #252]	; (40002c90 <ddr3TipPrintStabilityLog+0x36c>)
40002b92:	eb02 1141 	add.w	r1, r2, r1, lsl #5
40002b96:	f00b fc25 	bl	4000e3e4 <mvPrintf>
40002b9a:	9a08      	ldr	r2, [sp, #32]
40002b9c:	4633      	mov	r3, r6
40002b9e:	4621      	mov	r1, r4
40002ba0:	4628      	mov	r0, r5
40002ba2:	9400      	str	r4, [sp, #0]
40002ba4:	9201      	str	r2, [sp, #4]
40002ba6:	4622      	mov	r2, r4
40002ba8:	f8cd 8008 	str.w	r8, [sp, #8]
40002bac:	f001 fede 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002bb0:	990c      	ldr	r1, [sp, #48]	; 0x30
40002bb2:	4838      	ldr	r0, [pc, #224]	; (40002c94 <ddr3TipPrintStabilityLog+0x370>)
40002bb4:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40002bb8:	f00b fc14 	bl	4000e3e4 <mvPrintf>
40002bbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
40002bbe:	4622      	mov	r2, r4
40002bc0:	4621      	mov	r1, r4
40002bc2:	4628      	mov	r0, r5
40002bc4:	9400      	str	r4, [sp, #0]
40002bc6:	9301      	str	r3, [sp, #4]
40002bc8:	4633      	mov	r3, r6
40002bca:	f8cd 8008 	str.w	r8, [sp, #8]
40002bce:	f001 fecd 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002bd2:	990c      	ldr	r1, [sp, #48]	; 0x30
40002bd4:	482f      	ldr	r0, [pc, #188]	; (40002c94 <ddr3TipPrintStabilityLog+0x370>)
40002bd6:	f001 011f 	and.w	r1, r1, #31
40002bda:	f00b fc03 	bl	4000e3e4 <mvPrintf>
40002bde:	4622      	mov	r2, r4
40002be0:	23a8      	movs	r3, #168	; 0xa8
40002be2:	4621      	mov	r1, r4
40002be4:	9301      	str	r3, [sp, #4]
40002be6:	4628      	mov	r0, r5
40002be8:	4633      	mov	r3, r6
40002bea:	9400      	str	r4, [sp, #0]
40002bec:	f8cd 8008 	str.w	r8, [sp, #8]
40002bf0:	f001 febc 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002bf4:	990c      	ldr	r1, [sp, #48]	; 0x30
40002bf6:	4827      	ldr	r0, [pc, #156]	; (40002c94 <ddr3TipPrintStabilityLog+0x370>)
40002bf8:	f001 0107 	and.w	r1, r1, #7
40002bfc:	f00b fbf2 	bl	4000e3e4 <mvPrintf>
40002c00:	4824      	ldr	r0, [pc, #144]	; (40002c94 <ddr3TipPrintStabilityLog+0x370>)
40002c02:	4621      	mov	r1, r4
40002c04:	f00b fbee 	bl	4000e3e4 <mvPrintf>
40002c08:	4823      	ldr	r0, [pc, #140]	; (40002c98 <ddr3TipPrintStabilityLog+0x374>)
40002c0a:	f00b fbeb 	bl	4000e3e4 <mvPrintf>
40002c0e:	2100      	movs	r1, #0
40002c10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40002c12:	4628      	mov	r0, r5
40002c14:	f8cd a000 	str.w	sl, [sp]
40002c18:	18a3      	adds	r3, r4, r2
40002c1a:	460a      	mov	r2, r1
40002c1c:	9301      	str	r3, [sp, #4]
40002c1e:	4633      	mov	r3, r6
40002c20:	f8cd 8008 	str.w	r8, [sp, #8]
40002c24:	f001 fea2 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002c28:	990c      	ldr	r1, [sp, #48]	; 0x30
40002c2a:	3401      	adds	r4, #1
40002c2c:	4819      	ldr	r0, [pc, #100]	; (40002c94 <ddr3TipPrintStabilityLog+0x370>)
40002c2e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40002c32:	f00b fbd7 	bl	4000e3e4 <mvPrintf>
40002c36:	2c0b      	cmp	r4, #11
40002c38:	d1e9      	bne.n	40002c0e <ddr3TipPrintStabilityLog+0x2ea>
40002c3a:	4817      	ldr	r0, [pc, #92]	; (40002c98 <ddr3TipPrintStabilityLog+0x374>)
40002c3c:	2400      	movs	r4, #0
40002c3e:	f00b fbd1 	bl	4000e3e4 <mvPrintf>
40002c42:	2100      	movs	r1, #0
40002c44:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40002c46:	4628      	mov	r0, r5
40002c48:	f8cd a000 	str.w	sl, [sp]
40002c4c:	18a3      	adds	r3, r4, r2
40002c4e:	460a      	mov	r2, r1
40002c50:	9301      	str	r3, [sp, #4]
40002c52:	4633      	mov	r3, r6
40002c54:	f8cd 8008 	str.w	r8, [sp, #8]
40002c58:	f001 fe88 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002c5c:	990c      	ldr	r1, [sp, #48]	; 0x30
40002c5e:	3401      	adds	r4, #1
40002c60:	480c      	ldr	r0, [pc, #48]	; (40002c94 <ddr3TipPrintStabilityLog+0x370>)
40002c62:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40002c66:	f00b fbbd 	bl	4000e3e4 <mvPrintf>
40002c6a:	2c0b      	cmp	r4, #11
40002c6c:	d1e9      	bne.n	40002c42 <ddr3TipPrintStabilityLog+0x31e>
40002c6e:	3601      	adds	r6, #1
40002c70:	2e05      	cmp	r6, #5
40002c72:	f47f af0c 	bne.w	40002a8e <ddr3TipPrintStabilityLog+0x16a>
40002c76:	3701      	adds	r7, #1
40002c78:	b2ff      	uxtb	r7, r7
40002c7a:	9b05      	ldr	r3, [sp, #20]
40002c7c:	429f      	cmp	r7, r3
40002c7e:	f4ff aee9 	bcc.w	40002a54 <ddr3TipPrintStabilityLog+0x130>
40002c82:	4806      	ldr	r0, [pc, #24]	; (40002c9c <ddr3TipPrintStabilityLog+0x378>)
40002c84:	f00b fbae 	bl	4000e3e4 <mvPrintf>
40002c88:	2000      	movs	r0, #0
40002c8a:	b00f      	add	sp, #60	; 0x3c
40002c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002c90:	4000f4cd 	andmi	pc, r0, sp, asr #9
40002c94:	4000f4c9 	andmi	pc, r0, r9, asr #9
40002c98:	4000f4a3 	andmi	pc, r0, r3, lsr #9
40002c9c:	400104a6 	andmi	r0, r1, r6, lsr #9

Disassembly of section .text.mvHwsDdr3TipReadAdllValue:

40002ca0 <mvHwsDdr3TipReadAdllValue>:
mvHwsDdr3TipReadAdllValue():
40002ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002ca4:	4688      	mov	r8, r1
40002ca6:	b087      	sub	sp, #28
40002ca8:	2102      	movs	r1, #2
40002caa:	461f      	mov	r7, r3
40002cac:	4681      	mov	r9, r0
40002cae:	4616      	mov	r6, r2
40002cb0:	f008 f9bc 	bl	4000b02c <ddr3TipDevAttrGet>
40002cb4:	4d16      	ldr	r5, [pc, #88]	; (40002d10 <mvHwsDdr3TipReadAdllValue+0x70>)
40002cb6:	682b      	ldr	r3, [r5, #0]
40002cb8:	fa5f fa80 	uxtb.w	sl, r0
40002cbc:	7818      	ldrb	r0, [r3, #0]
40002cbe:	f010 0001 	ands.w	r0, r0, #1
40002cc2:	d022      	beq.n	40002d0a <mvHwsDdr3TipReadAdllValue+0x6a>
40002cc4:	2400      	movs	r4, #0
40002cc6:	f10d 0b14 	add.w	fp, sp, #20
40002cca:	e01b      	b.n	40002d04 <mvHwsDdr3TipReadAdllValue+0x64>
40002ccc:	682b      	ldr	r3, [r5, #0]
40002cce:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002cd2:	fa43 f304 	asr.w	r3, r3, r4
40002cd6:	07db      	lsls	r3, r3, #31
40002cd8:	d513      	bpl.n	40002d02 <mvHwsDdr3TipReadAdllValue+0x62>
40002cda:	2100      	movs	r1, #0
40002cdc:	4623      	mov	r3, r4
40002cde:	4648      	mov	r0, r9
40002ce0:	460a      	mov	r2, r1
40002ce2:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40002ce6:	f001 fe41 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002cea:	4b0a      	ldr	r3, [pc, #40]	; (40002d14 <mvHwsDdr3TipReadAdllValue+0x74>)
40002cec:	6018      	str	r0, [r3, #0]
40002cee:	b120      	cbz	r0, 40002cfa <mvHwsDdr3TipReadAdllValue+0x5a>
40002cf0:	f009 f834 	bl	4000bd5c <gtBreakOnFail>
40002cf4:	4b07      	ldr	r3, [pc, #28]	; (40002d14 <mvHwsDdr3TipReadAdllValue+0x74>)
40002cf6:	6818      	ldr	r0, [r3, #0]
40002cf8:	e007      	b.n	40002d0a <mvHwsDdr3TipReadAdllValue+0x6a>
40002cfa:	9b05      	ldr	r3, [sp, #20]
40002cfc:	403b      	ands	r3, r7
40002cfe:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40002d02:	3401      	adds	r4, #1
40002d04:	4554      	cmp	r4, sl
40002d06:	d3e1      	bcc.n	40002ccc <mvHwsDdr3TipReadAdllValue+0x2c>
40002d08:	2000      	movs	r0, #0
40002d0a:	b007      	add	sp, #28
40002d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002d10:	400205d8 	ldrdmi	r0, [r2], -r8
40002d14:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.mvHwsDdr3TipWriteAdllValue:

40002d18 <mvHwsDdr3TipWriteAdllValue>:
mvHwsDdr3TipWriteAdllValue():
40002d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002d1c:	460e      	mov	r6, r1
40002d1e:	b085      	sub	sp, #20
40002d20:	2102      	movs	r1, #2
40002d22:	4680      	mov	r8, r0
40002d24:	4617      	mov	r7, r2
40002d26:	f008 f981 	bl	4000b02c <ddr3TipDevAttrGet>
40002d2a:	4d17      	ldr	r5, [pc, #92]	; (40002d88 <mvHwsDdr3TipWriteAdllValue+0x70>)
40002d2c:	682b      	ldr	r3, [r5, #0]
40002d2e:	fa5f f980 	uxtb.w	r9, r0
40002d32:	7818      	ldrb	r0, [r3, #0]
40002d34:	f010 0001 	ands.w	r0, r0, #1
40002d38:	d023      	beq.n	40002d82 <mvHwsDdr3TipWriteAdllValue+0x6a>
40002d3a:	2400      	movs	r4, #0
40002d3c:	f8df b04c 	ldr.w	fp, [pc, #76]	; 40002d8c <mvHwsDdr3TipWriteAdllValue+0x74>
40002d40:	46a2      	mov	sl, r4
40002d42:	e01b      	b.n	40002d7c <mvHwsDdr3TipWriteAdllValue+0x64>
40002d44:	682b      	ldr	r3, [r5, #0]
40002d46:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002d4a:	fa43 f304 	asr.w	r3, r3, r4
40002d4e:	07da      	lsls	r2, r3, #31
40002d50:	d513      	bpl.n	40002d7a <mvHwsDdr3TipWriteAdllValue+0x62>
40002d52:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
40002d56:	2100      	movs	r1, #0
40002d58:	4640      	mov	r0, r8
40002d5a:	e88d 0410 	stmia.w	sp, {r4, sl}
40002d5e:	460a      	mov	r2, r1
40002d60:	9702      	str	r7, [sp, #8]
40002d62:	9303      	str	r3, [sp, #12]
40002d64:	460b      	mov	r3, r1
40002d66:	f001 fe87 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40002d6a:	f8cb 0000 	str.w	r0, [fp]
40002d6e:	b120      	cbz	r0, 40002d7a <mvHwsDdr3TipWriteAdllValue+0x62>
40002d70:	f008 fff4 	bl	4000bd5c <gtBreakOnFail>
40002d74:	4b05      	ldr	r3, [pc, #20]	; (40002d8c <mvHwsDdr3TipWriteAdllValue+0x74>)
40002d76:	6818      	ldr	r0, [r3, #0]
40002d78:	e003      	b.n	40002d82 <mvHwsDdr3TipWriteAdllValue+0x6a>
40002d7a:	3401      	adds	r4, #1
40002d7c:	454c      	cmp	r4, r9
40002d7e:	d3e1      	bcc.n	40002d44 <mvHwsDdr3TipWriteAdllValue+0x2c>
40002d80:	2000      	movs	r0, #0
40002d82:	b005      	add	sp, #20
40002d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002d88:	400205d8 	ldrdmi	r0, [r2], -r8
40002d8c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.readPhaseValue:

40002d90 <readPhaseValue>:
readPhaseValue():
40002d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002d94:	4688      	mov	r8, r1
40002d96:	b087      	sub	sp, #28
40002d98:	2102      	movs	r1, #2
40002d9a:	461f      	mov	r7, r3
40002d9c:	4681      	mov	r9, r0
40002d9e:	4616      	mov	r6, r2
40002da0:	f008 f944 	bl	4000b02c <ddr3TipDevAttrGet>
40002da4:	4d16      	ldr	r5, [pc, #88]	; (40002e00 <readPhaseValue+0x70>)
40002da6:	682b      	ldr	r3, [r5, #0]
40002da8:	fa5f fa80 	uxtb.w	sl, r0
40002dac:	7818      	ldrb	r0, [r3, #0]
40002dae:	f010 0001 	ands.w	r0, r0, #1
40002db2:	d022      	beq.n	40002dfa <readPhaseValue+0x6a>
40002db4:	2400      	movs	r4, #0
40002db6:	f10d 0b14 	add.w	fp, sp, #20
40002dba:	e01b      	b.n	40002df4 <readPhaseValue+0x64>
40002dbc:	682b      	ldr	r3, [r5, #0]
40002dbe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002dc2:	fa43 f304 	asr.w	r3, r3, r4
40002dc6:	07d9      	lsls	r1, r3, #31
40002dc8:	d513      	bpl.n	40002df2 <readPhaseValue+0x62>
40002dca:	2100      	movs	r1, #0
40002dcc:	4623      	mov	r3, r4
40002dce:	4648      	mov	r0, r9
40002dd0:	460a      	mov	r2, r1
40002dd2:	e88d 0842 	stmia.w	sp, {r1, r6, fp}
40002dd6:	f001 fdc9 	bl	4000496c <mvHwsDdr3TipBUSRead>
40002dda:	4b0a      	ldr	r3, [pc, #40]	; (40002e04 <readPhaseValue+0x74>)
40002ddc:	6018      	str	r0, [r3, #0]
40002dde:	b120      	cbz	r0, 40002dea <readPhaseValue+0x5a>
40002de0:	f008 ffbc 	bl	4000bd5c <gtBreakOnFail>
40002de4:	4b07      	ldr	r3, [pc, #28]	; (40002e04 <readPhaseValue+0x74>)
40002de6:	6818      	ldr	r0, [r3, #0]
40002de8:	e007      	b.n	40002dfa <readPhaseValue+0x6a>
40002dea:	9b05      	ldr	r3, [sp, #20]
40002dec:	403b      	ands	r3, r7
40002dee:	f848 3024 	str.w	r3, [r8, r4, lsl #2]
40002df2:	3401      	adds	r4, #1
40002df4:	4554      	cmp	r4, sl
40002df6:	d3e1      	bcc.n	40002dbc <readPhaseValue+0x2c>
40002df8:	2000      	movs	r0, #0
40002dfa:	b007      	add	sp, #28
40002dfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002e00:	400205d8 	ldrdmi	r0, [r2], -r8
40002e04:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.writeLevelingValue:

40002e08 <writeLevelingValue>:
writeLevelingValue():
40002e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002e0c:	460e      	mov	r6, r1
40002e0e:	b085      	sub	sp, #20
40002e10:	2102      	movs	r1, #2
40002e12:	4617      	mov	r7, r2
40002e14:	4699      	mov	r9, r3
40002e16:	4682      	mov	sl, r0
40002e18:	f008 f908 	bl	4000b02c <ddr3TipDevAttrGet>
40002e1c:	4b19      	ldr	r3, [pc, #100]	; (40002e84 <writeLevelingValue+0x7c>)
40002e1e:	681a      	ldr	r2, [r3, #0]
40002e20:	fa5f fb80 	uxtb.w	fp, r0
40002e24:	7810      	ldrb	r0, [r2, #0]
40002e26:	f010 0001 	ands.w	r0, r0, #1
40002e2a:	d027      	beq.n	40002e7c <writeLevelingValue+0x74>
40002e2c:	2400      	movs	r4, #0
40002e2e:	4698      	mov	r8, r3
40002e30:	4625      	mov	r5, r4
40002e32:	e020      	b.n	40002e76 <writeLevelingValue+0x6e>
40002e34:	f8d8 3000 	ldr.w	r3, [r8]
40002e38:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002e3c:	fa43 f305 	asr.w	r3, r3, r5
40002e40:	07d8      	lsls	r0, r3, #31
40002e42:	d516      	bpl.n	40002e72 <writeLevelingValue+0x6a>
40002e44:	9500      	str	r5, [sp, #0]
40002e46:	2300      	movs	r3, #0
40002e48:	f8cd 9008 	str.w	r9, [sp, #8]
40002e4c:	2100      	movs	r1, #0
40002e4e:	9301      	str	r3, [sp, #4]
40002e50:	4650      	mov	r0, sl
40002e52:	593a      	ldr	r2, [r7, r4]
40002e54:	5933      	ldr	r3, [r6, r4]
40002e56:	18d3      	adds	r3, r2, r3
40002e58:	460a      	mov	r2, r1
40002e5a:	9303      	str	r3, [sp, #12]
40002e5c:	460b      	mov	r3, r1
40002e5e:	f001 fe0b 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40002e62:	4b09      	ldr	r3, [pc, #36]	; (40002e88 <writeLevelingValue+0x80>)
40002e64:	6018      	str	r0, [r3, #0]
40002e66:	b120      	cbz	r0, 40002e72 <writeLevelingValue+0x6a>
40002e68:	f008 ff78 	bl	4000bd5c <gtBreakOnFail>
40002e6c:	4b06      	ldr	r3, [pc, #24]	; (40002e88 <writeLevelingValue+0x80>)
40002e6e:	6818      	ldr	r0, [r3, #0]
40002e70:	e004      	b.n	40002e7c <writeLevelingValue+0x74>
40002e72:	3501      	adds	r5, #1
40002e74:	3404      	adds	r4, #4
40002e76:	455d      	cmp	r5, fp
40002e78:	d3dc      	bcc.n	40002e34 <writeLevelingValue+0x2c>
40002e7a:	2000      	movs	r0, #0
40002e7c:	b005      	add	sp, #20
40002e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40002e82:	bf00      	nop
40002e84:	400205d8 	ldrdmi	r0, [r2], -r8
40002e88:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.printAdll:

40002e8c <printAdll>:
printAdll():
40002e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40002e8e:	460f      	mov	r7, r1
40002e90:	2102      	movs	r1, #2
40002e92:	2400      	movs	r4, #0
40002e94:	f008 f8ca 	bl	4000b02c <ddr3TipDevAttrGet>
40002e98:	4d0b      	ldr	r5, [pc, #44]	; (40002ec8 <printAdll+0x3c>)
40002e9a:	4606      	mov	r6, r0
40002e9c:	e00c      	b.n	40002eb8 <printAdll+0x2c>
40002e9e:	682b      	ldr	r3, [r5, #0]
40002ea0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002ea4:	fa43 f304 	asr.w	r3, r3, r4
40002ea8:	07db      	lsls	r3, r3, #31
40002eaa:	d504      	bpl.n	40002eb6 <printAdll+0x2a>
40002eac:	4807      	ldr	r0, [pc, #28]	; (40002ecc <printAdll+0x40>)
40002eae:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40002eb2:	f00b fa97 	bl	4000e3e4 <mvPrintf>
40002eb6:	3401      	adds	r4, #1
40002eb8:	42b4      	cmp	r4, r6
40002eba:	d1f0      	bne.n	40002e9e <printAdll+0x12>
40002ebc:	4804      	ldr	r0, [pc, #16]	; (40002ed0 <printAdll+0x44>)
40002ebe:	f00b fa91 	bl	4000e3e4 <mvPrintf>
40002ec2:	2000      	movs	r0, #0
40002ec4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40002ec6:	bf00      	nop
40002ec8:	400205d8 	ldrdmi	r0, [r2], -r8
40002ecc:	4000f537 	andmi	pc, r0, r7, lsr r5	; <UNPREDICTABLE>
40002ed0:	400104a6 	andmi	r0, r1, r6, lsr #9

Disassembly of section .text.printPh:

40002ed4 <printPh>:
printPh():
40002ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40002ed6:	460f      	mov	r7, r1
40002ed8:	2102      	movs	r1, #2
40002eda:	2400      	movs	r4, #0
40002edc:	f008 f8a6 	bl	4000b02c <ddr3TipDevAttrGet>
40002ee0:	4d0b      	ldr	r5, [pc, #44]	; (40002f10 <printPh+0x3c>)
40002ee2:	4606      	mov	r6, r0
40002ee4:	e00d      	b.n	40002f02 <printPh+0x2e>
40002ee6:	682b      	ldr	r3, [r5, #0]
40002ee8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40002eec:	fa43 f304 	asr.w	r3, r3, r4
40002ef0:	07da      	lsls	r2, r3, #31
40002ef2:	d505      	bpl.n	40002f00 <printPh+0x2c>
40002ef4:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
40002ef8:	4806      	ldr	r0, [pc, #24]	; (40002f14 <printPh+0x40>)
40002efa:	0989      	lsrs	r1, r1, #6
40002efc:	f00b fa72 	bl	4000e3e4 <mvPrintf>
40002f00:	3401      	adds	r4, #1
40002f02:	42b4      	cmp	r4, r6
40002f04:	d1ef      	bne.n	40002ee6 <printPh+0x12>
40002f06:	4804      	ldr	r0, [pc, #16]	; (40002f18 <printPh+0x44>)
40002f08:	f00b fa6c 	bl	4000e3e4 <mvPrintf>
40002f0c:	2000      	movs	r0, #0
40002f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40002f10:	400205d8 	ldrdmi	r0, [r2], -r8
40002f14:	4000f537 	andmi	pc, r0, r7, lsr r5	; <UNPREDICTABLE>
40002f18:	400104a6 	andmi	r0, r1, r6, lsr #9

Disassembly of section .text.ddr3TipRunSweepTest:

40002f1c <ddr3TipRunSweepTest>:
ddr3TipRunSweepTest():
40002f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40002f20:	b093      	sub	sp, #76	; 0x4c
40002f22:	2600      	movs	r6, #0
40002f24:	2a00      	cmp	r2, #0
40002f26:	bf14      	ite	ne
40002f28:	2503      	movne	r5, #3
40002f2a:	2501      	moveq	r5, #1
40002f2c:	9207      	str	r2, [sp, #28]
40002f2e:	4604      	mov	r4, r0
40002f30:	9308      	str	r3, [sp, #32]
40002f32:	9611      	str	r6, [sp, #68]	; 0x44
40002f34:	f005 fe06 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
40002f38:	2102      	movs	r1, #2
40002f3a:	900c      	str	r0, [sp, #48]	; 0x30
40002f3c:	4620      	mov	r0, r4
40002f3e:	f008 f875 	bl	4000b02c <ddr3TipDevAttrGet>
40002f42:	9a08      	ldr	r2, [sp, #32]
40002f44:	2a01      	cmp	r2, #1
40002f46:	d105      	bne.n	40002f54 <ddr3TipRunSweepTest+0x38>
40002f48:	fa5f fb80 	uxtb.w	fp, r0
40002f4c:	9609      	str	r6, [sp, #36]	; 0x24
40002f4e:	f10b 3bff 	add.w	fp, fp, #4294967295
40002f52:	e002      	b.n	40002f5a <ddr3TipRunSweepTest+0x3e>
40002f54:	46b3      	mov	fp, r6
40002f56:	2301      	movs	r3, #1
40002f58:	9309      	str	r3, [sp, #36]	; 0x24
40002f5a:	2600      	movs	r6, #0
40002f5c:	4f88      	ldr	r7, [pc, #544]	; (40003180 <ddr3TipRunSweepTest+0x264>)
40002f5e:	9606      	str	r6, [sp, #24]
40002f60:	e0fa      	b.n	40003158 <ddr3TipRunSweepTest+0x23c>
40002f62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
40002f66:	3201      	adds	r2, #1
40002f68:	455a      	cmp	r2, fp
40002f6a:	d9fa      	bls.n	40002f62 <ddr3TipRunSweepTest+0x46>
40002f6c:	4a85      	ldr	r2, [pc, #532]	; (40003184 <ddr3TipRunSweepTest+0x268>)
40002f6e:	3314      	adds	r3, #20
40002f70:	4293      	cmp	r3, r2
40002f72:	d003      	beq.n	40002f7c <ddr3TipRunSweepTest+0x60>
40002f74:	2800      	cmp	r0, #0
40002f76:	d0f9      	beq.n	40002f6c <ddr3TipRunSweepTest+0x50>
40002f78:	2200      	movs	r2, #0
40002f7a:	e7f2      	b.n	40002f62 <ddr3TipRunSweepTest+0x46>
40002f7c:	4982      	ldr	r1, [pc, #520]	; (40003188 <ddr3TipRunSweepTest+0x26c>)
40002f7e:	2600      	movs	r6, #0
40002f80:	462a      	mov	r2, r5
40002f82:	4620      	mov	r0, r4
40002f84:	f04f 33ff 	mov.w	r3, #4294967295
40002f88:	46a9      	mov	r9, r5
40002f8a:	600e      	str	r6, [r1, #0]
40002f8c:	4625      	mov	r5, r4
40002f8e:	604e      	str	r6, [r1, #4]
40002f90:	608e      	str	r6, [r1, #8]
40002f92:	60ce      	str	r6, [r1, #12]
40002f94:	610e      	str	r6, [r1, #16]
40002f96:	f7ff fe83 	bl	40002ca0 <mvHwsDdr3TipReadAdllValue>
40002f9a:	f8df a22c 	ldr.w	sl, [pc, #556]	; 400031c8 <ddr3TipRunSweepTest+0x2ac>
40002f9e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
40002fa2:	e064      	b.n	4000306e <ddr3TipRunSweepTest+0x152>
40002fa4:	4b79      	ldr	r3, [pc, #484]	; (4000318c <ddr3TipRunSweepTest+0x270>)
40002fa6:	f893 b000 	ldrb.w	fp, [r3]
40002faa:	e03e      	b.n	4000302a <ddr3TipRunSweepTest+0x10e>
40002fac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
40002fae:	2200      	movs	r2, #0
40002fb0:	4628      	mov	r0, r5
40002fb2:	2101      	movs	r1, #1
40002fb4:	9201      	str	r2, [sp, #4]
40002fb6:	9303      	str	r3, [sp, #12]
40002fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
40002fba:	9600      	str	r6, [sp, #0]
40002fbc:	f8cd 9008 	str.w	r9, [sp, #8]
40002fc0:	f001 fd5a 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40002fc4:	4a72      	ldr	r2, [pc, #456]	; (40003190 <ddr3TipRunSweepTest+0x274>)
40002fc6:	4680      	mov	r8, r0
40002fc8:	6010      	str	r0, [r2, #0]
40002fca:	b120      	cbz	r0, 40002fd6 <ddr3TipRunSweepTest+0xba>
40002fcc:	f008 fec6 	bl	4000bd5c <gtBreakOnFail>
40002fd0:	4b6f      	ldr	r3, [pc, #444]	; (40003190 <ddr3TipRunSweepTest+0x274>)
40002fd2:	6818      	ldr	r0, [r3, #0]
40002fd4:	e0d1      	b.n	4000317a <ddr3TipRunSweepTest+0x25e>
40002fd6:	4a6f      	ldr	r2, [pc, #444]	; (40003194 <ddr3TipRunSweepTest+0x278>)
40002fd8:	4628      	mov	r0, r5
40002fda:	9b06      	ldr	r3, [sp, #24]
40002fdc:	7811      	ldrb	r1, [r2, #0]
40002fde:	aa11      	add	r2, sp, #68	; 0x44
40002fe0:	f000 ffd0 	bl	40003f84 <mvHwsDdr3RunBist>
40002fe4:	683b      	ldr	r3, [r7, #0]
40002fe6:	781b      	ldrb	r3, [r3, #0]
40002fe8:	07db      	lsls	r3, r3, #31
40002fea:	d516      	bpl.n	4000301a <ddr3TipRunSweepTest+0xfe>
40002fec:	f85a 2004 	ldr.w	r2, [sl, r4]
40002ff0:	9b11      	ldr	r3, [sp, #68]	; 0x44
40002ff2:	18d3      	adds	r3, r2, r3
40002ff4:	f84a 3004 	str.w	r3, [sl, r4]
40002ff8:	9b08      	ldr	r3, [sp, #32]
40002ffa:	2b01      	cmp	r3, #1
40002ffc:	d10d      	bne.n	4000301a <ddr3TipRunSweepTest+0xfe>
40002ffe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40003000:	4628      	mov	r0, r5
40003002:	e88d 0340 	stmia.w	sp, {r6, r8, r9}
40003006:	4641      	mov	r1, r8
40003008:	6813      	ldr	r3, [r2, #0]
4000300a:	4642      	mov	r2, r8
4000300c:	9303      	str	r3, [sp, #12]
4000300e:	4643      	mov	r3, r8
40003010:	f001 fd32 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40003014:	4b5e      	ldr	r3, [pc, #376]	; (40003190 <ddr3TipRunSweepTest+0x274>)
40003016:	6018      	str	r0, [r3, #0]
40003018:	b910      	cbnz	r0, 40003020 <ddr3TipRunSweepTest+0x104>
4000301a:	f10b 0b01 	add.w	fp, fp, #1
4000301e:	e004      	b.n	4000302a <ddr3TipRunSweepTest+0x10e>
40003020:	4e5b      	ldr	r6, [pc, #364]	; (40003190 <ddr3TipRunSweepTest+0x274>)
40003022:	f008 fe9b 	bl	4000bd5c <gtBreakOnFail>
40003026:	6830      	ldr	r0, [r6, #0]
40003028:	e0a7      	b.n	4000317a <ddr3TipRunSweepTest+0x25e>
4000302a:	4a5b      	ldr	r2, [pc, #364]	; (40003198 <ddr3TipRunSweepTest+0x27c>)
4000302c:	7813      	ldrb	r3, [r2, #0]
4000302e:	459b      	cmp	fp, r3
40003030:	d3bc      	bcc.n	40002fac <ddr3TipRunSweepTest+0x90>
40003032:	9b05      	ldr	r3, [sp, #20]
40003034:	3b01      	subs	r3, #1
40003036:	9305      	str	r3, [sp, #20]
40003038:	d1b4      	bne.n	40002fa4 <ddr3TipRunSweepTest+0x88>
4000303a:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
4000303e:	3414      	adds	r4, #20
40003040:	f108 0801 	add.w	r8, r8, #1
40003044:	f1b8 0f20 	cmp.w	r8, #32
40003048:	d00b      	beq.n	40003062 <ddr3TipRunSweepTest+0x146>
4000304a:	9a07      	ldr	r2, [sp, #28]
4000304c:	ea4f 0348 	mov.w	r3, r8, lsl #1
40003050:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
40003054:	2a00      	cmp	r2, #0
40003056:	bf18      	it	ne
40003058:	4643      	movne	r3, r8
4000305a:	930d      	str	r3, [sp, #52]	; 0x34
4000305c:	2302      	movs	r3, #2
4000305e:	9305      	str	r3, [sp, #20]
40003060:	e7a0      	b.n	40002fa4 <ddr3TipRunSweepTest+0x88>
40003062:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40003064:	3601      	adds	r6, #1
40003066:	f10a 0a04 	add.w	sl, sl, #4
4000306a:	4296      	cmp	r6, r2
4000306c:	d806      	bhi.n	4000307c <ddr3TipRunSweepTest+0x160>
4000306e:	2400      	movs	r4, #0
40003070:	4b45      	ldr	r3, [pc, #276]	; (40003188 <ddr3TipRunSweepTest+0x26c>)
40003072:	46a0      	mov	r8, r4
40003074:	eb03 0386 	add.w	r3, r3, r6, lsl #2
40003078:	930e      	str	r3, [sp, #56]	; 0x38
4000307a:	e7e6      	b.n	4000304a <ddr3TipRunSweepTest+0x12e>
4000307c:	4b47      	ldr	r3, [pc, #284]	; (4000319c <ddr3TipRunSweepTest+0x280>)
4000307e:	462c      	mov	r4, r5
40003080:	9e07      	ldr	r6, [sp, #28]
40003082:	464d      	mov	r5, r9
40003084:	4a46      	ldr	r2, [pc, #280]	; (400031a0 <ddr3TipRunSweepTest+0x284>)
40003086:	4847      	ldr	r0, [pc, #284]	; (400031a4 <ddr3TipRunSweepTest+0x288>)
40003088:	2e00      	cmp	r6, #0
4000308a:	bf08      	it	eq
4000308c:	461a      	moveq	r2, r3
4000308e:	9906      	ldr	r1, [sp, #24]
40003090:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
40003094:	f00b f9a6 	bl	4000e3e4 <mvPrintf>
40003098:	683b      	ldr	r3, [r7, #0]
4000309a:	781b      	ldrb	r3, [r3, #0]
4000309c:	07de      	lsls	r6, r3, #31
4000309e:	d517      	bpl.n	400030d0 <ddr3TipRunSweepTest+0x1b4>
400030a0:	9e08      	ldr	r6, [sp, #32]
400030a2:	2e01      	cmp	r6, #1
400030a4:	d110      	bne.n	400030c8 <ddr3TipRunSweepTest+0x1ac>
400030a6:	9e05      	ldr	r6, [sp, #20]
400030a8:	683b      	ldr	r3, [r7, #0]
400030aa:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400030ae:	fa43 f306 	asr.w	r3, r3, r6
400030b2:	07d8      	lsls	r0, r3, #31
400030b4:	d504      	bpl.n	400030c0 <ddr3TipRunSweepTest+0x1a4>
400030b6:	483c      	ldr	r0, [pc, #240]	; (400031a8 <ddr3TipRunSweepTest+0x28c>)
400030b8:	2100      	movs	r1, #0
400030ba:	4632      	mov	r2, r6
400030bc:	f00b f992 	bl	4000e3e4 <mvPrintf>
400030c0:	3601      	adds	r6, #1
400030c2:	455e      	cmp	r6, fp
400030c4:	d9f0      	bls.n	400030a8 <ddr3TipRunSweepTest+0x18c>
400030c6:	e003      	b.n	400030d0 <ddr3TipRunSweepTest+0x1b4>
400030c8:	4838      	ldr	r0, [pc, #224]	; (400031ac <ddr3TipRunSweepTest+0x290>)
400030ca:	9905      	ldr	r1, [sp, #20]
400030cc:	f00b f98a 	bl	4000e3e4 <mvPrintf>
400030d0:	4837      	ldr	r0, [pc, #220]	; (400031b0 <ddr3TipRunSweepTest+0x294>)
400030d2:	2600      	movs	r6, #0
400030d4:	f00b f986 	bl	4000e3e4 <mvPrintf>
400030d8:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
400030dc:	9a07      	ldr	r2, [sp, #28]
400030de:	b912      	cbnz	r2, 400030e6 <ddr3TipRunSweepTest+0x1ca>
400030e0:	0072      	lsls	r2, r6, #1
400030e2:	492e      	ldr	r1, [pc, #184]	; (4000319c <ddr3TipRunSweepTest+0x280>)
400030e4:	e001      	b.n	400030ea <ddr3TipRunSweepTest+0x1ce>
400030e6:	492e      	ldr	r1, [pc, #184]	; (400031a0 <ddr3TipRunSweepTest+0x284>)
400030e8:	4632      	mov	r2, r6
400030ea:	4832      	ldr	r0, [pc, #200]	; (400031b4 <ddr3TipRunSweepTest+0x298>)
400030ec:	f00b f97a 	bl	4000e3e4 <mvPrintf>
400030f0:	683b      	ldr	r3, [r7, #0]
400030f2:	781b      	ldrb	r3, [r3, #0]
400030f4:	07d9      	lsls	r1, r3, #31
400030f6:	d50a      	bpl.n	4000310e <ddr3TipRunSweepTest+0x1f2>
400030f8:	f04f 0900 	mov.w	r9, #0
400030fc:	f858 1029 	ldr.w	r1, [r8, r9, lsl #2]
40003100:	f109 0901 	add.w	r9, r9, #1
40003104:	482c      	ldr	r0, [pc, #176]	; (400031b8 <ddr3TipRunSweepTest+0x29c>)
40003106:	f00b f96d 	bl	4000e3e4 <mvPrintf>
4000310a:	45d9      	cmp	r9, fp
4000310c:	d9f6      	bls.n	400030fc <ddr3TipRunSweepTest+0x1e0>
4000310e:	4828      	ldr	r0, [pc, #160]	; (400031b0 <ddr3TipRunSweepTest+0x294>)
40003110:	3601      	adds	r6, #1
40003112:	f00b f967 	bl	4000e3e4 <mvPrintf>
40003116:	2e20      	cmp	r6, #32
40003118:	f108 0814 	add.w	r8, r8, #20
4000311c:	d1de      	bne.n	400030dc <ddr3TipRunSweepTest+0x1c0>
4000311e:	462a      	mov	r2, r5
40003120:	4919      	ldr	r1, [pc, #100]	; (40003188 <ddr3TipRunSweepTest+0x26c>)
40003122:	4620      	mov	r0, r4
40003124:	f7ff fdf8 	bl	40002d18 <mvHwsDdr3TipWriteAdllValue>
40003128:	462a      	mov	r2, r5
4000312a:	4917      	ldr	r1, [pc, #92]	; (40003188 <ddr3TipRunSweepTest+0x26c>)
4000312c:	f04f 33ff 	mov.w	r3, #4294967295
40003130:	4620      	mov	r0, r4
40003132:	3504      	adds	r5, #4
40003134:	f7ff fdb4 	bl	40002ca0 <mvHwsDdr3TipReadAdllValue>
40003138:	4b20      	ldr	r3, [pc, #128]	; (400031bc <ddr3TipRunSweepTest+0x2a0>)
4000313a:	9e07      	ldr	r6, [sp, #28]
4000313c:	4920      	ldr	r1, [pc, #128]	; (400031c0 <ddr3TipRunSweepTest+0x2a4>)
4000313e:	4821      	ldr	r0, [pc, #132]	; (400031c4 <ddr3TipRunSweepTest+0x2a8>)
40003140:	2e00      	cmp	r6, #0
40003142:	bf08      	it	eq
40003144:	4619      	moveq	r1, r3
40003146:	f00b f94d 	bl	4000e3e4 <mvPrintf>
4000314a:	4620      	mov	r0, r4
4000314c:	490e      	ldr	r1, [pc, #56]	; (40003188 <ddr3TipRunSweepTest+0x26c>)
4000314e:	f7ff fe9d 	bl	40002e8c <printAdll>
40003152:	9e06      	ldr	r6, [sp, #24]
40003154:	3601      	adds	r6, #1
40003156:	9606      	str	r6, [sp, #24]
40003158:	9e06      	ldr	r6, [sp, #24]
4000315a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
4000315c:	4296      	cmp	r6, r2
4000315e:	d008      	beq.n	40003172 <ddr3TipRunSweepTest+0x256>
40003160:	683b      	ldr	r3, [r7, #0]
40003162:	2100      	movs	r1, #0
40003164:	4e18      	ldr	r6, [pc, #96]	; (400031c8 <ddr3TipRunSweepTest+0x2ac>)
40003166:	7818      	ldrb	r0, [r3, #0]
40003168:	960a      	str	r6, [sp, #40]	; 0x28
4000316a:	4633      	mov	r3, r6
4000316c:	f000 0001 	and.w	r0, r0, #1
40003170:	e700      	b.n	40002f74 <ddr3TipRunSweepTest+0x58>
40003172:	4620      	mov	r0, r4
40003174:	f002 fd1c 	bl	40005bb0 <ddr3TipResetFifoPtr>
40003178:	2000      	movs	r0, #0
4000317a:	b013      	add	sp, #76	; 0x4c
4000317c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40003180:	400205d8 	ldrdmi	r0, [r2], -r8
40003184:	4002049c 	mulmi	r2, ip, r4
40003188:	4002053c 	andmi	r0, r2, ip, lsr r5
4000318c:	4001416b 	andmi	r4, r1, fp, ror #2
40003190:	40020868 	andmi	r0, r2, r8, ror #16
40003194:	40014179 	andmi	r4, r1, r9, ror r1
40003198:	4001416c 	andmi	r4, r1, ip, ror #2
4000319c:	4000f4da 	ldrdmi	pc, [r0], -sl
400031a0:	4000f4dd 	ldrdmi	pc, [r0], -sp
400031a4:	4000f4e6 	andmi	pc, r0, r6, ror #9
400031a8:	4000f508 	andmi	pc, r0, r8, lsl #10
400031ac:	4000f517 	andmi	pc, r0, r7, lsl r5	; <UNPREDICTABLE>
400031b0:	400104a6 	andmi	r0, r1, r6, lsr #9
400031b4:	4000f520 	andmi	pc, r0, r0, lsr #10
400031b8:	4000f53c 	andmi	pc, r0, ip, lsr r5	; <UNPREDICTABLE>
400031bc:	4000f4e0 	andmi	pc, r0, r0, ror #9
400031c0:	4000f4e3 	andmi	pc, r0, r3, ror #9
400031c4:	4000f543 	andmi	pc, r0, r3, asr #10
400031c8:	4002021c 	andmi	r0, r2, ip, lsl r2

Disassembly of section .text.ddr3TipRunLevelingSweepTest:

400031cc <ddr3TipRunLevelingSweepTest>:
ddr3TipRunLevelingSweepTest():
400031cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400031d0:	b097      	sub	sp, #92	; 0x5c
400031d2:	2600      	movs	r6, #0
400031d4:	1e15      	subs	r5, r2, #0
400031d6:	bf0c      	ite	eq
400031d8:	46ab      	moveq	fp, r5
400031da:	f04f 0b02 	movne.w	fp, #2
400031de:	4604      	mov	r4, r0
400031e0:	930f      	str	r3, [sp, #60]	; 0x3c
400031e2:	9615      	str	r6, [sp, #84]	; 0x54
400031e4:	f005 fcae 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
400031e8:	2102      	movs	r1, #2
400031ea:	9010      	str	r0, [sp, #64]	; 0x40
400031ec:	4620      	mov	r0, r4
400031ee:	f007 ff1d 	bl	4000b02c <ddr3TipDevAttrGet>
400031f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
400031f4:	2901      	cmp	r1, #1
400031f6:	d104      	bne.n	40003202 <ddr3TipRunLevelingSweepTest+0x36>
400031f8:	b2c0      	uxtb	r0, r0
400031fa:	9607      	str	r6, [sp, #28]
400031fc:	3801      	subs	r0, #1
400031fe:	9006      	str	r0, [sp, #24]
40003200:	e002      	b.n	40003208 <ddr3TipRunLevelingSweepTest+0x3c>
40003202:	2201      	movs	r2, #1
40003204:	9606      	str	r6, [sp, #24]
40003206:	9207      	str	r2, [sp, #28]
40003208:	2601      	movs	r6, #1
4000320a:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 400034c0 <ddr3TipRunLevelingSweepTest+0x2f4>
4000320e:	9605      	str	r6, [sp, #20]
40003210:	2600      	movs	r6, #0
40003212:	9608      	str	r6, [sp, #32]
40003214:	e1d8      	b.n	400035c8 <ddr3TipRunLevelingSweepTest+0x3fc>
40003216:	9e06      	ldr	r6, [sp, #24]
40003218:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
4000321c:	3201      	adds	r2, #1
4000321e:	42b2      	cmp	r2, r6
40003220:	d9f9      	bls.n	40003216 <ddr3TipRunLevelingSweepTest+0x4a>
40003222:	4a9c      	ldr	r2, [pc, #624]	; (40003494 <ddr3TipRunLevelingSweepTest+0x2c8>)
40003224:	3314      	adds	r3, #20
40003226:	4293      	cmp	r3, r2
40003228:	d003      	beq.n	40003232 <ddr3TipRunLevelingSweepTest+0x66>
4000322a:	2800      	cmp	r0, #0
4000322c:	d0f9      	beq.n	40003222 <ddr3TipRunLevelingSweepTest+0x56>
4000322e:	2200      	movs	r2, #0
40003230:	e7f1      	b.n	40003216 <ddr3TipRunLevelingSweepTest+0x4a>
40003232:	2300      	movs	r3, #0
40003234:	4e98      	ldr	r6, [pc, #608]	; (40003498 <ddr3TipRunLevelingSweepTest+0x2cc>)
40003236:	4899      	ldr	r0, [pc, #612]	; (4000349c <ddr3TipRunLevelingSweepTest+0x2d0>)
40003238:	4999      	ldr	r1, [pc, #612]	; (400034a0 <ddr3TipRunLevelingSweepTest+0x2d4>)
4000323a:	461a      	mov	r2, r3
4000323c:	519a      	str	r2, [r3, r6]
4000323e:	501a      	str	r2, [r3, r0]
40003240:	505a      	str	r2, [r3, r1]
40003242:	3304      	adds	r3, #4
40003244:	2b14      	cmp	r3, #20
40003246:	d1f9      	bne.n	4000323c <ddr3TipRunLevelingSweepTest+0x70>
40003248:	4993      	ldr	r1, [pc, #588]	; (40003498 <ddr3TipRunLevelingSweepTest+0x2cc>)
4000324a:	465a      	mov	r2, fp
4000324c:	231f      	movs	r3, #31
4000324e:	4620      	mov	r0, r4
40003250:	f7ff fd26 	bl	40002ca0 <mvHwsDdr3TipReadAdllValue>
40003254:	4620      	mov	r0, r4
40003256:	4991      	ldr	r1, [pc, #580]	; (4000349c <ddr3TipRunLevelingSweepTest+0x2d0>)
40003258:	465a      	mov	r2, fp
4000325a:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
4000325e:	f7ff fd97 	bl	40002d90 <readPhaseValue>
40003262:	b935      	cbnz	r5, 40003272 <ddr3TipRunLevelingSweepTest+0xa6>
40003264:	4620      	mov	r0, r4
40003266:	498e      	ldr	r1, [pc, #568]	; (400034a0 <ddr3TipRunLevelingSweepTest+0x2d4>)
40003268:	9a05      	ldr	r2, [sp, #20]
4000326a:	f04f 33ff 	mov.w	r3, #4294967295
4000326e:	f7ff fd17 	bl	40002ca0 <mvHwsDdr3TipReadAdllValue>
40003272:	2700      	movs	r7, #0
40003274:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
40003278:	46a1      	mov	r9, r4
4000327a:	46ba      	mov	sl, r7
4000327c:	e100      	b.n	40003480 <ddr3TipRunLevelingSweepTest+0x2b4>
4000327e:	9b12      	ldr	r3, [sp, #72]	; 0x48
40003280:	9913      	ldr	r1, [sp, #76]	; 0x4c
40003282:	f8d3 c000 	ldr.w	ip, [r3]
40003286:	680b      	ldr	r3, [r1, #0]
40003288:	099b      	lsrs	r3, r3, #6
4000328a:	eb0c 1343 	add.w	r3, ip, r3, lsl #5
4000328e:	b11d      	cbz	r5, 40003298 <ddr3TipRunLevelingSweepTest+0xcc>
40003290:	2b30      	cmp	r3, #48	; 0x30
40003292:	d906      	bls.n	400032a2 <ddr3TipRunLevelingSweepTest+0xd6>
40003294:	3b30      	subs	r3, #48	; 0x30
40003296:	e005      	b.n	400032a4 <ddr3TipRunLevelingSweepTest+0xd8>
40003298:	2b20      	cmp	r3, #32
4000329a:	f240 81aa 	bls.w	400035f2 <ddr3TipRunLevelingSweepTest+0x426>
4000329e:	3b20      	subs	r3, #32
400032a0:	e1a8      	b.n	400035f4 <ddr3TipRunLevelingSweepTest+0x428>
400032a2:	2300      	movs	r3, #0
400032a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
400032a6:	189b      	adds	r3, r3, r2
400032a8:	9911      	ldr	r1, [sp, #68]	; 0x44
400032aa:	4c7e      	ldr	r4, [pc, #504]	; (400034a4 <ddr3TipRunLevelingSweepTest+0x2d8>)
400032ac:	6809      	ldr	r1, [r1, #0]
400032ae:	401c      	ands	r4, r3
400032b0:	2c00      	cmp	r4, #0
400032b2:	910b      	str	r1, [sp, #44]	; 0x2c
400032b4:	da03      	bge.n	400032be <ddr3TipRunLevelingSweepTest+0xf2>
400032b6:	3c01      	subs	r4, #1
400032b8:	f064 041f 	orn	r4, r4, #31
400032bc:	3401      	adds	r4, #1
400032be:	1b1b      	subs	r3, r3, r4
400032c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
400032c2:	bf48      	it	mi
400032c4:	331f      	addmi	r3, #31
400032c6:	2100      	movs	r1, #0
400032c8:	4648      	mov	r0, r9
400032ca:	f8cd c010 	str.w	ip, [sp, #16]
400032ce:	115b      	asrs	r3, r3, #5
400032d0:	9202      	str	r2, [sp, #8]
400032d2:	460a      	mov	r2, r1
400032d4:	f8cd a000 	str.w	sl, [sp]
400032d8:	eb04 1383 	add.w	r3, r4, r3, lsl #6
400032dc:	9303      	str	r3, [sp, #12]
400032de:	9b07      	ldr	r3, [sp, #28]
400032e0:	9101      	str	r1, [sp, #4]
400032e2:	f001 fbc9 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
400032e6:	f8dd c010 	ldr.w	ip, [sp, #16]
400032ea:	f8cb 0000 	str.w	r0, [fp]
400032ee:	2800      	cmp	r0, #0
400032f0:	d16b      	bne.n	400033ca <ddr3TipRunLevelingSweepTest+0x1fe>
400032f2:	b9dd      	cbnz	r5, 4000332c <ddr3TipRunLevelingSweepTest+0x160>
400032f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
400032f6:	9905      	ldr	r1, [sp, #20]
400032f8:	ebcc 0c03 	rsb	ip, ip, r3
400032fc:	4b6a      	ldr	r3, [pc, #424]	; (400034a8 <ddr3TipRunLevelingSweepTest+0x2dc>)
400032fe:	4464      	add	r4, ip
40003300:	f8cd a000 	str.w	sl, [sp]
40003304:	4023      	ands	r3, r4
40003306:	9501      	str	r5, [sp, #4]
40003308:	2b00      	cmp	r3, #0
4000330a:	9102      	str	r1, [sp, #8]
4000330c:	da03      	bge.n	40003316 <ddr3TipRunLevelingSweepTest+0x14a>
4000330e:	3b01      	subs	r3, #1
40003310:	f063 033f 	orn	r3, r3, #63	; 0x3f
40003314:	3301      	adds	r3, #1
40003316:	2100      	movs	r1, #0
40003318:	9303      	str	r3, [sp, #12]
4000331a:	4648      	mov	r0, r9
4000331c:	9b07      	ldr	r3, [sp, #28]
4000331e:	460a      	mov	r2, r1
40003320:	f001 fbaa 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40003324:	f8cb 0000 	str.w	r0, [fp]
40003328:	2800      	cmp	r0, #0
4000332a:	d14e      	bne.n	400033ca <ddr3TipRunLevelingSweepTest+0x1fe>
4000332c:	4b5f      	ldr	r3, [pc, #380]	; (400034ac <ddr3TipRunLevelingSweepTest+0x2e0>)
4000332e:	781b      	ldrb	r3, [r3, #0]
40003330:	930b      	str	r3, [sp, #44]	; 0x2c
40003332:	e053      	b.n	400033dc <ddr3TipRunLevelingSweepTest+0x210>
40003334:	4a5e      	ldr	r2, [pc, #376]	; (400034b0 <ddr3TipRunLevelingSweepTest+0x2e4>)
40003336:	4648      	mov	r0, r9
40003338:	9b08      	ldr	r3, [sp, #32]
4000333a:	7811      	ldrb	r1, [r2, #0]
4000333c:	aa15      	add	r2, sp, #84	; 0x54
4000333e:	f000 fe21 	bl	40003f84 <mvHwsDdr3RunBist>
40003342:	4648      	mov	r0, r9
40003344:	f002 fc34 	bl	40005bb0 <ddr3TipResetFifoPtr>
40003348:	f8d8 3000 	ldr.w	r3, [r8]
4000334c:	781b      	ldrb	r3, [r3, #0]
4000334e:	07db      	lsls	r3, r3, #31
40003350:	d532      	bpl.n	400033b8 <ddr3TipRunLevelingSweepTest+0x1ec>
40003352:	f1ba 0f04 	cmp.w	sl, #4
40003356:	d12b      	bne.n	400033b0 <ddr3TipRunLevelingSweepTest+0x1e4>
40003358:	2100      	movs	r1, #0
4000335a:	ab14      	add	r3, sp, #80	; 0x50
4000335c:	4648      	mov	r0, r9
4000335e:	9300      	str	r3, [sp, #0]
40003360:	460a      	mov	r2, r1
40003362:	f241 4358 	movw	r3, #5208	; 0x1458
40003366:	f04f 34ff 	mov.w	r4, #4294967295
4000336a:	9401      	str	r4, [sp, #4]
4000336c:	f001 f9f2 	bl	40004754 <mvHwsDdr3TipIFRead>
40003370:	4601      	mov	r1, r0
40003372:	f8cb 0000 	str.w	r0, [fp]
40003376:	bb18      	cbnz	r0, 400033c0 <ddr3TipRunLevelingSweepTest+0x1f4>
40003378:	6932      	ldr	r2, [r6, #16]
4000337a:	4648      	mov	r0, r9
4000337c:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000337e:	18d3      	adds	r3, r2, r3
40003380:	460a      	mov	r2, r1
40003382:	6133      	str	r3, [r6, #16]
40003384:	f241 4358 	movw	r3, #5208	; 0x1458
40003388:	e88d 0012 	stmia.w	sp, {r1, r4}
4000338c:	f000 ff38 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003390:	4601      	mov	r1, r0
40003392:	f8cb 0000 	str.w	r0, [fp]
40003396:	b9c0      	cbnz	r0, 400033ca <ddr3TipRunLevelingSweepTest+0x1fe>
40003398:	4648      	mov	r0, r9
4000339a:	460a      	mov	r2, r1
4000339c:	f241 435c 	movw	r3, #5212	; 0x145c
400033a0:	e88d 0012 	stmia.w	sp, {r1, r4}
400033a4:	f000 ff2c 	bl	40004200 <mvHwsDdr3TipIFWrite>
400033a8:	f8cb 0000 	str.w	r0, [fp]
400033ac:	b120      	cbz	r0, 400033b8 <ddr3TipRunLevelingSweepTest+0x1ec>
400033ae:	e011      	b.n	400033d4 <ddr3TipRunLevelingSweepTest+0x208>
400033b0:	59f2      	ldr	r2, [r6, r7]
400033b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
400033b4:	18d3      	adds	r3, r2, r3
400033b6:	51f3      	str	r3, [r6, r7]
400033b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
400033ba:	3101      	adds	r1, #1
400033bc:	910b      	str	r1, [sp, #44]	; 0x2c
400033be:	e00d      	b.n	400033dc <ddr3TipRunLevelingSweepTest+0x210>
400033c0:	f008 fccc 	bl	4000bd5c <gtBreakOnFail>
400033c4:	4a3b      	ldr	r2, [pc, #236]	; (400034b4 <ddr3TipRunLevelingSweepTest+0x2e8>)
400033c6:	6810      	ldr	r0, [r2, #0]
400033c8:	e110      	b.n	400035ec <ddr3TipRunLevelingSweepTest+0x420>
400033ca:	f008 fcc7 	bl	4000bd5c <gtBreakOnFail>
400033ce:	4b39      	ldr	r3, [pc, #228]	; (400034b4 <ddr3TipRunLevelingSweepTest+0x2e8>)
400033d0:	6818      	ldr	r0, [r3, #0]
400033d2:	e10b      	b.n	400035ec <ddr3TipRunLevelingSweepTest+0x420>
400033d4:	f008 fcc2 	bl	4000bd5c <gtBreakOnFail>
400033d8:	4e36      	ldr	r6, [pc, #216]	; (400034b4 <ddr3TipRunLevelingSweepTest+0x2e8>)
400033da:	e04f      	b.n	4000347c <ddr3TipRunLevelingSweepTest+0x2b0>
400033dc:	4936      	ldr	r1, [pc, #216]	; (400034b8 <ddr3TipRunLevelingSweepTest+0x2ec>)
400033de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
400033e0:	780b      	ldrb	r3, [r1, #0]
400033e2:	429a      	cmp	r2, r3
400033e4:	d3a6      	bcc.n	40003334 <ddr3TipRunLevelingSweepTest+0x168>
400033e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
400033e8:	3b01      	subs	r3, #1
400033ea:	930a      	str	r3, [sp, #40]	; 0x28
400033ec:	f47f af47 	bne.w	4000327e <ddr3TipRunLevelingSweepTest+0xb2>
400033f0:	9909      	ldr	r1, [sp, #36]	; 0x24
400033f2:	3614      	adds	r6, #20
400033f4:	3101      	adds	r1, #1
400033f6:	9109      	str	r1, [sp, #36]	; 0x24
400033f8:	2920      	cmp	r1, #32
400033fa:	d010      	beq.n	4000341e <ddr3TipRunLevelingSweepTest+0x252>
400033fc:	b91d      	cbnz	r5, 40003406 <ddr3TipRunLevelingSweepTest+0x23a>
400033fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
40003400:	0052      	lsls	r2, r2, #1
40003402:	920c      	str	r2, [sp, #48]	; 0x30
40003404:	e003      	b.n	4000340e <ddr3TipRunLevelingSweepTest+0x242>
40003406:	2303      	movs	r3, #3
40003408:	9909      	ldr	r1, [sp, #36]	; 0x24
4000340a:	434b      	muls	r3, r1
4000340c:	930c      	str	r3, [sp, #48]	; 0x30
4000340e:	4b24      	ldr	r3, [pc, #144]	; (400034a0 <ddr3TipRunLevelingSweepTest+0x2d4>)
40003410:	2203      	movs	r2, #3
40003412:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 400034b4 <ddr3TipRunLevelingSweepTest+0x2e8>
40003416:	18fb      	adds	r3, r7, r3
40003418:	920a      	str	r2, [sp, #40]	; 0x28
4000341a:	9311      	str	r3, [sp, #68]	; 0x44
4000341c:	e72f      	b.n	4000327e <ddr3TipRunLevelingSweepTest+0xb2>
4000341e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
40003420:	4648      	mov	r0, r9
40003422:	4b1e      	ldr	r3, [pc, #120]	; (4000349c <ddr3TipRunLevelingSweepTest+0x2d0>)
40003424:	491c      	ldr	r1, [pc, #112]	; (40003498 <ddr3TipRunLevelingSweepTest+0x2cc>)
40003426:	9601      	str	r6, [sp, #4]
40003428:	9e0d      	ldr	r6, [sp, #52]	; 0x34
4000342a:	f8cd a000 	str.w	sl, [sp]
4000342e:	9602      	str	r6, [sp, #8]
40003430:	58fa      	ldr	r2, [r7, r3]
40003432:	587b      	ldr	r3, [r7, r1]
40003434:	990a      	ldr	r1, [sp, #40]	; 0x28
40003436:	18d3      	adds	r3, r2, r3
40003438:	9303      	str	r3, [sp, #12]
4000343a:	9b07      	ldr	r3, [sp, #28]
4000343c:	460a      	mov	r2, r1
4000343e:	4e1d      	ldr	r6, [pc, #116]	; (400034b4 <ddr3TipRunLevelingSweepTest+0x2e8>)
40003440:	f001 fb1a 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40003444:	6030      	str	r0, [r6, #0]
40003446:	b9b8      	cbnz	r0, 40003478 <ddr3TipRunLevelingSweepTest+0x2ac>
40003448:	b97d      	cbnz	r5, 4000346a <ddr3TipRunLevelingSweepTest+0x29e>
4000344a:	9a05      	ldr	r2, [sp, #20]
4000344c:	4648      	mov	r0, r9
4000344e:	4b14      	ldr	r3, [pc, #80]	; (400034a0 <ddr3TipRunLevelingSweepTest+0x2d4>)
40003450:	4629      	mov	r1, r5
40003452:	f8cd a000 	str.w	sl, [sp]
40003456:	9202      	str	r2, [sp, #8]
40003458:	462a      	mov	r2, r5
4000345a:	9501      	str	r5, [sp, #4]
4000345c:	58fb      	ldr	r3, [r7, r3]
4000345e:	9303      	str	r3, [sp, #12]
40003460:	9b07      	ldr	r3, [sp, #28]
40003462:	f001 fb09 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40003466:	6030      	str	r0, [r6, #0]
40003468:	b930      	cbnz	r0, 40003478 <ddr3TipRunLevelingSweepTest+0x2ac>
4000346a:	9e06      	ldr	r6, [sp, #24]
4000346c:	f10a 0a01 	add.w	sl, sl, #1
40003470:	3704      	adds	r7, #4
40003472:	45b2      	cmp	sl, r6
40003474:	d904      	bls.n	40003480 <ddr3TipRunLevelingSweepTest+0x2b4>
40003476:	e025      	b.n	400034c4 <ddr3TipRunLevelingSweepTest+0x2f8>
40003478:	f008 fc70 	bl	4000bd5c <gtBreakOnFail>
4000347c:	6830      	ldr	r0, [r6, #0]
4000347e:	e0b5      	b.n	400035ec <ddr3TipRunLevelingSweepTest+0x420>
40003480:	4a05      	ldr	r2, [pc, #20]	; (40003498 <ddr3TipRunLevelingSweepTest+0x2cc>)
40003482:	2100      	movs	r1, #0
40003484:	4b05      	ldr	r3, [pc, #20]	; (4000349c <ddr3TipRunLevelingSweepTest+0x2d0>)
40003486:	18ba      	adds	r2, r7, r2
40003488:	4e0c      	ldr	r6, [pc, #48]	; (400034bc <ddr3TipRunLevelingSweepTest+0x2f0>)
4000348a:	18fb      	adds	r3, r7, r3
4000348c:	9109      	str	r1, [sp, #36]	; 0x24
4000348e:	9212      	str	r2, [sp, #72]	; 0x48
40003490:	9313      	str	r3, [sp, #76]	; 0x4c
40003492:	e7b3      	b.n	400033fc <ddr3TipRunLevelingSweepTest+0x230>
40003494:	4002049c 	mulmi	r2, ip, r4
40003498:	4002053c 	andmi	r0, r2, ip, lsr r5
4000349c:	400204ec 	andmi	r0, r2, ip, ror #9
400034a0:	4002049c 	mulmi	r2, ip, r4
400034a4:	8000001f 	andhi	r0, r0, pc, lsl r0
400034a8:	8000003f 	andhi	r0, r0, pc, lsr r0
400034ac:	4001416b 	andmi	r4, r1, fp, ror #2
400034b0:	40014179 	andmi	r4, r1, r9, ror r1
400034b4:	40020868 	andmi	r0, r2, r8, ror #16
400034b8:	4001416c 	andmi	r4, r1, ip, ror #2
400034bc:	4002021c 	andmi	r0, r2, ip, lsl r2
400034c0:	400205d8 	ldrdmi	r0, [r2], -r8
400034c4:	4b4d      	ldr	r3, [pc, #308]	; (400035fc <ddr3TipRunLevelingSweepTest+0x430>)
400034c6:	464c      	mov	r4, r9
400034c8:	4a4d      	ldr	r2, [pc, #308]	; (40003600 <ddr3TipRunLevelingSweepTest+0x434>)
400034ca:	484e      	ldr	r0, [pc, #312]	; (40003604 <ddr3TipRunLevelingSweepTest+0x438>)
400034cc:	2d00      	cmp	r5, #0
400034ce:	bf08      	it	eq
400034d0:	461a      	moveq	r2, r3
400034d2:	9908      	ldr	r1, [sp, #32]
400034d4:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
400034d8:	f00a ff84 	bl	4000e3e4 <mvPrintf>
400034dc:	f8d8 3000 	ldr.w	r3, [r8]
400034e0:	781b      	ldrb	r3, [r3, #0]
400034e2:	07d8      	lsls	r0, r3, #31
400034e4:	d519      	bpl.n	4000351a <ddr3TipRunLevelingSweepTest+0x34e>
400034e6:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
400034e8:	2e01      	cmp	r6, #1
400034ea:	d112      	bne.n	40003512 <ddr3TipRunLevelingSweepTest+0x346>
400034ec:	2600      	movs	r6, #0
400034ee:	f8d8 3000 	ldr.w	r3, [r8]
400034f2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400034f6:	fa43 f306 	asr.w	r3, r3, r6
400034fa:	07d9      	lsls	r1, r3, #31
400034fc:	d504      	bpl.n	40003508 <ddr3TipRunLevelingSweepTest+0x33c>
400034fe:	4842      	ldr	r0, [pc, #264]	; (40003608 <ddr3TipRunLevelingSweepTest+0x43c>)
40003500:	2100      	movs	r1, #0
40003502:	4632      	mov	r2, r6
40003504:	f00a ff6e 	bl	4000e3e4 <mvPrintf>
40003508:	9906      	ldr	r1, [sp, #24]
4000350a:	3601      	adds	r6, #1
4000350c:	428e      	cmp	r6, r1
4000350e:	d9ee      	bls.n	400034ee <ddr3TipRunLevelingSweepTest+0x322>
40003510:	e003      	b.n	4000351a <ddr3TipRunLevelingSweepTest+0x34e>
40003512:	483e      	ldr	r0, [pc, #248]	; (4000360c <ddr3TipRunLevelingSweepTest+0x440>)
40003514:	2100      	movs	r1, #0
40003516:	f00a ff65 	bl	4000e3e4 <mvPrintf>
4000351a:	483d      	ldr	r0, [pc, #244]	; (40003610 <ddr3TipRunLevelingSweepTest+0x444>)
4000351c:	f06f 072f 	mvn.w	r7, #47	; 0x2f
40003520:	f00a ff60 	bl	4000e3e4 <mvPrintf>
40003524:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
40003528:	f06f 061f 	mvn.w	r6, #31
4000352c:	b915      	cbnz	r5, 40003534 <ddr3TipRunLevelingSweepTest+0x368>
4000352e:	4632      	mov	r2, r6
40003530:	4932      	ldr	r1, [pc, #200]	; (400035fc <ddr3TipRunLevelingSweepTest+0x430>)
40003532:	e001      	b.n	40003538 <ddr3TipRunLevelingSweepTest+0x36c>
40003534:	4932      	ldr	r1, [pc, #200]	; (40003600 <ddr3TipRunLevelingSweepTest+0x434>)
40003536:	463a      	mov	r2, r7
40003538:	4836      	ldr	r0, [pc, #216]	; (40003614 <ddr3TipRunLevelingSweepTest+0x448>)
4000353a:	f00a ff53 	bl	4000e3e4 <mvPrintf>
4000353e:	f8d8 3000 	ldr.w	r3, [r8]
40003542:	781b      	ldrb	r3, [r3, #0]
40003544:	07da      	lsls	r2, r3, #31
40003546:	d50b      	bpl.n	40003560 <ddr3TipRunLevelingSweepTest+0x394>
40003548:	f04f 0a00 	mov.w	sl, #0
4000354c:	f859 102a 	ldr.w	r1, [r9, sl, lsl #2]
40003550:	f10a 0a01 	add.w	sl, sl, #1
40003554:	4830      	ldr	r0, [pc, #192]	; (40003618 <ddr3TipRunLevelingSweepTest+0x44c>)
40003556:	f00a ff45 	bl	4000e3e4 <mvPrintf>
4000355a:	9a06      	ldr	r2, [sp, #24]
4000355c:	4592      	cmp	sl, r2
4000355e:	d9f5      	bls.n	4000354c <ddr3TipRunLevelingSweepTest+0x380>
40003560:	482b      	ldr	r0, [pc, #172]	; (40003610 <ddr3TipRunLevelingSweepTest+0x444>)
40003562:	3602      	adds	r6, #2
40003564:	f00a ff3e 	bl	4000e3e4 <mvPrintf>
40003568:	3703      	adds	r7, #3
4000356a:	2e20      	cmp	r6, #32
4000356c:	f109 0914 	add.w	r9, r9, #20
40003570:	d1dc      	bne.n	4000352c <ddr3TipRunLevelingSweepTest+0x360>
40003572:	4620      	mov	r0, r4
40003574:	4929      	ldr	r1, [pc, #164]	; (4000361c <ddr3TipRunLevelingSweepTest+0x450>)
40003576:	4a2a      	ldr	r2, [pc, #168]	; (40003620 <ddr3TipRunLevelingSweepTest+0x454>)
40003578:	465b      	mov	r3, fp
4000357a:	f7ff fc45 	bl	40002e08 <writeLevelingValue>
4000357e:	b925      	cbnz	r5, 4000358a <ddr3TipRunLevelingSweepTest+0x3be>
40003580:	4620      	mov	r0, r4
40003582:	4928      	ldr	r1, [pc, #160]	; (40003624 <ddr3TipRunLevelingSweepTest+0x458>)
40003584:	9a05      	ldr	r2, [sp, #20]
40003586:	f7ff fbc7 	bl	40002d18 <mvHwsDdr3TipWriteAdllValue>
4000358a:	465a      	mov	r2, fp
4000358c:	4923      	ldr	r1, [pc, #140]	; (4000361c <ddr3TipRunLevelingSweepTest+0x450>)
4000358e:	f04f 33ff 	mov.w	r3, #4294967295
40003592:	4620      	mov	r0, r4
40003594:	f7ff fb84 	bl	40002ca0 <mvHwsDdr3TipReadAdllValue>
40003598:	4b23      	ldr	r3, [pc, #140]	; (40003628 <ddr3TipRunLevelingSweepTest+0x45c>)
4000359a:	4924      	ldr	r1, [pc, #144]	; (4000362c <ddr3TipRunLevelingSweepTest+0x460>)
4000359c:	f10b 0b04 	add.w	fp, fp, #4
400035a0:	4823      	ldr	r0, [pc, #140]	; (40003630 <ddr3TipRunLevelingSweepTest+0x464>)
400035a2:	2d00      	cmp	r5, #0
400035a4:	bf08      	it	eq
400035a6:	4619      	moveq	r1, r3
400035a8:	f00a ff1c 	bl	4000e3e4 <mvPrintf>
400035ac:	491b      	ldr	r1, [pc, #108]	; (4000361c <ddr3TipRunLevelingSweepTest+0x450>)
400035ae:	4620      	mov	r0, r4
400035b0:	f7ff fc6c 	bl	40002e8c <printAdll>
400035b4:	4620      	mov	r0, r4
400035b6:	491a      	ldr	r1, [pc, #104]	; (40003620 <ddr3TipRunLevelingSweepTest+0x454>)
400035b8:	f7ff fc8c 	bl	40002ed4 <printPh>
400035bc:	9e08      	ldr	r6, [sp, #32]
400035be:	3601      	adds	r6, #1
400035c0:	9608      	str	r6, [sp, #32]
400035c2:	9e05      	ldr	r6, [sp, #20]
400035c4:	3604      	adds	r6, #4
400035c6:	9605      	str	r6, [sp, #20]
400035c8:	9e08      	ldr	r6, [sp, #32]
400035ca:	9910      	ldr	r1, [sp, #64]	; 0x40
400035cc:	428e      	cmp	r6, r1
400035ce:	d009      	beq.n	400035e4 <ddr3TipRunLevelingSweepTest+0x418>
400035d0:	f8d8 3000 	ldr.w	r3, [r8]
400035d4:	2100      	movs	r1, #0
400035d6:	4e17      	ldr	r6, [pc, #92]	; (40003634 <ddr3TipRunLevelingSweepTest+0x468>)
400035d8:	7818      	ldrb	r0, [r3, #0]
400035da:	960e      	str	r6, [sp, #56]	; 0x38
400035dc:	4633      	mov	r3, r6
400035de:	f000 0001 	and.w	r0, r0, #1
400035e2:	e622      	b.n	4000322a <ddr3TipRunLevelingSweepTest+0x5e>
400035e4:	4620      	mov	r0, r4
400035e6:	f002 fae3 	bl	40005bb0 <ddr3TipResetFifoPtr>
400035ea:	2000      	movs	r0, #0
400035ec:	b017      	add	sp, #92	; 0x5c
400035ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400035f2:	462b      	mov	r3, r5
400035f4:	990c      	ldr	r1, [sp, #48]	; 0x30
400035f6:	185b      	adds	r3, r3, r1
400035f8:	e656      	b.n	400032a8 <ddr3TipRunLevelingSweepTest+0xdc>
400035fa:	bf00      	nop
400035fc:	4000f4da 	ldrdmi	pc, [r0], -sl
40003600:	4000f4dd 	ldrdmi	pc, [r0], -sp
40003604:	4000f552 	andmi	pc, r0, r2, asr r5	; <UNPREDICTABLE>
40003608:	4000f508 	andmi	pc, r0, r8, lsl #10
4000360c:	4000f517 	andmi	pc, r0, r7, lsl r5	; <UNPREDICTABLE>
40003610:	400104a6 	andmi	r0, r1, r6, lsr #9
40003614:	4000f577 	andmi	pc, r0, r7, ror r5	; <UNPREDICTABLE>
40003618:	4000f53c 	andmi	pc, r0, ip, lsr r5	; <UNPREDICTABLE>
4000361c:	4002053c 	andmi	r0, r2, ip, lsr r5
40003620:	400204ec 	andmi	r0, r2, ip, ror #9
40003624:	4002049c 	mulmi	r2, ip, r4
40003628:	4000f4e0 	andmi	pc, r0, r0, ror #9
4000362c:	4000f4e3 	andmi	pc, r0, r3, ror #9
40003630:	4000f59b 	mulmi	r0, fp, r5
40003634:	4002021c 	andmi	r0, r2, ip, lsl r2

Disassembly of section .text.ddr3TipPrintLog:

40003638 <ddr3TipPrintLog>:
ddr3TipPrintLog():
40003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000363a:	4604      	mov	r4, r0
4000363c:	4b28      	ldr	r3, [pc, #160]	; (400036e0 <ddr3TipPrintLog+0xa8>)
4000363e:	781b      	ldrb	r3, [r3, #0]
40003640:	b91b      	cbnz	r3, 4000364a <ddr3TipPrintLog+0x12>
40003642:	4b28      	ldr	r3, [pc, #160]	; (400036e4 <ddr3TipPrintLog+0xac>)
40003644:	781b      	ldrb	r3, [r3, #0]
40003646:	2b00      	cmp	r3, #0
40003648:	d065      	beq.n	40003716 <ddr3TipPrintLog+0xde>
4000364a:	4b27      	ldr	r3, [pc, #156]	; (400036e8 <ddr3TipPrintLog+0xb0>)
4000364c:	2158      	movs	r1, #88	; 0x58
4000364e:	4827      	ldr	r0, [pc, #156]	; (400036ec <ddr3TipPrintLog+0xb4>)
40003650:	681a      	ldr	r2, [r3, #0]
40003652:	4b27      	ldr	r3, [pc, #156]	; (400036f0 <ddr3TipPrintLog+0xb8>)
40003654:	681b      	ldr	r3, [r3, #0]
40003656:	fb01 2303 	mla	r3, r1, r3, r2
4000365a:	f893 6057 	ldrb.w	r6, [r3, #87]	; 0x57
4000365e:	4b21      	ldr	r3, [pc, #132]	; (400036e4 <ddr3TipPrintLog+0xac>)
40003660:	781d      	ldrb	r5, [r3, #0]
40003662:	3500      	adds	r5, #0
40003664:	bf18      	it	ne
40003666:	2501      	movne	r5, #1
40003668:	f00a febc 	bl	4000e3e4 <mvPrintf>
4000366c:	2e0f      	cmp	r6, #15
4000366e:	4821      	ldr	r0, [pc, #132]	; (400036f4 <ddr3TipPrintLog+0xbc>)
40003670:	bf96      	itet	ls
40003672:	4b21      	ldrls	r3, [pc, #132]	; (400036f8 <ddr3TipPrintLog+0xc0>)
40003674:	4921      	ldrhi	r1, [pc, #132]	; (400036fc <ddr3TipPrintLog+0xc4>)
40003676:	f853 1026 	ldrls.w	r1, [r3, r6, lsl #2]
4000367a:	4e21      	ldr	r6, [pc, #132]	; (40003700 <ddr3TipPrintLog+0xc8>)
4000367c:	f00a feb2 	bl	4000e3e4 <mvPrintf>
40003680:	2201      	movs	r2, #1
40003682:	462b      	mov	r3, r5
40003684:	4620      	mov	r0, r4
40003686:	7831      	ldrb	r1, [r6, #0]
40003688:	f7ff fc48 	bl	40002f1c <ddr3TipRunSweepTest>
4000368c:	2200      	movs	r2, #0
4000368e:	462b      	mov	r3, r5
40003690:	4620      	mov	r0, r4
40003692:	7831      	ldrb	r1, [r6, #0]
40003694:	f7ff fc42 	bl	40002f1c <ddr3TipRunSweepTest>
40003698:	4b1a      	ldr	r3, [pc, #104]	; (40003704 <ddr3TipPrintLog+0xcc>)
4000369a:	781f      	ldrb	r7, [r3, #0]
4000369c:	2f01      	cmp	r7, #1
4000369e:	d10b      	bne.n	400036b8 <ddr3TipPrintLog+0x80>
400036a0:	7831      	ldrb	r1, [r6, #0]
400036a2:	2200      	movs	r2, #0
400036a4:	462b      	mov	r3, r5
400036a6:	4620      	mov	r0, r4
400036a8:	f7ff fd90 	bl	400031cc <ddr3TipRunLevelingSweepTest>
400036ac:	4620      	mov	r0, r4
400036ae:	7831      	ldrb	r1, [r6, #0]
400036b0:	463a      	mov	r2, r7
400036b2:	462b      	mov	r3, r5
400036b4:	f7ff fd8a 	bl	400031cc <ddr3TipRunLevelingSweepTest>
400036b8:	4620      	mov	r0, r4
400036ba:	4d13      	ldr	r5, [pc, #76]	; (40003708 <ddr3TipPrintLog+0xd0>)
400036bc:	f008 fbf2 	bl	4000bea4 <ddr3TipPrintAllPbsResult>
400036c0:	4620      	mov	r0, r4
400036c2:	f006 fcb5 	bl	4000a030 <ddr3TipPrintWLSuppResult>
400036c6:	4811      	ldr	r0, [pc, #68]	; (4000370c <ddr3TipPrintLog+0xd4>)
400036c8:	f00a fe8c 	bl	4000e3e4 <mvPrintf>
400036cc:	4620      	mov	r0, r4
400036ce:	f002 fbd7 	bl	40005e80 <ddr3TipRestoreDunitRegs>
400036d2:	6028      	str	r0, [r5, #0]
400036d4:	b1e0      	cbz	r0, 40003710 <ddr3TipPrintLog+0xd8>
400036d6:	f008 fb41 	bl	4000bd5c <gtBreakOnFail>
400036da:	6828      	ldr	r0, [r5, #0]
400036dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
400036de:	bf00      	nop
400036e0:	40020953 	andmi	r0, r2, r3, asr r9
400036e4:	40020952 	andmi	r0, r2, r2, asr r9
400036e8:	400205d8 	ldrdmi	r0, [r2], -r8
400036ec:	4000f5c0 	andmi	pc, r0, r0, asr #11
400036f0:	40020980 	andmi	r0, r2, r0, lsl #19
400036f4:	4000f5e1 	andmi	pc, r0, r1, ror #11
400036f8:	40011bc0 	andmi	r1, r1, r0, asr #23
400036fc:	4000f5ae 	andmi	pc, r0, lr, lsr #11
40003700:	40014171 	andmi	r4, r1, r1, ror r1
40003704:	40020954 	andmi	r0, r2, r4, asr r9
40003708:	40020868 	andmi	r0, r2, r8, ror #16
4000370c:	4000f5fd 	strdmi	pc, [r0], -sp
40003710:	4620      	mov	r0, r4
40003712:	f7ff f84d 	bl	400027b0 <ddr3TipRegDump>
40003716:	4b93      	ldr	r3, [pc, #588]	; (40003964 <ddr3TipPrintLog+0x32c>)
40003718:	681b      	ldr	r3, [r3, #0]
4000371a:	7818      	ldrb	r0, [r3, #0]
4000371c:	f010 0001 	ands.w	r0, r0, #1
40003720:	f000 817b 	beq.w	40003a1a <ddr3TipPrintLog+0x3e2>
40003724:	4b90      	ldr	r3, [pc, #576]	; (40003968 <ddr3TipPrintLog+0x330>)
40003726:	781b      	ldrb	r3, [r3, #0]
40003728:	2b02      	cmp	r3, #2
4000372a:	d803      	bhi.n	40003734 <ddr3TipPrintLog+0xfc>
4000372c:	488f      	ldr	r0, [pc, #572]	; (4000396c <ddr3TipPrintLog+0x334>)
4000372e:	2100      	movs	r1, #0
40003730:	f00a fe58 	bl	4000e3e4 <mvPrintf>
40003734:	4b8e      	ldr	r3, [pc, #568]	; (40003970 <ddr3TipPrintLog+0x338>)
40003736:	681b      	ldr	r3, [r3, #0]
40003738:	07db      	lsls	r3, r3, #31
4000373a:	d50e      	bpl.n	4000375a <ddr3TipPrintLog+0x122>
4000373c:	4b8a      	ldr	r3, [pc, #552]	; (40003968 <ddr3TipPrintLog+0x330>)
4000373e:	781b      	ldrb	r3, [r3, #0]
40003740:	2b02      	cmp	r3, #2
40003742:	d80a      	bhi.n	4000375a <ddr3TipPrintLog+0x122>
40003744:	4b8b      	ldr	r3, [pc, #556]	; (40003974 <ddr3TipPrintLog+0x33c>)
40003746:	488c      	ldr	r0, [pc, #560]	; (40003978 <ddr3TipPrintLog+0x340>)
40003748:	781b      	ldrb	r3, [r3, #0]
4000374a:	2b02      	cmp	r3, #2
4000374c:	bf96      	itet	ls
4000374e:	4a8b      	ldrls	r2, [pc, #556]	; (4000397c <ddr3TipPrintLog+0x344>)
40003750:	498b      	ldrhi	r1, [pc, #556]	; (40003980 <ddr3TipPrintLog+0x348>)
40003752:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003756:	f00a fe45 	bl	4000e3e4 <mvPrintf>
4000375a:	4b85      	ldr	r3, [pc, #532]	; (40003970 <ddr3TipPrintLog+0x338>)
4000375c:	681b      	ldr	r3, [r3, #0]
4000375e:	0758      	lsls	r0, r3, #29
40003760:	d50e      	bpl.n	40003780 <ddr3TipPrintLog+0x148>
40003762:	4b81      	ldr	r3, [pc, #516]	; (40003968 <ddr3TipPrintLog+0x330>)
40003764:	781b      	ldrb	r3, [r3, #0]
40003766:	2b02      	cmp	r3, #2
40003768:	d80a      	bhi.n	40003780 <ddr3TipPrintLog+0x148>
4000376a:	4b82      	ldr	r3, [pc, #520]	; (40003974 <ddr3TipPrintLog+0x33c>)
4000376c:	4885      	ldr	r0, [pc, #532]	; (40003984 <ddr3TipPrintLog+0x34c>)
4000376e:	789b      	ldrb	r3, [r3, #2]
40003770:	2b02      	cmp	r3, #2
40003772:	bf96      	itet	ls
40003774:	4a81      	ldrls	r2, [pc, #516]	; (4000397c <ddr3TipPrintLog+0x344>)
40003776:	4982      	ldrhi	r1, [pc, #520]	; (40003980 <ddr3TipPrintLog+0x348>)
40003778:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000377c:	f00a fe32 	bl	4000e3e4 <mvPrintf>
40003780:	4b7b      	ldr	r3, [pc, #492]	; (40003970 <ddr3TipPrintLog+0x338>)
40003782:	681b      	ldr	r3, [r3, #0]
40003784:	0719      	lsls	r1, r3, #28
40003786:	d50e      	bpl.n	400037a6 <ddr3TipPrintLog+0x16e>
40003788:	4b77      	ldr	r3, [pc, #476]	; (40003968 <ddr3TipPrintLog+0x330>)
4000378a:	781b      	ldrb	r3, [r3, #0]
4000378c:	2b02      	cmp	r3, #2
4000378e:	d80a      	bhi.n	400037a6 <ddr3TipPrintLog+0x16e>
40003790:	4b78      	ldr	r3, [pc, #480]	; (40003974 <ddr3TipPrintLog+0x33c>)
40003792:	487d      	ldr	r0, [pc, #500]	; (40003988 <ddr3TipPrintLog+0x350>)
40003794:	78db      	ldrb	r3, [r3, #3]
40003796:	2b02      	cmp	r3, #2
40003798:	bf96      	itet	ls
4000379a:	4a78      	ldrls	r2, [pc, #480]	; (4000397c <ddr3TipPrintLog+0x344>)
4000379c:	4978      	ldrhi	r1, [pc, #480]	; (40003980 <ddr3TipPrintLog+0x348>)
4000379e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400037a2:	f00a fe1f 	bl	4000e3e4 <mvPrintf>
400037a6:	4b72      	ldr	r3, [pc, #456]	; (40003970 <ddr3TipPrintLog+0x338>)
400037a8:	681b      	ldr	r3, [r3, #0]
400037aa:	06da      	lsls	r2, r3, #27
400037ac:	d50e      	bpl.n	400037cc <ddr3TipPrintLog+0x194>
400037ae:	4b6e      	ldr	r3, [pc, #440]	; (40003968 <ddr3TipPrintLog+0x330>)
400037b0:	781b      	ldrb	r3, [r3, #0]
400037b2:	2b02      	cmp	r3, #2
400037b4:	d80a      	bhi.n	400037cc <ddr3TipPrintLog+0x194>
400037b6:	4b6f      	ldr	r3, [pc, #444]	; (40003974 <ddr3TipPrintLog+0x33c>)
400037b8:	4874      	ldr	r0, [pc, #464]	; (4000398c <ddr3TipPrintLog+0x354>)
400037ba:	791b      	ldrb	r3, [r3, #4]
400037bc:	2b02      	cmp	r3, #2
400037be:	bf96      	itet	ls
400037c0:	4a6e      	ldrls	r2, [pc, #440]	; (4000397c <ddr3TipPrintLog+0x344>)
400037c2:	496f      	ldrhi	r1, [pc, #444]	; (40003980 <ddr3TipPrintLog+0x348>)
400037c4:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400037c8:	f00a fe0c 	bl	4000e3e4 <mvPrintf>
400037cc:	4b68      	ldr	r3, [pc, #416]	; (40003970 <ddr3TipPrintLog+0x338>)
400037ce:	681b      	ldr	r3, [r3, #0]
400037d0:	069b      	lsls	r3, r3, #26
400037d2:	d50e      	bpl.n	400037f2 <ddr3TipPrintLog+0x1ba>
400037d4:	4b64      	ldr	r3, [pc, #400]	; (40003968 <ddr3TipPrintLog+0x330>)
400037d6:	781b      	ldrb	r3, [r3, #0]
400037d8:	2b02      	cmp	r3, #2
400037da:	d80a      	bhi.n	400037f2 <ddr3TipPrintLog+0x1ba>
400037dc:	4b65      	ldr	r3, [pc, #404]	; (40003974 <ddr3TipPrintLog+0x33c>)
400037de:	486c      	ldr	r0, [pc, #432]	; (40003990 <ddr3TipPrintLog+0x358>)
400037e0:	795b      	ldrb	r3, [r3, #5]
400037e2:	2b02      	cmp	r3, #2
400037e4:	bf96      	itet	ls
400037e6:	4a65      	ldrls	r2, [pc, #404]	; (4000397c <ddr3TipPrintLog+0x344>)
400037e8:	4965      	ldrhi	r1, [pc, #404]	; (40003980 <ddr3TipPrintLog+0x348>)
400037ea:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400037ee:	f00a fdf9 	bl	4000e3e4 <mvPrintf>
400037f2:	4b5f      	ldr	r3, [pc, #380]	; (40003970 <ddr3TipPrintLog+0x338>)
400037f4:	681b      	ldr	r3, [r3, #0]
400037f6:	0658      	lsls	r0, r3, #25
400037f8:	d50e      	bpl.n	40003818 <ddr3TipPrintLog+0x1e0>
400037fa:	4b5b      	ldr	r3, [pc, #364]	; (40003968 <ddr3TipPrintLog+0x330>)
400037fc:	781b      	ldrb	r3, [r3, #0]
400037fe:	2b02      	cmp	r3, #2
40003800:	d80a      	bhi.n	40003818 <ddr3TipPrintLog+0x1e0>
40003802:	4b5c      	ldr	r3, [pc, #368]	; (40003974 <ddr3TipPrintLog+0x33c>)
40003804:	4860      	ldr	r0, [pc, #384]	; (40003988 <ddr3TipPrintLog+0x350>)
40003806:	799b      	ldrb	r3, [r3, #6]
40003808:	2b02      	cmp	r3, #2
4000380a:	bf96      	itet	ls
4000380c:	4a5b      	ldrls	r2, [pc, #364]	; (4000397c <ddr3TipPrintLog+0x344>)
4000380e:	495c      	ldrhi	r1, [pc, #368]	; (40003980 <ddr3TipPrintLog+0x348>)
40003810:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003814:	f00a fde6 	bl	4000e3e4 <mvPrintf>
40003818:	4b55      	ldr	r3, [pc, #340]	; (40003970 <ddr3TipPrintLog+0x338>)
4000381a:	681b      	ldr	r3, [r3, #0]
4000381c:	0619      	lsls	r1, r3, #24
4000381e:	d50e      	bpl.n	4000383e <ddr3TipPrintLog+0x206>
40003820:	4b51      	ldr	r3, [pc, #324]	; (40003968 <ddr3TipPrintLog+0x330>)
40003822:	781b      	ldrb	r3, [r3, #0]
40003824:	2b02      	cmp	r3, #2
40003826:	d80a      	bhi.n	4000383e <ddr3TipPrintLog+0x206>
40003828:	4b52      	ldr	r3, [pc, #328]	; (40003974 <ddr3TipPrintLog+0x33c>)
4000382a:	485a      	ldr	r0, [pc, #360]	; (40003994 <ddr3TipPrintLog+0x35c>)
4000382c:	79db      	ldrb	r3, [r3, #7]
4000382e:	2b02      	cmp	r3, #2
40003830:	bf96      	itet	ls
40003832:	4a52      	ldrls	r2, [pc, #328]	; (4000397c <ddr3TipPrintLog+0x344>)
40003834:	4952      	ldrhi	r1, [pc, #328]	; (40003980 <ddr3TipPrintLog+0x348>)
40003836:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000383a:	f00a fdd3 	bl	4000e3e4 <mvPrintf>
4000383e:	4b4c      	ldr	r3, [pc, #304]	; (40003970 <ddr3TipPrintLog+0x338>)
40003840:	681b      	ldr	r3, [r3, #0]
40003842:	059a      	lsls	r2, r3, #22
40003844:	d50e      	bpl.n	40003864 <ddr3TipPrintLog+0x22c>
40003846:	4b48      	ldr	r3, [pc, #288]	; (40003968 <ddr3TipPrintLog+0x330>)
40003848:	781b      	ldrb	r3, [r3, #0]
4000384a:	2b02      	cmp	r3, #2
4000384c:	d80a      	bhi.n	40003864 <ddr3TipPrintLog+0x22c>
4000384e:	4b49      	ldr	r3, [pc, #292]	; (40003974 <ddr3TipPrintLog+0x33c>)
40003850:	4851      	ldr	r0, [pc, #324]	; (40003998 <ddr3TipPrintLog+0x360>)
40003852:	7a1b      	ldrb	r3, [r3, #8]
40003854:	2b02      	cmp	r3, #2
40003856:	bf96      	itet	ls
40003858:	4a48      	ldrls	r2, [pc, #288]	; (4000397c <ddr3TipPrintLog+0x344>)
4000385a:	4949      	ldrhi	r1, [pc, #292]	; (40003980 <ddr3TipPrintLog+0x348>)
4000385c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003860:	f00a fdc0 	bl	4000e3e4 <mvPrintf>
40003864:	4b42      	ldr	r3, [pc, #264]	; (40003970 <ddr3TipPrintLog+0x338>)
40003866:	681b      	ldr	r3, [r3, #0]
40003868:	055b      	lsls	r3, r3, #21
4000386a:	d50e      	bpl.n	4000388a <ddr3TipPrintLog+0x252>
4000386c:	4b3e      	ldr	r3, [pc, #248]	; (40003968 <ddr3TipPrintLog+0x330>)
4000386e:	781b      	ldrb	r3, [r3, #0]
40003870:	2b02      	cmp	r3, #2
40003872:	d80a      	bhi.n	4000388a <ddr3TipPrintLog+0x252>
40003874:	4b3f      	ldr	r3, [pc, #252]	; (40003974 <ddr3TipPrintLog+0x33c>)
40003876:	4849      	ldr	r0, [pc, #292]	; (4000399c <ddr3TipPrintLog+0x364>)
40003878:	7a5b      	ldrb	r3, [r3, #9]
4000387a:	2b02      	cmp	r3, #2
4000387c:	bf96      	itet	ls
4000387e:	4a3f      	ldrls	r2, [pc, #252]	; (4000397c <ddr3TipPrintLog+0x344>)
40003880:	493f      	ldrhi	r1, [pc, #252]	; (40003980 <ddr3TipPrintLog+0x348>)
40003882:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003886:	f00a fdad 	bl	4000e3e4 <mvPrintf>
4000388a:	4b39      	ldr	r3, [pc, #228]	; (40003970 <ddr3TipPrintLog+0x338>)
4000388c:	681b      	ldr	r3, [r3, #0]
4000388e:	0518      	lsls	r0, r3, #20
40003890:	d50e      	bpl.n	400038b0 <ddr3TipPrintLog+0x278>
40003892:	4b35      	ldr	r3, [pc, #212]	; (40003968 <ddr3TipPrintLog+0x330>)
40003894:	781b      	ldrb	r3, [r3, #0]
40003896:	2b02      	cmp	r3, #2
40003898:	d80a      	bhi.n	400038b0 <ddr3TipPrintLog+0x278>
4000389a:	4b36      	ldr	r3, [pc, #216]	; (40003974 <ddr3TipPrintLog+0x33c>)
4000389c:	4840      	ldr	r0, [pc, #256]	; (400039a0 <ddr3TipPrintLog+0x368>)
4000389e:	7a9b      	ldrb	r3, [r3, #10]
400038a0:	2b02      	cmp	r3, #2
400038a2:	bf96      	itet	ls
400038a4:	4a35      	ldrls	r2, [pc, #212]	; (4000397c <ddr3TipPrintLog+0x344>)
400038a6:	4936      	ldrhi	r1, [pc, #216]	; (40003980 <ddr3TipPrintLog+0x348>)
400038a8:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400038ac:	f00a fd9a 	bl	4000e3e4 <mvPrintf>
400038b0:	4b2f      	ldr	r3, [pc, #188]	; (40003970 <ddr3TipPrintLog+0x338>)
400038b2:	681b      	ldr	r3, [r3, #0]
400038b4:	04d9      	lsls	r1, r3, #19
400038b6:	d50e      	bpl.n	400038d6 <ddr3TipPrintLog+0x29e>
400038b8:	4b2b      	ldr	r3, [pc, #172]	; (40003968 <ddr3TipPrintLog+0x330>)
400038ba:	781b      	ldrb	r3, [r3, #0]
400038bc:	2b02      	cmp	r3, #2
400038be:	d80a      	bhi.n	400038d6 <ddr3TipPrintLog+0x29e>
400038c0:	4b2c      	ldr	r3, [pc, #176]	; (40003974 <ddr3TipPrintLog+0x33c>)
400038c2:	4838      	ldr	r0, [pc, #224]	; (400039a4 <ddr3TipPrintLog+0x36c>)
400038c4:	7adb      	ldrb	r3, [r3, #11]
400038c6:	2b02      	cmp	r3, #2
400038c8:	bf96      	itet	ls
400038ca:	4a2c      	ldrls	r2, [pc, #176]	; (4000397c <ddr3TipPrintLog+0x344>)
400038cc:	492c      	ldrhi	r1, [pc, #176]	; (40003980 <ddr3TipPrintLog+0x348>)
400038ce:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400038d2:	f00a fd87 	bl	4000e3e4 <mvPrintf>
400038d6:	4b26      	ldr	r3, [pc, #152]	; (40003970 <ddr3TipPrintLog+0x338>)
400038d8:	681b      	ldr	r3, [r3, #0]
400038da:	045a      	lsls	r2, r3, #17
400038dc:	d50e      	bpl.n	400038fc <ddr3TipPrintLog+0x2c4>
400038de:	4b22      	ldr	r3, [pc, #136]	; (40003968 <ddr3TipPrintLog+0x330>)
400038e0:	781b      	ldrb	r3, [r3, #0]
400038e2:	2b02      	cmp	r3, #2
400038e4:	d80a      	bhi.n	400038fc <ddr3TipPrintLog+0x2c4>
400038e6:	4b23      	ldr	r3, [pc, #140]	; (40003974 <ddr3TipPrintLog+0x33c>)
400038e8:	482f      	ldr	r0, [pc, #188]	; (400039a8 <ddr3TipPrintLog+0x370>)
400038ea:	7b5b      	ldrb	r3, [r3, #13]
400038ec:	2b02      	cmp	r3, #2
400038ee:	bf96      	itet	ls
400038f0:	4a22      	ldrls	r2, [pc, #136]	; (4000397c <ddr3TipPrintLog+0x344>)
400038f2:	4923      	ldrhi	r1, [pc, #140]	; (40003980 <ddr3TipPrintLog+0x348>)
400038f4:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400038f8:	f00a fd74 	bl	4000e3e4 <mvPrintf>
400038fc:	4b1c      	ldr	r3, [pc, #112]	; (40003970 <ddr3TipPrintLog+0x338>)
400038fe:	681b      	ldr	r3, [r3, #0]
40003900:	03db      	lsls	r3, r3, #15
40003902:	d50e      	bpl.n	40003922 <ddr3TipPrintLog+0x2ea>
40003904:	4b18      	ldr	r3, [pc, #96]	; (40003968 <ddr3TipPrintLog+0x330>)
40003906:	781b      	ldrb	r3, [r3, #0]
40003908:	2b02      	cmp	r3, #2
4000390a:	d80a      	bhi.n	40003922 <ddr3TipPrintLog+0x2ea>
4000390c:	4b19      	ldr	r3, [pc, #100]	; (40003974 <ddr3TipPrintLog+0x33c>)
4000390e:	4827      	ldr	r0, [pc, #156]	; (400039ac <ddr3TipPrintLog+0x374>)
40003910:	7b9b      	ldrb	r3, [r3, #14]
40003912:	2b02      	cmp	r3, #2
40003914:	bf96      	itet	ls
40003916:	4a19      	ldrls	r2, [pc, #100]	; (4000397c <ddr3TipPrintLog+0x344>)
40003918:	4919      	ldrhi	r1, [pc, #100]	; (40003980 <ddr3TipPrintLog+0x348>)
4000391a:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
4000391e:	f00a fd61 	bl	4000e3e4 <mvPrintf>
40003922:	4b13      	ldr	r3, [pc, #76]	; (40003970 <ddr3TipPrintLog+0x338>)
40003924:	681b      	ldr	r3, [r3, #0]
40003926:	0398      	lsls	r0, r3, #14
40003928:	d50e      	bpl.n	40003948 <ddr3TipPrintLog+0x310>
4000392a:	4b0f      	ldr	r3, [pc, #60]	; (40003968 <ddr3TipPrintLog+0x330>)
4000392c:	781b      	ldrb	r3, [r3, #0]
4000392e:	2b02      	cmp	r3, #2
40003930:	d80a      	bhi.n	40003948 <ddr3TipPrintLog+0x310>
40003932:	4b10      	ldr	r3, [pc, #64]	; (40003974 <ddr3TipPrintLog+0x33c>)
40003934:	481e      	ldr	r0, [pc, #120]	; (400039b0 <ddr3TipPrintLog+0x378>)
40003936:	7bdb      	ldrb	r3, [r3, #15]
40003938:	2b02      	cmp	r3, #2
4000393a:	bf96      	itet	ls
4000393c:	4a0f      	ldrls	r2, [pc, #60]	; (4000397c <ddr3TipPrintLog+0x344>)
4000393e:	4910      	ldrhi	r1, [pc, #64]	; (40003980 <ddr3TipPrintLog+0x348>)
40003940:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003944:	f00a fd4e 	bl	4000e3e4 <mvPrintf>
40003948:	4b09      	ldr	r3, [pc, #36]	; (40003970 <ddr3TipPrintLog+0x338>)
4000394a:	681b      	ldr	r3, [r3, #0]
4000394c:	02d9      	lsls	r1, r3, #11
4000394e:	d53a      	bpl.n	400039c6 <ddr3TipPrintLog+0x38e>
40003950:	4b05      	ldr	r3, [pc, #20]	; (40003968 <ddr3TipPrintLog+0x330>)
40003952:	781b      	ldrb	r3, [r3, #0]
40003954:	2b02      	cmp	r3, #2
40003956:	d836      	bhi.n	400039c6 <ddr3TipPrintLog+0x38e>
40003958:	4b06      	ldr	r3, [pc, #24]	; (40003974 <ddr3TipPrintLog+0x33c>)
4000395a:	4816      	ldr	r0, [pc, #88]	; (400039b4 <ddr3TipPrintLog+0x37c>)
4000395c:	7c9b      	ldrb	r3, [r3, #18]
4000395e:	2b02      	cmp	r3, #2
40003960:	e02a      	b.n	400039b8 <ddr3TipPrintLog+0x380>
40003962:	bf00      	nop
40003964:	400205d8 	ldrdmi	r0, [r2], -r8
40003968:	40014169 	andmi	r4, r1, r9, ror #2
4000396c:	4000f61d 	andmi	pc, r0, sp, lsl r6	; <UNPREDICTABLE>
40003970:	400141e8 	andmi	r4, r1, r8, ror #3
40003974:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40003978:	4000f62c 	andmi	pc, r0, ip, lsr #12
4000397c:	40011c14 	andmi	r1, r1, r4, lsl ip
40003980:	4000f3d8 	ldrdmi	pc, [r0], -r8
40003984:	4000f642 	andmi	pc, r0, r2, asr #12
40003988:	4000f658 	andmi	pc, r0, r8, asr r6	; <UNPREDICTABLE>
4000398c:	4000f66b 	andmi	pc, r0, fp, ror #12
40003990:	4000f684 	andmi	pc, r0, r4, lsl #13
40003994:	4000f68d 	andmi	pc, r0, sp, lsl #13
40003998:	4000f696 	mulmi	r0, r6, r6
4000399c:	4000f6a4 	andmi	pc, r0, r4, lsr #13
400039a0:	4000f6b1 			; <UNDEFINED> instruction: 0x4000f6b1
400039a4:	4000f6be 			; <UNDEFINED> instruction: 0x4000f6be
400039a8:	4000f6d7 	ldrdmi	pc, [r0], -r7
400039ac:	4000f6e3 	andmi	pc, r0, r3, ror #13
400039b0:	4000f6ef 	andmi	pc, r0, pc, ror #13
400039b4:	4000f700 	andmi	pc, r0, r0, lsl #14
400039b8:	bf96      	itet	ls
400039ba:	4a18      	ldrls	r2, [pc, #96]	; (40003a1c <ddr3TipPrintLog+0x3e4>)
400039bc:	4918      	ldrhi	r1, [pc, #96]	; (40003a20 <ddr3TipPrintLog+0x3e8>)
400039be:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400039c2:	f00a fd0f 	bl	4000e3e4 <mvPrintf>
400039c6:	4b17      	ldr	r3, [pc, #92]	; (40003a24 <ddr3TipPrintLog+0x3ec>)
400039c8:	681b      	ldr	r3, [r3, #0]
400039ca:	01da      	lsls	r2, r3, #7
400039cc:	d50e      	bpl.n	400039ec <ddr3TipPrintLog+0x3b4>
400039ce:	4b16      	ldr	r3, [pc, #88]	; (40003a28 <ddr3TipPrintLog+0x3f0>)
400039d0:	781b      	ldrb	r3, [r3, #0]
400039d2:	2b02      	cmp	r3, #2
400039d4:	d80a      	bhi.n	400039ec <ddr3TipPrintLog+0x3b4>
400039d6:	4b15      	ldr	r3, [pc, #84]	; (40003a2c <ddr3TipPrintLog+0x3f4>)
400039d8:	4815      	ldr	r0, [pc, #84]	; (40003a30 <ddr3TipPrintLog+0x3f8>)
400039da:	7c5b      	ldrb	r3, [r3, #17]
400039dc:	2b02      	cmp	r3, #2
400039de:	bf96      	itet	ls
400039e0:	4a0e      	ldrls	r2, [pc, #56]	; (40003a1c <ddr3TipPrintLog+0x3e4>)
400039e2:	490f      	ldrhi	r1, [pc, #60]	; (40003a20 <ddr3TipPrintLog+0x3e8>)
400039e4:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
400039e8:	f00a fcfc 	bl	4000e3e4 <mvPrintf>
400039ec:	4b0d      	ldr	r3, [pc, #52]	; (40003a24 <ddr3TipPrintLog+0x3ec>)
400039ee:	6818      	ldr	r0, [r3, #0]
400039f0:	f410 1000 	ands.w	r0, r0, #2097152	; 0x200000
400039f4:	d011      	beq.n	40003a1a <ddr3TipPrintLog+0x3e2>
400039f6:	4b0c      	ldr	r3, [pc, #48]	; (40003a28 <ddr3TipPrintLog+0x3f0>)
400039f8:	781b      	ldrb	r3, [r3, #0]
400039fa:	2b02      	cmp	r3, #2
400039fc:	d80c      	bhi.n	40003a18 <ddr3TipPrintLog+0x3e0>
400039fe:	4b0b      	ldr	r3, [pc, #44]	; (40003a2c <ddr3TipPrintLog+0x3f4>)
40003a00:	480c      	ldr	r0, [pc, #48]	; (40003a34 <ddr3TipPrintLog+0x3fc>)
40003a02:	7cdb      	ldrb	r3, [r3, #19]
40003a04:	2b02      	cmp	r3, #2
40003a06:	bf96      	itet	ls
40003a08:	4a04      	ldrls	r2, [pc, #16]	; (40003a1c <ddr3TipPrintLog+0x3e4>)
40003a0a:	4905      	ldrhi	r1, [pc, #20]	; (40003a20 <ddr3TipPrintLog+0x3e8>)
40003a0c:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003a10:	f00a fce8 	bl	4000e3e4 <mvPrintf>
40003a14:	2000      	movs	r0, #0
40003a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003a18:	2000      	movs	r0, #0
40003a1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003a1c:	40011c14 	andmi	r1, r1, r4, lsl ip
40003a20:	4000f3d8 	ldrdmi	pc, [r0], -r8
40003a24:	400141e8 	andmi	r4, r1, r8, ror #3
40003a28:	40014169 	andmi	r4, r1, r9, ror #2
40003a2c:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40003a30:	4000f70f 	andmi	pc, r0, pc, lsl #14
40003a34:	4000f726 	andmi	pc, r0, r6, lsr #14

Disassembly of section .text.printTopology:

40003a38 <printTopology>:
printTopology():
40003a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
40003a3a:	4604      	mov	r4, r0
40003a3c:	7821      	ldrb	r1, [r4, #0]
40003a3e:	4838      	ldr	r0, [pc, #224]	; (40003b20 <printTopology+0xe8>)
40003a40:	f00a fcd0 	bl	4000e3e4 <mvPrintf>
40003a44:	2102      	movs	r1, #2
40003a46:	2000      	movs	r0, #0
40003a48:	f007 faf0 	bl	4000b02c <ddr3TipDevAttrGet>
40003a4c:	4601      	mov	r1, r0
40003a4e:	4835      	ldr	r0, [pc, #212]	; (40003b24 <printTopology+0xec>)
40003a50:	f00a fcc8 	bl	4000e3e4 <mvPrintf>
40003a54:	4834      	ldr	r0, [pc, #208]	; (40003b28 <printTopology+0xf0>)
40003a56:	f894 105c 	ldrb.w	r1, [r4, #92]	; 0x5c
40003a5a:	f00a fcc3 	bl	4000e3e4 <mvPrintf>
40003a5e:	7823      	ldrb	r3, [r4, #0]
40003a60:	07da      	lsls	r2, r3, #31
40003a62:	d55b      	bpl.n	40003b1c <printTopology+0xe4>
40003a64:	2100      	movs	r1, #0
40003a66:	4831      	ldr	r0, [pc, #196]	; (40003b2c <printTopology+0xf4>)
40003a68:	f00a fcbc 	bl	4000e3e4 <mvPrintf>
40003a6c:	f894 3057 	ldrb.w	r3, [r4, #87]	; 0x57
40003a70:	482f      	ldr	r0, [pc, #188]	; (40003b30 <printTopology+0xf8>)
40003a72:	2b0f      	cmp	r3, #15
40003a74:	4f2f      	ldr	r7, [pc, #188]	; (40003b34 <printTopology+0xfc>)
40003a76:	4e30      	ldr	r6, [pc, #192]	; (40003b38 <printTopology+0x100>)
40003a78:	bf96      	itet	ls
40003a7a:	4a30      	ldrls	r2, [pc, #192]	; (40003b3c <printTopology+0x104>)
40003a7c:	4930      	ldrhi	r1, [pc, #192]	; (40003b40 <printTopology+0x108>)
40003a7e:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003a82:	f00a fcaf 	bl	4000e3e4 <mvPrintf>
40003a86:	482f      	ldr	r0, [pc, #188]	; (40003b44 <printTopology+0x10c>)
40003a88:	f894 1054 	ldrb.w	r1, [r4, #84]	; 0x54
40003a8c:	f00a fcaa 	bl	4000e3e4 <mvPrintf>
40003a90:	f894 3055 	ldrb.w	r3, [r4, #85]	; 0x55
40003a94:	2104      	movs	r1, #4
40003a96:	482c      	ldr	r0, [pc, #176]	; (40003b48 <printTopology+0x110>)
40003a98:	fa01 f103 	lsl.w	r1, r1, r3
40003a9c:	f00a fca2 	bl	4000e3e4 <mvPrintf>
40003aa0:	f894 3056 	ldrb.w	r3, [r4, #86]	; 0x56
40003aa4:	4829      	ldr	r0, [pc, #164]	; (40003b4c <printTopology+0x114>)
40003aa6:	2b04      	cmp	r3, #4
40003aa8:	bf96      	itet	ls
40003aaa:	4a29      	ldrls	r2, [pc, #164]	; (40003b50 <printTopology+0x118>)
40003aac:	4929      	ldrhi	r1, [pc, #164]	; (40003b54 <printTopology+0x11c>)
40003aae:	f852 1023 	ldrls.w	r1, [r2, r3, lsl #2]
40003ab2:	2500      	movs	r5, #0
40003ab4:	f00a fc96 	bl	4000e3e4 <mvPrintf>
40003ab8:	4827      	ldr	r0, [pc, #156]	; (40003b58 <printTopology+0x120>)
40003aba:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
40003abe:	f00a fc91 	bl	4000e3e4 <mvPrintf>
40003ac2:	4826      	ldr	r0, [pc, #152]	; (40003b5c <printTopology+0x124>)
40003ac4:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
40003ac8:	f00a fc8c 	bl	4000e3e4 <mvPrintf>
40003acc:	4824      	ldr	r0, [pc, #144]	; (40003b60 <printTopology+0x128>)
40003ace:	f894 105a 	ldrb.w	r1, [r4, #90]	; 0x5a
40003ad2:	f00a fc87 	bl	4000e3e4 <mvPrintf>
40003ad6:	4823      	ldr	r0, [pc, #140]	; (40003b64 <printTopology+0x12c>)
40003ad8:	f00a fc84 	bl	4000e3e4 <mvPrintf>
40003adc:	7922      	ldrb	r2, [r4, #4]
40003ade:	4629      	mov	r1, r5
40003ae0:	4821      	ldr	r0, [pc, #132]	; (40003b68 <printTopology+0x130>)
40003ae2:	3501      	adds	r5, #1
40003ae4:	f00a fc7e 	bl	4000e3e4 <mvPrintf>
40003ae8:	68a1      	ldr	r1, [r4, #8]
40003aea:	4820      	ldr	r0, [pc, #128]	; (40003b6c <printTopology+0x134>)
40003aec:	f00a fc7a 	bl	4000e3e4 <mvPrintf>
40003af0:	68e1      	ldr	r1, [r4, #12]
40003af2:	481f      	ldr	r0, [pc, #124]	; (40003b70 <printTopology+0x138>)
40003af4:	2901      	cmp	r1, #1
40003af6:	bf14      	ite	ne
40003af8:	4639      	movne	r1, r7
40003afa:	4631      	moveq	r1, r6
40003afc:	f00a fc72 	bl	4000e3e4 <mvPrintf>
40003b00:	f854 1f10 	ldr.w	r1, [r4, #16]!
40003b04:	481b      	ldr	r0, [pc, #108]	; (40003b74 <printTopology+0x13c>)
40003b06:	2901      	cmp	r1, #1
40003b08:	bf14      	ite	ne
40003b0a:	4639      	movne	r1, r7
40003b0c:	4631      	moveq	r1, r6
40003b0e:	f00a fc69 	bl	4000e3e4 <mvPrintf>
40003b12:	4814      	ldr	r0, [pc, #80]	; (40003b64 <printTopology+0x12c>)
40003b14:	f00a fc66 	bl	4000e3e4 <mvPrintf>
40003b18:	2d04      	cmp	r5, #4
40003b1a:	d1df      	bne.n	40003adc <printTopology+0xa4>
40003b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
40003b1e:	bf00      	nop
40003b20:	4000f755 	andmi	pc, r0, r5, asr r7	; <UNPREDICTABLE>
40003b24:	4000f76b 	andmi	pc, r0, fp, ror #14
40003b28:	4000f77a 	andmi	pc, r0, sl, ror r7	; <UNPREDICTABLE>
40003b2c:	4000f790 	mulmi	r0, r0, r7
40003b30:	4000f7a4 	andmi	pc, r0, r4, lsr #15
40003b34:	4000f74c 	andmi	pc, r0, ip, asr #14
40003b38:	4000f744 	andmi	pc, r0, r4, asr #14
40003b3c:	40011bc0 	andmi	r1, r1, r0, asr #23
40003b40:	4000f5ae 	andmi	pc, r0, lr, lsr #11
40003b44:	4000f7b9 			; <UNDEFINED> instruction: 0x4000f7b9
40003b48:	4000f7c9 	andmi	pc, r0, r9, asr #15
40003b4c:	4000f7d9 	ldrdmi	pc, [r0], -r9
40003b50:	40011c00 	andmi	r1, r1, r0, lsl #24
40003b54:	4000f735 	andmi	pc, r0, r5, lsr r7	; <UNPREDICTABLE>
40003b58:	4000f7e8 	andmi	pc, r0, r8, ror #15
40003b5c:	4000f7f5 	strdmi	pc, [r0], -r5
40003b60:	4000f801 	andmi	pc, r0, r1, lsl #16
40003b64:	400104a6 	andmi	r0, r1, r6, lsr #9
40003b68:	4000f814 	andmi	pc, r0, r4, lsl r8	; <UNPREDICTABLE>
40003b6c:	4000f838 	andmi	pc, r0, r8, lsr r8	; <UNPREDICTABLE>
40003b70:	4000f846 	andmi	pc, r0, r6, asr #16
40003b74:	4000f857 	andmi	pc, r0, r7, asr r8	; <UNPREDICTABLE>

Disassembly of section .text.printDeviceInfo:

40003b78 <printDeviceInfo>:
printDeviceInfo():
40003b78:	b537      	push	{r0, r1, r2, r4, r5, lr}
40003b7a:	4605      	mov	r5, r0
40003b7c:	f007 fa36 	bl	4000afec <ddr3TipGetTopologyMap>
40003b80:	4669      	mov	r1, sp
40003b82:	4604      	mov	r4, r0
40003b84:	4628      	mov	r0, r5
40003b86:	f7fe febf 	bl	40002908 <ddr3TipGetDeviceInfo>
40003b8a:	4d19      	ldr	r5, [pc, #100]	; (40003bf0 <printDeviceInfo+0x78>)
40003b8c:	6028      	str	r0, [r5, #0]
40003b8e:	b118      	cbz	r0, 40003b98 <printDeviceInfo+0x20>
40003b90:	f008 f8e4 	bl	4000bd5c <gtBreakOnFail>
40003b94:	6828      	ldr	r0, [r5, #0]
40003b96:	e029      	b.n	40003bec <printDeviceInfo+0x74>
40003b98:	4816      	ldr	r0, [pc, #88]	; (40003bf4 <printDeviceInfo+0x7c>)
40003b9a:	f00a fc23 	bl	4000e3e4 <mvPrintf>
40003b9e:	9b00      	ldr	r3, [sp, #0]
40003ba0:	f5b3 4fd2 	cmp.w	r3, #26880	; 0x6900
40003ba4:	d013      	beq.n	40003bce <printDeviceInfo+0x56>
40003ba6:	d803      	bhi.n	40003bb0 <printDeviceInfo+0x38>
40003ba8:	f5b3 4fd0 	cmp.w	r3, #26624	; 0x6800
40003bac:	d10d      	bne.n	40003bca <printDeviceInfo+0x52>
40003bae:	e006      	b.n	40003bbe <printDeviceInfo+0x46>
40003bb0:	f5b3 4f74 	cmp.w	r3, #62464	; 0xf400
40003bb4:	d005      	beq.n	40003bc2 <printDeviceInfo+0x4a>
40003bb6:	f5b3 4f7c 	cmp.w	r3, #64512	; 0xfc00
40003bba:	d106      	bne.n	40003bca <printDeviceInfo+0x52>
40003bbc:	e003      	b.n	40003bc6 <printDeviceInfo+0x4e>
40003bbe:	490e      	ldr	r1, [pc, #56]	; (40003bf8 <printDeviceInfo+0x80>)
40003bc0:	e006      	b.n	40003bd0 <printDeviceInfo+0x58>
40003bc2:	490e      	ldr	r1, [pc, #56]	; (40003bfc <printDeviceInfo+0x84>)
40003bc4:	e004      	b.n	40003bd0 <printDeviceInfo+0x58>
40003bc6:	490e      	ldr	r1, [pc, #56]	; (40003c00 <printDeviceInfo+0x88>)
40003bc8:	e002      	b.n	40003bd0 <printDeviceInfo+0x58>
40003bca:	490e      	ldr	r1, [pc, #56]	; (40003c04 <printDeviceInfo+0x8c>)
40003bcc:	e000      	b.n	40003bd0 <printDeviceInfo+0x58>
40003bce:	490e      	ldr	r1, [pc, #56]	; (40003c08 <printDeviceInfo+0x90>)
40003bd0:	480e      	ldr	r0, [pc, #56]	; (40003c0c <printDeviceInfo+0x94>)
40003bd2:	f00a fc07 	bl	4000e3e4 <mvPrintf>
40003bd6:	9901      	ldr	r1, [sp, #4]
40003bd8:	480d      	ldr	r0, [pc, #52]	; (40003c10 <printDeviceInfo+0x98>)
40003bda:	f00a fc03 	bl	4000e3e4 <mvPrintf>
40003bde:	4620      	mov	r0, r4
40003be0:	f7ff ff2a 	bl	40003a38 <printTopology>
40003be4:	480b      	ldr	r0, [pc, #44]	; (40003c14 <printDeviceInfo+0x9c>)
40003be6:	f00a fbfd 	bl	4000e3e4 <mvPrintf>
40003bea:	2000      	movs	r0, #0
40003bec:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40003bee:	bf00      	nop
40003bf0:	40020868 	andmi	r0, r2, r8, ror #16
40003bf4:	4000f886 	andmi	pc, r0, r6, lsl #17
40003bf8:	4000f863 	andmi	pc, r0, r3, ror #16
40003bfc:	4000f86f 	andmi	pc, r0, pc, ror #16
40003c00:	4000f873 	andmi	pc, r0, r3, ror r8	; <UNPREDICTABLE>
40003c04:	4000f877 	andmi	pc, r0, r7, ror r8	; <UNPREDICTABLE>
40003c08:	4000f869 	andmi	pc, r0, r9, ror #16
40003c0c:	4000f89e 	mulmi	r0, lr, r8
40003c10:	4000f8ae 	andmi	pc, r0, lr, lsr #17
40003c14:	4000f8c3 	andmi	pc, r0, r3, asr #17

Disassembly of section .text.RunXsbTest:

40003c18 <RunXsbTest>:
RunXsbTest():
40003c18:	2000      	movs	r0, #0
40003c1a:	4770      	bx	lr

Disassembly of section .text.ddr3TipBistOperation:

40003c1c <ddr3TipBistOperation>:
ddr3TipBistOperation():
40003c1c:	b573      	push	{r0, r1, r4, r5, r6, lr}
40003c1e:	460c      	mov	r4, r1
40003c20:	1e19      	subs	r1, r3, #0
40003c22:	4605      	mov	r5, r0
40003c24:	4616      	mov	r6, r2
40003c26:	d10c      	bne.n	40003c42 <ddr3TipBistOperation+0x26>
40003c28:	f007 fa00 	bl	4000b02c <ddr3TipDevAttrGet>
40003c2c:	2802      	cmp	r0, #2
40003c2e:	d902      	bls.n	40003c36 <ddr3TipBistOperation+0x1a>
40003c30:	f44f 7380 	mov.w	r3, #256	; 0x100
40003c34:	e00b      	b.n	40003c4e <ddr3TipBistOperation+0x32>
40003c36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40003c3a:	9300      	str	r3, [sp, #0]
40003c3c:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40003c40:	e00f      	b.n	40003c62 <ddr3TipBistOperation+0x46>
40003c42:	2100      	movs	r1, #0
40003c44:	f007 f9f2 	bl	4000b02c <ddr3TipDevAttrGet>
40003c48:	2802      	cmp	r0, #2
40003c4a:	d907      	bls.n	40003c5c <ddr3TipBistOperation+0x40>
40003c4c:	2301      	movs	r3, #1
40003c4e:	9300      	str	r3, [sp, #0]
40003c50:	4628      	mov	r0, r5
40003c52:	9301      	str	r3, [sp, #4]
40003c54:	4621      	mov	r1, r4
40003c56:	4632      	mov	r2, r6
40003c58:	4b09      	ldr	r3, [pc, #36]	; (40003c80 <ddr3TipBistOperation+0x64>)
40003c5a:	e008      	b.n	40003c6e <ddr3TipBistOperation+0x52>
40003c5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40003c60:	9300      	str	r3, [sp, #0]
40003c62:	9301      	str	r3, [sp, #4]
40003c64:	4628      	mov	r0, r5
40003c66:	4621      	mov	r1, r4
40003c68:	4632      	mov	r2, r6
40003c6a:	f241 6330 	movw	r3, #5680	; 0x1630
40003c6e:	f000 fac7 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003c72:	4c04      	ldr	r4, [pc, #16]	; (40003c84 <ddr3TipBistOperation+0x68>)
40003c74:	6020      	str	r0, [r4, #0]
40003c76:	b110      	cbz	r0, 40003c7e <ddr3TipBistOperation+0x62>
40003c78:	f008 f870 	bl	4000bd5c <gtBreakOnFail>
40003c7c:	6820      	ldr	r0, [r4, #0]
40003c7e:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40003c80:	000186d4 	ldrdeq	r8, [r1], -r4
40003c84:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipBistActivate:

40003c88 <ddr3TipBistActivate>:
ddr3TipBistActivate():
40003c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003c8c:	b08d      	sub	sp, #52	; 0x34
40003c8e:	4616      	mov	r6, r2
40003c90:	461c      	mov	r4, r3
40003c92:	f89d 2060 	ldrb.w	r2, [sp, #96]	; 0x60
40003c96:	4605      	mov	r5, r0
40003c98:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
40003c9c:	4689      	mov	r9, r1
40003c9e:	f89d 8058 	ldrb.w	r8, [sp, #88]	; 0x58
40003ca2:	9208      	str	r2, [sp, #32]
40003ca4:	9309      	str	r3, [sp, #36]	; 0x24
40003ca6:	f003 fd8f 	bl	400077c8 <ddr3TipGetPatternTable>
40003caa:	2301      	movs	r3, #1
40003cac:	4631      	mov	r1, r6
40003cae:	9300      	str	r3, [sp, #0]
40003cb0:	4622      	mov	r2, r4
40003cb2:	9301      	str	r3, [sp, #4]
40003cb4:	f241 6330 	movw	r3, #5680	; 0x1630
40003cb8:	4f84      	ldr	r7, [pc, #528]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003cba:	4682      	mov	sl, r0
40003cbc:	4628      	mov	r0, r5
40003cbe:	f000 fa9f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003cc2:	6038      	str	r0, [r7, #0]
40003cc4:	2800      	cmp	r0, #0
40003cc6:	f040 80d6 	bne.w	40003e76 <ddr3TipBistActivate+0x1ee>
40003cca:	f04f 0b02 	mov.w	fp, #2
40003cce:	4628      	mov	r0, r5
40003cd0:	f1b8 0f01 	cmp.w	r8, #1
40003cd4:	bf0c      	ite	eq
40003cd6:	465b      	moveq	r3, fp
40003cd8:	2300      	movne	r3, #0
40003cda:	4631      	mov	r1, r6
40003cdc:	e88d 0808 	stmia.w	sp, {r3, fp}
40003ce0:	4622      	mov	r2, r4
40003ce2:	f241 6330 	movw	r3, #5680	; 0x1630
40003ce6:	f000 fa8b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003cea:	6038      	str	r0, [r7, #0]
40003cec:	2800      	cmp	r0, #0
40003cee:	f040 80c2 	bne.w	40003e76 <ddr3TipBistActivate+0x1ee>
40003cf2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40003cf4:	4628      	mov	r0, r5
40003cf6:	4631      	mov	r1, r6
40003cf8:	464b      	mov	r3, r9
40003cfa:	9200      	str	r2, [sp, #0]
40003cfc:	4622      	mov	r2, r4
40003cfe:	f003 fd75 	bl	400077ec <ddr3TipLoadPatternToOdpg>
40003d02:	6038      	str	r0, [r7, #0]
40003d04:	2800      	cmp	r0, #0
40003d06:	f040 80b6 	bne.w	40003e76 <ddr3TipBistActivate+0x1ee>
40003d0a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40003d0c:	4628      	mov	r0, r5
40003d0e:	4631      	mov	r1, r6
40003d10:	4622      	mov	r2, r4
40003d12:	9300      	str	r3, [sp, #0]
40003d14:	f04f 33ff 	mov.w	r3, #4294967295
40003d18:	9301      	str	r3, [sp, #4]
40003d1a:	f241 633c 	movw	r3, #5692	; 0x163c
40003d1e:	f000 fa6f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003d22:	6038      	str	r0, [r7, #0]
40003d24:	2800      	cmp	r0, #0
40003d26:	f040 80a6 	bne.w	40003e76 <ddr3TipBistActivate+0x1ee>
40003d2a:	f1b8 0f00 	cmp.w	r8, #0
40003d2e:	d105      	bne.n	40003d3c <ddr3TipBistActivate+0xb4>
40003d30:	230c      	movs	r3, #12
40003d32:	fb03 a309 	mla	r3, r3, r9, sl
40003d36:	7858      	ldrb	r0, [r3, #1]
40003d38:	465b      	mov	r3, fp
40003d3a:	e000      	b.n	40003d3e <ddr3TipBistActivate+0xb6>
40003d3c:	4603      	mov	r3, r0
40003d3e:	220c      	movs	r2, #12
40003d40:	4f62      	ldr	r7, [pc, #392]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003d42:	fb02 f909 	mul.w	r9, r2, r9
40003d46:	eb0a 0209 	add.w	r2, sl, r9
40003d4a:	f81a 1009 	ldrb.w	r1, [sl, r9]
40003d4e:	9001      	str	r0, [sp, #4]
40003d50:	4628      	mov	r0, r5
40003d52:	9100      	str	r1, [sp, #0]
40003d54:	4631      	mov	r1, r6
40003d56:	78d2      	ldrb	r2, [r2, #3]
40003d58:	9303      	str	r3, [sp, #12]
40003d5a:	f1d8 0301 	rsbs	r3, r8, #1
40003d5e:	bf38      	it	cc
40003d60:	2300      	movcc	r3, #0
40003d62:	9304      	str	r3, [sp, #16]
40003d64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
40003d66:	9202      	str	r2, [sp, #8]
40003d68:	4622      	mov	r2, r4
40003d6a:	9305      	str	r3, [sp, #20]
40003d6c:	f89d 305c 	ldrb.w	r3, [sp, #92]	; 0x5c
40003d70:	9306      	str	r3, [sp, #24]
40003d72:	9b08      	ldr	r3, [sp, #32]
40003d74:	9307      	str	r3, [sp, #28]
40003d76:	4643      	mov	r3, r8
40003d78:	f003 fcba 	bl	400076f0 <ddr3TipConfigureOdpg>
40003d7c:	6038      	str	r0, [r7, #0]
40003d7e:	2800      	cmp	r0, #0
40003d80:	d179      	bne.n	40003e76 <ddr3TipBistActivate+0x1ee>
40003d82:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40003d84:	f04f 33ff 	mov.w	r3, #4294967295
40003d88:	4628      	mov	r0, r5
40003d8a:	9301      	str	r3, [sp, #4]
40003d8c:	4631      	mov	r1, r6
40003d8e:	f241 6338 	movw	r3, #5688	; 0x1638
40003d92:	9200      	str	r2, [sp, #0]
40003d94:	4622      	mov	r2, r4
40003d96:	f000 fa33 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003d9a:	6038      	str	r0, [r7, #0]
40003d9c:	2800      	cmp	r0, #0
40003d9e:	d16a      	bne.n	40003e76 <ddr3TipBistActivate+0x1ee>
40003da0:	9b09      	ldr	r3, [sp, #36]	; 0x24
40003da2:	4628      	mov	r0, r5
40003da4:	4631      	mov	r1, r6
40003da6:	4622      	mov	r2, r4
40003da8:	b913      	cbnz	r3, 40003db0 <ddr3TipBistActivate+0x128>
40003daa:	f7ff ff37 	bl	40003c1c <ddr3TipBistOperation>
40003dae:	e060      	b.n	40003e72 <ddr3TipBistActivate+0x1ea>
40003db0:	2301      	movs	r3, #1
40003db2:	f7ff ff33 	bl	40003c1c <ddr3TipBistOperation>
40003db6:	6038      	str	r0, [r7, #0]
40003db8:	2800      	cmp	r0, #0
40003dba:	d15c      	bne.n	40003e76 <ddr3TipBistActivate+0x1ee>
40003dbc:	9a08      	ldr	r2, [sp, #32]
40003dbe:	2a04      	cmp	r2, #4
40003dc0:	d05d      	beq.n	40003e7e <ddr3TipBistActivate+0x1f6>
40003dc2:	2e01      	cmp	r6, #1
40003dc4:	bf14      	ite	ne
40003dc6:	4623      	movne	r3, r4
40003dc8:	2300      	moveq	r3, #0
40003dca:	46b9      	mov	r9, r7
40003dcc:	9308      	str	r3, [sp, #32]
40003dce:	4698      	mov	r8, r3
40003dd0:	4a3f      	ldr	r2, [pc, #252]	; (40003ed0 <ddr3TipBistActivate+0x248>)
40003dd2:	6813      	ldr	r3, [r2, #0]
40003dd4:	781b      	ldrb	r3, [r3, #0]
40003dd6:	fa43 f308 	asr.w	r3, r3, r8
40003dda:	07d9      	lsls	r1, r3, #31
40003ddc:	d53d      	bpl.n	40003e5a <ddr3TipBistActivate+0x1d2>
40003dde:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
40003de2:	ab0b      	add	r3, sp, #44	; 0x2c
40003de4:	f04f 32ff 	mov.w	r2, #4294967295
40003de8:	9300      	str	r3, [sp, #0]
40003dea:	4628      	mov	r0, r5
40003dec:	9201      	str	r2, [sp, #4]
40003dee:	2100      	movs	r1, #0
40003df0:	4622      	mov	r2, r4
40003df2:	4b38      	ldr	r3, [pc, #224]	; (40003ed4 <ddr3TipBistActivate+0x24c>)
40003df4:	f000 fcae 	bl	40004754 <mvHwsDdr3TipIFRead>
40003df8:	4682      	mov	sl, r0
40003dfa:	f8c9 0000 	str.w	r0, [r9]
40003dfe:	b120      	cbz	r0, 40003e0a <ddr3TipBistActivate+0x182>
40003e00:	f007 ffac 	bl	4000bd5c <gtBreakOnFail>
40003e04:	4b31      	ldr	r3, [pc, #196]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003e06:	6818      	ldr	r0, [r3, #0]
40003e08:	e04b      	b.n	40003ea2 <ddr3TipBistActivate+0x21a>
40003e0a:	aa0b      	add	r2, sp, #44	; 0x2c
40003e0c:	4628      	mov	r0, r5
40003e0e:	4651      	mov	r1, sl
40003e10:	f852 b028 	ldr.w	fp, [r2, r8, lsl #2]
40003e14:	f007 f90a 	bl	4000b02c <ddr3TipDevAttrGet>
40003e18:	f00b 0301 	and.w	r3, fp, #1
40003e1c:	2802      	cmp	r0, #2
40003e1e:	d901      	bls.n	40003e24 <ddr3TipBistActivate+0x19c>
40003e20:	b9c3      	cbnz	r3, 40003e54 <ddr3TipBistActivate+0x1cc>
40003e22:	e01a      	b.n	40003e5a <ddr3TipBistActivate+0x1d2>
40003e24:	b1b3      	cbz	r3, 40003e54 <ddr3TipBistActivate+0x1cc>
40003e26:	4a2c      	ldr	r2, [pc, #176]	; (40003ed8 <ddr3TipBistActivate+0x250>)
40003e28:	6813      	ldr	r3, [r2, #0]
40003e2a:	b1b3      	cbz	r3, 40003e5a <ddr3TipBistActivate+0x1d2>
40003e2c:	f02b 0301 	bic.w	r3, fp, #1
40003e30:	4628      	mov	r0, r5
40003e32:	9300      	str	r3, [sp, #0]
40003e34:	4651      	mov	r1, sl
40003e36:	f04f 33ff 	mov.w	r3, #4294967295
40003e3a:	4622      	mov	r2, r4
40003e3c:	9301      	str	r3, [sp, #4]
40003e3e:	4b25      	ldr	r3, [pc, #148]	; (40003ed4 <ddr3TipBistActivate+0x24c>)
40003e40:	f000 f9de 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003e44:	4b21      	ldr	r3, [pc, #132]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003e46:	6018      	str	r0, [r3, #0]
40003e48:	b138      	cbz	r0, 40003e5a <ddr3TipBistActivate+0x1d2>
40003e4a:	f007 ff87 	bl	4000bd5c <gtBreakOnFail>
40003e4e:	4a1f      	ldr	r2, [pc, #124]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003e50:	6810      	ldr	r0, [r2, #0]
40003e52:	e026      	b.n	40003ea2 <ddr3TipBistActivate+0x21a>
40003e54:	3f01      	subs	r7, #1
40003e56:	d1c4      	bne.n	40003de2 <ddr3TipBistActivate+0x15a>
40003e58:	e026      	b.n	40003ea8 <ddr3TipBistActivate+0x220>
40003e5a:	9b08      	ldr	r3, [sp, #32]
40003e5c:	f108 0801 	add.w	r8, r8, #1
40003e60:	4598      	cmp	r8, r3
40003e62:	d9b5      	bls.n	40003dd0 <ddr3TipBistActivate+0x148>
40003e64:	4628      	mov	r0, r5
40003e66:	4631      	mov	r1, r6
40003e68:	4622      	mov	r2, r4
40003e6a:	2300      	movs	r3, #0
40003e6c:	f7ff fed6 	bl	40003c1c <ddr3TipBistOperation>
40003e70:	4f16      	ldr	r7, [pc, #88]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003e72:	6038      	str	r0, [r7, #0]
40003e74:	b118      	cbz	r0, 40003e7e <ddr3TipBistActivate+0x1f6>
40003e76:	f007 ff71 	bl	4000bd5c <gtBreakOnFail>
40003e7a:	6838      	ldr	r0, [r7, #0]
40003e7c:	e011      	b.n	40003ea2 <ddr3TipBistActivate+0x21a>
40003e7e:	2200      	movs	r2, #0
40003e80:	f04f 33ff 	mov.w	r3, #4294967295
40003e84:	4628      	mov	r0, r5
40003e86:	e88d 000c 	stmia.w	sp, {r2, r3}
40003e8a:	4631      	mov	r1, r6
40003e8c:	4622      	mov	r2, r4
40003e8e:	f241 6330 	movw	r3, #5680	; 0x1630
40003e92:	4c0e      	ldr	r4, [pc, #56]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003e94:	f000 f9b4 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003e98:	6020      	str	r0, [r4, #0]
40003e9a:	b110      	cbz	r0, 40003ea2 <ddr3TipBistActivate+0x21a>
40003e9c:	f007 ff5e 	bl	4000bd5c <gtBreakOnFail>
40003ea0:	6820      	ldr	r0, [r4, #0]
40003ea2:	b00d      	add	sp, #52	; 0x34
40003ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40003ea8:	f04f 33ff 	mov.w	r3, #4294967295
40003eac:	4622      	mov	r2, r4
40003eae:	9301      	str	r3, [sp, #4]
40003eb0:	4628      	mov	r0, r5
40003eb2:	4639      	mov	r1, r7
40003eb4:	f241 6330 	movw	r3, #5680	; 0x1630
40003eb8:	9700      	str	r7, [sp, #0]
40003eba:	f000 f9a1 	bl	40004200 <mvHwsDdr3TipIFWrite>
40003ebe:	4c03      	ldr	r4, [pc, #12]	; (40003ecc <ddr3TipBistActivate+0x244>)
40003ec0:	6020      	str	r0, [r4, #0]
40003ec2:	2800      	cmp	r0, #0
40003ec4:	d1ea      	bne.n	40003e9c <ddr3TipBistActivate+0x214>
40003ec6:	2001      	movs	r0, #1
40003ec8:	e7eb      	b.n	40003ea2 <ddr3TipBistActivate+0x21a>
40003eca:	bf00      	nop
40003ecc:	40020868 	andmi	r0, r2, r8, ror #16
40003ed0:	400205d8 	ldrdmi	r0, [r2], -r8
40003ed4:	000186d4 	ldrdeq	r8, [r1], -r4
40003ed8:	4001416a 	andmi	r4, r1, sl, ror #2

Disassembly of section .text.ddr3TipBistReadResult:

40003edc <ddr3TipBistReadResult>:
ddr3TipBistReadResult():
40003edc:	4b28      	ldr	r3, [pc, #160]	; (40003f80 <ddr3TipBistReadResult+0xa4>)
40003ede:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
40003ee2:	4681      	mov	r9, r0
40003ee4:	681b      	ldr	r3, [r3, #0]
40003ee6:	b085      	sub	sp, #20
40003ee8:	460c      	mov	r4, r1
40003eea:	4690      	mov	r8, r2
40003eec:	781b      	ldrb	r3, [r3, #0]
40003eee:	fa43 f301 	asr.w	r3, r3, r1
40003ef2:	07db      	lsls	r3, r3, #31
40003ef4:	d53e      	bpl.n	40003f74 <ddr3TipBistReadResult+0x98>
40003ef6:	2100      	movs	r1, #0
40003ef8:	4622      	mov	r2, r4
40003efa:	f241 63c4 	movw	r3, #5828	; 0x16c4
40003efe:	af03      	add	r7, sp, #12
40003f00:	f04f 36ff 	mov.w	r6, #4294967295
40003f04:	9700      	str	r7, [sp, #0]
40003f06:	9601      	str	r6, [sp, #4]
40003f08:	f000 fc24 	bl	40004754 <mvHwsDdr3TipIFRead>
40003f0c:	1e01      	subs	r1, r0, #0
40003f0e:	d132      	bne.n	40003f76 <ddr3TipBistReadResult+0x9a>
40003f10:	ab04      	add	r3, sp, #16
40003f12:	4648      	mov	r0, r9
40003f14:	eb03 0584 	add.w	r5, r3, r4, lsl #2
40003f18:	4622      	mov	r2, r4
40003f1a:	f855 3c04 	ldr.w	r3, [r5, #-4]
40003f1e:	9700      	str	r7, [sp, #0]
40003f20:	9601      	str	r6, [sp, #4]
40003f22:	f8c8 3008 	str.w	r3, [r8, #8]
40003f26:	f241 63c8 	movw	r3, #5832	; 0x16c8
40003f2a:	f000 fc13 	bl	40004754 <mvHwsDdr3TipIFRead>
40003f2e:	1e01      	subs	r1, r0, #0
40003f30:	d121      	bne.n	40003f76 <ddr3TipBistReadResult+0x9a>
40003f32:	f855 3c04 	ldr.w	r3, [r5, #-4]
40003f36:	4648      	mov	r0, r9
40003f38:	4622      	mov	r2, r4
40003f3a:	9700      	str	r7, [sp, #0]
40003f3c:	9601      	str	r6, [sp, #4]
40003f3e:	f8c8 3004 	str.w	r3, [r8, #4]
40003f42:	f241 63bc 	movw	r3, #5820	; 0x16bc
40003f46:	f000 fc05 	bl	40004754 <mvHwsDdr3TipIFRead>
40003f4a:	1e01      	subs	r1, r0, #0
40003f4c:	d113      	bne.n	40003f76 <ddr3TipBistReadResult+0x9a>
40003f4e:	f855 3c04 	ldr.w	r3, [r5, #-4]
40003f52:	4648      	mov	r0, r9
40003f54:	4622      	mov	r2, r4
40003f56:	9700      	str	r7, [sp, #0]
40003f58:	9601      	str	r6, [sp, #4]
40003f5a:	f8c8 300c 	str.w	r3, [r8, #12]
40003f5e:	f44f 53b6 	mov.w	r3, #5824	; 0x16c0
40003f62:	f000 fbf7 	bl	40004754 <mvHwsDdr3TipIFRead>
40003f66:	1e01      	subs	r1, r0, #0
40003f68:	d105      	bne.n	40003f76 <ddr3TipBistReadResult+0x9a>
40003f6a:	f855 3c04 	ldr.w	r3, [r5, #-4]
40003f6e:	f8c8 3000 	str.w	r3, [r8]
40003f72:	e000      	b.n	40003f76 <ddr3TipBistReadResult+0x9a>
40003f74:	2110      	movs	r1, #16
40003f76:	4608      	mov	r0, r1
40003f78:	b005      	add	sp, #20
40003f7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
40003f7e:	bf00      	nop
40003f80:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3RunBist:

40003f84 <mvHwsDdr3RunBist>:
mvHwsDdr3RunBist():
40003f84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40003f88:	461d      	mov	r5, r3
40003f8a:	4b2a      	ldr	r3, [pc, #168]	; (40004034 <mvHwsDdr3RunBist+0xb0>)
40003f8c:	b08f      	sub	sp, #60	; 0x3c
40003f8e:	4604      	mov	r4, r0
40003f90:	4689      	mov	r9, r1
40003f92:	4692      	mov	sl, r2
40003f94:	681b      	ldr	r3, [r3, #0]
40003f96:	f893 b000 	ldrb.w	fp, [r3]
40003f9a:	f01b 0b01 	ands.w	fp, fp, #1
40003f9e:	d045      	beq.n	4000402c <mvHwsDdr3RunBist+0xa8>
40003fa0:	4f25      	ldr	r7, [pc, #148]	; (40004038 <mvHwsDdr3RunBist+0xb4>)
40003fa2:	2000      	movs	r0, #0
40003fa4:	4629      	mov	r1, r5
40003fa6:	aa0d      	add	r2, sp, #52	; 0x34
40003fa8:	f003 fb8e 	bl	400076c8 <mvHwsDdr3CsBaseAdrCalc>
40003fac:	2601      	movs	r6, #1
40003fae:	2200      	movs	r2, #0
40003fb0:	9603      	str	r6, [sp, #12]
40003fb2:	9200      	str	r2, [sp, #0]
40003fb4:	4620      	mov	r0, r4
40003fb6:	9201      	str	r2, [sp, #4]
40003fb8:	f04f 080f 	mov.w	r8, #15
40003fbc:	9202      	str	r2, [sp, #8]
40003fbe:	683b      	ldr	r3, [r7, #0]
40003fc0:	990d      	ldr	r1, [sp, #52]	; 0x34
40003fc2:	9505      	str	r5, [sp, #20]
40003fc4:	18cb      	adds	r3, r1, r3
40003fc6:	4649      	mov	r1, r9
40003fc8:	9304      	str	r3, [sp, #16]
40003fca:	4613      	mov	r3, r2
40003fcc:	f8cd 8018 	str.w	r8, [sp, #24]
40003fd0:	f7ff fe5a 	bl	40003c88 <ddr3TipBistActivate>
40003fd4:	f1b0 0b00 	subs.w	fp, r0, #0
40003fd8:	d114      	bne.n	40004004 <mvHwsDdr3RunBist+0x80>
40003fda:	f8cd b008 	str.w	fp, [sp, #8]
40003fde:	4620      	mov	r0, r4
40003fe0:	9603      	str	r6, [sp, #12]
40003fe2:	4649      	mov	r1, r9
40003fe4:	e88d 0840 	stmia.w	sp, {r6, fp}
40003fe8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
40003fea:	683b      	ldr	r3, [r7, #0]
40003fec:	9505      	str	r5, [sp, #20]
40003fee:	18d3      	adds	r3, r2, r3
40003ff0:	465a      	mov	r2, fp
40003ff2:	9304      	str	r3, [sp, #16]
40003ff4:	465b      	mov	r3, fp
40003ff6:	f8cd 8018 	str.w	r8, [sp, #24]
40003ffa:	f7ff fe45 	bl	40003c88 <ddr3TipBistActivate>
40003ffe:	f1b0 0b00 	subs.w	fp, r0, #0
40004002:	d004      	beq.n	4000400e <mvHwsDdr3RunBist+0x8a>
40004004:	480d      	ldr	r0, [pc, #52]	; (4000403c <mvHwsDdr3RunBist+0xb8>)
40004006:	4659      	mov	r1, fp
40004008:	f00a f9ec 	bl	4000e3e4 <mvPrintf>
4000400c:	e00e      	b.n	4000402c <mvHwsDdr3RunBist+0xa8>
4000400e:	4659      	mov	r1, fp
40004010:	4620      	mov	r0, r4
40004012:	aa09      	add	r2, sp, #36	; 0x24
40004014:	f7ff ff62 	bl	40003edc <ddr3TipBistReadResult>
40004018:	f1b0 0b00 	subs.w	fp, r0, #0
4000401c:	d003      	beq.n	40004026 <mvHwsDdr3RunBist+0xa2>
4000401e:	4808      	ldr	r0, [pc, #32]	; (40004040 <mvHwsDdr3RunBist+0xbc>)
40004020:	f00a f9e0 	bl	4000e3e4 <mvPrintf>
40004024:	e002      	b.n	4000402c <mvHwsDdr3RunBist+0xa8>
40004026:	9b09      	ldr	r3, [sp, #36]	; 0x24
40004028:	f8ca 3000 	str.w	r3, [sl]
4000402c:	4658      	mov	r0, fp
4000402e:	b00f      	add	sp, #60	; 0x3c
40004030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004034:	400205d8 	ldrdmi	r0, [r2], -r8
40004038:	4001417c 	andmi	r4, r1, ip, ror r1
4000403c:	4000f968 	andmi	pc, r0, r8, ror #18
40004040:	4000f98b 	andmi	pc, r0, fp, lsl #19

Disassembly of section .text.ddr3PrintVersion:

40004044 <ddr3PrintVersion>:
ddr3PrintVersion():
40004044:	4801      	ldr	r0, [pc, #4]	; (4000404c <ddr3PrintVersion+0x8>)
40004046:	f00a b9cd 	b.w	4000e3e4 <mvPrintf>
4000404a:	bf00      	nop
4000404c:	4000f9e4 	andmi	pc, r0, r4, ror #19

Disassembly of section .text.ddr3TipTuneTrainingParams:

40004050 <ddr3TipTuneTrainingParams>:
ddr3TipTuneTrainingParams():
40004050:	680b      	ldr	r3, [r1, #0]
40004052:	b500      	push	{lr}
40004054:	1c58      	adds	r0, r3, #1
40004056:	b08b      	sub	sp, #44	; 0x2c
40004058:	bf1c      	itt	ne
4000405a:	4a37      	ldrne	r2, [pc, #220]	; (40004138 <ddr3TipTuneTrainingParams+0xe8>)
4000405c:	6013      	strne	r3, [r2, #0]
4000405e:	684b      	ldr	r3, [r1, #4]
40004060:	1c5a      	adds	r2, r3, #1
40004062:	bf1c      	itt	ne
40004064:	4a35      	ldrne	r2, [pc, #212]	; (4000413c <ddr3TipTuneTrainingParams+0xec>)
40004066:	6013      	strne	r3, [r2, #0]
40004068:	6b0b      	ldr	r3, [r1, #48]	; 0x30
4000406a:	1c58      	adds	r0, r3, #1
4000406c:	bf1c      	itt	ne
4000406e:	4a34      	ldrne	r2, [pc, #208]	; (40004140 <ddr3TipTuneTrainingParams+0xf0>)
40004070:	6013      	strne	r3, [r2, #0]
40004072:	6b4b      	ldr	r3, [r1, #52]	; 0x34
40004074:	1c5a      	adds	r2, r3, #1
40004076:	bf1c      	itt	ne
40004078:	4a32      	ldrne	r2, [pc, #200]	; (40004144 <ddr3TipTuneTrainingParams+0xf4>)
4000407a:	6013      	strne	r3, [r2, #0]
4000407c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
4000407e:	1c58      	adds	r0, r3, #1
40004080:	bf1c      	itt	ne
40004082:	4a31      	ldrne	r2, [pc, #196]	; (40004148 <ddr3TipTuneTrainingParams+0xf8>)
40004084:	6013      	strne	r3, [r2, #0]
40004086:	6acb      	ldr	r3, [r1, #44]	; 0x2c
40004088:	1c5a      	adds	r2, r3, #1
4000408a:	bf1c      	itt	ne
4000408c:	4a2f      	ldrne	r2, [pc, #188]	; (4000414c <ddr3TipTuneTrainingParams+0xfc>)
4000408e:	6013      	strne	r3, [r2, #0]
40004090:	688b      	ldr	r3, [r1, #8]
40004092:	1c58      	adds	r0, r3, #1
40004094:	bf1c      	itt	ne
40004096:	4a2e      	ldrne	r2, [pc, #184]	; (40004150 <ddr3TipTuneTrainingParams+0x100>)
40004098:	6013      	strne	r3, [r2, #0]
4000409a:	68cb      	ldr	r3, [r1, #12]
4000409c:	1c5a      	adds	r2, r3, #1
4000409e:	bf1c      	itt	ne
400040a0:	4a2c      	ldrne	r2, [pc, #176]	; (40004154 <ddr3TipTuneTrainingParams+0x104>)
400040a2:	6013      	strne	r3, [r2, #0]
400040a4:	690b      	ldr	r3, [r1, #16]
400040a6:	1c58      	adds	r0, r3, #1
400040a8:	bf1c      	itt	ne
400040aa:	4a2b      	ldrne	r2, [pc, #172]	; (40004158 <ddr3TipTuneTrainingParams+0x108>)
400040ac:	6013      	strne	r3, [r2, #0]
400040ae:	694b      	ldr	r3, [r1, #20]
400040b0:	1c5a      	adds	r2, r3, #1
400040b2:	bf1c      	itt	ne
400040b4:	4a29      	ldrne	r2, [pc, #164]	; (4000415c <ddr3TipTuneTrainingParams+0x10c>)
400040b6:	6013      	strne	r3, [r2, #0]
400040b8:	698b      	ldr	r3, [r1, #24]
400040ba:	1c58      	adds	r0, r3, #1
400040bc:	bf1c      	itt	ne
400040be:	4a28      	ldrne	r2, [pc, #160]	; (40004160 <ddr3TipTuneTrainingParams+0x110>)
400040c0:	6013      	strne	r3, [r2, #0]
400040c2:	69cb      	ldr	r3, [r1, #28]
400040c4:	1c5a      	adds	r2, r3, #1
400040c6:	bf1c      	itt	ne
400040c8:	4a26      	ldrne	r2, [pc, #152]	; (40004164 <ddr3TipTuneTrainingParams+0x114>)
400040ca:	6013      	strne	r3, [r2, #0]
400040cc:	6a0b      	ldr	r3, [r1, #32]
400040ce:	1c58      	adds	r0, r3, #1
400040d0:	bf1c      	itt	ne
400040d2:	4a25      	ldrne	r2, [pc, #148]	; (40004168 <ddr3TipTuneTrainingParams+0x118>)
400040d4:	6013      	strne	r3, [r2, #0]
400040d6:	6a4b      	ldr	r3, [r1, #36]	; 0x24
400040d8:	1c5a      	adds	r2, r3, #1
400040da:	bf1c      	itt	ne
400040dc:	4a23      	ldrne	r2, [pc, #140]	; (4000416c <ddr3TipTuneTrainingParams+0x11c>)
400040de:	6013      	strne	r3, [r2, #0]
400040e0:	4b23      	ldr	r3, [pc, #140]	; (40004170 <ddr3TipTuneTrainingParams+0x120>)
400040e2:	781b      	ldrb	r3, [r3, #0]
400040e4:	2b02      	cmp	r3, #2
400040e6:	d823      	bhi.n	40004130 <ddr3TipTuneTrainingParams+0xe0>
400040e8:	4b1c      	ldr	r3, [pc, #112]	; (4000415c <ddr3TipTuneTrainingParams+0x10c>)
400040ea:	4822      	ldr	r0, [pc, #136]	; (40004174 <ddr3TipTuneTrainingParams+0x124>)
400040ec:	681b      	ldr	r3, [r3, #0]
400040ee:	9300      	str	r3, [sp, #0]
400040f0:	4b1b      	ldr	r3, [pc, #108]	; (40004160 <ddr3TipTuneTrainingParams+0x110>)
400040f2:	681b      	ldr	r3, [r3, #0]
400040f4:	9301      	str	r3, [sp, #4]
400040f6:	4b1b      	ldr	r3, [pc, #108]	; (40004164 <ddr3TipTuneTrainingParams+0x114>)
400040f8:	681b      	ldr	r3, [r3, #0]
400040fa:	9302      	str	r3, [sp, #8]
400040fc:	4b1a      	ldr	r3, [pc, #104]	; (40004168 <ddr3TipTuneTrainingParams+0x118>)
400040fe:	681b      	ldr	r3, [r3, #0]
40004100:	9303      	str	r3, [sp, #12]
40004102:	4b1a      	ldr	r3, [pc, #104]	; (4000416c <ddr3TipTuneTrainingParams+0x11c>)
40004104:	681b      	ldr	r3, [r3, #0]
40004106:	9304      	str	r3, [sp, #16]
40004108:	4b0d      	ldr	r3, [pc, #52]	; (40004140 <ddr3TipTuneTrainingParams+0xf0>)
4000410a:	681b      	ldr	r3, [r3, #0]
4000410c:	9305      	str	r3, [sp, #20]
4000410e:	4b0e      	ldr	r3, [pc, #56]	; (40004148 <ddr3TipTuneTrainingParams+0xf8>)
40004110:	681b      	ldr	r3, [r3, #0]
40004112:	9306      	str	r3, [sp, #24]
40004114:	4b0d      	ldr	r3, [pc, #52]	; (4000414c <ddr3TipTuneTrainingParams+0xfc>)
40004116:	681b      	ldr	r3, [r3, #0]
40004118:	9307      	str	r3, [sp, #28]
4000411a:	4b0a      	ldr	r3, [pc, #40]	; (40004144 <ddr3TipTuneTrainingParams+0xf4>)
4000411c:	681b      	ldr	r3, [r3, #0]
4000411e:	9308      	str	r3, [sp, #32]
40004120:	4b0b      	ldr	r3, [pc, #44]	; (40004150 <ddr3TipTuneTrainingParams+0x100>)
40004122:	6819      	ldr	r1, [r3, #0]
40004124:	4b0b      	ldr	r3, [pc, #44]	; (40004154 <ddr3TipTuneTrainingParams+0x104>)
40004126:	681a      	ldr	r2, [r3, #0]
40004128:	4b0b      	ldr	r3, [pc, #44]	; (40004158 <ddr3TipTuneTrainingParams+0x108>)
4000412a:	681b      	ldr	r3, [r3, #0]
4000412c:	f00a f95a 	bl	4000e3e4 <mvPrintf>
40004130:	2000      	movs	r0, #0
40004132:	b00b      	add	sp, #44	; 0x2c
40004134:	bd00      	pop	{pc}
40004136:	bf00      	nop
40004138:	40014180 	andmi	r4, r1, r0, lsl #3
4000413c:	400141f8 	strdmi	r4, [r1], -r8
40004140:	40014190 	mulmi	r1, r0, r1
40004144:	40014208 	andmi	r4, r1, r8, lsl #4
40004148:	40014194 	mulmi	r1, r4, r1
4000414c:	400141ec 	andmi	r4, r1, ip, ror #3
40004150:	400141b0 			; <UNDEFINED> instruction: 0x400141b0
40004154:	400141a8 	andmi	r4, r1, r8, lsr #3
40004158:	40014200 	andmi	r4, r1, r0, lsl #4
4000415c:	400141a4 	andmi	r4, r1, r4, lsr #3
40004160:	400141f0 	strdmi	r4, [r1], -r0
40004164:	40014184 	andmi	r4, r1, r4, lsl #3
40004168:	4001418c 	andmi	r4, r1, ip, lsl #3
4000416c:	400141ac 	andmi	r4, r1, ip, lsr #3
40004170:	40014169 	andmi	r4, r1, r9, ror #2
40004174:	4000fa0b 	andmi	pc, r0, fp, lsl #20

Disassembly of section .text.mvCalcCsNum:

40004178 <mvCalcCsNum>:
mvCalcCsNum():
40004178:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
4000417c:	460c      	mov	r4, r1
4000417e:	2102      	movs	r1, #2
40004180:	4615      	mov	r5, r2
40004182:	f006 ff53 	bl	4000b02c <ddr3TipDevAttrGet>
40004186:	4b1b      	ldr	r3, [pc, #108]	; (400041f4 <mvCalcCsNum+0x7c>)
40004188:	2100      	movs	r1, #0
4000418a:	f04f 0c58 	mov.w	ip, #88	; 0x58
4000418e:	681f      	ldr	r7, [r3, #0]
40004190:	460a      	mov	r2, r1
40004192:	fb0c 7c04 	mla	ip, ip, r4, r7
40004196:	b2c0      	uxtb	r0, r0
40004198:	e023      	b.n	400041e2 <mvCalcCsNum+0x6a>
4000419a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
4000419e:	fa43 f302 	asr.w	r3, r3, r2
400041a2:	07db      	lsls	r3, r3, #31
400041a4:	d51c      	bpl.n	400041e0 <mvCalcCsNum+0x68>
400041a6:	eb0c 1302 	add.w	r3, ip, r2, lsl #4
400041aa:	f893 8004 	ldrb.w	r8, [r3, #4]
400041ae:	2300      	movs	r3, #0
400041b0:	461e      	mov	r6, r3
400041b2:	fa28 f906 	lsr.w	r9, r8, r6
400041b6:	f019 0f01 	tst.w	r9, #1
400041ba:	bf18      	it	ne
400041bc:	3301      	addne	r3, #1
400041be:	3601      	adds	r6, #1
400041c0:	2e04      	cmp	r6, #4
400041c2:	d1f6      	bne.n	400041b2 <mvCalcCsNum+0x3a>
400041c4:	b159      	cbz	r1, 400041de <mvCalcCsNum+0x66>
400041c6:	428b      	cmp	r3, r1
400041c8:	d00a      	beq.n	400041e0 <mvCalcCsNum+0x68>
400041ca:	480b      	ldr	r0, [pc, #44]	; (400041f8 <mvCalcCsNum+0x80>)
400041cc:	7800      	ldrb	r0, [r0, #0]
400041ce:	2803      	cmp	r0, #3
400041d0:	d80c      	bhi.n	400041ec <mvCalcCsNum+0x74>
400041d2:	9100      	str	r1, [sp, #0]
400041d4:	4621      	mov	r1, r4
400041d6:	4809      	ldr	r0, [pc, #36]	; (400041fc <mvCalcCsNum+0x84>)
400041d8:	f00a f904 	bl	4000e3e4 <mvPrintf>
400041dc:	e006      	b.n	400041ec <mvCalcCsNum+0x74>
400041de:	4619      	mov	r1, r3
400041e0:	3201      	adds	r2, #1
400041e2:	4282      	cmp	r2, r0
400041e4:	d3d9      	bcc.n	4000419a <mvCalcCsNum+0x22>
400041e6:	6029      	str	r1, [r5, #0]
400041e8:	2000      	movs	r0, #0
400041ea:	e000      	b.n	400041ee <mvCalcCsNum+0x76>
400041ec:	2010      	movs	r0, #16
400041ee:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
400041f2:	bf00      	nop
400041f4:	400205d8 	ldrdmi	r0, [r2], -r8
400041f8:	40014169 	andmi	r4, r1, r9, ror #2
400041fc:	4000fa57 	andmi	pc, r0, r7, asr sl	; <UNPREDICTABLE>

Disassembly of section .text.mvHwsDdr3TipIFWrite:

40004200 <mvHwsDdr3TipIFWrite>:
mvHwsDdr3TipIFWrite():
40004200:	b537      	push	{r0, r1, r2, r4, r5, lr}
40004202:	252c      	movs	r5, #44	; 0x2c
40004204:	4c05      	ldr	r4, [pc, #20]	; (4000421c <mvHwsDdr3TipIFWrite+0x1c>)
40004206:	fb05 4400 	mla	r4, r5, r0, r4
4000420a:	9d06      	ldr	r5, [sp, #24]
4000420c:	b2c0      	uxtb	r0, r0
4000420e:	9500      	str	r5, [sp, #0]
40004210:	9d07      	ldr	r5, [sp, #28]
40004212:	9501      	str	r5, [sp, #4]
40004214:	68a4      	ldr	r4, [r4, #8]
40004216:	47a0      	blx	r4
40004218:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000421a:	bf00      	nop
4000421c:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipSetTiming:

40004220 <ddr3TipSetTiming>:
ddr3TipSetTiming():
40004220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004224:	4615      	mov	r5, r2
40004226:	4a8d      	ldr	r2, [pc, #564]	; (4000445c <ddr3TipSetTiming+0x23c>)
40004228:	460e      	mov	r6, r1
4000422a:	2158      	movs	r1, #88	; 0x58
4000422c:	b08b      	sub	sp, #44	; 0x2c
4000422e:	4607      	mov	r7, r0
40004230:	488b      	ldr	r0, [pc, #556]	; (40004460 <ddr3TipSetTiming+0x240>)
40004232:	6812      	ldr	r2, [r2, #0]
40004234:	fb01 2205 	mla	r2, r1, r5, r2
40004238:	f892 1056 	ldrb.w	r1, [r2, #86]	; 0x56
4000423c:	f892 8054 	ldrb.w	r8, [r2, #84]	; 0x54
40004240:	3250      	adds	r2, #80	; 0x50
40004242:	7952      	ldrb	r2, [r2, #5]
40004244:	9105      	str	r1, [sp, #20]
40004246:	2a01      	cmp	r2, #1
40004248:	4a86      	ldr	r2, [pc, #536]	; (40004464 <ddr3TipSetTiming+0x244>)
4000424a:	bf17      	itett	ne
4000424c:	9905      	ldrne	r1, [sp, #20]
4000424e:	f812 9031 	ldrbeq.w	r9, [r2, r1, lsl #3]
40004252:	eb02 02c1 	addne.w	r2, r2, r1, lsl #3
40004256:	f892 9001 	ldrbne.w	r9, [r2, #1]
4000425a:	4a83      	ldr	r2, [pc, #524]	; (40004468 <ddr3TipSetTiming+0x248>)
4000425c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
40004260:	f7fb ef24 	blx	400000ac <__aeabi_uidiv>
40004264:	f1b9 0f01 	cmp.w	r9, #1
40004268:	4604      	mov	r4, r0
4000426a:	4640      	mov	r0, r8
4000426c:	d101      	bne.n	40004272 <ddr3TipSetTiming+0x52>
4000426e:	2104      	movs	r1, #4
40004270:	e000      	b.n	40004274 <ddr3TipSetTiming+0x54>
40004272:	2105      	movs	r1, #5
40004274:	f006 fcb0 	bl	4000abd8 <speedBinTable>
40004278:	ea4f 0a84 	mov.w	sl, r4, lsl #2
4000427c:	210a      	movs	r1, #10
4000427e:	4550      	cmp	r0, sl
40004280:	bf38      	it	cc
40004282:	4650      	movcc	r0, sl
40004284:	9002      	str	r0, [sp, #8]
40004286:	4640      	mov	r0, r8
40004288:	f006 fca6 	bl	4000abd8 <speedBinTable>
4000428c:	4582      	cmp	sl, r0
4000428e:	d805      	bhi.n	4000429c <ddr3TipSetTiming+0x7c>
40004290:	4640      	mov	r0, r8
40004292:	210a      	movs	r1, #10
40004294:	f006 fca0 	bl	4000abd8 <speedBinTable>
40004298:	9003      	str	r0, [sp, #12]
4000429a:	e001      	b.n	400042a0 <ddr3TipSetTiming+0x80>
4000429c:	f8cd a00c 	str.w	sl, [sp, #12]
400042a0:	f04f 090c 	mov.w	r9, #12
400042a4:	2109      	movs	r1, #9
400042a6:	fb09 f904 	mul.w	r9, r9, r4
400042aa:	4640      	mov	r0, r8
400042ac:	f643 2398 	movw	r3, #15000	; 0x3a98
400042b0:	4599      	cmp	r9, r3
400042b2:	bf38      	it	cc
400042b4:	4699      	movcc	r9, r3
400042b6:	f006 fc8f 	bl	4000abd8 <speedBinTable>
400042ba:	4582      	cmp	sl, r0
400042bc:	d804      	bhi.n	400042c8 <ddr3TipSetTiming+0xa8>
400042be:	4640      	mov	r0, r8
400042c0:	2109      	movs	r1, #9
400042c2:	f006 fc89 	bl	4000abd8 <speedBinTable>
400042c6:	4682      	mov	sl, r0
400042c8:	2102      	movs	r1, #2
400042ca:	4640      	mov	r0, r8
400042cc:	f006 fc84 	bl	4000abd8 <speedBinTable>
400042d0:	2102      	movs	r1, #2
400042d2:	4683      	mov	fp, r0
400042d4:	4640      	mov	r0, r8
400042d6:	f006 fc7f 	bl	4000abd8 <speedBinTable>
400042da:	4621      	mov	r1, r4
400042dc:	f7fb eee6 	blx	400000ac <__aeabi_uidiv>
400042e0:	f04f 0102 	mov.w	r1, #2
400042e4:	4360      	muls	r0, r4
400042e6:	4583      	cmp	fp, r0
400042e8:	4640      	mov	r0, r8
400042ea:	d106      	bne.n	400042fa <ddr3TipSetTiming+0xda>
400042ec:	f006 fc74 	bl	4000abd8 <speedBinTable>
400042f0:	4621      	mov	r1, r4
400042f2:	f7fb eedc 	blx	400000ac <__aeabi_uidiv>
400042f6:	3801      	subs	r0, #1
400042f8:	e004      	b.n	40004304 <ddr3TipSetTiming+0xe4>
400042fa:	f006 fc6d 	bl	4000abd8 <speedBinTable>
400042fe:	4621      	mov	r1, r4
40004300:	f7fb eed4 	blx	400000ac <__aeabi_uidiv>
40004304:	2100      	movs	r1, #0
40004306:	9004      	str	r0, [sp, #16]
40004308:	4640      	mov	r0, r8
4000430a:	f006 fc65 	bl	4000abd8 <speedBinTable>
4000430e:	2100      	movs	r1, #0
40004310:	4683      	mov	fp, r0
40004312:	4640      	mov	r0, r8
40004314:	f006 fc60 	bl	4000abd8 <speedBinTable>
40004318:	4621      	mov	r1, r4
4000431a:	f7fb eec8 	blx	400000ac <__aeabi_uidiv>
4000431e:	f04f 0100 	mov.w	r1, #0
40004322:	4360      	muls	r0, r4
40004324:	4583      	cmp	fp, r0
40004326:	4640      	mov	r0, r8
40004328:	d106      	bne.n	40004338 <ddr3TipSetTiming+0x118>
4000432a:	f006 fc55 	bl	4000abd8 <speedBinTable>
4000432e:	4621      	mov	r1, r4
40004330:	f7fb eebc 	blx	400000ac <__aeabi_uidiv>
40004334:	3801      	subs	r0, #1
40004336:	e004      	b.n	40004342 <ddr3TipSetTiming+0x122>
40004338:	f006 fc4e 	bl	4000abd8 <speedBinTable>
4000433c:	4621      	mov	r1, r4
4000433e:	f7fb eeb6 	blx	400000ac <__aeabi_uidiv>
40004342:	2101      	movs	r1, #1
40004344:	9006      	str	r0, [sp, #24]
40004346:	4640      	mov	r0, r8
40004348:	f006 fc46 	bl	4000abd8 <speedBinTable>
4000434c:	2101      	movs	r1, #1
4000434e:	4683      	mov	fp, r0
40004350:	4640      	mov	r0, r8
40004352:	f006 fc41 	bl	4000abd8 <speedBinTable>
40004356:	4621      	mov	r1, r4
40004358:	f7fb eea8 	blx	400000ac <__aeabi_uidiv>
4000435c:	f04f 0101 	mov.w	r1, #1
40004360:	4360      	muls	r0, r4
40004362:	4583      	cmp	fp, r0
40004364:	4640      	mov	r0, r8
40004366:	d106      	bne.n	40004376 <ddr3TipSetTiming+0x156>
40004368:	f006 fc36 	bl	4000abd8 <speedBinTable>
4000436c:	4621      	mov	r1, r4
4000436e:	f7fb ee9e 	blx	400000ac <__aeabi_uidiv>
40004372:	3801      	subs	r0, #1
40004374:	e004      	b.n	40004380 <ddr3TipSetTiming+0x160>
40004376:	f006 fc2f 	bl	4000abd8 <speedBinTable>
4000437a:	4621      	mov	r1, r4
4000437c:	f7fb ee96 	blx	400000ac <__aeabi_uidiv>
40004380:	210b      	movs	r1, #11
40004382:	9007      	str	r0, [sp, #28]
40004384:	4640      	mov	r0, r8
40004386:	f006 fc27 	bl	4000abd8 <speedBinTable>
4000438a:	210b      	movs	r1, #11
4000438c:	4683      	mov	fp, r0
4000438e:	4640      	mov	r0, r8
40004390:	f006 fc22 	bl	4000abd8 <speedBinTable>
40004394:	4621      	mov	r1, r4
40004396:	f7fb ee8a 	blx	400000ac <__aeabi_uidiv>
4000439a:	f04f 010b 	mov.w	r1, #11
4000439e:	4360      	muls	r0, r4
400043a0:	4583      	cmp	fp, r0
400043a2:	4640      	mov	r0, r8
400043a4:	d106      	bne.n	400043b4 <ddr3TipSetTiming+0x194>
400043a6:	f006 fc17 	bl	4000abd8 <speedBinTable>
400043aa:	4621      	mov	r1, r4
400043ac:	f7fb ee7e 	blx	400000ac <__aeabi_uidiv>
400043b0:	3801      	subs	r0, #1
400043b2:	e004      	b.n	400043be <ddr3TipSetTiming+0x19e>
400043b4:	f006 fc10 	bl	4000abd8 <speedBinTable>
400043b8:	4621      	mov	r1, r4
400043ba:	f7fb ee78 	blx	400000ac <__aeabi_uidiv>
400043be:	9008      	str	r0, [sp, #32]
400043c0:	4621      	mov	r1, r4
400043c2:	4650      	mov	r0, sl
400043c4:	f7fb ef68 	blx	40000298 <__aeabi_uidivmod>
400043c8:	4650      	mov	r0, sl
400043ca:	b921      	cbnz	r1, 400043d6 <ddr3TipSetTiming+0x1b6>
400043cc:	4621      	mov	r1, r4
400043ce:	f7fb ee6e 	blx	400000ac <__aeabi_uidiv>
400043d2:	3801      	subs	r0, #1
400043d4:	e002      	b.n	400043dc <ddr3TipSetTiming+0x1bc>
400043d6:	4621      	mov	r1, r4
400043d8:	f7fb ee68 	blx	400000ac <__aeabi_uidiv>
400043dc:	9009      	str	r0, [sp, #36]	; 0x24
400043de:	4621      	mov	r1, r4
400043e0:	9802      	ldr	r0, [sp, #8]
400043e2:	f7fb ef5a 	blx	40000298 <__aeabi_uidivmod>
400043e6:	9802      	ldr	r0, [sp, #8]
400043e8:	b921      	cbnz	r1, 400043f4 <ddr3TipSetTiming+0x1d4>
400043ea:	4621      	mov	r1, r4
400043ec:	f7fb ee5e 	blx	400000ac <__aeabi_uidiv>
400043f0:	3801      	subs	r0, #1
400043f2:	e002      	b.n	400043fa <ddr3TipSetTiming+0x1da>
400043f4:	4621      	mov	r1, r4
400043f6:	f7fb ee5a 	blx	400000ac <__aeabi_uidiv>
400043fa:	9002      	str	r0, [sp, #8]
400043fc:	4621      	mov	r1, r4
400043fe:	9803      	ldr	r0, [sp, #12]
40004400:	f7fb ef4a 	blx	40000298 <__aeabi_uidivmod>
40004404:	9803      	ldr	r0, [sp, #12]
40004406:	b929      	cbnz	r1, 40004414 <ddr3TipSetTiming+0x1f4>
40004408:	4621      	mov	r1, r4
4000440a:	f7fb ee50 	blx	400000ac <__aeabi_uidiv>
4000440e:	f100 3aff 	add.w	sl, r0, #4294967295
40004412:	e003      	b.n	4000441c <ddr3TipSetTiming+0x1fc>
40004414:	4621      	mov	r1, r4
40004416:	f7fb ee4a 	blx	400000ac <__aeabi_uidiv>
4000441a:	4682      	mov	sl, r0
4000441c:	9a05      	ldr	r2, [sp, #20]
4000441e:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
40004422:	4b12      	ldr	r3, [pc, #72]	; (4000446c <ddr3TipSetTiming+0x24c>)
40004424:	4621      	mov	r1, r4
40004426:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
4000442a:	fb0b fb03 	mul.w	fp, fp, r3
4000442e:	4658      	mov	r0, fp
40004430:	f7fb ee3c 	blx	400000ac <__aeabi_uidiv>
40004434:	4621      	mov	r1, r4
40004436:	fb04 f300 	mul.w	r3, r4, r0
4000443a:	4680      	mov	r8, r0
4000443c:	459b      	cmp	fp, r3
4000443e:	bf08      	it	eq
40004440:	f100 38ff 	addeq.w	r8, r0, #4294967295
40004444:	4648      	mov	r0, r9
40004446:	f7fb ef28 	blx	40000298 <__aeabi_uidivmod>
4000444a:	4648      	mov	r0, r9
4000444c:	b981      	cbnz	r1, 40004470 <ddr3TipSetTiming+0x250>
4000444e:	4621      	mov	r1, r4
40004450:	f7fb ee2c 	blx	400000ac <__aeabi_uidiv>
40004454:	f100 39ff 	add.w	r9, r0, #4294967295
40004458:	e00e      	b.n	40004478 <ddr3TipSetTiming+0x258>
4000445a:	bf00      	nop
4000445c:	400205d8 	ldrdmi	r0, [r2], -r8
40004460:	000f4240 	andeq	r4, pc, r0, asr #4
40004464:	40011c20 	andmi	r1, r1, r0, lsr #24
40004468:	40014648 	andmi	r4, r1, r8, asr #12
4000446c:	4001463e 	andmi	r4, r1, lr, lsr r6
40004470:	4621      	mov	r1, r4
40004472:	f7fb ee1c 	blx	400000ac <__aeabi_uidiv>
40004476:	4681      	mov	r9, r0
40004478:	9b04      	ldr	r3, [sp, #16]
4000447a:	4638      	mov	r0, r7
4000447c:	4631      	mov	r1, r6
4000447e:	4c67      	ldr	r4, [pc, #412]	; (4000461c <ddr3TipSetTiming+0x3fc>)
40004480:	f3c3 1201 	ubfx	r2, r3, #4, #2
40004484:	f003 030f 	and.w	r3, r3, #15
40004488:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
4000448c:	9a06      	ldr	r2, [sp, #24]
4000448e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40004492:	9a07      	ldr	r2, [sp, #28]
40004494:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
40004498:	9a08      	ldr	r2, [sp, #32]
4000449a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
4000449e:	9a09      	ldr	r2, [sp, #36]	; 0x24
400044a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
400044a4:	9a02      	ldr	r2, [sp, #8]
400044a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
400044aa:	462a      	mov	r2, r5
400044ac:	ea43 730a 	orr.w	r3, r3, sl, lsl #28
400044b0:	9300      	str	r3, [sp, #0]
400044b2:	f46f 0340 	mvn.w	r3, #12582912	; 0xc00000
400044b6:	9301      	str	r3, [sp, #4]
400044b8:	f241 4308 	movw	r3, #5128	; 0x1408
400044bc:	f7ff fea0 	bl	40004200 <mvHwsDdr3TipIFWrite>
400044c0:	6020      	str	r0, [r4, #0]
400044c2:	2800      	cmp	r0, #0
400044c4:	f040 80a3 	bne.w	4000460e <ddr3TipSetTiming+0x3ee>
400044c8:	f008 037f 	and.w	r3, r8, #127	; 0x7f
400044cc:	4638      	mov	r0, r7
400044ce:	9300      	str	r3, [sp, #0]
400044d0:	4631      	mov	r1, r6
400044d2:	237f      	movs	r3, #127	; 0x7f
400044d4:	462a      	mov	r2, r5
400044d6:	9301      	str	r3, [sp, #4]
400044d8:	f241 430c 	movw	r3, #5132	; 0x140c
400044dc:	f7ff fe90 	bl	40004200 <mvHwsDdr3TipIFWrite>
400044e0:	6020      	str	r0, [r4, #0]
400044e2:	2800      	cmp	r0, #0
400044e4:	f040 8093 	bne.w	4000460e <ddr3TipSetTiming+0x3ee>
400044e8:	f44f 73c0 	mov.w	r3, #384	; 0x180
400044ec:	4638      	mov	r0, r7
400044ee:	9300      	str	r3, [sp, #0]
400044f0:	4631      	mov	r1, r6
400044f2:	9301      	str	r3, [sp, #4]
400044f4:	462a      	mov	r2, r5
400044f6:	f241 430c 	movw	r3, #5132	; 0x140c
400044fa:	f7ff fe81 	bl	40004200 <mvHwsDdr3TipIFWrite>
400044fe:	6020      	str	r0, [r4, #0]
40004500:	2800      	cmp	r0, #0
40004502:	f040 8084 	bne.w	4000460e <ddr3TipSetTiming+0x3ee>
40004506:	f44f 63c0 	mov.w	r3, #1536	; 0x600
4000450a:	4638      	mov	r0, r7
4000450c:	9300      	str	r3, [sp, #0]
4000450e:	4631      	mov	r1, r6
40004510:	9301      	str	r3, [sp, #4]
40004512:	462a      	mov	r2, r5
40004514:	f241 430c 	movw	r3, #5132	; 0x140c
40004518:	f7ff fe72 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000451c:	6020      	str	r0, [r4, #0]
4000451e:	2800      	cmp	r0, #0
40004520:	d175      	bne.n	4000460e <ddr3TipSetTiming+0x3ee>
40004522:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
40004526:	f44f 4378 	mov.w	r3, #63488	; 0xf800
4000452a:	4631      	mov	r1, r6
4000452c:	e88d 0009 	stmia.w	sp, {r0, r3}
40004530:	462a      	mov	r2, r5
40004532:	4638      	mov	r0, r7
40004534:	f241 430c 	movw	r3, #5132	; 0x140c
40004538:	f7ff fe62 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000453c:	6020      	str	r0, [r4, #0]
4000453e:	2800      	cmp	r0, #0
40004540:	d165      	bne.n	4000460e <ddr3TipSetTiming+0x3ee>
40004542:	f3c8 18c2 	ubfx	r8, r8, #7, #3
40004546:	4638      	mov	r0, r7
40004548:	4631      	mov	r1, r6
4000454a:	462a      	mov	r2, r5
4000454c:	ea4f 4308 	mov.w	r3, r8, lsl #16
40004550:	9300      	str	r3, [sp, #0]
40004552:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
40004556:	9301      	str	r3, [sp, #4]
40004558:	f241 430c 	movw	r3, #5132	; 0x140c
4000455c:	f7ff fe50 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004560:	6020      	str	r0, [r4, #0]
40004562:	2800      	cmp	r0, #0
40004564:	d153      	bne.n	4000460e <ddr3TipSetTiming+0x3ee>
40004566:	9000      	str	r0, [sp, #0]
40004568:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
4000456c:	4638      	mov	r0, r7
4000456e:	9301      	str	r3, [sp, #4]
40004570:	4631      	mov	r1, r6
40004572:	462a      	mov	r2, r5
40004574:	f241 430c 	movw	r3, #5132	; 0x140c
40004578:	f7ff fe42 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000457c:	6020      	str	r0, [r4, #0]
4000457e:	2800      	cmp	r0, #0
40004580:	d145      	bne.n	4000460e <ddr3TipSetTiming+0x3ee>
40004582:	f009 030f 	and.w	r3, r9, #15
40004586:	4638      	mov	r0, r7
40004588:	4631      	mov	r1, r6
4000458a:	462a      	mov	r2, r5
4000458c:	065b      	lsls	r3, r3, #25
4000458e:	9300      	str	r3, [sp, #0]
40004590:	f04f 73f0 	mov.w	r3, #31457280	; 0x1e00000
40004594:	9301      	str	r3, [sp, #4]
40004596:	f241 430c 	movw	r3, #5132	; 0x140c
4000459a:	f7ff fe31 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000459e:	6020      	str	r0, [r4, #0]
400045a0:	2800      	cmp	r0, #0
400045a2:	d134      	bne.n	4000460e <ddr3TipSetTiming+0x3ee>
400045a4:	ea4f 1919 	mov.w	r9, r9, lsr #4
400045a8:	4638      	mov	r0, r7
400045aa:	4631      	mov	r1, r6
400045ac:	462a      	mov	r2, r5
400045ae:	ea4f 7389 	mov.w	r3, r9, lsl #30
400045b2:	9300      	str	r3, [sp, #0]
400045b4:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
400045b8:	9301      	str	r3, [sp, #4]
400045ba:	f241 430c 	movw	r3, #5132	; 0x140c
400045be:	f7ff fe1f 	bl	40004200 <mvHwsDdr3TipIFWrite>
400045c2:	6020      	str	r0, [r4, #0]
400045c4:	bb18      	cbnz	r0, 4000460e <ddr3TipSetTiming+0x3ee>
400045c6:	f04f 51b0 	mov.w	r1, #369098752	; 0x16000000
400045ca:	f04f 53f0 	mov.w	r3, #503316480	; 0x1e000000
400045ce:	4638      	mov	r0, r7
400045d0:	e88d 000a 	stmia.w	sp, {r1, r3}
400045d4:	462a      	mov	r2, r5
400045d6:	4631      	mov	r1, r6
400045d8:	f241 430c 	movw	r3, #5132	; 0x140c
400045dc:	f7ff fe10 	bl	40004200 <mvHwsDdr3TipIFWrite>
400045e0:	6020      	str	r0, [r4, #0]
400045e2:	b120      	cbz	r0, 400045ee <ddr3TipSetTiming+0x3ce>
400045e4:	f007 fbba 	bl	4000bd5c <gtBreakOnFail>
400045e8:	4b0c      	ldr	r3, [pc, #48]	; (4000461c <ddr3TipSetTiming+0x3fc>)
400045ea:	6818      	ldr	r0, [r3, #0]
400045ec:	e012      	b.n	40004614 <ddr3TipSetTiming+0x3f4>
400045ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
400045f2:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
400045f6:	4638      	mov	r0, r7
400045f8:	e88d 000c 	stmia.w	sp, {r2, r3}
400045fc:	4631      	mov	r1, r6
400045fe:	462a      	mov	r2, r5
40004600:	f241 430c 	movw	r3, #5132	; 0x140c
40004604:	4c05      	ldr	r4, [pc, #20]	; (4000461c <ddr3TipSetTiming+0x3fc>)
40004606:	f7ff fdfb 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000460a:	6020      	str	r0, [r4, #0]
4000460c:	b110      	cbz	r0, 40004614 <ddr3TipSetTiming+0x3f4>
4000460e:	f007 fba5 	bl	4000bd5c <gtBreakOnFail>
40004612:	6820      	ldr	r0, [r4, #0]
40004614:	b00b      	add	sp, #44	; 0x2c
40004616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000461a:	bf00      	nop
4000461c:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipConfigureCs:

40004620 <ddr3TipConfigureCs>:
ddr3TipConfigureCs():
40004620:	2b01      	cmp	r3, #1
40004622:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004626:	4680      	mov	r8, r0
40004628:	b085      	sub	sp, #20
4000462a:	460d      	mov	r5, r1
4000462c:	4616      	mov	r6, r2
4000462e:	461f      	mov	r7, r3
40004630:	d164      	bne.n	400046fc <ddr3TipConfigureCs+0xdc>
40004632:	f8df 911c 	ldr.w	r9, [pc, #284]	; 40004750 <ddr3TipConfigureCs+0x130>
40004636:	f04f 0b58 	mov.w	fp, #88	; 0x58
4000463a:	fb0b fb01 	mul.w	fp, fp, r1
4000463e:	f04f 0c03 	mov.w	ip, #3
40004642:	f8d9 3000 	ldr.w	r3, [r9]
40004646:	ea4f 0a82 	mov.w	sl, r2, lsl #2
4000464a:	462a      	mov	r2, r5
4000464c:	4c3e      	ldr	r4, [pc, #248]	; (40004748 <ddr3TipConfigureCs+0x128>)
4000464e:	445b      	add	r3, fp
40004650:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
40004654:	f8cd c00c 	str.w	ip, [sp, #12]
40004658:	f113 33ff 	adds.w	r3, r3, #4294967295
4000465c:	bf18      	it	ne
4000465e:	2301      	movne	r3, #1
40004660:	2100      	movs	r1, #0
40004662:	fa03 f30a 	lsl.w	r3, r3, sl
40004666:	9300      	str	r3, [sp, #0]
40004668:	fa0c f30a 	lsl.w	r3, ip, sl
4000466c:	9301      	str	r3, [sp, #4]
4000466e:	f241 4310 	movw	r3, #5136	; 0x1410
40004672:	f7ff fdc5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004676:	f8dd c00c 	ldr.w	ip, [sp, #12]
4000467a:	4601      	mov	r1, r0
4000467c:	6020      	str	r0, [r4, #0]
4000467e:	2800      	cmp	r0, #0
40004680:	d159      	bne.n	40004736 <ddr3TipConfigureCs+0x116>
40004682:	f8d9 3000 	ldr.w	r3, [r9]
40004686:	f10a 0a02 	add.w	sl, sl, #2
4000468a:	4a30      	ldr	r2, [pc, #192]	; (4000474c <ddr3TipConfigureCs+0x12c>)
4000468c:	4640      	mov	r0, r8
4000468e:	445b      	add	r3, fp
40004690:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
40004694:	f812 9003 	ldrb.w	r9, [r2, r3]
40004698:	462a      	mov	r2, r5
4000469a:	f009 0303 	and.w	r3, r9, #3
4000469e:	fa03 f30a 	lsl.w	r3, r3, sl
400046a2:	9300      	str	r3, [sp, #0]
400046a4:	fa0c f30a 	lsl.w	r3, ip, sl
400046a8:	9301      	str	r3, [sp, #4]
400046aa:	f241 4310 	movw	r3, #5136	; 0x1410
400046ae:	f7ff fda7 	bl	40004200 <mvHwsDdr3TipIFWrite>
400046b2:	4601      	mov	r1, r0
400046b4:	6020      	str	r0, [r4, #0]
400046b6:	2800      	cmp	r0, #0
400046b8:	d13d      	bne.n	40004736 <ddr3TipConfigureCs+0x116>
400046ba:	f3c9 0980 	ubfx	r9, r9, #2, #1
400046be:	f106 0314 	add.w	r3, r6, #20
400046c2:	4640      	mov	r0, r8
400046c4:	fa09 f203 	lsl.w	r2, r9, r3
400046c8:	fa07 f303 	lsl.w	r3, r7, r3
400046cc:	9200      	str	r2, [sp, #0]
400046ce:	462a      	mov	r2, r5
400046d0:	9301      	str	r3, [sp, #4]
400046d2:	f241 4310 	movw	r3, #5136	; 0x1410
400046d6:	f7ff fd93 	bl	40004200 <mvHwsDdr3TipIFWrite>
400046da:	4601      	mov	r1, r0
400046dc:	6020      	str	r0, [r4, #0]
400046de:	bb50      	cbnz	r0, 40004736 <ddr3TipConfigureCs+0x116>
400046e0:	f106 0310 	add.w	r3, r6, #16
400046e4:	4640      	mov	r0, r8
400046e6:	fa07 f303 	lsl.w	r3, r7, r3
400046ea:	462a      	mov	r2, r5
400046ec:	9300      	str	r3, [sp, #0]
400046ee:	9301      	str	r3, [sp, #4]
400046f0:	f241 4310 	movw	r3, #5136	; 0x1410
400046f4:	f7ff fd84 	bl	40004200 <mvHwsDdr3TipIFWrite>
400046f8:	6020      	str	r0, [r4, #0]
400046fa:	b9e0      	cbnz	r0, 40004736 <ddr3TipConfigureCs+0x116>
400046fc:	2e02      	cmp	r6, #2
400046fe:	d902      	bls.n	40004706 <ddr3TipConfigureCs+0xe6>
40004700:	2e03      	cmp	r6, #3
40004702:	d11c      	bne.n	4000473e <ddr3TipConfigureCs+0x11e>
40004704:	e008      	b.n	40004718 <ddr3TipConfigureCs+0xf8>
40004706:	2301      	movs	r3, #1
40004708:	360b      	adds	r6, #11
4000470a:	fa07 f706 	lsl.w	r7, r7, r6
4000470e:	9700      	str	r7, [sp, #0]
40004710:	fa03 f606 	lsl.w	r6, r3, r6
40004714:	9601      	str	r6, [sp, #4]
40004716:	e004      	b.n	40004722 <ddr3TipConfigureCs+0x102>
40004718:	03ff      	lsls	r7, r7, #15
4000471a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000471e:	9700      	str	r7, [sp, #0]
40004720:	9301      	str	r3, [sp, #4]
40004722:	4640      	mov	r0, r8
40004724:	2100      	movs	r1, #0
40004726:	462a      	mov	r2, r5
40004728:	f241 4304 	movw	r3, #5124	; 0x1404
4000472c:	f7ff fd68 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004730:	4c05      	ldr	r4, [pc, #20]	; (40004748 <ddr3TipConfigureCs+0x128>)
40004732:	6020      	str	r0, [r4, #0]
40004734:	b120      	cbz	r0, 40004740 <ddr3TipConfigureCs+0x120>
40004736:	f007 fb11 	bl	4000bd5c <gtBreakOnFail>
4000473a:	6820      	ldr	r0, [r4, #0]
4000473c:	e000      	b.n	40004740 <ddr3TipConfigureCs+0x120>
4000473e:	2000      	movs	r0, #0
40004740:	b005      	add	sp, #20
40004742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004746:	bf00      	nop
40004748:	40020868 	andmi	r0, r2, r8, ror #16
4000474c:	40011eac 	andmi	r1, r1, ip, lsr #29
40004750:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipIFRead:

40004754 <mvHwsDdr3TipIFRead>:
mvHwsDdr3TipIFRead():
40004754:	b537      	push	{r0, r1, r2, r4, r5, lr}
40004756:	252c      	movs	r5, #44	; 0x2c
40004758:	4c05      	ldr	r4, [pc, #20]	; (40004770 <mvHwsDdr3TipIFRead+0x1c>)
4000475a:	fb05 4400 	mla	r4, r5, r0, r4
4000475e:	9d06      	ldr	r5, [sp, #24]
40004760:	b2c0      	uxtb	r0, r0
40004762:	9500      	str	r5, [sp, #0]
40004764:	9d07      	ldr	r5, [sp, #28]
40004766:	9501      	str	r5, [sp, #4]
40004768:	6864      	ldr	r4, [r4, #4]
4000476a:	47a0      	blx	r4
4000476c:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000476e:	bf00      	nop
40004770:	4002058c 	andmi	r0, r2, ip, lsl #11

Disassembly of section .text.ddr3TipBusAccess:

40004774 <ddr3TipBusAccess>:
ddr3TipBusAccess():
40004774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004778:	b087      	sub	sp, #28
4000477a:	4688      	mov	r8, r1
4000477c:	4617      	mov	r7, r2
4000477e:	9d10      	ldr	r5, [sp, #64]	; 0x40
40004780:	9c12      	ldr	r4, [sp, #72]	; 0x48
40004782:	9003      	str	r0, [sp, #12]
40004784:	05ad      	lsls	r5, r5, #22
40004786:	f004 063f 	and.w	r6, r4, #63	; 0x3f
4000478a:	eb05 63c3 	add.w	r3, r5, r3, lsl #27
4000478e:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
40004792:	f3c4 1481 	ubfx	r4, r4, #6, #2
40004796:	eb03 6585 	add.w	r5, r3, r5, lsl #26
4000479a:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
4000479e:	eb05 4506 	add.w	r5, r5, r6, lsl #16
400047a2:	f89d 6050 	ldrb.w	r6, [sp, #80]	; 0x50
400047a6:	18ed      	adds	r5, r5, r3
400047a8:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400047ac:	eb05 7404 	add.w	r4, r5, r4, lsl #28
400047b0:	f04f 35ff 	mov.w	r5, #4294967295
400047b4:	eb04 7686 	add.w	r6, r4, r6, lsl #30
400047b8:	9501      	str	r5, [sp, #4]
400047ba:	9600      	str	r6, [sp, #0]
400047bc:	f7ff fd20 	bl	40004200 <mvHwsDdr3TipIFWrite>
400047c0:	4c3b      	ldr	r4, [pc, #236]	; (400048b0 <ddr3TipBusAccess+0x13c>)
400047c2:	6020      	str	r0, [r4, #0]
400047c4:	b960      	cbnz	r0, 400047e0 <ddr3TipBusAccess+0x6c>
400047c6:	9803      	ldr	r0, [sp, #12]
400047c8:	4641      	mov	r1, r8
400047ca:	463a      	mov	r2, r7
400047cc:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400047d0:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
400047d4:	9501      	str	r5, [sp, #4]
400047d6:	9600      	str	r6, [sp, #0]
400047d8:	f7ff fd12 	bl	40004200 <mvHwsDdr3TipIFWrite>
400047dc:	6020      	str	r0, [r4, #0]
400047de:	b118      	cbz	r0, 400047e8 <ddr3TipBusAccess+0x74>
400047e0:	f007 fabc 	bl	4000bd5c <gtBreakOnFail>
400047e4:	6820      	ldr	r0, [r4, #0]
400047e6:	e05f      	b.n	400048a8 <ddr3TipBusAccess+0x134>
400047e8:	f1b8 0f00 	cmp.w	r8, #0
400047ec:	bf0c      	ite	eq
400047ee:	46b8      	moveq	r8, r7
400047f0:	f04f 0800 	movne.w	r8, #0
400047f4:	f10d 0914 	add.w	r9, sp, #20
400047f8:	f8df b0c0 	ldr.w	fp, [pc, #192]	; 400048bc <ddr3TipBusAccess+0x148>
400047fc:	4605      	mov	r5, r0
400047fe:	eb09 0788 	add.w	r7, r9, r8, lsl #2
40004802:	4644      	mov	r4, r8
40004804:	f8db 3000 	ldr.w	r3, [fp]
40004808:	781b      	ldrb	r3, [r3, #0]
4000480a:	fa43 f304 	asr.w	r3, r3, r4
4000480e:	07db      	lsls	r3, r3, #31
40004810:	d545      	bpl.n	4000489e <ddr3TipBusAccess+0x12a>
40004812:	4622      	mov	r2, r4
40004814:	9803      	ldr	r0, [sp, #12]
40004816:	2100      	movs	r1, #0
40004818:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
4000481c:	f8cd 9000 	str.w	r9, [sp]
40004820:	f04f 3aff 	mov.w	sl, #4294967295
40004824:	f8cd a004 	str.w	sl, [sp, #4]
40004828:	f7ff ff94 	bl	40004754 <mvHwsDdr3TipIFRead>
4000482c:	4a20      	ldr	r2, [pc, #128]	; (400048b0 <ddr3TipBusAccess+0x13c>)
4000482e:	6010      	str	r0, [r2, #0]
40004830:	b128      	cbz	r0, 4000483e <ddr3TipBusAccess+0xca>
40004832:	9202      	str	r2, [sp, #8]
40004834:	f007 fa92 	bl	4000bd5c <gtBreakOnFail>
40004838:	9a02      	ldr	r2, [sp, #8]
4000483a:	6816      	ldr	r6, [r2, #0]
4000483c:	e025      	b.n	4000488a <ddr3TipBusAccess+0x116>
4000483e:	597b      	ldr	r3, [r7, r5]
40004840:	4606      	mov	r6, r0
40004842:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40004846:	e017      	b.n	40004878 <ddr3TipBusAccess+0x104>
40004848:	4b1a      	ldr	r3, [pc, #104]	; (400048b4 <ddr3TipBusAccess+0x140>)
4000484a:	3601      	adds	r6, #1
4000484c:	429e      	cmp	r6, r3
4000484e:	d01b      	beq.n	40004888 <ddr3TipBusAccess+0x114>
40004850:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40004854:	9803      	ldr	r0, [sp, #12]
40004856:	2100      	movs	r1, #0
40004858:	4622      	mov	r2, r4
4000485a:	e88d 0600 	stmia.w	sp, {r9, sl}
4000485e:	f7ff ff79 	bl	40004754 <mvHwsDdr3TipIFRead>
40004862:	4b13      	ldr	r3, [pc, #76]	; (400048b0 <ddr3TipBusAccess+0x13c>)
40004864:	6018      	str	r0, [r3, #0]
40004866:	b120      	cbz	r0, 40004872 <ddr3TipBusAccess+0xfe>
40004868:	f007 fa78 	bl	4000bd5c <gtBreakOnFail>
4000486c:	4b10      	ldr	r3, [pc, #64]	; (400048b0 <ddr3TipBusAccess+0x13c>)
4000486e:	681e      	ldr	r6, [r3, #0]
40004870:	e00b      	b.n	4000488a <ddr3TipBusAccess+0x116>
40004872:	597b      	ldr	r3, [r7, r5]
40004874:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
40004878:	2b00      	cmp	r3, #0
4000487a:	d1e5      	bne.n	40004848 <ddr3TipBusAccess+0xd4>
4000487c:	4b0e      	ldr	r3, [pc, #56]	; (400048b8 <ddr3TipBusAccess+0x144>)
4000487e:	429e      	cmp	r6, r3
40004880:	bf94      	ite	ls
40004882:	2600      	movls	r6, #0
40004884:	2601      	movhi	r6, #1
40004886:	e000      	b.n	4000488a <ddr3TipBusAccess+0x116>
40004888:	2601      	movs	r6, #1
4000488a:	f8df a024 	ldr.w	sl, [pc, #36]	; 400048b0 <ddr3TipBusAccess+0x13c>
4000488e:	f8ca 6000 	str.w	r6, [sl]
40004892:	b126      	cbz	r6, 4000489e <ddr3TipBusAccess+0x12a>
40004894:	f007 fa62 	bl	4000bd5c <gtBreakOnFail>
40004898:	f8da 0000 	ldr.w	r0, [sl]
4000489c:	e004      	b.n	400048a8 <ddr3TipBusAccess+0x134>
4000489e:	3401      	adds	r4, #1
400048a0:	3504      	adds	r5, #4
400048a2:	4544      	cmp	r4, r8
400048a4:	d9ae      	bls.n	40004804 <ddr3TipBusAccess+0x90>
400048a6:	2000      	movs	r0, #0
400048a8:	b007      	add	sp, #28
400048aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400048ae:	bf00      	nop
400048b0:	40020868 	andmi	r0, r2, r8, ror #16
400048b4:	000f4241 	andeq	r4, pc, r1, asr #4
400048b8:	000f423f 	andeq	r4, pc, pc, lsr r2	; <UNPREDICTABLE>
400048bc:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipIfPolling:

400048c0 <ddr3TipIfPolling>:
ddr3TipIfPolling():
400048c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400048c4:	2901      	cmp	r1, #1
400048c6:	bf14      	ite	ne
400048c8:	4691      	movne	r9, r2
400048ca:	f04f 0900 	moveq.w	r9, #0
400048ce:	b087      	sub	sp, #28
400048d0:	f8df a094 	ldr.w	sl, [pc, #148]	; 40004968 <ddr3TipIfPolling+0xa8>
400048d4:	ae05      	add	r6, sp, #20
400048d6:	4683      	mov	fp, r0
400048d8:	464c      	mov	r4, r9
400048da:	f04f 0800 	mov.w	r8, #0
400048de:	464f      	mov	r7, r9
400048e0:	9303      	str	r3, [sp, #12]
400048e2:	f8da 3000 	ldr.w	r3, [sl]
400048e6:	781b      	ldrb	r3, [r3, #0]
400048e8:	fa43 f307 	asr.w	r3, r3, r7
400048ec:	07da      	lsls	r2, r3, #31
400048ee:	d52c      	bpl.n	4000494a <ddr3TipIfPolling+0x8a>
400048f0:	2400      	movs	r4, #0
400048f2:	00bd      	lsls	r5, r7, #2
400048f4:	e00f      	b.n	40004916 <ddr3TipIfPolling+0x56>
400048f6:	9910      	ldr	r1, [sp, #64]	; 0x40
400048f8:	4658      	mov	r0, fp
400048fa:	463a      	mov	r2, r7
400048fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
400048fe:	9600      	str	r6, [sp, #0]
40004900:	9101      	str	r1, [sp, #4]
40004902:	2100      	movs	r1, #0
40004904:	f7ff ff26 	bl	40004754 <mvHwsDdr3TipIFRead>
40004908:	2800      	cmp	r0, #0
4000490a:	d122      	bne.n	40004952 <ddr3TipIfPolling+0x92>
4000490c:	59ab      	ldr	r3, [r5, r6]
4000490e:	9a03      	ldr	r2, [sp, #12]
40004910:	4293      	cmp	r3, r2
40004912:	d004      	beq.n	4000491e <ddr3TipIfPolling+0x5e>
40004914:	3401      	adds	r4, #1
40004916:	9b12      	ldr	r3, [sp, #72]	; 0x48
40004918:	429c      	cmp	r4, r3
4000491a:	d1ec      	bne.n	400048f6 <ddr3TipIfPolling+0x36>
4000491c:	e002      	b.n	40004924 <ddr3TipIfPolling+0x64>
4000491e:	9912      	ldr	r1, [sp, #72]	; 0x48
40004920:	428c      	cmp	r4, r1
40004922:	d309      	bcc.n	40004938 <ddr3TipIfPolling+0x78>
40004924:	4a0c      	ldr	r2, [pc, #48]	; (40004958 <ddr3TipIfPolling+0x98>)
40004926:	7813      	ldrb	r3, [r2, #0]
40004928:	2b03      	cmp	r3, #3
4000492a:	d803      	bhi.n	40004934 <ddr3TipIfPolling+0x74>
4000492c:	480b      	ldr	r0, [pc, #44]	; (4000495c <ddr3TipIfPolling+0x9c>)
4000492e:	4639      	mov	r1, r7
40004930:	f009 fd58 	bl	4000e3e4 <mvPrintf>
40004934:	2001      	movs	r0, #1
40004936:	4680      	mov	r8, r0
40004938:	4909      	ldr	r1, [pc, #36]	; (40004960 <ddr3TipIfPolling+0xa0>)
4000493a:	f110 30ff 	adds.w	r0, r0, #4294967295
4000493e:	bf18      	it	ne
40004940:	2001      	movne	r0, #1
40004942:	780b      	ldrb	r3, [r1, #0]
40004944:	4907      	ldr	r1, [pc, #28]	; (40004964 <ddr3TipIfPolling+0xa4>)
40004946:	19ca      	adds	r2, r1, r7
40004948:	54d0      	strb	r0, [r2, r3]
4000494a:	3701      	adds	r7, #1
4000494c:	454f      	cmp	r7, r9
4000494e:	d9c8      	bls.n	400048e2 <ddr3TipIfPolling+0x22>
40004950:	4640      	mov	r0, r8
40004952:	b007      	add	sp, #28
40004954:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004958:	40014169 	andmi	r4, r1, r9, ror #2
4000495c:	4000fbab 	andmi	pc, r0, fp, lsr #23
40004960:	4002096d 	andmi	r0, r2, sp, ror #18
40004964:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40004968:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipBUSRead:

4000496c <mvHwsDdr3TipBUSRead>:
mvHwsDdr3TipBUSRead():
4000496c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004970:	b08b      	sub	sp, #44	; 0x2c
40004972:	460d      	mov	r5, r1
40004974:	2102      	movs	r1, #2
40004976:	4617      	mov	r7, r2
40004978:	4606      	mov	r6, r0
4000497a:	461c      	mov	r4, r3
4000497c:	f89d b050 	ldrb.w	fp, [sp, #80]	; 0x50
40004980:	f006 fb54 	bl	4000b02c <ddr3TipDevAttrGet>
40004984:	2f01      	cmp	r7, #1
40004986:	f04f 0100 	mov.w	r1, #0
4000498a:	b2c0      	uxtb	r0, r0
4000498c:	9006      	str	r0, [sp, #24]
4000498e:	d144      	bne.n	40004a1a <mvHwsDdr3TipBUSRead+0xae>
40004990:	e034      	b.n	400049fc <mvHwsDdr3TipBUSRead+0x90>
40004992:	f8d8 3000 	ldr.w	r3, [r8]
40004996:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000499a:	fa43 f304 	asr.w	r3, r3, r4
4000499e:	07d9      	lsls	r1, r3, #31
400049a0:	d52a      	bpl.n	400049f8 <mvHwsDdr3TipBUSRead+0x8c>
400049a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
400049a4:	2100      	movs	r1, #0
400049a6:	4630      	mov	r0, r6
400049a8:	e88d 0810 	stmia.w	sp, {r4, fp}
400049ac:	460b      	mov	r3, r1
400049ae:	f8cd 900c 	str.w	r9, [sp, #12]
400049b2:	9202      	str	r2, [sp, #8]
400049b4:	462a      	mov	r2, r5
400049b6:	f8cd 9010 	str.w	r9, [sp, #16]
400049ba:	f7ff fedb 	bl	40004774 <ddr3TipBusAccess>
400049be:	4f2c      	ldr	r7, [pc, #176]	; (40004a70 <mvHwsDdr3TipBUSRead+0x104>)
400049c0:	4601      	mov	r1, r0
400049c2:	f8ca 0000 	str.w	r0, [sl]
400049c6:	b968      	cbnz	r0, 400049e4 <mvHwsDdr3TipBUSRead+0x78>
400049c8:	ab09      	add	r3, sp, #36	; 0x24
400049ca:	4630      	mov	r0, r6
400049cc:	9300      	str	r3, [sp, #0]
400049ce:	462a      	mov	r2, r5
400049d0:	f04f 33ff 	mov.w	r3, #4294967295
400049d4:	9301      	str	r3, [sp, #4]
400049d6:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
400049da:	f7ff febb 	bl	40004754 <mvHwsDdr3TipIFRead>
400049de:	f8ca 0000 	str.w	r0, [sl]
400049e2:	b118      	cbz	r0, 400049ec <mvHwsDdr3TipBUSRead+0x80>
400049e4:	f007 f9ba 	bl	4000bd5c <gtBreakOnFail>
400049e8:	6838      	ldr	r0, [r7, #0]
400049ea:	e03d      	b.n	40004a68 <mvHwsDdr3TipBUSRead+0xfc>
400049ec:	9a07      	ldr	r2, [sp, #28]
400049ee:	f832 3c04 	ldrh.w	r3, [r2, #-4]
400049f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
400049f4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
400049f8:	3401      	adds	r4, #1
400049fa:	e009      	b.n	40004a10 <mvHwsDdr3TipBUSRead+0xa4>
400049fc:	f8df 8074 	ldr.w	r8, [pc, #116]	; 40004a74 <mvHwsDdr3TipBUSRead+0x108>
40004a00:	ab0a      	add	r3, sp, #40	; 0x28
40004a02:	f8df a06c 	ldr.w	sl, [pc, #108]	; 40004a70 <mvHwsDdr3TipBUSRead+0x104>
40004a06:	460c      	mov	r4, r1
40004a08:	4689      	mov	r9, r1
40004a0a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
40004a0e:	9307      	str	r3, [sp, #28]
40004a10:	9a06      	ldr	r2, [sp, #24]
40004a12:	4294      	cmp	r4, r2
40004a14:	d3bd      	bcc.n	40004992 <mvHwsDdr3TipBUSRead+0x26>
40004a16:	2000      	movs	r0, #0
40004a18:	e026      	b.n	40004a68 <mvHwsDdr3TipBUSRead+0xfc>
40004a1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
40004a1c:	4630      	mov	r0, r6
40004a1e:	462a      	mov	r2, r5
40004a20:	e88d 0810 	stmia.w	sp, {r4, fp}
40004a24:	9103      	str	r1, [sp, #12]
40004a26:	9302      	str	r3, [sp, #8]
40004a28:	463b      	mov	r3, r7
40004a2a:	9104      	str	r1, [sp, #16]
40004a2c:	f7ff fea2 	bl	40004774 <ddr3TipBusAccess>
40004a30:	4c0f      	ldr	r4, [pc, #60]	; (40004a70 <mvHwsDdr3TipBUSRead+0x104>)
40004a32:	4601      	mov	r1, r0
40004a34:	6020      	str	r0, [r4, #0]
40004a36:	b960      	cbnz	r0, 40004a52 <mvHwsDdr3TipBUSRead+0xe6>
40004a38:	ab09      	add	r3, sp, #36	; 0x24
40004a3a:	4630      	mov	r0, r6
40004a3c:	9300      	str	r3, [sp, #0]
40004a3e:	462a      	mov	r2, r5
40004a40:	f04f 33ff 	mov.w	r3, #4294967295
40004a44:	9301      	str	r3, [sp, #4]
40004a46:	f44f 53b5 	mov.w	r3, #5792	; 0x16a0
40004a4a:	f7ff fe83 	bl	40004754 <mvHwsDdr3TipIFRead>
40004a4e:	6020      	str	r0, [r4, #0]
40004a50:	b118      	cbz	r0, 40004a5a <mvHwsDdr3TipBUSRead+0xee>
40004a52:	f007 f983 	bl	4000bd5c <gtBreakOnFail>
40004a56:	6820      	ldr	r0, [r4, #0]
40004a58:	e006      	b.n	40004a68 <mvHwsDdr3TipBUSRead+0xfc>
40004a5a:	aa0a      	add	r2, sp, #40	; 0x28
40004a5c:	eb02 0585 	add.w	r5, r2, r5, lsl #2
40004a60:	9a16      	ldr	r2, [sp, #88]	; 0x58
40004a62:	f835 3c04 	ldrh.w	r3, [r5, #-4]
40004a66:	6013      	str	r3, [r2, #0]
40004a68:	b00b      	add	sp, #44	; 0x2c
40004a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004a6e:	bf00      	nop
40004a70:	40020868 	andmi	r0, r2, r8, ror #16
40004a74:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipBUSWrite:

40004a78 <mvHwsDdr3TipBUSWrite>:
mvHwsDdr3TipBUSWrite():
40004a78:	b510      	push	{r4, lr}
40004a7a:	b086      	sub	sp, #24
40004a7c:	9c08      	ldr	r4, [sp, #32]
40004a7e:	9400      	str	r4, [sp, #0]
40004a80:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
40004a84:	9401      	str	r4, [sp, #4]
40004a86:	9c0a      	ldr	r4, [sp, #40]	; 0x28
40004a88:	9402      	str	r4, [sp, #8]
40004a8a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
40004a8c:	9403      	str	r4, [sp, #12]
40004a8e:	2401      	movs	r4, #1
40004a90:	9404      	str	r4, [sp, #16]
40004a92:	f7ff fe6f 	bl	40004774 <ddr3TipBusAccess>
40004a96:	4c04      	ldr	r4, [pc, #16]	; (40004aa8 <mvHwsDdr3TipBUSWrite+0x30>)
40004a98:	6020      	str	r0, [r4, #0]
40004a9a:	b110      	cbz	r0, 40004aa2 <mvHwsDdr3TipBUSWrite+0x2a>
40004a9c:	f007 f95e 	bl	4000bd5c <gtBreakOnFail>
40004aa0:	6820      	ldr	r0, [r4, #0]
40004aa2:	b006      	add	sp, #24
40004aa4:	bd10      	pop	{r4, pc}
40004aa6:	bf00      	nop
40004aa8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipBusReadModifyWrite:

40004aac <ddr3TipBusReadModifyWrite>:
ddr3TipBusReadModifyWrite():
40004aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004ab0:	b087      	sub	sp, #28
40004ab2:	ad06      	add	r5, sp, #24
40004ab4:	461e      	mov	r6, r3
40004ab6:	f89d 8040 	ldrb.w	r8, [sp, #64]	; 0x40
40004aba:	2300      	movs	r3, #0
40004abc:	2901      	cmp	r1, #1
40004abe:	bf14      	ite	ne
40004ac0:	4692      	movne	sl, r2
40004ac2:	469a      	moveq	sl, r3
40004ac4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
40004ac8:	f8df b090 	ldr.w	fp, [pc, #144]	; 40004b5c <ddr3TipBusReadModifyWrite+0xb0>
40004acc:	4607      	mov	r7, r0
40004ace:	f845 3d04 	str.w	r3, [r5, #-4]!
40004ad2:	462b      	mov	r3, r5
40004ad4:	4654      	mov	r4, sl
40004ad6:	4645      	mov	r5, r8
40004ad8:	4698      	mov	r8, r3
40004ada:	f8db 3000 	ldr.w	r3, [fp]
40004ade:	781b      	ldrb	r3, [r3, #0]
40004ae0:	fa43 f304 	asr.w	r3, r3, r4
40004ae4:	07d8      	lsls	r0, r3, #31
40004ae6:	d52f      	bpl.n	40004b48 <ddr3TipBusReadModifyWrite+0x9c>
40004ae8:	9a11      	ldr	r2, [sp, #68]	; 0x44
40004aea:	4621      	mov	r1, r4
40004aec:	4633      	mov	r3, r6
40004aee:	4638      	mov	r0, r7
40004af0:	9500      	str	r5, [sp, #0]
40004af2:	9201      	str	r2, [sp, #4]
40004af4:	2200      	movs	r2, #0
40004af6:	f8cd 8008 	str.w	r8, [sp, #8]
40004afa:	f7ff ff37 	bl	4000496c <mvHwsDdr3TipBUSRead>
40004afe:	4b16      	ldr	r3, [pc, #88]	; (40004b58 <ddr3TipBusReadModifyWrite+0xac>)
40004b00:	4601      	mov	r1, r0
40004b02:	6018      	str	r0, [r3, #0]
40004b04:	b120      	cbz	r0, 40004b10 <ddr3TipBusReadModifyWrite+0x64>
40004b06:	f007 f929 	bl	4000bd5c <gtBreakOnFail>
40004b0a:	4a13      	ldr	r2, [pc, #76]	; (40004b58 <ddr3TipBusReadModifyWrite+0xac>)
40004b0c:	6810      	ldr	r0, [r2, #0]
40004b0e:	e01f      	b.n	40004b50 <ddr3TipBusReadModifyWrite+0xa4>
40004b10:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40004b12:	4638      	mov	r0, r7
40004b14:	9a13      	ldr	r2, [sp, #76]	; 0x4c
40004b16:	ea09 0903 	and.w	r9, r9, r3
40004b1a:	9b05      	ldr	r3, [sp, #20]
40004b1c:	9600      	str	r6, [sp, #0]
40004b1e:	ea23 0302 	bic.w	r3, r3, r2
40004b22:	4622      	mov	r2, r4
40004b24:	ea49 0903 	orr.w	r9, r9, r3
40004b28:	9b11      	ldr	r3, [sp, #68]	; 0x44
40004b2a:	9501      	str	r5, [sp, #4]
40004b2c:	f8cd 900c 	str.w	r9, [sp, #12]
40004b30:	9302      	str	r3, [sp, #8]
40004b32:	460b      	mov	r3, r1
40004b34:	f7ff ffa0 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004b38:	4a07      	ldr	r2, [pc, #28]	; (40004b58 <ddr3TipBusReadModifyWrite+0xac>)
40004b3a:	6010      	str	r0, [r2, #0]
40004b3c:	b120      	cbz	r0, 40004b48 <ddr3TipBusReadModifyWrite+0x9c>
40004b3e:	f007 f90d 	bl	4000bd5c <gtBreakOnFail>
40004b42:	4b05      	ldr	r3, [pc, #20]	; (40004b58 <ddr3TipBusReadModifyWrite+0xac>)
40004b44:	6818      	ldr	r0, [r3, #0]
40004b46:	e003      	b.n	40004b50 <ddr3TipBusReadModifyWrite+0xa4>
40004b48:	3401      	adds	r4, #1
40004b4a:	4554      	cmp	r4, sl
40004b4c:	d9c5      	bls.n	40004ada <ddr3TipBusReadModifyWrite+0x2e>
40004b4e:	2000      	movs	r0, #0
40004b50:	b007      	add	sp, #28
40004b52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004b56:	bf00      	nop
40004b58:	40020868 	andmi	r0, r2, r8, ror #16
40004b5c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipConfigurePhy:

40004b60 <ddr3TipConfigurePhy>:
ddr3TipConfigurePhy():
40004b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004b64:	2102      	movs	r1, #2
40004b66:	b087      	sub	sp, #28
40004b68:	4604      	mov	r4, r0
40004b6a:	f006 fa5f 	bl	4000b02c <ddr3TipDevAttrGet>
40004b6e:	4b74      	ldr	r3, [pc, #464]	; (40004d40 <ddr3TipConfigurePhy+0x1e0>)
40004b70:	2200      	movs	r2, #0
40004b72:	27a4      	movs	r7, #164	; 0xa4
40004b74:	9200      	str	r2, [sp, #0]
40004b76:	9201      	str	r2, [sp, #4]
40004b78:	9702      	str	r7, [sp, #8]
40004b7a:	6819      	ldr	r1, [r3, #0]
40004b7c:	4b71      	ldr	r3, [pc, #452]	; (40004d44 <ddr3TipConfigurePhy+0x1e4>)
40004b7e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
40004b82:	4e71      	ldr	r6, [pc, #452]	; (40004d48 <ddr3TipConfigurePhy+0x1e8>)
40004b84:	681b      	ldr	r3, [r3, #0]
40004b86:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40004b8a:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
40004b8e:	2101      	movs	r1, #1
40004b90:	9303      	str	r3, [sp, #12]
40004b92:	460b      	mov	r3, r1
40004b94:	b2c0      	uxtb	r0, r0
40004b96:	9005      	str	r0, [sp, #20]
40004b98:	4620      	mov	r0, r4
40004b9a:	f7ff ff6d 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004b9e:	4602      	mov	r2, r0
40004ba0:	6030      	str	r0, [r6, #0]
40004ba2:	2800      	cmp	r0, #0
40004ba4:	d168      	bne.n	40004c78 <ddr3TipConfigurePhy+0x118>
40004ba6:	4b69      	ldr	r3, [pc, #420]	; (40004d4c <ddr3TipConfigurePhy+0x1ec>)
40004ba8:	2501      	movs	r5, #1
40004baa:	9000      	str	r0, [sp, #0]
40004bac:	4620      	mov	r0, r4
40004bae:	9501      	str	r5, [sp, #4]
40004bb0:	9702      	str	r7, [sp, #8]
40004bb2:	6819      	ldr	r1, [r3, #0]
40004bb4:	4b66      	ldr	r3, [pc, #408]	; (40004d50 <ddr3TipConfigurePhy+0x1f0>)
40004bb6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
40004bba:	681b      	ldr	r3, [r3, #0]
40004bbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
40004bc0:	ea43 13c1 	orr.w	r3, r3, r1, lsl #7
40004bc4:	4629      	mov	r1, r5
40004bc6:	9303      	str	r3, [sp, #12]
40004bc8:	462b      	mov	r3, r5
40004bca:	f7ff ff55 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004bce:	4602      	mov	r2, r0
40004bd0:	6030      	str	r0, [r6, #0]
40004bd2:	2800      	cmp	r0, #0
40004bd4:	d150      	bne.n	40004c78 <ddr3TipConfigurePhy+0x118>
40004bd6:	4b5f      	ldr	r3, [pc, #380]	; (40004d54 <ddr3TipConfigurePhy+0x1f4>)
40004bd8:	27a6      	movs	r7, #166	; 0xa6
40004bda:	9000      	str	r0, [sp, #0]
40004bdc:	9001      	str	r0, [sp, #4]
40004bde:	4620      	mov	r0, r4
40004be0:	9702      	str	r7, [sp, #8]
40004be2:	6819      	ldr	r1, [r3, #0]
40004be4:	4b5c      	ldr	r3, [pc, #368]	; (40004d58 <ddr3TipConfigurePhy+0x1f8>)
40004be6:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40004bea:	681b      	ldr	r3, [r3, #0]
40004bec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40004bf0:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40004bf4:	4629      	mov	r1, r5
40004bf6:	9303      	str	r3, [sp, #12]
40004bf8:	462b      	mov	r3, r5
40004bfa:	f7ff ff3d 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004bfe:	4602      	mov	r2, r0
40004c00:	6030      	str	r0, [r6, #0]
40004c02:	2800      	cmp	r0, #0
40004c04:	d138      	bne.n	40004c78 <ddr3TipConfigurePhy+0x118>
40004c06:	4b55      	ldr	r3, [pc, #340]	; (40004d5c <ddr3TipConfigurePhy+0x1fc>)
40004c08:	4620      	mov	r0, r4
40004c0a:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
40004c0e:	6819      	ldr	r1, [r3, #0]
40004c10:	4b53      	ldr	r3, [pc, #332]	; (40004d60 <ddr3TipConfigurePhy+0x200>)
40004c12:	f001 013f 	and.w	r1, r1, #63	; 0x3f
40004c16:	681b      	ldr	r3, [r3, #0]
40004c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
40004c1c:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
40004c20:	4629      	mov	r1, r5
40004c22:	9303      	str	r3, [sp, #12]
40004c24:	462b      	mov	r3, r5
40004c26:	f7ff ff27 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004c2a:	4602      	mov	r2, r0
40004c2c:	6030      	str	r0, [r6, #0]
40004c2e:	bb18      	cbnz	r0, 40004c78 <ddr3TipConfigurePhy+0x118>
40004c30:	9000      	str	r0, [sp, #0]
40004c32:	23a9      	movs	r3, #169	; 0xa9
40004c34:	9001      	str	r0, [sp, #4]
40004c36:	4629      	mov	r1, r5
40004c38:	9302      	str	r3, [sp, #8]
40004c3a:	462b      	mov	r3, r5
40004c3c:	9003      	str	r0, [sp, #12]
40004c3e:	4620      	mov	r0, r4
40004c40:	f7ff ff1a 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004c44:	4602      	mov	r2, r0
40004c46:	6030      	str	r0, [r6, #0]
40004c48:	b9b0      	cbnz	r0, 40004c78 <ddr3TipConfigurePhy+0x118>
40004c4a:	9000      	str	r0, [sp, #0]
40004c4c:	4629      	mov	r1, r5
40004c4e:	9001      	str	r0, [sp, #4]
40004c50:	462b      	mov	r3, r5
40004c52:	9003      	str	r0, [sp, #12]
40004c54:	4620      	mov	r0, r4
40004c56:	27a2      	movs	r7, #162	; 0xa2
40004c58:	9702      	str	r7, [sp, #8]
40004c5a:	f7ff ff0d 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004c5e:	4602      	mov	r2, r0
40004c60:	6030      	str	r0, [r6, #0]
40004c62:	b948      	cbnz	r0, 40004c78 <ddr3TipConfigurePhy+0x118>
40004c64:	9003      	str	r0, [sp, #12]
40004c66:	4629      	mov	r1, r5
40004c68:	4620      	mov	r0, r4
40004c6a:	462b      	mov	r3, r5
40004c6c:	e88d 00a4 	stmia.w	sp, {r2, r5, r7}
40004c70:	f7ff ff02 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004c74:	6030      	str	r0, [r6, #0]
40004c76:	b118      	cbz	r0, 40004c80 <ddr3TipConfigurePhy+0x120>
40004c78:	f007 f870 	bl	4000bd5c <gtBreakOnFail>
40004c7c:	6830      	ldr	r0, [r6, #0]
40004c7e:	e05b      	b.n	40004d38 <ddr3TipConfigurePhy+0x1d8>
40004c80:	4f38      	ldr	r7, [pc, #224]	; (40004d64 <ddr3TipConfigurePhy+0x204>)
40004c82:	683b      	ldr	r3, [r7, #0]
40004c84:	781b      	ldrb	r3, [r3, #0]
40004c86:	07da      	lsls	r2, r3, #31
40004c88:	d53c      	bpl.n	40004d04 <ddr3TipConfigurePhy+0x1a4>
40004c8a:	4605      	mov	r5, r0
40004c8c:	f04f 09a8 	mov.w	r9, #168	; 0xa8
40004c90:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 40004d68 <ddr3TipConfigurePhy+0x208>
40004c94:	f8df b0d4 	ldr.w	fp, [pc, #212]	; 40004d6c <ddr3TipConfigurePhy+0x20c>
40004c98:	e031      	b.n	40004cfe <ddr3TipConfigurePhy+0x19e>
40004c9a:	683b      	ldr	r3, [r7, #0]
40004c9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004ca0:	fa43 f305 	asr.w	r3, r3, r5
40004ca4:	07db      	lsls	r3, r3, #31
40004ca6:	d529      	bpl.n	40004cfc <ddr3TipConfigurePhy+0x19c>
40004ca8:	f8da 2000 	ldr.w	r2, [sl]
40004cac:	2100      	movs	r1, #0
40004cae:	2300      	movs	r3, #0
40004cb0:	e88d 0208 	stmia.w	sp, {r3, r9}
40004cb4:	f8db 3000 	ldr.w	r3, [fp]
40004cb8:	4620      	mov	r0, r4
40004cba:	f8df 808c 	ldr.w	r8, [pc, #140]	; 40004d48 <ddr3TipConfigurePhy+0x1e8>
40004cbe:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40004cc2:	460a      	mov	r2, r1
40004cc4:	9302      	str	r3, [sp, #8]
40004cc6:	2377      	movs	r3, #119	; 0x77
40004cc8:	9303      	str	r3, [sp, #12]
40004cca:	462b      	mov	r3, r5
40004ccc:	f7ff feee 	bl	40004aac <ddr3TipBusReadModifyWrite>
40004cd0:	4601      	mov	r1, r0
40004cd2:	6030      	str	r0, [r6, #0]
40004cd4:	b968      	cbnz	r0, 40004cf2 <ddr3TipConfigurePhy+0x192>
40004cd6:	2301      	movs	r3, #1
40004cd8:	4620      	mov	r0, r4
40004cda:	e88d 0208 	stmia.w	sp, {r3, r9}
40004cde:	460a      	mov	r2, r1
40004ce0:	2304      	movs	r3, #4
40004ce2:	9302      	str	r3, [sp, #8]
40004ce4:	2307      	movs	r3, #7
40004ce6:	9303      	str	r3, [sp, #12]
40004ce8:	462b      	mov	r3, r5
40004cea:	f7ff fedf 	bl	40004aac <ddr3TipBusReadModifyWrite>
40004cee:	6030      	str	r0, [r6, #0]
40004cf0:	b120      	cbz	r0, 40004cfc <ddr3TipConfigurePhy+0x19c>
40004cf2:	f007 f833 	bl	4000bd5c <gtBreakOnFail>
40004cf6:	f8d8 0000 	ldr.w	r0, [r8]
40004cfa:	e01d      	b.n	40004d38 <ddr3TipConfigurePhy+0x1d8>
40004cfc:	3501      	adds	r5, #1
40004cfe:	9b05      	ldr	r3, [sp, #20]
40004d00:	429d      	cmp	r5, r3
40004d02:	d3ca      	bcc.n	40004c9a <ddr3TipConfigurePhy+0x13a>
40004d04:	2101      	movs	r1, #1
40004d06:	4620      	mov	r0, r4
40004d08:	f006 f990 	bl	4000b02c <ddr3TipDevAttrGet>
40004d0c:	1e02      	subs	r2, r0, #0
40004d0e:	d112      	bne.n	40004d36 <ddr3TipConfigurePhy+0x1d6>
40004d10:	2101      	movs	r1, #1
40004d12:	2390      	movs	r3, #144	; 0x90
40004d14:	4620      	mov	r0, r4
40004d16:	9302      	str	r3, [sp, #8]
40004d18:	f246 0302 	movw	r3, #24578	; 0x6002
40004d1c:	9303      	str	r3, [sp, #12]
40004d1e:	460b      	mov	r3, r1
40004d20:	9200      	str	r2, [sp, #0]
40004d22:	9201      	str	r2, [sp, #4]
40004d24:	f7ff fea8 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40004d28:	4c07      	ldr	r4, [pc, #28]	; (40004d48 <ddr3TipConfigurePhy+0x1e8>)
40004d2a:	6020      	str	r0, [r4, #0]
40004d2c:	b120      	cbz	r0, 40004d38 <ddr3TipConfigurePhy+0x1d8>
40004d2e:	f007 f815 	bl	4000bd5c <gtBreakOnFail>
40004d32:	6820      	ldr	r0, [r4, #0]
40004d34:	e000      	b.n	40004d38 <ddr3TipConfigurePhy+0x1d8>
40004d36:	2000      	movs	r0, #0
40004d38:	b007      	add	sp, #28
40004d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004d3e:	bf00      	nop
40004d40:	400141b0 			; <UNDEFINED> instruction: 0x400141b0
40004d44:	400141a8 	andmi	r4, r1, r8, lsr #3
40004d48:	40020868 	andmi	r0, r2, r8, ror #16
40004d4c:	40014200 	andmi	r4, r1, r0, lsl #4
40004d50:	400141a4 	andmi	r4, r1, r4, lsr #3
40004d54:	400141f0 	strdmi	r4, [r1], -r0
40004d58:	40014184 	andmi	r4, r1, r4, lsl #3
40004d5c:	4001418c 	andmi	r4, r1, ip, lsl #3
40004d60:	400141ac 	andmi	r4, r1, ip, lsr #3
40004d64:	400205d8 	ldrdmi	r0, [r2], -r8
40004d68:	400141b4 			; <UNDEFINED> instruction: 0x400141b4
40004d6c:	400141a0 	andmi	r4, r1, r0, lsr #3

Disassembly of section .text.AdllCalibration:

40004d70 <AdllCalibration>:
AdllCalibration():
40004d70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40004d74:	b089      	sub	sp, #36	; 0x24
40004d76:	460e      	mov	r6, r1
40004d78:	2102      	movs	r1, #2
40004d7a:	4604      	mov	r4, r0
40004d7c:	4615      	mov	r5, r2
40004d7e:	9305      	str	r3, [sp, #20]
40004d80:	f006 f954 	bl	4000b02c <ddr3TipDevAttrGet>
40004d84:	f04f 5880 	mov.w	r8, #268435456	; 0x10000000
40004d88:	2300      	movs	r3, #0
40004d8a:	4631      	mov	r1, r6
40004d8c:	e88d 0108 	stmia.w	sp, {r3, r8}
40004d90:	462a      	mov	r2, r5
40004d92:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004d96:	4f8b      	ldr	r7, [pc, #556]	; (40004fc4 <AdllCalibration+0x254>)
40004d98:	b2c0      	uxtb	r0, r0
40004d9a:	9004      	str	r0, [sp, #16]
40004d9c:	4620      	mov	r0, r4
40004d9e:	f7ff fa2f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004da2:	6038      	str	r0, [r7, #0]
40004da4:	2800      	cmp	r0, #0
40004da6:	f040 8107 	bne.w	40004fb8 <AdllCalibration+0x248>
40004daa:	4b87      	ldr	r3, [pc, #540]	; (40004fc8 <AdllCalibration+0x258>)
40004dac:	fa5f fb84 	uxtb.w	fp, r4
40004db0:	4621      	mov	r1, r4
40004db2:	220a      	movs	r2, #10
40004db4:	4658      	mov	r0, fp
40004db6:	681b      	ldr	r3, [r3, #0]
40004db8:	4798      	blx	r3
40004dba:	6038      	str	r0, [r7, #0]
40004dbc:	2800      	cmp	r0, #0
40004dbe:	f040 80fb 	bne.w	40004fb8 <AdllCalibration+0x248>
40004dc2:	4620      	mov	r0, r4
40004dc4:	4631      	mov	r1, r6
40004dc6:	462a      	mov	r2, r5
40004dc8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004dcc:	f8cd 8000 	str.w	r8, [sp]
40004dd0:	f8cd 8004 	str.w	r8, [sp, #4]
40004dd4:	f7ff fa14 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004dd8:	6038      	str	r0, [r7, #0]
40004dda:	2800      	cmp	r0, #0
40004ddc:	f040 80ec 	bne.w	40004fb8 <AdllCalibration+0x248>
40004de0:	4b7a      	ldr	r3, [pc, #488]	; (40004fcc <AdllCalibration+0x25c>)
40004de2:	222c      	movs	r2, #44	; 0x2c
40004de4:	4658      	mov	r0, fp
40004de6:	9905      	ldr	r1, [sp, #20]
40004de8:	fb02 3304 	mla	r3, r2, r4, r3
40004dec:	aa07      	add	r2, sp, #28
40004dee:	68db      	ldr	r3, [r3, #12]
40004df0:	4798      	blx	r3
40004df2:	6038      	str	r0, [r7, #0]
40004df4:	2800      	cmp	r0, #0
40004df6:	d035      	beq.n	40004e64 <AdllCalibration+0xf4>
40004df8:	e0de      	b.n	40004fb8 <AdllCalibration+0x248>
40004dfa:	f8da 3000 	ldr.w	r3, [sl]
40004dfe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40004e02:	fa43 f308 	asr.w	r3, r3, r8
40004e06:	07d8      	lsls	r0, r3, #31
40004e08:	d529      	bpl.n	40004e5e <AdllCalibration+0xee>
40004e0a:	2200      	movs	r2, #0
40004e0c:	2392      	movs	r3, #146	; 0x92
40004e0e:	e88d 000c 	stmia.w	sp, {r2, r3}
40004e12:	4620      	mov	r0, r4
40004e14:	f89d 301d 	ldrb.w	r3, [sp, #29]
40004e18:	4631      	mov	r1, r6
40004e1a:	462a      	mov	r2, r5
40004e1c:	4f69      	ldr	r7, [pc, #420]	; (40004fc4 <AdllCalibration+0x254>)
40004e1e:	021b      	lsls	r3, r3, #8
40004e20:	9302      	str	r3, [sp, #8]
40004e22:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40004e26:	9303      	str	r3, [sp, #12]
40004e28:	4643      	mov	r3, r8
40004e2a:	f7ff fe3f 	bl	40004aac <ddr3TipBusReadModifyWrite>
40004e2e:	f8c9 0000 	str.w	r0, [r9]
40004e32:	2800      	cmp	r0, #0
40004e34:	f040 80c0 	bne.w	40004fb8 <AdllCalibration+0x248>
40004e38:	2394      	movs	r3, #148	; 0x94
40004e3a:	9301      	str	r3, [sp, #4]
40004e3c:	f89d 301e 	ldrb.w	r3, [sp, #30]
40004e40:	4631      	mov	r1, r6
40004e42:	9000      	str	r0, [sp, #0]
40004e44:	462a      	mov	r2, r5
40004e46:	4620      	mov	r0, r4
40004e48:	9302      	str	r3, [sp, #8]
40004e4a:	2307      	movs	r3, #7
40004e4c:	9303      	str	r3, [sp, #12]
40004e4e:	4643      	mov	r3, r8
40004e50:	f7ff fe2c 	bl	40004aac <ddr3TipBusReadModifyWrite>
40004e54:	f8c9 0000 	str.w	r0, [r9]
40004e58:	2800      	cmp	r0, #0
40004e5a:	f040 80ad 	bne.w	40004fb8 <AdllCalibration+0x248>
40004e5e:	f108 0801 	add.w	r8, r8, #1
40004e62:	e003      	b.n	40004e6c <AdllCalibration+0xfc>
40004e64:	f8df a178 	ldr.w	sl, [pc, #376]	; 40004fe0 <AdllCalibration+0x270>
40004e68:	4680      	mov	r8, r0
40004e6a:	46b9      	mov	r9, r7
40004e6c:	9b04      	ldr	r3, [sp, #16]
40004e6e:	4598      	cmp	r8, r3
40004e70:	d3c3      	bcc.n	40004dfa <AdllCalibration+0x8a>
40004e72:	2700      	movs	r7, #0
40004e74:	f04f 0801 	mov.w	r8, #1
40004e78:	f8df 9148 	ldr.w	r9, [pc, #328]	; 40004fc4 <AdllCalibration+0x254>
40004e7c:	e02d      	b.n	40004eda <AdllCalibration+0x16a>
40004e7e:	f89d 301d 	ldrb.w	r3, [sp, #29]
40004e82:	2292      	movs	r2, #146	; 0x92
40004e84:	2100      	movs	r1, #0
40004e86:	9201      	str	r2, [sp, #4]
40004e88:	4620      	mov	r0, r4
40004e8a:	462a      	mov	r2, r5
40004e8c:	021b      	lsls	r3, r3, #8
40004e8e:	9302      	str	r3, [sp, #8]
40004e90:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40004e94:	9303      	str	r3, [sp, #12]
40004e96:	463b      	mov	r3, r7
40004e98:	f8cd 8000 	str.w	r8, [sp]
40004e9c:	f7ff fe06 	bl	40004aac <ddr3TipBusReadModifyWrite>
40004ea0:	f8df a120 	ldr.w	sl, [pc, #288]	; 40004fc4 <AdllCalibration+0x254>
40004ea4:	4601      	mov	r1, r0
40004ea6:	f8c9 0000 	str.w	r0, [r9]
40004eaa:	b980      	cbnz	r0, 40004ece <AdllCalibration+0x15e>
40004eac:	2394      	movs	r3, #148	; 0x94
40004eae:	9301      	str	r3, [sp, #4]
40004eb0:	f89d 301e 	ldrb.w	r3, [sp, #30]
40004eb4:	4620      	mov	r0, r4
40004eb6:	462a      	mov	r2, r5
40004eb8:	f8cd 8000 	str.w	r8, [sp]
40004ebc:	9302      	str	r3, [sp, #8]
40004ebe:	2307      	movs	r3, #7
40004ec0:	9303      	str	r3, [sp, #12]
40004ec2:	463b      	mov	r3, r7
40004ec4:	f7ff fdf2 	bl	40004aac <ddr3TipBusReadModifyWrite>
40004ec8:	f8c9 0000 	str.w	r0, [r9]
40004ecc:	b120      	cbz	r0, 40004ed8 <AdllCalibration+0x168>
40004ece:	f006 ff45 	bl	4000bd5c <gtBreakOnFail>
40004ed2:	f8da 0000 	ldr.w	r0, [sl]
40004ed6:	e072      	b.n	40004fbe <AdllCalibration+0x24e>
40004ed8:	3701      	adds	r7, #1
40004eda:	9b04      	ldr	r3, [sp, #16]
40004edc:	429f      	cmp	r7, r3
40004ede:	d1ce      	bne.n	40004e7e <AdllCalibration+0x10e>
40004ee0:	2300      	movs	r3, #0
40004ee2:	f04f 4840 	mov.w	r8, #3221225472	; 0xc0000000
40004ee6:	4620      	mov	r0, r4
40004ee8:	e88d 0108 	stmia.w	sp, {r3, r8}
40004eec:	4631      	mov	r1, r6
40004eee:	462a      	mov	r2, r5
40004ef0:	f241 53ec 	movw	r3, #5612	; 0x15ec
40004ef4:	4f33      	ldr	r7, [pc, #204]	; (40004fc4 <AdllCalibration+0x254>)
40004ef6:	f7ff f983 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004efa:	4681      	mov	r9, r0
40004efc:	6038      	str	r0, [r7, #0]
40004efe:	2800      	cmp	r0, #0
40004f00:	d15a      	bne.n	40004fb8 <AdllCalibration+0x248>
40004f02:	4b33      	ldr	r3, [pc, #204]	; (40004fd0 <AdllCalibration+0x260>)
40004f04:	9a05      	ldr	r2, [sp, #20]
40004f06:	6819      	ldr	r1, [r3, #0]
40004f08:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
40004f0c:	f7fb e8ce 	blx	400000ac <__aeabi_uidiv>
40004f10:	4601      	mov	r1, r0
40004f12:	2064      	movs	r0, #100	; 0x64
40004f14:	f7fb e8ca 	blx	400000ac <__aeabi_uidiv>
40004f18:	4b2b      	ldr	r3, [pc, #172]	; (40004fc8 <AdllCalibration+0x258>)
40004f1a:	4649      	mov	r1, r9
40004f1c:	681b      	ldr	r3, [r3, #0]
40004f1e:	4602      	mov	r2, r0
40004f20:	4658      	mov	r0, fp
40004f22:	4798      	blx	r3
40004f24:	6038      	str	r0, [r7, #0]
40004f26:	2800      	cmp	r0, #0
40004f28:	d146      	bne.n	40004fb8 <AdllCalibration+0x248>
40004f2a:	4620      	mov	r0, r4
40004f2c:	4631      	mov	r1, r6
40004f2e:	462a      	mov	r2, r5
40004f30:	f241 53ec 	movw	r3, #5612	; 0x15ec
40004f34:	f8cd 8000 	str.w	r8, [sp]
40004f38:	f8cd 8004 	str.w	r8, [sp, #4]
40004f3c:	f7ff f960 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004f40:	6038      	str	r0, [r7, #0]
40004f42:	2800      	cmp	r0, #0
40004f44:	d138      	bne.n	40004fb8 <AdllCalibration+0x248>
40004f46:	f241 6274 	movw	r2, #5748	; 0x1674
40004f4a:	9201      	str	r2, [sp, #4]
40004f4c:	4a21      	ldr	r2, [pc, #132]	; (40004fd4 <AdllCalibration+0x264>)
40004f4e:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
40004f52:	4620      	mov	r0, r4
40004f54:	4631      	mov	r1, r6
40004f56:	9300      	str	r3, [sp, #0]
40004f58:	9202      	str	r2, [sp, #8]
40004f5a:	462a      	mov	r2, r5
40004f5c:	f7ff fcb0 	bl	400048c0 <ddr3TipIfPolling>
40004f60:	b130      	cbz	r0, 40004f70 <AdllCalibration+0x200>
40004f62:	4b1d      	ldr	r3, [pc, #116]	; (40004fd8 <AdllCalibration+0x268>)
40004f64:	781b      	ldrb	r3, [r3, #0]
40004f66:	2b03      	cmp	r3, #3
40004f68:	d802      	bhi.n	40004f70 <AdllCalibration+0x200>
40004f6a:	481c      	ldr	r0, [pc, #112]	; (40004fdc <AdllCalibration+0x26c>)
40004f6c:	f009 fa3a 	bl	4000e3e4 <mvPrintf>
40004f70:	2300      	movs	r3, #0
40004f72:	f04f 48c0 	mov.w	r8, #1610612736	; 0x60000000
40004f76:	4620      	mov	r0, r4
40004f78:	e88d 0108 	stmia.w	sp, {r3, r8}
40004f7c:	4631      	mov	r1, r6
40004f7e:	462a      	mov	r2, r5
40004f80:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004f84:	4f0f      	ldr	r7, [pc, #60]	; (40004fc4 <AdllCalibration+0x254>)
40004f86:	f7ff f93b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004f8a:	6038      	str	r0, [r7, #0]
40004f8c:	b9a0      	cbnz	r0, 40004fb8 <AdllCalibration+0x248>
40004f8e:	4b0e      	ldr	r3, [pc, #56]	; (40004fc8 <AdllCalibration+0x258>)
40004f90:	4658      	mov	r0, fp
40004f92:	4621      	mov	r1, r4
40004f94:	220a      	movs	r2, #10
40004f96:	681b      	ldr	r3, [r3, #0]
40004f98:	4798      	blx	r3
40004f9a:	6038      	str	r0, [r7, #0]
40004f9c:	b960      	cbnz	r0, 40004fb8 <AdllCalibration+0x248>
40004f9e:	4620      	mov	r0, r4
40004fa0:	4631      	mov	r1, r6
40004fa2:	462a      	mov	r2, r5
40004fa4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40004fa8:	f8cd 8000 	str.w	r8, [sp]
40004fac:	f8cd 8004 	str.w	r8, [sp, #4]
40004fb0:	f7ff f926 	bl	40004200 <mvHwsDdr3TipIFWrite>
40004fb4:	6038      	str	r0, [r7, #0]
40004fb6:	b110      	cbz	r0, 40004fbe <AdllCalibration+0x24e>
40004fb8:	f006 fed0 	bl	4000bd5c <gtBreakOnFail>
40004fbc:	6838      	ldr	r0, [r7, #0]
40004fbe:	b009      	add	sp, #36	; 0x24
40004fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40004fc4:	40020868 	andmi	r0, r2, r8, ror #16
40004fc8:	40014b04 	andmi	r4, r1, r4, lsl #22
40004fcc:	4002058c 	andmi	r0, r2, ip, lsl #11
40004fd0:	40014648 	andmi	r4, r1, r8, asr #12
40004fd4:	000f4240 	andeq	r4, pc, r0, asr #4
40004fd8:	40014169 	andmi	r4, r1, r9, ror #2
40004fdc:	4000fbbc 			; <UNDEFINED> instruction: 0x4000fbbc
40004fe0:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipGetFirstActiveIf:

40004fe4 <ddr3TipGetFirstActiveIf>:
ddr3TipGetFirstActiveIf():
40004fe4:	4b05      	ldr	r3, [pc, #20]	; (40004ffc <ddr3TipGetFirstActiveIf+0x18>)
40004fe6:	681b      	ldr	r3, [r3, #0]
40004fe8:	781b      	ldrb	r3, [r3, #0]
40004fea:	07d8      	lsls	r0, r3, #31
40004fec:	d503      	bpl.n	40004ff6 <ddr3TipGetFirstActiveIf+0x12>
40004fee:	07cb      	lsls	r3, r1, #31
40004ff0:	d501      	bpl.n	40004ff6 <ddr3TipGetFirstActiveIf+0x12>
40004ff2:	2300      	movs	r3, #0
40004ff4:	6013      	str	r3, [r2, #0]
40004ff6:	2000      	movs	r0, #0
40004ff8:	4770      	bx	lr
40004ffa:	bf00      	nop
40004ffc:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipLoadTopologyMap:

40005000 <mvHwsDdr3TipLoadTopologyMap>:
mvHwsDdr3TipLoadTopologyMap():
40005000:	b573      	push	{r0, r1, r4, r5, r6, lr}
40005002:	460c      	mov	r4, r1
40005004:	2102      	movs	r1, #2
40005006:	4606      	mov	r6, r0
40005008:	f006 f810 	bl	4000b02c <ddr3TipDevAttrGet>
4000500c:	4621      	mov	r1, r4
4000500e:	4c2a      	ldr	r4, [pc, #168]	; (400050b8 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
40005010:	4605      	mov	r5, r0
40005012:	4630      	mov	r0, r6
40005014:	f005 fff0 	bl	4000aff8 <ddr3TipSetTopologyMap>
40005018:	4630      	mov	r0, r6
4000501a:	f005 ffe7 	bl	4000afec <ddr3TipGetTopologyMap>
4000501e:	4a27      	ldr	r2, [pc, #156]	; (400050bc <mvHwsDdr3TipLoadTopologyMap+0xbc>)
40005020:	4603      	mov	r3, r0
40005022:	6020      	str	r0, [r4, #0]
40005024:	b2f0      	uxtb	r0, r6
40005026:	7819      	ldrb	r1, [r3, #0]
40005028:	f7ff ffdc 	bl	40004fe4 <ddr3TipGetFirstActiveIf>
4000502c:	4e24      	ldr	r6, [pc, #144]	; (400050c0 <mvHwsDdr3TipLoadTopologyMap+0xc0>)
4000502e:	6030      	str	r0, [r6, #0]
40005030:	b118      	cbz	r0, 4000503a <mvHwsDdr3TipLoadTopologyMap+0x3a>
40005032:	f006 fe93 	bl	4000bd5c <gtBreakOnFail>
40005036:	6830      	ldr	r0, [r6, #0]
40005038:	e03d      	b.n	400050b6 <mvHwsDdr3TipLoadTopologyMap+0xb6>
4000503a:	4b22      	ldr	r3, [pc, #136]	; (400050c4 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
4000503c:	781b      	ldrb	r3, [r3, #0]
4000503e:	2b01      	cmp	r3, #1
40005040:	d805      	bhi.n	4000504e <mvHwsDdr3TipLoadTopologyMap+0x4e>
40005042:	6823      	ldr	r3, [r4, #0]
40005044:	b2ea      	uxtb	r2, r5
40005046:	4820      	ldr	r0, [pc, #128]	; (400050c8 <mvHwsDdr3TipLoadTopologyMap+0xc8>)
40005048:	7819      	ldrb	r1, [r3, #0]
4000504a:	f009 f9cb 	bl	4000e3e4 <mvPrintf>
4000504e:	6822      	ldr	r2, [r4, #0]
40005050:	7810      	ldrb	r0, [r2, #0]
40005052:	f010 0001 	ands.w	r0, r0, #1
40005056:	d02e      	beq.n	400050b6 <mvHwsDdr3TipLoadTopologyMap+0xb6>
40005058:	4b18      	ldr	r3, [pc, #96]	; (400050bc <mvHwsDdr3TipLoadTopologyMap+0xbc>)
4000505a:	2158      	movs	r1, #88	; 0x58
4000505c:	f892 5054 	ldrb.w	r5, [r2, #84]	; 0x54
40005060:	681b      	ldr	r3, [r3, #0]
40005062:	fb01 2303 	mla	r3, r1, r3, r2
40005066:	f893 4057 	ldrb.w	r4, [r3, #87]	; 0x57
4000506a:	4b16      	ldr	r3, [pc, #88]	; (400050c4 <mvHwsDdr3TipLoadTopologyMap+0xc4>)
4000506c:	781b      	ldrb	r3, [r3, #0]
4000506e:	2b01      	cmp	r3, #1
40005070:	d80b      	bhi.n	4000508a <mvHwsDdr3TipLoadTopologyMap+0x8a>
40005072:	f892 3059 	ldrb.w	r3, [r2, #89]	; 0x59
40005076:	4629      	mov	r1, r5
40005078:	f892 2058 	ldrb.w	r2, [r2, #88]	; 0x58
4000507c:	4813      	ldr	r0, [pc, #76]	; (400050cc <mvHwsDdr3TipLoadTopologyMap+0xcc>)
4000507e:	9200      	str	r2, [sp, #0]
40005080:	4a13      	ldr	r2, [pc, #76]	; (400050d0 <mvHwsDdr3TipLoadTopologyMap+0xd0>)
40005082:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
40005086:	f009 f9ad 	bl	4000e3e4 <mvPrintf>
4000508a:	4b0b      	ldr	r3, [pc, #44]	; (400050b8 <mvHwsDdr3TipLoadTopologyMap+0xb8>)
4000508c:	681b      	ldr	r3, [r3, #0]
4000508e:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
40005092:	b92a      	cbnz	r2, 400050a0 <mvHwsDdr3TipLoadTopologyMap+0xa0>
40005094:	490f      	ldr	r1, [pc, #60]	; (400050d4 <mvHwsDdr3TipLoadTopologyMap+0xd4>)
40005096:	eb04 1205 	add.w	r2, r4, r5, lsl #4
4000509a:	5c8a      	ldrb	r2, [r1, r2]
4000509c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
400050a0:	f893 0058 	ldrb.w	r0, [r3, #88]	; 0x58
400050a4:	b930      	cbnz	r0, 400050b4 <mvHwsDdr3TipLoadTopologyMap+0xb4>
400050a6:	4a0c      	ldr	r2, [pc, #48]	; (400050d8 <mvHwsDdr3TipLoadTopologyMap+0xd8>)
400050a8:	eb04 1405 	add.w	r4, r4, r5, lsl #4
400050ac:	5d12      	ldrb	r2, [r2, r4]
400050ae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
400050b2:	e000      	b.n	400050b6 <mvHwsDdr3TipLoadTopologyMap+0xb6>
400050b4:	2000      	movs	r0, #0
400050b6:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
400050b8:	400205d8 	ldrdmi	r0, [r2], -r8
400050bc:	40020980 	andmi	r0, r2, r0, lsl #19
400050c0:	40020868 	andmi	r0, r2, r8, ror #16
400050c4:	40014169 	andmi	r4, r1, r9, ror #2
400050c8:	4000fbd9 	ldrdmi	pc, [r0], -r9
400050cc:	4000fc08 	andmi	pc, r0, r8, lsl #24
400050d0:	40014648 	andmi	r4, r1, r8, asr #12
400050d4:	400148e1 	andmi	r4, r1, r1, ror #17
400050d8:	40014688 	andmi	r4, r1, r8, lsl #13

Disassembly of section .text.ddr3TipWriteMRSCmd:

400050dc <ddr3TipWriteMRSCmd>:
ddr3TipWriteMRSCmd():
400050dc:	b5f0      	push	{r4, r5, r6, r7, lr}
400050de:	b085      	sub	sp, #20
400050e0:	4616      	mov	r6, r2
400050e2:	f241 54d8 	movw	r4, #5592	; 0x15d8
400050e6:	9300      	str	r3, [sp, #0]
400050e8:	460f      	mov	r7, r1
400050ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
400050ec:	2101      	movs	r1, #1
400050ee:	2200      	movs	r2, #0
400050f0:	4605      	mov	r5, r0
400050f2:	9301      	str	r3, [sp, #4]
400050f4:	f241 53d4 	movw	r3, #5588	; 0x15d4
400050f8:	2e04      	cmp	r6, #4
400050fa:	bf18      	it	ne
400050fc:	4623      	movne	r3, r4
400050fe:	4c1e      	ldr	r4, [pc, #120]	; (40005178 <ddr3TipWriteMRSCmd+0x9c>)
40005100:	f7ff f87e 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005104:	4601      	mov	r1, r0
40005106:	6020      	str	r0, [r4, #0]
40005108:	b998      	cbnz	r0, 40005132 <ddr3TipWriteMRSCmd+0x56>
4000510a:	4b1c      	ldr	r3, [pc, #112]	; (4000517c <ddr3TipWriteMRSCmd+0xa0>)
4000510c:	681b      	ldr	r3, [r3, #0]
4000510e:	781b      	ldrb	r3, [r3, #0]
40005110:	07db      	lsls	r3, r3, #31
40005112:	d512      	bpl.n	4000513a <ddr3TipWriteMRSCmd+0x5e>
40005114:	683b      	ldr	r3, [r7, #0]
40005116:	4628      	mov	r0, r5
40005118:	460a      	mov	r2, r1
4000511a:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
4000511e:	f640 731f 	movw	r3, #3871	; 0xf1f
40005122:	9301      	str	r3, [sp, #4]
40005124:	f241 4318 	movw	r3, #5144	; 0x1418
40005128:	9600      	str	r6, [sp, #0]
4000512a:	f7ff f869 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000512e:	6020      	str	r0, [r4, #0]
40005130:	b118      	cbz	r0, 4000513a <ddr3TipWriteMRSCmd+0x5e>
40005132:	f006 fe13 	bl	4000bd5c <gtBreakOnFail>
40005136:	6820      	ldr	r0, [r4, #0]
40005138:	e01c      	b.n	40005174 <ddr3TipWriteMRSCmd+0x98>
4000513a:	4b10      	ldr	r3, [pc, #64]	; (4000517c <ddr3TipWriteMRSCmd+0xa0>)
4000513c:	681b      	ldr	r3, [r3, #0]
4000513e:	7818      	ldrb	r0, [r3, #0]
40005140:	f010 0001 	ands.w	r0, r0, #1
40005144:	d016      	beq.n	40005174 <ddr3TipWriteMRSCmd+0x98>
40005146:	f8df e040 	ldr.w	lr, [pc, #64]	; 40005188 <ddr3TipWriteMRSCmd+0xac>
4000514a:	2100      	movs	r1, #0
4000514c:	201f      	movs	r0, #31
4000514e:	f241 4318 	movw	r3, #5144	; 0x1418
40005152:	460a      	mov	r2, r1
40005154:	e88d 4009 	stmia.w	sp, {r0, r3, lr}
40005158:	4628      	mov	r0, r5
4000515a:	460b      	mov	r3, r1
4000515c:	f7ff fbb0 	bl	400048c0 <ddr3TipIfPolling>
40005160:	2800      	cmp	r0, #0
40005162:	d007      	beq.n	40005174 <ddr3TipWriteMRSCmd+0x98>
40005164:	4b06      	ldr	r3, [pc, #24]	; (40005180 <ddr3TipWriteMRSCmd+0xa4>)
40005166:	781b      	ldrb	r3, [r3, #0]
40005168:	2b03      	cmp	r3, #3
4000516a:	d802      	bhi.n	40005172 <ddr3TipWriteMRSCmd+0x96>
4000516c:	4805      	ldr	r0, [pc, #20]	; (40005184 <ddr3TipWriteMRSCmd+0xa8>)
4000516e:	f009 f939 	bl	4000e3e4 <mvPrintf>
40005172:	2000      	movs	r0, #0
40005174:	b005      	add	sp, #20
40005176:	bdf0      	pop	{r4, r5, r6, r7, pc}
40005178:	40020868 	andmi	r0, r2, r8, ror #16
4000517c:	400205d8 	ldrdmi	r0, [r2], -r8
40005180:	40014169 	andmi	r4, r1, r9, ror #2
40005184:	4000fc30 	andmi	pc, r0, r0, lsr ip	; <UNPREDICTABLE>
40005188:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipFreqSet:

4000518c <ddr3TipFreqSet>:
ddr3TipFreqSet():
4000518c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005190:	b097      	sub	sp, #92	; 0x5c
40005192:	4604      	mov	r4, r0
40005194:	460e      	mov	r6, r1
40005196:	4615      	mov	r5, r2
40005198:	4699      	mov	r9, r3
4000519a:	f005 ff27 	bl	4000afec <ddr3TipGetTopologyMap>
4000519e:	4b5a      	ldr	r3, [pc, #360]	; (40005308 <ddr3TipFreqSet+0x17c>)
400051a0:	2102      	movs	r1, #2
400051a2:	781a      	ldrb	r2, [r3, #0]
400051a4:	4b59      	ldr	r3, [pc, #356]	; (4000530c <ddr3TipFreqSet+0x180>)
400051a6:	18d3      	adds	r3, r2, r3
400051a8:	9310      	str	r3, [sp, #64]	; 0x40
400051aa:	900a      	str	r0, [sp, #40]	; 0x28
400051ac:	4620      	mov	r0, r4
400051ae:	f005 ff3d 	bl	4000b02c <ddr3TipDevAttrGet>
400051b2:	4b57      	ldr	r3, [pc, #348]	; (40005310 <ddr3TipFreqSet+0x184>)
400051b4:	781b      	ldrb	r3, [r3, #0]
400051b6:	2b01      	cmp	r3, #1
400051b8:	b2c0      	uxtb	r0, r0
400051ba:	900f      	str	r0, [sp, #60]	; 0x3c
400051bc:	d807      	bhi.n	400051ce <ddr3TipFreqSet+0x42>
400051be:	4855      	ldr	r0, [pc, #340]	; (40005314 <ddr3TipFreqSet+0x188>)
400051c0:	4621      	mov	r1, r4
400051c2:	4632      	mov	r2, r6
400051c4:	462b      	mov	r3, r5
400051c6:	f8cd 9000 	str.w	r9, [sp]
400051ca:	f009 f90b 	bl	4000e3e4 <mvPrintf>
400051ce:	f1d9 0701 	rsbs	r7, r9, #1
400051d2:	bf38      	it	cc
400051d4:	2700      	movcc	r7, #0
400051d6:	9709      	str	r7, [sp, #36]	; 0x24
400051d8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
400051da:	2e01      	cmp	r6, #1
400051dc:	bf08      	it	eq
400051de:	2500      	moveq	r5, #0
400051e0:	950e      	str	r5, [sp, #56]	; 0x38
400051e2:	783b      	ldrb	r3, [r7, #0]
400051e4:	07da      	lsls	r2, r3, #31
400051e6:	d50e      	bpl.n	40005206 <ddr3TipFreqSet+0x7a>
400051e8:	ab16      	add	r3, sp, #88	; 0x58
400051ea:	220f      	movs	r2, #15
400051ec:	4947      	ldr	r1, [pc, #284]	; (4000530c <ddr3TipFreqSet+0x180>)
400051ee:	2001      	movs	r0, #1
400051f0:	f843 2d08 	str.w	r2, [r3, #-8]!
400051f4:	4a44      	ldr	r2, [pc, #272]	; (40005308 <ddr3TipFreqSet+0x17c>)
400051f6:	7812      	ldrb	r2, [r2, #0]
400051f8:	5488      	strb	r0, [r1, r2]
400051fa:	4620      	mov	r0, r4
400051fc:	4a46      	ldr	r2, [pc, #280]	; (40005318 <ddr3TipFreqSet+0x18c>)
400051fe:	2100      	movs	r1, #0
40005200:	6812      	ldr	r2, [r2, #0]
40005202:	f004 f91b 	bl	4000943c <ddr3TipCalcCsMask>
40005206:	980e      	ldr	r0, [sp, #56]	; 0x38
40005208:	2358      	movs	r3, #88	; 0x58
4000520a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
4000520c:	46cb      	mov	fp, r9
4000520e:	46b1      	mov	r9, r6
40005210:	4605      	mov	r5, r0
40005212:	fb03 7300 	mla	r3, r3, r0, r7
40005216:	4f41      	ldr	r7, [pc, #260]	; (4000531c <ddr3TipFreqSet+0x190>)
40005218:	3304      	adds	r3, #4
4000521a:	9306      	str	r3, [sp, #24]
4000521c:	232c      	movs	r3, #44	; 0x2c
4000521e:	4363      	muls	r3, r4
40005220:	18ff      	adds	r7, r7, r3
40005222:	930d      	str	r3, [sp, #52]	; 0x34
40005224:	9711      	str	r7, [sp, #68]	; 0x44
40005226:	9f0a      	ldr	r7, [sp, #40]	; 0x28
40005228:	783b      	ldrb	r3, [r7, #0]
4000522a:	fa43 f305 	asr.w	r3, r3, r5
4000522e:	07db      	lsls	r3, r3, #31
40005230:	f140 849f 	bpl.w	40005b72 <ddr3TipFreqSet+0x9e6>
40005234:	9f10      	ldr	r7, [sp, #64]	; 0x40
40005236:	2301      	movs	r3, #1
40005238:	557b      	strb	r3, [r7, r5]
4000523a:	9f06      	ldr	r7, [sp, #24]
4000523c:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
40005240:	f897 6050 	ldrb.w	r6, [r7, #80]	; 0x50
40005244:	455b      	cmp	r3, fp
40005246:	d107      	bne.n	40005258 <ddr3TipFreqSet+0xcc>
40005248:	f897 7055 	ldrb.w	r7, [r7, #85]	; 0x55
4000524c:	9707      	str	r7, [sp, #28]
4000524e:	9f06      	ldr	r7, [sp, #24]
40005250:	f897 7054 	ldrb.w	r7, [r7, #84]	; 0x54
40005254:	9708      	str	r7, [sp, #32]
40005256:	e007      	b.n	40005268 <ddr3TipFreqSet+0xdc>
40005258:	4a31      	ldr	r2, [pc, #196]	; (40005320 <ddr3TipFreqSet+0x194>)
4000525a:	eb0b 1306 	add.w	r3, fp, r6, lsl #4
4000525e:	5cd2      	ldrb	r2, [r2, r3]
40005260:	9207      	str	r2, [sp, #28]
40005262:	4a30      	ldr	r2, [pc, #192]	; (40005324 <ddr3TipFreqSet+0x198>)
40005264:	5cd2      	ldrb	r2, [r2, r3]
40005266:	9208      	str	r2, [sp, #32]
40005268:	4829      	ldr	r0, [pc, #164]	; (40005310 <ddr3TipFreqSet+0x184>)
4000526a:	7803      	ldrb	r3, [r0, #0]
4000526c:	2b01      	cmp	r3, #1
4000526e:	d808      	bhi.n	40005282 <ddr3TipFreqSet+0xf6>
40005270:	482d      	ldr	r0, [pc, #180]	; (40005328 <ddr3TipFreqSet+0x19c>)
40005272:	4621      	mov	r1, r4
40005274:	464a      	mov	r2, r9
40005276:	462b      	mov	r3, r5
40005278:	f8cd b000 	str.w	fp, [sp]
4000527c:	9601      	str	r6, [sp, #4]
4000527e:	f009 f8b1 	bl	4000e3e4 <mvPrintf>
40005282:	4b27      	ldr	r3, [pc, #156]	; (40005320 <ddr3TipFreqSet+0x194>)
40005284:	2700      	movs	r7, #0
40005286:	eb03 1806 	add.w	r8, r3, r6, lsl #4
4000528a:	4921      	ldr	r1, [pc, #132]	; (40005310 <ddr3TipFreqSet+0x184>)
4000528c:	780b      	ldrb	r3, [r1, #0]
4000528e:	2b01      	cmp	r3, #1
40005290:	d804      	bhi.n	4000529c <ddr3TipFreqSet+0x110>
40005292:	4826      	ldr	r0, [pc, #152]	; (4000532c <ddr3TipFreqSet+0x1a0>)
40005294:	f818 1007 	ldrb.w	r1, [r8, r7]
40005298:	f009 f8a4 	bl	4000e3e4 <mvPrintf>
4000529c:	3701      	adds	r7, #1
4000529e:	2f10      	cmp	r7, #16
400052a0:	d1f3      	bne.n	4000528a <ddr3TipFreqSet+0xfe>
400052a2:	4a1b      	ldr	r2, [pc, #108]	; (40005310 <ddr3TipFreqSet+0x184>)
400052a4:	7813      	ldrb	r3, [r2, #0]
400052a6:	2b01      	cmp	r3, #1
400052a8:	d802      	bhi.n	400052b0 <ddr3TipFreqSet+0x124>
400052aa:	4821      	ldr	r0, [pc, #132]	; (40005330 <ddr3TipFreqSet+0x1a4>)
400052ac:	f009 f89a 	bl	4000e3e4 <mvPrintf>
400052b0:	2300      	movs	r3, #0
400052b2:	9f06      	ldr	r7, [sp, #24]
400052b4:	930c      	str	r3, [sp, #48]	; 0x30
400052b6:	1f3a      	subs	r2, r7, #4
400052b8:	4619      	mov	r1, r3
400052ba:	e00b      	b.n	400052d4 <ddr3TipFreqSet+0x148>
400052bc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
400052be:	f897 005c 	ldrb.w	r0, [r7, #92]	; 0x5c
400052c2:	fa40 f003 	asr.w	r0, r0, r3
400052c6:	07c7      	lsls	r7, r0, #31
400052c8:	d503      	bpl.n	400052d2 <ddr3TipFreqSet+0x146>
400052ca:	eb02 1003 	add.w	r0, r2, r3, lsl #4
400052ce:	6880      	ldr	r0, [r0, #8]
400052d0:	4301      	orrs	r1, r0
400052d2:	3301      	adds	r3, #1
400052d4:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
400052d6:	42bb      	cmp	r3, r7
400052d8:	d3f0      	bcc.n	400052bc <ddr3TipFreqSet+0x130>
400052da:	910c      	str	r1, [sp, #48]	; 0x30
400052dc:	b179      	cbz	r1, 400052fe <ddr3TipFreqSet+0x172>
400052de:	2000      	movs	r0, #0
400052e0:	2308      	movs	r3, #8
400052e2:	4649      	mov	r1, r9
400052e4:	e88d 0009 	stmia.w	sp, {r0, r3}
400052e8:	462a      	mov	r2, r5
400052ea:	4620      	mov	r0, r4
400052ec:	f241 63d8 	movw	r3, #5848	; 0x16d8
400052f0:	4f10      	ldr	r7, [pc, #64]	; (40005334 <ddr3TipFreqSet+0x1a8>)
400052f2:	f7fe ff85 	bl	40004200 <mvHwsDdr3TipIFWrite>
400052f6:	6038      	str	r0, [r7, #0]
400052f8:	2800      	cmp	r0, #0
400052fa:	f040 8436 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400052fe:	9f09      	ldr	r7, [sp, #36]	; 0x24
40005300:	b1d7      	cbz	r7, 40005338 <ddr3TipFreqSet+0x1ac>
40005302:	9700      	str	r7, [sp, #0]
40005304:	9701      	str	r7, [sp, #4]
40005306:	e01b      	b.n	40005340 <ddr3TipFreqSet+0x1b4>
40005308:	4002096d 	andmi	r0, r2, sp, ror #18
4000530c:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40005310:	40014169 	andmi	r4, r1, r9, ror #2
40005314:	4000fc4b 	andmi	pc, r0, fp, asr #24
40005318:	40020968 	andmi	r0, r2, r8, ror #18
4000531c:	4002058c 	andmi	r0, r2, ip, lsl #11
40005320:	400148e1 	andmi	r4, r1, r1, ror #17
40005324:	40014688 	andmi	r4, r1, r8, lsl #13
40005328:	4000fc6b 	andmi	pc, r0, fp, ror #24
4000532c:	400112bf 			; <UNDEFINED> instruction: 0x400112bf
40005330:	400104a6 	andmi	r0, r1, r6, lsr #9
40005334:	40020868 	andmi	r0, r2, r8, ror #16
40005338:	2100      	movs	r1, #0
4000533a:	2301      	movs	r3, #1
4000533c:	e88d 000a 	stmia.w	sp, {r1, r3}
40005340:	4620      	mov	r0, r4
40005342:	4649      	mov	r1, r9
40005344:	462a      	mov	r2, r5
40005346:	f241 5328 	movw	r3, #5416	; 0x1528
4000534a:	f7fe ff59 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000534e:	4f60      	ldr	r7, [pc, #384]	; (400054d0 <ddr3TipFreqSet+0x344>)
40005350:	6038      	str	r0, [r7, #0]
40005352:	2800      	cmp	r0, #0
40005354:	f040 8409 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005358:	2200      	movs	r2, #0
4000535a:	2301      	movs	r3, #1
4000535c:	4620      	mov	r0, r4
4000535e:	e88d 000c 	stmia.w	sp, {r2, r3}
40005362:	4649      	mov	r1, r9
40005364:	462a      	mov	r2, r5
40005366:	f241 43b0 	movw	r3, #5296	; 0x14b0
4000536a:	4f59      	ldr	r7, [pc, #356]	; (400054d0 <ddr3TipFreqSet+0x344>)
4000536c:	f7fe ff48 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005370:	6038      	str	r0, [r7, #0]
40005372:	2800      	cmp	r0, #0
40005374:	f040 83f9 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005378:	2302      	movs	r3, #2
4000537a:	4620      	mov	r0, r4
4000537c:	9300      	str	r3, [sp, #0]
4000537e:	4649      	mov	r1, r9
40005380:	9301      	str	r3, [sp, #4]
40005382:	462a      	mov	r2, r5
40005384:	f241 5328 	movw	r3, #5416	; 0x1528
40005388:	f7fe ff3a 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000538c:	6038      	str	r0, [r7, #0]
4000538e:	2800      	cmp	r0, #0
40005390:	f040 83eb 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005394:	9909      	ldr	r1, [sp, #36]	; 0x24
40005396:	2900      	cmp	r1, #0
40005398:	d036      	beq.n	40005408 <ddr3TipFreqSet+0x27c>
4000539a:	9000      	str	r0, [sp, #0]
4000539c:	4649      	mov	r1, r9
4000539e:	4620      	mov	r0, r4
400053a0:	462a      	mov	r2, r5
400053a2:	f641 0374 	movw	r3, #6260	; 0x1874
400053a6:	f44f 7811 	mov.w	r8, #580	; 0x244
400053aa:	f8cd 8004 	str.w	r8, [sp, #4]
400053ae:	f7fe ff27 	bl	40004200 <mvHwsDdr3TipIFWrite>
400053b2:	6038      	str	r0, [r7, #0]
400053b4:	2800      	cmp	r0, #0
400053b6:	f040 83d8 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400053ba:	e88d 0101 	stmia.w	sp, {r0, r8}
400053be:	4649      	mov	r1, r9
400053c0:	4620      	mov	r0, r4
400053c2:	462a      	mov	r2, r5
400053c4:	f641 0384 	movw	r3, #6276	; 0x1884
400053c8:	f7fe ff1a 	bl	40004200 <mvHwsDdr3TipIFWrite>
400053cc:	6038      	str	r0, [r7, #0]
400053ce:	2800      	cmp	r0, #0
400053d0:	f040 83cb 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400053d4:	e88d 0101 	stmia.w	sp, {r0, r8}
400053d8:	4649      	mov	r1, r9
400053da:	4620      	mov	r0, r4
400053dc:	462a      	mov	r2, r5
400053de:	f641 0394 	movw	r3, #6292	; 0x1894
400053e2:	f7fe ff0d 	bl	40004200 <mvHwsDdr3TipIFWrite>
400053e6:	6038      	str	r0, [r7, #0]
400053e8:	2800      	cmp	r0, #0
400053ea:	f040 83be 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400053ee:	e88d 0101 	stmia.w	sp, {r0, r8}
400053f2:	4649      	mov	r1, r9
400053f4:	4620      	mov	r0, r4
400053f6:	462a      	mov	r2, r5
400053f8:	f641 03a4 	movw	r3, #6308	; 0x18a4
400053fc:	f7fe ff00 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005400:	6038      	str	r0, [r7, #0]
40005402:	2800      	cmp	r0, #0
40005404:	f040 83b1 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005408:	f241 5728 	movw	r7, #5416	; 0x1528
4000540c:	2304      	movs	r3, #4
4000540e:	4649      	mov	r1, r9
40005410:	9300      	str	r3, [sp, #0]
40005412:	9301      	str	r3, [sp, #4]
40005414:	4620      	mov	r0, r4
40005416:	462a      	mov	r2, r5
40005418:	463b      	mov	r3, r7
4000541a:	f7fe fef1 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000541e:	f8df a0b0 	ldr.w	sl, [pc, #176]	; 400054d0 <ddr3TipFreqSet+0x344>
40005422:	4601      	mov	r1, r0
40005424:	f8ca 0000 	str.w	r0, [sl]
40005428:	2800      	cmp	r0, #0
4000542a:	f040 81ba 	bne.w	400057a2 <ddr3TipFreqSet+0x616>
4000542e:	4a29      	ldr	r2, [pc, #164]	; (400054d4 <ddr3TipFreqSet+0x348>)
40005430:	2308      	movs	r3, #8
40005432:	4620      	mov	r0, r4
40005434:	e88d 0088 	stmia.w	sp, {r3, r7}
40005438:	9202      	str	r2, [sp, #8]
4000543a:	462a      	mov	r2, r5
4000543c:	f7ff fa40 	bl	400048c0 <ddr3TipIfPolling>
40005440:	b130      	cbz	r0, 40005450 <ddr3TipFreqSet+0x2c4>
40005442:	4a25      	ldr	r2, [pc, #148]	; (400054d8 <ddr3TipFreqSet+0x34c>)
40005444:	7813      	ldrb	r3, [r2, #0]
40005446:	2b03      	cmp	r3, #3
40005448:	d802      	bhi.n	40005450 <ddr3TipFreqSet+0x2c4>
4000544a:	4824      	ldr	r0, [pc, #144]	; (400054dc <ddr3TipFreqSet+0x350>)
4000544c:	f008 ffca 	bl	4000e3e4 <mvPrintf>
40005450:	4b23      	ldr	r3, [pc, #140]	; (400054e0 <ddr3TipFreqSet+0x354>)
40005452:	681f      	ldr	r7, [r3, #0]
40005454:	2fff      	cmp	r7, #255	; 0xff
40005456:	d10e      	bne.n	40005476 <ddr3TipFreqSet+0x2ea>
40005458:	4620      	mov	r0, r4
4000545a:	4629      	mov	r1, r5
4000545c:	aa13      	add	r2, sp, #76	; 0x4c
4000545e:	4f1c      	ldr	r7, [pc, #112]	; (400054d0 <ddr3TipFreqSet+0x344>)
40005460:	f7fe fe8a 	bl	40004178 <mvCalcCsNum>
40005464:	6038      	str	r0, [r7, #0]
40005466:	2800      	cmp	r0, #0
40005468:	f040 837f 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000546c:	9f13      	ldr	r7, [sp, #76]	; 0x4c
4000546e:	f117 37ff 	adds.w	r7, r7, #4294967295
40005472:	bf18      	it	ne
40005474:	2701      	movne	r7, #1
40005476:	210c      	movs	r1, #12
40005478:	4620      	mov	r0, r4
4000547a:	f005 fdd7 	bl	4000b02c <ddr3TipDevAttrGet>
4000547e:	2801      	cmp	r0, #1
40005480:	d133      	bne.n	400054ea <ddr3TipFreqSet+0x35e>
40005482:	980d      	ldr	r0, [sp, #52]	; 0x34
40005484:	4917      	ldr	r1, [pc, #92]	; (400054e4 <ddr3TipFreqSet+0x358>)
40005486:	180b      	adds	r3, r1, r0
40005488:	4658      	mov	r0, fp
4000548a:	6a1b      	ldr	r3, [r3, #32]
4000548c:	4798      	blx	r3
4000548e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
40005492:	2801      	cmp	r0, #1
40005494:	d10d      	bne.n	400054b2 <ddr3TipFreqSet+0x326>
40005496:	2200      	movs	r2, #0
40005498:	4620      	mov	r0, r4
4000549a:	e88d 000c 	stmia.w	sp, {r2, r3}
4000549e:	4649      	mov	r1, r9
400054a0:	462a      	mov	r2, r5
400054a2:	f241 4314 	movw	r3, #5140	; 0x1414
400054a6:	f7fe feab 	bl	40004200 <mvHwsDdr3TipIFWrite>
400054aa:	4f09      	ldr	r7, [pc, #36]	; (400054d0 <ddr3TipFreqSet+0x344>)
400054ac:	6038      	str	r0, [r7, #0]
400054ae:	b1d8      	cbz	r0, 400054e8 <ddr3TipFreqSet+0x35c>
400054b0:	e35b      	b.n	40005b6a <ddr3TipFreqSet+0x9de>
400054b2:	9300      	str	r3, [sp, #0]
400054b4:	4620      	mov	r0, r4
400054b6:	9301      	str	r3, [sp, #4]
400054b8:	4649      	mov	r1, r9
400054ba:	462a      	mov	r2, r5
400054bc:	f241 4314 	movw	r3, #5140	; 0x1414
400054c0:	f7fe fe9e 	bl	40004200 <mvHwsDdr3TipIFWrite>
400054c4:	f8df a008 	ldr.w	sl, [pc, #8]	; 400054d0 <ddr3TipFreqSet+0x344>
400054c8:	f8ca 0000 	str.w	r0, [sl]
400054cc:	b168      	cbz	r0, 400054ea <ddr3TipFreqSet+0x35e>
400054ce:	e168      	b.n	400057a2 <ddr3TipFreqSet+0x616>
400054d0:	40020868 	andmi	r0, r2, r8, ror #16
400054d4:	000f4240 	andeq	r4, pc, r0, asr #4
400054d8:	40014169 	andmi	r4, r1, r9, ror #2
400054dc:	4000fca6 	andmi	pc, r0, r6, lsr #25
400054e0:	400141f4 	strdmi	r4, [r1], -r4	; <UNPREDICTABLE>
400054e4:	4002058c 	andmi	r0, r2, ip, lsl #11
400054e8:	4607      	mov	r7, r0
400054ea:	2318      	movs	r3, #24
400054ec:	4620      	mov	r0, r4
400054ee:	9301      	str	r3, [sp, #4]
400054f0:	4649      	mov	r1, r9
400054f2:	462a      	mov	r2, r5
400054f4:	f241 4304 	movw	r3, #5124	; 0x1404
400054f8:	00ff      	lsls	r7, r7, #3
400054fa:	9700      	str	r7, [sp, #0]
400054fc:	f7fe fe80 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005500:	4fab      	ldr	r7, [pc, #684]	; (400057b0 <ddr3TipFreqSet+0x624>)
40005502:	6038      	str	r0, [r7, #0]
40005504:	2800      	cmp	r0, #0
40005506:	f040 8330 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000550a:	980d      	ldr	r0, [sp, #52]	; 0x34
4000550c:	b2e2      	uxtb	r2, r4
4000550e:	49a9      	ldr	r1, [pc, #676]	; (400057b4 <ddr3TipFreqSet+0x628>)
40005510:	920b      	str	r2, [sp, #44]	; 0x2c
40005512:	180b      	adds	r3, r1, r0
40005514:	4629      	mov	r1, r5
40005516:	4610      	mov	r0, r2
40005518:	465a      	mov	r2, fp
4000551a:	695b      	ldr	r3, [r3, #20]
4000551c:	4798      	blx	r3
4000551e:	9a06      	ldr	r2, [sp, #24]
40005520:	f8df 82ac 	ldr.w	r8, [pc, #684]	; 400057d0 <ddr3TipFreqSet+0x644>
40005524:	f640 733c 	movw	r3, #3900	; 0xf3c
40005528:	9811      	ldr	r0, [sp, #68]	; 0x44
4000552a:	f892 a056 	ldrb.w	sl, [r2, #86]	; 0x56
4000552e:	f641 6278 	movw	r2, #7800	; 0x1e78
40005532:	f1ba 0f02 	cmp.w	sl, #2
40005536:	bf14      	ite	ne
40005538:	4692      	movne	sl, r2
4000553a:	469a      	moveq	sl, r3
4000553c:	f858 202b 	ldr.w	r2, [r8, fp, lsl #2]
40005540:	6a03      	ldr	r3, [r0, #32]
40005542:	4658      	mov	r0, fp
40005544:	9205      	str	r2, [sp, #20]
40005546:	4798      	blx	r3
40005548:	9a05      	ldr	r2, [sp, #20]
4000554a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
4000554e:	fb03 fa0a 	mul.w	sl, r3, sl
40005552:	4601      	mov	r1, r0
40005554:	4610      	mov	r0, r2
40005556:	f7fa edaa 	blx	400000ac <__aeabi_uidiv>
4000555a:	4601      	mov	r1, r0
4000555c:	4896      	ldr	r0, [pc, #600]	; (400057b8 <ddr3TipFreqSet+0x62c>)
4000555e:	f7fa eda6 	blx	400000ac <__aeabi_uidiv>
40005562:	4601      	mov	r1, r0
40005564:	4650      	mov	r0, sl
40005566:	f7fa eda2 	blx	400000ac <__aeabi_uidiv>
4000556a:	f647 73ff 	movw	r3, #32767	; 0x7fff
4000556e:	4649      	mov	r1, r9
40005570:	9301      	str	r3, [sp, #4]
40005572:	462a      	mov	r2, r5
40005574:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005578:	f440 4080 	orr.w	r0, r0, #16384	; 0x4000
4000557c:	9000      	str	r0, [sp, #0]
4000557e:	4620      	mov	r0, r4
40005580:	f7fe fe3e 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005584:	6038      	str	r0, [r7, #0]
40005586:	2800      	cmp	r0, #0
40005588:	f040 82ef 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000558c:	9907      	ldr	r1, [sp, #28]
4000558e:	4620      	mov	r0, r4
40005590:	4b8a      	ldr	r3, [pc, #552]	; (400057bc <ddr3TipFreqSet+0x630>)
40005592:	462a      	mov	r2, r5
40005594:	5c5b      	ldrb	r3, [r3, r1]
40005596:	4649      	mov	r1, r9
40005598:	021b      	lsls	r3, r3, #8
4000559a:	9300      	str	r3, [sp, #0]
4000559c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
400055a0:	9301      	str	r3, [sp, #4]
400055a2:	f503 63c5 	add.w	r3, r3, #1576	; 0x628
400055a6:	f7fe fe2b 	bl	40004200 <mvHwsDdr3TipIFWrite>
400055aa:	6038      	str	r0, [r7, #0]
400055ac:	2800      	cmp	r0, #0
400055ae:	f040 82dc 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400055b2:	9a08      	ldr	r2, [sp, #32]
400055b4:	4620      	mov	r0, r4
400055b6:	4b82      	ldr	r3, [pc, #520]	; (400057c0 <ddr3TipFreqSet+0x634>)
400055b8:	4649      	mov	r1, r9
400055ba:	5c9b      	ldrb	r3, [r3, r2]
400055bc:	462a      	mov	r2, r5
400055be:	031b      	lsls	r3, r3, #12
400055c0:	9300      	str	r3, [sp, #0]
400055c2:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
400055c6:	9301      	str	r3, [sp, #4]
400055c8:	f241 5328 	movw	r3, #5416	; 0x1528
400055cc:	f7fe fe18 	bl	40004200 <mvHwsDdr3TipIFWrite>
400055d0:	6038      	str	r0, [r7, #0]
400055d2:	2800      	cmp	r0, #0
400055d4:	f040 82c9 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400055d8:	f858 102b 	ldr.w	r1, [r8, fp, lsl #2]
400055dc:	4876      	ldr	r0, [pc, #472]	; (400057b8 <ddr3TipFreqSet+0x62c>)
400055de:	f7fa ed66 	blx	400000ac <__aeabi_uidiv>
400055e2:	210b      	movs	r1, #11
400055e4:	4607      	mov	r7, r0
400055e6:	4630      	mov	r0, r6
400055e8:	f005 faf6 	bl	4000abd8 <speedBinTable>
400055ec:	210b      	movs	r1, #11
400055ee:	4680      	mov	r8, r0
400055f0:	4630      	mov	r0, r6
400055f2:	f005 faf1 	bl	4000abd8 <speedBinTable>
400055f6:	4639      	mov	r1, r7
400055f8:	f7fa ed58 	blx	400000ac <__aeabi_uidiv>
400055fc:	f04f 010b 	mov.w	r1, #11
40005600:	4378      	muls	r0, r7
40005602:	4580      	cmp	r8, r0
40005604:	4630      	mov	r0, r6
40005606:	d106      	bne.n	40005616 <ddr3TipFreqSet+0x48a>
40005608:	f005 fae6 	bl	4000abd8 <speedBinTable>
4000560c:	4639      	mov	r1, r7
4000560e:	f7fa ed4e 	blx	400000ac <__aeabi_uidiv>
40005612:	3801      	subs	r0, #1
40005614:	e004      	b.n	40005620 <ddr3TipFreqSet+0x494>
40005616:	f005 fadf 	bl	4000abd8 <speedBinTable>
4000561a:	4639      	mov	r1, r7
4000561c:	f7fa ed46 	blx	400000ac <__aeabi_uidiv>
40005620:	4b68      	ldr	r3, [pc, #416]	; (400057c4 <ddr3TipFreqSet+0x638>)
40005622:	4649      	mov	r1, r9
40005624:	462a      	mov	r2, r5
40005626:	4f62      	ldr	r7, [pc, #392]	; (400057b0 <ddr3TipFreqSet+0x624>)
40005628:	1818      	adds	r0, r3, r0
4000562a:	7843      	ldrb	r3, [r0, #1]
4000562c:	4620      	mov	r0, r4
4000562e:	041b      	lsls	r3, r3, #16
40005630:	9300      	str	r3, [sp, #0]
40005632:	f44f 23e0 	mov.w	r3, #458752	; 0x70000
40005636:	9301      	str	r3, [sp, #4]
40005638:	f241 5328 	movw	r3, #5416	; 0x1528
4000563c:	f7fe fde0 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005640:	6038      	str	r0, [r7, #0]
40005642:	2800      	cmp	r0, #0
40005644:	f040 8291 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005648:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000564a:	2b00      	cmp	r3, #0
4000564c:	d049      	beq.n	400056e2 <ddr3TipFreqSet+0x556>
4000564e:	4e5e      	ldr	r6, [pc, #376]	; (400057c8 <ddr3TipFreqSet+0x63c>)
40005650:	4620      	mov	r0, r4
40005652:	f8df 8180 	ldr.w	r8, [pc, #384]	; 400057d4 <ddr3TipFreqSet+0x648>
40005656:	4649      	mov	r1, r9
40005658:	f240 2a66 	movw	sl, #614	; 0x266
4000565c:	6832      	ldr	r2, [r6, #0]
4000565e:	f8d8 3000 	ldr.w	r3, [r8]
40005662:	f8cd a004 	str.w	sl, [sp, #4]
40005666:	4313      	orrs	r3, r2
40005668:	462a      	mov	r2, r5
4000566a:	9300      	str	r3, [sp, #0]
4000566c:	f641 0374 	movw	r3, #6260	; 0x1874
40005670:	f7fe fdc6 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005674:	6038      	str	r0, [r7, #0]
40005676:	2800      	cmp	r0, #0
40005678:	f040 8277 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000567c:	6832      	ldr	r2, [r6, #0]
4000567e:	4620      	mov	r0, r4
40005680:	f8d8 3000 	ldr.w	r3, [r8]
40005684:	4649      	mov	r1, r9
40005686:	4313      	orrs	r3, r2
40005688:	462a      	mov	r2, r5
4000568a:	e88d 0408 	stmia.w	sp, {r3, sl}
4000568e:	f641 0384 	movw	r3, #6276	; 0x1884
40005692:	f7fe fdb5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005696:	6038      	str	r0, [r7, #0]
40005698:	2800      	cmp	r0, #0
4000569a:	f040 8266 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000569e:	6832      	ldr	r2, [r6, #0]
400056a0:	4620      	mov	r0, r4
400056a2:	f8d8 3000 	ldr.w	r3, [r8]
400056a6:	4649      	mov	r1, r9
400056a8:	4313      	orrs	r3, r2
400056aa:	462a      	mov	r2, r5
400056ac:	e88d 0408 	stmia.w	sp, {r3, sl}
400056b0:	f641 0394 	movw	r3, #6292	; 0x1894
400056b4:	f7fe fda4 	bl	40004200 <mvHwsDdr3TipIFWrite>
400056b8:	6038      	str	r0, [r7, #0]
400056ba:	2800      	cmp	r0, #0
400056bc:	f040 8255 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400056c0:	f8d8 2000 	ldr.w	r2, [r8]
400056c4:	4620      	mov	r0, r4
400056c6:	6833      	ldr	r3, [r6, #0]
400056c8:	4649      	mov	r1, r9
400056ca:	4313      	orrs	r3, r2
400056cc:	462a      	mov	r2, r5
400056ce:	e88d 0408 	stmia.w	sp, {r3, sl}
400056d2:	f641 03a4 	movw	r3, #6308	; 0x18a4
400056d6:	f7fe fd93 	bl	40004200 <mvHwsDdr3TipIFWrite>
400056da:	6038      	str	r0, [r7, #0]
400056dc:	2800      	cmp	r0, #0
400056de:	f040 8244 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400056e2:	2300      	movs	r3, #0
400056e4:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
400056e8:	4620      	mov	r0, r4
400056ea:	e88d 0048 	stmia.w	sp, {r3, r6}
400056ee:	4649      	mov	r1, r9
400056f0:	462a      	mov	r2, r5
400056f2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400056f6:	4f2e      	ldr	r7, [pc, #184]	; (400057b0 <ddr3TipFreqSet+0x624>)
400056f8:	f7fe fd82 	bl	40004200 <mvHwsDdr3TipIFWrite>
400056fc:	6038      	str	r0, [r7, #0]
400056fe:	2800      	cmp	r0, #0
40005700:	f040 8233 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005704:	4b31      	ldr	r3, [pc, #196]	; (400057cc <ddr3TipFreqSet+0x640>)
40005706:	4621      	mov	r1, r4
40005708:	980b      	ldr	r0, [sp, #44]	; 0x2c
4000570a:	220a      	movs	r2, #10
4000570c:	681b      	ldr	r3, [r3, #0]
4000570e:	4798      	blx	r3
40005710:	6038      	str	r0, [r7, #0]
40005712:	2800      	cmp	r0, #0
40005714:	f040 8229 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005718:	4620      	mov	r0, r4
4000571a:	4649      	mov	r1, r9
4000571c:	462a      	mov	r2, r5
4000571e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005722:	9600      	str	r6, [sp, #0]
40005724:	9601      	str	r6, [sp, #4]
40005726:	f7fe fd6b 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000572a:	6038      	str	r0, [r7, #0]
4000572c:	2800      	cmp	r0, #0
4000572e:	f040 821c 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005732:	980d      	ldr	r0, [sp, #52]	; 0x34
40005734:	aa15      	add	r2, sp, #84	; 0x54
40005736:	491f      	ldr	r1, [pc, #124]	; (400057b4 <ddr3TipFreqSet+0x628>)
40005738:	180b      	adds	r3, r1, r0
4000573a:	980b      	ldr	r0, [sp, #44]	; 0x2c
4000573c:	4659      	mov	r1, fp
4000573e:	68db      	ldr	r3, [r3, #12]
40005740:	4798      	blx	r3
40005742:	6038      	str	r0, [r7, #0]
40005744:	2800      	cmp	r0, #0
40005746:	d047      	beq.n	400057d8 <ddr3TipFreqSet+0x64c>
40005748:	e20f      	b.n	40005b6a <ddr3TipFreqSet+0x9de>
4000574a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000574c:	f892 305c 	ldrb.w	r3, [r2, #92]	; 0x5c
40005750:	fa43 f306 	asr.w	r3, r3, r6
40005754:	07db      	lsls	r3, r3, #31
40005756:	d529      	bpl.n	400057ac <ddr3TipFreqSet+0x620>
40005758:	2392      	movs	r3, #146	; 0x92
4000575a:	9301      	str	r3, [sp, #4]
4000575c:	f89d 3055 	ldrb.w	r3, [sp, #85]	; 0x55
40005760:	2100      	movs	r1, #0
40005762:	4620      	mov	r0, r4
40005764:	462a      	mov	r2, r5
40005766:	f8cd 8000 	str.w	r8, [sp]
4000576a:	021b      	lsls	r3, r3, #8
4000576c:	9302      	str	r3, [sp, #8]
4000576e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
40005772:	9303      	str	r3, [sp, #12]
40005774:	4633      	mov	r3, r6
40005776:	f8df a038 	ldr.w	sl, [pc, #56]	; 400057b0 <ddr3TipFreqSet+0x624>
4000577a:	f7ff f997 	bl	40004aac <ddr3TipBusReadModifyWrite>
4000577e:	4601      	mov	r1, r0
40005780:	6038      	str	r0, [r7, #0]
40005782:	b970      	cbnz	r0, 400057a2 <ddr3TipFreqSet+0x616>
40005784:	2394      	movs	r3, #148	; 0x94
40005786:	9301      	str	r3, [sp, #4]
40005788:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
4000578c:	462a      	mov	r2, r5
4000578e:	9000      	str	r0, [sp, #0]
40005790:	4620      	mov	r0, r4
40005792:	9302      	str	r3, [sp, #8]
40005794:	2307      	movs	r3, #7
40005796:	9303      	str	r3, [sp, #12]
40005798:	4633      	mov	r3, r6
4000579a:	f7ff f987 	bl	40004aac <ddr3TipBusReadModifyWrite>
4000579e:	6038      	str	r0, [r7, #0]
400057a0:	b120      	cbz	r0, 400057ac <ddr3TipFreqSet+0x620>
400057a2:	f006 fadb 	bl	4000bd5c <gtBreakOnFail>
400057a6:	f8da 0000 	ldr.w	r0, [sl]
400057aa:	e1eb      	b.n	40005b84 <ddr3TipFreqSet+0x9f8>
400057ac:	3601      	adds	r6, #1
400057ae:	e015      	b.n	400057dc <ddr3TipFreqSet+0x650>
400057b0:	40020868 	andmi	r0, r2, r8, ror #16
400057b4:	4002058c 	andmi	r0, r2, ip, lsl #11
400057b8:	000f4240 	andeq	r4, pc, r0, asr #4
400057bc:	4001486c 	andmi	r4, r1, ip, ror #16
400057c0:	40014808 	andmi	r4, r1, r8, lsl #16
400057c4:	400148d0 	ldrdmi	r4, [r1], -r0
400057c8:	40014190 	mulmi	r1, r0, r1
400057cc:	40014b04 	andmi	r4, r1, r4, lsl #22
400057d0:	40014648 	andmi	r4, r1, r8, asr #12
400057d4:	40014194 	mulmi	r1, r4, r1
400057d8:	4606      	mov	r6, r0
400057da:	4680      	mov	r8, r0
400057dc:	980f      	ldr	r0, [sp, #60]	; 0x3c
400057de:	4286      	cmp	r6, r0
400057e0:	d3b3      	bcc.n	4000574a <ddr3TipFreqSet+0x5be>
400057e2:	2300      	movs	r3, #0
400057e4:	f04f 4640 	mov.w	r6, #3221225472	; 0xc0000000
400057e8:	4620      	mov	r0, r4
400057ea:	e88d 0048 	stmia.w	sp, {r3, r6}
400057ee:	4649      	mov	r1, r9
400057f0:	462a      	mov	r2, r5
400057f2:	f241 53ec 	movw	r3, #5612	; 0x15ec
400057f6:	4f3d      	ldr	r7, [pc, #244]	; (400058ec <ddr3TipFreqSet+0x760>)
400057f8:	f7fe fd02 	bl	40004200 <mvHwsDdr3TipIFWrite>
400057fc:	4680      	mov	r8, r0
400057fe:	6038      	str	r0, [r7, #0]
40005800:	2800      	cmp	r0, #0
40005802:	f040 81b2 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005806:	4b3a      	ldr	r3, [pc, #232]	; (400058f0 <ddr3TipFreqSet+0x764>)
40005808:	6819      	ldr	r1, [r3, #0]
4000580a:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
4000580e:	f7fa ec4e 	blx	400000ac <__aeabi_uidiv>
40005812:	4601      	mov	r1, r0
40005814:	2064      	movs	r0, #100	; 0x64
40005816:	f7fa ec4a 	blx	400000ac <__aeabi_uidiv>
4000581a:	4b36      	ldr	r3, [pc, #216]	; (400058f4 <ddr3TipFreqSet+0x768>)
4000581c:	4641      	mov	r1, r8
4000581e:	681b      	ldr	r3, [r3, #0]
40005820:	4602      	mov	r2, r0
40005822:	980b      	ldr	r0, [sp, #44]	; 0x2c
40005824:	4798      	blx	r3
40005826:	6038      	str	r0, [r7, #0]
40005828:	2800      	cmp	r0, #0
4000582a:	f040 819e 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000582e:	4649      	mov	r1, r9
40005830:	4620      	mov	r0, r4
40005832:	462a      	mov	r2, r5
40005834:	f241 53ec 	movw	r3, #5612	; 0x15ec
40005838:	9600      	str	r6, [sp, #0]
4000583a:	9601      	str	r6, [sp, #4]
4000583c:	f7fe fce0 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005840:	4601      	mov	r1, r0
40005842:	6038      	str	r0, [r7, #0]
40005844:	2800      	cmp	r0, #0
40005846:	f040 8190 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
4000584a:	f241 6274 	movw	r2, #5748	; 0x1674
4000584e:	9201      	str	r2, [sp, #4]
40005850:	4a29      	ldr	r2, [pc, #164]	; (400058f8 <ddr3TipFreqSet+0x76c>)
40005852:	f06f 23fc 	mvn.w	r3, #4227922944	; 0xfc00fc00
40005856:	4620      	mov	r0, r4
40005858:	9300      	str	r3, [sp, #0]
4000585a:	9202      	str	r2, [sp, #8]
4000585c:	462a      	mov	r2, r5
4000585e:	f7ff f82f 	bl	400048c0 <ddr3TipIfPolling>
40005862:	b130      	cbz	r0, 40005872 <ddr3TipFreqSet+0x6e6>
40005864:	4925      	ldr	r1, [pc, #148]	; (400058fc <ddr3TipFreqSet+0x770>)
40005866:	780b      	ldrb	r3, [r1, #0]
40005868:	2b03      	cmp	r3, #3
4000586a:	d802      	bhi.n	40005872 <ddr3TipFreqSet+0x6e6>
4000586c:	4824      	ldr	r0, [pc, #144]	; (40005900 <ddr3TipFreqSet+0x774>)
4000586e:	f008 fdb9 	bl	4000e3e4 <mvPrintf>
40005872:	2300      	movs	r3, #0
40005874:	f04f 46c0 	mov.w	r6, #1610612736	; 0x60000000
40005878:	4620      	mov	r0, r4
4000587a:	e88d 0048 	stmia.w	sp, {r3, r6}
4000587e:	4649      	mov	r1, r9
40005880:	462a      	mov	r2, r5
40005882:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005886:	4f19      	ldr	r7, [pc, #100]	; (400058ec <ddr3TipFreqSet+0x760>)
40005888:	f7fe fcba 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000588c:	6038      	str	r0, [r7, #0]
4000588e:	2800      	cmp	r0, #0
40005890:	f040 816b 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
40005894:	4b17      	ldr	r3, [pc, #92]	; (400058f4 <ddr3TipFreqSet+0x768>)
40005896:	4621      	mov	r1, r4
40005898:	980b      	ldr	r0, [sp, #44]	; 0x2c
4000589a:	220a      	movs	r2, #10
4000589c:	681b      	ldr	r3, [r3, #0]
4000589e:	4798      	blx	r3
400058a0:	6038      	str	r0, [r7, #0]
400058a2:	2800      	cmp	r0, #0
400058a4:	f040 8161 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400058a8:	4620      	mov	r0, r4
400058aa:	4649      	mov	r1, r9
400058ac:	462a      	mov	r2, r5
400058ae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400058b2:	9600      	str	r6, [sp, #0]
400058b4:	9601      	str	r6, [sp, #4]
400058b6:	f7fe fca3 	bl	40004200 <mvHwsDdr3TipIFWrite>
400058ba:	6038      	str	r0, [r7, #0]
400058bc:	2800      	cmp	r0, #0
400058be:	f040 8154 	bne.w	40005b6a <ddr3TipFreqSet+0x9de>
400058c2:	465b      	mov	r3, fp
400058c4:	4620      	mov	r0, r4
400058c6:	4649      	mov	r1, r9
400058c8:	462a      	mov	r2, r5
400058ca:	f7fe fca9 	bl	40004220 <ddr3TipSetTiming>
400058ce:	4b0d      	ldr	r3, [pc, #52]	; (40005904 <ddr3TipFreqSet+0x778>)
400058d0:	681b      	ldr	r3, [r3, #0]
400058d2:	b1f3      	cbz	r3, 40005912 <ddr3TipFreqSet+0x786>
400058d4:	9f09      	ldr	r7, [sp, #36]	; 0x24
400058d6:	b9bf      	cbnz	r7, 40005908 <ddr3TipFreqSet+0x77c>
400058d8:	4b05      	ldr	r3, [pc, #20]	; (400058f0 <ddr3TipFreqSet+0x764>)
400058da:	4807      	ldr	r0, [pc, #28]	; (400058f8 <ddr3TipFreqSet+0x76c>)
400058dc:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
400058e0:	0189      	lsls	r1, r1, #6
400058e2:	f7fa ebe4 	blx	400000ac <__aeabi_uidiv>
400058e6:	4601      	mov	r1, r0
400058e8:	e010      	b.n	4000590c <ddr3TipFreqSet+0x780>
400058ea:	bf00      	nop
400058ec:	40020868 	andmi	r0, r2, r8, ror #16
400058f0:	40014648 	andmi	r4, r1, r8, asr #12
400058f4:	40014b04 	andmi	r4, r1, r4, lsl #22
400058f8:	000f4240 	andeq	r4, pc, r0, asr #4
400058fc:	40014169 	andmi	r4, r1, r9, ror #2
40005900:	4000fccd 	andmi	pc, r0, sp, asr #25
40005904:	40020978 	andmi	r0, r2, r8, ror r9
40005908:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
4000590c:	4620      	mov	r0, r4
4000590e:	f005 f913 	bl	4000ab38 <ddr3TipCmdAddrInitDelay>
40005912:	f241 5628 	movw	r6, #5416	; 0x1528
40005916:	2000      	movs	r0, #0
40005918:	2304      	movs	r3, #4
4000591a:	4649      	mov	r1, r9
4000591c:	e88d 0009 	stmia.w	sp, {r0, r3}
40005920:	462a      	mov	r2, r5
40005922:	4620      	mov	r0, r4
40005924:	4633      	mov	r3, r6
40005926:	f7fe fc6b 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000592a:	f8df 8280 	ldr.w	r8, [pc, #640]	; 40005bac <ddr3TipFreqSet+0xa20>
4000592e:	4601      	mov	r1, r0
40005930:	f8c8 0000 	str.w	r0, [r8]
40005934:	2800      	cmp	r0, #0
40005936:	f040 80f4 	bne.w	40005b22 <ddr3TipFreqSet+0x996>
4000593a:	2308      	movs	r3, #8
4000593c:	e88d 0048 	stmia.w	sp, {r3, r6}
40005940:	4b92      	ldr	r3, [pc, #584]	; (40005b8c <ddr3TipFreqSet+0xa00>)
40005942:	4620      	mov	r0, r4
40005944:	462a      	mov	r2, r5
40005946:	9302      	str	r3, [sp, #8]
40005948:	460b      	mov	r3, r1
4000594a:	f7fe ffb9 	bl	400048c0 <ddr3TipIfPolling>
4000594e:	b130      	cbz	r0, 4000595e <ddr3TipFreqSet+0x7d2>
40005950:	488f      	ldr	r0, [pc, #572]	; (40005b90 <ddr3TipFreqSet+0xa04>)
40005952:	7803      	ldrb	r3, [r0, #0]
40005954:	2b03      	cmp	r3, #3
40005956:	d802      	bhi.n	4000595e <ddr3TipFreqSet+0x7d2>
40005958:	488e      	ldr	r0, [pc, #568]	; (40005b94 <ddr3TipFreqSet+0xa08>)
4000595a:	f008 fd43 	bl	4000e3e4 <mvPrintf>
4000595e:	f241 4618 	movw	r6, #5144	; 0x1418
40005962:	2102      	movs	r1, #2
40005964:	f640 731f 	movw	r3, #3871	; 0xf1f
40005968:	4620      	mov	r0, r4
4000596a:	e88d 000a 	stmia.w	sp, {r1, r3}
4000596e:	462a      	mov	r2, r5
40005970:	4649      	mov	r1, r9
40005972:	4633      	mov	r3, r6
40005974:	f7fe fc44 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005978:	f8df 8230 	ldr.w	r8, [pc, #560]	; 40005bac <ddr3TipFreqSet+0xa20>
4000597c:	4601      	mov	r1, r0
4000597e:	f8c8 0000 	str.w	r0, [r8]
40005982:	2800      	cmp	r0, #0
40005984:	f040 80cd 	bne.w	40005b22 <ddr3TipFreqSet+0x996>
40005988:	231f      	movs	r3, #31
4000598a:	e88d 0048 	stmia.w	sp, {r3, r6}
4000598e:	4b7f      	ldr	r3, [pc, #508]	; (40005b8c <ddr3TipFreqSet+0xa00>)
40005990:	4620      	mov	r0, r4
40005992:	462a      	mov	r2, r5
40005994:	9302      	str	r3, [sp, #8]
40005996:	460b      	mov	r3, r1
40005998:	f7fe ff92 	bl	400048c0 <ddr3TipIfPolling>
4000599c:	b130      	cbz	r0, 400059ac <ddr3TipFreqSet+0x820>
4000599e:	497c      	ldr	r1, [pc, #496]	; (40005b90 <ddr3TipFreqSet+0xa04>)
400059a0:	780b      	ldrb	r3, [r1, #0]
400059a2:	2b03      	cmp	r3, #3
400059a4:	d802      	bhi.n	400059ac <ddr3TipFreqSet+0x820>
400059a6:	487c      	ldr	r0, [pc, #496]	; (40005b98 <ddr3TipFreqSet+0xa0c>)
400059a8:	f008 fd1c 	bl	4000e3e4 <mvPrintf>
400059ac:	2200      	movs	r2, #0
400059ae:	2302      	movs	r3, #2
400059b0:	4620      	mov	r0, r4
400059b2:	e88d 000c 	stmia.w	sp, {r2, r3}
400059b6:	4649      	mov	r1, r9
400059b8:	462a      	mov	r2, r5
400059ba:	f241 5328 	movw	r3, #5416	; 0x1528
400059be:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 40005bac <ddr3TipFreqSet+0xa20>
400059c2:	f7fe fc1d 	bl	40004200 <mvHwsDdr3TipIFWrite>
400059c6:	f8c8 0000 	str.w	r0, [r8]
400059ca:	2800      	cmp	r0, #0
400059cc:	f040 80a9 	bne.w	40005b22 <ddr3TipFreqSet+0x996>
400059d0:	4620      	mov	r0, r4
400059d2:	4649      	mov	r1, r9
400059d4:	462a      	mov	r2, r5
400059d6:	f241 43b0 	movw	r3, #5296	; 0x14b0
400059da:	2701      	movs	r7, #1
400059dc:	9700      	str	r7, [sp, #0]
400059de:	9701      	str	r7, [sp, #4]
400059e0:	f7fe fc0e 	bl	40004200 <mvHwsDdr3TipIFWrite>
400059e4:	f8c8 0000 	str.w	r0, [r8]
400059e8:	2800      	cmp	r0, #0
400059ea:	f040 809a 	bne.w	40005b22 <ddr3TipFreqSet+0x996>
400059ee:	9a07      	ldr	r2, [sp, #28]
400059f0:	2174      	movs	r1, #116	; 0x74
400059f2:	486a      	ldr	r0, [pc, #424]	; (40005b9c <ddr3TipFreqSet+0xa10>)
400059f4:	5c83      	ldrb	r3, [r0, r2]
400059f6:	4620      	mov	r0, r4
400059f8:	9101      	str	r1, [sp, #4]
400059fa:	4649      	mov	r1, r9
400059fc:	f003 020e 	and.w	r2, r3, #14
40005a00:	f003 0301 	and.w	r3, r3, #1
40005a04:	009b      	lsls	r3, r3, #2
40005a06:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40005a0a:	462a      	mov	r2, r5
40005a0c:	9300      	str	r3, [sp, #0]
40005a0e:	f241 53d0 	movw	r3, #5584	; 0x15d0
40005a12:	f7fe fbf5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005a16:	f8c8 0000 	str.w	r0, [r8]
40005a1a:	2800      	cmp	r0, #0
40005a1c:	f040 8081 	bne.w	40005b22 <ddr3TipFreqSet+0x996>
40005a20:	9b08      	ldr	r3, [sp, #32]
40005a22:	4649      	mov	r1, r9
40005a24:	485e      	ldr	r0, [pc, #376]	; (40005ba0 <ddr3TipFreqSet+0xa14>)
40005a26:	f44f 6ac7 	mov.w	sl, #1592	; 0x638
40005a2a:	4e5e      	ldr	r6, [pc, #376]	; (40005ba4 <ddr3TipFreqSet+0xa18>)
40005a2c:	5cc2      	ldrb	r2, [r0, r3]
40005a2e:	4620      	mov	r0, r4
40005a30:	6833      	ldr	r3, [r6, #0]
40005a32:	f8cd a004 	str.w	sl, [sp, #4]
40005a36:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40005a3a:	462a      	mov	r2, r5
40005a3c:	9300      	str	r3, [sp, #0]
40005a3e:	f241 53d8 	movw	r3, #5592	; 0x15d8
40005a42:	f7fe fbdd 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005a46:	f8c8 0000 	str.w	r0, [r8]
40005a4a:	2800      	cmp	r0, #0
40005a4c:	d169      	bne.n	40005b22 <ddr3TipFreqSet+0x996>
40005a4e:	9907      	ldr	r1, [sp, #28]
40005a50:	9a08      	ldr	r2, [sp, #32]
40005a52:	9807      	ldr	r0, [sp, #28]
40005a54:	1a8b      	subs	r3, r1, r2
40005a56:	3106      	adds	r1, #6
40005a58:	1e42      	subs	r2, r0, #1
40005a5a:	4620      	mov	r0, r4
40005a5c:	0312      	lsls	r2, r2, #12
40005a5e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
40005a62:	1c59      	adds	r1, r3, #1
40005a64:	3306      	adds	r3, #6
40005a66:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
40005a6a:	4649      	mov	r1, r9
40005a6c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
40005a70:	4b4d      	ldr	r3, [pc, #308]	; (40005ba8 <ddr3TipFreqSet+0xa1c>)
40005a72:	9200      	str	r2, [sp, #0]
40005a74:	462a      	mov	r2, r5
40005a76:	9301      	str	r3, [sp, #4]
40005a78:	f241 4328 	movw	r3, #5160	; 0x1428
40005a7c:	f7fe fbc0 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005a80:	f8c8 0000 	str.w	r0, [r8]
40005a84:	2800      	cmp	r0, #0
40005a86:	d14c      	bne.n	40005b22 <ddr3TipFreqSet+0x996>
40005a88:	9908      	ldr	r1, [sp, #32]
40005a8a:	4620      	mov	r0, r4
40005a8c:	1d4b      	adds	r3, r1, #5
40005a8e:	1e4a      	subs	r2, r1, #1
40005a90:	4649      	mov	r1, r9
40005a92:	031b      	lsls	r3, r3, #12
40005a94:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
40005a98:	462a      	mov	r2, r5
40005a9a:	f043 0391 	orr.w	r3, r3, #145	; 0x91
40005a9e:	9300      	str	r3, [sp, #0]
40005aa0:	f64f 73ff 	movw	r3, #65535	; 0xffff
40005aa4:	9301      	str	r3, [sp, #4]
40005aa6:	f241 437c 	movw	r3, #5244	; 0x147c
40005aaa:	f7fe fba9 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005aae:	f8c8 0000 	str.w	r0, [r8]
40005ab2:	2800      	cmp	r0, #0
40005ab4:	d135      	bne.n	40005b22 <ddr3TipFreqSet+0x996>
40005ab6:	230f      	movs	r3, #15
40005ab8:	462a      	mov	r2, r5
40005aba:	9300      	str	r3, [sp, #0]
40005abc:	4620      	mov	r0, r4
40005abe:	9301      	str	r3, [sp, #4]
40005ac0:	4649      	mov	r1, r9
40005ac2:	f241 439c 	movw	r3, #5276	; 0x149c
40005ac6:	f7fe fb9b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005aca:	4602      	mov	r2, r0
40005acc:	f8c8 0000 	str.w	r0, [r8]
40005ad0:	bb38      	cbnz	r0, 40005b22 <ddr3TipFreqSet+0x996>
40005ad2:	9807      	ldr	r0, [sp, #28]
40005ad4:	4931      	ldr	r1, [pc, #196]	; (40005b9c <ddr3TipFreqSet+0xa10>)
40005ad6:	5c0b      	ldrb	r3, [r1, r0]
40005ad8:	4620      	mov	r0, r4
40005ada:	f003 010e 	and.w	r1, r3, #14
40005ade:	f003 0301 	and.w	r3, r3, #1
40005ae2:	009b      	lsls	r3, r3, #2
40005ae4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
40005ae8:	4639      	mov	r1, r7
40005aea:	9300      	str	r3, [sp, #0]
40005aec:	2374      	movs	r3, #116	; 0x74
40005aee:	9301      	str	r3, [sp, #4]
40005af0:	f241 53d0 	movw	r3, #5584	; 0x15d0
40005af4:	f7fe fb84 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005af8:	f8c8 0000 	str.w	r0, [r8]
40005afc:	b988      	cbnz	r0, 40005b22 <ddr3TipFreqSet+0x996>
40005afe:	9808      	ldr	r0, [sp, #32]
40005b00:	2208      	movs	r2, #8
40005b02:	4927      	ldr	r1, [pc, #156]	; (40005ba0 <ddr3TipFreqSet+0xa14>)
40005b04:	6836      	ldr	r6, [r6, #0]
40005b06:	5c0b      	ldrb	r3, [r1, r0]
40005b08:	4620      	mov	r0, r4
40005b0a:	a914      	add	r1, sp, #80	; 0x50
40005b0c:	f8cd a000 	str.w	sl, [sp]
40005b10:	ea46 06c3 	orr.w	r6, r6, r3, lsl #3
40005b14:	4633      	mov	r3, r6
40005b16:	f7ff fae1 	bl	400050dc <ddr3TipWriteMRSCmd>
40005b1a:	4602      	mov	r2, r0
40005b1c:	f8c8 0000 	str.w	r0, [r8]
40005b20:	b120      	cbz	r0, 40005b2c <ddr3TipFreqSet+0x9a0>
40005b22:	f006 f91b 	bl	4000bd5c <gtBreakOnFail>
40005b26:	f8d8 0000 	ldr.w	r0, [r8]
40005b2a:	e02b      	b.n	40005b84 <ddr3TipFreqSet+0x9f8>
40005b2c:	4620      	mov	r0, r4
40005b2e:	4639      	mov	r1, r7
40005b30:	f241 53d8 	movw	r3, #5592	; 0x15d8
40005b34:	e88d 0440 	stmia.w	sp, {r6, sl}
40005b38:	f7fe fb62 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005b3c:	f8c8 0000 	str.w	r0, [r8]
40005b40:	b120      	cbz	r0, 40005b4c <ddr3TipFreqSet+0x9c0>
40005b42:	f006 f90b 	bl	4000bd5c <gtBreakOnFail>
40005b46:	4b19      	ldr	r3, [pc, #100]	; (40005bac <ddr3TipFreqSet+0xa20>)
40005b48:	6818      	ldr	r0, [r3, #0]
40005b4a:	e01b      	b.n	40005b84 <ddr3TipFreqSet+0x9f8>
40005b4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
40005b4e:	b182      	cbz	r2, 40005b72 <ddr3TipFreqSet+0x9e6>
40005b50:	2308      	movs	r3, #8
40005b52:	4620      	mov	r0, r4
40005b54:	9300      	str	r3, [sp, #0]
40005b56:	4649      	mov	r1, r9
40005b58:	9301      	str	r3, [sp, #4]
40005b5a:	462a      	mov	r2, r5
40005b5c:	f241 63d8 	movw	r3, #5848	; 0x16d8
40005b60:	4f12      	ldr	r7, [pc, #72]	; (40005bac <ddr3TipFreqSet+0xa20>)
40005b62:	f7fe fb4d 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005b66:	6038      	str	r0, [r7, #0]
40005b68:	b118      	cbz	r0, 40005b72 <ddr3TipFreqSet+0x9e6>
40005b6a:	f006 f8f7 	bl	4000bd5c <gtBreakOnFail>
40005b6e:	6838      	ldr	r0, [r7, #0]
40005b70:	e008      	b.n	40005b84 <ddr3TipFreqSet+0x9f8>
40005b72:	9f06      	ldr	r7, [sp, #24]
40005b74:	3501      	adds	r5, #1
40005b76:	3758      	adds	r7, #88	; 0x58
40005b78:	9706      	str	r7, [sp, #24]
40005b7a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
40005b7c:	42bd      	cmp	r5, r7
40005b7e:	f67f ab52 	bls.w	40005226 <ddr3TipFreqSet+0x9a>
40005b82:	2000      	movs	r0, #0
40005b84:	b017      	add	sp, #92	; 0x5c
40005b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005b8a:	bf00      	nop
40005b8c:	000f4240 	andeq	r4, pc, r0, asr #4
40005b90:	40014169 	andmi	r4, r1, r9, ror #2
40005b94:	4000fceb 	andmi	pc, r0, fp, ror #25
40005b98:	4000fd08 	andmi	pc, r0, r8, lsl #26
40005b9c:	4001486c 	andmi	r4, r1, ip, ror #16
40005ba0:	40014808 	andmi	r4, r1, r8, lsl #16
40005ba4:	40014208 	andmi	r4, r1, r8, lsl #4
40005ba8:	000ffff0 	strdeq	pc, [pc], -r0
40005bac:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipResetFifoPtr:

40005bb0 <ddr3TipResetFifoPtr>:
ddr3TipResetFifoPtr():
40005bb0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
40005bb4:	2200      	movs	r2, #0
40005bb6:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
40005bba:	2101      	movs	r1, #1
40005bbc:	e88d 000c 	stmia.w	sp, {r2, r3}
40005bc0:	f241 53c8 	movw	r3, #5576	; 0x15c8
40005bc4:	4606      	mov	r6, r0
40005bc6:	f7fe fb1b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005bca:	4c2b      	ldr	r4, [pc, #172]	; (40005c78 <ddr3TipResetFifoPtr+0xc8>)
40005bcc:	4602      	mov	r2, r0
40005bce:	6020      	str	r0, [r4, #0]
40005bd0:	2800      	cmp	r0, #0
40005bd2:	d14c      	bne.n	40005c6e <ddr3TipResetFifoPtr+0xbe>
40005bd4:	2501      	movs	r5, #1
40005bd6:	4630      	mov	r0, r6
40005bd8:	f241 53b8 	movw	r3, #5560	; 0x15b8
40005bdc:	f04f 0809 	mov.w	r8, #9
40005be0:	4629      	mov	r1, r5
40005be2:	e88d 0120 	stmia.w	sp, {r5, r8}
40005be6:	f7fe fb0b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005bea:	4602      	mov	r2, r0
40005bec:	6020      	str	r0, [r4, #0]
40005bee:	2800      	cmp	r0, #0
40005bf0:	d13d      	bne.n	40005c6e <ddr3TipResetFifoPtr+0xbe>
40005bf2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40005bf6:	4630      	mov	r0, r6
40005bf8:	9300      	str	r3, [sp, #0]
40005bfa:	4629      	mov	r1, r5
40005bfc:	9301      	str	r3, [sp, #4]
40005bfe:	f241 53b0 	movw	r3, #5552	; 0x15b0
40005c02:	f7fe fafd 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005c06:	4602      	mov	r2, r0
40005c08:	6020      	str	r0, [r4, #0]
40005c0a:	2800      	cmp	r0, #0
40005c0c:	d12f      	bne.n	40005c6e <ddr3TipResetFifoPtr+0xbe>
40005c0e:	9000      	str	r0, [sp, #0]
40005c10:	4629      	mov	r1, r5
40005c12:	4630      	mov	r0, r6
40005c14:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005c18:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
40005c1c:	9701      	str	r7, [sp, #4]
40005c1e:	f7fe faef 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005c22:	4602      	mov	r2, r0
40005c24:	6020      	str	r0, [r4, #0]
40005c26:	bb10      	cbnz	r0, 40005c6e <ddr3TipResetFifoPtr+0xbe>
40005c28:	4630      	mov	r0, r6
40005c2a:	4629      	mov	r1, r5
40005c2c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40005c30:	9700      	str	r7, [sp, #0]
40005c32:	9701      	str	r7, [sp, #4]
40005c34:	f7fe fae4 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005c38:	4602      	mov	r2, r0
40005c3a:	6020      	str	r0, [r4, #0]
40005c3c:	b9b8      	cbnz	r0, 40005c6e <ddr3TipResetFifoPtr+0xbe>
40005c3e:	2308      	movs	r3, #8
40005c40:	4630      	mov	r0, r6
40005c42:	e88d 0108 	stmia.w	sp, {r3, r8}
40005c46:	4629      	mov	r1, r5
40005c48:	f241 53b8 	movw	r3, #5560	; 0x15b8
40005c4c:	f7fe fad8 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005c50:	4602      	mov	r2, r0
40005c52:	6020      	str	r0, [r4, #0]
40005c54:	b958      	cbnz	r0, 40005c6e <ddr3TipResetFifoPtr+0xbe>
40005c56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
40005c5a:	4630      	mov	r0, r6
40005c5c:	9300      	str	r3, [sp, #0]
40005c5e:	4629      	mov	r1, r5
40005c60:	9301      	str	r3, [sp, #4]
40005c62:	f241 53b4 	movw	r3, #5556	; 0x15b4
40005c66:	f7fe facb 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005c6a:	6020      	str	r0, [r4, #0]
40005c6c:	b110      	cbz	r0, 40005c74 <ddr3TipResetFifoPtr+0xc4>
40005c6e:	f006 f875 	bl	4000bd5c <gtBreakOnFail>
40005c72:	6820      	ldr	r0, [r4, #0]
40005c74:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
40005c78:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDDR3ResetPhyRegs:

40005c7c <ddr3TipDDR3ResetPhyRegs>:
ddr3TipDDR3ResetPhyRegs():
40005c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005c80:	2102      	movs	r1, #2
40005c82:	b087      	sub	sp, #28
40005c84:	4605      	mov	r5, r0
40005c86:	f005 f9d1 	bl	4000b02c <ddr3TipDevAttrGet>
40005c8a:	4b76      	ldr	r3, [pc, #472]	; (40005e64 <ddr3TipDDR3ResetPhyRegs+0x1e8>)
40005c8c:	681a      	ldr	r2, [r3, #0]
40005c8e:	7812      	ldrb	r2, [r2, #0]
40005c90:	b2c0      	uxtb	r0, r0
40005c92:	9005      	str	r0, [sp, #20]
40005c94:	07d0      	lsls	r0, r2, #31
40005c96:	f140 80c7 	bpl.w	40005e28 <ddr3TipDDR3ResetPhyRegs+0x1ac>
40005c9a:	2400      	movs	r4, #0
40005c9c:	4699      	mov	r9, r3
40005c9e:	4f72      	ldr	r7, [pc, #456]	; (40005e68 <ddr3TipDDR3ResetPhyRegs+0x1ec>)
40005ca0:	f8df a1d4 	ldr.w	sl, [pc, #468]	; 40005e78 <ddr3TipDDR3ResetPhyRegs+0x1fc>
40005ca4:	4e71      	ldr	r6, [pc, #452]	; (40005e6c <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40005ca6:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 40005e7c <ddr3TipDDR3ResetPhyRegs+0x200>
40005caa:	e0b9      	b.n	40005e20 <ddr3TipDDR3ResetPhyRegs+0x1a4>
40005cac:	f8d9 3000 	ldr.w	r3, [r9]
40005cb0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005cb4:	fa43 f304 	asr.w	r3, r3, r4
40005cb8:	07d9      	lsls	r1, r3, #31
40005cba:	f140 80b0 	bpl.w	40005e1e <ddr3TipDDR3ResetPhyRegs+0x1a2>
40005cbe:	2100      	movs	r1, #0
40005cc0:	9400      	str	r4, [sp, #0]
40005cc2:	9101      	str	r1, [sp, #4]
40005cc4:	4628      	mov	r0, r5
40005cc6:	683b      	ldr	r3, [r7, #0]
40005cc8:	460a      	mov	r2, r1
40005cca:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 40005e6c <ddr3TipDDR3ResetPhyRegs+0x1f0>
40005cce:	009b      	lsls	r3, r3, #2
40005cd0:	9302      	str	r3, [sp, #8]
40005cd2:	f8da 3000 	ldr.w	r3, [sl]
40005cd6:	9303      	str	r3, [sp, #12]
40005cd8:	460b      	mov	r3, r1
40005cda:	f7fe fecd 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005cde:	4601      	mov	r1, r0
40005ce0:	6030      	str	r0, [r6, #0]
40005ce2:	2800      	cmp	r0, #0
40005ce4:	f040 8096 	bne.w	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005ce8:	9001      	str	r0, [sp, #4]
40005cea:	460a      	mov	r2, r1
40005cec:	9400      	str	r4, [sp, #0]
40005cee:	4628      	mov	r0, r5
40005cf0:	683b      	ldr	r3, [r7, #0]
40005cf2:	009b      	lsls	r3, r3, #2
40005cf4:	3302      	adds	r3, #2
40005cf6:	9302      	str	r3, [sp, #8]
40005cf8:	f8db 3000 	ldr.w	r3, [fp]
40005cfc:	9303      	str	r3, [sp, #12]
40005cfe:	460b      	mov	r3, r1
40005d00:	f7fe feba 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005d04:	4601      	mov	r1, r0
40005d06:	6030      	str	r0, [r6, #0]
40005d08:	2800      	cmp	r0, #0
40005d0a:	f040 8083 	bne.w	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005d0e:	9001      	str	r0, [sp, #4]
40005d10:	4628      	mov	r0, r5
40005d12:	9400      	str	r4, [sp, #0]
40005d14:	683b      	ldr	r3, [r7, #0]
40005d16:	4a56      	ldr	r2, [pc, #344]	; (40005e70 <ddr3TipDDR3ResetPhyRegs+0x1f4>)
40005d18:	009b      	lsls	r3, r3, #2
40005d1a:	3303      	adds	r3, #3
40005d1c:	9302      	str	r3, [sp, #8]
40005d1e:	6813      	ldr	r3, [r2, #0]
40005d20:	460a      	mov	r2, r1
40005d22:	9303      	str	r3, [sp, #12]
40005d24:	460b      	mov	r3, r1
40005d26:	f7fe fea7 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005d2a:	4601      	mov	r1, r0
40005d2c:	6030      	str	r0, [r6, #0]
40005d2e:	2800      	cmp	r0, #0
40005d30:	d170      	bne.n	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005d32:	9001      	str	r0, [sp, #4]
40005d34:	460a      	mov	r2, r1
40005d36:	9400      	str	r4, [sp, #0]
40005d38:	4628      	mov	r0, r5
40005d3a:	683b      	ldr	r3, [r7, #0]
40005d3c:	009b      	lsls	r3, r3, #2
40005d3e:	3301      	adds	r3, #1
40005d40:	9302      	str	r3, [sp, #8]
40005d42:	4b4c      	ldr	r3, [pc, #304]	; (40005e74 <ddr3TipDDR3ResetPhyRegs+0x1f8>)
40005d44:	681b      	ldr	r3, [r3, #0]
40005d46:	9303      	str	r3, [sp, #12]
40005d48:	460b      	mov	r3, r1
40005d4a:	f7fe fe95 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005d4e:	4601      	mov	r1, r0
40005d50:	6030      	str	r0, [r6, #0]
40005d52:	2800      	cmp	r0, #0
40005d54:	d15e      	bne.n	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005d56:	9001      	str	r0, [sp, #4]
40005d58:	460a      	mov	r2, r1
40005d5a:	9400      	str	r4, [sp, #0]
40005d5c:	683b      	ldr	r3, [r7, #0]
40005d5e:	9003      	str	r0, [sp, #12]
40005d60:	4628      	mov	r0, r5
40005d62:	011b      	lsls	r3, r3, #4
40005d64:	331f      	adds	r3, #31
40005d66:	9302      	str	r3, [sp, #8]
40005d68:	460b      	mov	r3, r1
40005d6a:	f7fe fe85 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005d6e:	4601      	mov	r1, r0
40005d70:	6030      	str	r0, [r6, #0]
40005d72:	2800      	cmp	r0, #0
40005d74:	d14e      	bne.n	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005d76:	9001      	str	r0, [sp, #4]
40005d78:	460a      	mov	r2, r1
40005d7a:	9400      	str	r4, [sp, #0]
40005d7c:	683b      	ldr	r3, [r7, #0]
40005d7e:	9003      	str	r0, [sp, #12]
40005d80:	4628      	mov	r0, r5
40005d82:	011b      	lsls	r3, r3, #4
40005d84:	335f      	adds	r3, #95	; 0x5f
40005d86:	9302      	str	r3, [sp, #8]
40005d88:	460b      	mov	r3, r1
40005d8a:	f7fe fe75 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005d8e:	4601      	mov	r1, r0
40005d90:	6030      	str	r0, [r6, #0]
40005d92:	2800      	cmp	r0, #0
40005d94:	d13e      	bne.n	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005d96:	9001      	str	r0, [sp, #4]
40005d98:	460a      	mov	r2, r1
40005d9a:	9400      	str	r4, [sp, #0]
40005d9c:	683b      	ldr	r3, [r7, #0]
40005d9e:	9003      	str	r0, [sp, #12]
40005da0:	4628      	mov	r0, r5
40005da2:	011b      	lsls	r3, r3, #4
40005da4:	3314      	adds	r3, #20
40005da6:	9302      	str	r3, [sp, #8]
40005da8:	460b      	mov	r3, r1
40005daa:	f7fe fe65 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005dae:	4601      	mov	r1, r0
40005db0:	6030      	str	r0, [r6, #0]
40005db2:	2800      	cmp	r0, #0
40005db4:	d12e      	bne.n	40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005db6:	9001      	str	r0, [sp, #4]
40005db8:	460a      	mov	r2, r1
40005dba:	9400      	str	r4, [sp, #0]
40005dbc:	683b      	ldr	r3, [r7, #0]
40005dbe:	9003      	str	r0, [sp, #12]
40005dc0:	4628      	mov	r0, r5
40005dc2:	011b      	lsls	r3, r3, #4
40005dc4:	3354      	adds	r3, #84	; 0x54
40005dc6:	9302      	str	r3, [sp, #8]
40005dc8:	460b      	mov	r3, r1
40005dca:	f7fe fe55 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005dce:	6030      	str	r0, [r6, #0]
40005dd0:	2800      	cmp	r0, #0
40005dd2:	d13b      	bne.n	40005e4c <ddr3TipDDR3ResetPhyRegs+0x1d0>
40005dd4:	2100      	movs	r1, #0
40005dd6:	9400      	str	r4, [sp, #0]
40005dd8:	9101      	str	r1, [sp, #4]
40005dda:	4628      	mov	r0, r5
40005ddc:	683b      	ldr	r3, [r7, #0]
40005dde:	460a      	mov	r2, r1
40005de0:	9103      	str	r1, [sp, #12]
40005de2:	f8df 8088 	ldr.w	r8, [pc, #136]	; 40005e6c <ddr3TipDDR3ResetPhyRegs+0x1f0>
40005de6:	011b      	lsls	r3, r3, #4
40005de8:	3315      	adds	r3, #21
40005dea:	9302      	str	r3, [sp, #8]
40005dec:	460b      	mov	r3, r1
40005dee:	f7fe fe43 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005df2:	4601      	mov	r1, r0
40005df4:	6030      	str	r0, [r6, #0]
40005df6:	b968      	cbnz	r0, 40005e14 <ddr3TipDDR3ResetPhyRegs+0x198>
40005df8:	9001      	str	r0, [sp, #4]
40005dfa:	460a      	mov	r2, r1
40005dfc:	9400      	str	r4, [sp, #0]
40005dfe:	683b      	ldr	r3, [r7, #0]
40005e00:	9003      	str	r0, [sp, #12]
40005e02:	4628      	mov	r0, r5
40005e04:	011b      	lsls	r3, r3, #4
40005e06:	3355      	adds	r3, #85	; 0x55
40005e08:	9302      	str	r3, [sp, #8]
40005e0a:	460b      	mov	r3, r1
40005e0c:	f7fe fe34 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005e10:	6030      	str	r0, [r6, #0]
40005e12:	b120      	cbz	r0, 40005e1e <ddr3TipDDR3ResetPhyRegs+0x1a2>
40005e14:	f005 ffa2 	bl	4000bd5c <gtBreakOnFail>
40005e18:	f8d8 0000 	ldr.w	r0, [r8]
40005e1c:	e01e      	b.n	40005e5c <ddr3TipDDR3ResetPhyRegs+0x1e0>
40005e1e:	3401      	adds	r4, #1
40005e20:	9b05      	ldr	r3, [sp, #20]
40005e22:	429c      	cmp	r4, r3
40005e24:	f4ff af42 	bcc.w	40005cac <ddr3TipDDR3ResetPhyRegs+0x30>
40005e28:	4f10      	ldr	r7, [pc, #64]	; (40005e6c <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40005e2a:	24db      	movs	r4, #219	; 0xdb
40005e2c:	2600      	movs	r6, #0
40005e2e:	f240 180b 	movw	r8, #267	; 0x10b
40005e32:	2101      	movs	r1, #1
40005e34:	233f      	movs	r3, #63	; 0x3f
40005e36:	4628      	mov	r0, r5
40005e38:	9303      	str	r3, [sp, #12]
40005e3a:	2200      	movs	r2, #0
40005e3c:	460b      	mov	r3, r1
40005e3e:	9600      	str	r6, [sp, #0]
40005e40:	9601      	str	r6, [sp, #4]
40005e42:	9402      	str	r4, [sp, #8]
40005e44:	f7fe fe18 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005e48:	6038      	str	r0, [r7, #0]
40005e4a:	b120      	cbz	r0, 40005e56 <ddr3TipDDR3ResetPhyRegs+0x1da>
40005e4c:	f005 ff86 	bl	4000bd5c <gtBreakOnFail>
40005e50:	4b06      	ldr	r3, [pc, #24]	; (40005e6c <ddr3TipDDR3ResetPhyRegs+0x1f0>)
40005e52:	6818      	ldr	r0, [r3, #0]
40005e54:	e002      	b.n	40005e5c <ddr3TipDDR3ResetPhyRegs+0x1e0>
40005e56:	340c      	adds	r4, #12
40005e58:	4544      	cmp	r4, r8
40005e5a:	d1ea      	bne.n	40005e32 <ddr3TipDDR3ResetPhyRegs+0x1b6>
40005e5c:	b007      	add	sp, #28
40005e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005e62:	bf00      	nop
40005e64:	400205d8 	ldrdmi	r0, [r2], -r8
40005e68:	40020968 	andmi	r0, r2, r8, ror #18
40005e6c:	40020868 	andmi	r0, r2, r8, ror #16
40005e70:	400141f8 	strdmi	r4, [r1], -r8
40005e74:	4001419c 	mulmi	r1, ip, r1
40005e78:	40020974 	andmi	r0, r2, r4, ror r9
40005e7c:	40020988 	andmi	r0, r2, r8, lsl #19

Disassembly of section .text.ddr3TipRestoreDunitRegs:

40005e80 <ddr3TipRestoreDunitRegs>:
ddr3TipRestoreDunitRegs():
40005e80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
40005e82:	2501      	movs	r5, #1
40005e84:	2200      	movs	r2, #0
40005e86:	f241 43cc 	movw	r3, #5324	; 0x14cc
40005e8a:	4629      	mov	r1, r5
40005e8c:	4606      	mov	r6, r0
40005e8e:	9500      	str	r5, [sp, #0]
40005e90:	9501      	str	r5, [sp, #4]
40005e92:	f7fe f9b5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005e96:	4c1f      	ldr	r4, [pc, #124]	; (40005f14 <ddr3TipRestoreDunitRegs+0x94>)
40005e98:	4602      	mov	r2, r0
40005e9a:	6020      	str	r0, [r4, #0]
40005e9c:	b9e0      	cbnz	r0, 40005ed8 <ddr3TipRestoreDunitRegs+0x58>
40005e9e:	4b1e      	ldr	r3, [pc, #120]	; (40005f18 <ddr3TipRestoreDunitRegs+0x98>)
40005ea0:	4630      	mov	r0, r6
40005ea2:	4629      	mov	r1, r5
40005ea4:	781b      	ldrb	r3, [r3, #0]
40005ea6:	00db      	lsls	r3, r3, #3
40005ea8:	9300      	str	r3, [sp, #0]
40005eaa:	2318      	movs	r3, #24
40005eac:	9301      	str	r3, [sp, #4]
40005eae:	f241 43cc 	movw	r3, #5324	; 0x14cc
40005eb2:	f7fe f9a5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005eb6:	4602      	mov	r2, r0
40005eb8:	6020      	str	r0, [r4, #0]
40005eba:	b968      	cbnz	r0, 40005ed8 <ddr3TipRestoreDunitRegs+0x58>
40005ebc:	f64f 73ff 	movw	r3, #65535	; 0xffff
40005ec0:	f04f 3eff 	mov.w	lr, #4294967295
40005ec4:	4630      	mov	r0, r6
40005ec6:	e88d 4008 	stmia.w	sp, {r3, lr}
40005eca:	4629      	mov	r1, r5
40005ecc:	f241 03fc 	movw	r3, #4348	; 0x10fc
40005ed0:	f7fe f996 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005ed4:	6020      	str	r0, [r4, #0]
40005ed6:	b118      	cbz	r0, 40005ee0 <ddr3TipRestoreDunitRegs+0x60>
40005ed8:	f005 ff40 	bl	4000bd5c <gtBreakOnFail>
40005edc:	6820      	ldr	r0, [r4, #0]
40005ede:	e018      	b.n	40005f12 <ddr3TipRestoreDunitRegs+0x92>
40005ee0:	4d0e      	ldr	r5, [pc, #56]	; (40005f1c <ddr3TipRestoreDunitRegs+0x9c>)
40005ee2:	f505 7719 	add.w	r7, r5, #612	; 0x264
40005ee6:	f855 3c04 	ldr.w	r3, [r5, #-4]
40005eea:	4630      	mov	r0, r6
40005eec:	2101      	movs	r1, #1
40005eee:	2200      	movs	r2, #0
40005ef0:	9300      	str	r3, [sp, #0]
40005ef2:	682b      	ldr	r3, [r5, #0]
40005ef4:	9301      	str	r3, [sp, #4]
40005ef6:	f855 3c08 	ldr.w	r3, [r5, #-8]
40005efa:	f7fe f981 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005efe:	6020      	str	r0, [r4, #0]
40005f00:	b120      	cbz	r0, 40005f0c <ddr3TipRestoreDunitRegs+0x8c>
40005f02:	f005 ff2b 	bl	4000bd5c <gtBreakOnFail>
40005f06:	4b03      	ldr	r3, [pc, #12]	; (40005f14 <ddr3TipRestoreDunitRegs+0x94>)
40005f08:	6818      	ldr	r0, [r3, #0]
40005f0a:	e002      	b.n	40005f12 <ddr3TipRestoreDunitRegs+0x92>
40005f0c:	350c      	adds	r5, #12
40005f0e:	42bd      	cmp	r5, r7
40005f10:	d1e9      	bne.n	40005ee6 <ddr3TipRestoreDunitRegs+0x66>
40005f12:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
40005f14:	40020868 	andmi	r0, r2, r8, ror #16
40005f18:	400205e0 	andmi	r0, r2, r0, ror #11
40005f1c:	40011c50 	andmi	r1, r1, r0, asr ip

Disassembly of section .text.ddr3TipAdllRegsBypass:

40005f20 <ddr3TipAdllRegsBypass>:
ddr3TipAdllRegsBypass():
40005f20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40005f24:	468b      	mov	fp, r1
40005f26:	b087      	sub	sp, #28
40005f28:	2102      	movs	r1, #2
40005f2a:	4606      	mov	r6, r0
40005f2c:	4692      	mov	sl, r2
40005f2e:	f005 f87d 	bl	4000b02c <ddr3TipDevAttrGet>
40005f32:	4f22      	ldr	r7, [pc, #136]	; (40005fbc <ddr3TipAdllRegsBypass+0x9c>)
40005f34:	683b      	ldr	r3, [r7, #0]
40005f36:	b2c0      	uxtb	r0, r0
40005f38:	9005      	str	r0, [sp, #20]
40005f3a:	7818      	ldrb	r0, [r3, #0]
40005f3c:	f010 0001 	ands.w	r0, r0, #1
40005f40:	d039      	beq.n	40005fb6 <ddr3TipAdllRegsBypass+0x96>
40005f42:	2400      	movs	r4, #0
40005f44:	4d1e      	ldr	r5, [pc, #120]	; (40005fc0 <ddr3TipAdllRegsBypass+0xa0>)
40005f46:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40005fc4 <ddr3TipAdllRegsBypass+0xa4>
40005f4a:	e030      	b.n	40005fae <ddr3TipAdllRegsBypass+0x8e>
40005f4c:	683b      	ldr	r3, [r7, #0]
40005f4e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40005f52:	fa43 f304 	asr.w	r3, r3, r4
40005f56:	07db      	lsls	r3, r3, #31
40005f58:	d528      	bpl.n	40005fac <ddr3TipAdllRegsBypass+0x8c>
40005f5a:	682b      	ldr	r3, [r5, #0]
40005f5c:	2100      	movs	r1, #0
40005f5e:	4630      	mov	r0, r6
40005f60:	9101      	str	r1, [sp, #4]
40005f62:	460a      	mov	r2, r1
40005f64:	9400      	str	r4, [sp, #0]
40005f66:	009b      	lsls	r3, r3, #2
40005f68:	f8cd b00c 	str.w	fp, [sp, #12]
40005f6c:	3301      	adds	r3, #1
40005f6e:	9302      	str	r3, [sp, #8]
40005f70:	460b      	mov	r3, r1
40005f72:	f8df 9050 	ldr.w	r9, [pc, #80]	; 40005fc4 <ddr3TipAdllRegsBypass+0xa4>
40005f76:	f7fe fd7f 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005f7a:	4601      	mov	r1, r0
40005f7c:	f8c8 0000 	str.w	r0, [r8]
40005f80:	b978      	cbnz	r0, 40005fa2 <ddr3TipAdllRegsBypass+0x82>
40005f82:	682b      	ldr	r3, [r5, #0]
40005f84:	460a      	mov	r2, r1
40005f86:	9001      	str	r0, [sp, #4]
40005f88:	4630      	mov	r0, r6
40005f8a:	9400      	str	r4, [sp, #0]
40005f8c:	011b      	lsls	r3, r3, #4
40005f8e:	f8cd a00c 	str.w	sl, [sp, #12]
40005f92:	331f      	adds	r3, #31
40005f94:	9302      	str	r3, [sp, #8]
40005f96:	460b      	mov	r3, r1
40005f98:	f7fe fd6e 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40005f9c:	f8c8 0000 	str.w	r0, [r8]
40005fa0:	b120      	cbz	r0, 40005fac <ddr3TipAdllRegsBypass+0x8c>
40005fa2:	f005 fedb 	bl	4000bd5c <gtBreakOnFail>
40005fa6:	f8d9 0000 	ldr.w	r0, [r9]
40005faa:	e004      	b.n	40005fb6 <ddr3TipAdllRegsBypass+0x96>
40005fac:	3401      	adds	r4, #1
40005fae:	9b05      	ldr	r3, [sp, #20]
40005fb0:	429c      	cmp	r4, r3
40005fb2:	d3cb      	bcc.n	40005f4c <ddr3TipAdllRegsBypass+0x2c>
40005fb4:	2000      	movs	r0, #0
40005fb6:	b007      	add	sp, #28
40005fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40005fbc:	400205d8 	ldrdmi	r0, [r2], -r8
40005fc0:	40020968 	andmi	r0, r2, r8, ror #18
40005fc4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipEnableInitSequence:

40005fc8 <ddr3TipEnableInitSequence>:
ddr3TipEnableInitSequence():
40005fc8:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
40005fcc:	2102      	movs	r1, #2
40005fce:	4606      	mov	r6, r0
40005fd0:	f005 f82c 	bl	4000b02c <ddr3TipDevAttrGet>
40005fd4:	2501      	movs	r5, #1
40005fd6:	2200      	movs	r2, #0
40005fd8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40005fdc:	9500      	str	r5, [sp, #0]
40005fde:	4629      	mov	r1, r5
40005fe0:	9501      	str	r5, [sp, #4]
40005fe2:	4f2a      	ldr	r7, [pc, #168]	; (4000608c <ddr3TipEnableInitSequence+0xc4>)
40005fe4:	fa5f f880 	uxtb.w	r8, r0
40005fe8:	4630      	mov	r0, r6
40005fea:	f7fe f909 	bl	40004200 <mvHwsDdr3TipIFWrite>
40005fee:	4604      	mov	r4, r0
40005ff0:	6038      	str	r0, [r7, #0]
40005ff2:	2800      	cmp	r0, #0
40005ff4:	d043      	beq.n	4000607e <ddr3TipEnableInitSequence+0xb6>
40005ff6:	f005 feb1 	bl	4000bd5c <gtBreakOnFail>
40005ffa:	6838      	ldr	r0, [r7, #0]
40005ffc:	e03c      	b.n	40006078 <ddr3TipEnableInitSequence+0xb0>
40005ffe:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
40006002:	9301      	str	r3, [sp, #4]
40006004:	4b22      	ldr	r3, [pc, #136]	; (40006090 <ddr3TipEnableInitSequence+0xc8>)
40006006:	4630      	mov	r0, r6
40006008:	4621      	mov	r1, r4
4000600a:	4622      	mov	r2, r4
4000600c:	9500      	str	r5, [sp, #0]
4000600e:	9302      	str	r3, [sp, #8]
40006010:	4623      	mov	r3, r4
40006012:	f7fe fc55 	bl	400048c0 <ddr3TipIfPolling>
40006016:	1e03      	subs	r3, r0, #0
40006018:	d102      	bne.n	40006020 <ddr3TipEnableInitSequence+0x58>
4000601a:	683a      	ldr	r2, [r7, #0]
4000601c:	461d      	mov	r5, r3
4000601e:	e013      	b.n	40006048 <ddr3TipEnableInitSequence+0x80>
40006020:	4b1c      	ldr	r3, [pc, #112]	; (40006094 <ddr3TipEnableInitSequence+0xcc>)
40006022:	781b      	ldrb	r3, [r3, #0]
40006024:	2b03      	cmp	r3, #3
40006026:	d826      	bhi.n	40006076 <ddr3TipEnableInitSequence+0xae>
40006028:	481b      	ldr	r0, [pc, #108]	; (40006098 <ddr3TipEnableInitSequence+0xd0>)
4000602a:	4621      	mov	r1, r4
4000602c:	f008 f9da 	bl	4000e3e4 <mvPrintf>
40006030:	e021      	b.n	40006076 <ddr3TipEnableInitSequence+0xae>
40006032:	f892 105c 	ldrb.w	r1, [r2, #92]	; 0x5c
40006036:	fa41 f103 	asr.w	r1, r1, r3
4000603a:	07c9      	lsls	r1, r1, #31
4000603c:	d503      	bpl.n	40006046 <ddr3TipEnableInitSequence+0x7e>
4000603e:	eb02 1103 	add.w	r1, r2, r3, lsl #4
40006042:	6889      	ldr	r1, [r1, #8]
40006044:	430d      	orrs	r5, r1
40006046:	3301      	adds	r3, #1
40006048:	4543      	cmp	r3, r8
4000604a:	d3f2      	bcc.n	40006032 <ddr3TipEnableInitSequence+0x6a>
4000604c:	b19d      	cbz	r5, 40006076 <ddr3TipEnableInitSequence+0xae>
4000604e:	2308      	movs	r3, #8
40006050:	4630      	mov	r0, r6
40006052:	9300      	str	r3, [sp, #0]
40006054:	2101      	movs	r1, #1
40006056:	9301      	str	r3, [sp, #4]
40006058:	2200      	movs	r2, #0
4000605a:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000605e:	4c0b      	ldr	r4, [pc, #44]	; (4000608c <ddr3TipEnableInitSequence+0xc4>)
40006060:	f7fe f8ce 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006064:	6020      	str	r0, [r4, #0]
40006066:	b118      	cbz	r0, 40006070 <ddr3TipEnableInitSequence+0xa8>
40006068:	f005 fe78 	bl	4000bd5c <gtBreakOnFail>
4000606c:	6820      	ldr	r0, [r4, #0]
4000606e:	e003      	b.n	40006078 <ddr3TipEnableInitSequence+0xb0>
40006070:	4605      	mov	r5, r0
40006072:	e000      	b.n	40006076 <ddr3TipEnableInitSequence+0xae>
40006074:	461d      	mov	r5, r3
40006076:	4628      	mov	r0, r5
40006078:	b004      	add	sp, #16
4000607a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000607e:	4f07      	ldr	r7, [pc, #28]	; (4000609c <ddr3TipEnableInitSequence+0xd4>)
40006080:	683b      	ldr	r3, [r7, #0]
40006082:	781b      	ldrb	r3, [r3, #0]
40006084:	f013 0301 	ands.w	r3, r3, #1
40006088:	d0f4      	beq.n	40006074 <ddr3TipEnableInitSequence+0xac>
4000608a:	e7b8      	b.n	40005ffe <ddr3TipEnableInitSequence+0x36>
4000608c:	40020868 	andmi	r0, r2, r8, ror #16
40006090:	000f4240 	andeq	r4, pc, r0, asr #4
40006094:	40014169 	andmi	r4, r1, r9, ror #2
40006098:	4000fd25 	andmi	pc, r0, r5, lsr #26
4000609c:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3TipInitController:

400060a0 <mvHwsDdr3TipInitController>:
mvHwsDdr3TipInitController():
400060a0:	4baa      	ldr	r3, [pc, #680]	; (4000634c <mvHwsDdr3TipInitController+0x2ac>)
400060a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400060a6:	460e      	mov	r6, r1
400060a8:	b089      	sub	sp, #36	; 0x24
400060aa:	2102      	movs	r1, #2
400060ac:	f893 b000 	ldrb.w	fp, [r3]
400060b0:	4604      	mov	r4, r0
400060b2:	f004 ffbb 	bl	4000b02c <ddr3TipDevAttrGet>
400060b6:	4ba6      	ldr	r3, [pc, #664]	; (40006350 <mvHwsDdr3TipInitController+0x2b0>)
400060b8:	781b      	ldrb	r3, [r3, #0]
400060ba:	2b01      	cmp	r3, #1
400060bc:	b2c0      	uxtb	r0, r0
400060be:	9005      	str	r0, [sp, #20]
400060c0:	d804      	bhi.n	400060cc <mvHwsDdr3TipInitController+0x2c>
400060c2:	48a4      	ldr	r0, [pc, #656]	; (40006354 <mvHwsDdr3TipInitController+0x2b4>)
400060c4:	6871      	ldr	r1, [r6, #4]
400060c6:	6832      	ldr	r2, [r6, #0]
400060c8:	f008 f98c 	bl	4000e3e4 <mvPrintf>
400060cc:	68b3      	ldr	r3, [r6, #8]
400060ce:	2b01      	cmp	r3, #1
400060d0:	d107      	bne.n	400060e2 <mvHwsDdr3TipInitController+0x42>
400060d2:	4620      	mov	r0, r4
400060d4:	4da0      	ldr	r5, [pc, #640]	; (40006358 <mvHwsDdr3TipInitController+0x2b8>)
400060d6:	f7fe fd43 	bl	40004b60 <ddr3TipConfigurePhy>
400060da:	6028      	str	r0, [r5, #0]
400060dc:	2800      	cmp	r0, #0
400060de:	f040 849e 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
400060e2:	4b9e      	ldr	r3, [pc, #632]	; (4000635c <mvHwsDdr3TipInitController+0x2bc>)
400060e4:	781b      	ldrb	r3, [r3, #0]
400060e6:	2b01      	cmp	r3, #1
400060e8:	f040 83b3 	bne.w	40006852 <mvHwsDdr3TipInitController+0x7b2>
400060ec:	f000 bcb8 	b.w	40006a60 <mvHwsDdr3TipInitController+0x9c0>
400060f0:	4b97      	ldr	r3, [pc, #604]	; (40006350 <mvHwsDdr3TipInitController+0x2b0>)
400060f2:	781b      	ldrb	r3, [r3, #0]
400060f4:	2b01      	cmp	r3, #1
400060f6:	d803      	bhi.n	40006100 <mvHwsDdr3TipInitController+0x60>
400060f8:	4899      	ldr	r0, [pc, #612]	; (40006360 <mvHwsDdr3TipInitController+0x2c0>)
400060fa:	2100      	movs	r1, #0
400060fc:	f008 f972 	bl	4000e3e4 <mvPrintf>
40006100:	4b98      	ldr	r3, [pc, #608]	; (40006364 <mvHwsDdr3TipInitController+0x2c4>)
40006102:	6819      	ldr	r1, [r3, #0]
40006104:	2300      	movs	r3, #0
40006106:	461a      	mov	r2, r3
40006108:	e00a      	b.n	40006120 <mvHwsDdr3TipInitController+0x80>
4000610a:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000610e:	fa40 f003 	asr.w	r0, r0, r3
40006112:	07c0      	lsls	r0, r0, #31
40006114:	d503      	bpl.n	4000611e <mvHwsDdr3TipInitController+0x7e>
40006116:	eb01 1003 	add.w	r0, r1, r3, lsl #4
4000611a:	6880      	ldr	r0, [r0, #8]
4000611c:	4302      	orrs	r2, r0
4000611e:	3301      	adds	r3, #1
40006120:	9805      	ldr	r0, [sp, #20]
40006122:	4283      	cmp	r3, r0
40006124:	d3f1      	bcc.n	4000610a <mvHwsDdr3TipInitController+0x6a>
40006126:	b172      	cbz	r2, 40006146 <mvHwsDdr3TipInitController+0xa6>
40006128:	2200      	movs	r2, #0
4000612a:	2308      	movs	r3, #8
4000612c:	4620      	mov	r0, r4
4000612e:	e88d 000c 	stmia.w	sp, {r2, r3}
40006132:	2101      	movs	r1, #1
40006134:	f241 63d8 	movw	r3, #5848	; 0x16d8
40006138:	f7fe f862 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000613c:	4d86      	ldr	r5, [pc, #536]	; (40006358 <mvHwsDdr3TipInitController+0x2b8>)
4000613e:	6028      	str	r0, [r5, #0]
40006140:	2800      	cmp	r0, #0
40006142:	f040 846c 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
40006146:	4b87      	ldr	r3, [pc, #540]	; (40006364 <mvHwsDdr3TipInitController+0x2c4>)
40006148:	4a80      	ldr	r2, [pc, #512]	; (4000634c <mvHwsDdr3TipInitController+0x2ac>)
4000614a:	681b      	ldr	r3, [r3, #0]
4000614c:	f892 b000 	ldrb.w	fp, [r2]
40006150:	f641 6278 	movw	r2, #7800	; 0x1e78
40006154:	f893 705a 	ldrb.w	r7, [r3, #90]	; 0x5a
40006158:	f893 9056 	ldrb.w	r9, [r3, #86]	; 0x56
4000615c:	f893 8054 	ldrb.w	r8, [r3, #84]	; 0x54
40006160:	f640 733c 	movw	r3, #3900	; 0xf3c
40006164:	2f02      	cmp	r7, #2
40006166:	bf14      	ite	ne
40006168:	4617      	movne	r7, r2
4000616a:	461f      	moveq	r7, r3
4000616c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
40006170:	435f      	muls	r7, r3
40006172:	4b77      	ldr	r3, [pc, #476]	; (40006350 <mvHwsDdr3TipInitController+0x2b0>)
40006174:	781b      	ldrb	r3, [r3, #0]
40006176:	2b01      	cmp	r3, #1
40006178:	d806      	bhi.n	40006188 <mvHwsDdr3TipInitController+0xe8>
4000617a:	487b      	ldr	r0, [pc, #492]	; (40006368 <mvHwsDdr3TipInitController+0x2c8>)
4000617c:	4649      	mov	r1, r9
4000617e:	4642      	mov	r2, r8
40006180:	465b      	mov	r3, fp
40006182:	9700      	str	r7, [sp, #0]
40006184:	f008 f92e 	bl	4000e3e4 <mvPrintf>
40006188:	4b78      	ldr	r3, [pc, #480]	; (4000636c <mvHwsDdr3TipInitController+0x2cc>)
4000618a:	4879      	ldr	r0, [pc, #484]	; (40006370 <mvHwsDdr3TipInitController+0x2d0>)
4000618c:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40006190:	f7f9 ef8c 	blx	400000ac <__aeabi_uidiv>
40006194:	4605      	mov	r5, r0
40006196:	4638      	mov	r0, r7
40006198:	0069      	lsls	r1, r5, #1
4000619a:	f7f9 ef88 	blx	400000ac <__aeabi_uidiv>
4000619e:	4b71      	ldr	r3, [pc, #452]	; (40006364 <mvHwsDdr3TipInitController+0x2c4>)
400061a0:	6832      	ldr	r2, [r6, #0]
400061a2:	681b      	ldr	r3, [r3, #0]
400061a4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400061a8:	f013 0f04 	tst.w	r3, #4
400061ac:	bf14      	ite	ne
400061ae:	2320      	movne	r3, #32
400061b0:	2310      	moveq	r3, #16
400061b2:	b92a      	cbnz	r2, 400061c0 <mvHwsDdr3TipInitController+0x120>
400061b4:	2b20      	cmp	r3, #32
400061b6:	bf0c      	ite	eq
400061b8:	f44f 4300 	moveq.w	r3, #32768	; 0x8000
400061bc:	2300      	movne	r3, #0
400061be:	e000      	b.n	400061c2 <mvHwsDdr3TipInitController+0x122>
400061c0:	2300      	movs	r3, #0
400061c2:	4303      	orrs	r3, r0
400061c4:	2100      	movs	r1, #0
400061c6:	f023 63a0 	bic.w	r3, r3, #83886080	; 0x5000000
400061ca:	4620      	mov	r0, r4
400061cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
400061d0:	460a      	mov	r2, r1
400061d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
400061d6:	4f60      	ldr	r7, [pc, #384]	; (40006358 <mvHwsDdr3TipInitController+0x2b8>)
400061d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
400061dc:	9300      	str	r3, [sp, #0]
400061de:	4b65      	ldr	r3, [pc, #404]	; (40006374 <mvHwsDdr3TipInitController+0x2d4>)
400061e0:	9301      	str	r3, [sp, #4]
400061e2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
400061e6:	f7fe f80b 	bl	40004200 <mvHwsDdr3TipIFWrite>
400061ea:	4601      	mov	r1, r0
400061ec:	6038      	str	r0, [r7, #0]
400061ee:	2800      	cmp	r0, #0
400061f0:	f040 83b5 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400061f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
400061f8:	460a      	mov	r2, r1
400061fa:	9300      	str	r3, [sp, #0]
400061fc:	4620      	mov	r0, r4
400061fe:	9301      	str	r3, [sp, #4]
40006200:	f241 4314 	movw	r3, #5140	; 0x1414
40006204:	f7fd fffc 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006208:	4601      	mov	r1, r0
4000620a:	6038      	str	r0, [r7, #0]
4000620c:	2800      	cmp	r0, #0
4000620e:	f040 83a6 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006212:	2328      	movs	r3, #40	; 0x28
40006214:	f04f 0e3e 	mov.w	lr, #62	; 0x3e
40006218:	460a      	mov	r2, r1
4000621a:	e88d 4008 	stmia.w	sp, {r3, lr}
4000621e:	4620      	mov	r0, r4
40006220:	f241 53ec 	movw	r3, #5612	; 0x15ec
40006224:	f7fd ffec 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006228:	4601      	mov	r1, r0
4000622a:	6038      	str	r0, [r7, #0]
4000622c:	2800      	cmp	r0, #0
4000622e:	f040 8396 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006232:	6833      	ldr	r3, [r6, #0]
40006234:	b16b      	cbz	r3, 40006252 <mvHwsDdr3TipInitController+0x1b2>
40006236:	9000      	str	r0, [sp, #0]
40006238:	f64f 7380 	movw	r3, #65408	; 0xff80
4000623c:	4620      	mov	r0, r4
4000623e:	9301      	str	r3, [sp, #4]
40006240:	460a      	mov	r2, r1
40006242:	f241 53ec 	movw	r3, #5612	; 0x15ec
40006246:	f7fd ffdb 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000624a:	6038      	str	r0, [r7, #0]
4000624c:	2800      	cmp	r0, #0
4000624e:	f040 8386 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006252:	4b49      	ldr	r3, [pc, #292]	; (40006378 <mvHwsDdr3TipInitController+0x2d8>)
40006254:	2100      	movs	r1, #0
40006256:	4f49      	ldr	r7, [pc, #292]	; (4000637c <mvHwsDdr3TipInitController+0x2dc>)
40006258:	4620      	mov	r0, r4
4000625a:	460a      	mov	r2, r1
4000625c:	e88d 0088 	stmia.w	sp, {r3, r7}
40006260:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006264:	f7fd ffcc 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006268:	4f3b      	ldr	r7, [pc, #236]	; (40006358 <mvHwsDdr3TipInitController+0x2b8>)
4000626a:	4601      	mov	r1, r0
4000626c:	6038      	str	r0, [r7, #0]
4000626e:	2800      	cmp	r0, #0
40006270:	f040 8375 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006274:	4b42      	ldr	r3, [pc, #264]	; (40006380 <mvHwsDdr3TipInitController+0x2e0>)
40006276:	460a      	mov	r2, r1
40006278:	4620      	mov	r0, r4
4000627a:	781b      	ldrb	r3, [r3, #0]
4000627c:	00db      	lsls	r3, r3, #3
4000627e:	9300      	str	r3, [sp, #0]
40006280:	2318      	movs	r3, #24
40006282:	9301      	str	r3, [sp, #4]
40006284:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006288:	f7fd ffba 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000628c:	4601      	mov	r1, r0
4000628e:	6038      	str	r0, [r7, #0]
40006290:	2800      	cmp	r0, #0
40006292:	f040 8364 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006296:	2301      	movs	r3, #1
40006298:	4620      	mov	r0, r4
4000629a:	9300      	str	r3, [sp, #0]
4000629c:	460a      	mov	r2, r1
4000629e:	9301      	str	r3, [sp, #4]
400062a0:	f241 43cc 	movw	r3, #5324	; 0x14cc
400062a4:	f7fd ffac 	bl	40004200 <mvHwsDdr3TipIFWrite>
400062a8:	4682      	mov	sl, r0
400062aa:	6038      	str	r0, [r7, #0]
400062ac:	2800      	cmp	r0, #0
400062ae:	f040 8356 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400062b2:	4620      	mov	r0, r4
400062b4:	4651      	mov	r1, sl
400062b6:	f004 feb9 	bl	4000b02c <ddr3TipDevAttrGet>
400062ba:	2802      	cmp	r0, #2
400062bc:	d80f      	bhi.n	400062de <mvHwsDdr3TipInitController+0x23e>
400062be:	2027      	movs	r0, #39	; 0x27
400062c0:	f04f 33ff 	mov.w	r3, #4294967295
400062c4:	4651      	mov	r1, sl
400062c6:	e88d 0009 	stmia.w	sp, {r0, r3}
400062ca:	4652      	mov	r2, sl
400062cc:	4620      	mov	r0, r4
400062ce:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
400062d2:	f7fd ff95 	bl	40004200 <mvHwsDdr3TipIFWrite>
400062d6:	6038      	str	r0, [r7, #0]
400062d8:	2800      	cmp	r0, #0
400062da:	f040 8340 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400062de:	4b21      	ldr	r3, [pc, #132]	; (40006364 <mvHwsDdr3TipInitController+0x2c4>)
400062e0:	4640      	mov	r0, r8
400062e2:	681b      	ldr	r3, [r3, #0]
400062e4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
400062e8:	2b01      	cmp	r3, #1
400062ea:	4b26      	ldr	r3, [pc, #152]	; (40006384 <mvHwsDdr3TipInitController+0x2e4>)
400062ec:	bf16      	itet	ne
400062ee:	eb03 03c9 	addne.w	r3, r3, r9, lsl #3
400062f2:	f813 3039 	ldrbeq.w	r3, [r3, r9, lsl #3]
400062f6:	785b      	ldrbne	r3, [r3, #1]
400062f8:	2b01      	cmp	r3, #1
400062fa:	d101      	bne.n	40006300 <mvHwsDdr3TipInitController+0x260>
400062fc:	2107      	movs	r1, #7
400062fe:	e000      	b.n	40006302 <mvHwsDdr3TipInitController+0x262>
40006300:	2108      	movs	r1, #8
40006302:	f004 fc69 	bl	4000abd8 <speedBinTable>
40006306:	4629      	mov	r1, r5
40006308:	4607      	mov	r7, r0
4000630a:	f7f9 efc6 	blx	40000298 <__aeabi_uidivmod>
4000630e:	4638      	mov	r0, r7
40006310:	b921      	cbnz	r1, 4000631c <mvHwsDdr3TipInitController+0x27c>
40006312:	4629      	mov	r1, r5
40006314:	f7f9 eeca 	blx	400000ac <__aeabi_uidiv>
40006318:	3801      	subs	r0, #1
4000631a:	e002      	b.n	40006322 <mvHwsDdr3TipInitController+0x282>
4000631c:	4629      	mov	r1, r5
4000631e:	f7f9 eec6 	blx	400000ac <__aeabi_uidiv>
40006322:	2100      	movs	r1, #0
40006324:	0600      	lsls	r0, r0, #24
40006326:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
4000632a:	9000      	str	r0, [sp, #0]
4000632c:	9301      	str	r3, [sp, #4]
4000632e:	4620      	mov	r0, r4
40006330:	460a      	mov	r2, r1
40006332:	f241 4310 	movw	r3, #5136	; 0x1410
40006336:	f7fd ff63 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000633a:	4f07      	ldr	r7, [pc, #28]	; (40006358 <mvHwsDdr3TipInitController+0x2b8>)
4000633c:	6038      	str	r0, [r7, #0]
4000633e:	2800      	cmp	r0, #0
40006340:	f040 830d 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006344:	4b07      	ldr	r3, [pc, #28]	; (40006364 <mvHwsDdr3TipInitController+0x2c4>)
40006346:	4681      	mov	r9, r0
40006348:	681b      	ldr	r3, [r3, #0]
4000634a:	e029      	b.n	400063a0 <mvHwsDdr3TipInitController+0x300>
4000634c:	40014204 	andmi	r4, r1, r4, lsl #4
40006350:	40014169 	andmi	r4, r1, r9, ror #2
40006354:	4000fd3c 	andmi	pc, r0, ip, lsr sp	; <UNPREDICTABLE>
40006358:	40020868 	andmi	r0, r2, r8, ror #16
4000635c:	40014044 	andmi	r4, r1, r4, asr #32
40006360:	4000fd69 	andmi	pc, r0, r9, ror #26
40006364:	400205d8 	ldrdmi	r0, [r2], -r8
40006368:	4000fd77 	andmi	pc, r0, r7, ror sp	; <UNPREDICTABLE>
4000636c:	40014648 	andmi	r4, r1, r8, asr #12
40006370:	000f4240 	andeq	r4, pc, r0, asr #4
40006374:	0100ffff 	strdeq	pc, [r0, -pc]
40006378:	0001200c 	andeq	r2, r1, ip
4000637c:	7dffe01c 	wldrhvc	wr14, [pc, #28]!
40006380:	400205e0 	andmi	r0, r2, r0, ror #11
40006384:	40011c20 	andmi	r1, r1, r0, lsr #24
40006388:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000638c:	fa42 f200 	asr.w	r2, r2, r0
40006390:	07d1      	lsls	r1, r2, #31
40006392:	d504      	bpl.n	4000639e <mvHwsDdr3TipInitController+0x2fe>
40006394:	eb03 1200 	add.w	r2, r3, r0, lsl #4
40006398:	7912      	ldrb	r2, [r2, #4]
4000639a:	ea49 0902 	orr.w	r9, r9, r2
4000639e:	3001      	adds	r0, #1
400063a0:	9a05      	ldr	r2, [sp, #20]
400063a2:	4290      	cmp	r0, r2
400063a4:	d3f0      	bcc.n	40006388 <mvHwsDdr3TipInitController+0x2e8>
400063a6:	4b93      	ldr	r3, [pc, #588]	; (400065f4 <mvHwsDdr3TipInitController+0x554>)
400063a8:	781b      	ldrb	r3, [r3, #0]
400063aa:	2b01      	cmp	r3, #1
400063ac:	d804      	bhi.n	400063b8 <mvHwsDdr3TipInitController+0x318>
400063ae:	4892      	ldr	r0, [pc, #584]	; (400065f8 <mvHwsDdr3TipInitController+0x558>)
400063b0:	2100      	movs	r1, #0
400063b2:	464a      	mov	r2, r9
400063b4:	f008 f816 	bl	4000e3e4 <mvPrintf>
400063b8:	2700      	movs	r7, #0
400063ba:	f04f 0a01 	mov.w	sl, #1
400063be:	fa0a f307 	lsl.w	r3, sl, r7
400063c2:	463a      	mov	r2, r7
400063c4:	ea13 0f09 	tst.w	r3, r9
400063c8:	4620      	mov	r0, r4
400063ca:	bf0c      	ite	eq
400063cc:	2300      	moveq	r3, #0
400063ce:	2301      	movne	r3, #1
400063d0:	f04f 0100 	mov.w	r1, #0
400063d4:	3701      	adds	r7, #1
400063d6:	f7fe f923 	bl	40004620 <ddr3TipConfigureCs>
400063da:	2f04      	cmp	r7, #4
400063dc:	d1ef      	bne.n	400063be <mvHwsDdr3TipInitController+0x31e>
400063de:	6873      	ldr	r3, [r6, #4]
400063e0:	2b00      	cmp	r3, #0
400063e2:	f000 8091 	beq.w	40006508 <mvHwsDdr3TipInitController+0x468>
400063e6:	4b85      	ldr	r3, [pc, #532]	; (400065fc <mvHwsDdr3TipInitController+0x55c>)
400063e8:	681b      	ldr	r3, [r3, #0]
400063ea:	f893 a059 	ldrb.w	sl, [r3, #89]	; 0x59
400063ee:	f893 9058 	ldrb.w	r9, [r3, #88]	; 0x58
400063f2:	4b80      	ldr	r3, [pc, #512]	; (400065f4 <mvHwsDdr3TipInitController+0x554>)
400063f4:	781b      	ldrb	r3, [r3, #0]
400063f6:	2b01      	cmp	r3, #1
400063f8:	d804      	bhi.n	40006404 <mvHwsDdr3TipInitController+0x364>
400063fa:	4881      	ldr	r0, [pc, #516]	; (40006600 <mvHwsDdr3TipInitController+0x560>)
400063fc:	4651      	mov	r1, sl
400063fe:	464a      	mov	r2, r9
40006400:	f007 fff0 	bl	4000e3e4 <mvPrintf>
40006404:	210b      	movs	r1, #11
40006406:	4640      	mov	r0, r8
40006408:	f004 fbe6 	bl	4000abd8 <speedBinTable>
4000640c:	210b      	movs	r1, #11
4000640e:	4607      	mov	r7, r0
40006410:	4640      	mov	r0, r8
40006412:	f004 fbe1 	bl	4000abd8 <speedBinTable>
40006416:	4629      	mov	r1, r5
40006418:	f7f9 ee48 	blx	400000ac <__aeabi_uidiv>
4000641c:	f04f 010b 	mov.w	r1, #11
40006420:	4368      	muls	r0, r5
40006422:	4287      	cmp	r7, r0
40006424:	4640      	mov	r0, r8
40006426:	d107      	bne.n	40006438 <mvHwsDdr3TipInitController+0x398>
40006428:	f004 fbd6 	bl	4000abd8 <speedBinTable>
4000642c:	4629      	mov	r1, r5
4000642e:	f7f9 ee3e 	blx	400000ac <__aeabi_uidiv>
40006432:	f100 3cff 	add.w	ip, r0, #4294967295
40006436:	e005      	b.n	40006444 <mvHwsDdr3TipInitController+0x3a4>
40006438:	f004 fbce 	bl	4000abd8 <speedBinTable>
4000643c:	4629      	mov	r1, r5
4000643e:	f7f9 ee36 	blx	400000ac <__aeabi_uidiv>
40006442:	4684      	mov	ip, r0
40006444:	4b6f      	ldr	r3, [pc, #444]	; (40006604 <mvHwsDdr3TipInitController+0x564>)
40006446:	2100      	movs	r1, #0
40006448:	4620      	mov	r0, r4
4000644a:	4f6f      	ldr	r7, [pc, #444]	; (40006608 <mvHwsDdr3TipInitController+0x568>)
4000644c:	f813 300a 	ldrb.w	r3, [r3, sl]
40006450:	f8cd c010 	str.w	ip, [sp, #16]
40006454:	f003 020e 	and.w	r2, r3, #14
40006458:	f003 0301 	and.w	r3, r3, #1
4000645c:	009b      	lsls	r3, r3, #2
4000645e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
40006462:	460a      	mov	r2, r1
40006464:	9300      	str	r3, [sp, #0]
40006466:	2374      	movs	r3, #116	; 0x74
40006468:	9301      	str	r3, [sp, #4]
4000646a:	f241 53d0 	movw	r3, #5584	; 0x15d0
4000646e:	f7fd fec7 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006472:	f8dd c010 	ldr.w	ip, [sp, #16]
40006476:	4601      	mov	r1, r0
40006478:	6038      	str	r0, [r7, #0]
4000647a:	2800      	cmp	r0, #0
4000647c:	f040 826f 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006480:	4b62      	ldr	r3, [pc, #392]	; (4000660c <mvHwsDdr3TipInitController+0x56c>)
40006482:	460a      	mov	r2, r1
40006484:	4620      	mov	r0, r4
40006486:	4463      	add	r3, ip
40006488:	785b      	ldrb	r3, [r3, #1]
4000648a:	025b      	lsls	r3, r3, #9
4000648c:	9300      	str	r3, [sp, #0]
4000648e:	f44f 6360 	mov.w	r3, #3584	; 0xe00
40006492:	9301      	str	r3, [sp, #4]
40006494:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
40006498:	f7fd feb2 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000649c:	4602      	mov	r2, r0
4000649e:	6038      	str	r0, [r7, #0]
400064a0:	2800      	cmp	r0, #0
400064a2:	f040 825c 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400064a6:	4b5a      	ldr	r3, [pc, #360]	; (40006610 <mvHwsDdr3TipInitController+0x570>)
400064a8:	4620      	mov	r0, r4
400064aa:	6819      	ldr	r1, [r3, #0]
400064ac:	4b59      	ldr	r3, [pc, #356]	; (40006614 <mvHwsDdr3TipInitController+0x574>)
400064ae:	681b      	ldr	r3, [r3, #0]
400064b0:	430b      	orrs	r3, r1
400064b2:	2101      	movs	r1, #1
400064b4:	9300      	str	r3, [sp, #0]
400064b6:	f240 2366 	movw	r3, #614	; 0x266
400064ba:	9301      	str	r3, [sp, #4]
400064bc:	f241 53d4 	movw	r3, #5588	; 0x15d4
400064c0:	f7fd fe9e 	bl	40004200 <mvHwsDdr3TipIFWrite>
400064c4:	4601      	mov	r1, r0
400064c6:	6038      	str	r0, [r7, #0]
400064c8:	2800      	cmp	r0, #0
400064ca:	f040 8248 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400064ce:	4b52      	ldr	r3, [pc, #328]	; (40006618 <mvHwsDdr3TipInitController+0x578>)
400064d0:	f813 0009 	ldrb.w	r0, [r3, r9]
400064d4:	4b49      	ldr	r3, [pc, #292]	; (400065fc <mvHwsDdr3TipInitController+0x55c>)
400064d6:	681b      	ldr	r3, [r3, #0]
400064d8:	f893 205a 	ldrb.w	r2, [r3, #90]	; 0x5a
400064dc:	4b4f      	ldr	r3, [pc, #316]	; (4000661c <mvHwsDdr3TipInitController+0x57c>)
400064de:	2a02      	cmp	r2, #2
400064e0:	bf0c      	ite	eq
400064e2:	2280      	moveq	r2, #128	; 0x80
400064e4:	2200      	movne	r2, #0
400064e6:	681b      	ldr	r3, [r3, #0]
400064e8:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3
400064ec:	4620      	mov	r0, r4
400064ee:	4313      	orrs	r3, r2
400064f0:	460a      	mov	r2, r1
400064f2:	9300      	str	r3, [sp, #0]
400064f4:	f44f 63d7 	mov.w	r3, #1720	; 0x6b8
400064f8:	9301      	str	r3, [sp, #4]
400064fa:	f503 6372 	add.w	r3, r3, #3872	; 0xf20
400064fe:	f7fd fe7f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006502:	6038      	str	r0, [r7, #0]
40006504:	b110      	cbz	r0, 4000650c <mvHwsDdr3TipInitController+0x46c>
40006506:	e22a      	b.n	4000695e <mvHwsDdr3TipInitController+0x8be>
40006508:	4699      	mov	r9, r3
4000650a:	469a      	mov	sl, r3
4000650c:	ebc9 010a 	rsb	r1, r9, sl
40006510:	f10a 32ff 	add.w	r2, sl, #4294967295
40006514:	1d8b      	adds	r3, r1, #6
40006516:	3101      	adds	r1, #1
40006518:	0717      	lsls	r7, r2, #28
4000651a:	f10a 0a06 	add.w	sl, sl, #6
4000651e:	0109      	lsls	r1, r1, #4
40006520:	0912      	lsrs	r2, r2, #4
40006522:	ea41 4117 	orr.w	r1, r1, r7, lsr #16
40006526:	f00a 070f 	and.w	r7, sl, #15
4000652a:	ea4f 1a1a 	mov.w	sl, sl, lsr #4
4000652e:	f3c3 1000 	ubfx	r0, r3, #4, #1
40006532:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
40006536:	f003 030f 	and.w	r3, r3, #15
4000653a:	ea41 5282 	orr.w	r2, r1, r2, lsl #22
4000653e:	2100      	movs	r1, #0
40006540:	ea42 5aca 	orr.w	sl, r2, sl, lsl #23
40006544:	4f30      	ldr	r7, [pc, #192]	; (40006608 <mvHwsDdr3TipInitController+0x568>)
40006546:	ea4a 2303 	orr.w	r3, sl, r3, lsl #8
4000654a:	460a      	mov	r2, r1
4000654c:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
40006550:	9300      	str	r3, [sp, #0]
40006552:	4b33      	ldr	r3, [pc, #204]	; (40006620 <mvHwsDdr3TipInitController+0x580>)
40006554:	4620      	mov	r0, r4
40006556:	9301      	str	r3, [sp, #4]
40006558:	f241 4328 	movw	r3, #5160	; 0x1428
4000655c:	f7fd fe50 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006560:	4601      	mov	r1, r0
40006562:	6038      	str	r0, [r7, #0]
40006564:	2800      	cmp	r0, #0
40006566:	d132      	bne.n	400065ce <mvHwsDdr3TipInitController+0x52e>
40006568:	f109 33ff 	add.w	r3, r9, #4294967295
4000656c:	f109 0905 	add.w	r9, r9, #5
40006570:	460a      	mov	r2, r1
40006572:	4620      	mov	r0, r4
40006574:	ea4f 3909 	mov.w	r9, r9, lsl #12
40006578:	ea49 2303 	orr.w	r3, r9, r3, lsl #8
4000657c:	f043 0391 	orr.w	r3, r3, #145	; 0x91
40006580:	9300      	str	r3, [sp, #0]
40006582:	f64f 73ff 	movw	r3, #65535	; 0xffff
40006586:	9301      	str	r3, [sp, #4]
40006588:	f241 437c 	movw	r3, #5244	; 0x147c
4000658c:	f7fd fe38 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006590:	4601      	mov	r1, r0
40006592:	6038      	str	r0, [r7, #0]
40006594:	b9d8      	cbnz	r0, 400065ce <mvHwsDdr3TipInitController+0x52e>
40006596:	4b23      	ldr	r3, [pc, #140]	; (40006624 <mvHwsDdr3TipInitController+0x584>)
40006598:	681b      	ldr	r3, [r3, #0]
4000659a:	2b01      	cmp	r3, #1
4000659c:	d10a      	bne.n	400065b4 <mvHwsDdr3TipInitController+0x514>
4000659e:	230f      	movs	r3, #15
400065a0:	4620      	mov	r0, r4
400065a2:	9300      	str	r3, [sp, #0]
400065a4:	460a      	mov	r2, r1
400065a6:	9301      	str	r3, [sp, #4]
400065a8:	f241 4398 	movw	r3, #5272	; 0x1498
400065ac:	f7fd fe28 	bl	40004200 <mvHwsDdr3TipIFWrite>
400065b0:	6038      	str	r0, [r7, #0]
400065b2:	b960      	cbnz	r0, 400065ce <mvHwsDdr3TipInitController+0x52e>
400065b4:	2100      	movs	r1, #0
400065b6:	230f      	movs	r3, #15
400065b8:	4620      	mov	r0, r4
400065ba:	9300      	str	r3, [sp, #0]
400065bc:	9301      	str	r3, [sp, #4]
400065be:	460a      	mov	r2, r1
400065c0:	f241 439c 	movw	r3, #5276	; 0x149c
400065c4:	f7fd fe1c 	bl	40004200 <mvHwsDdr3TipIFWrite>
400065c8:	4b0f      	ldr	r3, [pc, #60]	; (40006608 <mvHwsDdr3TipInitController+0x568>)
400065ca:	6018      	str	r0, [r3, #0]
400065cc:	b108      	cbz	r0, 400065d2 <mvHwsDdr3TipInitController+0x532>
400065ce:	f005 fbc5 	bl	4000bd5c <gtBreakOnFail>
400065d2:	2100      	movs	r1, #0
400065d4:	465b      	mov	r3, fp
400065d6:	4620      	mov	r0, r4
400065d8:	460a      	mov	r2, r1
400065da:	f7fd fe21 	bl	40004220 <ddr3TipSetTiming>
400065de:	2100      	movs	r1, #0
400065e0:	4620      	mov	r0, r4
400065e2:	f004 fd23 	bl	4000b02c <ddr3TipDevAttrGet>
400065e6:	2802      	cmp	r0, #2
400065e8:	d820      	bhi.n	4000662c <mvHwsDdr3TipInitController+0x58c>
400065ea:	4b0f      	ldr	r3, [pc, #60]	; (40006628 <mvHwsDdr3TipInitController+0x588>)
400065ec:	9300      	str	r3, [sp, #0]
400065ee:	3366      	adds	r3, #102	; 0x66
400065f0:	e021      	b.n	40006636 <mvHwsDdr3TipInitController+0x596>
400065f2:	bf00      	nop
400065f4:	40014169 	andmi	r4, r1, r9, ror #2
400065f8:	4000fda4 	andmi	pc, r0, r4, lsr #27
400065fc:	400205d8 	ldrdmi	r0, [r2], -r8
40006600:	4000fdc4 	andmi	pc, r0, r4, asr #27
40006604:	4001486c 	andmi	r4, r1, ip, ror #16
40006608:	40020868 	andmi	r0, r2, r8, ror #16
4000660c:	400148d0 	ldrdmi	r4, [r1], -r0
40006610:	40014190 	mulmi	r1, r0, r1
40006614:	40014194 	mulmi	r1, r4, r1
40006618:	40014808 	andmi	r4, r1, r8, lsl #16
4000661c:	40014208 	andmi	r4, r1, r8, lsl #4
40006620:	000ffff0 	strdeq	pc, [pc], -r0
40006624:	400141fc 	strdmi	r4, [r1], -ip
40006628:	01000119 	tsteq	r0, r9, lsl r1
4000662c:	f240 1377 	movw	r3, #375	; 0x177
40006630:	9300      	str	r3, [sp, #0]
40006632:	f103 7380 	add.w	r3, r3, #16777216	; 0x1000000
40006636:	2100      	movs	r1, #0
40006638:	9301      	str	r3, [sp, #4]
4000663a:	4620      	mov	r0, r4
4000663c:	f241 4324 	movw	r3, #5156	; 0x1424
40006640:	460a      	mov	r2, r1
40006642:	4fa4      	ldr	r7, [pc, #656]	; (400068d4 <mvHwsDdr3TipInitController+0x834>)
40006644:	f7fd fddc 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006648:	6038      	str	r0, [r7, #0]
4000664a:	2800      	cmp	r0, #0
4000664c:	f040 8187 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006650:	6833      	ldr	r3, [r6, #0]
40006652:	b17b      	cbz	r3, 40006674 <mvHwsDdr3TipInitController+0x5d4>
40006654:	2100      	movs	r1, #0
40006656:	f44f 6300 	mov.w	r3, #2048	; 0x800
4000665a:	4620      	mov	r0, r4
4000665c:	e88d 000a 	stmia.w	sp, {r1, r3}
40006660:	460a      	mov	r2, r1
40006662:	f241 4324 	movw	r3, #5156	; 0x1424
40006666:	f7fd fdcb 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000666a:	4f9a      	ldr	r7, [pc, #616]	; (400068d4 <mvHwsDdr3TipInitController+0x834>)
4000666c:	6038      	str	r0, [r7, #0]
4000666e:	2800      	cmp	r0, #0
40006670:	f040 8175 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006674:	68f3      	ldr	r3, [r6, #12]
40006676:	2100      	movs	r1, #0
40006678:	4620      	mov	r0, r4
4000667a:	4f96      	ldr	r7, [pc, #600]	; (400068d4 <mvHwsDdr3TipInitController+0x834>)
4000667c:	460a      	mov	r2, r1
4000667e:	01db      	lsls	r3, r3, #7
40006680:	9300      	str	r3, [sp, #0]
40006682:	2380      	movs	r3, #128	; 0x80
40006684:	9301      	str	r3, [sp, #4]
40006686:	f241 4324 	movw	r3, #5156	; 0x1424
4000668a:	f7fd fdb9 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000668e:	4601      	mov	r1, r0
40006690:	6038      	str	r0, [r7, #0]
40006692:	2800      	cmp	r0, #0
40006694:	f040 8163 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006698:	4b8f      	ldr	r3, [pc, #572]	; (400068d8 <mvHwsDdr3TipInitController+0x838>)
4000669a:	681b      	ldr	r3, [r3, #0]
4000669c:	2bff      	cmp	r3, #255	; 0xff
4000669e:	d10c      	bne.n	400066ba <mvHwsDdr3TipInitController+0x61a>
400066a0:	4620      	mov	r0, r4
400066a2:	aa06      	add	r2, sp, #24
400066a4:	f7fd fd68 	bl	40004178 <mvCalcCsNum>
400066a8:	6038      	str	r0, [r7, #0]
400066aa:	2800      	cmp	r0, #0
400066ac:	f040 8157 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400066b0:	9b06      	ldr	r3, [sp, #24]
400066b2:	f113 33ff 	adds.w	r3, r3, #4294967295
400066b6:	bf18      	it	ne
400066b8:	2301      	movne	r3, #1
400066ba:	2100      	movs	r1, #0
400066bc:	00db      	lsls	r3, r3, #3
400066be:	4620      	mov	r0, r4
400066c0:	9300      	str	r3, [sp, #0]
400066c2:	460a      	mov	r2, r1
400066c4:	2318      	movs	r3, #24
400066c6:	9301      	str	r3, [sp, #4]
400066c8:	f241 4304 	movw	r3, #5124	; 0x1404
400066cc:	f7fd fd98 	bl	40004200 <mvHwsDdr3TipIFWrite>
400066d0:	4f80      	ldr	r7, [pc, #512]	; (400068d4 <mvHwsDdr3TipInitController+0x834>)
400066d2:	6038      	str	r0, [r7, #0]
400066d4:	2800      	cmp	r0, #0
400066d6:	f040 8142 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
400066da:	210d      	movs	r1, #13
400066dc:	4640      	mov	r0, r8
400066de:	f004 fa7b 	bl	4000abd8 <speedBinTable>
400066e2:	270a      	movs	r7, #10
400066e4:	436f      	muls	r7, r5
400066e6:	4287      	cmp	r7, r0
400066e8:	d804      	bhi.n	400066f4 <mvHwsDdr3TipInitController+0x654>
400066ea:	4640      	mov	r0, r8
400066ec:	210d      	movs	r1, #13
400066ee:	f004 fa73 	bl	4000abd8 <speedBinTable>
400066f2:	4607      	mov	r7, r0
400066f4:	3f01      	subs	r7, #1
400066f6:	4629      	mov	r1, r5
400066f8:	4638      	mov	r0, r7
400066fa:	f7f9 edce 	blx	40000298 <__aeabi_uidivmod>
400066fe:	4638      	mov	r0, r7
40006700:	b921      	cbnz	r1, 4000670c <mvHwsDdr3TipInitController+0x66c>
40006702:	4629      	mov	r1, r5
40006704:	f7f9 ecd2 	blx	400000ac <__aeabi_uidiv>
40006708:	3801      	subs	r0, #1
4000670a:	e002      	b.n	40006712 <mvHwsDdr3TipInitController+0x672>
4000670c:	4629      	mov	r1, r5
4000670e:	f7f9 ecce 	blx	400000ac <__aeabi_uidiv>
40006712:	2100      	movs	r1, #0
40006714:	0100      	lsls	r0, r0, #4
40006716:	f040 0008 	orr.w	r0, r0, #8
4000671a:	f240 13ff 	movw	r3, #511	; 0x1ff
4000671e:	9000      	str	r0, [sp, #0]
40006720:	460a      	mov	r2, r1
40006722:	9301      	str	r3, [sp, #4]
40006724:	4620      	mov	r0, r4
40006726:	f241 432c 	movw	r3, #5164	; 0x142c
4000672a:	4d6a      	ldr	r5, [pc, #424]	; (400068d4 <mvHwsDdr3TipInitController+0x834>)
4000672c:	f7fd fd68 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006730:	4601      	mov	r1, r0
40006732:	6028      	str	r0, [r5, #0]
40006734:	2800      	cmp	r0, #0
40006736:	f040 8172 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
4000673a:	f44f 42a0 	mov.w	r2, #20480	; 0x5000
4000673e:	f44f 43fc 	mov.w	r3, #32256	; 0x7e00
40006742:	4620      	mov	r0, r4
40006744:	e88d 000c 	stmia.w	sp, {r2, r3}
40006748:	460a      	mov	r2, r1
4000674a:	f241 432c 	movw	r3, #5164	; 0x142c
4000674e:	f7fd fd57 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006752:	4601      	mov	r1, r0
40006754:	6028      	str	r0, [r5, #0]
40006756:	2800      	cmp	r0, #0
40006758:	f040 8161 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
4000675c:	f04f 73a0 	mov.w	r3, #20971520	; 0x1400000
40006760:	f04f 5cff 	mov.w	ip, #534773760	; 0x1fe00000
40006764:	460a      	mov	r2, r1
40006766:	e88d 1008 	stmia.w	sp, {r3, ip}
4000676a:	4620      	mov	r0, r4
4000676c:	f241 432c 	movw	r3, #5164	; 0x142c
40006770:	f7fd fd46 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006774:	4601      	mov	r1, r0
40006776:	6028      	str	r0, [r5, #0]
40006778:	2800      	cmp	r0, #0
4000677a:	f040 8150 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
4000677e:	4b57      	ldr	r3, [pc, #348]	; (400068dc <mvHwsDdr3TipInitController+0x83c>)
40006780:	460a      	mov	r2, r1
40006782:	f8df e168 	ldr.w	lr, [pc, #360]	; 400068ec <mvHwsDdr3TipInitController+0x84c>
40006786:	4620      	mov	r0, r4
40006788:	e88d 4008 	stmia.w	sp, {r3, lr}
4000678c:	f241 53e4 	movw	r3, #5604	; 0x15e4
40006790:	f7fd fd36 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006794:	4601      	mov	r1, r0
40006796:	6028      	str	r0, [r5, #0]
40006798:	2800      	cmp	r0, #0
4000679a:	f040 8140 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
4000679e:	ab07      	add	r3, sp, #28
400067a0:	460a      	mov	r2, r1
400067a2:	9300      	str	r3, [sp, #0]
400067a4:	4620      	mov	r0, r4
400067a6:	2330      	movs	r3, #48	; 0x30
400067a8:	9301      	str	r3, [sp, #4]
400067aa:	f241 53ec 	movw	r3, #5612	; 0x15ec
400067ae:	f7fd ffd1 	bl	40004754 <mvHwsDdr3TipIFRead>
400067b2:	4601      	mov	r1, r0
400067b4:	6028      	str	r0, [r5, #0]
400067b6:	2800      	cmp	r0, #0
400067b8:	f040 8131 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
400067bc:	9b07      	ldr	r3, [sp, #28]
400067be:	460a      	mov	r2, r1
400067c0:	4620      	mov	r0, r4
400067c2:	462f      	mov	r7, r5
400067c4:	2b00      	cmp	r3, #0
400067c6:	bf0c      	ite	eq
400067c8:	f44f 6300 	moveq.w	r3, #2048	; 0x800
400067cc:	2300      	movne	r3, #0
400067ce:	9300      	str	r3, [sp, #0]
400067d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
400067d4:	9301      	str	r3, [sp, #4]
400067d6:	f241 4324 	movw	r3, #5156	; 0x1424
400067da:	f7fd fd11 	bl	40004200 <mvHwsDdr3TipIFWrite>
400067de:	4602      	mov	r2, r0
400067e0:	6028      	str	r0, [r5, #0]
400067e2:	2800      	cmp	r0, #0
400067e4:	f040 811b 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
400067e8:	4b3d      	ldr	r3, [pc, #244]	; (400068e0 <mvHwsDdr3TipInitController+0x840>)
400067ea:	4620      	mov	r0, r4
400067ec:	2101      	movs	r1, #1
400067ee:	681b      	ldr	r3, [r3, #0]
400067f0:	9300      	str	r3, [sp, #0]
400067f2:	f04f 33ff 	mov.w	r3, #4294967295
400067f6:	9301      	str	r3, [sp, #4]
400067f8:	f241 4394 	movw	r3, #5268	; 0x1494
400067fc:	f7fd fd00 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006800:	4680      	mov	r8, r0
40006802:	6028      	str	r0, [r5, #0]
40006804:	2800      	cmp	r0, #0
40006806:	f040 810a 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
4000680a:	4620      	mov	r0, r4
4000680c:	4641      	mov	r1, r8
4000680e:	f004 fc0d 	bl	4000b02c <ddr3TipDevAttrGet>
40006812:	2803      	cmp	r0, #3
40006814:	d11d      	bne.n	40006852 <mvHwsDdr3TipInitController+0x7b2>
40006816:	f44f 6310 	mov.w	r3, #2304	; 0x900
4000681a:	4641      	mov	r1, r8
4000681c:	9300      	str	r3, [sp, #0]
4000681e:	4620      	mov	r0, r4
40006820:	9301      	str	r3, [sp, #4]
40006822:	4642      	mov	r2, r8
40006824:	f241 43a8 	movw	r3, #5288	; 0x14a8
40006828:	f7fd fcea 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000682c:	4601      	mov	r1, r0
4000682e:	6028      	str	r0, [r5, #0]
40006830:	2800      	cmp	r0, #0
40006832:	f040 80f4 	bne.w	40006a1e <mvHwsDdr3TipInitController+0x97e>
40006836:	9000      	str	r0, [sp, #0]
40006838:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000683c:	4620      	mov	r0, r4
4000683e:	9301      	str	r3, [sp, #4]
40006840:	460a      	mov	r2, r1
40006842:	f241 63d0 	movw	r3, #5840	; 0x16d0
40006846:	f7fd fcdb 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000684a:	6028      	str	r0, [r5, #0]
4000684c:	2800      	cmp	r0, #0
4000684e:	f040 8086 	bne.w	4000695e <mvHwsDdr3TipInitController+0x8be>
40006852:	4f24      	ldr	r7, [pc, #144]	; (400068e4 <mvHwsDdr3TipInitController+0x844>)
40006854:	683b      	ldr	r3, [r7, #0]
40006856:	781b      	ldrb	r3, [r3, #0]
40006858:	07d8      	lsls	r0, r3, #31
4000685a:	f140 80e4 	bpl.w	40006a26 <mvHwsDdr3TipInitController+0x986>
4000685e:	2100      	movs	r1, #0
40006860:	4620      	mov	r0, r4
40006862:	f004 fbe3 	bl	4000b02c <ddr3TipDevAttrGet>
40006866:	4601      	mov	r1, r0
40006868:	2902      	cmp	r1, #2
4000686a:	4620      	mov	r0, r4
4000686c:	d129      	bne.n	400068c2 <mvHwsDdr3TipInitController+0x822>
4000686e:	f004 fbdd 	bl	4000b02c <ddr3TipDevAttrGet>
40006872:	2200      	movs	r2, #0
40006874:	683f      	ldr	r7, [r7, #0]
40006876:	4615      	mov	r5, r2
40006878:	4613      	mov	r3, r2
4000687a:	fa5f fe80 	uxtb.w	lr, r0
4000687e:	e01d      	b.n	400068bc <mvHwsDdr3TipInitController+0x81c>
40006880:	f897 105c 	ldrb.w	r1, [r7, #92]	; 0x5c
40006884:	fa41 f105 	asr.w	r1, r1, r5
40006888:	07c9      	lsls	r1, r1, #31
4000688a:	d515      	bpl.n	400068b8 <mvHwsDdr3TipInitController+0x818>
4000688c:	18b8      	adds	r0, r7, r2
4000688e:	7901      	ldrb	r1, [r0, #4]
40006890:	6880      	ldr	r0, [r0, #8]
40006892:	430b      	orrs	r3, r1
40006894:	2801      	cmp	r0, #1
40006896:	d10f      	bne.n	400068b8 <mvHwsDdr3TipInitController+0x818>
40006898:	07c8      	lsls	r0, r1, #31
4000689a:	bf48      	it	mi
4000689c:	f043 0310 	orrmi.w	r3, r3, #16
400068a0:	0788      	lsls	r0, r1, #30
400068a2:	bf48      	it	mi
400068a4:	f043 0320 	orrmi.w	r3, r3, #32
400068a8:	0748      	lsls	r0, r1, #29
400068aa:	bf48      	it	mi
400068ac:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
400068b0:	0708      	lsls	r0, r1, #28
400068b2:	bf48      	it	mi
400068b4:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
400068b8:	3501      	adds	r5, #1
400068ba:	3210      	adds	r2, #16
400068bc:	4575      	cmp	r5, lr
400068be:	d3df      	bcc.n	40006880 <mvHwsDdr3TipInitController+0x7e0>
400068c0:	e038      	b.n	40006934 <mvHwsDdr3TipInitController+0x894>
400068c2:	2102      	movs	r1, #2
400068c4:	46b8      	mov	r8, r7
400068c6:	f004 fbb1 	bl	4000b02c <ddr3TipDevAttrGet>
400068ca:	2501      	movs	r5, #1
400068cc:	4f06      	ldr	r7, [pc, #24]	; (400068e8 <mvHwsDdr3TipInitController+0x848>)
400068ce:	4681      	mov	r9, r0
400068d0:	e028      	b.n	40006924 <mvHwsDdr3TipInitController+0x884>
400068d2:	bf00      	nop
400068d4:	40020868 	andmi	r0, r2, r8, ror #16
400068d8:	400141f4 	strdmi	r4, [r1], -r4	; <UNPREDICTABLE>
400068dc:	00203c18 	eoreq	r3, r0, r8, lsl ip
400068e0:	400141ec 	andmi	r4, r1, ip, ror #3
400068e4:	400205d8 	ldrdmi	r0, [r2], -r8
400068e8:	40014169 	andmi	r4, r1, r9, ror #2
400068ec:	003fffff 	ldrshteq	pc, [pc], -pc	; <UNPREDICTABLE>
400068f0:	f8d8 3000 	ldr.w	r3, [r8]
400068f4:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
400068f8:	fa42 f205 	asr.w	r2, r2, r5
400068fc:	07d1      	lsls	r1, r2, #31
400068fe:	d510      	bpl.n	40006922 <mvHwsDdr3TipInitController+0x882>
40006900:	eb03 1205 	add.w	r2, r3, r5, lsl #4
40006904:	7918      	ldrb	r0, [r3, #4]
40006906:	7911      	ldrb	r1, [r2, #4]
40006908:	4288      	cmp	r0, r1
4000690a:	d103      	bne.n	40006914 <mvHwsDdr3TipInitController+0x874>
4000690c:	6899      	ldr	r1, [r3, #8]
4000690e:	6893      	ldr	r3, [r2, #8]
40006910:	4299      	cmp	r1, r3
40006912:	d006      	beq.n	40006922 <mvHwsDdr3TipInitController+0x882>
40006914:	783b      	ldrb	r3, [r7, #0]
40006916:	2b03      	cmp	r3, #3
40006918:	d803      	bhi.n	40006922 <mvHwsDdr3TipInitController+0x882>
4000691a:	4855      	ldr	r0, [pc, #340]	; (40006a70 <mvHwsDdr3TipInitController+0x9d0>)
4000691c:	4629      	mov	r1, r5
4000691e:	f007 fd61 	bl	4000e3e4 <mvPrintf>
40006922:	3501      	adds	r5, #1
40006924:	454d      	cmp	r5, r9
40006926:	d3e3      	bcc.n	400068f0 <mvHwsDdr3TipInitController+0x850>
40006928:	4b52      	ldr	r3, [pc, #328]	; (40006a74 <mvHwsDdr3TipInitController+0x9d4>)
4000692a:	681b      	ldr	r3, [r3, #0]
4000692c:	689a      	ldr	r2, [r3, #8]
4000692e:	791b      	ldrb	r3, [r3, #4]
40006930:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
40006934:	2100      	movs	r1, #0
40006936:	9300      	str	r3, [sp, #0]
40006938:	4620      	mov	r0, r4
4000693a:	23ff      	movs	r3, #255	; 0xff
4000693c:	460a      	mov	r2, r1
4000693e:	9301      	str	r3, [sp, #4]
40006940:	f44f 53af 	mov.w	r3, #5600	; 0x15e0
40006944:	4f4c      	ldr	r7, [pc, #304]	; (40006a78 <mvHwsDdr3TipInitController+0x9d8>)
40006946:	f7fd fc5b 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000694a:	6038      	str	r0, [r7, #0]
4000694c:	b118      	cbz	r0, 40006956 <mvHwsDdr3TipInitController+0x8b6>
4000694e:	f005 fa05 	bl	4000bd5c <gtBreakOnFail>
40006952:	683d      	ldr	r5, [r7, #0]
40006954:	e000      	b.n	40006958 <mvHwsDdr3TipInitController+0x8b8>
40006956:	4605      	mov	r5, r0
40006958:	4f47      	ldr	r7, [pc, #284]	; (40006a78 <mvHwsDdr3TipInitController+0x9d8>)
4000695a:	603d      	str	r5, [r7, #0]
4000695c:	b11d      	cbz	r5, 40006966 <mvHwsDdr3TipInitController+0x8c6>
4000695e:	f005 f9fd 	bl	4000bd5c <gtBreakOnFail>
40006962:	6838      	ldr	r0, [r7, #0]
40006964:	e079      	b.n	40006a5a <mvHwsDdr3TipInitController+0x9ba>
40006966:	6873      	ldr	r3, [r6, #4]
40006968:	2b00      	cmp	r3, #0
4000696a:	d03c      	beq.n	400069e6 <mvHwsDdr3TipInitController+0x946>
4000696c:	4620      	mov	r0, r4
4000696e:	2102      	movs	r1, #2
40006970:	f004 fb5c 	bl	4000b02c <ddr3TipDevAttrGet>
40006974:	4f3f      	ldr	r7, [pc, #252]	; (40006a74 <mvHwsDdr3TipInitController+0x9d4>)
40006976:	f04f 0901 	mov.w	r9, #1
4000697a:	2690      	movs	r6, #144	; 0x90
4000697c:	fa5f f880 	uxtb.w	r8, r0
40006980:	e02c      	b.n	400069dc <mvHwsDdr3TipInitController+0x93c>
40006982:	683b      	ldr	r3, [r7, #0]
40006984:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40006988:	fa42 f205 	asr.w	r2, r2, r5
4000698c:	07d2      	lsls	r2, r2, #31
4000698e:	d524      	bpl.n	400069da <mvHwsDdr3TipInitController+0x93a>
40006990:	eb03 1305 	add.w	r3, r3, r5, lsl #4
40006994:	68db      	ldr	r3, [r3, #12]
40006996:	2b01      	cmp	r3, #1
40006998:	d10a      	bne.n	400069b0 <mvHwsDdr3TipInitController+0x910>
4000699a:	2100      	movs	r1, #0
4000699c:	23c0      	movs	r3, #192	; 0xc0
4000699e:	4620      	mov	r0, r4
400069a0:	9302      	str	r3, [sp, #8]
400069a2:	9303      	str	r3, [sp, #12]
400069a4:	460a      	mov	r2, r1
400069a6:	462b      	mov	r3, r5
400069a8:	e88d 0042 	stmia.w	sp, {r1, r6}
400069ac:	f7fe f87e 	bl	40004aac <ddr3TipBusReadModifyWrite>
400069b0:	683b      	ldr	r3, [r7, #0]
400069b2:	eb03 1305 	add.w	r3, r3, r5, lsl #4
400069b6:	691b      	ldr	r3, [r3, #16]
400069b8:	2b01      	cmp	r3, #1
400069ba:	d10e      	bne.n	400069da <mvHwsDdr3TipInitController+0x93a>
400069bc:	2100      	movs	r1, #0
400069be:	2d01      	cmp	r5, #1
400069c0:	bf8c      	ite	hi
400069c2:	2328      	movhi	r3, #40	; 0x28
400069c4:	2314      	movls	r3, #20
400069c6:	4620      	mov	r0, r4
400069c8:	9302      	str	r3, [sp, #8]
400069ca:	9303      	str	r3, [sp, #12]
400069cc:	460a      	mov	r2, r1
400069ce:	460b      	mov	r3, r1
400069d0:	f8cd 9000 	str.w	r9, [sp]
400069d4:	9601      	str	r6, [sp, #4]
400069d6:	f7fe f869 	bl	40004aac <ddr3TipBusReadModifyWrite>
400069da:	3501      	adds	r5, #1
400069dc:	4545      	cmp	r5, r8
400069de:	d3d0      	bcc.n	40006982 <mvHwsDdr3TipInitController+0x8e2>
400069e0:	4b25      	ldr	r3, [pc, #148]	; (40006a78 <mvHwsDdr3TipInitController+0x9d8>)
400069e2:	2200      	movs	r2, #0
400069e4:	601a      	str	r2, [r3, #0]
400069e6:	2100      	movs	r1, #0
400069e8:	2301      	movs	r3, #1
400069ea:	4620      	mov	r0, r4
400069ec:	e88d 000a 	stmia.w	sp, {r1, r3}
400069f0:	460a      	mov	r2, r1
400069f2:	f241 43cc 	movw	r3, #5324	; 0x14cc
400069f6:	f7fd fc03 	bl	40004200 <mvHwsDdr3TipIFWrite>
400069fa:	4d1f      	ldr	r5, [pc, #124]	; (40006a78 <mvHwsDdr3TipInitController+0x9d8>)
400069fc:	4601      	mov	r1, r0
400069fe:	6028      	str	r0, [r5, #0]
40006a00:	b968      	cbnz	r0, 40006a1e <mvHwsDdr3TipInitController+0x97e>
40006a02:	4b1e      	ldr	r3, [pc, #120]	; (40006a7c <mvHwsDdr3TipInitController+0x9dc>)
40006a04:	4620      	mov	r0, r4
40006a06:	460a      	mov	r2, r1
40006a08:	781b      	ldrb	r3, [r3, #0]
40006a0a:	00db      	lsls	r3, r3, #3
40006a0c:	9300      	str	r3, [sp, #0]
40006a0e:	2318      	movs	r3, #24
40006a10:	9301      	str	r3, [sp, #4]
40006a12:	f241 43cc 	movw	r3, #5324	; 0x14cc
40006a16:	f7fd fbf3 	bl	40004200 <mvHwsDdr3TipIFWrite>
40006a1a:	6028      	str	r0, [r5, #0]
40006a1c:	b118      	cbz	r0, 40006a26 <mvHwsDdr3TipInitController+0x986>
40006a1e:	f005 f99d 	bl	4000bd5c <gtBreakOnFail>
40006a22:	6828      	ldr	r0, [r5, #0]
40006a24:	e019      	b.n	40006a5a <mvHwsDdr3TipInitController+0x9ba>
40006a26:	4620      	mov	r0, r4
40006a28:	4e13      	ldr	r6, [pc, #76]	; (40006a78 <mvHwsDdr3TipInitController+0x9d8>)
40006a2a:	f7ff facd 	bl	40005fc8 <ddr3TipEnableInitSequence>
40006a2e:	4605      	mov	r5, r0
40006a30:	6030      	str	r0, [r6, #0]
40006a32:	b118      	cbz	r0, 40006a3c <mvHwsDdr3TipInitController+0x99c>
40006a34:	f005 f992 	bl	4000bd5c <gtBreakOnFail>
40006a38:	6830      	ldr	r0, [r6, #0]
40006a3a:	e00e      	b.n	40006a5a <mvHwsDdr3TipInitController+0x9ba>
40006a3c:	4b10      	ldr	r3, [pc, #64]	; (40006a80 <mvHwsDdr3TipInitController+0x9e0>)
40006a3e:	6818      	ldr	r0, [r3, #0]
40006a40:	b158      	cbz	r0, 40006a5a <mvHwsDdr3TipInitController+0x9ba>
40006a42:	4b10      	ldr	r3, [pc, #64]	; (40006a84 <mvHwsDdr3TipInitController+0x9e4>)
40006a44:	4810      	ldr	r0, [pc, #64]	; (40006a88 <mvHwsDdr3TipInitController+0x9e8>)
40006a46:	f853 102b 	ldr.w	r1, [r3, fp, lsl #2]
40006a4a:	0189      	lsls	r1, r1, #6
40006a4c:	f7f9 eb2e 	blx	400000ac <__aeabi_uidiv>
40006a50:	4601      	mov	r1, r0
40006a52:	4620      	mov	r0, r4
40006a54:	f004 f870 	bl	4000ab38 <ddr3TipCmdAddrInitDelay>
40006a58:	4628      	mov	r0, r5
40006a5a:	b009      	add	sp, #36	; 0x24
40006a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40006a60:	4b04      	ldr	r3, [pc, #16]	; (40006a74 <mvHwsDdr3TipInitController+0x9d4>)
40006a62:	681b      	ldr	r3, [r3, #0]
40006a64:	781b      	ldrb	r3, [r3, #0]
40006a66:	07d8      	lsls	r0, r3, #31
40006a68:	f57f aef3 	bpl.w	40006852 <mvHwsDdr3TipInitController+0x7b2>
40006a6c:	f7ff bb40 	b.w	400060f0 <mvHwsDdr3TipInitController+0x50>
40006a70:	4000fddf 	ldrdmi	pc, [r0], -pc	; <UNPREDICTABLE>
40006a74:	400205d8 	ldrdmi	r0, [r2], -r8
40006a78:	40020868 	andmi	r0, r2, r8, ror #16
40006a7c:	400205e0 	andmi	r0, r2, r0, ror #11
40006a80:	40020978 	andmi	r0, r2, r8, ror r9
40006a84:	40014648 	andmi	r4, r1, r8, asr #12
40006a88:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.mvHwsDdr3TipRunAlg:

40006a8c <mvHwsDdr3TipRunAlg>:
mvHwsDdr3TipRunAlg():
40006a8c:	2900      	cmp	r1, #0
40006a8e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40006a92:	4604      	mov	r4, r0
40006a94:	b089      	sub	sp, #36	; 0x24
40006a96:	f040 855f 	bne.w	40007558 <mvHwsDdr3TipRunAlg+0xacc>
40006a9a:	4b89      	ldr	r3, [pc, #548]	; (40006cc0 <mvHwsDdr3TipRunAlg+0x234>)
40006a9c:	4a89      	ldr	r2, [pc, #548]	; (40006cc4 <mvHwsDdr3TipRunAlg+0x238>)
40006a9e:	7019      	strb	r1, [r3, #0]
40006aa0:	2302      	movs	r3, #2
40006aa2:	548b      	strb	r3, [r1, r2]
40006aa4:	3101      	adds	r1, #1
40006aa6:	2917      	cmp	r1, #23
40006aa8:	d1fb      	bne.n	40006aa2 <mvHwsDdr3TipRunAlg+0x16>
40006aaa:	4620      	mov	r0, r4
40006aac:	f002 f84a 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
40006ab0:	4b85      	ldr	r3, [pc, #532]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006ab2:	781b      	ldrb	r3, [r3, #0]
40006ab4:	2b01      	cmp	r3, #1
40006ab6:	4605      	mov	r5, r0
40006ab8:	d107      	bne.n	40006aca <mvHwsDdr3TipRunAlg+0x3e>
40006aba:	b2e0      	uxtb	r0, r4
40006abc:	4e83      	ldr	r6, [pc, #524]	; (40006ccc <mvHwsDdr3TipRunAlg+0x240>)
40006abe:	f7fd f85b 	bl	40003b78 <printDeviceInfo>
40006ac2:	6030      	str	r0, [r6, #0]
40006ac4:	2800      	cmp	r0, #0
40006ac6:	f040 84b3 	bne.w	40007430 <mvHwsDdr3TipRunAlg+0x9a4>
40006aca:	4e81      	ldr	r6, [pc, #516]	; (40006cd0 <mvHwsDdr3TipRunAlg+0x244>)
40006acc:	2300      	movs	r3, #0
40006ace:	4f7f      	ldr	r7, [pc, #508]	; (40006ccc <mvHwsDdr3TipRunAlg+0x240>)
40006ad0:	6033      	str	r3, [r6, #0]
40006ad2:	e00d      	b.n	40006af0 <mvHwsDdr3TipRunAlg+0x64>
40006ad4:	4620      	mov	r0, r4
40006ad6:	f7ff f8d1 	bl	40005c7c <ddr3TipDDR3ResetPhyRegs>
40006ada:	6038      	str	r0, [r7, #0]
40006adc:	b128      	cbz	r0, 40006aea <mvHwsDdr3TipRunAlg+0x5e>
40006ade:	f005 f93d 	bl	4000bd5c <gtBreakOnFail>
40006ae2:	4b7a      	ldr	r3, [pc, #488]	; (40006ccc <mvHwsDdr3TipRunAlg+0x240>)
40006ae4:	681d      	ldr	r5, [r3, #0]
40006ae6:	f000 bcb1 	b.w	4000744c <mvHwsDdr3TipRunAlg+0x9c0>
40006aea:	6833      	ldr	r3, [r6, #0]
40006aec:	3301      	adds	r3, #1
40006aee:	6033      	str	r3, [r6, #0]
40006af0:	6833      	ldr	r3, [r6, #0]
40006af2:	42ab      	cmp	r3, r5
40006af4:	d3ee      	bcc.n	40006ad4 <mvHwsDdr3TipRunAlg+0x48>
40006af6:	4b76      	ldr	r3, [pc, #472]	; (40006cd0 <mvHwsDdr3TipRunAlg+0x244>)
40006af8:	2100      	movs	r1, #0
40006afa:	6019      	str	r1, [r3, #0]
40006afc:	4b75      	ldr	r3, [pc, #468]	; (40006cd4 <mvHwsDdr3TipRunAlg+0x248>)
40006afe:	781e      	ldrb	r6, [r3, #0]
40006b00:	4b75      	ldr	r3, [pc, #468]	; (40006cd8 <mvHwsDdr3TipRunAlg+0x24c>)
40006b02:	681a      	ldr	r2, [r3, #0]
40006b04:	4b75      	ldr	r3, [pc, #468]	; (40006cdc <mvHwsDdr3TipRunAlg+0x250>)
40006b06:	601a      	str	r2, [r3, #0]
40006b08:	4b75      	ldr	r3, [pc, #468]	; (40006ce0 <mvHwsDdr3TipRunAlg+0x254>)
40006b0a:	781b      	ldrb	r3, [r3, #0]
40006b0c:	b163      	cbz	r3, 40006b28 <mvHwsDdr3TipRunAlg+0x9c>
40006b0e:	4b75      	ldr	r3, [pc, #468]	; (40006ce4 <mvHwsDdr3TipRunAlg+0x258>)
40006b10:	681b      	ldr	r3, [r3, #0]
40006b12:	781b      	ldrb	r3, [r3, #0]
40006b14:	07d8      	lsls	r0, r3, #31
40006b16:	d507      	bpl.n	40006b28 <mvHwsDdr3TipRunAlg+0x9c>
40006b18:	4b73      	ldr	r3, [pc, #460]	; (40006ce8 <mvHwsDdr3TipRunAlg+0x25c>)
40006b1a:	222c      	movs	r2, #44	; 0x2c
40006b1c:	b2e0      	uxtb	r0, r4
40006b1e:	fb02 3304 	mla	r3, r2, r4, r3
40006b22:	4632      	mov	r2, r6
40006b24:	695b      	ldr	r3, [r3, #20]
40006b26:	4798      	blx	r3
40006b28:	4b70      	ldr	r3, [pc, #448]	; (40006cec <mvHwsDdr3TipRunAlg+0x260>)
40006b2a:	781b      	ldrb	r3, [r3, #0]
40006b2c:	b163      	cbz	r3, 40006b48 <mvHwsDdr3TipRunAlg+0xbc>
40006b2e:	4b66      	ldr	r3, [pc, #408]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006b30:	781b      	ldrb	r3, [r3, #0]
40006b32:	2b02      	cmp	r3, #2
40006b34:	d802      	bhi.n	40006b3c <mvHwsDdr3TipRunAlg+0xb0>
40006b36:	486e      	ldr	r0, [pc, #440]	; (40006cf0 <mvHwsDdr3TipRunAlg+0x264>)
40006b38:	f007 fc54 	bl	4000e3e4 <mvPrintf>
40006b3c:	4620      	mov	r0, r4
40006b3e:	2101      	movs	r1, #1
40006b40:	2200      	movs	r2, #0
40006b42:	4633      	mov	r3, r6
40006b44:	f7fe f914 	bl	40004d70 <AdllCalibration>
40006b48:	4b6a      	ldr	r3, [pc, #424]	; (40006cf4 <mvHwsDdr3TipRunAlg+0x268>)
40006b4a:	781b      	ldrb	r3, [r3, #0]
40006b4c:	b14b      	cbz	r3, 40006b62 <mvHwsDdr3TipRunAlg+0xd6>
40006b4e:	4b5e      	ldr	r3, [pc, #376]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006b50:	781b      	ldrb	r3, [r3, #0]
40006b52:	2b02      	cmp	r3, #2
40006b54:	d802      	bhi.n	40006b5c <mvHwsDdr3TipRunAlg+0xd0>
40006b56:	4868      	ldr	r0, [pc, #416]	; (40006cf8 <mvHwsDdr3TipRunAlg+0x26c>)
40006b58:	f007 fc44 	bl	4000e3e4 <mvPrintf>
40006b5c:	4620      	mov	r0, r4
40006b5e:	f7fb fe27 	bl	400027b0 <ddr3TipRegDump>
40006b62:	4b66      	ldr	r3, [pc, #408]	; (40006cfc <mvHwsDdr3TipRunAlg+0x270>)
40006b64:	681b      	ldr	r3, [r3, #0]
40006b66:	07da      	lsls	r2, r3, #31
40006b68:	d527      	bpl.n	40006bba <mvHwsDdr3TipRunAlg+0x12e>
40006b6a:	4b55      	ldr	r3, [pc, #340]	; (40006cc0 <mvHwsDdr3TipRunAlg+0x234>)
40006b6c:	2200      	movs	r2, #0
40006b6e:	701a      	strb	r2, [r3, #0]
40006b70:	4b55      	ldr	r3, [pc, #340]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006b72:	781b      	ldrb	r3, [r3, #0]
40006b74:	2b02      	cmp	r3, #2
40006b76:	d802      	bhi.n	40006b7e <mvHwsDdr3TipRunAlg+0xf2>
40006b78:	4861      	ldr	r0, [pc, #388]	; (40006d00 <mvHwsDdr3TipRunAlg+0x274>)
40006b7a:	f007 fc33 	bl	4000e3e4 <mvPrintf>
40006b7e:	4620      	mov	r0, r4
40006b80:	a904      	add	r1, sp, #16
40006b82:	2300      	movs	r3, #0
40006b84:	2201      	movs	r2, #1
40006b86:	9304      	str	r3, [sp, #16]
40006b88:	9307      	str	r3, [sp, #28]
40006b8a:	9205      	str	r2, [sp, #20]
40006b8c:	9206      	str	r2, [sp, #24]
40006b8e:	f7ff fa87 	bl	400060a0 <mvHwsDdr3TipInitController>
40006b92:	4b58      	ldr	r3, [pc, #352]	; (40006cf4 <mvHwsDdr3TipRunAlg+0x268>)
40006b94:	781b      	ldrb	r3, [r3, #0]
40006b96:	4606      	mov	r6, r0
40006b98:	b113      	cbz	r3, 40006ba0 <mvHwsDdr3TipRunAlg+0x114>
40006b9a:	4620      	mov	r0, r4
40006b9c:	f7fb fe08 	bl	400027b0 <ddr3TipRegDump>
40006ba0:	b15e      	cbz	r6, 40006bba <mvHwsDdr3TipRunAlg+0x12e>
40006ba2:	4b49      	ldr	r3, [pc, #292]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006ba4:	781b      	ldrb	r3, [r3, #0]
40006ba6:	2b03      	cmp	r3, #3
40006ba8:	d802      	bhi.n	40006bb0 <mvHwsDdr3TipRunAlg+0x124>
40006baa:	4856      	ldr	r0, [pc, #344]	; (40006d04 <mvHwsDdr3TipRunAlg+0x278>)
40006bac:	f007 fc1a 	bl	4000e3e4 <mvPrintf>
40006bb0:	4b55      	ldr	r3, [pc, #340]	; (40006d08 <mvHwsDdr3TipRunAlg+0x27c>)
40006bb2:	681b      	ldr	r3, [r3, #0]
40006bb4:	2b00      	cmp	r3, #0
40006bb6:	f000 8446 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006bba:	4b50      	ldr	r3, [pc, #320]	; (40006cfc <mvHwsDdr3TipRunAlg+0x270>)
40006bbc:	681e      	ldr	r6, [r3, #0]
40006bbe:	f016 0604 	ands.w	r6, r6, #4
40006bc2:	d03b      	beq.n	40006c3c <mvHwsDdr3TipRunAlg+0x1b0>
40006bc4:	4b3e      	ldr	r3, [pc, #248]	; (40006cc0 <mvHwsDdr3TipRunAlg+0x234>)
40006bc6:	2202      	movs	r2, #2
40006bc8:	4f41      	ldr	r7, [pc, #260]	; (40006cd0 <mvHwsDdr3TipRunAlg+0x244>)
40006bca:	2600      	movs	r6, #0
40006bcc:	701a      	strb	r2, [r3, #0]
40006bce:	603e      	str	r6, [r7, #0]
40006bd0:	e008      	b.n	40006be4 <mvHwsDdr3TipRunAlg+0x158>
40006bd2:	4620      	mov	r0, r4
40006bd4:	2100      	movs	r1, #0
40006bd6:	221f      	movs	r2, #31
40006bd8:	2601      	movs	r6, #1
40006bda:	f7ff f9a1 	bl	40005f20 <ddr3TipAdllRegsBypass>
40006bde:	683b      	ldr	r3, [r7, #0]
40006be0:	3301      	adds	r3, #1
40006be2:	603b      	str	r3, [r7, #0]
40006be4:	683b      	ldr	r3, [r7, #0]
40006be6:	42ab      	cmp	r3, r5
40006be8:	d3f3      	bcc.n	40006bd2 <mvHwsDdr3TipRunAlg+0x146>
40006bea:	4b39      	ldr	r3, [pc, #228]	; (40006cd0 <mvHwsDdr3TipRunAlg+0x244>)
40006bec:	2200      	movs	r2, #0
40006bee:	4f47      	ldr	r7, [pc, #284]	; (40006d0c <mvHwsDdr3TipRunAlg+0x280>)
40006bf0:	601a      	str	r2, [r3, #0]
40006bf2:	4b35      	ldr	r3, [pc, #212]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006bf4:	781b      	ldrb	r3, [r3, #0]
40006bf6:	2b02      	cmp	r3, #2
40006bf8:	d806      	bhi.n	40006c08 <mvHwsDdr3TipRunAlg+0x17c>
40006bfa:	783a      	ldrb	r2, [r7, #0]
40006bfc:	4b37      	ldr	r3, [pc, #220]	; (40006cdc <mvHwsDdr3TipRunAlg+0x250>)
40006bfe:	4844      	ldr	r0, [pc, #272]	; (40006d10 <mvHwsDdr3TipRunAlg+0x284>)
40006c00:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40006c04:	f007 fbee 	bl	4000e3e4 <mvPrintf>
40006c08:	783b      	ldrb	r3, [r7, #0]
40006c0a:	4620      	mov	r0, r4
40006c0c:	2101      	movs	r1, #1
40006c0e:	2200      	movs	r2, #0
40006c10:	f7fe fabc 	bl	4000518c <ddr3TipFreqSet>
40006c14:	4b37      	ldr	r3, [pc, #220]	; (40006cf4 <mvHwsDdr3TipRunAlg+0x268>)
40006c16:	781b      	ldrb	r3, [r3, #0]
40006c18:	4607      	mov	r7, r0
40006c1a:	b113      	cbz	r3, 40006c22 <mvHwsDdr3TipRunAlg+0x196>
40006c1c:	4620      	mov	r0, r4
40006c1e:	f7fb fdc7 	bl	400027b0 <ddr3TipRegDump>
40006c22:	b15f      	cbz	r7, 40006c3c <mvHwsDdr3TipRunAlg+0x1b0>
40006c24:	4b28      	ldr	r3, [pc, #160]	; (40006cc8 <mvHwsDdr3TipRunAlg+0x23c>)
40006c26:	781b      	ldrb	r3, [r3, #0]
40006c28:	2b03      	cmp	r3, #3
40006c2a:	d802      	bhi.n	40006c32 <mvHwsDdr3TipRunAlg+0x1a6>
40006c2c:	4839      	ldr	r0, [pc, #228]	; (40006d14 <mvHwsDdr3TipRunAlg+0x288>)
40006c2e:	f007 fbd9 	bl	4000e3e4 <mvPrintf>
40006c32:	4b35      	ldr	r3, [pc, #212]	; (40006d08 <mvHwsDdr3TipRunAlg+0x27c>)
40006c34:	681b      	ldr	r3, [r3, #0]
40006c36:	2b00      	cmp	r3, #0
40006c38:	f000 8405 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006c3c:	4f24      	ldr	r7, [pc, #144]	; (40006cd0 <mvHwsDdr3TipRunAlg+0x244>)
40006c3e:	2300      	movs	r3, #0
40006c40:	f8df b0b8 	ldr.w	fp, [pc, #184]	; 40006cfc <mvHwsDdr3TipRunAlg+0x270>
40006c44:	f8df a078 	ldr.w	sl, [pc, #120]	; 40006cc0 <mvHwsDdr3TipRunAlg+0x234>
40006c48:	603b      	str	r3, [r7, #0]
40006c4a:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40006cc8 <mvHwsDdr3TipRunAlg+0x23c>
40006c4e:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 40006d08 <mvHwsDdr3TipRunAlg+0x27c>
40006c52:	e02a      	b.n	40006caa <mvHwsDdr3TipRunAlg+0x21e>
40006c54:	f8db 3000 	ldr.w	r3, [fp]
40006c58:	071b      	lsls	r3, r3, #28
40006c5a:	d523      	bpl.n	40006ca4 <mvHwsDdr3TipRunAlg+0x218>
40006c5c:	2303      	movs	r3, #3
40006c5e:	f88a 3000 	strb.w	r3, [sl]
40006c62:	f898 3000 	ldrb.w	r3, [r8]
40006c66:	2b02      	cmp	r3, #2
40006c68:	d802      	bhi.n	40006c70 <mvHwsDdr3TipRunAlg+0x1e4>
40006c6a:	482b      	ldr	r0, [pc, #172]	; (40006d18 <mvHwsDdr3TipRunAlg+0x28c>)
40006c6c:	f007 fbba 	bl	4000e3e4 <mvPrintf>
40006c70:	4620      	mov	r0, r4
40006c72:	f000 ff0b 	bl	40007a8c <ddr3TipLoadAllPatternToMem>
40006c76:	491f      	ldr	r1, [pc, #124]	; (40006cf4 <mvHwsDdr3TipRunAlg+0x268>)
40006c78:	780a      	ldrb	r2, [r1, #0]
40006c7a:	4603      	mov	r3, r0
40006c7c:	b122      	cbz	r2, 40006c88 <mvHwsDdr3TipRunAlg+0x1fc>
40006c7e:	4620      	mov	r0, r4
40006c80:	9302      	str	r3, [sp, #8]
40006c82:	f7fb fd95 	bl	400027b0 <ddr3TipRegDump>
40006c86:	9b02      	ldr	r3, [sp, #8]
40006c88:	b163      	cbz	r3, 40006ca4 <mvHwsDdr3TipRunAlg+0x218>
40006c8a:	f898 3000 	ldrb.w	r3, [r8]
40006c8e:	2b03      	cmp	r3, #3
40006c90:	d803      	bhi.n	40006c9a <mvHwsDdr3TipRunAlg+0x20e>
40006c92:	4822      	ldr	r0, [pc, #136]	; (40006d1c <mvHwsDdr3TipRunAlg+0x290>)
40006c94:	6839      	ldr	r1, [r7, #0]
40006c96:	f007 fba5 	bl	4000e3e4 <mvPrintf>
40006c9a:	f8d9 3000 	ldr.w	r3, [r9]
40006c9e:	2b00      	cmp	r3, #0
40006ca0:	f000 83d1 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006ca4:	683b      	ldr	r3, [r7, #0]
40006ca6:	3301      	adds	r3, #1
40006ca8:	603b      	str	r3, [r7, #0]
40006caa:	6839      	ldr	r1, [r7, #0]
40006cac:	4b08      	ldr	r3, [pc, #32]	; (40006cd0 <mvHwsDdr3TipRunAlg+0x244>)
40006cae:	42a9      	cmp	r1, r5
40006cb0:	d3d0      	bcc.n	40006c54 <mvHwsDdr3TipRunAlg+0x1c8>
40006cb2:	2e01      	cmp	r6, #1
40006cb4:	d141      	bne.n	40006d3a <mvHwsDdr3TipRunAlg+0x2ae>
40006cb6:	2200      	movs	r2, #0
40006cb8:	461e      	mov	r6, r3
40006cba:	601a      	str	r2, [r3, #0]
40006cbc:	4f18      	ldr	r7, [pc, #96]	; (40006d20 <mvHwsDdr3TipRunAlg+0x294>)
40006cbe:	e039      	b.n	40006d34 <mvHwsDdr3TipRunAlg+0x2a8>
40006cc0:	4002096d 	andmi	r0, r2, sp, ror #18
40006cc4:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40006cc8:	40014169 	andmi	r4, r1, r9, ror #2
40006ccc:	40020868 	andmi	r0, r2, r8, ror #16
40006cd0:	40020968 	andmi	r0, r2, r8, ror #18
40006cd4:	40014204 	andmi	r4, r1, r4, lsl #4
40006cd8:	400205dc 	ldrdmi	r0, [r2], -ip
40006cdc:	40014648 	andmi	r4, r1, r8, asr #12
40006ce0:	4002096c 	andmi	r0, r2, ip, ror #18
40006ce4:	400205d8 	ldrdmi	r0, [r2], -r8
40006ce8:	4002058c 	andmi	r0, r2, ip, lsl #11
40006cec:	40014198 	mulmi	r1, r8, r1
40006cf0:	4000fe41 	andmi	pc, r0, r1, asr #28
40006cf4:	4002095c 	andmi	r0, r2, ip, asr r9
40006cf8:	4000fe5e 	andmi	pc, r0, lr, asr lr	; <UNPREDICTABLE>
40006cfc:	400141e8 	andmi	r4, r1, r8, ror #3
40006d00:	4000fe7b 	andmi	pc, r0, fp, ror lr	; <UNPREDICTABLE>
40006d04:	4000fe95 	mulmi	r0, r5, lr
40006d08:	40020984 	andmi	r0, r2, r4, lsl #19
40006d0c:	4002096e 	andmi	r0, r2, lr, ror #18
40006d10:	4000feba 			; <UNDEFINED> instruction: 0x4000feba
40006d14:	4000fed4 	ldrdmi	pc, [r0], -r4
40006d18:	4000feed 	andmi	pc, r0, sp, ror #29
40006d1c:	4000ff08 	andmi	pc, r0, r8, lsl #30
40006d20:	4001419c 	mulmi	r1, ip, r1
40006d24:	4620      	mov	r0, r4
40006d26:	6839      	ldr	r1, [r7, #0]
40006d28:	2200      	movs	r2, #0
40006d2a:	f7ff f8f9 	bl	40005f20 <ddr3TipAdllRegsBypass>
40006d2e:	6833      	ldr	r3, [r6, #0]
40006d30:	3301      	adds	r3, #1
40006d32:	6033      	str	r3, [r6, #0]
40006d34:	6833      	ldr	r3, [r6, #0]
40006d36:	42ab      	cmp	r3, r5
40006d38:	d3f4      	bcc.n	40006d24 <mvHwsDdr3TipRunAlg+0x298>
40006d3a:	4b83      	ldr	r3, [pc, #524]	; (40006f48 <mvHwsDdr3TipRunAlg+0x4bc>)
40006d3c:	2200      	movs	r2, #0
40006d3e:	601a      	str	r2, [r3, #0]
40006d40:	4b82      	ldr	r3, [pc, #520]	; (40006f4c <mvHwsDdr3TipRunAlg+0x4c0>)
40006d42:	681b      	ldr	r3, [r3, #0]
40006d44:	06d8      	lsls	r0, r3, #27
40006d46:	d528      	bpl.n	40006d9a <mvHwsDdr3TipRunAlg+0x30e>
40006d48:	4b81      	ldr	r3, [pc, #516]	; (40006f50 <mvHwsDdr3TipRunAlg+0x4c4>)
40006d4a:	2204      	movs	r2, #4
40006d4c:	4e81      	ldr	r6, [pc, #516]	; (40006f54 <mvHwsDdr3TipRunAlg+0x4c8>)
40006d4e:	701a      	strb	r2, [r3, #0]
40006d50:	4b81      	ldr	r3, [pc, #516]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006d52:	781b      	ldrb	r3, [r3, #0]
40006d54:	2b02      	cmp	r3, #2
40006d56:	d806      	bhi.n	40006d66 <mvHwsDdr3TipRunAlg+0x2da>
40006d58:	7832      	ldrb	r2, [r6, #0]
40006d5a:	4b80      	ldr	r3, [pc, #512]	; (40006f5c <mvHwsDdr3TipRunAlg+0x4d0>)
40006d5c:	4880      	ldr	r0, [pc, #512]	; (40006f60 <mvHwsDdr3TipRunAlg+0x4d4>)
40006d5e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40006d62:	f007 fb3f 	bl	4000e3e4 <mvPrintf>
40006d66:	7833      	ldrb	r3, [r6, #0]
40006d68:	4620      	mov	r0, r4
40006d6a:	2101      	movs	r1, #1
40006d6c:	2200      	movs	r2, #0
40006d6e:	f7fe fa0d 	bl	4000518c <ddr3TipFreqSet>
40006d72:	4b7c      	ldr	r3, [pc, #496]	; (40006f64 <mvHwsDdr3TipRunAlg+0x4d8>)
40006d74:	781b      	ldrb	r3, [r3, #0]
40006d76:	4606      	mov	r6, r0
40006d78:	b113      	cbz	r3, 40006d80 <mvHwsDdr3TipRunAlg+0x2f4>
40006d7a:	4620      	mov	r0, r4
40006d7c:	f7fb fd18 	bl	400027b0 <ddr3TipRegDump>
40006d80:	b15e      	cbz	r6, 40006d9a <mvHwsDdr3TipRunAlg+0x30e>
40006d82:	4b75      	ldr	r3, [pc, #468]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006d84:	781b      	ldrb	r3, [r3, #0]
40006d86:	2b03      	cmp	r3, #3
40006d88:	d802      	bhi.n	40006d90 <mvHwsDdr3TipRunAlg+0x304>
40006d8a:	4877      	ldr	r0, [pc, #476]	; (40006f68 <mvHwsDdr3TipRunAlg+0x4dc>)
40006d8c:	f007 fb2a 	bl	4000e3e4 <mvPrintf>
40006d90:	4b76      	ldr	r3, [pc, #472]	; (40006f6c <mvHwsDdr3TipRunAlg+0x4e0>)
40006d92:	681b      	ldr	r3, [r3, #0]
40006d94:	2b00      	cmp	r3, #0
40006d96:	f000 8356 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006d9a:	4b6c      	ldr	r3, [pc, #432]	; (40006f4c <mvHwsDdr3TipRunAlg+0x4c0>)
40006d9c:	681b      	ldr	r3, [r3, #0]
40006d9e:	0699      	lsls	r1, r3, #26
40006da0:	d52f      	bpl.n	40006e02 <mvHwsDdr3TipRunAlg+0x376>
40006da2:	4b6b      	ldr	r3, [pc, #428]	; (40006f50 <mvHwsDdr3TipRunAlg+0x4c4>)
40006da4:	2205      	movs	r2, #5
40006da6:	701a      	strb	r2, [r3, #0]
40006da8:	4b6b      	ldr	r3, [pc, #428]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006daa:	781b      	ldrb	r3, [r3, #0]
40006dac:	2b02      	cmp	r3, #2
40006dae:	d802      	bhi.n	40006db6 <mvHwsDdr3TipRunAlg+0x32a>
40006db0:	486f      	ldr	r0, [pc, #444]	; (40006f70 <mvHwsDdr3TipRunAlg+0x4e4>)
40006db2:	f007 fb17 	bl	4000e3e4 <mvPrintf>
40006db6:	4b6f      	ldr	r3, [pc, #444]	; (40006f74 <mvHwsDdr3TipRunAlg+0x4e8>)
40006db8:	4620      	mov	r0, r4
40006dba:	681b      	ldr	r3, [r3, #0]
40006dbc:	b143      	cbz	r3, 40006dd0 <mvHwsDdr3TipRunAlg+0x344>
40006dbe:	4b65      	ldr	r3, [pc, #404]	; (40006f54 <mvHwsDdr3TipRunAlg+0x4c8>)
40006dc0:	781a      	ldrb	r2, [r3, #0]
40006dc2:	4b66      	ldr	r3, [pc, #408]	; (40006f5c <mvHwsDdr3TipRunAlg+0x4d0>)
40006dc4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
40006dc8:	f240 2315 	movw	r3, #533	; 0x215
40006dcc:	429a      	cmp	r2, r3
40006dce:	d102      	bne.n	40006dd6 <mvHwsDdr3TipRunAlg+0x34a>
40006dd0:	f002 fb6c 	bl	400094ac <ddr3TipDynamicWriteLeveling>
40006dd4:	e001      	b.n	40006dda <mvHwsDdr3TipRunAlg+0x34e>
40006dd6:	f002 fa7d 	bl	400092d4 <ddr3TipLegacyDynamicWriteLeveling>
40006dda:	4b62      	ldr	r3, [pc, #392]	; (40006f64 <mvHwsDdr3TipRunAlg+0x4d8>)
40006ddc:	4606      	mov	r6, r0
40006dde:	781b      	ldrb	r3, [r3, #0]
40006de0:	b113      	cbz	r3, 40006de8 <mvHwsDdr3TipRunAlg+0x35c>
40006de2:	4620      	mov	r0, r4
40006de4:	f7fb fce4 	bl	400027b0 <ddr3TipRegDump>
40006de8:	b15e      	cbz	r6, 40006e02 <mvHwsDdr3TipRunAlg+0x376>
40006dea:	4b5b      	ldr	r3, [pc, #364]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006dec:	781b      	ldrb	r3, [r3, #0]
40006dee:	2b03      	cmp	r3, #3
40006df0:	d802      	bhi.n	40006df8 <mvHwsDdr3TipRunAlg+0x36c>
40006df2:	4861      	ldr	r0, [pc, #388]	; (40006f78 <mvHwsDdr3TipRunAlg+0x4ec>)
40006df4:	f007 faf6 	bl	4000e3e4 <mvPrintf>
40006df8:	4b5c      	ldr	r3, [pc, #368]	; (40006f6c <mvHwsDdr3TipRunAlg+0x4e0>)
40006dfa:	681b      	ldr	r3, [r3, #0]
40006dfc:	2b00      	cmp	r3, #0
40006dfe:	f000 8322 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006e02:	4e51      	ldr	r6, [pc, #324]	; (40006f48 <mvHwsDdr3TipRunAlg+0x4bc>)
40006e04:	2300      	movs	r3, #0
40006e06:	f8df b144 	ldr.w	fp, [pc, #324]	; 40006f4c <mvHwsDdr3TipRunAlg+0x4c0>
40006e0a:	f8df a144 	ldr.w	sl, [pc, #324]	; 40006f50 <mvHwsDdr3TipRunAlg+0x4c4>
40006e0e:	6033      	str	r3, [r6, #0]
40006e10:	4f51      	ldr	r7, [pc, #324]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006e12:	f8df 9150 	ldr.w	r9, [pc, #336]	; 40006f64 <mvHwsDdr3TipRunAlg+0x4d8>
40006e16:	f8df 8154 	ldr.w	r8, [pc, #340]	; 40006f6c <mvHwsDdr3TipRunAlg+0x4e0>
40006e1a:	e028      	b.n	40006e6e <mvHwsDdr3TipRunAlg+0x3e2>
40006e1c:	f8db 3000 	ldr.w	r3, [fp]
40006e20:	065a      	lsls	r2, r3, #25
40006e22:	d521      	bpl.n	40006e68 <mvHwsDdr3TipRunAlg+0x3dc>
40006e24:	2306      	movs	r3, #6
40006e26:	f88a 3000 	strb.w	r3, [sl]
40006e2a:	783b      	ldrb	r3, [r7, #0]
40006e2c:	2b02      	cmp	r3, #2
40006e2e:	d802      	bhi.n	40006e36 <mvHwsDdr3TipRunAlg+0x3aa>
40006e30:	4852      	ldr	r0, [pc, #328]	; (40006f7c <mvHwsDdr3TipRunAlg+0x4f0>)
40006e32:	f007 fad7 	bl	4000e3e4 <mvPrintf>
40006e36:	4620      	mov	r0, r4
40006e38:	f000 fe28 	bl	40007a8c <ddr3TipLoadAllPatternToMem>
40006e3c:	f899 2000 	ldrb.w	r2, [r9]
40006e40:	4603      	mov	r3, r0
40006e42:	b122      	cbz	r2, 40006e4e <mvHwsDdr3TipRunAlg+0x3c2>
40006e44:	4620      	mov	r0, r4
40006e46:	9302      	str	r3, [sp, #8]
40006e48:	f7fb fcb2 	bl	400027b0 <ddr3TipRegDump>
40006e4c:	9b02      	ldr	r3, [sp, #8]
40006e4e:	b15b      	cbz	r3, 40006e68 <mvHwsDdr3TipRunAlg+0x3dc>
40006e50:	783b      	ldrb	r3, [r7, #0]
40006e52:	2b03      	cmp	r3, #3
40006e54:	d803      	bhi.n	40006e5e <mvHwsDdr3TipRunAlg+0x3d2>
40006e56:	484a      	ldr	r0, [pc, #296]	; (40006f80 <mvHwsDdr3TipRunAlg+0x4f4>)
40006e58:	6831      	ldr	r1, [r6, #0]
40006e5a:	f007 fac3 	bl	4000e3e4 <mvPrintf>
40006e5e:	f8d8 3000 	ldr.w	r3, [r8]
40006e62:	2b00      	cmp	r3, #0
40006e64:	f000 82ef 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006e68:	6833      	ldr	r3, [r6, #0]
40006e6a:	3301      	adds	r3, #1
40006e6c:	6033      	str	r3, [r6, #0]
40006e6e:	6831      	ldr	r1, [r6, #0]
40006e70:	42a9      	cmp	r1, r5
40006e72:	d3d3      	bcc.n	40006e1c <mvHwsDdr3TipRunAlg+0x390>
40006e74:	4b34      	ldr	r3, [pc, #208]	; (40006f48 <mvHwsDdr3TipRunAlg+0x4bc>)
40006e76:	2200      	movs	r2, #0
40006e78:	601a      	str	r2, [r3, #0]
40006e7a:	4b34      	ldr	r3, [pc, #208]	; (40006f4c <mvHwsDdr3TipRunAlg+0x4c0>)
40006e7c:	681b      	ldr	r3, [r3, #0]
40006e7e:	061b      	lsls	r3, r3, #24
40006e80:	d530      	bpl.n	40006ee4 <mvHwsDdr3TipRunAlg+0x458>
40006e82:	4b33      	ldr	r3, [pc, #204]	; (40006f50 <mvHwsDdr3TipRunAlg+0x4c4>)
40006e84:	2207      	movs	r2, #7
40006e86:	701a      	strb	r2, [r3, #0]
40006e88:	4b33      	ldr	r3, [pc, #204]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006e8a:	781b      	ldrb	r3, [r3, #0]
40006e8c:	2b02      	cmp	r3, #2
40006e8e:	d802      	bhi.n	40006e96 <mvHwsDdr3TipRunAlg+0x40a>
40006e90:	483c      	ldr	r0, [pc, #240]	; (40006f84 <mvHwsDdr3TipRunAlg+0x4f8>)
40006e92:	f007 faa7 	bl	4000e3e4 <mvPrintf>
40006e96:	4b37      	ldr	r3, [pc, #220]	; (40006f74 <mvHwsDdr3TipRunAlg+0x4e8>)
40006e98:	4620      	mov	r0, r4
40006e9a:	681a      	ldr	r2, [r3, #0]
40006e9c:	4b2d      	ldr	r3, [pc, #180]	; (40006f54 <mvHwsDdr3TipRunAlg+0x4c8>)
40006e9e:	b13a      	cbz	r2, 40006eb0 <mvHwsDdr3TipRunAlg+0x424>
40006ea0:	4a2e      	ldr	r2, [pc, #184]	; (40006f5c <mvHwsDdr3TipRunAlg+0x4d0>)
40006ea2:	7819      	ldrb	r1, [r3, #0]
40006ea4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
40006ea8:	f240 2215 	movw	r2, #533	; 0x215
40006eac:	4291      	cmp	r1, r2
40006eae:	d103      	bne.n	40006eb8 <mvHwsDdr3TipRunAlg+0x42c>
40006eb0:	7819      	ldrb	r1, [r3, #0]
40006eb2:	f001 fe8b 	bl	40008bcc <ddr3TipDynamicReadLeveling>
40006eb6:	e001      	b.n	40006ebc <mvHwsDdr3TipRunAlg+0x430>
40006eb8:	f002 fa66 	bl	40009388 <ddr3TipLegacyDynamicReadLeveling>
40006ebc:	4b29      	ldr	r3, [pc, #164]	; (40006f64 <mvHwsDdr3TipRunAlg+0x4d8>)
40006ebe:	4606      	mov	r6, r0
40006ec0:	781b      	ldrb	r3, [r3, #0]
40006ec2:	b113      	cbz	r3, 40006eca <mvHwsDdr3TipRunAlg+0x43e>
40006ec4:	4620      	mov	r0, r4
40006ec6:	f7fb fc73 	bl	400027b0 <ddr3TipRegDump>
40006eca:	b15e      	cbz	r6, 40006ee4 <mvHwsDdr3TipRunAlg+0x458>
40006ecc:	4b22      	ldr	r3, [pc, #136]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006ece:	781b      	ldrb	r3, [r3, #0]
40006ed0:	2b03      	cmp	r3, #3
40006ed2:	d802      	bhi.n	40006eda <mvHwsDdr3TipRunAlg+0x44e>
40006ed4:	482c      	ldr	r0, [pc, #176]	; (40006f88 <mvHwsDdr3TipRunAlg+0x4fc>)
40006ed6:	f007 fa85 	bl	4000e3e4 <mvPrintf>
40006eda:	4b24      	ldr	r3, [pc, #144]	; (40006f6c <mvHwsDdr3TipRunAlg+0x4e0>)
40006edc:	681b      	ldr	r3, [r3, #0]
40006ede:	2b00      	cmp	r3, #0
40006ee0:	f000 82b1 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006ee4:	4b19      	ldr	r3, [pc, #100]	; (40006f4c <mvHwsDdr3TipRunAlg+0x4c0>)
40006ee6:	681b      	ldr	r3, [r3, #0]
40006ee8:	059e      	lsls	r6, r3, #22
40006eea:	d520      	bpl.n	40006f2e <mvHwsDdr3TipRunAlg+0x4a2>
40006eec:	4b18      	ldr	r3, [pc, #96]	; (40006f50 <mvHwsDdr3TipRunAlg+0x4c4>)
40006eee:	2208      	movs	r2, #8
40006ef0:	701a      	strb	r2, [r3, #0]
40006ef2:	4b19      	ldr	r3, [pc, #100]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006ef4:	781b      	ldrb	r3, [r3, #0]
40006ef6:	2b02      	cmp	r3, #2
40006ef8:	d802      	bhi.n	40006f00 <mvHwsDdr3TipRunAlg+0x474>
40006efa:	4824      	ldr	r0, [pc, #144]	; (40006f8c <mvHwsDdr3TipRunAlg+0x500>)
40006efc:	f007 fa72 	bl	4000e3e4 <mvPrintf>
40006f00:	4620      	mov	r0, r4
40006f02:	f002 ff75 	bl	40009df0 <ddr3TipDynamicWriteLevelingSupp>
40006f06:	4b17      	ldr	r3, [pc, #92]	; (40006f64 <mvHwsDdr3TipRunAlg+0x4d8>)
40006f08:	781b      	ldrb	r3, [r3, #0]
40006f0a:	4606      	mov	r6, r0
40006f0c:	b113      	cbz	r3, 40006f14 <mvHwsDdr3TipRunAlg+0x488>
40006f0e:	4620      	mov	r0, r4
40006f10:	f7fb fc4e 	bl	400027b0 <ddr3TipRegDump>
40006f14:	b15e      	cbz	r6, 40006f2e <mvHwsDdr3TipRunAlg+0x4a2>
40006f16:	4b10      	ldr	r3, [pc, #64]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006f18:	781b      	ldrb	r3, [r3, #0]
40006f1a:	2b03      	cmp	r3, #3
40006f1c:	d802      	bhi.n	40006f24 <mvHwsDdr3TipRunAlg+0x498>
40006f1e:	481c      	ldr	r0, [pc, #112]	; (40006f90 <mvHwsDdr3TipRunAlg+0x504>)
40006f20:	f007 fa60 	bl	4000e3e4 <mvPrintf>
40006f24:	4b11      	ldr	r3, [pc, #68]	; (40006f6c <mvHwsDdr3TipRunAlg+0x4e0>)
40006f26:	681b      	ldr	r3, [r3, #0]
40006f28:	2b00      	cmp	r3, #0
40006f2a:	f000 828c 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006f2e:	4f06      	ldr	r7, [pc, #24]	; (40006f48 <mvHwsDdr3TipRunAlg+0x4bc>)
40006f30:	2300      	movs	r3, #0
40006f32:	f8df b018 	ldr.w	fp, [pc, #24]	; 40006f4c <mvHwsDdr3TipRunAlg+0x4c0>
40006f36:	f8df a018 	ldr.w	sl, [pc, #24]	; 40006f50 <mvHwsDdr3TipRunAlg+0x4c4>
40006f3a:	603b      	str	r3, [r7, #0]
40006f3c:	4e06      	ldr	r6, [pc, #24]	; (40006f58 <mvHwsDdr3TipRunAlg+0x4cc>)
40006f3e:	f8df 9024 	ldr.w	r9, [pc, #36]	; 40006f64 <mvHwsDdr3TipRunAlg+0x4d8>
40006f42:	f8df 8028 	ldr.w	r8, [pc, #40]	; 40006f6c <mvHwsDdr3TipRunAlg+0x4e0>
40006f46:	e04e      	b.n	40006fe6 <mvHwsDdr3TipRunAlg+0x55a>
40006f48:	40020968 	andmi	r0, r2, r8, ror #18
40006f4c:	400141e8 	andmi	r4, r1, r8, ror #3
40006f50:	4002096d 	andmi	r0, r2, sp, ror #18
40006f54:	400205d4 	ldrdmi	r0, [r2], -r4
40006f58:	40014169 	andmi	r4, r1, r9, ror #2
40006f5c:	40014648 	andmi	r4, r1, r8, asr #12
40006f60:	4000ff33 	andmi	pc, r0, r3, lsr pc	; <UNPREDICTABLE>
40006f64:	4002095c 	andmi	r0, r2, ip, asr r9
40006f68:	4000fed4 	ldrdmi	pc, [r0], -r4
40006f6c:	40020984 	andmi	r0, r2, r4, lsl #19
40006f70:	4000ff50 	andmi	pc, r0, r0, asr pc	; <UNPREDICTABLE>
40006f74:	40020964 	andmi	r0, r2, r4, ror #18
40006f78:	4000ff69 	andmi	pc, r0, r9, ror #30
40006f7c:	4000ff8f 	andmi	pc, r0, pc, lsl #31
40006f80:	4000ffaf 	andmi	pc, r0, pc, lsr #31
40006f84:	4000ffdb 	ldrdmi	pc, [r0], -fp
40006f88:	4000fff3 	strdmi	pc, [r0], -r3
40006f8c:	40010018 	andmi	r0, r1, r8, lsl r0
40006f90:	40010036 	andmi	r0, r1, r6, lsr r0
40006f94:	f8db 3000 	ldr.w	r3, [fp]
40006f98:	0558      	lsls	r0, r3, #21
40006f9a:	d521      	bpl.n	40006fe0 <mvHwsDdr3TipRunAlg+0x554>
40006f9c:	2309      	movs	r3, #9
40006f9e:	f88a 3000 	strb.w	r3, [sl]
40006fa2:	7833      	ldrb	r3, [r6, #0]
40006fa4:	2b02      	cmp	r3, #2
40006fa6:	d802      	bhi.n	40006fae <mvHwsDdr3TipRunAlg+0x522>
40006fa8:	4895      	ldr	r0, [pc, #596]	; (40007200 <mvHwsDdr3TipRunAlg+0x774>)
40006faa:	f007 fa1b 	bl	4000e3e4 <mvPrintf>
40006fae:	4620      	mov	r0, r4
40006fb0:	f005 ff83 	bl	4000ceba <ddr3TipPbsRx>
40006fb4:	f899 2000 	ldrb.w	r2, [r9]
40006fb8:	4603      	mov	r3, r0
40006fba:	b122      	cbz	r2, 40006fc6 <mvHwsDdr3TipRunAlg+0x53a>
40006fbc:	4620      	mov	r0, r4
40006fbe:	9302      	str	r3, [sp, #8]
40006fc0:	f7fb fbf6 	bl	400027b0 <ddr3TipRegDump>
40006fc4:	9b02      	ldr	r3, [sp, #8]
40006fc6:	b15b      	cbz	r3, 40006fe0 <mvHwsDdr3TipRunAlg+0x554>
40006fc8:	7833      	ldrb	r3, [r6, #0]
40006fca:	2b03      	cmp	r3, #3
40006fcc:	d803      	bhi.n	40006fd6 <mvHwsDdr3TipRunAlg+0x54a>
40006fce:	488d      	ldr	r0, [pc, #564]	; (40007204 <mvHwsDdr3TipRunAlg+0x778>)
40006fd0:	6839      	ldr	r1, [r7, #0]
40006fd2:	f007 fa07 	bl	4000e3e4 <mvPrintf>
40006fd6:	f8d8 3000 	ldr.w	r3, [r8]
40006fda:	2b00      	cmp	r3, #0
40006fdc:	f000 8233 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40006fe0:	683b      	ldr	r3, [r7, #0]
40006fe2:	3301      	adds	r3, #1
40006fe4:	603b      	str	r3, [r7, #0]
40006fe6:	6839      	ldr	r1, [r7, #0]
40006fe8:	4b87      	ldr	r3, [pc, #540]	; (40007208 <mvHwsDdr3TipRunAlg+0x77c>)
40006fea:	42a9      	cmp	r1, r5
40006fec:	d3d2      	bcc.n	40006f94 <mvHwsDdr3TipRunAlg+0x508>
40006fee:	2200      	movs	r2, #0
40006ff0:	461e      	mov	r6, r3
40006ff2:	601a      	str	r2, [r3, #0]
40006ff4:	f8df b220 	ldr.w	fp, [pc, #544]	; 40007218 <mvHwsDdr3TipRunAlg+0x78c>
40006ff8:	f8df a220 	ldr.w	sl, [pc, #544]	; 4000721c <mvHwsDdr3TipRunAlg+0x790>
40006ffc:	4f83      	ldr	r7, [pc, #524]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
40006ffe:	f8df 9230 	ldr.w	r9, [pc, #560]	; 40007230 <mvHwsDdr3TipRunAlg+0x7a4>
40007002:	f8df 8234 	ldr.w	r8, [pc, #564]	; 40007238 <mvHwsDdr3TipRunAlg+0x7ac>
40007006:	e028      	b.n	4000705a <mvHwsDdr3TipRunAlg+0x5ce>
40007008:	f8db 3000 	ldr.w	r3, [fp]
4000700c:	051a      	lsls	r2, r3, #20
4000700e:	d521      	bpl.n	40007054 <mvHwsDdr3TipRunAlg+0x5c8>
40007010:	230a      	movs	r3, #10
40007012:	f88a 3000 	strb.w	r3, [sl]
40007016:	783b      	ldrb	r3, [r7, #0]
40007018:	2b02      	cmp	r3, #2
4000701a:	d802      	bhi.n	40007022 <mvHwsDdr3TipRunAlg+0x596>
4000701c:	487c      	ldr	r0, [pc, #496]	; (40007210 <mvHwsDdr3TipRunAlg+0x784>)
4000701e:	f007 f9e1 	bl	4000e3e4 <mvPrintf>
40007022:	4620      	mov	r0, r4
40007024:	f005 ff46 	bl	4000ceb4 <ddr3TipPbsTx>
40007028:	f899 2000 	ldrb.w	r2, [r9]
4000702c:	4603      	mov	r3, r0
4000702e:	b122      	cbz	r2, 4000703a <mvHwsDdr3TipRunAlg+0x5ae>
40007030:	4620      	mov	r0, r4
40007032:	9302      	str	r3, [sp, #8]
40007034:	f7fb fbbc 	bl	400027b0 <ddr3TipRegDump>
40007038:	9b02      	ldr	r3, [sp, #8]
4000703a:	b15b      	cbz	r3, 40007054 <mvHwsDdr3TipRunAlg+0x5c8>
4000703c:	783b      	ldrb	r3, [r7, #0]
4000703e:	2b03      	cmp	r3, #3
40007040:	d803      	bhi.n	4000704a <mvHwsDdr3TipRunAlg+0x5be>
40007042:	4874      	ldr	r0, [pc, #464]	; (40007214 <mvHwsDdr3TipRunAlg+0x788>)
40007044:	6831      	ldr	r1, [r6, #0]
40007046:	f007 f9cd 	bl	4000e3e4 <mvPrintf>
4000704a:	f8d8 3000 	ldr.w	r3, [r8]
4000704e:	2b00      	cmp	r3, #0
40007050:	f000 81f9 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40007054:	6833      	ldr	r3, [r6, #0]
40007056:	3301      	adds	r3, #1
40007058:	6033      	str	r3, [r6, #0]
4000705a:	6831      	ldr	r1, [r6, #0]
4000705c:	42a9      	cmp	r1, r5
4000705e:	d3d3      	bcc.n	40007008 <mvHwsDdr3TipRunAlg+0x57c>
40007060:	4b69      	ldr	r3, [pc, #420]	; (40007208 <mvHwsDdr3TipRunAlg+0x77c>)
40007062:	2200      	movs	r2, #0
40007064:	601a      	str	r2, [r3, #0]
40007066:	4b6c      	ldr	r3, [pc, #432]	; (40007218 <mvHwsDdr3TipRunAlg+0x78c>)
40007068:	681b      	ldr	r3, [r3, #0]
4000706a:	04db      	lsls	r3, r3, #19
4000706c:	d537      	bpl.n	400070de <mvHwsDdr3TipRunAlg+0x652>
4000706e:	4b6b      	ldr	r3, [pc, #428]	; (4000721c <mvHwsDdr3TipRunAlg+0x790>)
40007070:	220b      	movs	r2, #11
40007072:	701a      	strb	r2, [r3, #0]
40007074:	4b65      	ldr	r3, [pc, #404]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
40007076:	781b      	ldrb	r3, [r3, #0]
40007078:	2b02      	cmp	r3, #2
4000707a:	d80e      	bhi.n	4000709a <mvHwsDdr3TipRunAlg+0x60e>
4000707c:	4b68      	ldr	r3, [pc, #416]	; (40007220 <mvHwsDdr3TipRunAlg+0x794>)
4000707e:	2158      	movs	r1, #88	; 0x58
40007080:	4868      	ldr	r0, [pc, #416]	; (40007224 <mvHwsDdr3TipRunAlg+0x798>)
40007082:	681a      	ldr	r2, [r3, #0]
40007084:	4b68      	ldr	r3, [pc, #416]	; (40007228 <mvHwsDdr3TipRunAlg+0x79c>)
40007086:	681b      	ldr	r3, [r3, #0]
40007088:	fb01 2303 	mla	r3, r1, r3, r2
4000708c:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
40007090:	4b66      	ldr	r3, [pc, #408]	; (4000722c <mvHwsDdr3TipRunAlg+0x7a0>)
40007092:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
40007096:	f007 f9a5 	bl	4000e3e4 <mvPrintf>
4000709a:	4b61      	ldr	r3, [pc, #388]	; (40007220 <mvHwsDdr3TipRunAlg+0x794>)
4000709c:	2158      	movs	r1, #88	; 0x58
4000709e:	4620      	mov	r0, r4
400070a0:	681a      	ldr	r2, [r3, #0]
400070a2:	4b61      	ldr	r3, [pc, #388]	; (40007228 <mvHwsDdr3TipRunAlg+0x79c>)
400070a4:	681b      	ldr	r3, [r3, #0]
400070a6:	fb01 2303 	mla	r3, r1, r3, r2
400070aa:	2101      	movs	r1, #1
400070ac:	2200      	movs	r2, #0
400070ae:	f893 3057 	ldrb.w	r3, [r3, #87]	; 0x57
400070b2:	f7fe f86b 	bl	4000518c <ddr3TipFreqSet>
400070b6:	4b5e      	ldr	r3, [pc, #376]	; (40007230 <mvHwsDdr3TipRunAlg+0x7a4>)
400070b8:	781b      	ldrb	r3, [r3, #0]
400070ba:	4606      	mov	r6, r0
400070bc:	b113      	cbz	r3, 400070c4 <mvHwsDdr3TipRunAlg+0x638>
400070be:	4620      	mov	r0, r4
400070c0:	f7fb fb76 	bl	400027b0 <ddr3TipRegDump>
400070c4:	b15e      	cbz	r6, 400070de <mvHwsDdr3TipRunAlg+0x652>
400070c6:	4b51      	ldr	r3, [pc, #324]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
400070c8:	781b      	ldrb	r3, [r3, #0]
400070ca:	2b03      	cmp	r3, #3
400070cc:	d802      	bhi.n	400070d4 <mvHwsDdr3TipRunAlg+0x648>
400070ce:	4859      	ldr	r0, [pc, #356]	; (40007234 <mvHwsDdr3TipRunAlg+0x7a8>)
400070d0:	f007 f988 	bl	4000e3e4 <mvPrintf>
400070d4:	4b58      	ldr	r3, [pc, #352]	; (40007238 <mvHwsDdr3TipRunAlg+0x7ac>)
400070d6:	681b      	ldr	r3, [r3, #0]
400070d8:	2b00      	cmp	r3, #0
400070da:	f000 81b4 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
400070de:	4b4e      	ldr	r3, [pc, #312]	; (40007218 <mvHwsDdr3TipRunAlg+0x78c>)
400070e0:	681b      	ldr	r3, [r3, #0]
400070e2:	045e      	lsls	r6, r3, #17
400070e4:	d520      	bpl.n	40007128 <mvHwsDdr3TipRunAlg+0x69c>
400070e6:	4b4d      	ldr	r3, [pc, #308]	; (4000721c <mvHwsDdr3TipRunAlg+0x790>)
400070e8:	220d      	movs	r2, #13
400070ea:	701a      	strb	r2, [r3, #0]
400070ec:	4b47      	ldr	r3, [pc, #284]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
400070ee:	781b      	ldrb	r3, [r3, #0]
400070f0:	2b02      	cmp	r3, #2
400070f2:	d802      	bhi.n	400070fa <mvHwsDdr3TipRunAlg+0x66e>
400070f4:	4851      	ldr	r0, [pc, #324]	; (4000723c <mvHwsDdr3TipRunAlg+0x7b0>)
400070f6:	f007 f975 	bl	4000e3e4 <mvPrintf>
400070fa:	4620      	mov	r0, r4
400070fc:	f002 f9d6 	bl	400094ac <ddr3TipDynamicWriteLeveling>
40007100:	4b4b      	ldr	r3, [pc, #300]	; (40007230 <mvHwsDdr3TipRunAlg+0x7a4>)
40007102:	781b      	ldrb	r3, [r3, #0]
40007104:	4606      	mov	r6, r0
40007106:	b113      	cbz	r3, 4000710e <mvHwsDdr3TipRunAlg+0x682>
40007108:	4620      	mov	r0, r4
4000710a:	f7fb fb51 	bl	400027b0 <ddr3TipRegDump>
4000710e:	b15e      	cbz	r6, 40007128 <mvHwsDdr3TipRunAlg+0x69c>
40007110:	4b3e      	ldr	r3, [pc, #248]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
40007112:	781b      	ldrb	r3, [r3, #0]
40007114:	2b03      	cmp	r3, #3
40007116:	d802      	bhi.n	4000711e <mvHwsDdr3TipRunAlg+0x692>
40007118:	4849      	ldr	r0, [pc, #292]	; (40007240 <mvHwsDdr3TipRunAlg+0x7b4>)
4000711a:	f007 f963 	bl	4000e3e4 <mvPrintf>
4000711e:	4b46      	ldr	r3, [pc, #280]	; (40007238 <mvHwsDdr3TipRunAlg+0x7ac>)
40007120:	681b      	ldr	r3, [r3, #0]
40007122:	2b00      	cmp	r3, #0
40007124:	f000 818f 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40007128:	4b3b      	ldr	r3, [pc, #236]	; (40007218 <mvHwsDdr3TipRunAlg+0x78c>)
4000712a:	681b      	ldr	r3, [r3, #0]
4000712c:	0418      	lsls	r0, r3, #16
4000712e:	d520      	bpl.n	40007172 <mvHwsDdr3TipRunAlg+0x6e6>
40007130:	4b3a      	ldr	r3, [pc, #232]	; (4000721c <mvHwsDdr3TipRunAlg+0x790>)
40007132:	2215      	movs	r2, #21
40007134:	701a      	strb	r2, [r3, #0]
40007136:	4b35      	ldr	r3, [pc, #212]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
40007138:	781b      	ldrb	r3, [r3, #0]
4000713a:	2b02      	cmp	r3, #2
4000713c:	d802      	bhi.n	40007144 <mvHwsDdr3TipRunAlg+0x6b8>
4000713e:	4841      	ldr	r0, [pc, #260]	; (40007244 <mvHwsDdr3TipRunAlg+0x7b8>)
40007140:	f007 f950 	bl	4000e3e4 <mvPrintf>
40007144:	4620      	mov	r0, r4
40007146:	f000 fca1 	bl	40007a8c <ddr3TipLoadAllPatternToMem>
4000714a:	4b39      	ldr	r3, [pc, #228]	; (40007230 <mvHwsDdr3TipRunAlg+0x7a4>)
4000714c:	781b      	ldrb	r3, [r3, #0]
4000714e:	4606      	mov	r6, r0
40007150:	b113      	cbz	r3, 40007158 <mvHwsDdr3TipRunAlg+0x6cc>
40007152:	4620      	mov	r0, r4
40007154:	f7fb fb2c 	bl	400027b0 <ddr3TipRegDump>
40007158:	b15e      	cbz	r6, 40007172 <mvHwsDdr3TipRunAlg+0x6e6>
4000715a:	4b2c      	ldr	r3, [pc, #176]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
4000715c:	781b      	ldrb	r3, [r3, #0]
4000715e:	2b03      	cmp	r3, #3
40007160:	d802      	bhi.n	40007168 <mvHwsDdr3TipRunAlg+0x6dc>
40007162:	4839      	ldr	r0, [pc, #228]	; (40007248 <mvHwsDdr3TipRunAlg+0x7bc>)
40007164:	f007 f93e 	bl	4000e3e4 <mvPrintf>
40007168:	4b33      	ldr	r3, [pc, #204]	; (40007238 <mvHwsDdr3TipRunAlg+0x7ac>)
4000716a:	681b      	ldr	r3, [r3, #0]
4000716c:	2b00      	cmp	r3, #0
4000716e:	f000 816a 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40007172:	4b29      	ldr	r3, [pc, #164]	; (40007218 <mvHwsDdr3TipRunAlg+0x78c>)
40007174:	681b      	ldr	r3, [r3, #0]
40007176:	03d9      	lsls	r1, r3, #15
40007178:	d529      	bpl.n	400071ce <mvHwsDdr3TipRunAlg+0x742>
4000717a:	4b28      	ldr	r3, [pc, #160]	; (4000721c <mvHwsDdr3TipRunAlg+0x790>)
4000717c:	220e      	movs	r2, #14
4000717e:	701a      	strb	r2, [r3, #0]
40007180:	4b22      	ldr	r3, [pc, #136]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
40007182:	781b      	ldrb	r3, [r3, #0]
40007184:	2b02      	cmp	r3, #2
40007186:	d802      	bhi.n	4000718e <mvHwsDdr3TipRunAlg+0x702>
40007188:	4830      	ldr	r0, [pc, #192]	; (4000724c <mvHwsDdr3TipRunAlg+0x7c0>)
4000718a:	f007 f92b 	bl	4000e3e4 <mvPrintf>
4000718e:	4b24      	ldr	r3, [pc, #144]	; (40007220 <mvHwsDdr3TipRunAlg+0x794>)
40007190:	2158      	movs	r1, #88	; 0x58
40007192:	4620      	mov	r0, r4
40007194:	681a      	ldr	r2, [r3, #0]
40007196:	4b24      	ldr	r3, [pc, #144]	; (40007228 <mvHwsDdr3TipRunAlg+0x79c>)
40007198:	681b      	ldr	r3, [r3, #0]
4000719a:	fb01 2303 	mla	r3, r1, r3, r2
4000719e:	f893 1057 	ldrb.w	r1, [r3, #87]	; 0x57
400071a2:	f001 fd13 	bl	40008bcc <ddr3TipDynamicReadLeveling>
400071a6:	4b22      	ldr	r3, [pc, #136]	; (40007230 <mvHwsDdr3TipRunAlg+0x7a4>)
400071a8:	781b      	ldrb	r3, [r3, #0]
400071aa:	4606      	mov	r6, r0
400071ac:	b113      	cbz	r3, 400071b4 <mvHwsDdr3TipRunAlg+0x728>
400071ae:	4620      	mov	r0, r4
400071b0:	f7fb fafe 	bl	400027b0 <ddr3TipRegDump>
400071b4:	b15e      	cbz	r6, 400071ce <mvHwsDdr3TipRunAlg+0x742>
400071b6:	4b15      	ldr	r3, [pc, #84]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
400071b8:	781b      	ldrb	r3, [r3, #0]
400071ba:	2b03      	cmp	r3, #3
400071bc:	d802      	bhi.n	400071c4 <mvHwsDdr3TipRunAlg+0x738>
400071be:	4824      	ldr	r0, [pc, #144]	; (40007250 <mvHwsDdr3TipRunAlg+0x7c4>)
400071c0:	f007 f910 	bl	4000e3e4 <mvPrintf>
400071c4:	4b1c      	ldr	r3, [pc, #112]	; (40007238 <mvHwsDdr3TipRunAlg+0x7ac>)
400071c6:	681b      	ldr	r3, [r3, #0]
400071c8:	2b00      	cmp	r3, #0
400071ca:	f000 813c 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
400071ce:	4b12      	ldr	r3, [pc, #72]	; (40007218 <mvHwsDdr3TipRunAlg+0x78c>)
400071d0:	681b      	ldr	r3, [r3, #0]
400071d2:	035a      	lsls	r2, r3, #13
400071d4:	d506      	bpl.n	400071e4 <mvHwsDdr3TipRunAlg+0x758>
400071d6:	4b0d      	ldr	r3, [pc, #52]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
400071d8:	781b      	ldrb	r3, [r3, #0]
400071da:	2b02      	cmp	r3, #2
400071dc:	d802      	bhi.n	400071e4 <mvHwsDdr3TipRunAlg+0x758>
400071de:	481d      	ldr	r0, [pc, #116]	; (40007254 <mvHwsDdr3TipRunAlg+0x7c8>)
400071e0:	f007 f900 	bl	4000e3e4 <mvPrintf>
400071e4:	4e08      	ldr	r6, [pc, #32]	; (40007208 <mvHwsDdr3TipRunAlg+0x77c>)
400071e6:	2300      	movs	r3, #0
400071e8:	f8df b02c 	ldr.w	fp, [pc, #44]	; 40007218 <mvHwsDdr3TipRunAlg+0x78c>
400071ec:	f8df a02c 	ldr.w	sl, [pc, #44]	; 4000721c <mvHwsDdr3TipRunAlg+0x790>
400071f0:	6033      	str	r3, [r6, #0]
400071f2:	4f06      	ldr	r7, [pc, #24]	; (4000720c <mvHwsDdr3TipRunAlg+0x780>)
400071f4:	f8df 9038 	ldr.w	r9, [pc, #56]	; 40007230 <mvHwsDdr3TipRunAlg+0x7a4>
400071f8:	f8df 803c 	ldr.w	r8, [pc, #60]	; 40007238 <mvHwsDdr3TipRunAlg+0x7ac>
400071fc:	e059      	b.n	400072b2 <mvHwsDdr3TipRunAlg+0x826>
400071fe:	bf00      	nop
40007200:	40010060 	andmi	r0, r1, r0, rrx
40007204:	40010078 	andmi	r0, r1, r8, ror r0
40007208:	40020968 	andmi	r0, r2, r8, ror #18
4000720c:	40014169 	andmi	r4, r1, r9, ror #2
40007210:	40010095 	mulmi	r1, r5, r0
40007214:	400100ad 	andmi	r0, r1, sp, lsr #1
40007218:	400141e8 	andmi	r4, r1, r8, ror #3
4000721c:	4002096d 	andmi	r0, r2, sp, ror #18
40007220:	400205d8 	ldrdmi	r0, [r2], -r8
40007224:	400100ca 	andmi	r0, r1, sl, asr #1
40007228:	40020980 	andmi	r0, r2, r0, lsl #19
4000722c:	40014648 	andmi	r4, r1, r8, asr #12
40007230:	4002095c 	andmi	r0, r2, ip, asr r9
40007234:	4000fed4 	ldrdmi	pc, [r0], -r4
40007238:	40020984 	andmi	r0, r2, r4, lsl #19
4000723c:	400100e7 	andmi	r0, r1, r7, ror #1
40007240:	40010103 	andmi	r0, r1, r3, lsl #2
40007244:	4001012c 	andmi	r0, r1, ip, lsr #2
40007248:	4001013f 	andmi	r0, r1, pc, lsr r1
4000724c:	40010164 	andmi	r0, r1, r4, ror #2
40007250:	40010180 	andmi	r0, r1, r0, lsl #3
40007254:	400101a8 	andmi	r0, r1, r8, lsr #3
40007258:	f8db 3000 	ldr.w	r3, [fp]
4000725c:	01db      	lsls	r3, r3, #7
4000725e:	d525      	bpl.n	400072ac <mvHwsDdr3TipRunAlg+0x820>
40007260:	2311      	movs	r3, #17
40007262:	f88a 3000 	strb.w	r3, [sl]
40007266:	783b      	ldrb	r3, [r7, #0]
40007268:	2b02      	cmp	r3, #2
4000726a:	d802      	bhi.n	40007272 <mvHwsDdr3TipRunAlg+0x7e6>
4000726c:	4898      	ldr	r0, [pc, #608]	; (400074d0 <mvHwsDdr3TipRunAlg+0xa44>)
4000726e:	f007 f8b9 	bl	4000e3e4 <mvPrintf>
40007272:	4620      	mov	r0, r4
40007274:	f003 f896 	bl	4000a3a4 <ddr3TipVref>
40007278:	f899 3000 	ldrb.w	r3, [r9]
4000727c:	9003      	str	r0, [sp, #12]
4000727e:	b143      	cbz	r3, 40007292 <mvHwsDdr3TipRunAlg+0x806>
40007280:	783b      	ldrb	r3, [r7, #0]
40007282:	2b03      	cmp	r3, #3
40007284:	d802      	bhi.n	4000728c <mvHwsDdr3TipRunAlg+0x800>
40007286:	4893      	ldr	r0, [pc, #588]	; (400074d4 <mvHwsDdr3TipRunAlg+0xa48>)
40007288:	f007 f8ac 	bl	4000e3e4 <mvPrintf>
4000728c:	4620      	mov	r0, r4
4000728e:	f7fb fa8f 	bl	400027b0 <ddr3TipRegDump>
40007292:	9b03      	ldr	r3, [sp, #12]
40007294:	b153      	cbz	r3, 400072ac <mvHwsDdr3TipRunAlg+0x820>
40007296:	783b      	ldrb	r3, [r7, #0]
40007298:	2b03      	cmp	r3, #3
4000729a:	d802      	bhi.n	400072a2 <mvHwsDdr3TipRunAlg+0x816>
4000729c:	488e      	ldr	r0, [pc, #568]	; (400074d8 <mvHwsDdr3TipRunAlg+0xa4c>)
4000729e:	f007 f8a1 	bl	4000e3e4 <mvPrintf>
400072a2:	f8d8 3000 	ldr.w	r3, [r8]
400072a6:	2b00      	cmp	r3, #0
400072a8:	f000 80cd 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
400072ac:	6833      	ldr	r3, [r6, #0]
400072ae:	3301      	adds	r3, #1
400072b0:	6033      	str	r3, [r6, #0]
400072b2:	6832      	ldr	r2, [r6, #0]
400072b4:	4b89      	ldr	r3, [pc, #548]	; (400074dc <mvHwsDdr3TipRunAlg+0xa50>)
400072b6:	42aa      	cmp	r2, r5
400072b8:	d3ce      	bcc.n	40007258 <mvHwsDdr3TipRunAlg+0x7cc>
400072ba:	2200      	movs	r2, #0
400072bc:	461e      	mov	r6, r3
400072be:	601a      	str	r2, [r3, #0]
400072c0:	f8df b258 	ldr.w	fp, [pc, #600]	; 4000751c <mvHwsDdr3TipRunAlg+0xa90>
400072c4:	f8df a258 	ldr.w	sl, [pc, #600]	; 40007520 <mvHwsDdr3TipRunAlg+0xa94>
400072c8:	4f85      	ldr	r7, [pc, #532]	; (400074e0 <mvHwsDdr3TipRunAlg+0xa54>)
400072ca:	f8df 9238 	ldr.w	r9, [pc, #568]	; 40007504 <mvHwsDdr3TipRunAlg+0xa78>
400072ce:	f8df 8254 	ldr.w	r8, [pc, #596]	; 40007524 <mvHwsDdr3TipRunAlg+0xa98>
400072d2:	e028      	b.n	40007326 <mvHwsDdr3TipRunAlg+0x89a>
400072d4:	f8db 3000 	ldr.w	r3, [fp]
400072d8:	02d8      	lsls	r0, r3, #11
400072da:	d521      	bpl.n	40007320 <mvHwsDdr3TipRunAlg+0x894>
400072dc:	2312      	movs	r3, #18
400072de:	f88a 3000 	strb.w	r3, [sl]
400072e2:	783b      	ldrb	r3, [r7, #0]
400072e4:	2b02      	cmp	r3, #2
400072e6:	d802      	bhi.n	400072ee <mvHwsDdr3TipRunAlg+0x862>
400072e8:	487e      	ldr	r0, [pc, #504]	; (400074e4 <mvHwsDdr3TipRunAlg+0xa58>)
400072ea:	f007 f87b 	bl	4000e3e4 <mvPrintf>
400072ee:	4620      	mov	r0, r4
400072f0:	f006 fbb0 	bl	4000da54 <ddr3TipCentralizationRx>
400072f4:	f899 2000 	ldrb.w	r2, [r9]
400072f8:	4603      	mov	r3, r0
400072fa:	b122      	cbz	r2, 40007306 <mvHwsDdr3TipRunAlg+0x87a>
400072fc:	4620      	mov	r0, r4
400072fe:	9302      	str	r3, [sp, #8]
40007300:	f7fb fa56 	bl	400027b0 <ddr3TipRegDump>
40007304:	9b02      	ldr	r3, [sp, #8]
40007306:	b15b      	cbz	r3, 40007320 <mvHwsDdr3TipRunAlg+0x894>
40007308:	783b      	ldrb	r3, [r7, #0]
4000730a:	2b03      	cmp	r3, #3
4000730c:	d803      	bhi.n	40007316 <mvHwsDdr3TipRunAlg+0x88a>
4000730e:	4876      	ldr	r0, [pc, #472]	; (400074e8 <mvHwsDdr3TipRunAlg+0xa5c>)
40007310:	6831      	ldr	r1, [r6, #0]
40007312:	f007 f867 	bl	4000e3e4 <mvPrintf>
40007316:	f8d8 3000 	ldr.w	r3, [r8]
4000731a:	2b00      	cmp	r3, #0
4000731c:	f000 8093 	beq.w	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40007320:	6833      	ldr	r3, [r6, #0]
40007322:	3301      	adds	r3, #1
40007324:	6033      	str	r3, [r6, #0]
40007326:	6831      	ldr	r1, [r6, #0]
40007328:	4b6c      	ldr	r3, [pc, #432]	; (400074dc <mvHwsDdr3TipRunAlg+0xa50>)
4000732a:	42a9      	cmp	r1, r5
4000732c:	d3d2      	bcc.n	400072d4 <mvHwsDdr3TipRunAlg+0x848>
4000732e:	2200      	movs	r2, #0
40007330:	461f      	mov	r7, r3
40007332:	601a      	str	r2, [r3, #0]
40007334:	f8df b1e4 	ldr.w	fp, [pc, #484]	; 4000751c <mvHwsDdr3TipRunAlg+0xa90>
40007338:	f8df a1e4 	ldr.w	sl, [pc, #484]	; 40007520 <mvHwsDdr3TipRunAlg+0xa94>
4000733c:	4e68      	ldr	r6, [pc, #416]	; (400074e0 <mvHwsDdr3TipRunAlg+0xa54>)
4000733e:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 40007504 <mvHwsDdr3TipRunAlg+0xa78>
40007342:	f8df 81e0 	ldr.w	r8, [pc, #480]	; 40007524 <mvHwsDdr3TipRunAlg+0xa98>
40007346:	e027      	b.n	40007398 <mvHwsDdr3TipRunAlg+0x90c>
40007348:	f8db 3000 	ldr.w	r3, [fp]
4000734c:	039a      	lsls	r2, r3, #14
4000734e:	d520      	bpl.n	40007392 <mvHwsDdr3TipRunAlg+0x906>
40007350:	230f      	movs	r3, #15
40007352:	f88a 3000 	strb.w	r3, [sl]
40007356:	7833      	ldrb	r3, [r6, #0]
40007358:	2b02      	cmp	r3, #2
4000735a:	d802      	bhi.n	40007362 <mvHwsDdr3TipRunAlg+0x8d6>
4000735c:	4863      	ldr	r0, [pc, #396]	; (400074ec <mvHwsDdr3TipRunAlg+0xa60>)
4000735e:	f007 f841 	bl	4000e3e4 <mvPrintf>
40007362:	4620      	mov	r0, r4
40007364:	f002 fd44 	bl	40009df0 <ddr3TipDynamicWriteLevelingSupp>
40007368:	f899 2000 	ldrb.w	r2, [r9]
4000736c:	4603      	mov	r3, r0
4000736e:	b122      	cbz	r2, 4000737a <mvHwsDdr3TipRunAlg+0x8ee>
40007370:	4620      	mov	r0, r4
40007372:	9302      	str	r3, [sp, #8]
40007374:	f7fb fa1c 	bl	400027b0 <ddr3TipRegDump>
40007378:	9b02      	ldr	r3, [sp, #8]
4000737a:	b153      	cbz	r3, 40007392 <mvHwsDdr3TipRunAlg+0x906>
4000737c:	7833      	ldrb	r3, [r6, #0]
4000737e:	2b03      	cmp	r3, #3
40007380:	d803      	bhi.n	4000738a <mvHwsDdr3TipRunAlg+0x8fe>
40007382:	485b      	ldr	r0, [pc, #364]	; (400074f0 <mvHwsDdr3TipRunAlg+0xa64>)
40007384:	6839      	ldr	r1, [r7, #0]
40007386:	f007 f82d 	bl	4000e3e4 <mvPrintf>
4000738a:	f8d8 3000 	ldr.w	r3, [r8]
4000738e:	2b00      	cmp	r3, #0
40007390:	d059      	beq.n	40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40007392:	683b      	ldr	r3, [r7, #0]
40007394:	3301      	adds	r3, #1
40007396:	603b      	str	r3, [r7, #0]
40007398:	6839      	ldr	r1, [r7, #0]
4000739a:	4b50      	ldr	r3, [pc, #320]	; (400074dc <mvHwsDdr3TipRunAlg+0xa50>)
4000739c:	42a9      	cmp	r1, r5
4000739e:	d3d3      	bcc.n	40007348 <mvHwsDdr3TipRunAlg+0x8bc>
400073a0:	2200      	movs	r2, #0
400073a2:	461e      	mov	r6, r3
400073a4:	601a      	str	r2, [r3, #0]
400073a6:	f8df b174 	ldr.w	fp, [pc, #372]	; 4000751c <mvHwsDdr3TipRunAlg+0xa90>
400073aa:	f8df a174 	ldr.w	sl, [pc, #372]	; 40007520 <mvHwsDdr3TipRunAlg+0xa94>
400073ae:	4f4c      	ldr	r7, [pc, #304]	; (400074e0 <mvHwsDdr3TipRunAlg+0xa54>)
400073b0:	f8df 9150 	ldr.w	r9, [pc, #336]	; 40007504 <mvHwsDdr3TipRunAlg+0xa78>
400073b4:	f8df 816c 	ldr.w	r8, [pc, #364]	; 40007524 <mvHwsDdr3TipRunAlg+0xa98>
400073b8:	e026      	b.n	40007408 <mvHwsDdr3TipRunAlg+0x97c>
400073ba:	f8db 3000 	ldr.w	r3, [fp]
400073be:	029b      	lsls	r3, r3, #10
400073c0:	d51f      	bpl.n	40007402 <mvHwsDdr3TipRunAlg+0x976>
400073c2:	2313      	movs	r3, #19
400073c4:	f88a 3000 	strb.w	r3, [sl]
400073c8:	783b      	ldrb	r3, [r7, #0]
400073ca:	2b02      	cmp	r3, #2
400073cc:	d802      	bhi.n	400073d4 <mvHwsDdr3TipRunAlg+0x948>
400073ce:	4849      	ldr	r0, [pc, #292]	; (400074f4 <mvHwsDdr3TipRunAlg+0xa68>)
400073d0:	f007 f808 	bl	4000e3e4 <mvPrintf>
400073d4:	4620      	mov	r0, r4
400073d6:	f006 f94b 	bl	4000d670 <ddr3TipCentralizationTx>
400073da:	f899 2000 	ldrb.w	r2, [r9]
400073de:	4603      	mov	r3, r0
400073e0:	b122      	cbz	r2, 400073ec <mvHwsDdr3TipRunAlg+0x960>
400073e2:	4620      	mov	r0, r4
400073e4:	9302      	str	r3, [sp, #8]
400073e6:	f7fb f9e3 	bl	400027b0 <ddr3TipRegDump>
400073ea:	9b02      	ldr	r3, [sp, #8]
400073ec:	b14b      	cbz	r3, 40007402 <mvHwsDdr3TipRunAlg+0x976>
400073ee:	783b      	ldrb	r3, [r7, #0]
400073f0:	2b03      	cmp	r3, #3
400073f2:	d803      	bhi.n	400073fc <mvHwsDdr3TipRunAlg+0x970>
400073f4:	4840      	ldr	r0, [pc, #256]	; (400074f8 <mvHwsDdr3TipRunAlg+0xa6c>)
400073f6:	6831      	ldr	r1, [r6, #0]
400073f8:	f006 fff4 	bl	4000e3e4 <mvPrintf>
400073fc:	f8d8 3000 	ldr.w	r3, [r8]
40007400:	b30b      	cbz	r3, 40007446 <mvHwsDdr3TipRunAlg+0x9ba>
40007402:	6833      	ldr	r3, [r6, #0]
40007404:	3301      	adds	r3, #1
40007406:	6033      	str	r3, [r6, #0]
40007408:	6831      	ldr	r1, [r6, #0]
4000740a:	42a9      	cmp	r1, r5
4000740c:	d3d5      	bcc.n	400073ba <mvHwsDdr3TipRunAlg+0x92e>
4000740e:	4b33      	ldr	r3, [pc, #204]	; (400074dc <mvHwsDdr3TipRunAlg+0xa50>)
40007410:	2200      	movs	r2, #0
40007412:	601a      	str	r2, [r3, #0]
40007414:	4b32      	ldr	r3, [pc, #200]	; (400074e0 <mvHwsDdr3TipRunAlg+0xa54>)
40007416:	781b      	ldrb	r3, [r3, #0]
40007418:	2b02      	cmp	r3, #2
4000741a:	d802      	bhi.n	40007422 <mvHwsDdr3TipRunAlg+0x996>
4000741c:	4837      	ldr	r0, [pc, #220]	; (400074fc <mvHwsDdr3TipRunAlg+0xa70>)
4000741e:	f006 ffe1 	bl	4000e3e4 <mvPrintf>
40007422:	4620      	mov	r0, r4
40007424:	4e36      	ldr	r6, [pc, #216]	; (40007500 <mvHwsDdr3TipRunAlg+0xa74>)
40007426:	f7fe fd2b 	bl	40005e80 <ddr3TipRestoreDunitRegs>
4000742a:	4605      	mov	r5, r0
4000742c:	6030      	str	r0, [r6, #0]
4000742e:	b118      	cbz	r0, 40007438 <mvHwsDdr3TipRunAlg+0x9ac>
40007430:	f004 fc94 	bl	4000bd5c <gtBreakOnFail>
40007434:	6835      	ldr	r5, [r6, #0]
40007436:	e009      	b.n	4000744c <mvHwsDdr3TipRunAlg+0x9c0>
40007438:	4b32      	ldr	r3, [pc, #200]	; (40007504 <mvHwsDdr3TipRunAlg+0xa78>)
4000743a:	781b      	ldrb	r3, [r3, #0]
4000743c:	b12b      	cbz	r3, 4000744a <mvHwsDdr3TipRunAlg+0x9be>
4000743e:	4620      	mov	r0, r4
40007440:	f7fb f9b6 	bl	400027b0 <ddr3TipRegDump>
40007444:	e002      	b.n	4000744c <mvHwsDdr3TipRunAlg+0x9c0>
40007446:	2501      	movs	r5, #1
40007448:	e000      	b.n	4000744c <mvHwsDdr3TipRunAlg+0x9c0>
4000744a:	461d      	mov	r5, r3
4000744c:	4b2e      	ldr	r3, [pc, #184]	; (40007508 <mvHwsDdr3TipRunAlg+0xa7c>)
4000744e:	681b      	ldr	r3, [r3, #0]
40007450:	b14b      	cbz	r3, 40007466 <mvHwsDdr3TipRunAlg+0x9da>
40007452:	f241 0324 	movw	r3, #4132	; 0x1024
40007456:	9300      	str	r3, [sp, #0]
40007458:	4b2c      	ldr	r3, [pc, #176]	; (4000750c <mvHwsDdr3TipRunAlg+0xa80>)
4000745a:	2201      	movs	r2, #1
4000745c:	4620      	mov	r0, r4
4000745e:	6819      	ldr	r1, [r3, #0]
40007460:	4613      	mov	r3, r2
40007462:	f7fc fbd9 	bl	40003c18 <RunXsbTest>
40007466:	4b27      	ldr	r3, [pc, #156]	; (40007504 <mvHwsDdr3TipRunAlg+0xa78>)
40007468:	781b      	ldrb	r3, [r3, #0]
4000746a:	b113      	cbz	r3, 40007472 <mvHwsDdr3TipRunAlg+0x9e6>
4000746c:	4620      	mov	r0, r4
4000746e:	f7fb f99f 	bl	400027b0 <ddr3TipRegDump>
40007472:	4b27      	ldr	r3, [pc, #156]	; (40007510 <mvHwsDdr3TipRunAlg+0xa84>)
40007474:	4620      	mov	r0, r4
40007476:	4e22      	ldr	r6, [pc, #136]	; (40007500 <mvHwsDdr3TipRunAlg+0xa74>)
40007478:	6819      	ldr	r1, [r3, #0]
4000747a:	f7fc f8dd 	bl	40003638 <ddr3TipPrintLog>
4000747e:	6030      	str	r0, [r6, #0]
40007480:	b948      	cbnz	r0, 40007496 <mvHwsDdr3TipRunAlg+0xa0a>
40007482:	b125      	cbz	r5, 4000748e <mvHwsDdr3TipRunAlg+0xa02>
40007484:	4620      	mov	r0, r4
40007486:	f7fb fa4d 	bl	40002924 <ddr3TipPrintStabilityLog>
4000748a:	6030      	str	r0, [r6, #0]
4000748c:	b918      	cbnz	r0, 40007496 <mvHwsDdr3TipRunAlg+0xa0a>
4000748e:	2400      	movs	r4, #0
40007490:	4a20      	ldr	r2, [pc, #128]	; (40007514 <mvHwsDdr3TipRunAlg+0xa88>)
40007492:	4623      	mov	r3, r4
40007494:	e005      	b.n	400074a2 <mvHwsDdr3TipRunAlg+0xa16>
40007496:	f004 fc61 	bl	4000bd5c <gtBreakOnFail>
4000749a:	6835      	ldr	r5, [r6, #0]
4000749c:	2d00      	cmp	r5, #0
4000749e:	d152      	bne.n	40007546 <mvHwsDdr3TipRunAlg+0xaba>
400074a0:	e05b      	b.n	4000755a <mvHwsDdr3TipRunAlg+0xace>
400074a2:	5c99      	ldrb	r1, [r3, r2]
400074a4:	3301      	adds	r3, #1
400074a6:	2900      	cmp	r1, #0
400074a8:	bf08      	it	eq
400074aa:	2401      	moveq	r4, #1
400074ac:	2b17      	cmp	r3, #23
400074ae:	d1f8      	bne.n	400074a2 <mvHwsDdr3TipRunAlg+0xa16>
400074b0:	2c01      	cmp	r4, #1
400074b2:	d108      	bne.n	400074c6 <mvHwsDdr3TipRunAlg+0xa3a>
400074b4:	4b0a      	ldr	r3, [pc, #40]	; (400074e0 <mvHwsDdr3TipRunAlg+0xa54>)
400074b6:	781b      	ldrb	r3, [r3, #0]
400074b8:	2b02      	cmp	r3, #2
400074ba:	d805      	bhi.n	400074c8 <mvHwsDdr3TipRunAlg+0xa3c>
400074bc:	4816      	ldr	r0, [pc, #88]	; (40007518 <mvHwsDdr3TipRunAlg+0xa8c>)
400074be:	2100      	movs	r1, #0
400074c0:	f006 ff90 	bl	4000e3e4 <mvPrintf>
400074c4:	e000      	b.n	400074c8 <mvHwsDdr3TipRunAlg+0xa3c>
400074c6:	2400      	movs	r4, #0
400074c8:	b375      	cbz	r5, 40007528 <mvHwsDdr3TipRunAlg+0xa9c>
400074ca:	b37c      	cbz	r4, 4000752c <mvHwsDdr3TipRunAlg+0xaa0>
400074cc:	e049      	b.n	40007562 <mvHwsDdr3TipRunAlg+0xad6>
400074ce:	bf00      	nop
400074d0:	400101bd 			; <UNDEFINED> instruction: 0x400101bd
400074d4:	400101c3 	andmi	r0, r1, r3, asr #3
400074d8:	400101ce 	andmi	r0, r1, lr, asr #3
400074dc:	40020968 	andmi	r0, r2, r8, ror #18
400074e0:	40014169 	andmi	r4, r1, r9, ror #2
400074e4:	400101e4 	andmi	r0, r1, r4, ror #3
400074e8:	40010207 	andmi	r0, r1, r7, lsl #4
400074ec:	4001022f 	andmi	r0, r1, pc, lsr #4
400074f0:	40010257 	andmi	r0, r1, r7, asr r2
400074f4:	4001028a 	andmi	r0, r1, sl, lsl #5
400074f8:	400102ad 	andmi	r0, r1, sp, lsr #5
400074fc:	400102d5 	ldrdmi	r0, [r1], -r5
40007500:	40020868 	andmi	r0, r2, r8, ror #16
40007504:	4002095c 	andmi	r0, r2, ip, asr r9
40007508:	4002097c 	andmi	r0, r2, ip, ror r9
4000750c:	400141e4 	andmi	r4, r1, r4, ror #3
40007510:	40020970 	andmi	r0, r2, r0, ror r9
40007514:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40007518:	400102f3 	strdmi	r0, [r1], -r3
4000751c:	400141e8 	andmi	r4, r1, r8, ror #3
40007520:	4002096d 	andmi	r0, r2, sp, ror #18
40007524:	40020984 	andmi	r0, r2, r4, lsl #19
40007528:	2c01      	cmp	r4, #1
4000752a:	d116      	bne.n	4000755a <mvHwsDdr3TipRunAlg+0xace>
4000752c:	4b0e      	ldr	r3, [pc, #56]	; (40007568 <mvHwsDdr3TipRunAlg+0xadc>)
4000752e:	781b      	ldrb	r3, [r3, #0]
40007530:	2b02      	cmp	r3, #2
40007532:	d804      	bhi.n	4000753e <mvHwsDdr3TipRunAlg+0xab2>
40007534:	480d      	ldr	r0, [pc, #52]	; (4000756c <mvHwsDdr3TipRunAlg+0xae0>)
40007536:	4629      	mov	r1, r5
40007538:	4622      	mov	r2, r4
4000753a:	f006 ff53 	bl	4000e3e4 <mvPrintf>
4000753e:	b985      	cbnz	r5, 40007562 <mvHwsDdr3TipRunAlg+0xad6>
40007540:	2c01      	cmp	r4, #1
40007542:	d10a      	bne.n	4000755a <mvHwsDdr3TipRunAlg+0xace>
40007544:	e00d      	b.n	40007562 <mvHwsDdr3TipRunAlg+0xad6>
40007546:	4b08      	ldr	r3, [pc, #32]	; (40007568 <mvHwsDdr3TipRunAlg+0xadc>)
40007548:	781b      	ldrb	r3, [r3, #0]
4000754a:	2b03      	cmp	r3, #3
4000754c:	d805      	bhi.n	4000755a <mvHwsDdr3TipRunAlg+0xace>
4000754e:	4808      	ldr	r0, [pc, #32]	; (40007570 <mvHwsDdr3TipRunAlg+0xae4>)
40007550:	4629      	mov	r1, r5
40007552:	f006 ff47 	bl	4000e3e4 <mvPrintf>
40007556:	e000      	b.n	4000755a <mvHwsDdr3TipRunAlg+0xace>
40007558:	2500      	movs	r5, #0
4000755a:	4628      	mov	r0, r5
4000755c:	b009      	add	sp, #36	; 0x24
4000755e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007562:	2501      	movs	r5, #1
40007564:	e7ef      	b.n	40007546 <mvHwsDdr3TipRunAlg+0xaba>
40007566:	bf00      	nop
40007568:	40014169 	andmi	r4, r1, r9, ror #2
4000756c:	4001030f 	andmi	r0, r1, pc, lsl #6
40007570:	40010369 	andmi	r0, r1, r9, ror #6

Disassembly of section .text.ddr3TipRegisterDqTable:

40007574 <ddr3TipRegisterDqTable>:
ddr3TipRegisterDqTable():
40007574:	4b01      	ldr	r3, [pc, #4]	; (4000757c <ddr3TipRegisterDqTable+0x8>)
40007576:	2000      	movs	r0, #0
40007578:	6019      	str	r1, [r3, #0]
4000757a:	4770      	bx	lr
4000757c:	40020960 	andmi	r0, r2, r0, ror #18

Disassembly of section .text.ddr3TipIsPupLock:

40007580 <ddr3TipIsPupLock>:
ddr3TipIsPupLock():
40007580:	2900      	cmp	r1, #0
40007582:	bf0c      	ite	eq
40007584:	2107      	moveq	r1, #7
40007586:	2100      	movne	r1, #0
40007588:	2300      	movs	r3, #0
4000758a:	f850 2b04 	ldr.w	r2, [r0], #4
4000758e:	f3c2 6240 	ubfx	r2, r2, #25, #1
40007592:	b122      	cbz	r2, 4000759e <ddr3TipIsPupLock+0x1e>
40007594:	3301      	adds	r3, #1
40007596:	428b      	cmp	r3, r1
40007598:	d9f7      	bls.n	4000758a <ddr3TipIsPupLock+0xa>
4000759a:	2001      	movs	r0, #1
4000759c:	4770      	bx	lr
4000759e:	4610      	mov	r0, r2
400075a0:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMin:

400075a2 <ddr3TipGetBufMin>:
ddr3TipGetBufMin():
400075a2:	2300      	movs	r3, #0
400075a4:	22ff      	movs	r2, #255	; 0xff
400075a6:	5cc1      	ldrb	r1, [r0, r3]
400075a8:	3301      	adds	r3, #1
400075aa:	4291      	cmp	r1, r2
400075ac:	bf38      	it	cc
400075ae:	460a      	movcc	r2, r1
400075b0:	2b08      	cmp	r3, #8
400075b2:	d1f8      	bne.n	400075a6 <ddr3TipGetBufMin+0x4>
400075b4:	4610      	mov	r0, r2
400075b6:	4770      	bx	lr

Disassembly of section .text.ddr3TipGetBufMax:

400075b8 <ddr3TipGetBufMax>:
ddr3TipGetBufMax():
400075b8:	2300      	movs	r3, #0
400075ba:	461a      	mov	r2, r3
400075bc:	5cc1      	ldrb	r1, [r0, r3]
400075be:	3301      	adds	r3, #1
400075c0:	4291      	cmp	r1, r2
400075c2:	bf28      	it	cs
400075c4:	460a      	movcs	r2, r1
400075c6:	2b08      	cmp	r3, #8
400075c8:	d1f8      	bne.n	400075bc <ddr3TipGetBufMax+0x4>
400075ca:	4610      	mov	r0, r2
400075cc:	4770      	bx	lr

Disassembly of section .text.mvHwsDdr3GetBusWidth:

400075d0 <mvHwsDdr3GetBusWidth>:
mvHwsDdr3GetBusWidth():
400075d0:	4b04      	ldr	r3, [pc, #16]	; (400075e4 <mvHwsDdr3GetBusWidth+0x14>)
400075d2:	681b      	ldr	r3, [r3, #0]
400075d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400075d8:	f013 0f04 	tst.w	r3, #4
400075dc:	bf14      	ite	ne
400075de:	2020      	movne	r0, #32
400075e0:	2010      	moveq	r0, #16
400075e2:	4770      	bx	lr
400075e4:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3GetDeviceWidth:

400075e8 <mvHwsDdr3GetDeviceWidth>:
mvHwsDdr3GetDeviceWidth():
400075e8:	4b05      	ldr	r3, [pc, #20]	; (40007600 <mvHwsDdr3GetDeviceWidth+0x18>)
400075ea:	2258      	movs	r2, #88	; 0x58
400075ec:	681b      	ldr	r3, [r3, #0]
400075ee:	fb02 3300 	mla	r3, r2, r0, r3
400075f2:	f893 0055 	ldrb.w	r0, [r3, #85]	; 0x55
400075f6:	2801      	cmp	r0, #1
400075f8:	bf14      	ite	ne
400075fa:	2010      	movne	r0, #16
400075fc:	2008      	moveq	r0, #8
400075fe:	4770      	bx	lr
40007600:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.mvHwsDdr3GetDeviceSize:

40007604 <mvHwsDdr3GetDeviceSize>:
mvHwsDdr3GetDeviceSize():
40007604:	b508      	push	{r3, lr}
40007606:	2258      	movs	r2, #88	; 0x58
40007608:	4b0b      	ldr	r3, [pc, #44]	; (40007638 <mvHwsDdr3GetDeviceSize+0x34>)
4000760a:	681b      	ldr	r3, [r3, #0]
4000760c:	fb02 3300 	mla	r3, r2, r0, r3
40007610:	f893 1056 	ldrb.w	r1, [r3, #86]	; 0x56
40007614:	2904      	cmp	r1, #4
40007616:	d908      	bls.n	4000762a <mvHwsDdr3GetDeviceSize+0x26>
40007618:	4b08      	ldr	r3, [pc, #32]	; (4000763c <mvHwsDdr3GetDeviceSize+0x38>)
4000761a:	781b      	ldrb	r3, [r3, #0]
4000761c:	2b03      	cmp	r3, #3
4000761e:	d808      	bhi.n	40007632 <mvHwsDdr3GetDeviceSize+0x2e>
40007620:	4807      	ldr	r0, [pc, #28]	; (40007640 <mvHwsDdr3GetDeviceSize+0x3c>)
40007622:	f006 fedf 	bl	4000e3e4 <mvPrintf>
40007626:	2000      	movs	r0, #0
40007628:	bd08      	pop	{r3, pc}
4000762a:	2001      	movs	r0, #1
4000762c:	fa00 f001 	lsl.w	r0, r0, r1
40007630:	bd08      	pop	{r3, pc}
40007632:	2000      	movs	r0, #0
40007634:	bd08      	pop	{r3, pc}
40007636:	bf00      	nop
40007638:	400205d8 	ldrdmi	r0, [r2], -r8
4000763c:	40014169 	andmi	r4, r1, r9, ror #2
40007640:	400103a6 	andmi	r0, r1, r6, lsr #7

Disassembly of section .text.mvHwsDdr3CalcMemCsSize:

40007644 <mvHwsDdr3CalcMemCsSize>:
mvHwsDdr3CalcMemCsSize():
40007644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40007648:	4605      	mov	r5, r0
4000764a:	460c      	mov	r4, r1
4000764c:	4616      	mov	r6, r2
4000764e:	f7ff ffd9 	bl	40007604 <mvHwsDdr3GetDeviceSize>
40007652:	1e07      	subs	r7, r0, #0
40007654:	d02e      	beq.n	400076b4 <mvHwsDdr3CalcMemCsSize+0x70>
40007656:	f7ff ffbb 	bl	400075d0 <mvHwsDdr3GetBusWidth>
4000765a:	4680      	mov	r8, r0
4000765c:	4628      	mov	r0, r5
4000765e:	f7ff ffc3 	bl	400075e8 <mvHwsDdr3GetDeviceWidth>
40007662:	4601      	mov	r1, r0
40007664:	4640      	mov	r0, r8
40007666:	f7f8 ed22 	blx	400000ac <__aeabi_uidiv>
4000766a:	4378      	muls	r0, r7
4000766c:	2802      	cmp	r0, #2
4000766e:	d102      	bne.n	40007676 <mvHwsDdr3CalcMemCsSize+0x32>
40007670:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
40007674:	e008      	b.n	40007688 <mvHwsDdr3CalcMemCsSize+0x44>
40007676:	2804      	cmp	r0, #4
40007678:	d102      	bne.n	40007680 <mvHwsDdr3CalcMemCsSize+0x3c>
4000767a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
4000767e:	e003      	b.n	40007688 <mvHwsDdr3CalcMemCsSize+0x44>
40007680:	2808      	cmp	r0, #8
40007682:	d105      	bne.n	40007690 <mvHwsDdr3CalcMemCsSize+0x4c>
40007684:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
40007688:	6033      	str	r3, [r6, #0]
4000768a:	2000      	movs	r0, #0
4000768c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
40007690:	2810      	cmp	r0, #16
40007692:	d102      	bne.n	4000769a <mvHwsDdr3CalcMemCsSize+0x56>
40007694:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
40007698:	e7f6      	b.n	40007688 <mvHwsDdr3CalcMemCsSize+0x44>
4000769a:	2820      	cmp	r0, #32
4000769c:	d102      	bne.n	400076a4 <mvHwsDdr3CalcMemCsSize+0x60>
4000769e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400076a2:	e7f1      	b.n	40007688 <mvHwsDdr3CalcMemCsSize+0x44>
400076a4:	4b06      	ldr	r3, [pc, #24]	; (400076c0 <mvHwsDdr3CalcMemCsSize+0x7c>)
400076a6:	781b      	ldrb	r3, [r3, #0]
400076a8:	2b03      	cmp	r3, #3
400076aa:	d806      	bhi.n	400076ba <mvHwsDdr3CalcMemCsSize+0x76>
400076ac:	4805      	ldr	r0, [pc, #20]	; (400076c4 <mvHwsDdr3CalcMemCsSize+0x80>)
400076ae:	4621      	mov	r1, r4
400076b0:	f006 fe98 	bl	4000e3e4 <mvPrintf>
400076b4:	2001      	movs	r0, #1
400076b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400076ba:	2001      	movs	r0, #1
400076bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400076c0:	40014169 	andmi	r4, r1, r9, ror #2
400076c4:	400103c7 	andmi	r0, r1, r7, asr #7

Disassembly of section .text.mvHwsDdr3CsBaseAdrCalc:

400076c8 <mvHwsDdr3CsBaseAdrCalc>:
mvHwsDdr3CsBaseAdrCalc():
400076c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
400076ca:	4614      	mov	r4, r2
400076cc:	aa02      	add	r2, sp, #8
400076ce:	2300      	movs	r3, #0
400076d0:	460d      	mov	r5, r1
400076d2:	f842 3d04 	str.w	r3, [r2, #-4]!
400076d6:	f7ff ffb5 	bl	40007644 <mvHwsDdr3CalcMemCsSize>
400076da:	2800      	cmp	r0, #0
400076dc:	d105      	bne.n	400076ea <mvHwsDdr3CsBaseAdrCalc+0x22>
400076de:	9b01      	ldr	r3, [sp, #4]
400076e0:	435d      	muls	r5, r3
400076e2:	0c2d      	lsrs	r5, r5, #16
400076e4:	042d      	lsls	r5, r5, #16
400076e6:	6025      	str	r5, [r4, #0]
400076e8:	e000      	b.n	400076ec <mvHwsDdr3CsBaseAdrCalc+0x24>
400076ea:	2001      	movs	r0, #1
400076ec:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

Disassembly of section .text.ddr3TipConfigureOdpg:

400076f0 <ddr3TipConfigureOdpg>:
ddr3TipConfigureOdpg():
400076f0:	b510      	push	{r4, lr}
400076f2:	9b02      	ldr	r3, [sp, #8]
400076f4:	9c03      	ldr	r4, [sp, #12]
400076f6:	015b      	lsls	r3, r3, #5
400076f8:	ea43 23c4 	orr.w	r3, r3, r4, lsl #11
400076fc:	9c04      	ldr	r4, [sp, #16]
400076fe:	ea43 5344 	orr.w	r3, r3, r4, lsl #21
40007702:	9c05      	ldr	r4, [sp, #20]
40007704:	ea43 33c4 	orr.w	r3, r3, r4, lsl #15
40007708:	9c06      	ldr	r4, [sp, #24]
4000770a:	ea43 6344 	orr.w	r3, r3, r4, lsl #25
4000770e:	9c07      	ldr	r4, [sp, #28]
40007710:	ea43 6384 	orr.w	r3, r3, r4, lsl #26
40007714:	9c08      	ldr	r4, [sp, #32]
40007716:	ea43 7344 	orr.w	r3, r3, r4, lsl #29
4000771a:	9c09      	ldr	r4, [sp, #36]	; 0x24
4000771c:	ea43 0384 	orr.w	r3, r3, r4, lsl #2
40007720:	9302      	str	r3, [sp, #8]
40007722:	4b04      	ldr	r3, [pc, #16]	; (40007734 <ddr3TipConfigureOdpg+0x44>)
40007724:	9303      	str	r3, [sp, #12]
40007726:	f241 6330 	movw	r3, #5680	; 0x1630
4000772a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000772e:	f7fc bd67 	b.w	40004200 <mvHwsDdr3TipIFWrite>
40007732:	bf00      	nop
40007734:	affffffc 	svcge	0x00fffffc

Disassembly of section .text.isOdpgAccessDone:

40007738 <isOdpgAccessDone>:
isOdpgAccessDone():
40007738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000773c:	b085      	sub	sp, #20
4000773e:	ab04      	add	r3, sp, #16
40007740:	f8df 8080 	ldr.w	r8, [pc, #128]	; 400077c4 <isOdpgAccessDone+0x8c>
40007744:	f10d 090c 	add.w	r9, sp, #12
40007748:	eb03 0781 	add.w	r7, r3, r1, lsl #2
4000774c:	4606      	mov	r6, r0
4000774e:	460d      	mov	r5, r1
40007750:	f04f 33ff 	mov.w	r3, #4294967295
40007754:	4630      	mov	r0, r6
40007756:	9301      	str	r3, [sp, #4]
40007758:	2100      	movs	r1, #0
4000775a:	462a      	mov	r2, r5
4000775c:	4b17      	ldr	r3, [pc, #92]	; (400077bc <isOdpgAccessDone+0x84>)
4000775e:	f8cd 9000 	str.w	r9, [sp]
40007762:	f7fc fff7 	bl	40004754 <mvHwsDdr3TipIFRead>
40007766:	4c16      	ldr	r4, [pc, #88]	; (400077c0 <isOdpgAccessDone+0x88>)
40007768:	4682      	mov	sl, r0
4000776a:	6020      	str	r0, [r4, #0]
4000776c:	b9d8      	cbnz	r0, 400077a6 <isOdpgAccessDone+0x6e>
4000776e:	4630      	mov	r0, r6
40007770:	4651      	mov	r1, sl
40007772:	f857 bc04 	ldr.w	fp, [r7, #-4]
40007776:	f003 fc59 	bl	4000b02c <ddr3TipDevAttrGet>
4000777a:	f00b 0301 	and.w	r3, fp, #1
4000777e:	2802      	cmp	r0, #2
40007780:	bf8c      	ite	hi
40007782:	2000      	movhi	r0, #0
40007784:	2001      	movls	r0, #1
40007786:	4283      	cmp	r3, r0
40007788:	d111      	bne.n	400077ae <isOdpgAccessDone+0x76>
4000778a:	f02b 0301 	bic.w	r3, fp, #1
4000778e:	4630      	mov	r0, r6
40007790:	9300      	str	r3, [sp, #0]
40007792:	4651      	mov	r1, sl
40007794:	f04f 33ff 	mov.w	r3, #4294967295
40007798:	462a      	mov	r2, r5
4000779a:	9301      	str	r3, [sp, #4]
4000779c:	4b07      	ldr	r3, [pc, #28]	; (400077bc <isOdpgAccessDone+0x84>)
4000779e:	f7fc fd2f 	bl	40004200 <mvHwsDdr3TipIFWrite>
400077a2:	6020      	str	r0, [r4, #0]
400077a4:	b138      	cbz	r0, 400077b6 <isOdpgAccessDone+0x7e>
400077a6:	f004 fad9 	bl	4000bd5c <gtBreakOnFail>
400077aa:	6820      	ldr	r0, [r4, #0]
400077ac:	e003      	b.n	400077b6 <isOdpgAccessDone+0x7e>
400077ae:	f1b8 0801 	subs.w	r8, r8, #1
400077b2:	d1cd      	bne.n	40007750 <isOdpgAccessDone+0x18>
400077b4:	2001      	movs	r0, #1
400077b6:	b005      	add	sp, #20
400077b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400077bc:	000186d4 	ldrdeq	r8, [r1], -r4
400077c0:	40020868 	andmi	r0, r2, r8, ror #16
400077c4:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .text.ddr3TipGetPatternTable:

400077c8 <ddr3TipGetPatternTable>:
ddr3TipGetPatternTable():
400077c8:	4b05      	ldr	r3, [pc, #20]	; (400077e0 <ddr3TipGetPatternTable+0x18>)
400077ca:	4806      	ldr	r0, [pc, #24]	; (400077e4 <ddr3TipGetPatternTable+0x1c>)
400077cc:	681b      	ldr	r3, [r3, #0]
400077ce:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400077d2:	f013 0f04 	tst.w	r3, #4
400077d6:	4b04      	ldr	r3, [pc, #16]	; (400077e8 <ddr3TipGetPatternTable+0x20>)
400077d8:	bf18      	it	ne
400077da:	4618      	movne	r0, r3
400077dc:	4770      	bx	lr
400077de:	bf00      	nop
400077e0:	400205d8 	ldrdmi	r0, [r2], -r8
400077e4:	400142ac 	andmi	r4, r1, ip, lsr #5
400077e8:	40014480 	andmi	r4, r1, r0, lsl #9

Disassembly of section .text.ddr3TipLoadPatternToOdpg:

400077ec <ddr3TipLoadPatternToOdpg>:
ddr3TipLoadPatternToOdpg():
400077ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400077f0:	b085      	sub	sp, #20
400077f2:	4699      	mov	r9, r3
400077f4:	4604      	mov	r4, r0
400077f6:	460d      	mov	r5, r1
400077f8:	4690      	mov	r8, r2
400077fa:	f7ff ffe5 	bl	400077c8 <ddr3TipGetPatternTable>
400077fe:	230c      	movs	r3, #12
40007800:	2701      	movs	r7, #1
40007802:	2600      	movs	r6, #0
40007804:	f04f 3aff 	mov.w	sl, #4294967295
40007808:	f8df b0b4 	ldr.w	fp, [pc, #180]	; 400078c0 <ddr3TipLoadPatternToOdpg+0xd4>
4000780c:	fb03 0309 	mla	r3, r3, r9, r0
40007810:	9303      	str	r3, [sp, #12]
40007812:	e03b      	b.n	4000788c <ddr3TipLoadPatternToOdpg+0xa0>
40007814:	1e7a      	subs	r2, r7, #1
40007816:	4649      	mov	r1, r9
40007818:	4620      	mov	r0, r4
4000781a:	b2d2      	uxtb	r2, r2
4000781c:	f003 fa56 	bl	4000accc <patternTableGetWord>
40007820:	4629      	mov	r1, r5
40007822:	4642      	mov	r2, r8
40007824:	f241 63b8 	movw	r3, #5816	; 0x16b8
40007828:	e88d 0401 	stmia.w	sp, {r0, sl}
4000782c:	4620      	mov	r0, r4
4000782e:	f7fc fce7 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007832:	f8cb 0000 	str.w	r0, [fp]
40007836:	bb18      	cbnz	r0, 40007880 <ddr3TipLoadPatternToOdpg+0x94>
40007838:	4649      	mov	r1, r9
4000783a:	463a      	mov	r2, r7
4000783c:	4620      	mov	r0, r4
4000783e:	f003 fa45 	bl	4000accc <patternTableGetWord>
40007842:	4629      	mov	r1, r5
40007844:	4642      	mov	r2, r8
40007846:	f241 63b4 	movw	r3, #5812	; 0x16b4
4000784a:	e88d 0401 	stmia.w	sp, {r0, sl}
4000784e:	4620      	mov	r0, r4
40007850:	f7fc fcd6 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007854:	f8cb 0000 	str.w	r0, [fp]
40007858:	b120      	cbz	r0, 40007864 <ddr3TipLoadPatternToOdpg+0x78>
4000785a:	f004 fa7f 	bl	4000bd5c <gtBreakOnFail>
4000785e:	4b18      	ldr	r3, [pc, #96]	; (400078c0 <ddr3TipLoadPatternToOdpg+0xd4>)
40007860:	6818      	ldr	r0, [r3, #0]
40007862:	e029      	b.n	400078b8 <ddr3TipLoadPatternToOdpg+0xcc>
40007864:	4620      	mov	r0, r4
40007866:	4629      	mov	r1, r5
40007868:	4642      	mov	r2, r8
4000786a:	f241 63b0 	movw	r3, #5808	; 0x16b0
4000786e:	e88d 0440 	stmia.w	sp, {r6, sl}
40007872:	f7fc fcc5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007876:	3702      	adds	r7, #2
40007878:	b2ff      	uxtb	r7, r7
4000787a:	f8cb 0000 	str.w	r0, [fp]
4000787e:	b120      	cbz	r0, 4000788a <ddr3TipLoadPatternToOdpg+0x9e>
40007880:	f004 fa6c 	bl	4000bd5c <gtBreakOnFail>
40007884:	4a0e      	ldr	r2, [pc, #56]	; (400078c0 <ddr3TipLoadPatternToOdpg+0xd4>)
40007886:	6810      	ldr	r0, [r2, #0]
40007888:	e016      	b.n	400078b8 <ddr3TipLoadPatternToOdpg+0xcc>
4000788a:	3601      	adds	r6, #1
4000788c:	9a03      	ldr	r2, [sp, #12]
4000788e:	7a13      	ldrb	r3, [r2, #8]
40007890:	429e      	cmp	r6, r3
40007892:	d3bf      	bcc.n	40007814 <ddr3TipLoadPatternToOdpg+0x28>
40007894:	9b0e      	ldr	r3, [sp, #56]	; 0x38
40007896:	4620      	mov	r0, r4
40007898:	4629      	mov	r1, r5
4000789a:	4642      	mov	r2, r8
4000789c:	4c08      	ldr	r4, [pc, #32]	; (400078c0 <ddr3TipLoadPatternToOdpg+0xd4>)
4000789e:	9300      	str	r3, [sp, #0]
400078a0:	f04f 33ff 	mov.w	r3, #4294967295
400078a4:	9301      	str	r3, [sp, #4]
400078a6:	f241 6338 	movw	r3, #5688	; 0x1638
400078aa:	f7fc fca9 	bl	40004200 <mvHwsDdr3TipIFWrite>
400078ae:	6020      	str	r0, [r4, #0]
400078b0:	b110      	cbz	r0, 400078b8 <ddr3TipLoadPatternToOdpg+0xcc>
400078b2:	f004 fa53 	bl	4000bd5c <gtBreakOnFail>
400078b6:	6820      	ldr	r0, [r4, #0]
400078b8:	b005      	add	sp, #20
400078ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400078be:	bf00      	nop
400078c0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipLoadPatternToMem:

400078c4 <ddr3TipLoadPatternToMem>:
ddr3TipLoadPatternToMem():
400078c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
400078c8:	4689      	mov	r9, r1
400078ca:	4604      	mov	r4, r0
400078cc:	f7ff ff7c 	bl	400077c8 <ddr3TipGetPatternTable>
400078d0:	230c      	movs	r3, #12
400078d2:	4e68      	ldr	r6, [pc, #416]	; (40007a74 <ddr3TipLoadPatternToMem+0x1b0>)
400078d4:	4d68      	ldr	r5, [pc, #416]	; (40007a78 <ddr3TipLoadPatternToMem+0x1b4>)
400078d6:	fb03 f309 	mul.w	r3, r3, r9
400078da:	6832      	ldr	r2, [r6, #0]
400078dc:	0692      	lsls	r2, r2, #26
400078de:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
400078e2:	18c7      	adds	r7, r0, r3
400078e4:	5cc1      	ldrb	r1, [r0, r3]
400078e6:	4620      	mov	r0, r4
400078e8:	787b      	ldrb	r3, [r7, #1]
400078ea:	02db      	lsls	r3, r3, #11
400078ec:	ea43 1341 	orr.w	r3, r3, r1, lsl #5
400078f0:	78b9      	ldrb	r1, [r7, #2]
400078f2:	f043 0301 	orr.w	r3, r3, #1
400078f6:	ea43 33c1 	orr.w	r3, r3, r1, lsl #15
400078fa:	78f9      	ldrb	r1, [r7, #3]
400078fc:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
40007900:	2101      	movs	r1, #1
40007902:	4313      	orrs	r3, r2
40007904:	2200      	movs	r2, #0
40007906:	9300      	str	r3, [sp, #0]
40007908:	f04f 33ff 	mov.w	r3, #4294967295
4000790c:	9301      	str	r3, [sp, #4]
4000790e:	f241 6330 	movw	r3, #5680	; 0x1630
40007912:	f7fc fc75 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007916:	4602      	mov	r2, r0
40007918:	6028      	str	r0, [r5, #0]
4000791a:	2800      	cmp	r0, #0
4000791c:	f040 809d 	bne.w	40007a5a <ddr3TipLoadPatternToMem+0x196>
40007920:	6833      	ldr	r3, [r6, #0]
40007922:	4620      	mov	r0, r4
40007924:	2101      	movs	r1, #1
40007926:	069b      	lsls	r3, r3, #26
40007928:	f043 0301 	orr.w	r3, r3, #1
4000792c:	9300      	str	r3, [sp, #0]
4000792e:	4b53      	ldr	r3, [pc, #332]	; (40007a7c <ddr3TipLoadPatternToMem+0x1b8>)
40007930:	9301      	str	r3, [sp, #4]
40007932:	f241 6330 	movw	r3, #5680	; 0x1630
40007936:	f7fc fc63 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000793a:	4602      	mov	r2, r0
4000793c:	6028      	str	r0, [r5, #0]
4000793e:	2800      	cmp	r0, #0
40007940:	f040 808b 	bne.w	40007a5a <ddr3TipLoadPatternToMem+0x196>
40007944:	f04f 0801 	mov.w	r8, #1
40007948:	9000      	str	r0, [sp, #0]
4000794a:	4641      	mov	r1, r8
4000794c:	4620      	mov	r0, r4
4000794e:	f241 63cc 	movw	r3, #5836	; 0x16cc
40007952:	f8cd 8004 	str.w	r8, [sp, #4]
40007956:	f7fc fc53 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000795a:	4606      	mov	r6, r0
4000795c:	6028      	str	r0, [r5, #0]
4000795e:	2800      	cmp	r0, #0
40007960:	d17b      	bne.n	40007a5a <ddr3TipLoadPatternToMem+0x196>
40007962:	687b      	ldr	r3, [r7, #4]
40007964:	4641      	mov	r1, r8
40007966:	4632      	mov	r2, r6
40007968:	4620      	mov	r0, r4
4000796a:	9300      	str	r3, [sp, #0]
4000796c:	464b      	mov	r3, r9
4000796e:	f7ff ff3d 	bl	400077ec <ddr3TipLoadPatternToOdpg>
40007972:	4620      	mov	r0, r4
40007974:	4631      	mov	r1, r6
40007976:	f003 fb59 	bl	4000b02c <ddr3TipDevAttrGet>
4000797a:	2802      	cmp	r0, #2
4000797c:	d91c      	bls.n	400079b8 <ddr3TipLoadPatternToMem+0xf4>
4000797e:	4b40      	ldr	r3, [pc, #256]	; (40007a80 <ddr3TipLoadPatternToMem+0x1bc>)
40007980:	681b      	ldr	r3, [r3, #0]
40007982:	781b      	ldrb	r3, [r3, #0]
40007984:	07db      	lsls	r3, r3, #31
40007986:	d50d      	bpl.n	400079a4 <ddr3TipLoadPatternToMem+0xe0>
40007988:	2003      	movs	r0, #3
4000798a:	230f      	movs	r3, #15
4000798c:	4631      	mov	r1, r6
4000798e:	e88d 0009 	stmia.w	sp, {r0, r3}
40007992:	4632      	mov	r2, r6
40007994:	4620      	mov	r0, r4
40007996:	f241 4398 	movw	r3, #5272	; 0x1498
4000799a:	f7fc fc31 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000799e:	6028      	str	r0, [r5, #0]
400079a0:	2800      	cmp	r0, #0
400079a2:	d15a      	bne.n	40007a5a <ddr3TipLoadPatternToMem+0x196>
400079a4:	2101      	movs	r1, #1
400079a6:	4620      	mov	r0, r4
400079a8:	2200      	movs	r2, #0
400079aa:	4b36      	ldr	r3, [pc, #216]	; (40007a84 <ddr3TipLoadPatternToMem+0x1c0>)
400079ac:	9100      	str	r1, [sp, #0]
400079ae:	9101      	str	r1, [sp, #4]
400079b0:	f7fc fc26 	bl	40004200 <mvHwsDdr3TipIFWrite>
400079b4:	4d30      	ldr	r5, [pc, #192]	; (40007a78 <ddr3TipLoadPatternToMem+0x1b4>)
400079b6:	e00a      	b.n	400079ce <ddr3TipLoadPatternToMem+0x10a>
400079b8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400079bc:	4620      	mov	r0, r4
400079be:	9300      	str	r3, [sp, #0]
400079c0:	4641      	mov	r1, r8
400079c2:	9301      	str	r3, [sp, #4]
400079c4:	4632      	mov	r2, r6
400079c6:	f241 6330 	movw	r3, #5680	; 0x1630
400079ca:	f7fc fc19 	bl	40004200 <mvHwsDdr3TipIFWrite>
400079ce:	6028      	str	r0, [r5, #0]
400079d0:	2800      	cmp	r0, #0
400079d2:	d142      	bne.n	40007a5a <ddr3TipLoadPatternToMem+0x196>
400079d4:	4b2c      	ldr	r3, [pc, #176]	; (40007a88 <ddr3TipLoadPatternToMem+0x1c4>)
400079d6:	b2e6      	uxtb	r6, r4
400079d8:	4621      	mov	r1, r4
400079da:	2201      	movs	r2, #1
400079dc:	4630      	mov	r0, r6
400079de:	681b      	ldr	r3, [r3, #0]
400079e0:	4798      	blx	r3
400079e2:	4b27      	ldr	r3, [pc, #156]	; (40007a80 <ddr3TipLoadPatternToMem+0x1bc>)
400079e4:	681b      	ldr	r3, [r3, #0]
400079e6:	781b      	ldrb	r3, [r3, #0]
400079e8:	07d9      	lsls	r1, r3, #31
400079ea:	d506      	bpl.n	400079fa <ddr3TipLoadPatternToMem+0x136>
400079ec:	4620      	mov	r0, r4
400079ee:	2100      	movs	r1, #0
400079f0:	f7ff fea2 	bl	40007738 <isOdpgAccessDone>
400079f4:	4d20      	ldr	r5, [pc, #128]	; (40007a78 <ddr3TipLoadPatternToMem+0x1b4>)
400079f6:	6028      	str	r0, [r5, #0]
400079f8:	bb78      	cbnz	r0, 40007a5a <ddr3TipLoadPatternToMem+0x196>
400079fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
400079fe:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
40007a02:	4620      	mov	r0, r4
40007a04:	e88d 000c 	stmia.w	sp, {r2, r3}
40007a08:	2101      	movs	r1, #1
40007a0a:	2200      	movs	r2, #0
40007a0c:	f241 6330 	movw	r3, #5680	; 0x1630
40007a10:	4d19      	ldr	r5, [pc, #100]	; (40007a78 <ddr3TipLoadPatternToMem+0x1b4>)
40007a12:	f7fc fbf5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007a16:	4602      	mov	r2, r0
40007a18:	6028      	str	r0, [r5, #0]
40007a1a:	b9f0      	cbnz	r0, 40007a5a <ddr3TipLoadPatternToMem+0x196>
40007a1c:	9000      	str	r0, [sp, #0]
40007a1e:	f04f 33ff 	mov.w	r3, #4294967295
40007a22:	4620      	mov	r0, r4
40007a24:	9301      	str	r3, [sp, #4]
40007a26:	2101      	movs	r1, #1
40007a28:	f241 6330 	movw	r3, #5680	; 0x1630
40007a2c:	f7fc fbe8 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007a30:	4607      	mov	r7, r0
40007a32:	6028      	str	r0, [r5, #0]
40007a34:	b988      	cbnz	r0, 40007a5a <ddr3TipLoadPatternToMem+0x196>
40007a36:	4620      	mov	r0, r4
40007a38:	4639      	mov	r1, r7
40007a3a:	f003 faf7 	bl	4000b02c <ddr3TipDevAttrGet>
40007a3e:	2802      	cmp	r0, #2
40007a40:	d90f      	bls.n	40007a62 <ddr3TipLoadPatternToMem+0x19e>
40007a42:	230f      	movs	r3, #15
40007a44:	4620      	mov	r0, r4
40007a46:	9301      	str	r3, [sp, #4]
40007a48:	2101      	movs	r1, #1
40007a4a:	463a      	mov	r2, r7
40007a4c:	f241 4398 	movw	r3, #5272	; 0x1498
40007a50:	9700      	str	r7, [sp, #0]
40007a52:	f7fc fbd5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007a56:	6028      	str	r0, [r5, #0]
40007a58:	b118      	cbz	r0, 40007a62 <ddr3TipLoadPatternToMem+0x19e>
40007a5a:	f004 f97f 	bl	4000bd5c <gtBreakOnFail>
40007a5e:	6828      	ldr	r0, [r5, #0]
40007a60:	e006      	b.n	40007a70 <ddr3TipLoadPatternToMem+0x1ac>
40007a62:	4b09      	ldr	r3, [pc, #36]	; (40007a88 <ddr3TipLoadPatternToMem+0x1c4>)
40007a64:	4630      	mov	r0, r6
40007a66:	4621      	mov	r1, r4
40007a68:	2201      	movs	r2, #1
40007a6a:	681b      	ldr	r3, [r3, #0]
40007a6c:	4798      	blx	r3
40007a6e:	2000      	movs	r0, #0
40007a70:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
40007a74:	40020968 	andmi	r0, r2, r8, ror #18
40007a78:	40020868 	andmi	r0, r2, r8, ror #16
40007a7c:	0c000003 	wstrbeq	wr0, [r0], #-3
40007a80:	400205d8 	ldrdmi	r0, [r2], -r8
40007a84:	000186d4 	ldrdeq	r8, [r1], -r4
40007a88:	40014b04 	andmi	r4, r1, r4, lsl #22

Disassembly of section .text.ddr3TipLoadAllPatternToMem:

40007a8c <ddr3TipLoadAllPatternToMem>:
ddr3TipLoadAllPatternToMem():
40007a8c:	4b12      	ldr	r3, [pc, #72]	; (40007ad8 <ddr3TipLoadAllPatternToMem+0x4c>)
40007a8e:	b537      	push	{r0, r1, r2, r4, r5, lr}
40007a90:	4604      	mov	r4, r0
40007a92:	681b      	ldr	r3, [r3, #0]
40007a94:	781b      	ldrb	r3, [r3, #0]
40007a96:	07da      	lsls	r2, r3, #31
40007a98:	d514      	bpl.n	40007ac4 <ddr3TipLoadAllPatternToMem+0x38>
40007a9a:	4b10      	ldr	r3, [pc, #64]	; (40007adc <ddr3TipLoadAllPatternToMem+0x50>)
40007a9c:	2101      	movs	r1, #1
40007a9e:	4a10      	ldr	r2, [pc, #64]	; (40007ae0 <ddr3TipLoadAllPatternToMem+0x54>)
40007aa0:	4d10      	ldr	r5, [pc, #64]	; (40007ae4 <ddr3TipLoadAllPatternToMem+0x58>)
40007aa2:	781b      	ldrb	r3, [r3, #0]
40007aa4:	54d1      	strb	r1, [r2, r3]
40007aa6:	2100      	movs	r1, #0
40007aa8:	2308      	movs	r3, #8
40007aaa:	9300      	str	r3, [sp, #0]
40007aac:	9301      	str	r3, [sp, #4]
40007aae:	460a      	mov	r2, r1
40007ab0:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007ab4:	f7fc fba4 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007ab8:	6028      	str	r0, [r5, #0]
40007aba:	b118      	cbz	r0, 40007ac4 <ddr3TipLoadAllPatternToMem+0x38>
40007abc:	f004 f94e 	bl	4000bd5c <gtBreakOnFail>
40007ac0:	6828      	ldr	r0, [r5, #0]
40007ac2:	e008      	b.n	40007ad6 <ddr3TipLoadAllPatternToMem+0x4a>
40007ac4:	2500      	movs	r5, #0
40007ac6:	b2e9      	uxtb	r1, r5
40007ac8:	4620      	mov	r0, r4
40007aca:	3501      	adds	r5, #1
40007acc:	f7ff fefa 	bl	400078c4 <ddr3TipLoadPatternToMem>
40007ad0:	2d25      	cmp	r5, #37	; 0x25
40007ad2:	d1f8      	bne.n	40007ac6 <ddr3TipLoadAllPatternToMem+0x3a>
40007ad4:	2000      	movs	r0, #0
40007ad6:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
40007ad8:	400205d8 	ldrdmi	r0, [r2], -r8
40007adc:	4002096d 	andmi	r0, r2, sp, ror #18
40007ae0:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40007ae4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipGetMaskResultsDqReg:

40007ae8 <ddr3TipGetMaskResultsDqReg>:
ddr3TipGetMaskResultsDqReg():
40007ae8:	4b05      	ldr	r3, [pc, #20]	; (40007b00 <ddr3TipGetMaskResultsDqReg+0x18>)
40007aea:	4a06      	ldr	r2, [pc, #24]	; (40007b04 <ddr3TipGetMaskResultsDqReg+0x1c>)
40007aec:	681b      	ldr	r3, [r3, #0]
40007aee:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
40007af2:	4b05      	ldr	r3, [pc, #20]	; (40007b08 <ddr3TipGetMaskResultsDqReg+0x20>)
40007af4:	280b      	cmp	r0, #11
40007af6:	bf14      	ite	ne
40007af8:	4610      	movne	r0, r2
40007afa:	4618      	moveq	r0, r3
40007afc:	4770      	bx	lr
40007afe:	bf00      	nop
40007b00:	400205d8 	ldrdmi	r0, [r2], -r8
40007b04:	4001420c 	andmi	r4, r1, ip, lsl #4
40007b08:	4001425c 	andmi	r4, r1, ip, asr r2

Disassembly of section .text.ddr3TipGetMaskResultsPupRegMap:

40007b0c <ddr3TipGetMaskResultsPupRegMap>:
ddr3TipGetMaskResultsPupRegMap():
40007b0c:	4b05      	ldr	r3, [pc, #20]	; (40007b24 <ddr3TipGetMaskResultsPupRegMap+0x18>)
40007b0e:	4a06      	ldr	r2, [pc, #24]	; (40007b28 <ddr3TipGetMaskResultsPupRegMap+0x1c>)
40007b10:	681b      	ldr	r3, [r3, #0]
40007b12:	f893 005c 	ldrb.w	r0, [r3, #92]	; 0x5c
40007b16:	4b05      	ldr	r3, [pc, #20]	; (40007b2c <ddr3TipGetMaskResultsPupRegMap+0x20>)
40007b18:	280b      	cmp	r0, #11
40007b1a:	bf14      	ite	ne
40007b1c:	4610      	movne	r0, r2
40007b1e:	4618      	moveq	r0, r3
40007b20:	4770      	bx	lr
40007b22:	bf00      	nop
40007b24:	400205d8 	ldrdmi	r0, [r2], -r8
40007b28:	40014468 	andmi	r4, r1, r8, ror #8
40007b2c:	40014472 	andmi	r4, r1, r2, ror r4

Disassembly of section .text.ddr3TipReadTrainingResult:

40007b30 <ddr3TipReadTrainingResult>:
ddr3TipReadTrainingResult():
40007b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007b34:	b08d      	sub	sp, #52	; 0x34
40007b36:	4691      	mov	r9, r2
40007b38:	460d      	mov	r5, r1
40007b3a:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
40007b3e:	4682      	mov	sl, r0
40007b40:	9302      	str	r3, [sp, #8]
40007b42:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
40007b46:	9204      	str	r2, [sp, #16]
40007b48:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
40007b4c:	9307      	str	r3, [sp, #28]
40007b4e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
40007b50:	9203      	str	r2, [sp, #12]
40007b52:	f7ff ffdb 	bl	40007b0c <ddr3TipGetMaskResultsPupRegMap>
40007b56:	4c59      	ldr	r4, [pc, #356]	; (40007cbc <ddr3TipReadTrainingResult+0x18c>)
40007b58:	4607      	mov	r7, r0
40007b5a:	f7ff ffc5 	bl	40007ae8 <ddr3TipGetMaskResultsDqReg>
40007b5e:	2102      	movs	r1, #2
40007b60:	4680      	mov	r8, r0
40007b62:	4650      	mov	r0, sl
40007b64:	f003 fa62 	bl	4000b02c <ddr3TipDevAttrGet>
40007b68:	2e00      	cmp	r6, #0
40007b6a:	bf0c      	ite	eq
40007b6c:	2308      	moveq	r3, #8
40007b6e:	2300      	movne	r3, #0
40007b70:	2100      	movs	r1, #0
40007b72:	9300      	str	r3, [sp, #0]
40007b74:	462a      	mov	r2, r5
40007b76:	2308      	movs	r3, #8
40007b78:	9301      	str	r3, [sp, #4]
40007b7a:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007b7e:	4683      	mov	fp, r0
40007b80:	4650      	mov	r0, sl
40007b82:	f7fc fb3d 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007b86:	4601      	mov	r1, r0
40007b88:	6020      	str	r0, [r4, #0]
40007b8a:	b960      	cbnz	r0, 40007ba6 <ddr3TipReadTrainingResult+0x76>
40007b8c:	f04f 6340 	mov.w	r3, #201326592	; 0xc000000
40007b90:	4650      	mov	r0, sl
40007b92:	9301      	str	r3, [sp, #4]
40007b94:	462a      	mov	r2, r5
40007b96:	f241 6330 	movw	r3, #5680	; 0x1630
40007b9a:	06b6      	lsls	r6, r6, #26
40007b9c:	9600      	str	r6, [sp, #0]
40007b9e:	f7fc fb2f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007ba2:	6020      	str	r0, [r4, #0]
40007ba4:	b118      	cbz	r0, 40007bae <ddr3TipReadTrainingResult+0x7e>
40007ba6:	f004 f8d9 	bl	4000bd5c <gtBreakOnFail>
40007baa:	6820      	ldr	r0, [r4, #0]
40007bac:	e083      	b.n	40007cb6 <ddr3TipReadTrainingResult+0x186>
40007bae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40007bb0:	b913      	cbnz	r3, 40007bb8 <ddr3TipReadTrainingResult+0x88>
40007bb2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
40007bb4:	2a01      	cmp	r2, #1
40007bb6:	d07b      	beq.n	40007cb0 <ddr3TipReadTrainingResult+0x180>
40007bb8:	9b04      	ldr	r3, [sp, #16]
40007bba:	2b00      	cmp	r3, #0
40007bbc:	bf08      	it	eq
40007bbe:	4647      	moveq	r7, r8
40007bc0:	9706      	str	r7, [sp, #24]
40007bc2:	f1b9 0f00 	cmp.w	r9, #0
40007bc6:	d005      	beq.n	40007bd4 <ddr3TipReadTrainingResult+0xa4>
40007bc8:	fa5f fc8b 	uxtb.w	ip, fp
40007bcc:	2400      	movs	r4, #0
40007bce:	f10c 3cff 	add.w	ip, ip, #4294967295
40007bd2:	e002      	b.n	40007bda <ddr3TipReadTrainingResult+0xaa>
40007bd4:	f8dd c008 	ldr.w	ip, [sp, #8]
40007bd8:	4664      	mov	r4, ip
40007bda:	f89d 205c 	ldrb.w	r2, [sp, #92]	; 0x5c
40007bde:	21a0      	movs	r1, #160	; 0xa0
40007be0:	4b37      	ldr	r3, [pc, #220]	; (40007cc0 <ddr3TipReadTrainingResult+0x190>)
40007be2:	00e6      	lsls	r6, r4, #3
40007be4:	1952      	adds	r2, r2, r5
40007be6:	46e3      	mov	fp, ip
40007be8:	46a9      	mov	r9, r5
40007bea:	fb01 3302 	mla	r3, r1, r2, r3
40007bee:	aa0c      	add	r2, sp, #48	; 0x30
40007bf0:	eb02 0285 	add.w	r2, r2, r5, lsl #2
40007bf4:	9205      	str	r2, [sp, #20]
40007bf6:	9a03      	ldr	r2, [sp, #12]
40007bf8:	9302      	str	r3, [sp, #8]
40007bfa:	f102 7300 	add.w	r3, r2, #33554432	; 0x2000000
40007bfe:	3340      	adds	r3, #64	; 0x40
40007c00:	9308      	str	r3, [sp, #32]
40007c02:	e051      	b.n	40007ca8 <ddr3TipReadTrainingResult+0x178>
40007c04:	4b2f      	ldr	r3, [pc, #188]	; (40007cc4 <ddr3TipReadTrainingResult+0x194>)
40007c06:	681b      	ldr	r3, [r3, #0]
40007c08:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40007c0c:	fa43 f304 	asr.w	r3, r3, r4
40007c10:	07d8      	lsls	r0, r3, #31
40007c12:	d547      	bpl.n	40007ca4 <ddr3TipReadTrainingResult+0x174>
40007c14:	9b04      	ldr	r3, [sp, #16]
40007c16:	b95b      	cbnz	r3, 40007c30 <ddr3TipReadTrainingResult+0x100>
40007c18:	9a16      	ldr	r2, [sp, #88]	; 0x58
40007c1a:	2a80      	cmp	r2, #128	; 0x80
40007c1c:	d103      	bne.n	40007c26 <ddr3TipReadTrainingResult+0xf6>
40007c1e:	f106 0c07 	add.w	ip, r6, #7
40007c22:	46b0      	mov	r8, r6
40007c24:	e006      	b.n	40007c34 <ddr3TipReadTrainingResult+0x104>
40007c26:	9b16      	ldr	r3, [sp, #88]	; 0x58
40007c28:	eb06 0803 	add.w	r8, r6, r3
40007c2c:	46c4      	mov	ip, r8
40007c2e:	e001      	b.n	40007c34 <ddr3TipReadTrainingResult+0x104>
40007c30:	46a4      	mov	ip, r4
40007c32:	46a0      	mov	r8, r4
40007c34:	9a02      	ldr	r2, [sp, #8]
40007c36:	2a00      	cmp	r2, #0
40007c38:	d03c      	beq.n	40007cb4 <ddr3TipReadTrainingResult+0x184>
40007c3a:	9409      	str	r4, [sp, #36]	; 0x24
40007c3c:	eb02 0788 	add.w	r7, r2, r8, lsl #2
40007c40:	2500      	movs	r5, #0
40007c42:	4664      	mov	r4, ip
40007c44:	e02b      	b.n	40007c9e <ddr3TipReadTrainingResult+0x16e>
40007c46:	9b07      	ldr	r3, [sp, #28]
40007c48:	bb33      	cbnz	r3, 40007c98 <ddr3TipReadTrainingResult+0x168>
40007c4a:	9a1d      	ldr	r2, [sp, #116]	; 0x74
40007c4c:	bb12      	cbnz	r2, 40007c94 <ddr3TipReadTrainingResult+0x164>
40007c4e:	9a06      	ldr	r2, [sp, #24]
40007c50:	4650      	mov	r0, sl
40007c52:	991d      	ldr	r1, [sp, #116]	; 0x74
40007c54:	f832 3018 	ldrh.w	r3, [r2, r8, lsl #1]
40007c58:	aa0b      	add	r2, sp, #44	; 0x2c
40007c5a:	9200      	str	r2, [sp, #0]
40007c5c:	f04f 32ff 	mov.w	r2, #4294967295
40007c60:	9201      	str	r2, [sp, #4]
40007c62:	464a      	mov	r2, r9
40007c64:	f7fc fd76 	bl	40004754 <mvHwsDdr3TipIFRead>
40007c68:	4b14      	ldr	r3, [pc, #80]	; (40007cbc <ddr3TipReadTrainingResult+0x18c>)
40007c6a:	6018      	str	r0, [r3, #0]
40007c6c:	b120      	cbz	r0, 40007c78 <ddr3TipReadTrainingResult+0x148>
40007c6e:	f004 f875 	bl	4000bd5c <gtBreakOnFail>
40007c72:	4b12      	ldr	r3, [pc, #72]	; (40007cbc <ddr3TipReadTrainingResult+0x18c>)
40007c74:	6818      	ldr	r0, [r3, #0]
40007c76:	e01e      	b.n	40007cb6 <ddr3TipReadTrainingResult+0x186>
40007c78:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
40007c7a:	2a01      	cmp	r2, #1
40007c7c:	9a05      	ldr	r2, [sp, #20]
40007c7e:	f852 3c04 	ldr.w	r3, [r2, #-4]
40007c82:	d103      	bne.n	40007c8c <ddr3TipReadTrainingResult+0x15c>
40007c84:	0199      	lsls	r1, r3, #6
40007c86:	d401      	bmi.n	40007c8c <ddr3TipReadTrainingResult+0x15c>
40007c88:	9b08      	ldr	r3, [sp, #32]
40007c8a:	e001      	b.n	40007c90 <ddr3TipReadTrainingResult+0x160>
40007c8c:	9a03      	ldr	r2, [sp, #12]
40007c8e:	18d3      	adds	r3, r2, r3
40007c90:	517b      	str	r3, [r7, r5]
40007c92:	e001      	b.n	40007c98 <ddr3TipReadTrainingResult+0x168>
40007c94:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40007c96:	601f      	str	r7, [r3, #0]
40007c98:	f108 0801 	add.w	r8, r8, #1
40007c9c:	3504      	adds	r5, #4
40007c9e:	45a0      	cmp	r8, r4
40007ca0:	d9d1      	bls.n	40007c46 <ddr3TipReadTrainingResult+0x116>
40007ca2:	9c09      	ldr	r4, [sp, #36]	; 0x24
40007ca4:	3401      	adds	r4, #1
40007ca6:	3608      	adds	r6, #8
40007ca8:	455c      	cmp	r4, fp
40007caa:	d9ab      	bls.n	40007c04 <ddr3TipReadTrainingResult+0xd4>
40007cac:	2000      	movs	r0, #0
40007cae:	e002      	b.n	40007cb6 <ddr3TipReadTrainingResult+0x186>
40007cb0:	981d      	ldr	r0, [sp, #116]	; 0x74
40007cb2:	e000      	b.n	40007cb6 <ddr3TipReadTrainingResult+0x186>
40007cb4:	2001      	movs	r0, #1
40007cb6:	b00d      	add	sp, #52	; 0x34
40007cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40007cbc:	40020868 	andmi	r0, r2, r8, ror #16
40007cc0:	400205ec 	andmi	r0, r2, ip, ror #11
40007cc4:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipIpTraining:

40007cc8 <ddr3TipIpTraining>:
ddr3TipIpTraining():
40007cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40007ccc:	b093      	sub	sp, #76	; 0x4c
40007cce:	4604      	mov	r4, r0
40007cd0:	4616      	mov	r6, r2
40007cd2:	f89d 0074 	ldrb.w	r0, [sp, #116]	; 0x74
40007cd6:	460d      	mov	r5, r1
40007cd8:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
40007cdc:	930f      	str	r3, [sp, #60]	; 0x3c
40007cde:	900b      	str	r0, [sp, #44]	; 0x2c
40007ce0:	920a      	str	r2, [sp, #40]	; 0x28
40007ce2:	f7ff fd71 	bl	400077c8 <ddr3TipGetPatternTable>
40007ce6:	f89d 7080 	ldrb.w	r7, [sp, #128]	; 0x80
40007cea:	f89d b090 	ldrb.w	fp, [sp, #144]	; 0x90
40007cee:	f89d 8094 	ldrb.w	r8, [sp, #148]	; 0x94
40007cf2:	9009      	str	r0, [sp, #36]	; 0x24
40007cf4:	f7ff ff0a 	bl	40007b0c <ddr3TipGetMaskResultsPupRegMap>
40007cf8:	900c      	str	r0, [sp, #48]	; 0x30
40007cfa:	f7ff fef5 	bl	40007ae8 <ddr3TipGetMaskResultsDqReg>
40007cfe:	2102      	movs	r1, #2
40007d00:	900d      	str	r0, [sp, #52]	; 0x34
40007d02:	4620      	mov	r0, r4
40007d04:	f003 f992 	bl	4000b02c <ddr3TipDevAttrGet>
40007d08:	9b28      	ldr	r3, [sp, #160]	; 0xa0
40007d0a:	900e      	str	r0, [sp, #56]	; 0x38
40007d0c:	2b00      	cmp	r3, #0
40007d0e:	f000 82b1 	beq.w	40008274 <ddr3TipIpTraining+0x5ac>
40007d12:	f89d 2098 	ldrb.w	r2, [sp, #152]	; 0x98
40007d16:	2308      	movs	r3, #8
40007d18:	b98a      	cbnz	r2, 40007d3e <ddr3TipIpTraining+0x76>
40007d1a:	9300      	str	r3, [sp, #0]
40007d1c:	4620      	mov	r0, r4
40007d1e:	9301      	str	r3, [sp, #4]
40007d20:	4629      	mov	r1, r5
40007d22:	4632      	mov	r2, r6
40007d24:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007d28:	f7fc fa6a 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007d2c:	f8df 92c4 	ldr.w	r9, [pc, #708]	; 40007ff4 <ddr3TipIpTraining+0x32c>
40007d30:	f8c9 0000 	str.w	r0, [r9]
40007d34:	2800      	cmp	r0, #0
40007d36:	d171      	bne.n	40007e1c <ddr3TipIpTraining+0x154>
40007d38:	4bab      	ldr	r3, [pc, #684]	; (40007fe8 <ddr3TipIpTraining+0x320>)
40007d3a:	681b      	ldr	r3, [r3, #0]
40007d3c:	e010      	b.n	40007d60 <ddr3TipIpTraining+0x98>
40007d3e:	2200      	movs	r2, #0
40007d40:	4620      	mov	r0, r4
40007d42:	e88d 000c 	stmia.w	sp, {r2, r3}
40007d46:	4629      	mov	r1, r5
40007d48:	4632      	mov	r2, r6
40007d4a:	f241 63d8 	movw	r3, #5848	; 0x16d8
40007d4e:	f7fc fa57 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007d52:	f8df 92a0 	ldr.w	r9, [pc, #672]	; 40007ff4 <ddr3TipIpTraining+0x32c>
40007d56:	f8c9 0000 	str.w	r0, [r9]
40007d5a:	2800      	cmp	r0, #0
40007d5c:	d15e      	bne.n	40007e1c <ddr3TipIpTraining+0x154>
40007d5e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
40007d60:	069b      	lsls	r3, r3, #26
40007d62:	4620      	mov	r0, r4
40007d64:	f043 0303 	orr.w	r3, r3, #3
40007d68:	9300      	str	r3, [sp, #0]
40007d6a:	4ba0      	ldr	r3, [pc, #640]	; (40007fec <ddr3TipIpTraining+0x324>)
40007d6c:	4629      	mov	r1, r5
40007d6e:	4632      	mov	r2, r6
40007d70:	9301      	str	r3, [sp, #4]
40007d72:	f241 6330 	movw	r3, #5680	; 0x1630
40007d76:	f7fc fa43 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007d7a:	f8c9 0000 	str.w	r0, [r9]
40007d7e:	2800      	cmp	r0, #0
40007d80:	d14c      	bne.n	40007e1c <ddr3TipIpTraining+0x154>
40007d82:	f04f 0a0c 	mov.w	sl, #12
40007d86:	9809      	ldr	r0, [sp, #36]	; 0x24
40007d88:	fb0a fa0b 	mul.w	sl, sl, fp
40007d8c:	4629      	mov	r1, r5
40007d8e:	4632      	mov	r2, r6
40007d90:	eb00 090a 	add.w	r9, r0, sl
40007d94:	4620      	mov	r0, r4
40007d96:	f8d9 3004 	ldr.w	r3, [r9, #4]
40007d9a:	9300      	str	r3, [sp, #0]
40007d9c:	465b      	mov	r3, fp
40007d9e:	f7ff fd25 	bl	400077ec <ddr3TipLoadPatternToOdpg>
40007da2:	b91f      	cbnz	r7, 40007dac <ddr3TipIpTraining+0xe4>
40007da4:	f899 3001 	ldrb.w	r3, [r9, #1]
40007da8:	2202      	movs	r2, #2
40007daa:	e001      	b.n	40007db0 <ddr3TipIpTraining+0xe8>
40007dac:	2300      	movs	r3, #0
40007dae:	461a      	mov	r2, r3
40007db0:	9809      	ldr	r0, [sp, #36]	; 0x24
40007db2:	f810 100a 	ldrb.w	r1, [r0, sl]
40007db6:	4620      	mov	r0, r4
40007db8:	e88d 000a 	stmia.w	sp, {r1, r3}
40007dbc:	4629      	mov	r1, r5
40007dbe:	f899 3003 	ldrb.w	r3, [r9, #3]
40007dc2:	9203      	str	r2, [sp, #12]
40007dc4:	4632      	mov	r2, r6
40007dc6:	f8df 922c 	ldr.w	r9, [pc, #556]	; 40007ff4 <ddr3TipIpTraining+0x32c>
40007dca:	9302      	str	r3, [sp, #8]
40007dcc:	f1d7 0301 	rsbs	r3, r7, #1
40007dd0:	bf38      	it	cc
40007dd2:	2300      	movcc	r3, #0
40007dd4:	9304      	str	r3, [sp, #16]
40007dd6:	4b84      	ldr	r3, [pc, #528]	; (40007fe8 <ddr3TipIpTraining+0x320>)
40007dd8:	681b      	ldr	r3, [r3, #0]
40007dda:	9305      	str	r3, [sp, #20]
40007ddc:	2300      	movs	r3, #0
40007dde:	9306      	str	r3, [sp, #24]
40007de0:	9307      	str	r3, [sp, #28]
40007de2:	463b      	mov	r3, r7
40007de4:	f7ff fc84 	bl	400076f0 <ddr3TipConfigureOdpg>
40007de8:	f8c9 0000 	str.w	r0, [r9]
40007dec:	b9b0      	cbnz	r0, 40007e1c <ddr3TipIpTraining+0x154>
40007dee:	2f01      	cmp	r7, #1
40007df0:	4620      	mov	r0, r4
40007df2:	bf0c      	ite	eq
40007df4:	2200      	moveq	r2, #0
40007df6:	f04f 4240 	movne.w	r2, #3221225472	; 0xc0000000
40007dfa:	bf0c      	ite	eq
40007dfc:	2360      	moveq	r3, #96	; 0x60
40007dfe:	23fa      	movne	r3, #250	; 0xfa
40007e00:	4313      	orrs	r3, r2
40007e02:	4629      	mov	r1, r5
40007e04:	9300      	str	r3, [sp, #0]
40007e06:	4632      	mov	r2, r6
40007e08:	f04f 33ff 	mov.w	r3, #4294967295
40007e0c:	9301      	str	r3, [sp, #4]
40007e0e:	f241 03fc 	movw	r3, #4348	; 0x10fc
40007e12:	f7fc f9f5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007e16:	f8c9 0000 	str.w	r0, [r9]
40007e1a:	b120      	cbz	r0, 40007e26 <ddr3TipIpTraining+0x15e>
40007e1c:	f003 ff9e 	bl	4000bd5c <gtBreakOnFail>
40007e20:	f8d9 0000 	ldr.w	r0, [r9]
40007e24:	e227      	b.n	40008276 <ddr3TipIpTraining+0x5ae>
40007e26:	f1b8 0f01 	cmp.w	r8, #1
40007e2a:	d803      	bhi.n	40007e34 <ddr3TipIpTraining+0x16c>
40007e2c:	f1b8 0f00 	cmp.w	r8, #0
40007e30:	d007      	beq.n	40007e42 <ddr3TipIpTraining+0x17a>
40007e32:	e223      	b.n	4000827c <ddr3TipIpTraining+0x5b4>
40007e34:	2040      	movs	r0, #64	; 0x40
40007e36:	f1b8 0f03 	cmp.w	r8, #3
40007e3a:	bf0c      	ite	eq
40007e3c:	2380      	moveq	r3, #128	; 0x80
40007e3e:	2300      	movne	r3, #0
40007e40:	e001      	b.n	40007e46 <ddr3TipIpTraining+0x17e>
40007e42:	2380      	movs	r3, #128	; 0x80
40007e44:	4640      	mov	r0, r8
40007e46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
40007e48:	4318      	orrs	r0, r3
40007e4a:	2a01      	cmp	r2, #1
40007e4c:	bf0e      	itee	eq
40007e4e:	f440 3060 	orreq.w	r0, r0, #229376	; 0x38000
40007e52:	9b1c      	ldrne	r3, [sp, #112]	; 0x70
40007e54:	ea40 3083 	orrne.w	r0, r0, r3, lsl #14
40007e58:	f1b8 0f01 	cmp.w	r8, #1
40007e5c:	d004      	beq.n	40007e68 <ddr3TipIpTraining+0x1a0>
40007e5e:	f1b8 0f02 	cmp.w	r8, #2
40007e62:	bf18      	it	ne
40007e64:	f440 1040 	orrne.w	r0, r0, #3145728	; 0x300000
40007e68:	4b61      	ldr	r3, [pc, #388]	; (40007ff0 <ddr3TipIpTraining+0x328>)
40007e6a:	f440 507c 	orr.w	r0, r0, #16128	; 0x3f00
40007e6e:	4629      	mov	r1, r5
40007e70:	9000      	str	r0, [sp, #0]
40007e72:	4632      	mov	r2, r6
40007e74:	4620      	mov	r0, r4
40007e76:	9301      	str	r3, [sp, #4]
40007e78:	f241 0334 	movw	r3, #4148	; 0x1034
40007e7c:	f7fc f9c0 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007e80:	f8df 8170 	ldr.w	r8, [pc, #368]	; 40007ff4 <ddr3TipIpTraining+0x32c>
40007e84:	f8c8 0000 	str.w	r0, [r8]
40007e88:	2800      	cmp	r0, #0
40007e8a:	f040 8153 	bne.w	40008134 <ddr3TipIpTraining+0x46c>
40007e8e:	9822      	ldr	r0, [sp, #136]	; 0x88
40007e90:	4629      	mov	r1, r5
40007e92:	f89d 907c 	ldrb.w	r9, [sp, #124]	; 0x7c
40007e96:	4632      	mov	r2, r6
40007e98:	0243      	lsls	r3, r0, #9
40007e9a:	f1b9 0f00 	cmp.w	r9, #0
40007e9e:	bf14      	ite	ne
40007ea0:	f44f 7980 	movne.w	r9, #256	; 0x100
40007ea4:	f04f 0900 	moveq.w	r9, #0
40007ea8:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
40007eac:	4620      	mov	r0, r4
40007eae:	f043 0301 	orr.w	r3, r3, #1
40007eb2:	ea43 0309 	orr.w	r3, r3, r9
40007eb6:	9300      	str	r3, [sp, #0]
40007eb8:	f06f 4378 	mvn.w	r3, #4160749568	; 0xf8000000
40007ebc:	9301      	str	r3, [sp, #4]
40007ebe:	f241 033c 	movw	r3, #4156	; 0x103c
40007ec2:	f7fc f99d 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007ec6:	f8c8 0000 	str.w	r0, [r8]
40007eca:	2800      	cmp	r0, #0
40007ecc:	f040 8132 	bne.w	40008134 <ddr3TipIpTraining+0x46c>
40007ed0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
40007ed2:	4620      	mov	r0, r4
40007ed4:	4629      	mov	r1, r5
40007ed6:	4632      	mov	r2, r6
40007ed8:	9300      	str	r3, [sp, #0]
40007eda:	f64f 73ff 	movw	r3, #65535	; 0xffff
40007ede:	9301      	str	r3, [sp, #4]
40007ee0:	f241 03b4 	movw	r3, #4276	; 0x10b4
40007ee4:	f7fc f98c 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007ee8:	f8c8 0000 	str.w	r0, [r8]
40007eec:	2800      	cmp	r0, #0
40007eee:	f040 8121 	bne.w	40008134 <ddr3TipIpTraining+0x46c>
40007ef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40007ef4:	2a01      	cmp	r2, #1
40007ef6:	d110      	bne.n	40007f1a <ddr3TipIpTraining+0x252>
40007ef8:	2f01      	cmp	r7, #1
40007efa:	d106      	bne.n	40007f0a <ddr3TipIpTraining+0x242>
40007efc:	4b3a      	ldr	r3, [pc, #232]	; (40007fe8 <ddr3TipIpTraining+0x320>)
40007efe:	681b      	ldr	r3, [r3, #0]
40007f00:	ea4f 1903 	mov.w	r9, r3, lsl #4
40007f04:	f109 095f 	add.w	r9, r9, #95	; 0x5f
40007f08:	e019      	b.n	40007f3e <ddr3TipIpTraining+0x276>
40007f0a:	b9c7      	cbnz	r7, 40007f3e <ddr3TipIpTraining+0x276>
40007f0c:	4b36      	ldr	r3, [pc, #216]	; (40007fe8 <ddr3TipIpTraining+0x320>)
40007f0e:	681b      	ldr	r3, [r3, #0]
40007f10:	ea4f 1903 	mov.w	r9, r3, lsl #4
40007f14:	f109 091f 	add.w	r9, r9, #31
40007f18:	e011      	b.n	40007f3e <ddr3TipIpTraining+0x276>
40007f1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
40007f1c:	b97b      	cbnz	r3, 40007f3e <ddr3TipIpTraining+0x276>
40007f1e:	b937      	cbnz	r7, 40007f2e <ddr3TipIpTraining+0x266>
40007f20:	4b31      	ldr	r3, [pc, #196]	; (40007fe8 <ddr3TipIpTraining+0x320>)
40007f22:	681b      	ldr	r3, [r3, #0]
40007f24:	ea4f 0983 	mov.w	r9, r3, lsl #2
40007f28:	f109 0901 	add.w	r9, r9, #1
40007f2c:	e007      	b.n	40007f3e <ddr3TipIpTraining+0x276>
40007f2e:	2f01      	cmp	r7, #1
40007f30:	d105      	bne.n	40007f3e <ddr3TipIpTraining+0x276>
40007f32:	4b2d      	ldr	r3, [pc, #180]	; (40007fe8 <ddr3TipIpTraining+0x320>)
40007f34:	681b      	ldr	r3, [r3, #0]
40007f36:	ea4f 0983 	mov.w	r9, r3, lsl #2
40007f3a:	f109 0903 	add.w	r9, r9, #3
40007f3e:	9822      	ldr	r0, [sp, #136]	; 0x88
40007f40:	4629      	mov	r1, r5
40007f42:	4632      	mov	r2, r6
40007f44:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 40007ff4 <ddr3TipIpTraining+0x32c>
40007f48:	ea49 2900 	orr.w	r9, r9, r0, lsl #8
40007f4c:	4620      	mov	r0, r4
40007f4e:	f049 43c0 	orr.w	r3, r9, #1610612736	; 0x60000000
40007f52:	9300      	str	r3, [sp, #0]
40007f54:	f04f 33ff 	mov.w	r3, #4294967295
40007f58:	9301      	str	r3, [sp, #4]
40007f5a:	f241 03c4 	movw	r3, #4292	; 0x10c4
40007f5e:	f7fc f94f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007f62:	f8ca 0000 	str.w	r0, [sl]
40007f66:	b120      	cbz	r0, 40007f72 <ddr3TipIpTraining+0x2aa>
40007f68:	f003 fef8 	bl	4000bd5c <gtBreakOnFail>
40007f6c:	f8da 0000 	ldr.w	r0, [sl]
40007f70:	e181      	b.n	40008276 <ddr3TipIpTraining+0x5ae>
40007f72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40007f74:	b2d2      	uxtb	r2, r2
40007f76:	9209      	str	r2, [sp, #36]	; 0x24
40007f78:	00d3      	lsls	r3, r2, #3
40007f7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40007f7c:	930a      	str	r3, [sp, #40]	; 0x28
40007f7e:	2a00      	cmp	r2, #0
40007f80:	d17e      	bne.n	40008080 <ddr3TipIpTraining+0x3b8>
40007f82:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
40007f86:	4623      	mov	r3, r4
40007f88:	4617      	mov	r7, r2
40007f8a:	4693      	mov	fp, r2
40007f8c:	46c1      	mov	r9, r8
40007f8e:	4644      	mov	r4, r8
40007f90:	4698      	mov	r8, r3
40007f92:	e011      	b.n	40007fb8 <ddr3TipIpTraining+0x2f0>
40007f94:	f834 3b02 	ldrh.w	r3, [r4], #2
40007f98:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
40007f9c:	4629      	mov	r1, r5
40007f9e:	9001      	str	r0, [sp, #4]
40007fa0:	4632      	mov	r2, r6
40007fa2:	4640      	mov	r0, r8
40007fa4:	f8cd b000 	str.w	fp, [sp]
40007fa8:	f7fc f92a 	bl	40004200 <mvHwsDdr3TipIFWrite>
40007fac:	f8ca 0000 	str.w	r0, [sl]
40007fb0:	2800      	cmp	r0, #0
40007fb2:	f040 812b 	bne.w	4000820c <ddr3TipIpTraining+0x544>
40007fb6:	3701      	adds	r7, #1
40007fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40007fba:	4297      	cmp	r7, r2
40007fbc:	d1ea      	bne.n	40007f94 <ddr3TipIpTraining+0x2cc>
40007fbe:	4644      	mov	r4, r8
40007fc0:	f04f 0b08 	mov.w	fp, #8
40007fc4:	46c8      	mov	r8, r9
40007fc6:	2700      	movs	r7, #0
40007fc8:	f8df c02c 	ldr.w	ip, [pc, #44]	; 40007ff8 <ddr3TipIpTraining+0x330>
40007fcc:	e035      	b.n	4000803a <ddr3TipIpTraining+0x372>
40007fce:	f8dc 3000 	ldr.w	r3, [ip]
40007fd2:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
40007fd6:	fa4a fa07 	asr.w	sl, sl, r7
40007fda:	f01a 0a01 	ands.w	sl, sl, #1
40007fde:	d127      	bne.n	40008030 <ddr3TipIpTraining+0x368>
40007fe0:	ea4f 09c7 	mov.w	r9, r7, lsl #3
40007fe4:	e022      	b.n	4000802c <ddr3TipIpTraining+0x364>
40007fe6:	bf00      	nop
40007fe8:	40020968 	andmi	r0, r2, r8, ror #18
40007fec:	0c000003 	wstrbeq	wr0, [r0], #-3
40007ff0:	003fffef 	eorseq	pc, pc, pc, ror #31
40007ff4:	40020868 	andmi	r0, r2, r8, ror #16
40007ff8:	400205d8 	ldrdmi	r0, [r2], -r8
40007ffc:	f838 300a 	ldrh.w	r3, [r8, sl]
40008000:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
40008004:	4632      	mov	r2, r6
40008006:	9000      	str	r0, [sp, #0]
40008008:	9001      	str	r0, [sp, #4]
4000800a:	4629      	mov	r1, r5
4000800c:	4620      	mov	r0, r4
4000800e:	f8cd c020 	str.w	ip, [sp, #32]
40008012:	f7fc f8f5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008016:	4a9a      	ldr	r2, [pc, #616]	; (40008280 <ddr3TipIpTraining+0x5b8>)
40008018:	f10a 0a02 	add.w	sl, sl, #2
4000801c:	f8dd c020 	ldr.w	ip, [sp, #32]
40008020:	6010      	str	r0, [r2, #0]
40008022:	2800      	cmp	r0, #0
40008024:	f040 80f2 	bne.w	4000820c <ddr3TipIpTraining+0x544>
40008028:	f109 0901 	add.w	r9, r9, #1
4000802c:	45d9      	cmp	r9, fp
4000802e:	d3e5      	bcc.n	40007ffc <ddr3TipIpTraining+0x334>
40008030:	3701      	adds	r7, #1
40008032:	f10b 0b08 	add.w	fp, fp, #8
40008036:	f108 0810 	add.w	r8, r8, #16
4000803a:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000803c:	429f      	cmp	r7, r3
4000803e:	d3c6      	bcc.n	40007fce <ddr3TipIpTraining+0x306>
40008040:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
40008044:	4623      	mov	r3, r4
40008046:	2700      	movs	r7, #0
40008048:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
4000804c:	f8df a230 	ldr.w	sl, [pc, #560]	; 40008280 <ddr3TipIpTraining+0x5b8>
40008050:	4644      	mov	r4, r8
40008052:	4698      	mov	r8, r3
40008054:	e010      	b.n	40008078 <ddr3TipIpTraining+0x3b0>
40008056:	f834 3b02 	ldrh.w	r3, [r4], #2
4000805a:	4640      	mov	r0, r8
4000805c:	4629      	mov	r1, r5
4000805e:	4632      	mov	r2, r6
40008060:	f8cd 9000 	str.w	r9, [sp]
40008064:	f8cd 9004 	str.w	r9, [sp, #4]
40008068:	f7fc f8ca 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000806c:	f8ca 0000 	str.w	r0, [sl]
40008070:	2800      	cmp	r0, #0
40008072:	f040 80cb 	bne.w	4000820c <ddr3TipIpTraining+0x544>
40008076:	3701      	adds	r7, #1
40008078:	9809      	ldr	r0, [sp, #36]	; 0x24
4000807a:	4287      	cmp	r7, r0
4000807c:	d3eb      	bcc.n	40008056 <ddr3TipIpTraining+0x38e>
4000807e:	e03e      	b.n	400080fe <ddr3TipIpTraining+0x436>
40008080:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
40008082:	2a01      	cmp	r2, #1
40008084:	d13c      	bne.n	40008100 <ddr3TipIpTraining+0x438>
40008086:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
4000808a:	4623      	mov	r3, r4
4000808c:	4607      	mov	r7, r0
4000808e:	4681      	mov	r9, r0
40008090:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
40008094:	4644      	mov	r4, r8
40008096:	4698      	mov	r8, r3
40008098:	e00e      	b.n	400080b8 <ddr3TipIpTraining+0x3f0>
4000809a:	f834 3b02 	ldrh.w	r3, [r4], #2
4000809e:	4640      	mov	r0, r8
400080a0:	4629      	mov	r1, r5
400080a2:	4632      	mov	r2, r6
400080a4:	e88d 0a00 	stmia.w	sp, {r9, fp}
400080a8:	f7fc f8aa 	bl	40004200 <mvHwsDdr3TipIFWrite>
400080ac:	f8ca 0000 	str.w	r0, [sl]
400080b0:	2800      	cmp	r0, #0
400080b2:	f040 80ab 	bne.w	4000820c <ddr3TipIpTraining+0x544>
400080b6:	3701      	adds	r7, #1
400080b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
400080ba:	429f      	cmp	r7, r3
400080bc:	d3ed      	bcc.n	4000809a <ddr3TipIpTraining+0x3d2>
400080be:	4644      	mov	r4, r8
400080c0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
400080c4:	4623      	mov	r3, r4
400080c6:	2700      	movs	r7, #0
400080c8:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
400080cc:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 40008280 <ddr3TipIpTraining+0x5b8>
400080d0:	4644      	mov	r4, r8
400080d2:	4698      	mov	r8, r3
400080d4:	e010      	b.n	400080f8 <ddr3TipIpTraining+0x430>
400080d6:	f834 3b02 	ldrh.w	r3, [r4], #2
400080da:	4640      	mov	r0, r8
400080dc:	4629      	mov	r1, r5
400080de:	4632      	mov	r2, r6
400080e0:	f8cd 9000 	str.w	r9, [sp]
400080e4:	f8cd 9004 	str.w	r9, [sp, #4]
400080e8:	f7fc f88a 	bl	40004200 <mvHwsDdr3TipIFWrite>
400080ec:	f8ca 0000 	str.w	r0, [sl]
400080f0:	2800      	cmp	r0, #0
400080f2:	f040 808b 	bne.w	4000820c <ddr3TipIpTraining+0x544>
400080f6:	3701      	adds	r7, #1
400080f8:	980a      	ldr	r0, [sp, #40]	; 0x28
400080fa:	4287      	cmp	r7, r0
400080fc:	d1eb      	bne.n	400080d6 <ddr3TipIpTraining+0x40e>
400080fe:	4644      	mov	r4, r8
40008100:	2100      	movs	r1, #0
40008102:	4620      	mov	r0, r4
40008104:	f002 ff92 	bl	4000b02c <ddr3TipDevAttrGet>
40008108:	4a5e      	ldr	r2, [pc, #376]	; (40008284 <ddr3TipIpTraining+0x5bc>)
4000810a:	f241 0330 	movw	r3, #4144	; 0x1030
4000810e:	4629      	mov	r1, r5
40008110:	2701      	movs	r7, #1
40008112:	9700      	str	r7, [sp, #0]
40008114:	9701      	str	r7, [sp, #4]
40008116:	f8df 8168 	ldr.w	r8, [pc, #360]	; 40008280 <ddr3TipIpTraining+0x5b8>
4000811a:	2802      	cmp	r0, #2
4000811c:	bf94      	ite	ls
4000811e:	4691      	movls	r9, r2
40008120:	4699      	movhi	r9, r3
40008122:	4620      	mov	r0, r4
40008124:	4632      	mov	r2, r6
40008126:	464b      	mov	r3, r9
40008128:	f7fc f86a 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000812c:	4605      	mov	r5, r0
4000812e:	f8c8 0000 	str.w	r0, [r8]
40008132:	b120      	cbz	r0, 4000813e <ddr3TipIpTraining+0x476>
40008134:	f003 fe12 	bl	4000bd5c <gtBreakOnFail>
40008138:	f8d8 0000 	ldr.w	r0, [r8]
4000813c:	e09b      	b.n	40008276 <ddr3TipIpTraining+0x5ae>
4000813e:	4b52      	ldr	r3, [pc, #328]	; (40008288 <ddr3TipIpTraining+0x5c0>)
40008140:	4621      	mov	r1, r4
40008142:	463a      	mov	r2, r7
40008144:	b2e0      	uxtb	r0, r4
40008146:	681b      	ldr	r3, [r3, #0]
40008148:	4798      	blx	r3
4000814a:	4620      	mov	r0, r4
4000814c:	4629      	mov	r1, r5
4000814e:	f002 ff6d 	bl	4000b02c <ddr3TipDevAttrGet>
40008152:	2802      	cmp	r0, #2
40008154:	d805      	bhi.n	40008162 <ddr3TipIpTraining+0x49a>
40008156:	4b4d      	ldr	r3, [pc, #308]	; (4000828c <ddr3TipIpTraining+0x5c4>)
40008158:	681b      	ldr	r3, [r3, #0]
4000815a:	781b      	ldrb	r3, [r3, #0]
4000815c:	07d9      	lsls	r1, r3, #31
4000815e:	d577      	bpl.n	40008250 <ddr3TipIpTraining+0x588>
40008160:	e043      	b.n	400081ea <ddr3TipIpTraining+0x522>
40008162:	4b4a      	ldr	r3, [pc, #296]	; (4000828c <ddr3TipIpTraining+0x5c4>)
40008164:	681b      	ldr	r3, [r3, #0]
40008166:	781b      	ldrb	r3, [r3, #0]
40008168:	07da      	lsls	r2, r3, #31
4000816a:	d52d      	bpl.n	400081c8 <ddr3TipIpTraining+0x500>
4000816c:	9a21      	ldr	r2, [sp, #132]	; 0x84
4000816e:	07d3      	lsls	r3, r2, #31
40008170:	d417      	bmi.n	400081a2 <ddr3TipIpTraining+0x4da>
40008172:	e022      	b.n	400081ba <ddr3TipIpTraining+0x4f2>
40008174:	2100      	movs	r1, #0
40008176:	f04f 33ff 	mov.w	r3, #4294967295
4000817a:	4620      	mov	r0, r4
4000817c:	9301      	str	r3, [sp, #4]
4000817e:	460a      	mov	r2, r1
40008180:	4b40      	ldr	r3, [pc, #256]	; (40008284 <ddr3TipIpTraining+0x5bc>)
40008182:	9600      	str	r6, [sp, #0]
40008184:	f7fc fae6 	bl	40004754 <mvHwsDdr3TipIFRead>
40008188:	f8c8 0000 	str.w	r0, [r8]
4000818c:	2800      	cmp	r0, #0
4000818e:	d13d      	bne.n	4000820c <ddr3TipIpTraining+0x544>
40008190:	9b11      	ldr	r3, [sp, #68]	; 0x44
40008192:	0798      	lsls	r0, r3, #30
40008194:	d503      	bpl.n	4000819e <ddr3TipIpTraining+0x4d6>
40008196:	9828      	ldr	r0, [sp, #160]	; 0xa0
40008198:	2301      	movs	r3, #1
4000819a:	7003      	strb	r3, [r0, #0]
4000819c:	e006      	b.n	400081ac <ddr3TipIpTraining+0x4e4>
4000819e:	3501      	adds	r5, #1
400081a0:	e001      	b.n	400081a6 <ddr3TipIpTraining+0x4de>
400081a2:	4f3b      	ldr	r7, [pc, #236]	; (40008290 <ddr3TipIpTraining+0x5c8>)
400081a4:	ae11      	add	r6, sp, #68	; 0x44
400081a6:	683b      	ldr	r3, [r7, #0]
400081a8:	429d      	cmp	r5, r3
400081aa:	d3e3      	bcc.n	40008174 <ddr3TipIpTraining+0x4ac>
400081ac:	4b38      	ldr	r3, [pc, #224]	; (40008290 <ddr3TipIpTraining+0x5c8>)
400081ae:	681b      	ldr	r3, [r3, #0]
400081b0:	429d      	cmp	r5, r3
400081b2:	d102      	bne.n	400081ba <ddr3TipIpTraining+0x4f2>
400081b4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
400081b6:	2302      	movs	r3, #2
400081b8:	7013      	strb	r3, [r2, #0]
400081ba:	4620      	mov	r0, r4
400081bc:	2100      	movs	r1, #0
400081be:	f7ff fabb 	bl	40007738 <isOdpgAccessDone>
400081c2:	4d2f      	ldr	r5, [pc, #188]	; (40008280 <ddr3TipIpTraining+0x5b8>)
400081c4:	6028      	str	r0, [r5, #0]
400081c6:	b960      	cbnz	r0, 400081e2 <ddr3TipIpTraining+0x51a>
400081c8:	2200      	movs	r2, #0
400081ca:	2101      	movs	r1, #1
400081cc:	4620      	mov	r0, r4
400081ce:	f241 63fc 	movw	r3, #5884	; 0x16fc
400081d2:	9200      	str	r2, [sp, #0]
400081d4:	9101      	str	r1, [sp, #4]
400081d6:	f7fc f813 	bl	40004200 <mvHwsDdr3TipIFWrite>
400081da:	4d29      	ldr	r5, [pc, #164]	; (40008280 <ddr3TipIpTraining+0x5b8>)
400081dc:	6028      	str	r0, [r5, #0]
400081de:	2800      	cmp	r0, #0
400081e0:	d0b9      	beq.n	40008156 <ddr3TipIpTraining+0x48e>
400081e2:	f003 fdbb 	bl	4000bd5c <gtBreakOnFail>
400081e6:	6828      	ldr	r0, [r5, #0]
400081e8:	e045      	b.n	40008276 <ddr3TipIpTraining+0x5ae>
400081ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
400081ec:	07d9      	lsls	r1, r3, #31
400081ee:	d420      	bmi.n	40008232 <ddr3TipIpTraining+0x56a>
400081f0:	e02e      	b.n	40008250 <ddr3TipIpTraining+0x588>
400081f2:	2100      	movs	r1, #0
400081f4:	f04f 33ff 	mov.w	r3, #4294967295
400081f8:	4620      	mov	r0, r4
400081fa:	9301      	str	r3, [sp, #4]
400081fc:	460a      	mov	r2, r1
400081fe:	464b      	mov	r3, r9
40008200:	9600      	str	r6, [sp, #0]
40008202:	f7fc faa7 	bl	40004754 <mvHwsDdr3TipIFRead>
40008206:	f8c8 0000 	str.w	r0, [r8]
4000820a:	b120      	cbz	r0, 40008216 <ddr3TipIpTraining+0x54e>
4000820c:	f003 fda6 	bl	4000bd5c <gtBreakOnFail>
40008210:	4b1b      	ldr	r3, [pc, #108]	; (40008280 <ddr3TipIpTraining+0x5b8>)
40008212:	6818      	ldr	r0, [r3, #0]
40008214:	e02f      	b.n	40008276 <ddr3TipIpTraining+0x5ae>
40008216:	9b11      	ldr	r3, [sp, #68]	; 0x44
40008218:	079a      	lsls	r2, r3, #30
4000821a:	d508      	bpl.n	4000822e <ddr3TipIpTraining+0x566>
4000821c:	075b      	lsls	r3, r3, #29
4000821e:	d403      	bmi.n	40008228 <ddr3TipIpTraining+0x560>
40008220:	9828      	ldr	r0, [sp, #160]	; 0xa0
40008222:	2301      	movs	r3, #1
40008224:	7003      	strb	r3, [r0, #0]
40008226:	e00c      	b.n	40008242 <ddr3TipIpTraining+0x57a>
40008228:	9a28      	ldr	r2, [sp, #160]	; 0xa0
4000822a:	7010      	strb	r0, [r2, #0]
4000822c:	e009      	b.n	40008242 <ddr3TipIpTraining+0x57a>
4000822e:	3501      	adds	r5, #1
40008230:	e004      	b.n	4000823c <ddr3TipIpTraining+0x574>
40008232:	4f17      	ldr	r7, [pc, #92]	; (40008290 <ddr3TipIpTraining+0x5c8>)
40008234:	2500      	movs	r5, #0
40008236:	f8df 8048 	ldr.w	r8, [pc, #72]	; 40008280 <ddr3TipIpTraining+0x5b8>
4000823a:	ae11      	add	r6, sp, #68	; 0x44
4000823c:	683b      	ldr	r3, [r7, #0]
4000823e:	429d      	cmp	r5, r3
40008240:	d3d7      	bcc.n	400081f2 <ddr3TipIpTraining+0x52a>
40008242:	4b13      	ldr	r3, [pc, #76]	; (40008290 <ddr3TipIpTraining+0x5c8>)
40008244:	681b      	ldr	r3, [r3, #0]
40008246:	429d      	cmp	r5, r3
40008248:	d102      	bne.n	40008250 <ddr3TipIpTraining+0x588>
4000824a:	9828      	ldr	r0, [sp, #160]	; 0xa0
4000824c:	2302      	movs	r3, #2
4000824e:	7003      	strb	r3, [r0, #0]
40008250:	2200      	movs	r2, #0
40008252:	f04f 33ff 	mov.w	r3, #4294967295
40008256:	4620      	mov	r0, r4
40008258:	e88d 000c 	stmia.w	sp, {r2, r3}
4000825c:	2101      	movs	r1, #1
4000825e:	f241 6330 	movw	r3, #5680	; 0x1630
40008262:	f7fb ffcd 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008266:	4c06      	ldr	r4, [pc, #24]	; (40008280 <ddr3TipIpTraining+0x5b8>)
40008268:	6020      	str	r0, [r4, #0]
4000826a:	b120      	cbz	r0, 40008276 <ddr3TipIpTraining+0x5ae>
4000826c:	f003 fd76 	bl	4000bd5c <gtBreakOnFail>
40008270:	6820      	ldr	r0, [r4, #0]
40008272:	e000      	b.n	40008276 <ddr3TipIpTraining+0x5ae>
40008274:	2004      	movs	r0, #4
40008276:	b013      	add	sp, #76	; 0x4c
40008278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000827c:	4603      	mov	r3, r0
4000827e:	e5e2      	b.n	40007e46 <ddr3TipIpTraining+0x17e>
40008280:	40020868 	andmi	r0, r2, r8, ror #16
40008284:	00018488 	andeq	r8, r1, r8, lsl #9
40008288:	40014b04 	andmi	r4, r1, r4, lsl #22
4000828c:	400205d8 	ldrdmi	r0, [r2], -r8
40008290:	4001447c 	andmi	r4, r1, ip, ror r4

Disassembly of section .text.ddr3TipIpTrainingWrapperInt:

40008294 <ddr3TipIpTrainingWrapperInt>:
ddr3TipIpTrainingWrapperInt():
40008294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008298:	b097      	sub	sp, #92	; 0x5c
4000829a:	4693      	mov	fp, r2
4000829c:	469a      	mov	sl, r3
4000829e:	f89d 208c 	ldrb.w	r2, [sp, #140]	; 0x8c
400082a2:	f89d 30a8 	ldrb.w	r3, [sp, #168]	; 0xa8
400082a6:	f89d 7094 	ldrb.w	r7, [sp, #148]	; 0x94
400082aa:	910e      	str	r1, [sp, #56]	; 0x38
400082ac:	2102      	movs	r1, #2
400082ae:	9210      	str	r2, [sp, #64]	; 0x40
400082b0:	2f00      	cmp	r7, #0
400082b2:	bf0c      	ite	eq
400082b4:	2240      	moveq	r2, #64	; 0x40
400082b6:	2200      	movne	r2, #0
400082b8:	9311      	str	r3, [sp, #68]	; 0x44
400082ba:	900f      	str	r0, [sp, #60]	; 0x3c
400082bc:	f89d 9088 	ldrb.w	r9, [sp, #136]	; 0x88
400082c0:	f89d 4090 	ldrb.w	r4, [sp, #144]	; 0x90
400082c4:	f89d 50ac 	ldrb.w	r5, [sp, #172]	; 0xac
400082c8:	f89d 80b0 	ldrb.w	r8, [sp, #176]	; 0xb0
400082cc:	9214      	str	r2, [sp, #80]	; 0x50
400082ce:	f002 fead 	bl	4000b02c <ddr3TipDevAttrGet>
400082d2:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
400082d4:	2b00      	cmp	r3, #0
400082d6:	f000 8083 	beq.w	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082da:	f1b8 0f01 	cmp.w	r8, #1
400082de:	d87f      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082e0:	2d02      	cmp	r5, #2
400082e2:	d87d      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
400082e6:	2a24      	cmp	r2, #36	; 0x24
400082e8:	d87a      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082ea:	2f02      	cmp	r7, #2
400082ec:	d878      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082ee:	2c01      	cmp	r4, #1
400082f0:	d876      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
400082f4:	2b02      	cmp	r3, #2
400082f6:	d873      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082f8:	f1b9 0f01 	cmp.w	r9, #1
400082fc:	d870      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
400082fe:	9a20      	ldr	r2, [sp, #128]	; 0x80
40008300:	b2c0      	uxtb	r0, r0
40008302:	4282      	cmp	r2, r0
40008304:	d26c      	bcs.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
40008306:	f1ba 0f01 	cmp.w	sl, #1
4000830a:	d869      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
4000830c:	f1bb 0f0b 	cmp.w	fp, #11
40008310:	d866      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
40008312:	9b0e      	ldr	r3, [sp, #56]	; 0x38
40008314:	2b01      	cmp	r3, #1
40008316:	d863      	bhi.n	400083e0 <ddr3TipIpTrainingWrapperInt+0x14c>
40008318:	2d02      	cmp	r5, #2
4000831a:	bf14      	ite	ne
4000831c:	4622      	movne	r2, r4
4000831e:	2201      	moveq	r2, #1
40008320:	bf08      	it	eq
40008322:	2501      	moveq	r5, #1
40008324:	bf08      	it	eq
40008326:	2400      	moveq	r4, #0
40008328:	9513      	str	r5, [sp, #76]	; 0x4c
4000832a:	9212      	str	r2, [sp, #72]	; 0x48
4000832c:	2600      	movs	r6, #0
4000832e:	e052      	b.n	400083d6 <ddr3TipIpTrainingWrapperInt+0x142>
40008330:	9a27      	ldr	r2, [sp, #156]	; 0x9c
40008332:	9b28      	ldr	r3, [sp, #160]	; 0xa0
40008334:	980f      	ldr	r0, [sp, #60]	; 0x3c
40008336:	2c00      	cmp	r4, #0
40008338:	bf08      	it	eq
4000833a:	4613      	moveq	r3, r2
4000833c:	9a20      	ldr	r2, [sp, #128]	; 0x80
4000833e:	9306      	str	r3, [sp, #24]
40008340:	9b29      	ldr	r3, [sp, #164]	; 0xa4
40008342:	e88d 0204 	stmia.w	sp, {r2, r9}
40008346:	9a10      	ldr	r2, [sp, #64]	; 0x40
40008348:	9307      	str	r3, [sp, #28]
4000834a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000834c:	9202      	str	r2, [sp, #8]
4000834e:	9a26      	ldr	r2, [sp, #152]	; 0x98
40008350:	9309      	str	r3, [sp, #36]	; 0x24
40008352:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
40008354:	9205      	str	r2, [sp, #20]
40008356:	9a11      	ldr	r2, [sp, #68]	; 0x44
40008358:	930c      	str	r3, [sp, #48]	; 0x30
4000835a:	4653      	mov	r3, sl
4000835c:	990e      	ldr	r1, [sp, #56]	; 0x38
4000835e:	9208      	str	r2, [sp, #32]
40008360:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
40008362:	9403      	str	r4, [sp, #12]
40008364:	9704      	str	r7, [sp, #16]
40008366:	920b      	str	r2, [sp, #44]	; 0x2c
40008368:	465a      	mov	r2, fp
4000836a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
4000836e:	f7ff fcab 	bl	40007cc8 <ddr3TipIpTraining>
40008372:	9a0e      	ldr	r2, [sp, #56]	; 0x38
40008374:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
40008378:	2a01      	cmp	r2, #1
4000837a:	bf14      	ite	ne
4000837c:	46dc      	movne	ip, fp
4000837e:	f04f 0c00 	moveq.w	ip, #0
40008382:	4665      	mov	r5, ip
40008384:	46e3      	mov	fp, ip
40008386:	4a18      	ldr	r2, [pc, #96]	; (400083e8 <ddr3TipIpTrainingWrapperInt+0x154>)
40008388:	6813      	ldr	r3, [r2, #0]
4000838a:	781b      	ldrb	r3, [r3, #0]
4000838c:	fa43 f305 	asr.w	r3, r3, r5
40008390:	07d8      	lsls	r0, r3, #31
40008392:	d519      	bpl.n	400083c8 <ddr3TipIpTrainingWrapperInt+0x134>
40008394:	9b21      	ldr	r3, [sp, #132]	; 0x84
40008396:	4629      	mov	r1, r5
40008398:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000839a:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000839c:	e88d 0298 	stmia.w	sp, {r3, r4, r7, r9}
400083a0:	9208      	str	r2, [sp, #32]
400083a2:	4652      	mov	r2, sl
400083a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
400083a6:	9604      	str	r6, [sp, #16]
400083a8:	f8cd 8014 	str.w	r8, [sp, #20]
400083ac:	9606      	str	r6, [sp, #24]
400083ae:	9607      	str	r6, [sp, #28]
400083b0:	9609      	str	r6, [sp, #36]	; 0x24
400083b2:	f7ff fbbd 	bl	40007b30 <ddr3TipReadTrainingResult>
400083b6:	4b0d      	ldr	r3, [pc, #52]	; (400083ec <ddr3TipIpTrainingWrapperInt+0x158>)
400083b8:	6018      	str	r0, [r3, #0]
400083ba:	b120      	cbz	r0, 400083c6 <ddr3TipIpTrainingWrapperInt+0x132>
400083bc:	f003 fcce 	bl	4000bd5c <gtBreakOnFail>
400083c0:	4b0a      	ldr	r3, [pc, #40]	; (400083ec <ddr3TipIpTrainingWrapperInt+0x158>)
400083c2:	6818      	ldr	r0, [r3, #0]
400083c4:	e00d      	b.n	400083e2 <ddr3TipIpTrainingWrapperInt+0x14e>
400083c6:	902d      	str	r0, [sp, #180]	; 0xb4
400083c8:	3501      	adds	r5, #1
400083ca:	455d      	cmp	r5, fp
400083cc:	d9db      	bls.n	40008386 <ddr3TipIpTrainingWrapperInt+0xf2>
400083ce:	3401      	adds	r4, #1
400083d0:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
400083d4:	b2e4      	uxtb	r4, r4
400083d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
400083d8:	4294      	cmp	r4, r2
400083da:	d9a9      	bls.n	40008330 <ddr3TipIpTrainingWrapperInt+0x9c>
400083dc:	2000      	movs	r0, #0
400083de:	e000      	b.n	400083e2 <ddr3TipIpTrainingWrapperInt+0x14e>
400083e0:	2001      	movs	r0, #1
400083e2:	b017      	add	sp, #92	; 0x5c
400083e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400083e8:	400205d8 	ldrdmi	r0, [r2], -r8
400083ec:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipIpTrainingWrapper:

400083f0 <ddr3TipIpTrainingWrapper>:
ddr3TipIpTrainingWrapper():
400083f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400083f4:	b0a3      	sub	sp, #140	; 0x8c
400083f6:	461f      	mov	r7, r3
400083f8:	460c      	mov	r4, r1
400083fa:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
400083fe:	4616      	mov	r6, r2
40008400:	f89d 10b8 	ldrb.w	r1, [sp, #184]	; 0xb8
40008404:	4683      	mov	fp, r0
40008406:	f89d 50c0 	ldrb.w	r5, [sp, #192]	; 0xc0
4000840a:	f89d 20d4 	ldrb.w	r2, [sp, #212]	; 0xd4
4000840e:	931a      	str	r3, [sp, #104]	; 0x68
40008410:	2300      	movs	r3, #0
40008412:	9118      	str	r1, [sp, #96]	; 0x60
40008414:	429d      	cmp	r5, r3
40008416:	bf0c      	ite	eq
40008418:	2140      	moveq	r1, #64	; 0x40
4000841a:	4619      	movne	r1, r3
4000841c:	911b      	str	r1, [sp, #108]	; 0x6c
4000841e:	2102      	movs	r1, #2
40008420:	f89d 90b4 	ldrb.w	r9, [sp, #180]	; 0xb4
40008424:	f8dd 80d0 	ldr.w	r8, [sp, #208]	; 0xd0
40008428:	9219      	str	r2, [sp, #100]	; 0x64
4000842a:	931c      	str	r3, [sp, #112]	; 0x70
4000842c:	931d      	str	r3, [sp, #116]	; 0x74
4000842e:	931e      	str	r3, [sp, #120]	; 0x78
40008430:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
40008434:	f002 fdfa 	bl	4000b02c <ddr3TipDevAttrGet>
40008438:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
4000843a:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000843c:	9919      	ldr	r1, [sp, #100]	; 0x64
4000843e:	9300      	str	r3, [sp, #0]
40008440:	2380      	movs	r3, #128	; 0x80
40008442:	9301      	str	r3, [sp, #4]
40008444:	f89d 30bc 	ldrb.w	r3, [sp, #188]	; 0xbc
40008448:	9203      	str	r2, [sp, #12]
4000844a:	910a      	str	r1, [sp, #40]	; 0x28
4000844c:	9304      	str	r3, [sp, #16]
4000844e:	9b31      	ldr	r3, [sp, #196]	; 0xc4
40008450:	9a1a      	ldr	r2, [sp, #104]	; 0x68
40008452:	9939      	ldr	r1, [sp, #228]	; 0xe4
40008454:	9306      	str	r3, [sp, #24]
40008456:	9b32      	ldr	r3, [sp, #200]	; 0xc8
40008458:	920c      	str	r2, [sp, #48]	; 0x30
4000845a:	4632      	mov	r2, r6
4000845c:	910e      	str	r1, [sp, #56]	; 0x38
4000845e:	4621      	mov	r1, r4
40008460:	9307      	str	r3, [sp, #28]
40008462:	9b33      	ldr	r3, [sp, #204]	; 0xcc
40008464:	f8cd 9008 	str.w	r9, [sp, #8]
40008468:	9505      	str	r5, [sp, #20]
4000846a:	9308      	str	r3, [sp, #32]
4000846c:	f89d 30d8 	ldrb.w	r3, [sp, #216]	; 0xd8
40008470:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
40008474:	930b      	str	r3, [sp, #44]	; 0x2c
40008476:	9b38      	ldr	r3, [sp, #224]	; 0xe0
40008478:	930d      	str	r3, [sp, #52]	; 0x34
4000847a:	463b      	mov	r3, r7
4000847c:	4fa1      	ldr	r7, [pc, #644]	; (40008704 <ddr3TipIpTrainingWrapper+0x314>)
4000847e:	b2c0      	uxtb	r0, r0
40008480:	9016      	str	r0, [sp, #88]	; 0x58
40008482:	4658      	mov	r0, fp
40008484:	f7ff ff06 	bl	40008294 <ddr3TipIpTrainingWrapperInt>
40008488:	6038      	str	r0, [r7, #0]
4000848a:	b118      	cbz	r0, 40008494 <ddr3TipIpTrainingWrapper+0xa4>
4000848c:	f003 fc66 	bl	4000bd5c <gtBreakOnFail>
40008490:	6838      	ldr	r0, [r7, #0]
40008492:	e150      	b.n	40008736 <ddr3TipIpTrainingWrapper+0x346>
40008494:	4b9c      	ldr	r3, [pc, #624]	; (40008708 <ddr3TipIpTrainingWrapper+0x318>)
40008496:	2c01      	cmp	r4, #1
40008498:	bf08      	it	eq
4000849a:	2600      	moveq	r6, #0
4000849c:	ea4f 0258 	mov.w	r2, r8, lsr #1
400084a0:	9212      	str	r2, [sp, #72]	; 0x48
400084a2:	22a0      	movs	r2, #160	; 0xa0
400084a4:	4634      	mov	r4, r6
400084a6:	464f      	mov	r7, r9
400084a8:	9614      	str	r6, [sp, #80]	; 0x50
400084aa:	fb02 3306 	mla	r3, r2, r6, r3
400084ae:	9015      	str	r0, [sp, #84]	; 0x54
400084b0:	9011      	str	r0, [sp, #68]	; 0x44
400084b2:	9313      	str	r3, [sp, #76]	; 0x4c
400084b4:	4b95      	ldr	r3, [pc, #596]	; (4000870c <ddr3TipIpTrainingWrapper+0x31c>)
400084b6:	681a      	ldr	r2, [r3, #0]
400084b8:	7812      	ldrb	r2, [r2, #0]
400084ba:	fa42 f204 	asr.w	r2, r2, r4
400084be:	07d2      	lsls	r2, r2, #31
400084c0:	f140 8130 	bpl.w	40008724 <ddr3TipIpTrainingWrapper+0x334>
400084c4:	2600      	movs	r6, #0
400084c6:	46a2      	mov	sl, r4
400084c8:	46a9      	mov	r9, r5
400084ca:	e05c      	b.n	40008586 <ddr3TipIpTrainingWrapper+0x196>
400084cc:	498f      	ldr	r1, [pc, #572]	; (4000870c <ddr3TipIpTrainingWrapper+0x31c>)
400084ce:	680b      	ldr	r3, [r1, #0]
400084d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400084d4:	fa43 f306 	asr.w	r3, r3, r6
400084d8:	07db      	lsls	r3, r3, #31
400084da:	d552      	bpl.n	40008582 <ddr3TipIpTrainingWrapper+0x192>
400084dc:	a922      	add	r1, sp, #136	; 0x88
400084de:	2400      	movs	r4, #0
400084e0:	198b      	adds	r3, r1, r6
400084e2:	42a7      	cmp	r7, r4
400084e4:	bf0c      	ite	eq
400084e6:	2207      	moveq	r2, #7
400084e8:	4622      	movne	r2, r4
400084ea:	46a0      	mov	r8, r4
400084ec:	9211      	str	r2, [sp, #68]	; 0x44
400084ee:	f803 4c10 	strb.w	r4, [r3, #-16]
400084f2:	e042      	b.n	4000857a <ddr3TipIpTrainingWrapper+0x18a>
400084f4:	aa1c      	add	r2, sp, #112	; 0x70
400084f6:	4658      	mov	r0, fp
400084f8:	eb02 0385 	add.w	r3, r2, r5, lsl #2
400084fc:	4651      	mov	r1, sl
400084fe:	9306      	str	r3, [sp, #24]
40008500:	2200      	movs	r2, #0
40008502:	4633      	mov	r3, r6
40008504:	f04f 0c01 	mov.w	ip, #1
40008508:	e88d 0230 	stmia.w	sp, {r4, r5, r9}
4000850c:	f8cd c01c 	str.w	ip, [sp, #28]
40008510:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
40008514:	9703      	str	r7, [sp, #12]
40008516:	f8cd 8010 	str.w	r8, [sp, #16]
4000851a:	f8cd 8014 	str.w	r8, [sp, #20]
4000851e:	f8cd 8020 	str.w	r8, [sp, #32]
40008522:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
40008526:	f7ff fb03 	bl	40007b30 <ddr3TipReadTrainingResult>
4000852a:	4b76      	ldr	r3, [pc, #472]	; (40008704 <ddr3TipIpTrainingWrapper+0x314>)
4000852c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40008530:	6018      	str	r0, [r3, #0]
40008532:	2800      	cmp	r0, #0
40008534:	f040 80e1 	bne.w	400086fa <ddr3TipIpTrainingWrapper+0x30a>
40008538:	9917      	ldr	r1, [sp, #92]	; 0x5c
4000853a:	3501      	adds	r5, #1
4000853c:	3901      	subs	r1, #1
4000853e:	b2ed      	uxtb	r5, r5
40008540:	9117      	str	r1, [sp, #92]	; 0x5c
40008542:	d1d7      	bne.n	400084f4 <ddr3TipIpTrainingWrapper+0x104>
40008544:	9b1c      	ldr	r3, [sp, #112]	; 0x70
40008546:	991d      	ldr	r1, [sp, #116]	; 0x74
40008548:	681b      	ldr	r3, [r3, #0]
4000854a:	7809      	ldrb	r1, [r1, #0]
4000854c:	b2da      	uxtb	r2, r3
4000854e:	1a89      	subs	r1, r1, r2
40008550:	2920      	cmp	r1, #32
40008552:	dd0e      	ble.n	40008572 <ddr3TipIpTrainingWrapper+0x182>
40008554:	2a42      	cmp	r2, #66	; 0x42
40008556:	d80c      	bhi.n	40008572 <ddr3TipIpTrainingWrapper+0x182>
40008558:	019d      	lsls	r5, r3, #6
4000855a:	d50a      	bpl.n	40008572 <ddr3TipIpTrainingWrapper+0x182>
4000855c:	aa22      	add	r2, sp, #136	; 0x88
4000855e:	fa0c f104 	lsl.w	r1, ip, r4
40008562:	1993      	adds	r3, r2, r6
40008564:	f8cd c054 	str.w	ip, [sp, #84]	; 0x54
40008568:	f813 2c10 	ldrb.w	r2, [r3, #-16]
4000856c:	430a      	orrs	r2, r1
4000856e:	f803 2c10 	strb.w	r2, [r3, #-16]
40008572:	9b11      	ldr	r3, [sp, #68]	; 0x44
40008574:	3401      	adds	r4, #1
40008576:	429c      	cmp	r4, r3
40008578:	d803      	bhi.n	40008582 <ddr3TipIpTrainingWrapper+0x192>
4000857a:	2102      	movs	r1, #2
4000857c:	2500      	movs	r5, #0
4000857e:	9117      	str	r1, [sp, #92]	; 0x5c
40008580:	e7b8      	b.n	400084f4 <ddr3TipIpTrainingWrapper+0x104>
40008582:	3601      	adds	r6, #1
40008584:	b2f6      	uxtb	r6, r6
40008586:	9a16      	ldr	r2, [sp, #88]	; 0x58
40008588:	42b2      	cmp	r2, r6
4000858a:	dc9f      	bgt.n	400084cc <ddr3TipIpTrainingWrapper+0xdc>
4000858c:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000858e:	4654      	mov	r4, sl
40008590:	464d      	mov	r5, r9
40008592:	2b00      	cmp	r3, #0
40008594:	f000 80c6 	beq.w	40008724 <ddr3TipIpTrainingWrapper+0x334>
40008598:	9913      	ldr	r1, [sp, #76]	; 0x4c
4000859a:	2600      	movs	r6, #0
4000859c:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000859e:	4658      	mov	r0, fp
400085a0:	f101 03a0 	add.w	r3, r1, #160	; 0xa0
400085a4:	9321      	str	r3, [sp, #132]	; 0x84
400085a6:	9120      	str	r1, [sp, #128]	; 0x80
400085a8:	46d0      	mov	r8, sl
400085aa:	9912      	ldr	r1, [sp, #72]	; 0x48
400085ac:	9202      	str	r2, [sp, #8]
400085ae:	9a19      	ldr	r2, [sp, #100]	; 0x64
400085b0:	9106      	str	r1, [sp, #24]
400085b2:	9107      	str	r1, [sp, #28]
400085b4:	991a      	ldr	r1, [sp, #104]	; 0x68
400085b6:	9b31      	ldr	r3, [sp, #196]	; 0xc4
400085b8:	9208      	str	r2, [sp, #32]
400085ba:	910a      	str	r1, [sp, #40]	; 0x28
400085bc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
400085be:	9939      	ldr	r1, [sp, #228]	; 0xe4
400085c0:	9305      	str	r3, [sp, #20]
400085c2:	2301      	movs	r3, #1
400085c4:	920b      	str	r2, [sp, #44]	; 0x2c
400085c6:	4652      	mov	r2, sl
400085c8:	910c      	str	r1, [sp, #48]	; 0x30
400085ca:	4631      	mov	r1, r6
400085cc:	f8cd 9010 	str.w	r9, [sp, #16]
400085d0:	46b1      	mov	r9, r6
400085d2:	e88d 00c0 	stmia.w	sp, {r6, r7}
400085d6:	9603      	str	r6, [sp, #12]
400085d8:	9309      	str	r3, [sp, #36]	; 0x24
400085da:	f7ff fb75 	bl	40007cc8 <ddr3TipIpTraining>
400085de:	f8df c12c 	ldr.w	ip, [pc, #300]	; 4000870c <ddr3TipIpTrainingWrapper+0x31c>
400085e2:	e037      	b.n	40008654 <ddr3TipIpTrainingWrapper+0x264>
400085e4:	f8dc 3000 	ldr.w	r3, [ip]
400085e8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400085ec:	fa43 f306 	asr.w	r3, r3, r6
400085f0:	07d8      	lsls	r0, r3, #31
400085f2:	d52d      	bpl.n	40008650 <ddr3TipIpTrainingWrapper+0x260>
400085f4:	aa22      	add	r2, sp, #136	; 0x88
400085f6:	1993      	adds	r3, r2, r6
400085f8:	f813 ac10 	ldrb.w	sl, [r3, #-16]
400085fc:	f1ba 0f00 	cmp.w	sl, #0
40008600:	d026      	beq.n	40008650 <ddr3TipIpTrainingWrapper+0x260>
40008602:	2400      	movs	r4, #0
40008604:	fa4a f304 	asr.w	r3, sl, r4
40008608:	07d9      	lsls	r1, r3, #31
4000860a:	d51d      	bpl.n	40008648 <ddr3TipIpTrainingWrapper+0x258>
4000860c:	ab20      	add	r3, sp, #128	; 0x80
4000860e:	4641      	mov	r1, r8
40008610:	9306      	str	r3, [sp, #24]
40008612:	4658      	mov	r0, fp
40008614:	2301      	movs	r3, #1
40008616:	2200      	movs	r2, #0
40008618:	9309      	str	r3, [sp, #36]	; 0x24
4000861a:	4633      	mov	r3, r6
4000861c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
40008620:	e88d 0210 	stmia.w	sp, {r4, r9}
40008624:	9502      	str	r5, [sp, #8]
40008626:	9703      	str	r7, [sp, #12]
40008628:	f8cd 9010 	str.w	r9, [sp, #16]
4000862c:	f8cd 9014 	str.w	r9, [sp, #20]
40008630:	f8cd 901c 	str.w	r9, [sp, #28]
40008634:	f8cd 9020 	str.w	r9, [sp, #32]
40008638:	f7ff fa7a 	bl	40007b30 <ddr3TipReadTrainingResult>
4000863c:	4931      	ldr	r1, [pc, #196]	; (40008704 <ddr3TipIpTrainingWrapper+0x314>)
4000863e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
40008642:	6008      	str	r0, [r1, #0]
40008644:	2800      	cmp	r0, #0
40008646:	d158      	bne.n	400086fa <ddr3TipIpTrainingWrapper+0x30a>
40008648:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000864a:	3401      	adds	r4, #1
4000864c:	4294      	cmp	r4, r2
4000864e:	d9d9      	bls.n	40008604 <ddr3TipIpTrainingWrapper+0x214>
40008650:	3601      	adds	r6, #1
40008652:	b2f6      	uxtb	r6, r6
40008654:	9b16      	ldr	r3, [sp, #88]	; 0x58
40008656:	42b3      	cmp	r3, r6
40008658:	dcc4      	bgt.n	400085e4 <ddr3TipIpTrainingWrapper+0x1f4>
4000865a:	9918      	ldr	r1, [sp, #96]	; 0x60
4000865c:	2600      	movs	r6, #0
4000865e:	9a31      	ldr	r2, [sp, #196]	; 0xc4
40008660:	2301      	movs	r3, #1
40008662:	4658      	mov	r0, fp
40008664:	e88d 00c0 	stmia.w	sp, {r6, r7}
40008668:	9102      	str	r1, [sp, #8]
4000866a:	46b1      	mov	r9, r6
4000866c:	9912      	ldr	r1, [sp, #72]	; 0x48
4000866e:	9205      	str	r2, [sp, #20]
40008670:	9a19      	ldr	r2, [sp, #100]	; 0x64
40008672:	9106      	str	r1, [sp, #24]
40008674:	9107      	str	r1, [sp, #28]
40008676:	991a      	ldr	r1, [sp, #104]	; 0x68
40008678:	9208      	str	r2, [sp, #32]
4000867a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
4000867c:	910a      	str	r1, [sp, #40]	; 0x28
4000867e:	9939      	ldr	r1, [sp, #228]	; 0xe4
40008680:	920b      	str	r2, [sp, #44]	; 0x2c
40008682:	4642      	mov	r2, r8
40008684:	9303      	str	r3, [sp, #12]
40008686:	910c      	str	r1, [sp, #48]	; 0x30
40008688:	4631      	mov	r1, r6
4000868a:	9504      	str	r5, [sp, #16]
4000868c:	9309      	str	r3, [sp, #36]	; 0x24
4000868e:	f7ff fb1b 	bl	40007cc8 <ddr3TipIpTraining>
40008692:	e043      	b.n	4000871c <ddr3TipIpTrainingWrapper+0x32c>
40008694:	4a1d      	ldr	r2, [pc, #116]	; (4000870c <ddr3TipIpTrainingWrapper+0x31c>)
40008696:	6813      	ldr	r3, [r2, #0]
40008698:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000869c:	fa43 f306 	asr.w	r3, r3, r6
400086a0:	07da      	lsls	r2, r3, #31
400086a2:	d539      	bpl.n	40008718 <ddr3TipIpTrainingWrapper+0x328>
400086a4:	a922      	add	r1, sp, #136	; 0x88
400086a6:	198b      	adds	r3, r1, r6
400086a8:	f813 ac10 	ldrb.w	sl, [r3, #-16]
400086ac:	f1ba 0f00 	cmp.w	sl, #0
400086b0:	d032      	beq.n	40008718 <ddr3TipIpTrainingWrapper+0x328>
400086b2:	2400      	movs	r4, #0
400086b4:	f04f 0c01 	mov.w	ip, #1
400086b8:	fa4a f304 	asr.w	r3, sl, r4
400086bc:	07db      	lsls	r3, r3, #31
400086be:	d527      	bpl.n	40008710 <ddr3TipIpTrainingWrapper+0x320>
400086c0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
400086c2:	aa21      	add	r2, sp, #132	; 0x84
400086c4:	4641      	mov	r1, r8
400086c6:	9206      	str	r2, [sp, #24]
400086c8:	4658      	mov	r0, fp
400086ca:	2200      	movs	r2, #0
400086cc:	9308      	str	r3, [sp, #32]
400086ce:	4633      	mov	r3, r6
400086d0:	e88d 1010 	stmia.w	sp, {r4, ip}
400086d4:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
400086d8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
400086dc:	9502      	str	r5, [sp, #8]
400086de:	9703      	str	r7, [sp, #12]
400086e0:	f8cd 9010 	str.w	r9, [sp, #16]
400086e4:	f8cd 9014 	str.w	r9, [sp, #20]
400086e8:	f8cd 901c 	str.w	r9, [sp, #28]
400086ec:	f7ff fa20 	bl	40007b30 <ddr3TipReadTrainingResult>
400086f0:	4904      	ldr	r1, [pc, #16]	; (40008704 <ddr3TipIpTrainingWrapper+0x314>)
400086f2:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
400086f6:	6008      	str	r0, [r1, #0]
400086f8:	b150      	cbz	r0, 40008710 <ddr3TipIpTrainingWrapper+0x320>
400086fa:	f003 fb2f 	bl	4000bd5c <gtBreakOnFail>
400086fe:	4b01      	ldr	r3, [pc, #4]	; (40008704 <ddr3TipIpTrainingWrapper+0x314>)
40008700:	6818      	ldr	r0, [r3, #0]
40008702:	e018      	b.n	40008736 <ddr3TipIpTrainingWrapper+0x346>
40008704:	40020868 	andmi	r0, r2, r8, ror #16
40008708:	400205ec 	andmi	r0, r2, ip, ror #11
4000870c:	400205d8 	ldrdmi	r0, [r2], -r8
40008710:	9a11      	ldr	r2, [sp, #68]	; 0x44
40008712:	3401      	adds	r4, #1
40008714:	4294      	cmp	r4, r2
40008716:	d9cf      	bls.n	400086b8 <ddr3TipIpTrainingWrapper+0x2c8>
40008718:	3601      	adds	r6, #1
4000871a:	b2f6      	uxtb	r6, r6
4000871c:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000871e:	42b3      	cmp	r3, r6
40008720:	dcb8      	bgt.n	40008694 <ddr3TipIpTrainingWrapper+0x2a4>
40008722:	4644      	mov	r4, r8
40008724:	9913      	ldr	r1, [sp, #76]	; 0x4c
40008726:	3401      	adds	r4, #1
40008728:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000872a:	31a0      	adds	r1, #160	; 0xa0
4000872c:	9113      	str	r1, [sp, #76]	; 0x4c
4000872e:	4294      	cmp	r4, r2
40008730:	f67f aec0 	bls.w	400084b4 <ddr3TipIpTrainingWrapper+0xc4>
40008734:	2000      	movs	r0, #0
40008736:	b023      	add	sp, #140	; 0x8c
40008738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.ddr3TipXsbCompareTest:

4000873c <ddr3TipXsbCompareTest>:
ddr3TipXsbCompareTest():
4000873c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008740:	b099      	sub	sp, #100	; 0x64
40008742:	469b      	mov	fp, r3
40008744:	4607      	mov	r7, r0
40008746:	460d      	mov	r5, r1
40008748:	4614      	mov	r4, r2
4000874a:	f7ff f83d 	bl	400077c8 <ddr3TipGetPatternTable>
4000874e:	4b68      	ldr	r3, [pc, #416]	; (400088f0 <ddr3TipXsbCompareTest+0x1b4>)
40008750:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
40008754:	2600      	movs	r6, #0
40008756:	681b      	ldr	r3, [r3, #0]
40008758:	f893 a05c 	ldrb.w	sl, [r3, #92]	; 0x5c
4000875c:	f1ba 0f03 	cmp.w	sl, #3
40008760:	bf14      	ite	ne
40008762:	f04f 0a02 	movne.w	sl, #2
40008766:	f04f 0a01 	moveq.w	sl, #1
4000876a:	4681      	mov	r9, r0
4000876c:	2103      	movs	r1, #3
4000876e:	b2f2      	uxtb	r2, r6
40008770:	4638      	mov	r0, r7
40008772:	3601      	adds	r6, #1
40008774:	f002 faaa 	bl	4000accc <patternTableGetWord>
40008778:	2e08      	cmp	r6, #8
4000877a:	f848 0f04 	str.w	r0, [r8, #4]!
4000877e:	d1f5      	bne.n	4000876c <ddr3TipXsbCompareTest+0x30>
40008780:	4638      	mov	r0, r7
40008782:	2103      	movs	r1, #3
40008784:	f7ff f89e 	bl	400078c4 <ddr3TipLoadPatternToMem>
40008788:	4e5a      	ldr	r6, [pc, #360]	; (400088f4 <ddr3TipXsbCompareTest+0x1b8>)
4000878a:	6030      	str	r0, [r6, #0]
4000878c:	b9b0      	cbnz	r0, 400087bc <ddr3TipXsbCompareTest+0x80>
4000878e:	4638      	mov	r0, r7
40008790:	f7fd fa0e 	bl	40005bb0 <ddr3TipResetFifoPtr>
40008794:	6030      	str	r0, [r6, #0]
40008796:	b988      	cbnz	r0, 400087bc <ddr3TipXsbCompareTest+0x80>
40008798:	f8df 8174 	ldr.w	r8, [pc, #372]	; 40008910 <ddr3TipXsbCompareTest+0x1d4>
4000879c:	a908      	add	r1, sp, #32
4000879e:	f8d9 3028 	ldr.w	r3, [r9, #40]	; 0x28
400087a2:	4638      	mov	r0, r7
400087a4:	f8d8 2000 	ldr.w	r2, [r8]
400087a8:	00db      	lsls	r3, r3, #3
400087aa:	9100      	str	r1, [sp, #0]
400087ac:	4629      	mov	r1, r5
400087ae:	eb03 7202 	add.w	r2, r3, r2, lsl #28
400087b2:	2301      	movs	r3, #1
400087b4:	f002 ffda 	bl	4000b76c <ddr3TipExtRead>
400087b8:	6030      	str	r0, [r6, #0]
400087ba:	b118      	cbz	r0, 400087c4 <ddr3TipXsbCompareTest+0x88>
400087bc:	f003 face 	bl	4000bd5c <gtBreakOnFail>
400087c0:	6830      	ldr	r0, [r6, #0]
400087c2:	e092      	b.n	400088ea <ddr3TipXsbCompareTest+0x1ae>
400087c4:	4b4c      	ldr	r3, [pc, #304]	; (400088f8 <ddr3TipXsbCompareTest+0x1bc>)
400087c6:	781b      	ldrb	r3, [r3, #0]
400087c8:	2b01      	cmp	r3, #1
400087ca:	d816      	bhi.n	400087fa <ddr3TipXsbCompareTest+0xbe>
400087cc:	9b08      	ldr	r3, [sp, #32]
400087ce:	462a      	mov	r2, r5
400087d0:	484a      	ldr	r0, [pc, #296]	; (400088fc <ddr3TipXsbCompareTest+0x1c0>)
400087d2:	9300      	str	r3, [sp, #0]
400087d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
400087d6:	9301      	str	r3, [sp, #4]
400087d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
400087da:	9302      	str	r3, [sp, #8]
400087dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
400087de:	9303      	str	r3, [sp, #12]
400087e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400087e2:	9304      	str	r3, [sp, #16]
400087e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
400087e6:	9305      	str	r3, [sp, #20]
400087e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
400087ea:	9306      	str	r3, [sp, #24]
400087ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
400087ee:	9307      	str	r3, [sp, #28]
400087f0:	4623      	mov	r3, r4
400087f2:	f8d8 1000 	ldr.w	r1, [r8]
400087f6:	f005 fdf5 	bl	4000e3e4 <mvPrintf>
400087fa:	4b41      	ldr	r3, [pc, #260]	; (40008900 <ddr3TipXsbCompareTest+0x1c4>)
400087fc:	a810      	add	r0, sp, #64	; 0x40
400087fe:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
40008802:	681a      	ldr	r2, [r3, #0]
40008804:	2300      	movs	r3, #0
40008806:	461e      	mov	r6, r3
40008808:	0097      	lsls	r7, r2, #2
4000880a:	4611      	mov	r1, r2
4000880c:	eb00 0c07 	add.w	ip, r0, r7
40008810:	a808      	add	r0, sp, #32
40008812:	19c7      	adds	r7, r0, r7
40008814:	483b      	ldr	r0, [pc, #236]	; (40008904 <ddr3TipXsbCompareTest+0x1c8>)
40008816:	e00d      	b.n	40008834 <ddr3TipXsbCompareTest+0xf8>
40008818:	f857 8003 	ldr.w	r8, [r7, r3]
4000881c:	f85c 9003 	ldr.w	r9, [ip, r3]
40008820:	ea89 0908 	eor.w	r9, r9, r8
40008824:	f850 8024 	ldr.w	r8, [r0, r4, lsl #2]
40008828:	ea19 0f08 	tst.w	r9, r8
4000882c:	bf08      	it	eq
4000882e:	3601      	addeq	r6, #1
40008830:	3101      	adds	r1, #1
40008832:	3304      	adds	r3, #4
40008834:	4551      	cmp	r1, sl
40008836:	d3ef      	bcc.n	40008818 <ddr3TipXsbCompareTest+0xdc>
40008838:	ebc2 0a0a 	rsb	sl, r2, sl
4000883c:	4f2e      	ldr	r7, [pc, #184]	; (400088f8 <ddr3TipXsbCompareTest+0x1bc>)
4000883e:	4556      	cmp	r6, sl
40008840:	d116      	bne.n	40008870 <ddr3TipXsbCompareTest+0x134>
40008842:	2305      	movs	r3, #5
40008844:	4e30      	ldr	r6, [pc, #192]	; (40008908 <ddr3TipXsbCompareTest+0x1cc>)
40008846:	fb03 4305 	mla	r3, r3, r5, r4
4000884a:	f806 b033 	strb.w	fp, [r6, r3, lsl #3]
4000884e:	783b      	ldrb	r3, [r7, #0]
40008850:	2b01      	cmp	r3, #1
40008852:	d805      	bhi.n	40008860 <ddr3TipXsbCompareTest+0x124>
40008854:	482d      	ldr	r0, [pc, #180]	; (4000890c <ddr3TipXsbCompareTest+0x1d0>)
40008856:	4659      	mov	r1, fp
40008858:	462a      	mov	r2, r5
4000885a:	4623      	mov	r3, r4
4000885c:	f005 fdc2 	bl	4000e3e4 <mvPrintf>
40008860:	2305      	movs	r3, #5
40008862:	2000      	movs	r0, #0
40008864:	fb03 4405 	mla	r4, r3, r5, r4
40008868:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
4000886c:	6070      	str	r0, [r6, #4]
4000886e:	e03c      	b.n	400088ea <ddr3TipXsbCompareTest+0x1ae>
40008870:	783b      	ldrb	r3, [r7, #0]
40008872:	2b01      	cmp	r3, #1
40008874:	d807      	bhi.n	40008886 <ddr3TipXsbCompareTest+0x14a>
40008876:	4b26      	ldr	r3, [pc, #152]	; (40008910 <ddr3TipXsbCompareTest+0x1d4>)
40008878:	462a      	mov	r2, r5
4000887a:	9600      	str	r6, [sp, #0]
4000887c:	4825      	ldr	r0, [pc, #148]	; (40008914 <ddr3TipXsbCompareTest+0x1d8>)
4000887e:	6819      	ldr	r1, [r3, #0]
40008880:	4623      	mov	r3, r4
40008882:	f005 fdaf 	bl	4000e3e4 <mvPrintf>
40008886:	783b      	ldrb	r3, [r7, #0]
40008888:	2b01      	cmp	r3, #1
4000888a:	d80e      	bhi.n	400088aa <ddr3TipXsbCompareTest+0x16e>
4000888c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000888e:	a910      	add	r1, sp, #64	; 0x40
40008890:	4821      	ldr	r0, [pc, #132]	; (40008918 <ddr3TipXsbCompareTest+0x1dc>)
40008892:	9300      	str	r3, [sp, #0]
40008894:	9b14      	ldr	r3, [sp, #80]	; 0x50
40008896:	9301      	str	r3, [sp, #4]
40008898:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000889a:	9302      	str	r3, [sp, #8]
4000889c:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000889e:	9303      	str	r3, [sp, #12]
400088a0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
400088a2:	9304      	str	r3, [sp, #16]
400088a4:	c90e      	ldmia	r1, {r1, r2, r3}
400088a6:	f005 fd9d 	bl	4000e3e4 <mvPrintf>
400088aa:	4b13      	ldr	r3, [pc, #76]	; (400088f8 <ddr3TipXsbCompareTest+0x1bc>)
400088ac:	781b      	ldrb	r3, [r3, #0]
400088ae:	2b01      	cmp	r3, #1
400088b0:	d80e      	bhi.n	400088d0 <ddr3TipXsbCompareTest+0x194>
400088b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
400088b4:	a908      	add	r1, sp, #32
400088b6:	4819      	ldr	r0, [pc, #100]	; (4000891c <ddr3TipXsbCompareTest+0x1e0>)
400088b8:	9300      	str	r3, [sp, #0]
400088ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
400088bc:	9301      	str	r3, [sp, #4]
400088be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
400088c0:	9302      	str	r3, [sp, #8]
400088c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
400088c4:	9303      	str	r3, [sp, #12]
400088c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
400088c8:	9304      	str	r3, [sp, #16]
400088ca:	c90e      	ldmia	r1, {r1, r2, r3}
400088cc:	f005 fd8a 	bl	4000e3e4 <mvPrintf>
400088d0:	4b09      	ldr	r3, [pc, #36]	; (400088f8 <ddr3TipXsbCompareTest+0x1bc>)
400088d2:	781b      	ldrb	r3, [r3, #0]
400088d4:	2b01      	cmp	r3, #1
400088d6:	d807      	bhi.n	400088e8 <ddr3TipXsbCompareTest+0x1ac>
400088d8:	4b0d      	ldr	r3, [pc, #52]	; (40008910 <ddr3TipXsbCompareTest+0x1d4>)
400088da:	462a      	mov	r2, r5
400088dc:	9600      	str	r6, [sp, #0]
400088de:	480d      	ldr	r0, [pc, #52]	; (40008914 <ddr3TipXsbCompareTest+0x1d8>)
400088e0:	6819      	ldr	r1, [r3, #0]
400088e2:	4623      	mov	r3, r4
400088e4:	f005 fd7e 	bl	4000e3e4 <mvPrintf>
400088e8:	2001      	movs	r0, #1
400088ea:	b019      	add	sp, #100	; 0x64
400088ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400088f0:	400205d8 	ldrdmi	r0, [r2], -r8
400088f4:	40020868 	andmi	r0, r2, r8, ror #16
400088f8:	4001416f 	andmi	r4, r1, pc, ror #2
400088fc:	400103e8 	andmi	r0, r1, r8, ror #7
40008900:	40020958 	andmi	r0, r2, r8, asr r9
40008904:	40011eb4 			; <UNDEFINED> instruction: 0x40011eb4
40008908:	400207fc 	strdmi	r0, [r2], -ip
4000890c:	40010430 	andmi	r0, r1, r0, lsr r4
40008910:	40020968 	andmi	r0, r2, r8, ror #18
40008914:	40010465 	andmi	r0, r1, r5, ror #8
40008918:	400104a8 	andmi	r0, r1, r8, lsr #9
4000891c:	400104e4 	andmi	r0, r1, r4, ror #9

Disassembly of section .text.ddr3TipWlSuppAlignPhaseShift:

40008920 <ddr3TipWlSuppAlignPhaseShift>:
ddr3TipWlSuppAlignPhaseShift():
40008920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
40008924:	f04f 0e05 	mov.w	lr, #5
40008928:	fb0e 2e01 	mla	lr, lr, r1, r2
4000892c:	4b7f      	ldr	r3, [pc, #508]	; (40008b2c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
4000892e:	2600      	movs	r6, #0
40008930:	b087      	sub	sp, #28
40008932:	4607      	mov	r7, r0
40008934:	460d      	mov	r5, r1
40008936:	4614      	mov	r4, r2
40008938:	f803 603e 	strb.w	r6, [r3, lr, lsl #3]
4000893c:	4633      	mov	r3, r6
4000893e:	f7ff fefd 	bl	4000873c <ddr3TipXsbCompareTest>
40008942:	2800      	cmp	r0, #0
40008944:	f000 80ee 	beq.w	40008b24 <ddr3TipWlSuppAlignPhaseShift+0x204>
40008948:	4b79      	ldr	r3, [pc, #484]	; (40008b30 <ddr3TipWlSuppAlignPhaseShift+0x210>)
4000894a:	4632      	mov	r2, r6
4000894c:	9600      	str	r6, [sp, #0]
4000894e:	4638      	mov	r0, r7
40008950:	4629      	mov	r1, r5
40008952:	4e78      	ldr	r6, [pc, #480]	; (40008b34 <ddr3TipWlSuppAlignPhaseShift+0x214>)
40008954:	681b      	ldr	r3, [r3, #0]
40008956:	009b      	lsls	r3, r3, #2
40008958:	9301      	str	r3, [sp, #4]
4000895a:	ab05      	add	r3, sp, #20
4000895c:	9302      	str	r3, [sp, #8]
4000895e:	4623      	mov	r3, r4
40008960:	f7fc f804 	bl	4000496c <mvHwsDdr3TipBUSRead>
40008964:	6030      	str	r0, [r6, #0]
40008966:	b118      	cbz	r0, 40008970 <ddr3TipWlSuppAlignPhaseShift+0x50>
40008968:	f003 f9f8 	bl	4000bd5c <gtBreakOnFail>
4000896c:	6830      	ldr	r0, [r6, #0]
4000896e:	e0d9      	b.n	40008b24 <ddr3TipWlSuppAlignPhaseShift+0x204>
40008970:	9b05      	ldr	r3, [sp, #20]
40008972:	f3c3 1682 	ubfx	r6, r3, #6, #3
40008976:	2e00      	cmp	r6, #0
40008978:	d033      	beq.n	400089e2 <ddr3TipWlSuppAlignPhaseShift+0xc2>
4000897a:	2e01      	cmp	r6, #1
4000897c:	d104      	bne.n	40008988 <ddr3TipWlSuppAlignPhaseShift+0x68>
4000897e:	f423 73ef 	bic.w	r3, r3, #478	; 0x1de
40008982:	f023 0301 	bic.w	r3, r3, #1
40008986:	e004      	b.n	40008992 <ddr3TipWlSuppAlignPhaseShift+0x72>
40008988:	1eb2      	subs	r2, r6, #2
4000898a:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
4000898e:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008992:	4a67      	ldr	r2, [pc, #412]	; (40008b30 <ddr3TipWlSuppAlignPhaseShift+0x210>)
40008994:	2100      	movs	r1, #0
40008996:	9400      	str	r4, [sp, #0]
40008998:	4638      	mov	r0, r7
4000899a:	9101      	str	r1, [sp, #4]
4000899c:	6812      	ldr	r2, [r2, #0]
4000899e:	9303      	str	r3, [sp, #12]
400089a0:	460b      	mov	r3, r1
400089a2:	0092      	lsls	r2, r2, #2
400089a4:	9202      	str	r2, [sp, #8]
400089a6:	462a      	mov	r2, r5
400089a8:	f7fc f866 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
400089ac:	4638      	mov	r0, r7
400089ae:	4629      	mov	r1, r5
400089b0:	4622      	mov	r2, r4
400089b2:	23fe      	movs	r3, #254	; 0xfe
400089b4:	f7ff fec2 	bl	4000873c <ddr3TipXsbCompareTest>
400089b8:	b980      	cbnz	r0, 400089dc <ddr3TipWlSuppAlignPhaseShift+0xbc>
400089ba:	2305      	movs	r3, #5
400089bc:	4f5b      	ldr	r7, [pc, #364]	; (40008b2c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
400089be:	22fe      	movs	r2, #254	; 0xfe
400089c0:	fb03 4305 	mla	r3, r3, r5, r4
400089c4:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
400089c8:	4b5b      	ldr	r3, [pc, #364]	; (40008b38 <ddr3TipWlSuppAlignPhaseShift+0x218>)
400089ca:	781b      	ldrb	r3, [r3, #0]
400089cc:	2b01      	cmp	r3, #1
400089ce:	f200 808b 	bhi.w	40008ae8 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
400089d2:	f06f 0301 	mvn.w	r3, #1
400089d6:	4859      	ldr	r0, [pc, #356]	; (40008b3c <ddr3TipWlSuppAlignPhaseShift+0x21c>)
400089d8:	9300      	str	r3, [sp, #0]
400089da:	e080      	b.n	40008ade <ddr3TipWlSuppAlignPhaseShift+0x1be>
400089dc:	2e05      	cmp	r6, #5
400089de:	f200 808b 	bhi.w	40008af8 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
400089e2:	f8df 914c 	ldr.w	r9, [pc, #332]	; 40008b30 <ddr3TipWlSuppAlignPhaseShift+0x210>
400089e6:	1cb2      	adds	r2, r6, #2
400089e8:	f04f 0800 	mov.w	r8, #0
400089ec:	4638      	mov	r0, r7
400089ee:	4641      	mov	r1, r8
400089f0:	9400      	str	r4, [sp, #0]
400089f2:	f8d9 3000 	ldr.w	r3, [r9]
400089f6:	f8cd 8004 	str.w	r8, [sp, #4]
400089fa:	009b      	lsls	r3, r3, #2
400089fc:	9302      	str	r3, [sp, #8]
400089fe:	9b05      	ldr	r3, [sp, #20]
40008a00:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008a04:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008a08:	462a      	mov	r2, r5
40008a0a:	9303      	str	r3, [sp, #12]
40008a0c:	4643      	mov	r3, r8
40008a0e:	f7fc f833 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40008a12:	4638      	mov	r0, r7
40008a14:	4629      	mov	r1, r5
40008a16:	4622      	mov	r2, r4
40008a18:	2302      	movs	r3, #2
40008a1a:	f7ff fe8f 	bl	4000873c <ddr3TipXsbCompareTest>
40008a1e:	b958      	cbnz	r0, 40008a38 <ddr3TipWlSuppAlignPhaseShift+0x118>
40008a20:	2205      	movs	r2, #5
40008a22:	4f42      	ldr	r7, [pc, #264]	; (40008b2c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008a24:	2302      	movs	r3, #2
40008a26:	fb02 4205 	mla	r2, r2, r5, r4
40008a2a:	f807 3032 	strb.w	r3, [r7, r2, lsl #3]
40008a2e:	4a42      	ldr	r2, [pc, #264]	; (40008b38 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008a30:	7812      	ldrb	r2, [r2, #0]
40008a32:	2a01      	cmp	r2, #1
40008a34:	d858      	bhi.n	40008ae8 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008a36:	e050      	b.n	40008ada <ddr3TipWlSuppAlignPhaseShift+0x1ba>
40008a38:	2e03      	cmp	r6, #3
40008a3a:	d85d      	bhi.n	40008af8 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008a3c:	f8d9 3000 	ldr.w	r3, [r9]
40008a40:	1d32      	adds	r2, r6, #4
40008a42:	4641      	mov	r1, r8
40008a44:	4638      	mov	r0, r7
40008a46:	e88d 0110 	stmia.w	sp, {r4, r8}
40008a4a:	009b      	lsls	r3, r3, #2
40008a4c:	9302      	str	r3, [sp, #8]
40008a4e:	9b05      	ldr	r3, [sp, #20]
40008a50:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008a54:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008a58:	462a      	mov	r2, r5
40008a5a:	9303      	str	r3, [sp, #12]
40008a5c:	4643      	mov	r3, r8
40008a5e:	f7fc f80b 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40008a62:	4638      	mov	r0, r7
40008a64:	4629      	mov	r1, r5
40008a66:	4622      	mov	r2, r4
40008a68:	2304      	movs	r3, #4
40008a6a:	f7ff fe67 	bl	4000873c <ddr3TipXsbCompareTest>
40008a6e:	b960      	cbnz	r0, 40008a8a <ddr3TipWlSuppAlignPhaseShift+0x16a>
40008a70:	2305      	movs	r3, #5
40008a72:	4f2e      	ldr	r7, [pc, #184]	; (40008b2c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008a74:	2202      	movs	r2, #2
40008a76:	fb03 4305 	mla	r3, r3, r5, r4
40008a7a:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
40008a7e:	4b2e      	ldr	r3, [pc, #184]	; (40008b38 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008a80:	781b      	ldrb	r3, [r3, #0]
40008a82:	2b01      	cmp	r3, #1
40008a84:	d830      	bhi.n	40008ae8 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008a86:	2304      	movs	r3, #4
40008a88:	e027      	b.n	40008ada <ddr3TipWlSuppAlignPhaseShift+0x1ba>
40008a8a:	2e01      	cmp	r6, #1
40008a8c:	d834      	bhi.n	40008af8 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008a8e:	f8d9 3000 	ldr.w	r3, [r9]
40008a92:	1db2      	adds	r2, r6, #6
40008a94:	4641      	mov	r1, r8
40008a96:	4638      	mov	r0, r7
40008a98:	e88d 0110 	stmia.w	sp, {r4, r8}
40008a9c:	009b      	lsls	r3, r3, #2
40008a9e:	9302      	str	r3, [sp, #8]
40008aa0:	9b05      	ldr	r3, [sp, #20]
40008aa2:	f423 73e0 	bic.w	r3, r3, #448	; 0x1c0
40008aa6:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
40008aaa:	462a      	mov	r2, r5
40008aac:	9303      	str	r3, [sp, #12]
40008aae:	4643      	mov	r3, r8
40008ab0:	f7fb ffe2 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40008ab4:	4638      	mov	r0, r7
40008ab6:	4629      	mov	r1, r5
40008ab8:	4622      	mov	r2, r4
40008aba:	2306      	movs	r3, #6
40008abc:	f7ff fe3e 	bl	4000873c <ddr3TipXsbCompareTest>
40008ac0:	b9d0      	cbnz	r0, 40008af8 <ddr3TipWlSuppAlignPhaseShift+0x1d8>
40008ac2:	2305      	movs	r3, #5
40008ac4:	4f19      	ldr	r7, [pc, #100]	; (40008b2c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008ac6:	2202      	movs	r2, #2
40008ac8:	fb03 4305 	mla	r3, r3, r5, r4
40008acc:	f807 2033 	strb.w	r2, [r7, r3, lsl #3]
40008ad0:	4b19      	ldr	r3, [pc, #100]	; (40008b38 <ddr3TipWlSuppAlignPhaseShift+0x218>)
40008ad2:	781b      	ldrb	r3, [r3, #0]
40008ad4:	2b01      	cmp	r3, #1
40008ad6:	d807      	bhi.n	40008ae8 <ddr3TipWlSuppAlignPhaseShift+0x1c8>
40008ad8:	2306      	movs	r3, #6
40008ada:	4819      	ldr	r0, [pc, #100]	; (40008b40 <ddr3TipWlSuppAlignPhaseShift+0x220>)
40008adc:	9300      	str	r3, [sp, #0]
40008ade:	4631      	mov	r1, r6
40008ae0:	462a      	mov	r2, r5
40008ae2:	4623      	mov	r3, r4
40008ae4:	f005 fc7e 	bl	4000e3e4 <mvPrintf>
40008ae8:	2305      	movs	r3, #5
40008aea:	2000      	movs	r0, #0
40008aec:	fb03 4405 	mla	r4, r3, r5, r4
40008af0:	eb07 07c4 	add.w	r7, r7, r4, lsl #3
40008af4:	6078      	str	r0, [r7, #4]
40008af6:	e015      	b.n	40008b24 <ddr3TipWlSuppAlignPhaseShift+0x204>
40008af8:	4b0d      	ldr	r3, [pc, #52]	; (40008b30 <ddr3TipWlSuppAlignPhaseShift+0x210>)
40008afa:	2100      	movs	r1, #0
40008afc:	9400      	str	r4, [sp, #0]
40008afe:	4638      	mov	r0, r7
40008b00:	9101      	str	r1, [sp, #4]
40008b02:	462a      	mov	r2, r5
40008b04:	681b      	ldr	r3, [r3, #0]
40008b06:	009b      	lsls	r3, r3, #2
40008b08:	9302      	str	r3, [sp, #8]
40008b0a:	9b05      	ldr	r3, [sp, #20]
40008b0c:	9303      	str	r3, [sp, #12]
40008b0e:	460b      	mov	r3, r1
40008b10:	f7fb ffb2 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40008b14:	2305      	movs	r3, #5
40008b16:	2001      	movs	r0, #1
40008b18:	fb03 4405 	mla	r4, r3, r5, r4
40008b1c:	4b03      	ldr	r3, [pc, #12]	; (40008b2c <ddr3TipWlSuppAlignPhaseShift+0x20c>)
40008b1e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
40008b22:	6060      	str	r0, [r4, #4]
40008b24:	b007      	add	sp, #28
40008b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
40008b2a:	bf00      	nop
40008b2c:	400207fc 	strdmi	r0, [r2], -ip
40008b30:	40020968 	andmi	r0, r2, r8, ror #18
40008b34:	40020868 	andmi	r0, r2, r8, ror #16
40008b38:	4001416f 	andmi	r4, r1, pc, ror #2
40008b3c:	40010520 	andmi	r0, r1, r0, lsr #10
40008b40:	40010572 	andmi	r0, r1, r2, ror r5

Disassembly of section .text.mvHwsDdr3TipMaxCSGet:

40008b44 <mvHwsDdr3TipMaxCSGet>:
mvHwsDdr3TipMaxCSGet():
40008b44:	b573      	push	{r0, r1, r4, r5, r6, lr}
40008b46:	2102      	movs	r1, #2
40008b48:	2300      	movs	r3, #0
40008b4a:	4606      	mov	r6, r0
40008b4c:	9301      	str	r3, [sp, #4]
40008b4e:	f002 fa6d 	bl	4000b02c <ddr3TipDevAttrGet>
40008b52:	4b1b      	ldr	r3, [pc, #108]	; (40008bc0 <mvHwsDdr3TipMaxCSGet+0x7c>)
40008b54:	681b      	ldr	r3, [r3, #0]
40008b56:	b2c5      	uxtb	r5, r0
40008b58:	bb73      	cbnz	r3, 40008bb8 <mvHwsDdr3TipMaxCSGet+0x74>
40008b5a:	4c1a      	ldr	r4, [pc, #104]	; (40008bc4 <mvHwsDdr3TipMaxCSGet+0x80>)
40008b5c:	b2f0      	uxtb	r0, r6
40008b5e:	aa01      	add	r2, sp, #4
40008b60:	4e19      	ldr	r6, [pc, #100]	; (40008bc8 <mvHwsDdr3TipMaxCSGet+0x84>)
40008b62:	6823      	ldr	r3, [r4, #0]
40008b64:	7819      	ldrb	r1, [r3, #0]
40008b66:	f7fc fa3d 	bl	40004fe4 <ddr3TipGetFirstActiveIf>
40008b6a:	6030      	str	r0, [r6, #0]
40008b6c:	b908      	cbnz	r0, 40008b72 <mvHwsDdr3TipMaxCSGet+0x2e>
40008b6e:	6823      	ldr	r3, [r4, #0]
40008b70:	e015      	b.n	40008b9e <mvHwsDdr3TipMaxCSGet+0x5a>
40008b72:	f003 f8f3 	bl	4000bd5c <gtBreakOnFail>
40008b76:	6830      	ldr	r0, [r6, #0]
40008b78:	e020      	b.n	40008bbc <mvHwsDdr3TipMaxCSGet+0x78>
40008b7a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
40008b7e:	fa42 f200 	asr.w	r2, r2, r0
40008b82:	07d2      	lsls	r2, r2, #31
40008b84:	d50a      	bpl.n	40008b9c <mvHwsDdr3TipMaxCSGet+0x58>
40008b86:	2158      	movs	r1, #88	; 0x58
40008b88:	9a01      	ldr	r2, [sp, #4]
40008b8a:	434a      	muls	r2, r1
40008b8c:	490c      	ldr	r1, [pc, #48]	; (40008bc0 <mvHwsDdr3TipMaxCSGet+0x7c>)
40008b8e:	eb02 1000 	add.w	r0, r2, r0, lsl #4
40008b92:	181b      	adds	r3, r3, r0
40008b94:	680a      	ldr	r2, [r1, #0]
40008b96:	7918      	ldrb	r0, [r3, #4]
40008b98:	2300      	movs	r3, #0
40008b9a:	e003      	b.n	40008ba4 <mvHwsDdr3TipMaxCSGet+0x60>
40008b9c:	3001      	adds	r0, #1
40008b9e:	42a8      	cmp	r0, r5
40008ba0:	d3eb      	bcc.n	40008b7a <mvHwsDdr3TipMaxCSGet+0x36>
40008ba2:	e7f0      	b.n	40008b86 <mvHwsDdr3TipMaxCSGet+0x42>
40008ba4:	fa40 f403 	asr.w	r4, r0, r3
40008ba8:	f014 0f01 	tst.w	r4, #1
40008bac:	bf18      	it	ne
40008bae:	3201      	addne	r2, #1
40008bb0:	3301      	adds	r3, #1
40008bb2:	2b04      	cmp	r3, #4
40008bb4:	d1f6      	bne.n	40008ba4 <mvHwsDdr3TipMaxCSGet+0x60>
40008bb6:	600a      	str	r2, [r1, #0]
40008bb8:	4b01      	ldr	r3, [pc, #4]	; (40008bc0 <mvHwsDdr3TipMaxCSGet+0x7c>)
40008bba:	6818      	ldr	r0, [r3, #0]
40008bbc:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
40008bbe:	bf00      	nop
40008bc0:	4002098c 	andmi	r0, r2, ip, lsl #19
40008bc4:	400205d8 	ldrdmi	r0, [r2], -r8
40008bc8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDynamicReadLeveling:

40008bcc <ddr3TipDynamicReadLeveling>:
ddr3TipDynamicReadLeveling():
40008bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40008bd0:	b097      	sub	sp, #92	; 0x5c
40008bd2:	4604      	mov	r4, r0
40008bd4:	2500      	movs	r5, #0
40008bd6:	910d      	str	r1, [sp, #52]	; 0x34
40008bd8:	f7ff ffb4 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
40008bdc:	9515      	str	r5, [sp, #84]	; 0x54
40008bde:	9513      	str	r5, [sp, #76]	; 0x4c
40008be0:	9514      	str	r5, [sp, #80]	; 0x50
40008be2:	9009      	str	r0, [sp, #36]	; 0x24
40008be4:	f7fe fdf0 	bl	400077c8 <ddr3TipGetPatternTable>
40008be8:	9008      	str	r0, [sp, #32]
40008bea:	f7fe ff8f 	bl	40007b0c <ddr3TipGetMaskResultsPupRegMap>
40008bee:	2102      	movs	r1, #2
40008bf0:	900c      	str	r0, [sp, #48]	; 0x30
40008bf2:	4620      	mov	r0, r4
40008bf4:	f002 fa1a 	bl	4000b02c <ddr3TipDevAttrGet>
40008bf8:	ab0e      	add	r3, sp, #56	; 0x38
40008bfa:	2105      	movs	r1, #5
40008bfc:	462a      	mov	r2, r5
40008bfe:	b2c0      	uxtb	r0, r0
40008c00:	900a      	str	r0, [sp, #40]	; 0x28
40008c02:	2d03      	cmp	r5, #3
40008c04:	d80b      	bhi.n	40008c1e <ddr3TipDynamicReadLeveling+0x52>
40008c06:	ae16      	add	r6, sp, #88	; 0x58
40008c08:	fb01 6005 	mla	r0, r1, r5, r6
40008c0c:	3501      	adds	r5, #1
40008c0e:	f800 2c20 	strb.w	r2, [r0, #-32]
40008c12:	705a      	strb	r2, [r3, #1]
40008c14:	709a      	strb	r2, [r3, #2]
40008c16:	70da      	strb	r2, [r3, #3]
40008c18:	711a      	strb	r2, [r3, #4]
40008c1a:	3305      	adds	r3, #5
40008c1c:	e7f1      	b.n	40008c02 <ddr3TipDynamicReadLeveling+0x36>
40008c1e:	4f79      	ldr	r7, [pc, #484]	; (40008e04 <ddr3TipDynamicReadLeveling+0x238>)
40008c20:	2300      	movs	r3, #0
40008c22:	f8df 8200 	ldr.w	r8, [pc, #512]	; 40008e24 <ddr3TipDynamicReadLeveling+0x258>
40008c26:	4d78      	ldr	r5, [pc, #480]	; (40008e08 <ddr3TipDynamicReadLeveling+0x23c>)
40008c28:	603b      	str	r3, [r7, #0]
40008c2a:	e2af      	b.n	4000918c <ddr3TipDynamicReadLeveling+0x5c0>
40008c2c:	f8d8 3000 	ldr.w	r3, [r8]
40008c30:	781b      	ldrb	r3, [r3, #0]
40008c32:	07d9      	lsls	r1, r3, #31
40008c34:	d523      	bpl.n	40008c7e <ddr3TipDynamicReadLeveling+0xb2>
40008c36:	4b75      	ldr	r3, [pc, #468]	; (40008e0c <ddr3TipDynamicReadLeveling+0x240>)
40008c38:	2201      	movs	r2, #1
40008c3a:	4975      	ldr	r1, [pc, #468]	; (40008e10 <ddr3TipDynamicReadLeveling+0x244>)
40008c3c:	4620      	mov	r0, r4
40008c3e:	4e72      	ldr	r6, [pc, #456]	; (40008e08 <ddr3TipDynamicReadLeveling+0x23c>)
40008c40:	781b      	ldrb	r3, [r3, #0]
40008c42:	54ca      	strb	r2, [r1, r3]
40008c44:	2100      	movs	r1, #0
40008c46:	ab15      	add	r3, sp, #84	; 0x54
40008c48:	9300      	str	r3, [sp, #0]
40008c4a:	460a      	mov	r2, r1
40008c4c:	f04f 33ff 	mov.w	r3, #4294967295
40008c50:	9301      	str	r3, [sp, #4]
40008c52:	f241 63d8 	movw	r3, #5848	; 0x16d8
40008c56:	f7fb fd7d 	bl	40004754 <mvHwsDdr3TipIFRead>
40008c5a:	4601      	mov	r1, r0
40008c5c:	6028      	str	r0, [r5, #0]
40008c5e:	2800      	cmp	r0, #0
40008c60:	f040 828d 	bne.w	4000917e <ddr3TipDynamicReadLeveling+0x5b2>
40008c64:	2308      	movs	r3, #8
40008c66:	4620      	mov	r0, r4
40008c68:	9300      	str	r3, [sp, #0]
40008c6a:	460a      	mov	r2, r1
40008c6c:	9301      	str	r3, [sp, #4]
40008c6e:	f241 63d8 	movw	r3, #5848	; 0x16d8
40008c72:	f7fb fac5 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008c76:	6028      	str	r0, [r5, #0]
40008c78:	2800      	cmp	r0, #0
40008c7a:	f040 8280 	bne.w	4000917e <ddr3TipDynamicReadLeveling+0x5b2>
40008c7e:	4620      	mov	r0, r4
40008c80:	f8df 9184 	ldr.w	r9, [pc, #388]	; 40008e08 <ddr3TipDynamicReadLeveling+0x23c>
40008c84:	f7fc ff94 	bl	40005bb0 <ddr3TipResetFifoPtr>
40008c88:	2303      	movs	r3, #3
40008c8a:	2200      	movs	r2, #0
40008c8c:	9300      	str	r3, [sp, #0]
40008c8e:	9301      	str	r3, [sp, #4]
40008c90:	4620      	mov	r0, r4
40008c92:	2101      	movs	r1, #1
40008c94:	f241 6330 	movw	r3, #5680	; 0x1630
40008c98:	f7fb fab2 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008c9c:	4602      	mov	r2, r0
40008c9e:	6028      	str	r0, [r5, #0]
40008ca0:	2800      	cmp	r0, #0
40008ca2:	f040 81dc 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008ca6:	9e08      	ldr	r6, [sp, #32]
40008ca8:	2101      	movs	r1, #1
40008caa:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
40008cae:	9001      	str	r0, [sp, #4]
40008cb0:	9300      	str	r3, [sp, #0]
40008cb2:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
40008cb6:	9003      	str	r0, [sp, #12]
40008cb8:	9004      	str	r0, [sp, #16]
40008cba:	9302      	str	r3, [sp, #8]
40008cbc:	683b      	ldr	r3, [r7, #0]
40008cbe:	9006      	str	r0, [sp, #24]
40008cc0:	9007      	str	r0, [sp, #28]
40008cc2:	4620      	mov	r0, r4
40008cc4:	9305      	str	r3, [sp, #20]
40008cc6:	4613      	mov	r3, r2
40008cc8:	f7fe fd12 	bl	400076f0 <ddr3TipConfigureOdpg>
40008ccc:	4606      	mov	r6, r0
40008cce:	6028      	str	r0, [r5, #0]
40008cd0:	2800      	cmp	r0, #0
40008cd2:	f040 81c4 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008cd6:	9908      	ldr	r1, [sp, #32]
40008cd8:	4632      	mov	r2, r6
40008cda:	4620      	mov	r0, r4
40008cdc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
40008cde:	2101      	movs	r1, #1
40008ce0:	9300      	str	r3, [sp, #0]
40008ce2:	2304      	movs	r3, #4
40008ce4:	f7fe fd82 	bl	400077ec <ddr3TipLoadPatternToOdpg>
40008ce8:	f04f 33ff 	mov.w	r3, #4294967295
40008cec:	4632      	mov	r2, r6
40008cee:	9301      	str	r3, [sp, #4]
40008cf0:	4620      	mov	r0, r4
40008cf2:	2101      	movs	r1, #1
40008cf4:	f241 03fc 	movw	r3, #4348	; 0x10fc
40008cf8:	9600      	str	r6, [sp, #0]
40008cfa:	f7fb fa81 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008cfe:	4602      	mov	r2, r0
40008d00:	6028      	str	r0, [r5, #0]
40008d02:	2800      	cmp	r0, #0
40008d04:	f040 81ab 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008d08:	6839      	ldr	r1, [r7, #0]
40008d0a:	4620      	mov	r0, r4
40008d0c:	4b41      	ldr	r3, [pc, #260]	; (40008e14 <ddr3TipDynamicReadLeveling+0x248>)
40008d0e:	0089      	lsls	r1, r1, #2
40008d10:	430b      	orrs	r3, r1
40008d12:	9300      	str	r3, [sp, #0]
40008d14:	4b40      	ldr	r3, [pc, #256]	; (40008e18 <ddr3TipDynamicReadLeveling+0x24c>)
40008d16:	2101      	movs	r1, #1
40008d18:	9301      	str	r3, [sp, #4]
40008d1a:	f241 0334 	movw	r3, #4148	; 0x1034
40008d1e:	f7fb fa6f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008d22:	4601      	mov	r1, r0
40008d24:	6028      	str	r0, [r5, #0]
40008d26:	2800      	cmp	r0, #0
40008d28:	f040 8199 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008d2c:	f8d8 3000 	ldr.w	r3, [r8]
40008d30:	781a      	ldrb	r2, [r3, #0]
40008d32:	07d2      	lsls	r2, r2, #31
40008d34:	d516      	bpl.n	40008d64 <ddr3TipDynamicReadLeveling+0x198>
40008d36:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
40008d3a:	4620      	mov	r0, r4
40008d3c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
40008d3e:	4a37      	ldr	r2, [pc, #220]	; (40008e1c <ddr3TipDynamicReadLeveling+0x250>)
40008d40:	eb06 1303 	add.w	r3, r6, r3, lsl #4
40008d44:	5cd3      	ldrb	r3, [r2, r3]
40008d46:	460a      	mov	r2, r1
40008d48:	045b      	lsls	r3, r3, #17
40008d4a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
40008d4e:	9300      	str	r3, [sp, #0]
40008d50:	4b33      	ldr	r3, [pc, #204]	; (40008e20 <ddr3TipDynamicReadLeveling+0x254>)
40008d52:	9301      	str	r3, [sp, #4]
40008d54:	f241 033c 	movw	r3, #4156	; 0x103c
40008d58:	f7fb fa52 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008d5c:	6028      	str	r0, [r5, #0]
40008d5e:	2800      	cmp	r0, #0
40008d60:	f040 817d 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008d64:	f44f 6350 	mov.w	r3, #3328	; 0xd00
40008d68:	4620      	mov	r0, r4
40008d6a:	9300      	str	r3, [sp, #0]
40008d6c:	2101      	movs	r1, #1
40008d6e:	9301      	str	r3, [sp, #4]
40008d70:	2200      	movs	r2, #0
40008d72:	f503 736d 	add.w	r3, r3, #948	; 0x3b4
40008d76:	f7fb fa43 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008d7a:	4606      	mov	r6, r0
40008d7c:	6028      	str	r0, [r5, #0]
40008d7e:	2800      	cmp	r0, #0
40008d80:	f040 819e 	bne.w	400090c0 <ddr3TipDynamicReadLeveling+0x4f4>
40008d84:	f7fe fec2 	bl	40007b0c <ddr3TipGetMaskResultsPupRegMap>
40008d88:	f04f 7980 	mov.w	r9, #16777216	; 0x1000000
40008d8c:	900b      	str	r0, [sp, #44]	; 0x2c
40008d8e:	f7fe feab 	bl	40007ae8 <ddr3TipGetMaskResultsDqReg>
40008d92:	2102      	movs	r1, #2
40008d94:	4682      	mov	sl, r0
40008d96:	4620      	mov	r0, r4
40008d98:	f002 f948 	bl	4000b02c <ddr3TipDevAttrGet>
40008d9c:	fa5f fb80 	uxtb.w	fp, r0
40008da0:	f83a 3006 	ldrh.w	r3, [sl, r6]
40008da4:	4620      	mov	r0, r4
40008da6:	2101      	movs	r1, #1
40008da8:	2200      	movs	r2, #0
40008daa:	f8cd 9000 	str.w	r9, [sp]
40008dae:	f8cd 9004 	str.w	r9, [sp, #4]
40008db2:	f7fb fa25 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008db6:	6028      	str	r0, [r5, #0]
40008db8:	b9c8      	cbnz	r0, 40008dee <ddr3TipDynamicReadLeveling+0x222>
40008dba:	3602      	adds	r6, #2
40008dbc:	2e50      	cmp	r6, #80	; 0x50
40008dbe:	d1ef      	bne.n	40008da0 <ddr3TipDynamicReadLeveling+0x1d4>
40008dc0:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
40008dc4:	4623      	mov	r3, r4
40008dc6:	4606      	mov	r6, r0
40008dc8:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
40008dcc:	464c      	mov	r4, r9
40008dce:	4699      	mov	r9, r3
40008dd0:	e011      	b.n	40008df6 <ddr3TipDynamicReadLeveling+0x22a>
40008dd2:	f834 3b02 	ldrh.w	r3, [r4], #2
40008dd6:	4648      	mov	r0, r9
40008dd8:	2101      	movs	r1, #1
40008dda:	2200      	movs	r2, #0
40008ddc:	f8cd a000 	str.w	sl, [sp]
40008de0:	f8cd a004 	str.w	sl, [sp, #4]
40008de4:	f7fb fa0c 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008de8:	6028      	str	r0, [r5, #0]
40008dea:	b118      	cbz	r0, 40008df4 <ddr3TipDynamicReadLeveling+0x228>
40008dec:	464c      	mov	r4, r9
40008dee:	f002 ffb5 	bl	4000bd5c <gtBreakOnFail>
40008df2:	e034      	b.n	40008e5e <ddr3TipDynamicReadLeveling+0x292>
40008df4:	3601      	adds	r6, #1
40008df6:	455e      	cmp	r6, fp
40008df8:	d3eb      	bcc.n	40008dd2 <ddr3TipDynamicReadLeveling+0x206>
40008dfa:	2600      	movs	r6, #0
40008dfc:	464c      	mov	r4, r9
40008dfe:	46b1      	mov	r9, r6
40008e00:	e02b      	b.n	40008e5a <ddr3TipDynamicReadLeveling+0x28e>
40008e02:	bf00      	nop
40008e04:	40020968 	andmi	r0, r2, r8, ror #18
40008e08:	40020868 	andmi	r0, r2, r8, ror #16
40008e0c:	4002096d 	andmi	r0, r2, sp, ror #18
40008e10:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40008e14:	00301b01 	eorseq	r1, r0, r1, lsl #22
40008e18:	003c3fef 	eorseq	r3, ip, pc, ror #31
40008e1c:	400148e1 	andmi	r4, r1, r1, ror #17
40008e20:	063ffe00 	ldrteq	pc, [pc], -r0, lsl #28	; <UNPREDICTABLE>
40008e24:	400205d8 	ldrdmi	r0, [r2], -r8
40008e28:	f8d8 3000 	ldr.w	r3, [r8]
40008e2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40008e30:	fa43 f306 	asr.w	r3, r3, r6
40008e34:	07db      	lsls	r3, r3, #31
40008e36:	d50f      	bpl.n	40008e58 <ddr3TipDynamicReadLeveling+0x28c>
40008e38:	990b      	ldr	r1, [sp, #44]	; 0x2c
40008e3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
40008e3e:	4620      	mov	r0, r4
40008e40:	f831 3016 	ldrh.w	r3, [r1, r6, lsl #1]
40008e44:	2101      	movs	r1, #1
40008e46:	9201      	str	r2, [sp, #4]
40008e48:	2200      	movs	r2, #0
40008e4a:	f8cd 9000 	str.w	r9, [sp]
40008e4e:	f7fb f9d7 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008e52:	6028      	str	r0, [r5, #0]
40008e54:	2800      	cmp	r0, #0
40008e56:	d1ca      	bne.n	40008dee <ddr3TipDynamicReadLeveling+0x222>
40008e58:	3601      	adds	r6, #1
40008e5a:	455e      	cmp	r6, fp
40008e5c:	d1e4      	bne.n	40008e28 <ddr3TipDynamicReadLeveling+0x25c>
40008e5e:	2200      	movs	r2, #0
40008e60:	4620      	mov	r0, r4
40008e62:	2101      	movs	r1, #1
40008e64:	f44f 53ae 	mov.w	r3, #5568	; 0x15c0
40008e68:	f04f 4a00 	mov.w	sl, #2147483648	; 0x80000000
40008e6c:	e88d 0404 	stmia.w	sp, {r2, sl}
40008e70:	f7fb f9c6 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008e74:	f8df 9358 	ldr.w	r9, [pc, #856]	; 400091d0 <ddr3TipDynamicReadLeveling+0x604>
40008e78:	4602      	mov	r2, r0
40008e7a:	6028      	str	r0, [r5, #0]
40008e7c:	2800      	cmp	r0, #0
40008e7e:	f040 80ee 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008e82:	f04f 43fe 	mov.w	r3, #2130706432	; 0x7f000000
40008e86:	f04f 4c7f 	mov.w	ip, #4278190080	; 0xff000000
40008e8a:	4620      	mov	r0, r4
40008e8c:	e88d 1008 	stmia.w	sp, {r3, ip}
40008e90:	2101      	movs	r1, #1
40008e92:	f241 53c8 	movw	r3, #5576	; 0x15c8
40008e96:	f7fb f9b3 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008e9a:	4602      	mov	r2, r0
40008e9c:	6028      	str	r0, [r5, #0]
40008e9e:	2800      	cmp	r0, #0
40008ea0:	f040 80dd 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008ea4:	9000      	str	r0, [sp, #0]
40008ea6:	2101      	movs	r1, #1
40008ea8:	4620      	mov	r0, r4
40008eaa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008eae:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
40008eb2:	9601      	str	r6, [sp, #4]
40008eb4:	f7fb f9a4 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008eb8:	4602      	mov	r2, r0
40008eba:	6028      	str	r0, [r5, #0]
40008ebc:	2800      	cmp	r0, #0
40008ebe:	f040 80ce 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008ec2:	4620      	mov	r0, r4
40008ec4:	2101      	movs	r1, #1
40008ec6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
40008eca:	9600      	str	r6, [sp, #0]
40008ecc:	9601      	str	r6, [sp, #4]
40008ece:	f7fb f997 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008ed2:	4602      	mov	r2, r0
40008ed4:	6028      	str	r0, [r5, #0]
40008ed6:	2800      	cmp	r0, #0
40008ed8:	f040 80c1 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008edc:	2601      	movs	r6, #1
40008ede:	2309      	movs	r3, #9
40008ee0:	4620      	mov	r0, r4
40008ee2:	9301      	str	r3, [sp, #4]
40008ee4:	4631      	mov	r1, r6
40008ee6:	f241 53b8 	movw	r3, #5560	; 0x15b8
40008eea:	9600      	str	r6, [sp, #0]
40008eec:	f7fb f988 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008ef0:	4602      	mov	r2, r0
40008ef2:	6028      	str	r0, [r5, #0]
40008ef4:	2800      	cmp	r0, #0
40008ef6:	f040 80b2 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008efa:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
40008efe:	4620      	mov	r0, r4
40008f00:	9300      	str	r3, [sp, #0]
40008f02:	4631      	mov	r1, r6
40008f04:	9301      	str	r3, [sp, #4]
40008f06:	f241 53b0 	movw	r3, #5552	; 0x15b0
40008f0a:	f7fb f979 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008f0e:	4602      	mov	r2, r0
40008f10:	6028      	str	r0, [r5, #0]
40008f12:	2800      	cmp	r0, #0
40008f14:	f040 80a3 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008f18:	4620      	mov	r0, r4
40008f1a:	4631      	mov	r1, r6
40008f1c:	f241 53b0 	movw	r3, #5552	; 0x15b0
40008f20:	f8cd a000 	str.w	sl, [sp]
40008f24:	f8cd a004 	str.w	sl, [sp, #4]
40008f28:	f7fb f96a 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008f2c:	4682      	mov	sl, r0
40008f2e:	6028      	str	r0, [r5, #0]
40008f30:	2800      	cmp	r0, #0
40008f32:	f040 8094 	bne.w	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008f36:	4651      	mov	r1, sl
40008f38:	4620      	mov	r0, r4
40008f3a:	f002 f877 	bl	4000b02c <ddr3TipDevAttrGet>
40008f3e:	9600      	str	r6, [sp, #0]
40008f40:	9601      	str	r6, [sp, #4]
40008f42:	4631      	mov	r1, r6
40008f44:	4652      	mov	r2, sl
40008f46:	2802      	cmp	r0, #2
40008f48:	4620      	mov	r0, r4
40008f4a:	f240 8082 	bls.w	40009052 <ddr3TipDynamicReadLeveling+0x486>
40008f4e:	f241 0330 	movw	r3, #4144	; 0x1030
40008f52:	f7fb f955 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008f56:	4602      	mov	r2, r0
40008f58:	6028      	str	r0, [r5, #0]
40008f5a:	2800      	cmp	r0, #0
40008f5c:	d17f      	bne.n	4000905e <ddr3TipDynamicReadLeveling+0x492>
40008f5e:	4995      	ldr	r1, [pc, #596]	; (400091b4 <ddr3TipDynamicReadLeveling+0x5e8>)
40008f60:	2302      	movs	r3, #2
40008f62:	4620      	mov	r0, r4
40008f64:	9300      	str	r3, [sp, #0]
40008f66:	9101      	str	r1, [sp, #4]
40008f68:	4993      	ldr	r1, [pc, #588]	; (400091b8 <ddr3TipDynamicReadLeveling+0x5ec>)
40008f6a:	9102      	str	r1, [sp, #8]
40008f6c:	4631      	mov	r1, r6
40008f6e:	f7fb fca7 	bl	400048c0 <ddr3TipIfPolling>
40008f72:	b140      	cbz	r0, 40008f86 <ddr3TipDynamicReadLeveling+0x3ba>
40008f74:	4b91      	ldr	r3, [pc, #580]	; (400091bc <ddr3TipDynamicReadLeveling+0x5f0>)
40008f76:	781b      	ldrb	r3, [r3, #0]
40008f78:	2b03      	cmp	r3, #3
40008f7a:	f200 8198 	bhi.w	400092ae <ddr3TipDynamicReadLeveling+0x6e2>
40008f7e:	4890      	ldr	r0, [pc, #576]	; (400091c0 <ddr3TipDynamicReadLeveling+0x5f4>)
40008f80:	f005 fa30 	bl	4000e3e4 <mvPrintf>
40008f84:	e193      	b.n	400092ae <ddr3TipDynamicReadLeveling+0x6e2>
40008f86:	f8d8 3000 	ldr.w	r3, [r8]
40008f8a:	781b      	ldrb	r3, [r3, #0]
40008f8c:	07de      	lsls	r6, r3, #31
40008f8e:	d517      	bpl.n	40008fc0 <ddr3TipDynamicReadLeveling+0x3f4>
40008f90:	2100      	movs	r1, #0
40008f92:	ab13      	add	r3, sp, #76	; 0x4c
40008f94:	4620      	mov	r0, r4
40008f96:	9300      	str	r3, [sp, #0]
40008f98:	460a      	mov	r2, r1
40008f9a:	2304      	movs	r3, #4
40008f9c:	9301      	str	r3, [sp, #4]
40008f9e:	f241 0330 	movw	r3, #4144	; 0x1030
40008fa2:	f7fb fbd7 	bl	40004754 <mvHwsDdr3TipIFRead>
40008fa6:	6028      	str	r0, [r5, #0]
40008fa8:	2800      	cmp	r0, #0
40008faa:	f040 8089 	bne.w	400090c0 <ddr3TipDynamicReadLeveling+0x4f4>
40008fae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
40008fb0:	b133      	cbz	r3, 40008fc0 <ddr3TipDynamicReadLeveling+0x3f4>
40008fb2:	4b82      	ldr	r3, [pc, #520]	; (400091bc <ddr3TipDynamicReadLeveling+0x5f0>)
40008fb4:	781b      	ldrb	r3, [r3, #0]
40008fb6:	2b03      	cmp	r3, #3
40008fb8:	d802      	bhi.n	40008fc0 <ddr3TipDynamicReadLeveling+0x3f4>
40008fba:	4882      	ldr	r0, [pc, #520]	; (400091c4 <ddr3TipDynamicReadLeveling+0x5f8>)
40008fbc:	f005 fa12 	bl	4000e3e4 <mvPrintf>
40008fc0:	f8df 9228 	ldr.w	r9, [pc, #552]	; 400091ec <ddr3TipDynamicReadLeveling+0x620>
40008fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
40008fc8:	2200      	movs	r2, #0
40008fca:	9300      	str	r3, [sp, #0]
40008fcc:	9301      	str	r3, [sp, #4]
40008fce:	4620      	mov	r0, r4
40008fd0:	2101      	movs	r1, #1
40008fd2:	464b      	mov	r3, r9
40008fd4:	f7fb f914 	bl	40004200 <mvHwsDdr3TipIFWrite>
40008fd8:	f8df a1f4 	ldr.w	sl, [pc, #500]	; 400091d0 <ddr3TipDynamicReadLeveling+0x604>
40008fdc:	4602      	mov	r2, r0
40008fde:	6028      	str	r0, [r5, #0]
40008fe0:	2800      	cmp	r0, #0
40008fe2:	d131      	bne.n	40009048 <ddr3TipDynamicReadLeveling+0x47c>
40008fe4:	4b74      	ldr	r3, [pc, #464]	; (400091b8 <ddr3TipDynamicReadLeveling+0x5ec>)
40008fe6:	2601      	movs	r6, #1
40008fe8:	4620      	mov	r0, r4
40008fea:	e88d 0240 	stmia.w	sp, {r6, r9}
40008fee:	4631      	mov	r1, r6
40008ff0:	9302      	str	r3, [sp, #8]
40008ff2:	4613      	mov	r3, r2
40008ff4:	f7fb fc64 	bl	400048c0 <ddr3TipIfPolling>
40008ff8:	1e02      	subs	r2, r0, #0
40008ffa:	d008      	beq.n	4000900e <ddr3TipDynamicReadLeveling+0x442>
40008ffc:	4b6f      	ldr	r3, [pc, #444]	; (400091bc <ddr3TipDynamicReadLeveling+0x5f0>)
40008ffe:	781b      	ldrb	r3, [r3, #0]
40009000:	2b03      	cmp	r3, #3
40009002:	f200 8157 	bhi.w	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
40009006:	4870      	ldr	r0, [pc, #448]	; (400091c8 <ddr3TipDynamicReadLeveling+0x5fc>)
40009008:	f005 f9ec 	bl	4000e3e4 <mvPrintf>
4000900c:	e152      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
4000900e:	f04f 33ff 	mov.w	r3, #4294967295
40009012:	4620      	mov	r0, r4
40009014:	9301      	str	r3, [sp, #4]
40009016:	4631      	mov	r1, r6
40009018:	f241 6330 	movw	r3, #5680	; 0x1630
4000901c:	9200      	str	r2, [sp, #0]
4000901e:	f7fb f8ef 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009022:	6028      	str	r0, [r5, #0]
40009024:	b980      	cbnz	r0, 40009048 <ddr3TipDynamicReadLeveling+0x47c>
40009026:	f8d8 3000 	ldr.w	r3, [r8]
4000902a:	781b      	ldrb	r3, [r3, #0]
4000902c:	07d8      	lsls	r0, r3, #31
4000902e:	d56c      	bpl.n	4000910a <ddr3TipDynamicReadLeveling+0x53e>
40009030:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
40009034:	f04f 0900 	mov.w	r9, #0
40009038:	4623      	mov	r3, r4
4000903a:	464e      	mov	r6, r9
4000903c:	f8df b178 	ldr.w	fp, [pc, #376]	; 400091b8 <ddr3TipDynamicReadLeveling+0x5ec>
40009040:	4654      	mov	r4, sl
40009042:	46ca      	mov	sl, r9
40009044:	4699      	mov	r9, r3
40009046:	e04e      	b.n	400090e6 <ddr3TipDynamicReadLeveling+0x51a>
40009048:	f002 fe88 	bl	4000bd5c <gtBreakOnFail>
4000904c:	f8da 6000 	ldr.w	r6, [sl]
40009050:	e130      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
40009052:	4b58      	ldr	r3, [pc, #352]	; (400091b4 <ddr3TipDynamicReadLeveling+0x5e8>)
40009054:	f7fb f8d4 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009058:	6028      	str	r0, [r5, #0]
4000905a:	2800      	cmp	r0, #0
4000905c:	d0e3      	beq.n	40009026 <ddr3TipDynamicReadLeveling+0x45a>
4000905e:	f002 fe7d 	bl	4000bd5c <gtBreakOnFail>
40009062:	f8d9 6000 	ldr.w	r6, [r9]
40009066:	e125      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
40009068:	f8d8 3000 	ldr.w	r3, [r8]
4000906c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009070:	fa43 f306 	asr.w	r3, r3, r6
40009074:	07d9      	lsls	r1, r3, #31
40009076:	d534      	bpl.n	400090e2 <ddr3TipDynamicReadLeveling+0x516>
40009078:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000907c:	9300      	str	r3, [sp, #0]
4000907e:	8822      	ldrh	r2, [r4, #0]
40009080:	2100      	movs	r1, #0
40009082:	4648      	mov	r0, r9
40009084:	f8cd b008 	str.w	fp, [sp, #8]
40009088:	9201      	str	r2, [sp, #4]
4000908a:	460a      	mov	r2, r1
4000908c:	f7fb fc18 	bl	400048c0 <ddr3TipIfPolling>
40009090:	1e01      	subs	r1, r0, #0
40009092:	d00a      	beq.n	400090aa <ddr3TipDynamicReadLeveling+0x4de>
40009094:	4a49      	ldr	r2, [pc, #292]	; (400091bc <ddr3TipDynamicReadLeveling+0x5f0>)
40009096:	7813      	ldrb	r3, [r2, #0]
40009098:	2b03      	cmp	r3, #3
4000909a:	d820      	bhi.n	400090de <ddr3TipDynamicReadLeveling+0x512>
4000909c:	484b      	ldr	r0, [pc, #300]	; (400091cc <ddr3TipDynamicReadLeveling+0x600>)
4000909e:	2100      	movs	r1, #0
400090a0:	683a      	ldr	r2, [r7, #0]
400090a2:	4633      	mov	r3, r6
400090a4:	f005 f99e 	bl	4000e3e4 <mvPrintf>
400090a8:	e019      	b.n	400090de <ddr3TipDynamicReadLeveling+0x512>
400090aa:	8823      	ldrh	r3, [r4, #0]
400090ac:	aa13      	add	r2, sp, #76	; 0x4c
400090ae:	4648      	mov	r0, r9
400090b0:	9200      	str	r2, [sp, #0]
400090b2:	22ff      	movs	r2, #255	; 0xff
400090b4:	9201      	str	r2, [sp, #4]
400090b6:	460a      	mov	r2, r1
400090b8:	f7fb fb4c 	bl	40004754 <mvHwsDdr3TipIFRead>
400090bc:	6028      	str	r0, [r5, #0]
400090be:	b120      	cbz	r0, 400090ca <ddr3TipDynamicReadLeveling+0x4fe>
400090c0:	f002 fe4c 	bl	4000bd5c <gtBreakOnFail>
400090c4:	4b42      	ldr	r3, [pc, #264]	; (400091d0 <ddr3TipDynamicReadLeveling+0x604>)
400090c6:	681e      	ldr	r6, [r3, #0]
400090c8:	e0f4      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
400090ca:	683b      	ldr	r3, [r7, #0]
400090cc:	2205      	movs	r2, #5
400090ce:	a916      	add	r1, sp, #88	; 0x58
400090d0:	fb02 1303 	mla	r3, r2, r3, r1
400090d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
400090d6:	199b      	adds	r3, r3, r6
400090d8:	f803 2c20 	strb.w	r2, [r3, #-32]
400090dc:	e001      	b.n	400090e2 <ddr3TipDynamicReadLeveling+0x516>
400090de:	f04f 0a01 	mov.w	sl, #1
400090e2:	3601      	adds	r6, #1
400090e4:	3402      	adds	r4, #2
400090e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
400090e8:	4296      	cmp	r6, r2
400090ea:	d3bd      	bcc.n	40009068 <ddr3TipDynamicReadLeveling+0x49c>
400090ec:	464c      	mov	r4, r9
400090ee:	46d1      	mov	r9, sl
400090f0:	f1ba 0f00 	cmp.w	sl, #0
400090f4:	d009      	beq.n	4000910a <ddr3TipDynamicReadLeveling+0x53e>
400090f6:	4b37      	ldr	r3, [pc, #220]	; (400091d4 <ddr3TipDynamicReadLeveling+0x608>)
400090f8:	2200      	movs	r2, #0
400090fa:	4e37      	ldr	r6, [pc, #220]	; (400091d8 <ddr3TipDynamicReadLeveling+0x60c>)
400090fc:	781b      	ldrb	r3, [r3, #0]
400090fe:	54f2      	strb	r2, [r6, r3]
40009100:	4b36      	ldr	r3, [pc, #216]	; (400091dc <ddr3TipDynamicReadLeveling+0x610>)
40009102:	681b      	ldr	r3, [r3, #0]
40009104:	2b00      	cmp	r3, #0
40009106:	f000 80d4 	beq.w	400092b2 <ddr3TipDynamicReadLeveling+0x6e6>
4000910a:	4b2c      	ldr	r3, [pc, #176]	; (400091bc <ddr3TipDynamicReadLeveling+0x5f0>)
4000910c:	781b      	ldrb	r3, [r3, #0]
4000910e:	2b02      	cmp	r3, #2
40009110:	d802      	bhi.n	40009118 <ddr3TipDynamicReadLeveling+0x54c>
40009112:	4833      	ldr	r0, [pc, #204]	; (400091e0 <ddr3TipDynamicReadLeveling+0x614>)
40009114:	f005 f966 	bl	4000e3e4 <mvPrintf>
40009118:	2308      	movs	r3, #8
4000911a:	2200      	movs	r2, #0
4000911c:	9300      	str	r3, [sp, #0]
4000911e:	4620      	mov	r0, r4
40009120:	9301      	str	r3, [sp, #4]
40009122:	2101      	movs	r1, #1
40009124:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009128:	4e29      	ldr	r6, [pc, #164]	; (400091d0 <ddr3TipDynamicReadLeveling+0x604>)
4000912a:	f7fb f869 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000912e:	4602      	mov	r2, r0
40009130:	6028      	str	r0, [r5, #0]
40009132:	bb20      	cbnz	r0, 4000917e <ddr3TipDynamicReadLeveling+0x5b2>
40009134:	f44f 3380 	mov.w	r3, #65536	; 0x10000
40009138:	4620      	mov	r0, r4
4000913a:	9300      	str	r3, [sp, #0]
4000913c:	2101      	movs	r1, #1
4000913e:	9301      	str	r3, [sp, #4]
40009140:	f241 53b4 	movw	r3, #5556	; 0x15b4
40009144:	f7fb f85c 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009148:	4602      	mov	r2, r0
4000914a:	6028      	str	r0, [r5, #0]
4000914c:	b9b8      	cbnz	r0, 4000917e <ddr3TipDynamicReadLeveling+0x5b2>
4000914e:	9000      	str	r0, [sp, #0]
40009150:	2101      	movs	r1, #1
40009152:	4620      	mov	r0, r4
40009154:	f241 6330 	movw	r3, #5680	; 0x1630
40009158:	f04f 39ff 	mov.w	r9, #4294967295
4000915c:	f8cd 9004 	str.w	r9, [sp, #4]
40009160:	f7fb f84e 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009164:	4602      	mov	r2, r0
40009166:	6028      	str	r0, [r5, #0]
40009168:	b948      	cbnz	r0, 4000917e <ddr3TipDynamicReadLeveling+0x5b2>
4000916a:	4620      	mov	r0, r4
4000916c:	2101      	movs	r1, #1
4000916e:	f241 6330 	movw	r3, #5680	; 0x1630
40009172:	e88d 0204 	stmia.w	sp, {r2, r9}
40009176:	f7fb f843 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000917a:	6028      	str	r0, [r5, #0]
4000917c:	b118      	cbz	r0, 40009186 <ddr3TipDynamicReadLeveling+0x5ba>
4000917e:	f002 fded 	bl	4000bd5c <gtBreakOnFail>
40009182:	6836      	ldr	r6, [r6, #0]
40009184:	e096      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
40009186:	683b      	ldr	r3, [r7, #0]
40009188:	3301      	adds	r3, #1
4000918a:	603b      	str	r3, [r7, #0]
4000918c:	683b      	ldr	r3, [r7, #0]
4000918e:	9909      	ldr	r1, [sp, #36]	; 0x24
40009190:	4e14      	ldr	r6, [pc, #80]	; (400091e4 <ddr3TipDynamicReadLeveling+0x618>)
40009192:	428b      	cmp	r3, r1
40009194:	f4ff ad4a 	bcc.w	40008c2c <ddr3TipDynamicReadLeveling+0x60>
40009198:	2300      	movs	r3, #0
4000919a:	4f13      	ldr	r7, [pc, #76]	; (400091e8 <ddr3TipDynamicReadLeveling+0x61c>)
4000919c:	6033      	str	r3, [r6, #0]
4000919e:	f04f 0905 	mov.w	r9, #5
400091a2:	4698      	mov	r8, r3
400091a4:	4625      	mov	r5, r4
400091a6:	e04b      	b.n	40009240 <ddr3TipDynamicReadLeveling+0x674>
400091a8:	683b      	ldr	r3, [r7, #0]
400091aa:	781b      	ldrb	r3, [r3, #0]
400091ac:	07da      	lsls	r2, r3, #31
400091ae:	d544      	bpl.n	4000923a <ddr3TipDynamicReadLeveling+0x66e>
400091b0:	2400      	movs	r4, #0
400091b2:	e03f      	b.n	40009234 <ddr3TipDynamicReadLeveling+0x668>
400091b4:	00018488 	andeq	r8, r1, r8, lsl #9
400091b8:	000f4240 	andeq	r4, pc, r0, asr #4
400091bc:	4001416f 	andmi	r4, r1, pc, ror #2
400091c0:	400105c4 	andmi	r0, r1, r4, asr #11
400091c4:	400105da 	ldrdmi	r0, [r1], -sl
400091c8:	400105f2 	strdmi	r0, [r1], -r2
400091cc:	40010607 	andmi	r0, r1, r7, lsl #12
400091d0:	40020868 	andmi	r0, r2, r8, ror #16
400091d4:	4002096d 	andmi	r0, r2, sp, ror #18
400091d8:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
400091dc:	40020984 	andmi	r0, r2, r4, lsl #19
400091e0:	40010637 	andmi	r0, r1, r7, lsr r6
400091e4:	40020968 	andmi	r0, r2, r8, ror #18
400091e8:	400205d8 	ldrdmi	r0, [r2], -r8
400091ec:	000186d4 	ldrdeq	r8, [r1], -r4
400091f0:	683b      	ldr	r3, [r7, #0]
400091f2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400091f6:	fa43 f304 	asr.w	r3, r3, r4
400091fa:	07db      	lsls	r3, r3, #31
400091fc:	d519      	bpl.n	40009232 <ddr3TipDynamicReadLeveling+0x666>
400091fe:	6833      	ldr	r3, [r6, #0]
40009200:	a916      	add	r1, sp, #88	; 0x58
40009202:	4628      	mov	r0, r5
40009204:	fb09 1203 	mla	r2, r9, r3, r1
40009208:	2b00      	cmp	r3, #0
4000920a:	bf14      	ite	ne
4000920c:	2306      	movne	r3, #6
4000920e:	2302      	moveq	r3, #2
40009210:	1912      	adds	r2, r2, r4
40009212:	f812 2c20 	ldrb.w	r2, [r2, #-32]
40009216:	9302      	str	r3, [sp, #8]
40009218:	f002 011f 	and.w	r1, r2, #31
4000921c:	e88d 0110 	stmia.w	sp, {r4, r8}
40009220:	0952      	lsrs	r2, r2, #5
40009222:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
40009226:	2100      	movs	r1, #0
40009228:	9203      	str	r2, [sp, #12]
4000922a:	460b      	mov	r3, r1
4000922c:	460a      	mov	r2, r1
4000922e:	f7fb fc23 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40009232:	3401      	adds	r4, #1
40009234:	9a0a      	ldr	r2, [sp, #40]	; 0x28
40009236:	4294      	cmp	r4, r2
40009238:	d3da      	bcc.n	400091f0 <ddr3TipDynamicReadLeveling+0x624>
4000923a:	6833      	ldr	r3, [r6, #0]
4000923c:	3301      	adds	r3, #1
4000923e:	6033      	str	r3, [r6, #0]
40009240:	6833      	ldr	r3, [r6, #0]
40009242:	9909      	ldr	r1, [sp, #36]	; 0x24
40009244:	428b      	cmp	r3, r1
40009246:	d3af      	bcc.n	400091a8 <ddr3TipDynamicReadLeveling+0x5dc>
40009248:	4b1c      	ldr	r3, [pc, #112]	; (400092bc <ddr3TipDynamicReadLeveling+0x6f0>)
4000924a:	2100      	movs	r1, #0
4000924c:	462c      	mov	r4, r5
4000924e:	6019      	str	r1, [r3, #0]
40009250:	4b1b      	ldr	r3, [pc, #108]	; (400092c0 <ddr3TipDynamicReadLeveling+0x6f4>)
40009252:	681b      	ldr	r3, [r3, #0]
40009254:	781b      	ldrb	r3, [r3, #0]
40009256:	07d8      	lsls	r0, r3, #31
40009258:	d51a      	bpl.n	40009290 <ddr3TipDynamicReadLeveling+0x6c4>
4000925a:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000925c:	4628      	mov	r0, r5
4000925e:	460a      	mov	r2, r1
40009260:	4d18      	ldr	r5, [pc, #96]	; (400092c4 <ddr3TipDynamicReadLeveling+0x6f8>)
40009262:	9300      	str	r3, [sp, #0]
40009264:	f04f 33ff 	mov.w	r3, #4294967295
40009268:	9301      	str	r3, [sp, #4]
4000926a:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000926e:	f7fa ffc7 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009272:	4601      	mov	r1, r0
40009274:	6028      	str	r0, [r5, #0]
40009276:	b938      	cbnz	r0, 40009288 <ddr3TipDynamicReadLeveling+0x6bc>
40009278:	4b13      	ldr	r3, [pc, #76]	; (400092c8 <ddr3TipDynamicReadLeveling+0x6fc>)
4000927a:	681b      	ldr	r3, [r3, #0]
4000927c:	b143      	cbz	r3, 40009290 <ddr3TipDynamicReadLeveling+0x6c4>
4000927e:	4620      	mov	r0, r4
40009280:	f000 ff34 	bl	4000a0ec <ddr3TipWriteAdditionalOdtSetting>
40009284:	6028      	str	r0, [r5, #0]
40009286:	b118      	cbz	r0, 40009290 <ddr3TipDynamicReadLeveling+0x6c4>
40009288:	f002 fd68 	bl	4000bd5c <gtBreakOnFail>
4000928c:	682e      	ldr	r6, [r5, #0]
4000928e:	e011      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
40009290:	4b0b      	ldr	r3, [pc, #44]	; (400092c0 <ddr3TipDynamicReadLeveling+0x6f4>)
40009292:	681b      	ldr	r3, [r3, #0]
40009294:	781e      	ldrb	r6, [r3, #0]
40009296:	f016 0601 	ands.w	r6, r6, #1
4000929a:	d00b      	beq.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
4000929c:	4b0b      	ldr	r3, [pc, #44]	; (400092cc <ddr3TipDynamicReadLeveling+0x700>)
4000929e:	4a0c      	ldr	r2, [pc, #48]	; (400092d0 <ddr3TipDynamicReadLeveling+0x704>)
400092a0:	781b      	ldrb	r3, [r3, #0]
400092a2:	5cd6      	ldrb	r6, [r2, r3]
400092a4:	f1d6 0601 	rsbs	r6, r6, #1
400092a8:	bf38      	it	cc
400092aa:	2600      	movcc	r6, #0
400092ac:	e002      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
400092ae:	2601      	movs	r6, #1
400092b0:	e000      	b.n	400092b4 <ddr3TipDynamicReadLeveling+0x6e8>
400092b2:	4656      	mov	r6, sl
400092b4:	4630      	mov	r0, r6
400092b6:	b017      	add	sp, #92	; 0x5c
400092b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
400092bc:	40020968 	andmi	r0, r2, r8, ror #18
400092c0:	400205d8 	ldrdmi	r0, [r2], -r8
400092c4:	40020868 	andmi	r0, r2, r8, ror #16
400092c8:	40014188 	andmi	r4, r1, r8, lsl #3
400092cc:	4002096d 	andmi	r0, r2, sp, ror #18
400092d0:	400205b8 			; <UNDEFINED> instruction: 0x400205b8

Disassembly of section .text.ddr3TipLegacyDynamicWriteLeveling:

400092d4 <ddr3TipLegacyDynamicWriteLeveling>:
ddr3TipLegacyDynamicWriteLeveling():
400092d4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
400092d6:	4604      	mov	r4, r0
400092d8:	f7ff fc34 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
400092dc:	2300      	movs	r3, #0
400092de:	2101      	movs	r1, #1
400092e0:	461a      	mov	r2, r3
400092e2:	e005      	b.n	400092f0 <ddr3TipLegacyDynamicWriteLeveling+0x1c>
400092e4:	f102 0514 	add.w	r5, r2, #20
400092e8:	3201      	adds	r2, #1
400092ea:	fa01 f505 	lsl.w	r5, r1, r5
400092ee:	432b      	orrs	r3, r5
400092f0:	4282      	cmp	r2, r0
400092f2:	d1f7      	bne.n	400092e4 <ddr3TipLegacyDynamicWriteLeveling+0x10>
400092f4:	4a1e      	ldr	r2, [pc, #120]	; (40009370 <ddr3TipLegacyDynamicWriteLeveling+0x9c>)
400092f6:	6812      	ldr	r2, [r2, #0]
400092f8:	7810      	ldrb	r0, [r2, #0]
400092fa:	f010 0001 	ands.w	r0, r0, #1
400092fe:	d034      	beq.n	4000936a <ddr3TipLegacyDynamicWriteLeveling+0x96>
40009300:	f241 55b0 	movw	r5, #5552	; 0x15b0
40009304:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
40009308:	f043 0308 	orr.w	r3, r3, #8
4000930c:	4620      	mov	r0, r4
4000930e:	9300      	str	r3, [sp, #0]
40009310:	2101      	movs	r1, #1
40009312:	f04f 33ff 	mov.w	r3, #4294967295
40009316:	2200      	movs	r2, #0
40009318:	9301      	str	r3, [sp, #4]
4000931a:	462b      	mov	r3, r5
4000931c:	f7fa ff70 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009320:	4e14      	ldr	r6, [pc, #80]	; (40009374 <ddr3TipLegacyDynamicWriteLeveling+0xa0>)
40009322:	6030      	str	r0, [r6, #0]
40009324:	b940      	cbnz	r0, 40009338 <ddr3TipLegacyDynamicWriteLeveling+0x64>
40009326:	4b14      	ldr	r3, [pc, #80]	; (40009378 <ddr3TipLegacyDynamicWriteLeveling+0xa4>)
40009328:	4621      	mov	r1, r4
4000932a:	b2e0      	uxtb	r0, r4
4000932c:	2214      	movs	r2, #20
4000932e:	681b      	ldr	r3, [r3, #0]
40009330:	4798      	blx	r3
40009332:	4601      	mov	r1, r0
40009334:	6030      	str	r0, [r6, #0]
40009336:	b118      	cbz	r0, 40009340 <ddr3TipLegacyDynamicWriteLeveling+0x6c>
40009338:	f002 fd10 	bl	4000bd5c <gtBreakOnFail>
4000933c:	6830      	ldr	r0, [r6, #0]
4000933e:	e014      	b.n	4000936a <ddr3TipLegacyDynamicWriteLeveling+0x96>
40009340:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
40009344:	e88d 0028 	stmia.w	sp, {r3, r5}
40009348:	4b0c      	ldr	r3, [pc, #48]	; (4000937c <ddr3TipLegacyDynamicWriteLeveling+0xa8>)
4000934a:	4620      	mov	r0, r4
4000934c:	460a      	mov	r2, r1
4000934e:	9302      	str	r3, [sp, #8]
40009350:	460b      	mov	r3, r1
40009352:	f7fb fab5 	bl	400048c0 <ddr3TipIfPolling>
40009356:	2800      	cmp	r0, #0
40009358:	d007      	beq.n	4000936a <ddr3TipLegacyDynamicWriteLeveling+0x96>
4000935a:	4b09      	ldr	r3, [pc, #36]	; (40009380 <ddr3TipLegacyDynamicWriteLeveling+0xac>)
4000935c:	781b      	ldrb	r3, [r3, #0]
4000935e:	2b03      	cmp	r3, #3
40009360:	d802      	bhi.n	40009368 <ddr3TipLegacyDynamicWriteLeveling+0x94>
40009362:	4808      	ldr	r0, [pc, #32]	; (40009384 <ddr3TipLegacyDynamicWriteLeveling+0xb0>)
40009364:	f005 f83e 	bl	4000e3e4 <mvPrintf>
40009368:	2001      	movs	r0, #1
4000936a:	b004      	add	sp, #16
4000936c:	bd70      	pop	{r4, r5, r6, pc}
4000936e:	bf00      	nop
40009370:	400205d8 	ldrdmi	r0, [r2], -r8
40009374:	40020868 	andmi	r0, r2, r8, ror #16
40009378:	40014b04 	andmi	r4, r1, r4, lsl #22
4000937c:	000f4240 	andeq	r4, pc, r0, asr #4
40009380:	4001416f 	andmi	r4, r1, pc, ror #2
40009384:	4001064f 	andmi	r0, r1, pc, asr #12

Disassembly of section .text.ddr3TipLegacyDynamicReadLeveling:

40009388 <ddr3TipLegacyDynamicReadLeveling>:
ddr3TipLegacyDynamicReadLeveling():
40009388:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000938a:	4604      	mov	r4, r0
4000938c:	f7ff fbda 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
40009390:	2300      	movs	r3, #0
40009392:	2101      	movs	r1, #1
40009394:	461a      	mov	r2, r3
40009396:	e005      	b.n	400093a4 <ddr3TipLegacyDynamicReadLeveling+0x1c>
40009398:	f102 0514 	add.w	r5, r2, #20
4000939c:	3201      	adds	r2, #1
4000939e:	fa01 f505 	lsl.w	r5, r1, r5
400093a2:	432b      	orrs	r3, r5
400093a4:	4282      	cmp	r2, r0
400093a6:	d1f7      	bne.n	40009398 <ddr3TipLegacyDynamicReadLeveling+0x10>
400093a8:	f241 55b0 	movw	r5, #5552	; 0x15b0
400093ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
400093b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
400093b4:	4620      	mov	r0, r4
400093b6:	9300      	str	r3, [sp, #0]
400093b8:	2101      	movs	r1, #1
400093ba:	f04f 33ff 	mov.w	r3, #4294967295
400093be:	2200      	movs	r2, #0
400093c0:	9301      	str	r3, [sp, #4]
400093c2:	462b      	mov	r3, r5
400093c4:	f7fa ff1c 	bl	40004200 <mvHwsDdr3TipIFWrite>
400093c8:	4e16      	ldr	r6, [pc, #88]	; (40009424 <ddr3TipLegacyDynamicReadLeveling+0x9c>)
400093ca:	6030      	str	r0, [r6, #0]
400093cc:	b940      	cbnz	r0, 400093e0 <ddr3TipLegacyDynamicReadLeveling+0x58>
400093ce:	4b16      	ldr	r3, [pc, #88]	; (40009428 <ddr3TipLegacyDynamicReadLeveling+0xa0>)
400093d0:	4621      	mov	r1, r4
400093d2:	b2e0      	uxtb	r0, r4
400093d4:	2214      	movs	r2, #20
400093d6:	681b      	ldr	r3, [r3, #0]
400093d8:	4798      	blx	r3
400093da:	4601      	mov	r1, r0
400093dc:	6030      	str	r0, [r6, #0]
400093de:	b118      	cbz	r0, 400093e8 <ddr3TipLegacyDynamicReadLeveling+0x60>
400093e0:	f002 fcbc 	bl	4000bd5c <gtBreakOnFail>
400093e4:	6830      	ldr	r0, [r6, #0]
400093e6:	e01a      	b.n	4000941e <ddr3TipLegacyDynamicReadLeveling+0x96>
400093e8:	4b10      	ldr	r3, [pc, #64]	; (4000942c <ddr3TipLegacyDynamicReadLeveling+0xa4>)
400093ea:	681b      	ldr	r3, [r3, #0]
400093ec:	7818      	ldrb	r0, [r3, #0]
400093ee:	f010 0001 	ands.w	r0, r0, #1
400093f2:	d014      	beq.n	4000941e <ddr3TipLegacyDynamicReadLeveling+0x96>
400093f4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
400093f8:	e88d 0028 	stmia.w	sp, {r3, r5}
400093fc:	4b0c      	ldr	r3, [pc, #48]	; (40009430 <ddr3TipLegacyDynamicReadLeveling+0xa8>)
400093fe:	4620      	mov	r0, r4
40009400:	460a      	mov	r2, r1
40009402:	9302      	str	r3, [sp, #8]
40009404:	460b      	mov	r3, r1
40009406:	f7fb fa5b 	bl	400048c0 <ddr3TipIfPolling>
4000940a:	2800      	cmp	r0, #0
4000940c:	d007      	beq.n	4000941e <ddr3TipLegacyDynamicReadLeveling+0x96>
4000940e:	4b09      	ldr	r3, [pc, #36]	; (40009434 <ddr3TipLegacyDynamicReadLeveling+0xac>)
40009410:	781b      	ldrb	r3, [r3, #0]
40009412:	2b03      	cmp	r3, #3
40009414:	d802      	bhi.n	4000941c <ddr3TipLegacyDynamicReadLeveling+0x94>
40009416:	4808      	ldr	r0, [pc, #32]	; (40009438 <ddr3TipLegacyDynamicReadLeveling+0xb0>)
40009418:	f004 ffe4 	bl	4000e3e4 <mvPrintf>
4000941c:	2001      	movs	r0, #1
4000941e:	b004      	add	sp, #16
40009420:	bd70      	pop	{r4, r5, r6, pc}
40009422:	bf00      	nop
40009424:	40020868 	andmi	r0, r2, r8, ror #16
40009428:	40014b04 	andmi	r4, r1, r4, lsl #22
4000942c:	400205d8 	ldrdmi	r0, [r2], -r8
40009430:	000f4240 	andeq	r4, pc, r0, asr #4
40009434:	4001416f 	andmi	r4, r1, pc, ror #2
40009438:	40010671 	andmi	r0, r1, r1, ror r6

Disassembly of section .text.ddr3TipCalcCsMask:

4000943c <ddr3TipCalcCsMask>:
ddr3TipCalcCsMask():
4000943c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
40009440:	460c      	mov	r4, r1
40009442:	2102      	movs	r1, #2
40009444:	461e      	mov	r6, r3
40009446:	4615      	mov	r5, r2
40009448:	f001 fdf0 	bl	4000b02c <ddr3TipDevAttrGet>
4000944c:	4b16      	ldr	r3, [pc, #88]	; (400094a8 <ddr3TipCalcCsMask+0x6c>)
4000944e:	2758      	movs	r7, #88	; 0x58
40009450:	220f      	movs	r2, #15
40009452:	6032      	str	r2, [r6, #0]
40009454:	fa5f fc80 	uxtb.w	ip, r0
40009458:	6818      	ldr	r0, [r3, #0]
4000945a:	2300      	movs	r3, #0
4000945c:	fb07 0404 	mla	r4, r7, r4, r0
40009460:	4619      	mov	r1, r3
40009462:	e011      	b.n	40009488 <ddr3TipCalcCsMask+0x4c>
40009464:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
40009468:	fa47 f703 	asr.w	r7, r7, r3
4000946c:	f017 0f01 	tst.w	r7, #1
40009470:	d009      	beq.n	40009486 <ddr3TipCalcCsMask+0x4a>
40009472:	eb04 1703 	add.w	r7, r4, r3, lsl #4
40009476:	f8d6 8000 	ldr.w	r8, [r6]
4000947a:	793f      	ldrb	r7, [r7, #4]
4000947c:	4339      	orrs	r1, r7
4000947e:	403a      	ands	r2, r7
40009480:	ea28 0707 	bic.w	r7, r8, r7
40009484:	6037      	str	r7, [r6, #0]
40009486:	3301      	adds	r3, #1
40009488:	4563      	cmp	r3, ip
4000948a:	d3eb      	bcc.n	40009464 <ddr3TipCalcCsMask+0x28>
4000948c:	4291      	cmp	r1, r2
4000948e:	d108      	bne.n	400094a2 <ddr3TipCalcCsMask+0x66>
40009490:	2301      	movs	r3, #1
40009492:	fa03 f505 	lsl.w	r5, r3, r5
40009496:	6833      	ldr	r3, [r6, #0]
40009498:	ea63 0505 	orn	r5, r3, r5
4000949c:	f005 050f 	and.w	r5, r5, #15
400094a0:	6035      	str	r5, [r6, #0]
400094a2:	2000      	movs	r0, #0
400094a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
400094a8:	400205d8 	ldrdmi	r0, [r2], -r8

Disassembly of section .text.ddr3TipDynamicWriteLeveling:

400094ac <ddr3TipDynamicWriteLeveling>:
ddr3TipDynamicWriteLeveling():
400094ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
400094b0:	2500      	movs	r5, #0
400094b2:	b09b      	sub	sp, #108	; 0x6c
400094b4:	2214      	movs	r2, #20
400094b6:	4629      	mov	r1, r5
400094b8:	4604      	mov	r4, r0
400094ba:	a80a      	add	r0, sp, #40	; 0x28
400094bc:	9514      	str	r5, [sp, #80]	; 0x50
400094be:	9516      	str	r5, [sp, #88]	; 0x58
400094c0:	9517      	str	r5, [sp, #92]	; 0x5c
400094c2:	f004 fe15 	bl	4000e0f0 <memset>
400094c6:	f7fe fb21 	bl	40007b0c <ddr3TipGetMaskResultsPupRegMap>
400094ca:	9519      	str	r5, [sp, #100]	; 0x64
400094cc:	9004      	str	r0, [sp, #16]
400094ce:	4620      	mov	r0, r4
400094d0:	f7ff fb38 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
400094d4:	2102      	movs	r1, #2
400094d6:	9006      	str	r0, [sp, #24]
400094d8:	4620      	mov	r0, r4
400094da:	f001 fda7 	bl	4000b02c <ddr3TipDevAttrGet>
400094de:	4b66      	ldr	r3, [pc, #408]	; (40009678 <ddr3TipDynamicWriteLeveling+0x1cc>)
400094e0:	681b      	ldr	r3, [r3, #0]
400094e2:	781b      	ldrb	r3, [r3, #0]
400094e4:	07da      	lsls	r2, r3, #31
400094e6:	b2c0      	uxtb	r0, r0
400094e8:	9005      	str	r0, [sp, #20]
400094ea:	d546      	bpl.n	4000957a <ddr3TipDynamicWriteLeveling+0xce>
400094ec:	4b63      	ldr	r3, [pc, #396]	; (4000967c <ddr3TipDynamicWriteLeveling+0x1d0>)
400094ee:	2101      	movs	r1, #1
400094f0:	4a63      	ldr	r2, [pc, #396]	; (40009680 <ddr3TipDynamicWriteLeveling+0x1d4>)
400094f2:	4620      	mov	r0, r4
400094f4:	f04f 36ff 	mov.w	r6, #4294967295
400094f8:	781b      	ldrb	r3, [r3, #0]
400094fa:	54d1      	strb	r1, [r2, r3]
400094fc:	4629      	mov	r1, r5
400094fe:	ab16      	add	r3, sp, #88	; 0x58
40009500:	462a      	mov	r2, r5
40009502:	9300      	str	r3, [sp, #0]
40009504:	f241 5338 	movw	r3, #5432	; 0x1538
40009508:	9601      	str	r6, [sp, #4]
4000950a:	f7fb f923 	bl	40004754 <mvHwsDdr3TipIFRead>
4000950e:	4d5d      	ldr	r5, [pc, #372]	; (40009684 <ddr3TipDynamicWriteLeveling+0x1d8>)
40009510:	4601      	mov	r1, r0
40009512:	6028      	str	r0, [r5, #0]
40009514:	2800      	cmp	r0, #0
40009516:	f040 8433 	bne.w	40009d80 <ddr3TipDynamicWriteLeveling+0x8d4>
4000951a:	ab17      	add	r3, sp, #92	; 0x5c
4000951c:	460a      	mov	r2, r1
4000951e:	e88d 0048 	stmia.w	sp, {r3, r6}
40009522:	4620      	mov	r0, r4
40009524:	f241 533c 	movw	r3, #5436	; 0x153c
40009528:	f7fb f914 	bl	40004754 <mvHwsDdr3TipIFRead>
4000952c:	4601      	mov	r1, r0
4000952e:	6028      	str	r0, [r5, #0]
40009530:	2800      	cmp	r0, #0
40009532:	f040 8425 	bne.w	40009d80 <ddr3TipDynamicWriteLeveling+0x8d4>
40009536:	ab14      	add	r3, sp, #80	; 0x50
40009538:	4620      	mov	r0, r4
4000953a:	e88d 0048 	stmia.w	sp, {r3, r6}
4000953e:	460a      	mov	r2, r1
40009540:	f241 63d8 	movw	r3, #5848	; 0x16d8
40009544:	f7fb f906 	bl	40004754 <mvHwsDdr3TipIFRead>
40009548:	4606      	mov	r6, r0
4000954a:	6028      	str	r0, [r5, #0]
4000954c:	2800      	cmp	r0, #0
4000954e:	f040 8417 	bne.w	40009d80 <ddr3TipDynamicWriteLeveling+0x8d4>
40009552:	4620      	mov	r0, r4
40009554:	4631      	mov	r1, r6
40009556:	f001 fd69 	bl	4000b02c <ddr3TipDevAttrGet>
4000955a:	2802      	cmp	r0, #2
4000955c:	d80d      	bhi.n	4000957a <ddr3TipDynamicWriteLeveling+0xce>
4000955e:	2308      	movs	r3, #8
40009560:	4620      	mov	r0, r4
40009562:	9301      	str	r3, [sp, #4]
40009564:	4631      	mov	r1, r6
40009566:	4632      	mov	r2, r6
40009568:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000956c:	9600      	str	r6, [sp, #0]
4000956e:	f7fa fe47 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009572:	6028      	str	r0, [r5, #0]
40009574:	2800      	cmp	r0, #0
40009576:	f040 8403 	bne.w	40009d80 <ddr3TipDynamicWriteLeveling+0x8d4>
4000957a:	250a      	movs	r5, #10
4000957c:	4f3e      	ldr	r7, [pc, #248]	; (40009678 <ddr3TipDynamicWriteLeveling+0x1cc>)
4000957e:	4e42      	ldr	r6, [pc, #264]	; (40009688 <ddr3TipDynamicWriteLeveling+0x1dc>)
40009580:	f640 781f 	movw	r8, #3871	; 0xf1f
40009584:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 40009684 <ddr3TipDynamicWriteLeveling+0x1d8>
40009588:	e00f      	b.n	400095aa <ddr3TipDynamicWriteLeveling+0xfe>
4000958a:	2100      	movs	r1, #0
4000958c:	4620      	mov	r0, r4
4000958e:	f241 4318 	movw	r3, #5144	; 0x1418
40009592:	e88d 0140 	stmia.w	sp, {r6, r8}
40009596:	460a      	mov	r2, r1
40009598:	f7fa fe32 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000959c:	f8c9 0000 	str.w	r0, [r9]
400095a0:	2800      	cmp	r0, #0
400095a2:	f040 838e 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
400095a6:	3d01      	subs	r5, #1
400095a8:	d004      	beq.n	400095b4 <ddr3TipDynamicWriteLeveling+0x108>
400095aa:	683b      	ldr	r3, [r7, #0]
400095ac:	781b      	ldrb	r3, [r3, #0]
400095ae:	07db      	lsls	r3, r3, #31
400095b0:	d5f9      	bpl.n	400095a6 <ddr3TipDynamicWriteLeveling+0xfa>
400095b2:	e7ea      	b.n	4000958a <ddr3TipDynamicWriteLeveling+0xde>
400095b4:	4b30      	ldr	r3, [pc, #192]	; (40009678 <ddr3TipDynamicWriteLeveling+0x1cc>)
400095b6:	681b      	ldr	r3, [r3, #0]
400095b8:	781b      	ldrb	r3, [r3, #0]
400095ba:	07d8      	lsls	r0, r3, #31
400095bc:	d513      	bpl.n	400095e6 <ddr3TipDynamicWriteLeveling+0x13a>
400095be:	4b33      	ldr	r3, [pc, #204]	; (4000968c <ddr3TipDynamicWriteLeveling+0x1e0>)
400095c0:	211f      	movs	r1, #31
400095c2:	f241 4218 	movw	r2, #5144	; 0x1418
400095c6:	4620      	mov	r0, r4
400095c8:	e88d 000e 	stmia.w	sp, {r1, r2, r3}
400095cc:	4629      	mov	r1, r5
400095ce:	462a      	mov	r2, r5
400095d0:	462b      	mov	r3, r5
400095d2:	f7fb f975 	bl	400048c0 <ddr3TipIfPolling>
400095d6:	b130      	cbz	r0, 400095e6 <ddr3TipDynamicWriteLeveling+0x13a>
400095d8:	4b2d      	ldr	r3, [pc, #180]	; (40009690 <ddr3TipDynamicWriteLeveling+0x1e4>)
400095da:	781b      	ldrb	r3, [r3, #0]
400095dc:	2b03      	cmp	r3, #3
400095de:	d802      	bhi.n	400095e6 <ddr3TipDynamicWriteLeveling+0x13a>
400095e0:	482c      	ldr	r0, [pc, #176]	; (40009694 <ddr3TipDynamicWriteLeveling+0x1e8>)
400095e2:	f004 feff 	bl	4000e3e4 <mvPrintf>
400095e6:	4b2c      	ldr	r3, [pc, #176]	; (40009698 <ddr3TipDynamicWriteLeveling+0x1ec>)
400095e8:	2200      	movs	r2, #0
400095ea:	4d26      	ldr	r5, [pc, #152]	; (40009684 <ddr3TipDynamicWriteLeveling+0x1d8>)
400095ec:	4691      	mov	r9, r2
400095ee:	4f22      	ldr	r7, [pc, #136]	; (40009678 <ddr3TipDynamicWriteLeveling+0x1cc>)
400095f0:	601a      	str	r2, [r3, #0]
400095f2:	4698      	mov	r8, r3
400095f4:	e310      	b.n	40009c18 <ddr3TipDynamicWriteLeveling+0x76c>
400095f6:	f44f 5384 	mov.w	r3, #4224	; 0x1080
400095fa:	a919      	add	r1, sp, #100	; 0x64
400095fc:	9300      	str	r3, [sp, #0]
400095fe:	4620      	mov	r0, r4
40009600:	2204      	movs	r2, #4
40009602:	f44f 5380 	mov.w	r3, #4096	; 0x1000
40009606:	f7fb fd69 	bl	400050dc <ddr3TipWriteMRSCmd>
4000960a:	4601      	mov	r1, r0
4000960c:	6028      	str	r0, [r5, #0]
4000960e:	2800      	cmp	r0, #0
40009610:	f040 8357 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
40009614:	683b      	ldr	r3, [r7, #0]
40009616:	781b      	ldrb	r3, [r3, #0]
40009618:	07db      	lsls	r3, r3, #31
4000961a:	d505      	bpl.n	40009628 <ddr3TipDynamicWriteLeveling+0x17c>
4000961c:	4620      	mov	r0, r4
4000961e:	f8d8 2000 	ldr.w	r2, [r8]
40009622:	ab15      	add	r3, sp, #84	; 0x54
40009624:	f7ff ff0a 	bl	4000943c <ddr3TipCalcCsMask>
40009628:	2100      	movs	r1, #0
4000962a:	4620      	mov	r0, r4
4000962c:	f001 fcfe 	bl	4000b02c <ddr3TipDevAttrGet>
40009630:	2802      	cmp	r0, #2
40009632:	d933      	bls.n	4000969c <ddr3TipDynamicWriteLeveling+0x1f0>
40009634:	f44f 5384 	mov.w	r3, #4224	; 0x1080
40009638:	2204      	movs	r2, #4
4000963a:	9300      	str	r3, [sp, #0]
4000963c:	4620      	mov	r0, r4
4000963e:	a915      	add	r1, sp, #84	; 0x54
40009640:	2380      	movs	r3, #128	; 0x80
40009642:	f7fb fd4b 	bl	400050dc <ddr3TipWriteMRSCmd>
40009646:	4e0f      	ldr	r6, [pc, #60]	; (40009684 <ddr3TipDynamicWriteLeveling+0x1d8>)
40009648:	4602      	mov	r2, r0
4000964a:	6028      	str	r0, [r5, #0]
4000964c:	2800      	cmp	r0, #0
4000964e:	f040 82da 	bne.w	40009c06 <ddr3TipDynamicWriteLeveling+0x75a>
40009652:	f8d8 3000 	ldr.w	r3, [r8]
40009656:	2103      	movs	r1, #3
40009658:	4620      	mov	r0, r4
4000965a:	005b      	lsls	r3, r3, #1
4000965c:	fa01 f303 	lsl.w	r3, r1, r3
40009660:	2101      	movs	r1, #1
40009662:	9300      	str	r3, [sp, #0]
40009664:	230f      	movs	r3, #15
40009666:	9301      	str	r3, [sp, #4]
40009668:	f241 4398 	movw	r3, #5272	; 0x1498
4000966c:	f7fa fdc8 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009670:	6028      	str	r0, [r5, #0]
40009672:	b300      	cbz	r0, 400096b6 <ddr3TipDynamicWriteLeveling+0x20a>
40009674:	e2c7      	b.n	40009c06 <ddr3TipDynamicWriteLeveling+0x75a>
40009676:	bf00      	nop
40009678:	400205d8 	ldrdmi	r0, [r2], -r8
4000967c:	4002096d 	andmi	r0, r2, sp, ror #18
40009680:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40009684:	40020868 	andmi	r0, r2, r8, ror #16
40009688:	fffff002 			; <UNDEFINED> instruction: 0xfffff002
4000968c:	000f4240 	andeq	r4, pc, r0, asr #4
40009690:	4001416f 	andmi	r4, r1, pc, ror #2
40009694:	400106bf 			; <UNDEFINED> instruction: 0x400106bf
40009698:	40020968 	andmi	r0, r2, r8, ror #18
4000969c:	f241 23c4 	movw	r3, #4804	; 0x12c4
400096a0:	4620      	mov	r0, r4
400096a2:	9300      	str	r3, [sp, #0]
400096a4:	a915      	add	r1, sp, #84	; 0x54
400096a6:	2204      	movs	r2, #4
400096a8:	23c0      	movs	r3, #192	; 0xc0
400096aa:	f7fb fd17 	bl	400050dc <ddr3TipWriteMRSCmd>
400096ae:	6028      	str	r0, [r5, #0]
400096b0:	2800      	cmp	r0, #0
400096b2:	f040 8306 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
400096b6:	f7fe fa29 	bl	40007b0c <ddr3TipGetMaskResultsPupRegMap>
400096ba:	2601      	movs	r6, #1
400096bc:	9007      	str	r0, [sp, #28]
400096be:	f7fe fa13 	bl	40007ae8 <ddr3TipGetMaskResultsDqReg>
400096c2:	2102      	movs	r1, #2
400096c4:	9009      	str	r0, [sp, #36]	; 0x24
400096c6:	4620      	mov	r0, r4
400096c8:	f001 fcb0 	bl	4000b02c <ddr3TipDevAttrGet>
400096cc:	2305      	movs	r3, #5
400096ce:	2200      	movs	r2, #0
400096d0:	9301      	str	r3, [sp, #4]
400096d2:	4631      	mov	r1, r6
400096d4:	f241 53b8 	movw	r3, #5560	; 0x15b8
400096d8:	9600      	str	r6, [sp, #0]
400096da:	b2c0      	uxtb	r0, r0
400096dc:	9008      	str	r0, [sp, #32]
400096de:	4620      	mov	r0, r4
400096e0:	f7fa fd8e 	bl	40004200 <mvHwsDdr3TipIFWrite>
400096e4:	4602      	mov	r2, r0
400096e6:	6028      	str	r0, [r5, #0]
400096e8:	2800      	cmp	r0, #0
400096ea:	f040 80cd 	bne.w	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
400096ee:	2350      	movs	r3, #80	; 0x50
400096f0:	f04f 0aff 	mov.w	sl, #255	; 0xff
400096f4:	4620      	mov	r0, r4
400096f6:	e88d 0408 	stmia.w	sp, {r3, sl}
400096fa:	4631      	mov	r1, r6
400096fc:	f241 63ac 	movw	r3, #5804	; 0x16ac
40009700:	f7fa fd7e 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009704:	4602      	mov	r2, r0
40009706:	6028      	str	r0, [r5, #0]
40009708:	2800      	cmp	r0, #0
4000970a:	f040 80bd 	bne.w	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
4000970e:	235c      	movs	r3, #92	; 0x5c
40009710:	4620      	mov	r0, r4
40009712:	e88d 0408 	stmia.w	sp, {r3, sl}
40009716:	4631      	mov	r1, r6
40009718:	f241 63ac 	movw	r3, #5804	; 0x16ac
4000971c:	f7fa fd70 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009720:	4602      	mov	r2, r0
40009722:	6028      	str	r0, [r5, #0]
40009724:	2800      	cmp	r0, #0
40009726:	f040 80af 	bne.w	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
4000972a:	4ba5      	ldr	r3, [pc, #660]	; (400099c0 <ddr3TipDynamicWriteLeveling+0x514>)
4000972c:	4620      	mov	r0, r4
4000972e:	f8df c2b0 	ldr.w	ip, [pc, #688]	; 400099e0 <ddr3TipDynamicWriteLeveling+0x534>
40009732:	4631      	mov	r1, r6
40009734:	e88d 1008 	stmia.w	sp, {r3, ip}
40009738:	f241 0334 	movw	r3, #4148	; 0x1034
4000973c:	f7fa fd60 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009740:	4602      	mov	r2, r0
40009742:	6028      	str	r0, [r5, #0]
40009744:	2800      	cmp	r0, #0
40009746:	f040 809f 	bne.w	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
4000974a:	f8df e298 	ldr.w	lr, [pc, #664]	; 400099e4 <ddr3TipDynamicWriteLeveling+0x538>
4000974e:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
40009752:	4620      	mov	r0, r4
40009754:	4631      	mov	r1, r6
40009756:	e88d 4008 	stmia.w	sp, {r3, lr}
4000975a:	f241 033c 	movw	r3, #4156	; 0x103c
4000975e:	f7fa fd4f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009762:	4602      	mov	r2, r0
40009764:	6028      	str	r0, [r5, #0]
40009766:	2800      	cmp	r0, #0
40009768:	f040 808e 	bne.w	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
4000976c:	2380      	movs	r3, #128	; 0x80
4000976e:	f64f 7bff 	movw	fp, #65535	; 0xffff
40009772:	4620      	mov	r0, r4
40009774:	e88d 0808 	stmia.w	sp, {r3, fp}
40009778:	4631      	mov	r1, r6
4000977a:	f241 03b4 	movw	r3, #4276	; 0x10b4
4000977e:	f7fa fd3f 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009782:	4602      	mov	r2, r0
40009784:	6028      	str	r0, [r5, #0]
40009786:	2800      	cmp	r0, #0
40009788:	d17e      	bne.n	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
4000978a:	2314      	movs	r3, #20
4000978c:	4620      	mov	r0, r4
4000978e:	e88d 0408 	stmia.w	sp, {r3, sl}
40009792:	4631      	mov	r1, r6
40009794:	f241 03f8 	movw	r3, #4344	; 0x10f8
40009798:	f7fa fd32 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000979c:	4602      	mov	r2, r0
4000979e:	6028      	str	r0, [r5, #0]
400097a0:	2800      	cmp	r0, #0
400097a2:	d171      	bne.n	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
400097a4:	f64f 735c 	movw	r3, #65372	; 0xff5c
400097a8:	4620      	mov	r0, r4
400097aa:	e88d 0808 	stmia.w	sp, {r3, fp}
400097ae:	4631      	mov	r1, r6
400097b0:	f241 63ac 	movw	r3, #5804	; 0x16ac
400097b4:	f7fa fd24 	bl	40004200 <mvHwsDdr3TipIFWrite>
400097b8:	6028      	str	r0, [r5, #0]
400097ba:	2800      	cmp	r0, #0
400097bc:	d164      	bne.n	40009888 <ddr3TipDynamicWriteLeveling+0x3dc>
400097be:	4606      	mov	r6, r0
400097c0:	f04f 7a80 	mov.w	sl, #16777216	; 0x1000000
400097c4:	9809      	ldr	r0, [sp, #36]	; 0x24
400097c6:	2101      	movs	r1, #1
400097c8:	2200      	movs	r2, #0
400097ca:	5b83      	ldrh	r3, [r0, r6]
400097cc:	4620      	mov	r0, r4
400097ce:	f8cd a000 	str.w	sl, [sp]
400097d2:	f8cd a004 	str.w	sl, [sp, #4]
400097d6:	f7fa fd13 	bl	40004200 <mvHwsDdr3TipIFWrite>
400097da:	6028      	str	r0, [r5, #0]
400097dc:	2800      	cmp	r0, #0
400097de:	d13f      	bne.n	40009860 <ddr3TipDynamicWriteLeveling+0x3b4>
400097e0:	3602      	adds	r6, #2
400097e2:	2e50      	cmp	r6, #80	; 0x50
400097e4:	d1ee      	bne.n	400097c4 <ddr3TipDynamicWriteLeveling+0x318>
400097e6:	f8dd a01c 	ldr.w	sl, [sp, #28]
400097ea:	4623      	mov	r3, r4
400097ec:	4606      	mov	r6, r0
400097ee:	f04f 7b80 	mov.w	fp, #16777216	; 0x1000000
400097f2:	4654      	mov	r4, sl
400097f4:	46ca      	mov	sl, r9
400097f6:	4699      	mov	r9, r3
400097f8:	e014      	b.n	40009824 <ddr3TipDynamicWriteLeveling+0x378>
400097fa:	f834 3b02 	ldrh.w	r3, [r4], #2
400097fe:	4648      	mov	r0, r9
40009800:	2101      	movs	r1, #1
40009802:	2200      	movs	r2, #0
40009804:	f8cd b000 	str.w	fp, [sp]
40009808:	f8cd b004 	str.w	fp, [sp, #4]
4000980c:	f7fa fcf8 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009810:	6028      	str	r0, [r5, #0]
40009812:	b130      	cbz	r0, 40009822 <ddr3TipDynamicWriteLeveling+0x376>
40009814:	f002 faa2 	bl	4000bd5c <gtBreakOnFail>
40009818:	4a6a      	ldr	r2, [pc, #424]	; (400099c4 <ddr3TipDynamicWriteLeveling+0x518>)
4000981a:	464c      	mov	r4, r9
4000981c:	46d1      	mov	r9, sl
4000981e:	6816      	ldr	r6, [r2, #0]
40009820:	e037      	b.n	40009892 <ddr3TipDynamicWriteLeveling+0x3e6>
40009822:	3601      	adds	r6, #1
40009824:	9b08      	ldr	r3, [sp, #32]
40009826:	429e      	cmp	r6, r3
40009828:	d3e7      	bcc.n	400097fa <ddr3TipDynamicWriteLeveling+0x34e>
4000982a:	2600      	movs	r6, #0
4000982c:	464c      	mov	r4, r9
4000982e:	46d1      	mov	r9, sl
40009830:	46b2      	mov	sl, r6
40009832:	e01b      	b.n	4000986c <ddr3TipDynamicWriteLeveling+0x3c0>
40009834:	683b      	ldr	r3, [r7, #0]
40009836:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000983a:	fa43 f306 	asr.w	r3, r3, r6
4000983e:	07d8      	lsls	r0, r3, #31
40009840:	d513      	bpl.n	4000986a <ddr3TipDynamicWriteLeveling+0x3be>
40009842:	9807      	ldr	r0, [sp, #28]
40009844:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
40009848:	2101      	movs	r1, #1
4000984a:	f830 3016 	ldrh.w	r3, [r0, r6, lsl #1]
4000984e:	4620      	mov	r0, r4
40009850:	9201      	str	r2, [sp, #4]
40009852:	2200      	movs	r2, #0
40009854:	f8cd a000 	str.w	sl, [sp]
40009858:	f7fa fcd2 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000985c:	6028      	str	r0, [r5, #0]
4000985e:	b120      	cbz	r0, 4000986a <ddr3TipDynamicWriteLeveling+0x3be>
40009860:	f002 fa7c 	bl	4000bd5c <gtBreakOnFail>
40009864:	4957      	ldr	r1, [pc, #348]	; (400099c4 <ddr3TipDynamicWriteLeveling+0x518>)
40009866:	680e      	ldr	r6, [r1, #0]
40009868:	e013      	b.n	40009892 <ddr3TipDynamicWriteLeveling+0x3e6>
4000986a:	3601      	adds	r6, #1
4000986c:	9a08      	ldr	r2, [sp, #32]
4000986e:	4296      	cmp	r6, r2
40009870:	d1e0      	bne.n	40009834 <ddr3TipDynamicWriteLeveling+0x388>
40009872:	2101      	movs	r1, #1
40009874:	4620      	mov	r0, r4
40009876:	2200      	movs	r2, #0
40009878:	f241 63dc 	movw	r3, #5852	; 0x16dc
4000987c:	9100      	str	r1, [sp, #0]
4000987e:	9101      	str	r1, [sp, #4]
40009880:	f7fa fcbe 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009884:	6028      	str	r0, [r5, #0]
40009886:	b118      	cbz	r0, 40009890 <ddr3TipDynamicWriteLeveling+0x3e4>
40009888:	f002 fa68 	bl	4000bd5c <gtBreakOnFail>
4000988c:	682e      	ldr	r6, [r5, #0]
4000988e:	e000      	b.n	40009892 <ddr3TipDynamicWriteLeveling+0x3e6>
40009890:	4606      	mov	r6, r0
40009892:	f8df a130 	ldr.w	sl, [pc, #304]	; 400099c4 <ddr3TipDynamicWriteLeveling+0x518>
40009896:	602e      	str	r6, [r5, #0]
40009898:	2e00      	cmp	r6, #0
4000989a:	d144      	bne.n	40009926 <ddr3TipDynamicWriteLeveling+0x47a>
4000989c:	4631      	mov	r1, r6
4000989e:	4620      	mov	r0, r4
400098a0:	f001 fbc4 	bl	4000b02c <ddr3TipDevAttrGet>
400098a4:	f8df b130 	ldr.w	fp, [pc, #304]	; 400099d8 <ddr3TipDynamicWriteLeveling+0x52c>
400098a8:	2101      	movs	r1, #1
400098aa:	f241 0330 	movw	r3, #4144	; 0x1030
400098ae:	4632      	mov	r2, r6
400098b0:	9100      	str	r1, [sp, #0]
400098b2:	9101      	str	r1, [sp, #4]
400098b4:	2802      	cmp	r0, #2
400098b6:	bf98      	it	ls
400098b8:	465b      	movls	r3, fp
400098ba:	4620      	mov	r0, r4
400098bc:	f7fa fca0 	bl	40004200 <mvHwsDdr3TipIFWrite>
400098c0:	6028      	str	r0, [r5, #0]
400098c2:	2800      	cmp	r0, #0
400098c4:	d12f      	bne.n	40009926 <ddr3TipDynamicWriteLeveling+0x47a>
400098c6:	4620      	mov	r0, r4
400098c8:	4631      	mov	r1, r6
400098ca:	f001 fbaf 	bl	4000b02c <ddr3TipDevAttrGet>
400098ce:	2802      	cmp	r0, #2
400098d0:	d938      	bls.n	40009944 <ddr3TipDynamicWriteLeveling+0x498>
400098d2:	683b      	ldr	r3, [r7, #0]
400098d4:	781b      	ldrb	r3, [r3, #0]
400098d6:	07d9      	lsls	r1, r3, #31
400098d8:	d534      	bpl.n	40009944 <ddr3TipDynamicWriteLeveling+0x498>
400098da:	4a3b      	ldr	r2, [pc, #236]	; (400099c8 <ddr3TipDynamicWriteLeveling+0x51c>)
400098dc:	2302      	movs	r3, #2
400098de:	4620      	mov	r0, r4
400098e0:	4631      	mov	r1, r6
400098e2:	e88d 0808 	stmia.w	sp, {r3, fp}
400098e6:	9202      	str	r2, [sp, #8]
400098e8:	4632      	mov	r2, r6
400098ea:	f7fa ffe9 	bl	400048c0 <ddr3TipIfPolling>
400098ee:	b140      	cbz	r0, 40009902 <ddr3TipDynamicWriteLeveling+0x456>
400098f0:	4b36      	ldr	r3, [pc, #216]	; (400099cc <ddr3TipDynamicWriteLeveling+0x520>)
400098f2:	781b      	ldrb	r3, [r3, #0]
400098f4:	2b03      	cmp	r3, #3
400098f6:	d825      	bhi.n	40009944 <ddr3TipDynamicWriteLeveling+0x498>
400098f8:	4835      	ldr	r0, [pc, #212]	; (400099d0 <ddr3TipDynamicWriteLeveling+0x524>)
400098fa:	4649      	mov	r1, r9
400098fc:	f004 fd72 	bl	4000e3e4 <mvPrintf>
40009900:	e020      	b.n	40009944 <ddr3TipDynamicWriteLeveling+0x498>
40009902:	683b      	ldr	r3, [r7, #0]
40009904:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009908:	2b0b      	cmp	r3, #11
4000990a:	d01b      	beq.n	40009944 <ddr3TipDynamicWriteLeveling+0x498>
4000990c:	ab18      	add	r3, sp, #96	; 0x60
4000990e:	4620      	mov	r0, r4
40009910:	9300      	str	r3, [sp, #0]
40009912:	4631      	mov	r1, r6
40009914:	2304      	movs	r3, #4
40009916:	4632      	mov	r2, r6
40009918:	9301      	str	r3, [sp, #4]
4000991a:	f241 0330 	movw	r3, #4144	; 0x1030
4000991e:	f7fa ff19 	bl	40004754 <mvHwsDdr3TipIFRead>
40009922:	6028      	str	r0, [r5, #0]
40009924:	b120      	cbz	r0, 40009930 <ddr3TipDynamicWriteLeveling+0x484>
40009926:	f002 fa19 	bl	4000bd5c <gtBreakOnFail>
4000992a:	f8da 0000 	ldr.w	r0, [sl]
4000992e:	e250      	b.n	40009dd2 <ddr3TipDynamicWriteLeveling+0x926>
40009930:	9a18      	ldr	r2, [sp, #96]	; 0x60
40009932:	b13a      	cbz	r2, 40009944 <ddr3TipDynamicWriteLeveling+0x498>
40009934:	4b25      	ldr	r3, [pc, #148]	; (400099cc <ddr3TipDynamicWriteLeveling+0x520>)
40009936:	781b      	ldrb	r3, [r3, #0]
40009938:	2b03      	cmp	r3, #3
4000993a:	d803      	bhi.n	40009944 <ddr3TipDynamicWriteLeveling+0x498>
4000993c:	4825      	ldr	r0, [pc, #148]	; (400099d4 <ddr3TipDynamicWriteLeveling+0x528>)
4000993e:	4631      	mov	r1, r6
40009940:	f004 fd50 	bl	4000e3e4 <mvPrintf>
40009944:	683b      	ldr	r3, [r7, #0]
40009946:	781b      	ldrb	r3, [r3, #0]
40009948:	07da      	lsls	r2, r3, #31
4000994a:	f140 809f 	bpl.w	40009a8c <ddr3TipDynamicWriteLeveling+0x5e0>
4000994e:	4a1e      	ldr	r2, [pc, #120]	; (400099c8 <ddr3TipDynamicWriteLeveling+0x51c>)
40009950:	2100      	movs	r1, #0
40009952:	4e21      	ldr	r6, [pc, #132]	; (400099d8 <ddr3TipDynamicWriteLeveling+0x52c>)
40009954:	2302      	movs	r3, #2
40009956:	4620      	mov	r0, r4
40009958:	9202      	str	r2, [sp, #8]
4000995a:	460a      	mov	r2, r1
4000995c:	e88d 0048 	stmia.w	sp, {r3, r6}
40009960:	f7fa ffae 	bl	400048c0 <ddr3TipIfPolling>
40009964:	1e01      	subs	r1, r0, #0
40009966:	d009      	beq.n	4000997c <ddr3TipDynamicWriteLeveling+0x4d0>
40009968:	4b18      	ldr	r3, [pc, #96]	; (400099cc <ddr3TipDynamicWriteLeveling+0x520>)
4000996a:	781b      	ldrb	r3, [r3, #0]
4000996c:	2b03      	cmp	r3, #3
4000996e:	f200 808d 	bhi.w	40009a8c <ddr3TipDynamicWriteLeveling+0x5e0>
40009972:	4817      	ldr	r0, [pc, #92]	; (400099d0 <ddr3TipDynamicWriteLeveling+0x524>)
40009974:	4649      	mov	r1, r9
40009976:	f004 fd35 	bl	4000e3e4 <mvPrintf>
4000997a:	e087      	b.n	40009a8c <ddr3TipDynamicWriteLeveling+0x5e0>
4000997c:	ab18      	add	r3, sp, #96	; 0x60
4000997e:	460a      	mov	r2, r1
40009980:	9300      	str	r3, [sp, #0]
40009982:	4620      	mov	r0, r4
40009984:	2304      	movs	r3, #4
40009986:	9301      	str	r3, [sp, #4]
40009988:	4633      	mov	r3, r6
4000998a:	f7fa fee3 	bl	40004754 <mvHwsDdr3TipIFRead>
4000998e:	4601      	mov	r1, r0
40009990:	6028      	str	r0, [r5, #0]
40009992:	2800      	cmp	r0, #0
40009994:	f040 8195 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
40009998:	683b      	ldr	r3, [r7, #0]
4000999a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000999e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400099a2:	2b0b      	cmp	r3, #11
400099a4:	d020      	beq.n	400099e8 <ddr3TipDynamicWriteLeveling+0x53c>
400099a6:	f1b9 0f00 	cmp.w	r9, #0
400099aa:	d01e      	beq.n	400099ea <ddr3TipDynamicWriteLeveling+0x53e>
400099ac:	4b07      	ldr	r3, [pc, #28]	; (400099cc <ddr3TipDynamicWriteLeveling+0x520>)
400099ae:	781b      	ldrb	r3, [r3, #0]
400099b0:	2b03      	cmp	r3, #3
400099b2:	d81a      	bhi.n	400099ea <ddr3TipDynamicWriteLeveling+0x53e>
400099b4:	4809      	ldr	r0, [pc, #36]	; (400099dc <ddr3TipDynamicWriteLeveling+0x530>)
400099b6:	464a      	mov	r2, r9
400099b8:	f004 fd14 	bl	4000e3e4 <mvPrintf>
400099bc:	e015      	b.n	400099ea <ddr3TipDynamicWriteLeveling+0x53e>
400099be:	bf00      	nop
400099c0:	00381b82 	eorseq	r1, r8, r2, lsl #23
400099c4:	40020868 	andmi	r0, r2, r8, ror #16
400099c8:	000f4240 	andeq	r4, pc, r0, asr #4
400099cc:	4001416f 	andmi	r4, r1, pc, ror #2
400099d0:	400106d7 	ldrdmi	r0, [r1], -r7
400099d4:	400106fe 	strdmi	r0, [r1], -lr
400099d8:	00018488 	andeq	r8, r1, r8, lsl #9
400099dc:	40010722 	andmi	r0, r1, r2, lsr #14
400099e0:	003c3faf 	eorseq	r3, ip, pc, lsr #31
400099e4:	07fffe00 	ldrbeq	pc, [pc, r0, lsl #28]!	; <UNPREDICTABLE>
400099e8:	4681      	mov	r9, r0
400099ea:	f04f 0a00 	mov.w	sl, #0
400099ee:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
400099f2:	4656      	mov	r6, sl
400099f4:	e047      	b.n	40009a86 <ddr3TipDynamicWriteLeveling+0x5da>
400099f6:	683b      	ldr	r3, [r7, #0]
400099f8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
400099fc:	fa43 f306 	asr.w	r3, r3, r6
40009a00:	07db      	lsls	r3, r3, #31
40009a02:	d53d      	bpl.n	40009a80 <ddr3TipDynamicWriteLeveling+0x5d4>
40009a04:	9804      	ldr	r0, [sp, #16]
40009a06:	f04f 31ff 	mov.w	r1, #4294967295
40009a0a:	f830 300a 	ldrh.w	r3, [r0, sl]
40009a0e:	4620      	mov	r0, r4
40009a10:	9101      	str	r1, [sp, #4]
40009a12:	2100      	movs	r1, #0
40009a14:	f8cd b000 	str.w	fp, [sp]
40009a18:	460a      	mov	r2, r1
40009a1a:	f7fa fe9b 	bl	40004754 <mvHwsDdr3TipIFRead>
40009a1e:	4601      	mov	r1, r0
40009a20:	6028      	str	r0, [r5, #0]
40009a22:	2800      	cmp	r0, #0
40009a24:	f040 814d 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
40009a28:	4aa8      	ldr	r2, [pc, #672]	; (40009ccc <ddr3TipDynamicWriteLeveling+0x820>)
40009a2a:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
40009a2e:	7813      	ldrb	r3, [r2, #0]
40009a30:	2b01      	cmp	r3, #1
40009a32:	d804      	bhi.n	40009a3e <ddr3TipDynamicWriteLeveling+0x592>
40009a34:	48a6      	ldr	r0, [pc, #664]	; (40009cd0 <ddr3TipDynamicWriteLeveling+0x824>)
40009a36:	4632      	mov	r2, r6
40009a38:	464b      	mov	r3, r9
40009a3a:	f004 fcd3 	bl	4000e3e4 <mvPrintf>
40009a3e:	f019 7f00 	tst.w	r9, #33554432	; 0x2000000
40009a42:	d103      	bne.n	40009a4c <ddr3TipDynamicWriteLeveling+0x5a0>
40009a44:	ab0a      	add	r3, sp, #40	; 0x28
40009a46:	2201      	movs	r2, #1
40009a48:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
40009a4c:	9804      	ldr	r0, [sp, #16]
40009a4e:	2100      	movs	r1, #0
40009a50:	22ff      	movs	r2, #255	; 0xff
40009a52:	f830 300a 	ldrh.w	r3, [r0, sl]
40009a56:	4620      	mov	r0, r4
40009a58:	9201      	str	r2, [sp, #4]
40009a5a:	460a      	mov	r2, r1
40009a5c:	f8cd b000 	str.w	fp, [sp]
40009a60:	f7fa fe78 	bl	40004754 <mvHwsDdr3TipIFRead>
40009a64:	6028      	str	r0, [r5, #0]
40009a66:	2800      	cmp	r0, #0
40009a68:	f040 812b 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
40009a6c:	f8d8 3000 	ldr.w	r3, [r8]
40009a70:	2205      	movs	r2, #5
40009a72:	a91a      	add	r1, sp, #104	; 0x68
40009a74:	fb02 1303 	mla	r3, r2, r3, r1
40009a78:	9a18      	ldr	r2, [sp, #96]	; 0x60
40009a7a:	199b      	adds	r3, r3, r6
40009a7c:	f803 2c2c 	strb.w	r2, [r3, #-44]
40009a80:	3601      	adds	r6, #1
40009a82:	f10a 0a02 	add.w	sl, sl, #2
40009a86:	9a05      	ldr	r2, [sp, #20]
40009a88:	4296      	cmp	r6, r2
40009a8a:	d3b4      	bcc.n	400099f6 <ddr3TipDynamicWriteLeveling+0x54a>
40009a8c:	683b      	ldr	r3, [r7, #0]
40009a8e:	781b      	ldrb	r3, [r3, #0]
40009a90:	07de      	lsls	r6, r3, #31
40009a92:	d571      	bpl.n	40009b78 <ddr3TipDynamicWriteLeveling+0x6cc>
40009a94:	46ca      	mov	sl, r9
40009a96:	2600      	movs	r6, #0
40009a98:	46a1      	mov	r9, r4
40009a9a:	e068      	b.n	40009b6e <ddr3TipDynamicWriteLeveling+0x6c2>
40009a9c:	683b      	ldr	r3, [r7, #0]
40009a9e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009aa2:	fa43 f306 	asr.w	r3, r3, r6
40009aa6:	07d8      	lsls	r0, r3, #31
40009aa8:	d560      	bpl.n	40009b6c <ddr3TipDynamicWriteLeveling+0x6c0>
40009aaa:	f8d8 3000 	ldr.w	r3, [r8]
40009aae:	a81a      	add	r0, sp, #104	; 0x68
40009ab0:	f04f 0b05 	mov.w	fp, #5
40009ab4:	4987      	ldr	r1, [pc, #540]	; (40009cd4 <ddr3TipDynamicWriteLeveling+0x828>)
40009ab6:	2400      	movs	r4, #0
40009ab8:	fb0b 0303 	mla	r3, fp, r3, r0
40009abc:	680a      	ldr	r2, [r1, #0]
40009abe:	4648      	mov	r0, r9
40009ac0:	4621      	mov	r1, r4
40009ac2:	199b      	adds	r3, r3, r6
40009ac4:	f813 ac2c 	ldrb.w	sl, [r3, #-44]
40009ac8:	9600      	str	r6, [sp, #0]
40009aca:	f10a 0a10 	add.w	sl, sl, #16
40009ace:	9401      	str	r4, [sp, #4]
40009ad0:	f00a 031f 	and.w	r3, sl, #31
40009ad4:	f3ca 1a42 	ubfx	sl, sl, #5, #3
40009ad8:	189a      	adds	r2, r3, r2
40009ada:	9402      	str	r4, [sp, #8]
40009adc:	0292      	lsls	r2, r2, #10
40009ade:	ea42 1a8a 	orr.w	sl, r2, sl, lsl #6
40009ae2:	4622      	mov	r2, r4
40009ae4:	ea4a 0a03 	orr.w	sl, sl, r3
40009ae8:	4623      	mov	r3, r4
40009aea:	f8cd a00c 	str.w	sl, [sp, #12]
40009aee:	f7fa ffc3 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40009af2:	aa18      	add	r2, sp, #96	; 0x60
40009af4:	f04f 33ff 	mov.w	r3, #4294967295
40009af8:	9200      	str	r2, [sp, #0]
40009afa:	4648      	mov	r0, r9
40009afc:	9301      	str	r3, [sp, #4]
40009afe:	4621      	mov	r1, r4
40009b00:	4622      	mov	r2, r4
40009b02:	f241 63ac 	movw	r3, #5804	; 0x16ac
40009b06:	f7fa fe25 	bl	40004754 <mvHwsDdr3TipIFRead>
40009b0a:	6028      	str	r0, [r5, #0]
40009b0c:	2800      	cmp	r0, #0
40009b0e:	f040 80d8 	bne.w	40009cc2 <ddr3TipDynamicWriteLeveling+0x816>
40009b12:	2201      	movs	r2, #1
40009b14:	f106 0314 	add.w	r3, r6, #20
40009b18:	9918      	ldr	r1, [sp, #96]	; 0x60
40009b1a:	fa02 f203 	lsl.w	r2, r2, r3
40009b1e:	400a      	ands	r2, r1
40009b20:	40da      	lsrs	r2, r3
40009b22:	d123      	bne.n	40009b6c <ddr3TipDynamicWriteLeveling+0x6c0>
40009b24:	4869      	ldr	r0, [pc, #420]	; (40009ccc <ddr3TipDynamicWriteLeveling+0x820>)
40009b26:	7803      	ldrb	r3, [r0, #0]
40009b28:	2b03      	cmp	r3, #3
40009b2a:	d80b      	bhi.n	40009b44 <ddr3TipDynamicWriteLeveling+0x698>
40009b2c:	f8d8 3000 	ldr.w	r3, [r8]
40009b30:	a91a      	add	r1, sp, #104	; 0x68
40009b32:	4869      	ldr	r0, [pc, #420]	; (40009cd8 <ddr3TipDynamicWriteLeveling+0x82c>)
40009b34:	fb0b 1b03 	mla	fp, fp, r3, r1
40009b38:	eb0b 0306 	add.w	r3, fp, r6
40009b3c:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
40009b40:	f004 fc50 	bl	4000e3e4 <mvPrintf>
40009b44:	f8d8 3000 	ldr.w	r3, [r8]
40009b48:	2205      	movs	r2, #5
40009b4a:	a81a      	add	r0, sp, #104	; 0x68
40009b4c:	fb02 0303 	mla	r3, r2, r3, r0
40009b50:	4a5e      	ldr	r2, [pc, #376]	; (40009ccc <ddr3TipDynamicWriteLeveling+0x820>)
40009b52:	199b      	adds	r3, r3, r6
40009b54:	f813 1c2c 	ldrb.w	r1, [r3, #-44]
40009b58:	3120      	adds	r1, #32
40009b5a:	b2c9      	uxtb	r1, r1
40009b5c:	f803 1c2c 	strb.w	r1, [r3, #-44]
40009b60:	7813      	ldrb	r3, [r2, #0]
40009b62:	2b03      	cmp	r3, #3
40009b64:	d802      	bhi.n	40009b6c <ddr3TipDynamicWriteLeveling+0x6c0>
40009b66:	485d      	ldr	r0, [pc, #372]	; (40009cdc <ddr3TipDynamicWriteLeveling+0x830>)
40009b68:	f004 fc3c 	bl	4000e3e4 <mvPrintf>
40009b6c:	3601      	adds	r6, #1
40009b6e:	9b05      	ldr	r3, [sp, #20]
40009b70:	429e      	cmp	r6, r3
40009b72:	d393      	bcc.n	40009a9c <ddr3TipDynamicWriteLeveling+0x5f0>
40009b74:	464c      	mov	r4, r9
40009b76:	46d1      	mov	r9, sl
40009b78:	2101      	movs	r1, #1
40009b7a:	2200      	movs	r2, #0
40009b7c:	4620      	mov	r0, r4
40009b7e:	f241 63dc 	movw	r3, #5852	; 0x16dc
40009b82:	9101      	str	r1, [sp, #4]
40009b84:	9200      	str	r2, [sp, #0]
40009b86:	f7fa fb3b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009b8a:	4e55      	ldr	r6, [pc, #340]	; (40009ce0 <ddr3TipDynamicWriteLeveling+0x834>)
40009b8c:	4601      	mov	r1, r0
40009b8e:	6028      	str	r0, [r5, #0]
40009b90:	2800      	cmp	r0, #0
40009b92:	d138      	bne.n	40009c06 <ddr3TipDynamicWriteLeveling+0x75a>
40009b94:	4620      	mov	r0, r4
40009b96:	f001 fa49 	bl	4000b02c <ddr3TipDevAttrGet>
40009b9a:	a919      	add	r1, sp, #100	; 0x64
40009b9c:	2802      	cmp	r0, #2
40009b9e:	4620      	mov	r0, r4
40009ba0:	bf8c      	ite	hi
40009ba2:	f44f 5384 	movhi.w	r3, #4224	; 0x1080
40009ba6:	f241 23c4 	movwls	r3, #4804	; 0x12c4
40009baa:	2204      	movs	r2, #4
40009bac:	9300      	str	r3, [sp, #0]
40009bae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
40009bb2:	f7fb fa93 	bl	400050dc <ddr3TipWriteMRSCmd>
40009bb6:	6028      	str	r0, [r5, #0]
40009bb8:	bb28      	cbnz	r0, 40009c06 <ddr3TipDynamicWriteLeveling+0x75a>
40009bba:	f44f 5384 	mov.w	r3, #4224	; 0x1080
40009bbe:	2204      	movs	r2, #4
40009bc0:	9300      	str	r3, [sp, #0]
40009bc2:	4620      	mov	r0, r4
40009bc4:	a919      	add	r1, sp, #100	; 0x64
40009bc6:	2300      	movs	r3, #0
40009bc8:	f7fb fa88 	bl	400050dc <ddr3TipWriteMRSCmd>
40009bcc:	4e44      	ldr	r6, [pc, #272]	; (40009ce0 <ddr3TipDynamicWriteLeveling+0x834>)
40009bce:	4602      	mov	r2, r0
40009bd0:	6028      	str	r0, [r5, #0]
40009bd2:	b9c0      	cbnz	r0, 40009c06 <ddr3TipDynamicWriteLeveling+0x75a>
40009bd4:	2305      	movs	r3, #5
40009bd6:	f04f 0a07 	mov.w	sl, #7
40009bda:	4620      	mov	r0, r4
40009bdc:	e88d 0408 	stmia.w	sp, {r3, sl}
40009be0:	2101      	movs	r1, #1
40009be2:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009be6:	f7fa fb0b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009bea:	4602      	mov	r2, r0
40009bec:	6028      	str	r0, [r5, #0]
40009bee:	b950      	cbnz	r0, 40009c06 <ddr3TipDynamicWriteLeveling+0x75a>
40009bf0:	2304      	movs	r3, #4
40009bf2:	4620      	mov	r0, r4
40009bf4:	e88d 0408 	stmia.w	sp, {r3, sl}
40009bf8:	2101      	movs	r1, #1
40009bfa:	f241 53b8 	movw	r3, #5560	; 0x15b8
40009bfe:	f7fa faff 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009c02:	6028      	str	r0, [r5, #0]
40009c04:	b118      	cbz	r0, 40009c0e <ddr3TipDynamicWriteLeveling+0x762>
40009c06:	f002 f8a9 	bl	4000bd5c <gtBreakOnFail>
40009c0a:	6830      	ldr	r0, [r6, #0]
40009c0c:	e0e1      	b.n	40009dd2 <ddr3TipDynamicWriteLeveling+0x926>
40009c0e:	f8d8 3000 	ldr.w	r3, [r8]
40009c12:	3301      	adds	r3, #1
40009c14:	f8c8 3000 	str.w	r3, [r8]
40009c18:	f8d8 3000 	ldr.w	r3, [r8]
40009c1c:	9806      	ldr	r0, [sp, #24]
40009c1e:	4e31      	ldr	r6, [pc, #196]	; (40009ce4 <ddr3TipDynamicWriteLeveling+0x838>)
40009c20:	4283      	cmp	r3, r0
40009c22:	f4ff ace8 	bcc.w	400095f6 <ddr3TipDynamicWriteLeveling+0x14a>
40009c26:	2300      	movs	r3, #0
40009c28:	f8df 80bc 	ldr.w	r8, [pc, #188]	; 40009ce8 <ddr3TipDynamicWriteLeveling+0x83c>
40009c2c:	6033      	str	r3, [r6, #0]
40009c2e:	f10d 0b60 	add.w	fp, sp, #96	; 0x60
40009c32:	4625      	mov	r5, r4
40009c34:	e071      	b.n	40009d1a <ddr3TipDynamicWriteLeveling+0x86e>
40009c36:	f8d8 3000 	ldr.w	r3, [r8]
40009c3a:	781b      	ldrb	r3, [r3, #0]
40009c3c:	07d9      	lsls	r1, r3, #31
40009c3e:	d569      	bpl.n	40009d14 <ddr3TipDynamicWriteLeveling+0x868>
40009c40:	2700      	movs	r7, #0
40009c42:	f8df a088 	ldr.w	sl, [pc, #136]	; 40009ccc <ddr3TipDynamicWriteLeveling+0x820>
40009c46:	f8df 908c 	ldr.w	r9, [pc, #140]	; 40009cd4 <ddr3TipDynamicWriteLeveling+0x828>
40009c4a:	463c      	mov	r4, r7
40009c4c:	e059      	b.n	40009d02 <ddr3TipDynamicWriteLeveling+0x856>
40009c4e:	f8d8 3000 	ldr.w	r3, [r8]
40009c52:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009c56:	fa43 f304 	asr.w	r3, r3, r4
40009c5a:	07da      	lsls	r2, r3, #31
40009c5c:	d550      	bpl.n	40009d00 <ddr3TipDynamicWriteLeveling+0x854>
40009c5e:	ab0a      	add	r3, sp, #40	; 0x28
40009c60:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
40009c64:	b9e9      	cbnz	r1, 40009ca2 <ddr3TipDynamicWriteLeveling+0x7f6>
40009c66:	6832      	ldr	r2, [r6, #0]
40009c68:	a81a      	add	r0, sp, #104	; 0x68
40009c6a:	2305      	movs	r3, #5
40009c6c:	fb03 0302 	mla	r3, r3, r2, r0
40009c70:	f8d9 0000 	ldr.w	r0, [r9]
40009c74:	0092      	lsls	r2, r2, #2
40009c76:	191b      	adds	r3, r3, r4
40009c78:	f813 ec2c 	ldrb.w	lr, [r3, #-44]
40009c7c:	9202      	str	r2, [sp, #8]
40009c7e:	460a      	mov	r2, r1
40009c80:	f00e 031f 	and.w	r3, lr, #31
40009c84:	9400      	str	r4, [sp, #0]
40009c86:	1818      	adds	r0, r3, r0
40009c88:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
40009c8c:	9101      	str	r1, [sp, #4]
40009c8e:	0280      	lsls	r0, r0, #10
40009c90:	ea40 108e 	orr.w	r0, r0, lr, lsl #6
40009c94:	4318      	orrs	r0, r3
40009c96:	460b      	mov	r3, r1
40009c98:	9003      	str	r0, [sp, #12]
40009c9a:	4628      	mov	r0, r5
40009c9c:	f7fa feec 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40009ca0:	e02e      	b.n	40009d00 <ddr3TipDynamicWriteLeveling+0x854>
40009ca2:	9904      	ldr	r1, [sp, #16]
40009ca4:	22ff      	movs	r2, #255	; 0xff
40009ca6:	4628      	mov	r0, r5
40009ca8:	f831 3014 	ldrh.w	r3, [r1, r4, lsl #1]
40009cac:	2100      	movs	r1, #0
40009cae:	9201      	str	r2, [sp, #4]
40009cb0:	460a      	mov	r2, r1
40009cb2:	f8cd b000 	str.w	fp, [sp]
40009cb6:	f7fa fd4d 	bl	40004754 <mvHwsDdr3TipIFRead>
40009cba:	4a09      	ldr	r2, [pc, #36]	; (40009ce0 <ddr3TipDynamicWriteLeveling+0x834>)
40009cbc:	4601      	mov	r1, r0
40009cbe:	6010      	str	r0, [r2, #0]
40009cc0:	b1a0      	cbz	r0, 40009cec <ddr3TipDynamicWriteLeveling+0x840>
40009cc2:	f002 f84b 	bl	4000bd5c <gtBreakOnFail>
40009cc6:	4b06      	ldr	r3, [pc, #24]	; (40009ce0 <ddr3TipDynamicWriteLeveling+0x834>)
40009cc8:	6818      	ldr	r0, [r3, #0]
40009cca:	e082      	b.n	40009dd2 <ddr3TipDynamicWriteLeveling+0x926>
40009ccc:	4001416f 	andmi	r4, r1, pc, ror #2
40009cd0:	40010747 	andmi	r0, r1, r7, asr #14
40009cd4:	4001419c 	mulmi	r1, ip, r1
40009cd8:	40010762 	andmi	r0, r1, r2, ror #14
40009cdc:	40010781 	andmi	r0, r1, r1, lsl #15
40009ce0:	40020868 	andmi	r0, r2, r8, ror #16
40009ce4:	40020968 	andmi	r0, r2, r8, ror #18
40009ce8:	400205d8 	ldrdmi	r0, [r2], -r8
40009cec:	f89a 2000 	ldrb.w	r2, [sl]
40009cf0:	9b18      	ldr	r3, [sp, #96]	; 0x60
40009cf2:	2a03      	cmp	r2, #3
40009cf4:	d803      	bhi.n	40009cfe <ddr3TipDynamicWriteLeveling+0x852>
40009cf6:	4838      	ldr	r0, [pc, #224]	; (40009dd8 <ddr3TipDynamicWriteLeveling+0x92c>)
40009cf8:	4622      	mov	r2, r4
40009cfa:	f004 fb73 	bl	4000e3e4 <mvPrintf>
40009cfe:	2701      	movs	r7, #1
40009d00:	3401      	adds	r4, #1
40009d02:	9b05      	ldr	r3, [sp, #20]
40009d04:	429c      	cmp	r4, r3
40009d06:	d3a2      	bcc.n	40009c4e <ddr3TipDynamicWriteLeveling+0x7a2>
40009d08:	b127      	cbz	r7, 40009d14 <ddr3TipDynamicWriteLeveling+0x868>
40009d0a:	4b34      	ldr	r3, [pc, #208]	; (40009ddc <ddr3TipDynamicWriteLeveling+0x930>)
40009d0c:	2100      	movs	r1, #0
40009d0e:	4a34      	ldr	r2, [pc, #208]	; (40009de0 <ddr3TipDynamicWriteLeveling+0x934>)
40009d10:	781b      	ldrb	r3, [r3, #0]
40009d12:	54d1      	strb	r1, [r2, r3]
40009d14:	6833      	ldr	r3, [r6, #0]
40009d16:	3301      	adds	r3, #1
40009d18:	6033      	str	r3, [r6, #0]
40009d1a:	6833      	ldr	r3, [r6, #0]
40009d1c:	9806      	ldr	r0, [sp, #24]
40009d1e:	4283      	cmp	r3, r0
40009d20:	d389      	bcc.n	40009c36 <ddr3TipDynamicWriteLeveling+0x78a>
40009d22:	4b30      	ldr	r3, [pc, #192]	; (40009de4 <ddr3TipDynamicWriteLeveling+0x938>)
40009d24:	2100      	movs	r1, #0
40009d26:	462c      	mov	r4, r5
40009d28:	6019      	str	r1, [r3, #0]
40009d2a:	4b2f      	ldr	r3, [pc, #188]	; (40009de8 <ddr3TipDynamicWriteLeveling+0x93c>)
40009d2c:	681b      	ldr	r3, [r3, #0]
40009d2e:	781b      	ldrb	r3, [r3, #0]
40009d30:	07db      	lsls	r3, r3, #31
40009d32:	d529      	bpl.n	40009d88 <ddr3TipDynamicWriteLeveling+0x8dc>
40009d34:	9b16      	ldr	r3, [sp, #88]	; 0x58
40009d36:	4628      	mov	r0, r5
40009d38:	460a      	mov	r2, r1
40009d3a:	f04f 36ff 	mov.w	r6, #4294967295
40009d3e:	9601      	str	r6, [sp, #4]
40009d40:	9300      	str	r3, [sp, #0]
40009d42:	f241 5338 	movw	r3, #5432	; 0x1538
40009d46:	f7fa fa5b 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009d4a:	4d28      	ldr	r5, [pc, #160]	; (40009dec <ddr3TipDynamicWriteLeveling+0x940>)
40009d4c:	4601      	mov	r1, r0
40009d4e:	6028      	str	r0, [r5, #0]
40009d50:	b9b0      	cbnz	r0, 40009d80 <ddr3TipDynamicWriteLeveling+0x8d4>
40009d52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
40009d54:	460a      	mov	r2, r1
40009d56:	4620      	mov	r0, r4
40009d58:	e88d 0048 	stmia.w	sp, {r3, r6}
40009d5c:	f241 533c 	movw	r3, #5436	; 0x153c
40009d60:	f7fa fa4e 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009d64:	4601      	mov	r1, r0
40009d66:	6028      	str	r0, [r5, #0]
40009d68:	b950      	cbnz	r0, 40009d80 <ddr3TipDynamicWriteLeveling+0x8d4>
40009d6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
40009d6c:	4620      	mov	r0, r4
40009d6e:	460a      	mov	r2, r1
40009d70:	e88d 0048 	stmia.w	sp, {r3, r6}
40009d74:	f241 63d8 	movw	r3, #5848	; 0x16d8
40009d78:	f7fa fa42 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009d7c:	6028      	str	r0, [r5, #0]
40009d7e:	b118      	cbz	r0, 40009d88 <ddr3TipDynamicWriteLeveling+0x8dc>
40009d80:	f001 ffec 	bl	4000bd5c <gtBreakOnFail>
40009d84:	6828      	ldr	r0, [r5, #0]
40009d86:	e024      	b.n	40009dd2 <ddr3TipDynamicWriteLeveling+0x926>
40009d88:	2100      	movs	r1, #0
40009d8a:	4620      	mov	r0, r4
40009d8c:	f001 f94e 	bl	4000b02c <ddr3TipDevAttrGet>
40009d90:	2802      	cmp	r0, #2
40009d92:	d910      	bls.n	40009db6 <ddr3TipDynamicWriteLeveling+0x90a>
40009d94:	2200      	movs	r2, #0
40009d96:	230f      	movs	r3, #15
40009d98:	4620      	mov	r0, r4
40009d9a:	e88d 000c 	stmia.w	sp, {r2, r3}
40009d9e:	2101      	movs	r1, #1
40009da0:	f241 4398 	movw	r3, #5272	; 0x1498
40009da4:	f7fa fa2c 	bl	40004200 <mvHwsDdr3TipIFWrite>
40009da8:	4c10      	ldr	r4, [pc, #64]	; (40009dec <ddr3TipDynamicWriteLeveling+0x940>)
40009daa:	6020      	str	r0, [r4, #0]
40009dac:	b118      	cbz	r0, 40009db6 <ddr3TipDynamicWriteLeveling+0x90a>
40009dae:	f001 ffd5 	bl	4000bd5c <gtBreakOnFail>
40009db2:	6820      	ldr	r0, [r4, #0]
40009db4:	e00d      	b.n	40009dd2 <ddr3TipDynamicWriteLeveling+0x926>
40009db6:	4b0c      	ldr	r3, [pc, #48]	; (40009de8 <ddr3TipDynamicWriteLeveling+0x93c>)
40009db8:	681b      	ldr	r3, [r3, #0]
40009dba:	7818      	ldrb	r0, [r3, #0]
40009dbc:	f010 0001 	ands.w	r0, r0, #1
40009dc0:	d007      	beq.n	40009dd2 <ddr3TipDynamicWriteLeveling+0x926>
40009dc2:	4b06      	ldr	r3, [pc, #24]	; (40009ddc <ddr3TipDynamicWriteLeveling+0x930>)
40009dc4:	4a06      	ldr	r2, [pc, #24]	; (40009de0 <ddr3TipDynamicWriteLeveling+0x934>)
40009dc6:	781b      	ldrb	r3, [r3, #0]
40009dc8:	5cd0      	ldrb	r0, [r2, r3]
40009dca:	f1d0 0001 	rsbs	r0, r0, #1
40009dce:	bf38      	it	cc
40009dd0:	2000      	movcc	r0, #0
40009dd2:	b01b      	add	sp, #108	; 0x6c
40009dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009dd8:	4001078a 	andmi	r0, r1, sl, lsl #15
40009ddc:	4002096d 	andmi	r0, r2, sp, ror #18
40009de0:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
40009de4:	40020968 	andmi	r0, r2, r8, ror #18
40009de8:	400205d8 	ldrdmi	r0, [r2], -r8
40009dec:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipDynamicWriteLevelingSupp:

40009df0 <ddr3TipDynamicWriteLevelingSupp>:
ddr3TipDynamicWriteLevelingSupp():
40009df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
40009df4:	2102      	movs	r1, #2
40009df6:	b089      	sub	sp, #36	; 0x24
40009df8:	4605      	mov	r5, r0
40009dfa:	f001 f917 	bl	4000b02c <ddr3TipDevAttrGet>
40009dfe:	4b7f      	ldr	r3, [pc, #508]	; (40009ffc <ddr3TipDynamicWriteLevelingSupp+0x20c>)
40009e00:	681a      	ldr	r2, [r3, #0]
40009e02:	7812      	ldrb	r2, [r2, #0]
40009e04:	b2c0      	uxtb	r0, r0
40009e06:	9005      	str	r0, [sp, #20]
40009e08:	07d0      	lsls	r0, r2, #31
40009e0a:	f140 80e5 	bpl.w	40009fd8 <ddr3TipDynamicWriteLevelingSupp+0x1e8>
40009e0e:	f04f 0900 	mov.w	r9, #0
40009e12:	469b      	mov	fp, r3
40009e14:	464c      	mov	r4, r9
40009e16:	4f7a      	ldr	r7, [pc, #488]	; (4000a000 <ddr3TipDynamicWriteLevelingSupp+0x210>)
40009e18:	f8df 81f0 	ldr.w	r8, [pc, #496]	; 4000a00c <ddr3TipDynamicWriteLevelingSupp+0x21c>
40009e1c:	4e79      	ldr	r6, [pc, #484]	; (4000a004 <ddr3TipDynamicWriteLevelingSupp+0x214>)
40009e1e:	e0c2      	b.n	40009fa6 <ddr3TipDynamicWriteLevelingSupp+0x1b6>
40009e20:	f8db 3000 	ldr.w	r3, [fp]
40009e24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
40009e28:	fa43 f304 	asr.w	r3, r3, r4
40009e2c:	07d9      	lsls	r1, r3, #31
40009e2e:	f140 80b9 	bpl.w	40009fa4 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009e32:	4a75      	ldr	r2, [pc, #468]	; (4000a008 <ddr3TipDynamicWriteLevelingSupp+0x218>)
40009e34:	2100      	movs	r1, #0
40009e36:	4628      	mov	r0, r5
40009e38:	eb02 03c4 	add.w	r3, r2, r4, lsl #3
40009e3c:	2201      	movs	r2, #1
40009e3e:	605a      	str	r2, [r3, #4]
40009e40:	9100      	str	r1, [sp, #0]
40009e42:	683b      	ldr	r3, [r7, #0]
40009e44:	009b      	lsls	r3, r3, #2
40009e46:	189b      	adds	r3, r3, r2
40009e48:	460a      	mov	r2, r1
40009e4a:	9301      	str	r3, [sp, #4]
40009e4c:	ab06      	add	r3, sp, #24
40009e4e:	9302      	str	r3, [sp, #8]
40009e50:	4623      	mov	r3, r4
40009e52:	f7fa fd8b 	bl	4000496c <mvHwsDdr3TipBUSRead>
40009e56:	f8c8 0000 	str.w	r0, [r8]
40009e5a:	b120      	cbz	r0, 40009e66 <ddr3TipDynamicWriteLevelingSupp+0x76>
40009e5c:	f001 ff7e 	bl	4000bd5c <gtBreakOnFail>
40009e60:	4b6a      	ldr	r3, [pc, #424]	; (4000a00c <ddr3TipDynamicWriteLevelingSupp+0x21c>)
40009e62:	6818      	ldr	r0, [r3, #0]
40009e64:	e0c6      	b.n	40009ff4 <ddr3TipDynamicWriteLevelingSupp+0x204>
40009e66:	7833      	ldrb	r3, [r6, #0]
40009e68:	2b01      	cmp	r3, #1
40009e6a:	d803      	bhi.n	40009e74 <ddr3TipDynamicWriteLevelingSupp+0x84>
40009e6c:	4868      	ldr	r0, [pc, #416]	; (4000a010 <ddr3TipDynamicWriteLevelingSupp+0x220>)
40009e6e:	9906      	ldr	r1, [sp, #24]
40009e70:	f004 fab8 	bl	4000e3e4 <mvPrintf>
40009e74:	2100      	movs	r1, #0
40009e76:	4628      	mov	r0, r5
40009e78:	4622      	mov	r2, r4
40009e7a:	f7fe fd51 	bl	40008920 <ddr3TipWlSuppAlignPhaseShift>
40009e7e:	1e01      	subs	r1, r0, #0
40009e80:	d108      	bne.n	40009e94 <ddr3TipDynamicWriteLevelingSupp+0xa4>
40009e82:	7833      	ldrb	r3, [r6, #0]
40009e84:	2b01      	cmp	r3, #1
40009e86:	f200 808d 	bhi.w	40009fa4 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009e8a:	4862      	ldr	r0, [pc, #392]	; (4000a014 <ddr3TipDynamicWriteLevelingSupp+0x224>)
40009e8c:	4622      	mov	r2, r4
40009e8e:	f004 faa9 	bl	4000e3e4 <mvPrintf>
40009e92:	e087      	b.n	40009fa4 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009e94:	2100      	movs	r1, #0
40009e96:	9400      	str	r4, [sp, #0]
40009e98:	9101      	str	r1, [sp, #4]
40009e9a:	4628      	mov	r0, r5
40009e9c:	683b      	ldr	r3, [r7, #0]
40009e9e:	460a      	mov	r2, r1
40009ea0:	f8df a168 	ldr.w	sl, [pc, #360]	; 4000a00c <ddr3TipDynamicWriteLevelingSupp+0x21c>
40009ea4:	009b      	lsls	r3, r3, #2
40009ea6:	3301      	adds	r3, #1
40009ea8:	9302      	str	r3, [sp, #8]
40009eaa:	9b06      	ldr	r3, [sp, #24]
40009eac:	3305      	adds	r3, #5
40009eae:	9303      	str	r3, [sp, #12]
40009eb0:	460b      	mov	r3, r1
40009eb2:	f7fa fde1 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40009eb6:	4601      	mov	r1, r0
40009eb8:	f8c8 0000 	str.w	r0, [r8]
40009ebc:	2800      	cmp	r0, #0
40009ebe:	d149      	bne.n	40009f54 <ddr3TipDynamicWriteLevelingSupp+0x164>
40009ec0:	9000      	str	r0, [sp, #0]
40009ec2:	460a      	mov	r2, r1
40009ec4:	683b      	ldr	r3, [r7, #0]
40009ec6:	4628      	mov	r0, r5
40009ec8:	009b      	lsls	r3, r3, #2
40009eca:	3301      	adds	r3, #1
40009ecc:	9301      	str	r3, [sp, #4]
40009ece:	ab07      	add	r3, sp, #28
40009ed0:	9302      	str	r3, [sp, #8]
40009ed2:	4623      	mov	r3, r4
40009ed4:	f7fa fd4a 	bl	4000496c <mvHwsDdr3TipBUSRead>
40009ed8:	f8c8 0000 	str.w	r0, [r8]
40009edc:	2800      	cmp	r0, #0
40009ede:	d139      	bne.n	40009f54 <ddr3TipDynamicWriteLevelingSupp+0x164>
40009ee0:	7833      	ldrb	r3, [r6, #0]
40009ee2:	2b01      	cmp	r3, #1
40009ee4:	d804      	bhi.n	40009ef0 <ddr3TipDynamicWriteLevelingSupp+0x100>
40009ee6:	484c      	ldr	r0, [pc, #304]	; (4000a018 <ddr3TipDynamicWriteLevelingSupp+0x228>)
40009ee8:	2105      	movs	r1, #5
40009eea:	9a07      	ldr	r2, [sp, #28]
40009eec:	f004 fa7a 	bl	4000e3e4 <mvPrintf>
40009ef0:	2100      	movs	r1, #0
40009ef2:	4628      	mov	r0, r5
40009ef4:	4622      	mov	r2, r4
40009ef6:	f7fe fd13 	bl	40008920 <ddr3TipWlSuppAlignPhaseShift>
40009efa:	1e01      	subs	r1, r0, #0
40009efc:	d106      	bne.n	40009f0c <ddr3TipDynamicWriteLevelingSupp+0x11c>
40009efe:	7833      	ldrb	r3, [r6, #0]
40009f00:	2b01      	cmp	r3, #1
40009f02:	d84f      	bhi.n	40009fa4 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009f04:	4845      	ldr	r0, [pc, #276]	; (4000a01c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
40009f06:	4622      	mov	r2, r4
40009f08:	2305      	movs	r3, #5
40009f0a:	e03f      	b.n	40009f8c <ddr3TipDynamicWriteLevelingSupp+0x19c>
40009f0c:	2100      	movs	r1, #0
40009f0e:	9400      	str	r4, [sp, #0]
40009f10:	9101      	str	r1, [sp, #4]
40009f12:	4628      	mov	r0, r5
40009f14:	683b      	ldr	r3, [r7, #0]
40009f16:	460a      	mov	r2, r1
40009f18:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4000a00c <ddr3TipDynamicWriteLevelingSupp+0x21c>
40009f1c:	009b      	lsls	r3, r3, #2
40009f1e:	3301      	adds	r3, #1
40009f20:	9302      	str	r3, [sp, #8]
40009f22:	9b06      	ldr	r3, [sp, #24]
40009f24:	3b05      	subs	r3, #5
40009f26:	9303      	str	r3, [sp, #12]
40009f28:	460b      	mov	r3, r1
40009f2a:	f7fa fda5 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
40009f2e:	4601      	mov	r1, r0
40009f30:	f8c8 0000 	str.w	r0, [r8]
40009f34:	b970      	cbnz	r0, 40009f54 <ddr3TipDynamicWriteLevelingSupp+0x164>
40009f36:	9000      	str	r0, [sp, #0]
40009f38:	460a      	mov	r2, r1
40009f3a:	683b      	ldr	r3, [r7, #0]
40009f3c:	4628      	mov	r0, r5
40009f3e:	009b      	lsls	r3, r3, #2
40009f40:	3301      	adds	r3, #1
40009f42:	9301      	str	r3, [sp, #4]
40009f44:	ab07      	add	r3, sp, #28
40009f46:	9302      	str	r3, [sp, #8]
40009f48:	4623      	mov	r3, r4
40009f4a:	f7fa fd0f 	bl	4000496c <mvHwsDdr3TipBUSRead>
40009f4e:	f8c8 0000 	str.w	r0, [r8]
40009f52:	b120      	cbz	r0, 40009f5e <ddr3TipDynamicWriteLevelingSupp+0x16e>
40009f54:	f001 ff02 	bl	4000bd5c <gtBreakOnFail>
40009f58:	f8da 0000 	ldr.w	r0, [sl]
40009f5c:	e04a      	b.n	40009ff4 <ddr3TipDynamicWriteLevelingSupp+0x204>
40009f5e:	7833      	ldrb	r3, [r6, #0]
40009f60:	2b01      	cmp	r3, #1
40009f62:	d805      	bhi.n	40009f70 <ddr3TipDynamicWriteLevelingSupp+0x180>
40009f64:	482c      	ldr	r0, [pc, #176]	; (4000a018 <ddr3TipDynamicWriteLevelingSupp+0x228>)
40009f66:	f06f 0104 	mvn.w	r1, #4
40009f6a:	9a07      	ldr	r2, [sp, #28]
40009f6c:	f004 fa3a 	bl	4000e3e4 <mvPrintf>
40009f70:	2100      	movs	r1, #0
40009f72:	4628      	mov	r0, r5
40009f74:	4622      	mov	r2, r4
40009f76:	f7fe fcd3 	bl	40008920 <ddr3TipWlSuppAlignPhaseShift>
40009f7a:	7833      	ldrb	r3, [r6, #0]
40009f7c:	1e01      	subs	r1, r0, #0
40009f7e:	d108      	bne.n	40009f92 <ddr3TipDynamicWriteLevelingSupp+0x1a2>
40009f80:	2b01      	cmp	r3, #1
40009f82:	d80f      	bhi.n	40009fa4 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009f84:	4825      	ldr	r0, [pc, #148]	; (4000a01c <ddr3TipDynamicWriteLevelingSupp+0x22c>)
40009f86:	4622      	mov	r2, r4
40009f88:	f06f 0304 	mvn.w	r3, #4
40009f8c:	f004 fa2a 	bl	4000e3e4 <mvPrintf>
40009f90:	e008      	b.n	40009fa4 <ddr3TipDynamicWriteLevelingSupp+0x1b4>
40009f92:	2b03      	cmp	r3, #3
40009f94:	d804      	bhi.n	40009fa0 <ddr3TipDynamicWriteLevelingSupp+0x1b0>
40009f96:	4822      	ldr	r0, [pc, #136]	; (4000a020 <ddr3TipDynamicWriteLevelingSupp+0x230>)
40009f98:	2100      	movs	r1, #0
40009f9a:	4622      	mov	r2, r4
40009f9c:	f004 fa22 	bl	4000e3e4 <mvPrintf>
40009fa0:	f04f 0901 	mov.w	r9, #1
40009fa4:	3401      	adds	r4, #1
40009fa6:	9a05      	ldr	r2, [sp, #20]
40009fa8:	4294      	cmp	r4, r2
40009faa:	f4ff af39 	bcc.w	40009e20 <ddr3TipDynamicWriteLevelingSupp+0x30>
40009fae:	4c1d      	ldr	r4, [pc, #116]	; (4000a024 <ddr3TipDynamicWriteLevelingSupp+0x234>)
40009fb0:	4d1d      	ldr	r5, [pc, #116]	; (4000a028 <ddr3TipDynamicWriteLevelingSupp+0x238>)
40009fb2:	f1b9 0f00 	cmp.w	r9, #0
40009fb6:	d00c      	beq.n	40009fd2 <ddr3TipDynamicWriteLevelingSupp+0x1e2>
40009fb8:	4b12      	ldr	r3, [pc, #72]	; (4000a004 <ddr3TipDynamicWriteLevelingSupp+0x214>)
40009fba:	781b      	ldrb	r3, [r3, #0]
40009fbc:	2b03      	cmp	r3, #3
40009fbe:	d805      	bhi.n	40009fcc <ddr3TipDynamicWriteLevelingSupp+0x1dc>
40009fc0:	4b0f      	ldr	r3, [pc, #60]	; (4000a000 <ddr3TipDynamicWriteLevelingSupp+0x210>)
40009fc2:	2200      	movs	r2, #0
40009fc4:	4819      	ldr	r0, [pc, #100]	; (4000a02c <ddr3TipDynamicWriteLevelingSupp+0x23c>)
40009fc6:	6819      	ldr	r1, [r3, #0]
40009fc8:	f004 fa0c 	bl	4000e3e4 <mvPrintf>
40009fcc:	782b      	ldrb	r3, [r5, #0]
40009fce:	2200      	movs	r2, #0
40009fd0:	e001      	b.n	40009fd6 <ddr3TipDynamicWriteLevelingSupp+0x1e6>
40009fd2:	782b      	ldrb	r3, [r5, #0]
40009fd4:	2201      	movs	r2, #1
40009fd6:	54e2      	strb	r2, [r4, r3]
40009fd8:	4b08      	ldr	r3, [pc, #32]	; (40009ffc <ddr3TipDynamicWriteLevelingSupp+0x20c>)
40009fda:	681b      	ldr	r3, [r3, #0]
40009fdc:	7818      	ldrb	r0, [r3, #0]
40009fde:	f010 0001 	ands.w	r0, r0, #1
40009fe2:	d007      	beq.n	40009ff4 <ddr3TipDynamicWriteLevelingSupp+0x204>
40009fe4:	4b10      	ldr	r3, [pc, #64]	; (4000a028 <ddr3TipDynamicWriteLevelingSupp+0x238>)
40009fe6:	4a0f      	ldr	r2, [pc, #60]	; (4000a024 <ddr3TipDynamicWriteLevelingSupp+0x234>)
40009fe8:	781b      	ldrb	r3, [r3, #0]
40009fea:	5cd0      	ldrb	r0, [r2, r3]
40009fec:	f1d0 0001 	rsbs	r0, r0, #1
40009ff0:	bf38      	it	cc
40009ff2:	2000      	movcc	r0, #0
40009ff4:	b009      	add	sp, #36	; 0x24
40009ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
40009ffa:	bf00      	nop
40009ffc:	400205d8 	ldrdmi	r0, [r2], -r8
4000a000:	40020968 	andmi	r0, r2, r8, ror #18
4000a004:	4001416f 	andmi	r4, r1, pc, ror #2
4000a008:	400207fc 	strdmi	r0, [r2], -ip
4000a00c:	40020868 	andmi	r0, r2, r8, ror #16
4000a010:	400107ad 	andmi	r0, r1, sp, lsr #15
4000a014:	400107d5 	ldrdmi	r0, [r1], -r5
4000a018:	40010805 	andmi	r0, r1, r5, lsl #16
4000a01c:	4001082f 	andmi	r0, r1, pc, lsr #16
4000a020:	40010861 	andmi	r0, r1, r1, ror #16
4000a024:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000a028:	4002096d 	andmi	r0, r2, sp, ror #18
4000a02c:	40010883 	andmi	r0, r1, r3, lsl #17

Disassembly of section .text.ddr3TipPrintWLSuppResult:

4000a030 <ddr3TipPrintWLSuppResult>:
ddr3TipPrintWLSuppResult():
4000a030:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000a034:	2102      	movs	r1, #2
4000a036:	f000 fff9 	bl	4000b02c <ddr3TipDevAttrGet>
4000a03a:	4b26      	ldr	r3, [pc, #152]	; (4000a0d4 <ddr3TipPrintWLSuppResult+0xa4>)
4000a03c:	781b      	ldrb	r3, [r3, #0]
4000a03e:	2b02      	cmp	r3, #2
4000a040:	b2c5      	uxtb	r5, r0
4000a042:	d802      	bhi.n	4000a04a <ddr3TipPrintWLSuppResult+0x1a>
4000a044:	4824      	ldr	r0, [pc, #144]	; (4000a0d8 <ddr3TipPrintWLSuppResult+0xa8>)
4000a046:	f004 f9cd 	bl	4000e3e4 <mvPrintf>
4000a04a:	4b24      	ldr	r3, [pc, #144]	; (4000a0dc <ddr3TipPrintWLSuppResult+0xac>)
4000a04c:	681a      	ldr	r2, [r3, #0]
4000a04e:	7812      	ldrb	r2, [r2, #0]
4000a050:	07d0      	lsls	r0, r2, #31
4000a052:	d518      	bpl.n	4000a086 <ddr3TipPrintWLSuppResult+0x56>
4000a054:	2400      	movs	r4, #0
4000a056:	4698      	mov	r8, r3
4000a058:	4f1e      	ldr	r7, [pc, #120]	; (4000a0d4 <ddr3TipPrintWLSuppResult+0xa4>)
4000a05a:	4e21      	ldr	r6, [pc, #132]	; (4000a0e0 <ddr3TipPrintWLSuppResult+0xb0>)
4000a05c:	e011      	b.n	4000a082 <ddr3TipPrintWLSuppResult+0x52>
4000a05e:	f8d8 3000 	ldr.w	r3, [r8]
4000a062:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a066:	fa43 f304 	asr.w	r3, r3, r4
4000a06a:	07d9      	lsls	r1, r3, #31
4000a06c:	d508      	bpl.n	4000a080 <ddr3TipPrintWLSuppResult+0x50>
4000a06e:	783b      	ldrb	r3, [r7, #0]
4000a070:	2b02      	cmp	r3, #2
4000a072:	d805      	bhi.n	4000a080 <ddr3TipPrintWLSuppResult+0x50>
4000a074:	eb06 03c4 	add.w	r3, r6, r4, lsl #3
4000a078:	481a      	ldr	r0, [pc, #104]	; (4000a0e4 <ddr3TipPrintWLSuppResult+0xb4>)
4000a07a:	6859      	ldr	r1, [r3, #4]
4000a07c:	f004 f9b2 	bl	4000e3e4 <mvPrintf>
4000a080:	3401      	adds	r4, #1
4000a082:	42ac      	cmp	r4, r5
4000a084:	d3eb      	bcc.n	4000a05e <ddr3TipPrintWLSuppResult+0x2e>
4000a086:	4b13      	ldr	r3, [pc, #76]	; (4000a0d4 <ddr3TipPrintWLSuppResult+0xa4>)
4000a088:	781b      	ldrb	r3, [r3, #0]
4000a08a:	2b02      	cmp	r3, #2
4000a08c:	d802      	bhi.n	4000a094 <ddr3TipPrintWLSuppResult+0x64>
4000a08e:	4816      	ldr	r0, [pc, #88]	; (4000a0e8 <ddr3TipPrintWLSuppResult+0xb8>)
4000a090:	f004 f9a8 	bl	4000e3e4 <mvPrintf>
4000a094:	4b11      	ldr	r3, [pc, #68]	; (4000a0dc <ddr3TipPrintWLSuppResult+0xac>)
4000a096:	681a      	ldr	r2, [r3, #0]
4000a098:	7812      	ldrb	r2, [r2, #0]
4000a09a:	07d2      	lsls	r2, r2, #31
4000a09c:	d517      	bpl.n	4000a0ce <ddr3TipPrintWLSuppResult+0x9e>
4000a09e:	2400      	movs	r4, #0
4000a0a0:	4698      	mov	r8, r3
4000a0a2:	4f0c      	ldr	r7, [pc, #48]	; (4000a0d4 <ddr3TipPrintWLSuppResult+0xa4>)
4000a0a4:	4e0e      	ldr	r6, [pc, #56]	; (4000a0e0 <ddr3TipPrintWLSuppResult+0xb0>)
4000a0a6:	e010      	b.n	4000a0ca <ddr3TipPrintWLSuppResult+0x9a>
4000a0a8:	f8d8 3000 	ldr.w	r3, [r8]
4000a0ac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a0b0:	fa43 f304 	asr.w	r3, r3, r4
4000a0b4:	07db      	lsls	r3, r3, #31
4000a0b6:	d507      	bpl.n	4000a0c8 <ddr3TipPrintWLSuppResult+0x98>
4000a0b8:	783b      	ldrb	r3, [r7, #0]
4000a0ba:	2b02      	cmp	r3, #2
4000a0bc:	d804      	bhi.n	4000a0c8 <ddr3TipPrintWLSuppResult+0x98>
4000a0be:	4809      	ldr	r0, [pc, #36]	; (4000a0e4 <ddr3TipPrintWLSuppResult+0xb4>)
4000a0c0:	f816 1034 	ldrb.w	r1, [r6, r4, lsl #3]
4000a0c4:	f004 f98e 	bl	4000e3e4 <mvPrintf>
4000a0c8:	3401      	adds	r4, #1
4000a0ca:	42ac      	cmp	r4, r5
4000a0cc:	d3ec      	bcc.n	4000a0a8 <ddr3TipPrintWLSuppResult+0x78>
4000a0ce:	2000      	movs	r0, #0
4000a0d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
4000a0d4:	4001416f 	andmi	r4, r1, pc, ror #2
4000a0d8:	400108a1 	andmi	r0, r1, r1, lsr #17
4000a0dc:	400205d8 	ldrdmi	r0, [r2], -r8
4000a0e0:	400207fc 	strdmi	r0, [r2], -ip
4000a0e4:	4000f537 	andmi	pc, r0, r7, lsr r5	; <UNPREDICTABLE>
4000a0e8:	400108cc 	andmi	r0, r1, ip, asr #17

Disassembly of section .text.ddr3TipWriteAdditionalOdtSetting:

4000a0ec <ddr3TipWriteAdditionalOdtSetting>:
ddr3TipWriteAdditionalOdtSetting():
4000a0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a0f0:	b095      	sub	sp, #84	; 0x54
4000a0f2:	460c      	mov	r4, r1
4000a0f4:	2102      	movs	r1, #2
4000a0f6:	2500      	movs	r5, #0
4000a0f8:	4681      	mov	r9, r0
4000a0fa:	9512      	str	r5, [sp, #72]	; 0x48
4000a0fc:	f000 ff96 	bl	4000b02c <ddr3TipDevAttrGet>
4000a100:	4629      	mov	r1, r5
4000a102:	f44f 7340 	mov.w	r3, #768	; 0x300
4000a106:	4622      	mov	r2, r4
4000a108:	9301      	str	r3, [sp, #4]
4000a10a:	f241 439c 	movw	r3, #5276	; 0x149c
4000a10e:	9500      	str	r5, [sp, #0]
4000a110:	4d83      	ldr	r5, [pc, #524]	; (4000a320 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a112:	b2c0      	uxtb	r0, r0
4000a114:	900b      	str	r0, [sp, #44]	; 0x2c
4000a116:	4648      	mov	r0, r9
4000a118:	f7fa f872 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000a11c:	4601      	mov	r1, r0
4000a11e:	6028      	str	r0, [r5, #0]
4000a120:	2800      	cmp	r0, #0
4000a122:	f040 80e9 	bne.w	4000a2f8 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000a126:	ab12      	add	r3, sp, #72	; 0x48
4000a128:	4648      	mov	r0, r9
4000a12a:	9300      	str	r3, [sp, #0]
4000a12c:	4622      	mov	r2, r4
4000a12e:	f04f 33ff 	mov.w	r3, #4294967295
4000a132:	9301      	str	r3, [sp, #4]
4000a134:	f241 5338 	movw	r3, #5432	; 0x1538
4000a138:	f7fa fb0c 	bl	40004754 <mvHwsDdr3TipIFRead>
4000a13c:	6028      	str	r0, [r5, #0]
4000a13e:	2800      	cmp	r0, #0
4000a140:	f040 80da 	bne.w	4000a2f8 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000a144:	a814      	add	r0, sp, #80	; 0x50
4000a146:	eb00 0384 	add.w	r3, r0, r4, lsl #2
4000a14a:	f853 3c08 	ldr.w	r3, [r3, #-8]
4000a14e:	930a      	str	r3, [sp, #40]	; 0x28
4000a150:	4b74      	ldr	r3, [pc, #464]	; (4000a324 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a152:	781b      	ldrb	r3, [r3, #0]
4000a154:	2b01      	cmp	r3, #1
4000a156:	d805      	bhi.n	4000a164 <ddr3TipWriteAdditionalOdtSetting+0x78>
4000a158:	4873      	ldr	r0, [pc, #460]	; (4000a328 <ddr3TipWriteAdditionalOdtSetting+0x23c>)
4000a15a:	4622      	mov	r2, r4
4000a15c:	4973      	ldr	r1, [pc, #460]	; (4000a32c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a15e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
4000a160:	f004 f940 	bl	4000e3e4 <mvPrintf>
4000a164:	4648      	mov	r0, r9
4000a166:	f8df b1cc 	ldr.w	fp, [pc, #460]	; 4000a334 <ddr3TipWriteAdditionalOdtSetting+0x248>
4000a16a:	f7fe fceb 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
4000a16e:	2500      	movs	r5, #0
4000a170:	261f      	movs	r6, #31
4000a172:	2358      	movs	r3, #88	; 0x58
4000a174:	46a8      	mov	r8, r5
4000a176:	4363      	muls	r3, r4
4000a178:	46b2      	mov	sl, r6
4000a17a:	930d      	str	r3, [sp, #52]	; 0x34
4000a17c:	465e      	mov	r6, fp
4000a17e:	462b      	mov	r3, r5
4000a180:	46cb      	mov	fp, r9
4000a182:	46a1      	mov	r9, r4
4000a184:	9009      	str	r0, [sp, #36]	; 0x24
4000a186:	e068      	b.n	4000a25a <ddr3TipWriteAdditionalOdtSetting+0x16e>
4000a188:	4969      	ldr	r1, [pc, #420]	; (4000a330 <ddr3TipWriteAdditionalOdtSetting+0x244>)
4000a18a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
4000a18c:	586f      	ldr	r7, [r5, r1]
4000a18e:	fa22 f707 	lsr.w	r7, r2, r7
4000a192:	aa0e      	add	r2, sp, #56	; 0x38
4000a194:	f007 071f 	and.w	r7, r7, #31
4000a198:	429f      	cmp	r7, r3
4000a19a:	50af      	str	r7, [r5, r2]
4000a19c:	d346      	bcc.n	4000a22c <ddr3TipWriteAdditionalOdtSetting+0x140>
4000a19e:	bf18      	it	ne
4000a1a0:	4e64      	ldrne	r6, [pc, #400]	; (4000a334 <ddr3TipWriteAdditionalOdtSetting+0x248>)
4000a1a2:	1cab      	adds	r3, r5, #2
4000a1a4:	2400      	movs	r4, #0
4000a1a6:	930c      	str	r3, [sp, #48]	; 0x30
4000a1a8:	e03c      	b.n	4000a224 <ddr3TipWriteAdditionalOdtSetting+0x138>
4000a1aa:	4863      	ldr	r0, [pc, #396]	; (4000a338 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000a1ac:	6803      	ldr	r3, [r0, #0]
4000a1ae:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a1b2:	fa43 f304 	asr.w	r3, r3, r4
4000a1b6:	07db      	lsls	r3, r3, #31
4000a1b8:	d533      	bpl.n	4000a222 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000a1ba:	990c      	ldr	r1, [sp, #48]	; 0x30
4000a1bc:	2200      	movs	r2, #0
4000a1be:	ab13      	add	r3, sp, #76	; 0x4c
4000a1c0:	4658      	mov	r0, fp
4000a1c2:	9302      	str	r3, [sp, #8]
4000a1c4:	4623      	mov	r3, r4
4000a1c6:	9101      	str	r1, [sp, #4]
4000a1c8:	4649      	mov	r1, r9
4000a1ca:	9200      	str	r2, [sp, #0]
4000a1cc:	f7fa fbce 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a1d0:	4953      	ldr	r1, [pc, #332]	; (4000a320 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a1d2:	6008      	str	r0, [r1, #0]
4000a1d4:	b120      	cbz	r0, 4000a1e0 <ddr3TipWriteAdditionalOdtSetting+0xf4>
4000a1d6:	f001 fdc1 	bl	4000bd5c <gtBreakOnFail>
4000a1da:	4b51      	ldr	r3, [pc, #324]	; (4000a320 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a1dc:	6818      	ldr	r0, [r3, #0]
4000a1de:	e09b      	b.n	4000a318 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000a1e0:	4850      	ldr	r0, [pc, #320]	; (4000a324 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a1e2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000a1e4:	7802      	ldrb	r2, [r0, #0]
4000a1e6:	f3c3 1381 	ubfx	r3, r3, #6, #2
4000a1ea:	429e      	cmp	r6, r3
4000a1ec:	bfb8      	it	lt
4000a1ee:	461e      	movlt	r6, r3
4000a1f0:	2a01      	cmp	r2, #1
4000a1f2:	d816      	bhi.n	4000a222 <ddr3TipWriteAdditionalOdtSetting+0x136>
4000a1f4:	9909      	ldr	r1, [sp, #36]	; 0x24
4000a1f6:	4a50      	ldr	r2, [pc, #320]	; (4000a338 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000a1f8:	980d      	ldr	r0, [sp, #52]	; 0x34
4000a1fa:	9400      	str	r4, [sp, #0]
4000a1fc:	9101      	str	r1, [sp, #4]
4000a1fe:	6811      	ldr	r1, [r2, #0]
4000a200:	eb00 1204 	add.w	r2, r0, r4, lsl #4
4000a204:	484d      	ldr	r0, [pc, #308]	; (4000a33c <ddr3TipWriteAdditionalOdtSetting+0x250>)
4000a206:	188a      	adds	r2, r1, r2
4000a208:	4948      	ldr	r1, [pc, #288]	; (4000a32c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a20a:	7912      	ldrb	r2, [r2, #4]
4000a20c:	9202      	str	r2, [sp, #8]
4000a20e:	aa0e      	add	r2, sp, #56	; 0x38
4000a210:	58aa      	ldr	r2, [r5, r2]
4000a212:	9305      	str	r3, [sp, #20]
4000a214:	4643      	mov	r3, r8
4000a216:	9704      	str	r7, [sp, #16]
4000a218:	9203      	str	r2, [sp, #12]
4000a21a:	464a      	mov	r2, r9
4000a21c:	9606      	str	r6, [sp, #24]
4000a21e:	f004 f8e1 	bl	4000e3e4 <mvPrintf>
4000a222:	3401      	adds	r4, #1
4000a224:	990b      	ldr	r1, [sp, #44]	; 0x2c
4000a226:	428c      	cmp	r4, r1
4000a228:	d3bf      	bcc.n	4000a1aa <ddr3TipWriteAdditionalOdtSetting+0xbe>
4000a22a:	e000      	b.n	4000a22e <ddr3TipWriteAdditionalOdtSetting+0x142>
4000a22c:	461f      	mov	r7, r3
4000a22e:	4a3d      	ldr	r2, [pc, #244]	; (4000a324 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a230:	ab0e      	add	r3, sp, #56	; 0x38
4000a232:	58eb      	ldr	r3, [r5, r3]
4000a234:	7812      	ldrb	r2, [r2, #0]
4000a236:	459a      	cmp	sl, r3
4000a238:	bf28      	it	cs
4000a23a:	469a      	movcs	sl, r3
4000a23c:	2a01      	cmp	r2, #1
4000a23e:	d808      	bhi.n	4000a252 <ddr3TipWriteAdditionalOdtSetting+0x166>
4000a240:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000a242:	483f      	ldr	r0, [pc, #252]	; (4000a340 <ddr3TipWriteAdditionalOdtSetting+0x254>)
4000a244:	4939      	ldr	r1, [pc, #228]	; (4000a32c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a246:	e88d 040c 	stmia.w	sp, {r2, r3, sl}
4000a24a:	464a      	mov	r2, r9
4000a24c:	4643      	mov	r3, r8
4000a24e:	f004 f8c9 	bl	4000e3e4 <mvPrintf>
4000a252:	f108 0801 	add.w	r8, r8, #1
4000a256:	3504      	adds	r5, #4
4000a258:	463b      	mov	r3, r7
4000a25a:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a25c:	4580      	cmp	r8, r0
4000a25e:	d193      	bne.n	4000a188 <ddr3TipWriteAdditionalOdtSetting+0x9c>
4000a260:	4d35      	ldr	r5, [pc, #212]	; (4000a338 <ddr3TipWriteAdditionalOdtSetting+0x24c>)
4000a262:	461f      	mov	r7, r3
4000a264:	2258      	movs	r2, #88	; 0x58
4000a266:	464c      	mov	r4, r9
4000a268:	46d9      	mov	r9, fp
4000a26a:	46b3      	mov	fp, r6
4000a26c:	682b      	ldr	r3, [r5, #0]
4000a26e:	4656      	mov	r6, sl
4000a270:	fb02 3304 	mla	r3, r2, r4, r3
4000a274:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
4000a278:	459a      	cmp	sl, r3
4000a27a:	d812      	bhi.n	4000a2a2 <ddr3TipWriteAdditionalOdtSetting+0x1b6>
4000a27c:	4a29      	ldr	r2, [pc, #164]	; (4000a324 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a27e:	7812      	ldrb	r2, [r2, #0]
4000a280:	2a02      	cmp	r2, #2
4000a282:	d808      	bhi.n	4000a296 <ddr3TipWriteAdditionalOdtSetting+0x1aa>
4000a284:	9301      	str	r3, [sp, #4]
4000a286:	4622      	mov	r2, r4
4000a288:	482e      	ldr	r0, [pc, #184]	; (4000a344 <ddr3TipWriteAdditionalOdtSetting+0x258>)
4000a28a:	4643      	mov	r3, r8
4000a28c:	4927      	ldr	r1, [pc, #156]	; (4000a32c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a28e:	f8cd a000 	str.w	sl, [sp]
4000a292:	f004 f8a7 	bl	4000e3e4 <mvPrintf>
4000a296:	682b      	ldr	r3, [r5, #0]
4000a298:	2258      	movs	r2, #88	; 0x58
4000a29a:	fb02 3304 	mla	r3, r2, r4, r3
4000a29e:	f893 6059 	ldrb.w	r6, [r3, #89]	; 0x59
4000a2a2:	f1a6 0802 	sub.w	r8, r6, #2
4000a2a6:	2100      	movs	r1, #0
4000a2a8:	4648      	mov	r0, r9
4000a2aa:	4622      	mov	r2, r4
4000a2ac:	ea4f 3308 	mov.w	r3, r8, lsl #12
4000a2b0:	9300      	str	r3, [sp, #0]
4000a2b2:	f44f 4370 	mov.w	r3, #61440	; 0xf000
4000a2b6:	9301      	str	r3, [sp, #4]
4000a2b8:	f241 4328 	movw	r3, #5160	; 0x1428
4000a2bc:	f10b 0b01 	add.w	fp, fp, #1
4000a2c0:	f7f9 ff9e 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000a2c4:	4d16      	ldr	r5, [pc, #88]	; (4000a320 <ddr3TipWriteAdditionalOdtSetting+0x234>)
4000a2c6:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
4000a2ca:	3705      	adds	r7, #5
4000a2cc:	eb07 076b 	add.w	r7, r7, fp, asr #1
4000a2d0:	2f1f      	cmp	r7, #31
4000a2d2:	bf28      	it	cs
4000a2d4:	271f      	movcs	r7, #31
4000a2d6:	4601      	mov	r1, r0
4000a2d8:	6028      	str	r0, [r5, #0]
4000a2da:	b968      	cbnz	r0, 4000a2f8 <ddr3TipWriteAdditionalOdtSetting+0x20c>
4000a2dc:	043b      	lsls	r3, r7, #16
4000a2de:	4648      	mov	r0, r9
4000a2e0:	9300      	str	r3, [sp, #0]
4000a2e2:	4622      	mov	r2, r4
4000a2e4:	f44f 13f8 	mov.w	r3, #2031616	; 0x1f0000
4000a2e8:	9301      	str	r3, [sp, #4]
4000a2ea:	f241 4328 	movw	r3, #5160	; 0x1428
4000a2ee:	f7f9 ff87 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000a2f2:	4606      	mov	r6, r0
4000a2f4:	6028      	str	r0, [r5, #0]
4000a2f6:	b118      	cbz	r0, 4000a300 <ddr3TipWriteAdditionalOdtSetting+0x214>
4000a2f8:	f001 fd30 	bl	4000bd5c <gtBreakOnFail>
4000a2fc:	6828      	ldr	r0, [r5, #0]
4000a2fe:	e00b      	b.n	4000a318 <ddr3TipWriteAdditionalOdtSetting+0x22c>
4000a300:	4b08      	ldr	r3, [pc, #32]	; (4000a324 <ddr3TipWriteAdditionalOdtSetting+0x238>)
4000a302:	781b      	ldrb	r3, [r3, #0]
4000a304:	2b02      	cmp	r3, #2
4000a306:	d806      	bhi.n	4000a316 <ddr3TipWriteAdditionalOdtSetting+0x22a>
4000a308:	480f      	ldr	r0, [pc, #60]	; (4000a348 <ddr3TipWriteAdditionalOdtSetting+0x25c>)
4000a30a:	4622      	mov	r2, r4
4000a30c:	4907      	ldr	r1, [pc, #28]	; (4000a32c <ddr3TipWriteAdditionalOdtSetting+0x240>)
4000a30e:	4643      	mov	r3, r8
4000a310:	9700      	str	r7, [sp, #0]
4000a312:	f004 f867 	bl	4000e3e4 <mvPrintf>
4000a316:	4630      	mov	r0, r6
4000a318:	b015      	add	sp, #84	; 0x54
4000a31a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000a31e:	bf00      	nop
4000a320:	40020868 	andmi	r0, r2, r8, ror #16
4000a324:	40014178 	andmi	r4, r1, r8, ror r1
4000a328:	4001090e 	andmi	r0, r1, lr, lsl #18
4000a32c:	40011ed4 	ldrdmi	r1, [r1], -r4
4000a330:	40011ec4 	andmi	r1, r1, r4, asr #29
4000a334:	fffffc01 			; <UNDEFINED> instruction: 0xfffffc01
4000a338:	400205d8 	ldrdmi	r0, [r2], -r8
4000a33c:	40010941 	andmi	r0, r1, r1, asr #18
4000a340:	400109d4 	ldrdmi	r0, [r1], -r4
4000a344:	40010a2b 	andmi	r0, r1, fp, lsr #20
4000a348:	40010ad6 	ldrdmi	r0, [r1], -r6

Disassembly of section .text.GetValidWinRx:

4000a34c <GetValidWinRx>:
GetValidWinRx():
4000a34c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000a350:	2400      	movs	r4, #0
4000a352:	b086      	sub	sp, #24
4000a354:	f8df a048 	ldr.w	sl, [pc, #72]	; 4000a3a0 <GetValidWinRx+0x54>
4000a358:	f10d 0914 	add.w	r9, sp, #20
4000a35c:	4607      	mov	r7, r0
4000a35e:	460e      	mov	r6, r1
4000a360:	4615      	mov	r5, r2
4000a362:	46a0      	mov	r8, r4
4000a364:	23c0      	movs	r3, #192	; 0xc0
4000a366:	4638      	mov	r0, r7
4000a368:	9301      	str	r3, [sp, #4]
4000a36a:	4631      	mov	r1, r6
4000a36c:	2200      	movs	r2, #0
4000a36e:	4623      	mov	r3, r4
4000a370:	f8cd 8000 	str.w	r8, [sp]
4000a374:	f8cd 9008 	str.w	r9, [sp, #8]
4000a378:	f7fa faf8 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a37c:	f8ca 0000 	str.w	r0, [sl]
4000a380:	b120      	cbz	r0, 4000a38c <GetValidWinRx+0x40>
4000a382:	f001 fceb 	bl	4000bd5c <gtBreakOnFail>
4000a386:	4b06      	ldr	r3, [pc, #24]	; (4000a3a0 <GetValidWinRx+0x54>)
4000a388:	6818      	ldr	r0, [r3, #0]
4000a38a:	e006      	b.n	4000a39a <GetValidWinRx+0x4e>
4000a38c:	9b05      	ldr	r3, [sp, #20]
4000a38e:	f3c3 1344 	ubfx	r3, r3, #5, #5
4000a392:	552b      	strb	r3, [r5, r4]
4000a394:	3401      	adds	r4, #1
4000a396:	2c04      	cmp	r4, #4
4000a398:	d1e4      	bne.n	4000a364 <GetValidWinRx+0x18>
4000a39a:	b006      	add	sp, #24
4000a39c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000a3a0:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipVref:

4000a3a4 <ddr3TipVref>:
ddr3TipVref():
4000a3a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000a3a8:	4605      	mov	r5, r0
4000a3aa:	4e90      	ldr	r6, [pc, #576]	; (4000a5ec <ddr3TipVref+0x248>)
4000a3ac:	b099      	sub	sp, #100	; 0x64
4000a3ae:	ac0e      	add	r4, sp, #56	; 0x38
4000a3b0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
4000a3b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000a3b4:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
4000a3b8:	4e8d      	ldr	r6, [pc, #564]	; (4000a5f0 <ddr3TipVref+0x24c>)
4000a3ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
4000a3be:	2300      	movs	r3, #0
4000a3c0:	9316      	str	r3, [sp, #88]	; 0x58
4000a3c2:	4b8c      	ldr	r3, [pc, #560]	; (4000a5f4 <ddr3TipVref+0x250>)
4000a3c4:	7818      	ldrb	r0, [r3, #0]
4000a3c6:	f7f8 fa99 	bl	400028fc <ddr3TipGetResultPtr>
4000a3ca:	2102      	movs	r1, #2
4000a3cc:	900b      	str	r0, [sp, #44]	; 0x2c
4000a3ce:	4628      	mov	r0, r5
4000a3d0:	f000 fe2c 	bl	4000b02c <ddr3TipDevAttrGet>
4000a3d4:	4604      	mov	r4, r0
4000a3d6:	4628      	mov	r0, r5
4000a3d8:	f003 f958 	bl	4000d68c <ddr3TipSpecialRx>
4000a3dc:	6030      	str	r0, [r6, #0]
4000a3de:	b118      	cbz	r0, 4000a3e8 <ddr3TipVref+0x44>
4000a3e0:	f001 fcbc 	bl	4000bd5c <gtBreakOnFail>
4000a3e4:	6830      	ldr	r0, [r6, #0]
4000a3e6:	e38b      	b.n	4000ab00 <ddr3TipVref+0x75c>
4000a3e8:	4983      	ldr	r1, [pc, #524]	; (4000a5f8 <ddr3TipVref+0x254>)
4000a3ea:	b2e4      	uxtb	r4, r4
4000a3ec:	4b83      	ldr	r3, [pc, #524]	; (4000a5fc <ddr3TipVref+0x258>)
4000a3ee:	9409      	str	r4, [sp, #36]	; 0x24
4000a3f0:	680a      	ldr	r2, [r1, #0]
4000a3f2:	920c      	str	r2, [sp, #48]	; 0x30
4000a3f4:	681a      	ldr	r2, [r3, #0]
4000a3f6:	920d      	str	r2, [sp, #52]	; 0x34
4000a3f8:	220f      	movs	r2, #15
4000a3fa:	601a      	str	r2, [r3, #0]
4000a3fc:	4b80      	ldr	r3, [pc, #512]	; (4000a600 <ddr3TipVref+0x25c>)
4000a3fe:	600a      	str	r2, [r1, #0]
4000a400:	681b      	ldr	r3, [r3, #0]
4000a402:	781b      	ldrb	r3, [r3, #0]
4000a404:	07da      	lsls	r2, r3, #31
4000a406:	d564      	bpl.n	4000a4d2 <ddr3TipVref+0x12e>
4000a408:	4606      	mov	r6, r0
4000a40a:	4604      	mov	r4, r0
4000a40c:	f8df a22c 	ldr.w	sl, [pc, #556]	; 4000a63c <ddr3TipVref+0x298>
4000a410:	f8df b22c 	ldr.w	fp, [pc, #556]	; 4000a640 <ddr3TipVref+0x29c>
4000a414:	e056      	b.n	4000a4c4 <ddr3TipVref+0x120>
4000a416:	4a7b      	ldr	r2, [pc, #492]	; (4000a604 <ddr3TipVref+0x260>)
4000a418:	487b      	ldr	r0, [pc, #492]	; (4000a608 <ddr3TipVref+0x264>)
4000a41a:	4b7c      	ldr	r3, [pc, #496]	; (4000a60c <ddr3TipVref+0x268>)
4000a41c:	52b1      	strh	r1, [r6, r2]
4000a41e:	4a7c      	ldr	r2, [pc, #496]	; (4000a610 <ddr3TipVref+0x26c>)
4000a420:	5231      	strh	r1, [r6, r0]
4000a422:	f804 100a 	strb.w	r1, [r4, sl]
4000a426:	5ca0      	ldrb	r0, [r4, r2]
4000a428:	4a7a      	ldr	r2, [pc, #488]	; (4000a614 <ddr3TipVref+0x270>)
4000a42a:	f804 100b 	strb.w	r1, [r4, fp]
4000a42e:	54e1      	strb	r1, [r4, r3]
4000a430:	7812      	ldrb	r2, [r2, #0]
4000a432:	4290      	cmp	r0, r2
4000a434:	4a78      	ldr	r2, [pc, #480]	; (4000a618 <ddr3TipVref+0x274>)
4000a436:	d90b      	bls.n	4000a450 <ddr3TipVref+0xac>
4000a438:	2302      	movs	r3, #2
4000a43a:	5513      	strb	r3, [r2, r4]
4000a43c:	4b77      	ldr	r3, [pc, #476]	; (4000a61c <ddr3TipVref+0x278>)
4000a43e:	781b      	ldrb	r3, [r3, #0]
4000a440:	2b02      	cmp	r3, #2
4000a442:	d83d      	bhi.n	4000a4c0 <ddr3TipVref+0x11c>
4000a444:	4876      	ldr	r0, [pc, #472]	; (4000a620 <ddr3TipVref+0x27c>)
4000a446:	4622      	mov	r2, r4
4000a448:	23f5      	movs	r3, #245	; 0xf5
4000a44a:	f003 ffcb 	bl	4000e3e4 <mvPrintf>
4000a44e:	e037      	b.n	4000a4c0 <ddr3TipVref+0x11c>
4000a450:	5511      	strb	r1, [r2, r4]
4000a452:	ab16      	add	r3, sp, #88	; 0x58
4000a454:	460a      	mov	r2, r1
4000a456:	9302      	str	r3, [sp, #8]
4000a458:	4628      	mov	r0, r5
4000a45a:	4623      	mov	r3, r4
4000a45c:	9100      	str	r1, [sp, #0]
4000a45e:	f04f 09a8 	mov.w	r9, #168	; 0xa8
4000a462:	f8cd 9004 	str.w	r9, [sp, #4]
4000a466:	f7fa fa81 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a46a:	4f61      	ldr	r7, [pc, #388]	; (4000a5f0 <ddr3TipVref+0x24c>)
4000a46c:	4601      	mov	r1, r0
4000a46e:	6038      	str	r0, [r7, #0]
4000a470:	b998      	cbnz	r0, 4000a49a <ddr3TipVref+0xf6>
4000a472:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a474:	460a      	mov	r2, r1
4000a476:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
4000a47a:	f023 030f 	bic.w	r3, r3, #15
4000a47e:	9001      	str	r0, [sp, #4]
4000a480:	ea43 0308 	orr.w	r3, r3, r8
4000a484:	4628      	mov	r0, r5
4000a486:	9303      	str	r3, [sp, #12]
4000a488:	460b      	mov	r3, r1
4000a48a:	9400      	str	r4, [sp, #0]
4000a48c:	f8cd 9008 	str.w	r9, [sp, #8]
4000a490:	f7fa faf2 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000a494:	4601      	mov	r1, r0
4000a496:	6038      	str	r0, [r7, #0]
4000a498:	b118      	cbz	r0, 4000a4a2 <ddr3TipVref+0xfe>
4000a49a:	f001 fc5f 	bl	4000bd5c <gtBreakOnFail>
4000a49e:	6838      	ldr	r0, [r7, #0]
4000a4a0:	e32e      	b.n	4000ab00 <ddr3TipVref+0x75c>
4000a4a2:	4b5e      	ldr	r3, [pc, #376]	; (4000a61c <ddr3TipVref+0x278>)
4000a4a4:	781b      	ldrb	r3, [r3, #0]
4000a4a6:	2b02      	cmp	r3, #2
4000a4a8:	d80a      	bhi.n	4000a4c0 <ddr3TipVref+0x11c>
4000a4aa:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a4ac:	22fa      	movs	r2, #250	; 0xfa
4000a4ae:	485d      	ldr	r0, [pc, #372]	; (4000a624 <ddr3TipVref+0x280>)
4000a4b0:	f023 030f 	bic.w	r3, r3, #15
4000a4b4:	9200      	str	r2, [sp, #0]
4000a4b6:	ea43 0308 	orr.w	r3, r3, r8
4000a4ba:	4622      	mov	r2, r4
4000a4bc:	f003 ff92 	bl	4000e3e4 <mvPrintf>
4000a4c0:	3401      	adds	r4, #1
4000a4c2:	3602      	adds	r6, #2
4000a4c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
4000a4c6:	f04f 0100 	mov.w	r1, #0
4000a4ca:	429c      	cmp	r4, r3
4000a4cc:	d3a3      	bcc.n	4000a416 <ddr3TipVref+0x72>
4000a4ce:	4b56      	ldr	r3, [pc, #344]	; (4000a628 <ddr3TipVref+0x284>)
4000a4d0:	7019      	strb	r1, [r3, #0]
4000a4d2:	2000      	movs	r0, #0
4000a4d4:	4f4a      	ldr	r7, [pc, #296]	; (4000a600 <ddr3TipVref+0x25c>)
4000a4d6:	900a      	str	r0, [sp, #40]	; 0x28
4000a4d8:	4681      	mov	r9, r0
4000a4da:	f8df a13c 	ldr.w	sl, [pc, #316]	; 4000a618 <ddr3TipVref+0x274>
4000a4de:	e2c4      	b.n	4000aa6a <ddr3TipVref+0x6c6>
4000a4e0:	990a      	ldr	r1, [sp, #40]	; 0x28
4000a4e2:	2401      	movs	r4, #1
4000a4e4:	3101      	adds	r1, #1
4000a4e6:	910a      	str	r1, [sp, #40]	; 0x28
4000a4e8:	4b50      	ldr	r3, [pc, #320]	; (4000a62c <ddr3TipVref+0x288>)
4000a4ea:	2201      	movs	r2, #1
4000a4ec:	4628      	mov	r0, r5
4000a4ee:	2600      	movs	r6, #0
4000a4f0:	601a      	str	r2, [r3, #0]
4000a4f2:	f003 faaf 	bl	4000da54 <ddr3TipCentralizationRx>
4000a4f6:	484d      	ldr	r0, [pc, #308]	; (4000a62c <ddr3TipVref+0x288>)
4000a4f8:	683b      	ldr	r3, [r7, #0]
4000a4fa:	6006      	str	r6, [r0, #0]
4000a4fc:	781b      	ldrb	r3, [r3, #0]
4000a4fe:	07db      	lsls	r3, r3, #31
4000a500:	d539      	bpl.n	4000a576 <ddr3TipVref+0x1d2>
4000a502:	4949      	ldr	r1, [pc, #292]	; (4000a628 <ddr3TipVref+0x284>)
4000a504:	780b      	ldrb	r3, [r1, #0]
4000a506:	2b04      	cmp	r3, #4
4000a508:	d035      	beq.n	4000a576 <ddr3TipVref+0x1d2>
4000a50a:	4628      	mov	r0, r5
4000a50c:	aa17      	add	r2, sp, #92	; 0x5c
4000a50e:	4631      	mov	r1, r6
4000a510:	46b0      	mov	r8, r6
4000a512:	f7ff ff1b 	bl	4000a34c <GetValidWinRx>
4000a516:	683a      	ldr	r2, [r7, #0]
4000a518:	1e63      	subs	r3, r4, #1
4000a51a:	46cc      	mov	ip, r9
4000a51c:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 4000a608 <ddr3TipVref+0x264>
4000a520:	46a9      	mov	r9, r5
4000a522:	9208      	str	r2, [sp, #32]
4000a524:	461d      	mov	r5, r3
4000a526:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000a52a:	e01f      	b.n	4000a56c <ddr3TipVref+0x1c8>
4000a52c:	9b08      	ldr	r3, [sp, #32]
4000a52e:	f893 105c 	ldrb.w	r1, [r3, #92]	; 0x5c
4000a532:	fa41 f106 	asr.w	r1, r1, r6
4000a536:	07c8      	lsls	r0, r1, #31
4000a538:	d515      	bpl.n	4000a566 <ddr3TipVref+0x1c2>
4000a53a:	f816 100a 	ldrb.w	r1, [r6, sl]
4000a53e:	2902      	cmp	r1, #2
4000a540:	d011      	beq.n	4000a566 <ddr3TipVref+0x1c2>
4000a542:	f838 000b 	ldrh.w	r0, [r8, fp]
4000a546:	a917      	add	r1, sp, #92	; 0x5c
4000a548:	5c71      	ldrb	r1, [r6, r1]
4000a54a:	4351      	muls	r1, r2
4000a54c:	fb05 1000 	mla	r0, r5, r0, r1
4000a550:	4621      	mov	r1, r4
4000a552:	9207      	str	r2, [sp, #28]
4000a554:	f8cd c018 	str.w	ip, [sp, #24]
4000a558:	f7f5 eeae 	blx	400002b8 <__aeabi_idiv>
4000a55c:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a560:	9a07      	ldr	r2, [sp, #28]
4000a562:	f82b 0008 	strh.w	r0, [fp, r8]
4000a566:	3601      	adds	r6, #1
4000a568:	f108 0802 	add.w	r8, r8, #2
4000a56c:	9809      	ldr	r0, [sp, #36]	; 0x24
4000a56e:	4286      	cmp	r6, r0
4000a570:	d3dc      	bcc.n	4000a52c <ddr3TipVref+0x188>
4000a572:	464d      	mov	r5, r9
4000a574:	46e1      	mov	r9, ip
4000a576:	3401      	adds	r4, #1
4000a578:	2c04      	cmp	r4, #4
4000a57a:	d1b5      	bne.n	4000a4e8 <ddr3TipVref+0x144>
4000a57c:	683b      	ldr	r3, [r7, #0]
4000a57e:	781b      	ldrb	r3, [r3, #0]
4000a580:	07d9      	lsls	r1, r3, #31
4000a582:	d527      	bpl.n	4000a5d4 <ddr3TipVref+0x230>
4000a584:	4b25      	ldr	r3, [pc, #148]	; (4000a61c <ddr3TipVref+0x278>)
4000a586:	781b      	ldrb	r3, [r3, #0]
4000a588:	2b01      	cmp	r3, #1
4000a58a:	d803      	bhi.n	4000a594 <ddr3TipVref+0x1f0>
4000a58c:	4828      	ldr	r0, [pc, #160]	; (4000a630 <ddr3TipVref+0x28c>)
4000a58e:	2100      	movs	r1, #0
4000a590:	f003 ff28 	bl	4000e3e4 <mvPrintf>
4000a594:	2400      	movs	r4, #0
4000a596:	f8df 8084 	ldr.w	r8, [pc, #132]	; 4000a61c <ddr3TipVref+0x278>
4000a59a:	4e1b      	ldr	r6, [pc, #108]	; (4000a608 <ddr3TipVref+0x264>)
4000a59c:	e010      	b.n	4000a5c0 <ddr3TipVref+0x21c>
4000a59e:	683b      	ldr	r3, [r7, #0]
4000a5a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a5a4:	fa43 f304 	asr.w	r3, r3, r4
4000a5a8:	07da      	lsls	r2, r3, #31
4000a5aa:	d508      	bpl.n	4000a5be <ddr3TipVref+0x21a>
4000a5ac:	f898 3000 	ldrb.w	r3, [r8]
4000a5b0:	2b01      	cmp	r3, #1
4000a5b2:	d804      	bhi.n	4000a5be <ddr3TipVref+0x21a>
4000a5b4:	481f      	ldr	r0, [pc, #124]	; (4000a634 <ddr3TipVref+0x290>)
4000a5b6:	f836 1014 	ldrh.w	r1, [r6, r4, lsl #1]
4000a5ba:	f003 ff13 	bl	4000e3e4 <mvPrintf>
4000a5be:	3401      	adds	r4, #1
4000a5c0:	9909      	ldr	r1, [sp, #36]	; 0x24
4000a5c2:	428c      	cmp	r4, r1
4000a5c4:	d3eb      	bcc.n	4000a59e <ddr3TipVref+0x1fa>
4000a5c6:	4b15      	ldr	r3, [pc, #84]	; (4000a61c <ddr3TipVref+0x278>)
4000a5c8:	781b      	ldrb	r3, [r3, #0]
4000a5ca:	2b01      	cmp	r3, #1
4000a5cc:	d802      	bhi.n	4000a5d4 <ddr3TipVref+0x230>
4000a5ce:	481a      	ldr	r0, [pc, #104]	; (4000a638 <ddr3TipVref+0x294>)
4000a5d0:	f003 ff08 	bl	4000e3e4 <mvPrintf>
4000a5d4:	683b      	ldr	r3, [r7, #0]
4000a5d6:	781b      	ldrb	r3, [r3, #0]
4000a5d8:	07db      	lsls	r3, r3, #31
4000a5da:	f140 8246 	bpl.w	4000aa6a <ddr3TipVref+0x6c6>
4000a5de:	2600      	movs	r6, #0
4000a5e0:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4000a61c <ddr3TipVref+0x278>
4000a5e4:	9505      	str	r5, [sp, #20]
4000a5e6:	4634      	mov	r4, r6
4000a5e8:	e23a      	b.n	4000aa60 <ddr3TipVref+0x6bc>
4000a5ea:	bf00      	nop
4000a5ec:	4001199c 	mulmi	r1, ip, r9
4000a5f0:	40020868 	andmi	r0, r2, r8, ror #16
4000a5f4:	4002096d 	andmi	r0, r2, sp, ror #18
4000a5f8:	40014b10 	andmi	r4, r1, r0, lsl fp
4000a5fc:	40014b0c 	andmi	r4, r1, ip, lsl #22
4000a600:	400205d8 	ldrdmi	r0, [r2], -r8
4000a604:	4002083e 	andmi	r0, r2, lr, lsr r8
4000a608:	4002084e 	andmi	r0, r2, lr, asr #16
4000a60c:	40020848 	andmi	r0, r2, r8, asr #16
4000a610:	4002082f 	andmi	r0, r2, pc, lsr #16
4000a614:	4001463c 	andmi	r4, r1, ip, lsr r6
4000a618:	4002082a 	andmi	r0, r2, sl, lsr #16
4000a61c:	40014178 	andmi	r4, r1, r8, ror r1
4000a620:	40010b23 	andmi	r0, r1, r3, lsr #22
4000a624:	40010b60 	andmi	r0, r1, r0, ror #22
4000a628:	40020829 	andmi	r0, r2, r9, lsr #16
4000a62c:	40020990 	mulmi	r2, r0, r9
4000a630:	40010b90 	mulmi	r1, r0, fp
4000a634:	400112bf 			; <UNDEFINED> instruction: 0x400112bf
4000a638:	400104a6 	andmi	r0, r1, r6, lsr #9
4000a63c:	40020838 	andmi	r0, r2, r8, lsr r8
4000a640:	40020824 	andmi	r0, r2, r4, lsr #16
4000a644:	683b      	ldr	r3, [r7, #0]
4000a646:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000a64a:	fa43 f304 	asr.w	r3, r3, r4
4000a64e:	07d8      	lsls	r0, r3, #31
4000a650:	f140 8204 	bpl.w	4000aa5c <ddr3TipVref+0x6b8>
4000a654:	f898 3000 	ldrb.w	r3, [r8]
4000a658:	2b01      	cmp	r3, #1
4000a65a:	d809      	bhi.n	4000a670 <ddr3TipVref+0x2cc>
4000a65c:	f240 1231 	movw	r2, #305	; 0x131
4000a660:	f814 300a 	ldrb.w	r3, [r4, sl]
4000a664:	4890      	ldr	r0, [pc, #576]	; (4000a8a8 <ddr3TipVref+0x504>)
4000a666:	2100      	movs	r1, #0
4000a668:	9200      	str	r2, [sp, #0]
4000a66a:	4622      	mov	r2, r4
4000a66c:	f003 feba 	bl	4000e3e4 <mvPrintf>
4000a670:	f814 300a 	ldrb.w	r3, [r4, sl]
4000a674:	2b02      	cmp	r3, #2
4000a676:	f000 81f1 	beq.w	4000aa5c <ddr3TipVref+0x6b8>
4000a67a:	f898 3000 	ldrb.w	r3, [r8]
4000a67e:	2b01      	cmp	r3, #1
4000a680:	d80f      	bhi.n	4000a6a2 <ddr3TipVref+0x2fe>
4000a682:	4a8a      	ldr	r2, [pc, #552]	; (4000a8ac <ddr3TipVref+0x508>)
4000a684:	2100      	movs	r1, #0
4000a686:	4d8a      	ldr	r5, [pc, #552]	; (4000a8b0 <ddr3TipVref+0x50c>)
4000a688:	488a      	ldr	r0, [pc, #552]	; (4000a8b4 <ddr3TipVref+0x510>)
4000a68a:	5ab3      	ldrh	r3, [r6, r2]
4000a68c:	5b72      	ldrh	r2, [r6, r5]
4000a68e:	9200      	str	r2, [sp, #0]
4000a690:	4a89      	ldr	r2, [pc, #548]	; (4000a8b8 <ddr3TipVref+0x514>)
4000a692:	5ca2      	ldrb	r2, [r4, r2]
4000a694:	9201      	str	r2, [sp, #4]
4000a696:	f240 1237 	movw	r2, #311	; 0x137
4000a69a:	9202      	str	r2, [sp, #8]
4000a69c:	4622      	mov	r2, r4
4000a69e:	f003 fea1 	bl	4000e3e4 <mvPrintf>
4000a6a2:	4882      	ldr	r0, [pc, #520]	; (4000a8ac <ddr3TipVref+0x508>)
4000a6a4:	4982      	ldr	r1, [pc, #520]	; (4000a8b0 <ddr3TipVref+0x50c>)
4000a6a6:	5a33      	ldrh	r3, [r6, r0]
4000a6a8:	1870      	adds	r0, r6, r1
4000a6aa:	f836 c001 	ldrh.w	ip, [r6, r1]
4000a6ae:	f103 02c8 	add.w	r2, r3, #200	; 0xc8
4000a6b2:	4562      	cmp	r2, ip
4000a6b4:	f2c0 810e 	blt.w	4000a8d4 <ddr3TipVref+0x530>
4000a6b8:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000a6bc:	eb0a 0204 	add.w	r2, sl, r4
4000a6c0:	2900      	cmp	r1, #0
4000a6c2:	d16e      	bne.n	4000a7a2 <ddr3TipVref+0x3fe>
4000a6c4:	487d      	ldr	r0, [pc, #500]	; (4000a8bc <ddr3TipVref+0x518>)
4000a6c6:	5c23      	ldrb	r3, [r4, r0]
4000a6c8:	2b07      	cmp	r3, #7
4000a6ca:	d113      	bne.n	4000a6f4 <ddr3TipVref+0x350>
4000a6cc:	2002      	movs	r0, #2
4000a6ce:	7010      	strb	r0, [r2, #0]
4000a6d0:	4a7b      	ldr	r2, [pc, #492]	; (4000a8c0 <ddr3TipVref+0x51c>)
4000a6d2:	f109 0901 	add.w	r9, r9, #1
4000a6d6:	7810      	ldrb	r0, [r2, #0]
4000a6d8:	3001      	adds	r0, #1
4000a6da:	7010      	strb	r0, [r2, #0]
4000a6dc:	f898 2000 	ldrb.w	r2, [r8]
4000a6e0:	2a01      	cmp	r2, #1
4000a6e2:	d815      	bhi.n	4000a710 <ddr3TipVref+0x36c>
4000a6e4:	f240 1243 	movw	r2, #323	; 0x143
4000a6e8:	4876      	ldr	r0, [pc, #472]	; (4000a8c4 <ddr3TipVref+0x520>)
4000a6ea:	9200      	str	r2, [sp, #0]
4000a6ec:	4622      	mov	r2, r4
4000a6ee:	f003 fe79 	bl	4000e3e4 <mvPrintf>
4000a6f2:	e00d      	b.n	4000a710 <ddr3TipVref+0x36c>
4000a6f4:	3303      	adds	r3, #3
4000a6f6:	2b07      	cmp	r3, #7
4000a6f8:	bfa8      	it	ge
4000a6fa:	2307      	movge	r3, #7
4000a6fc:	b2db      	uxtb	r3, r3
4000a6fe:	5423      	strb	r3, [r4, r0]
4000a700:	2b07      	cmp	r3, #7
4000a702:	d101      	bne.n	4000a708 <ddr3TipVref+0x364>
4000a704:	2101      	movs	r1, #1
4000a706:	7011      	strb	r1, [r2, #0]
4000a708:	4a6f      	ldr	r2, [pc, #444]	; (4000a8c8 <ddr3TipVref+0x524>)
4000a70a:	54a3      	strb	r3, [r4, r2]
4000a70c:	4a6a      	ldr	r2, [pc, #424]	; (4000a8b8 <ddr3TipVref+0x514>)
4000a70e:	54a3      	strb	r3, [r4, r2]
4000a710:	4b67      	ldr	r3, [pc, #412]	; (4000a8b0 <ddr3TipVref+0x50c>)
4000a712:	2100      	movs	r1, #0
4000a714:	4d65      	ldr	r5, [pc, #404]	; (4000a8ac <ddr3TipVref+0x508>)
4000a716:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000a71a:	4865      	ldr	r0, [pc, #404]	; (4000a8b0 <ddr3TipVref+0x50c>)
4000a71c:	5af2      	ldrh	r2, [r6, r3]
4000a71e:	5b73      	ldrh	r3, [r6, r5]
4000a720:	f8df b1ac 	ldr.w	fp, [pc, #428]	; 4000a8d0 <ddr3TipVref+0x52c>
4000a724:	429a      	cmp	r2, r3
4000a726:	bf28      	it	cs
4000a728:	4613      	movcs	r3, r2
4000a72a:	5233      	strh	r3, [r6, r0]
4000a72c:	4b63      	ldr	r3, [pc, #396]	; (4000a8bc <ddr3TipVref+0x518>)
4000a72e:	aa16      	add	r2, sp, #88	; 0x58
4000a730:	9805      	ldr	r0, [sp, #20]
4000a732:	5ce5      	ldrb	r5, [r4, r3]
4000a734:	4623      	mov	r3, r4
4000a736:	9202      	str	r2, [sp, #8]
4000a738:	460a      	mov	r2, r1
4000a73a:	e88d 1002 	stmia.w	sp, {r1, ip}
4000a73e:	f8cd c018 	str.w	ip, [sp, #24]
4000a742:	f7fa f913 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a746:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a74a:	4601      	mov	r1, r0
4000a74c:	f8cb 0000 	str.w	r0, [fp]
4000a750:	2800      	cmp	r0, #0
4000a752:	f040 8151 	bne.w	4000a9f8 <ddr3TipVref+0x654>
4000a756:	a818      	add	r0, sp, #96	; 0x60
4000a758:	460a      	mov	r2, r1
4000a75a:	eb00 0385 	add.w	r3, r0, r5, lsl #2
4000a75e:	9805      	ldr	r0, [sp, #20]
4000a760:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000a764:	9101      	str	r1, [sp, #4]
4000a766:	9400      	str	r4, [sp, #0]
4000a768:	9308      	str	r3, [sp, #32]
4000a76a:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a76c:	9d08      	ldr	r5, [sp, #32]
4000a76e:	f023 030f 	bic.w	r3, r3, #15
4000a772:	f8cd c008 	str.w	ip, [sp, #8]
4000a776:	432b      	orrs	r3, r5
4000a778:	9303      	str	r3, [sp, #12]
4000a77a:	460b      	mov	r3, r1
4000a77c:	f7fa f97c 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000a780:	4601      	mov	r1, r0
4000a782:	f8cb 0000 	str.w	r0, [fp]
4000a786:	2800      	cmp	r0, #0
4000a788:	f040 8136 	bne.w	4000a9f8 <ddr3TipVref+0x654>
4000a78c:	f898 3000 	ldrb.w	r3, [r8]
4000a790:	2b01      	cmp	r3, #1
4000a792:	f200 8163 	bhi.w	4000aa5c <ddr3TipVref+0x6b8>
4000a796:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a798:	f240 1255 	movw	r2, #341	; 0x155
4000a79c:	f023 030f 	bic.w	r3, r3, #15
4000a7a0:	e07b      	b.n	4000a89a <ddr3TipVref+0x4f6>
4000a7a2:	2901      	cmp	r1, #1
4000a7a4:	f040 815a 	bne.w	4000aa5c <ddr3TipVref+0x6b8>
4000a7a8:	459c      	cmp	ip, r3
4000a7aa:	bf28      	it	cs
4000a7ac:	4663      	movcs	r3, ip
4000a7ae:	8003      	strh	r3, [r0, #0]
4000a7b0:	4842      	ldr	r0, [pc, #264]	; (4000a8bc <ddr3TipVref+0x518>)
4000a7b2:	4945      	ldr	r1, [pc, #276]	; (4000a8c8 <ddr3TipVref+0x524>)
4000a7b4:	eb04 0c00 	add.w	ip, r4, r0
4000a7b8:	5c23      	ldrb	r3, [r4, r0]
4000a7ba:	5463      	strb	r3, [r4, r1]
4000a7bc:	493e      	ldr	r1, [pc, #248]	; (4000a8b8 <ddr3TipVref+0x514>)
4000a7be:	f814 e001 	ldrb.w	lr, [r4, r1]
4000a7c2:	1e59      	subs	r1, r3, #1
4000a7c4:	4571      	cmp	r1, lr
4000a7c6:	d110      	bne.n	4000a7ea <ddr3TipVref+0x446>
4000a7c8:	2302      	movs	r3, #2
4000a7ca:	7013      	strb	r3, [r2, #0]
4000a7cc:	4b3c      	ldr	r3, [pc, #240]	; (4000a8c0 <ddr3TipVref+0x51c>)
4000a7ce:	f109 0901 	add.w	r9, r9, #1
4000a7d2:	781a      	ldrb	r2, [r3, #0]
4000a7d4:	3201      	adds	r2, #1
4000a7d6:	701a      	strb	r2, [r3, #0]
4000a7d8:	f898 2000 	ldrb.w	r2, [r8]
4000a7dc:	b2cb      	uxtb	r3, r1
4000a7de:	5423      	strb	r3, [r4, r0]
4000a7e0:	2a01      	cmp	r2, #1
4000a7e2:	d81b      	bhi.n	4000a81c <ddr3TipVref+0x478>
4000a7e4:	f44f 72b1 	mov.w	r2, #354	; 0x162
4000a7e8:	e00f      	b.n	4000a80a <ddr3TipVref+0x466>
4000a7ea:	4573      	cmp	r3, lr
4000a7ec:	d114      	bne.n	4000a818 <ddr3TipVref+0x474>
4000a7ee:	2102      	movs	r1, #2
4000a7f0:	7011      	strb	r1, [r2, #0]
4000a7f2:	4a33      	ldr	r2, [pc, #204]	; (4000a8c0 <ddr3TipVref+0x51c>)
4000a7f4:	f109 0901 	add.w	r9, r9, #1
4000a7f8:	7811      	ldrb	r1, [r2, #0]
4000a7fa:	3101      	adds	r1, #1
4000a7fc:	7011      	strb	r1, [r2, #0]
4000a7fe:	f898 2000 	ldrb.w	r2, [r8]
4000a802:	2a01      	cmp	r2, #1
4000a804:	d80a      	bhi.n	4000a81c <ddr3TipVref+0x478>
4000a806:	f44f 72b4 	mov.w	r2, #360	; 0x168
4000a80a:	9200      	str	r2, [sp, #0]
4000a80c:	2100      	movs	r1, #0
4000a80e:	482d      	ldr	r0, [pc, #180]	; (4000a8c4 <ddr3TipVref+0x520>)
4000a810:	4622      	mov	r2, r4
4000a812:	f003 fde7 	bl	4000e3e4 <mvPrintf>
4000a816:	e001      	b.n	4000a81c <ddr3TipVref+0x478>
4000a818:	f88c 1000 	strb.w	r1, [ip]
4000a81c:	4b27      	ldr	r3, [pc, #156]	; (4000a8bc <ddr3TipVref+0x518>)
4000a81e:	2100      	movs	r1, #0
4000a820:	a816      	add	r0, sp, #88	; 0x58
4000a822:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000a826:	460a      	mov	r2, r1
4000a828:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 4000a8d0 <ddr3TipVref+0x52c>
4000a82c:	5ce5      	ldrb	r5, [r4, r3]
4000a82e:	4623      	mov	r3, r4
4000a830:	9002      	str	r0, [sp, #8]
4000a832:	9805      	ldr	r0, [sp, #20]
4000a834:	e88d 1002 	stmia.w	sp, {r1, ip}
4000a838:	f8cd c018 	str.w	ip, [sp, #24]
4000a83c:	f7fa f896 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a840:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a844:	4601      	mov	r1, r0
4000a846:	f8cb 0000 	str.w	r0, [fp]
4000a84a:	2800      	cmp	r0, #0
4000a84c:	f040 80d4 	bne.w	4000a9f8 <ddr3TipVref+0x654>
4000a850:	aa18      	add	r2, sp, #96	; 0x60
4000a852:	eb02 0385 	add.w	r3, r2, r5, lsl #2
4000a856:	460a      	mov	r2, r1
4000a858:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000a85c:	9001      	str	r0, [sp, #4]
4000a85e:	9805      	ldr	r0, [sp, #20]
4000a860:	9308      	str	r3, [sp, #32]
4000a862:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a864:	9d08      	ldr	r5, [sp, #32]
4000a866:	f023 030f 	bic.w	r3, r3, #15
4000a86a:	9400      	str	r4, [sp, #0]
4000a86c:	432b      	orrs	r3, r5
4000a86e:	9303      	str	r3, [sp, #12]
4000a870:	460b      	mov	r3, r1
4000a872:	f8cd c008 	str.w	ip, [sp, #8]
4000a876:	f7fa f8ff 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000a87a:	4601      	mov	r1, r0
4000a87c:	f8cb 0000 	str.w	r0, [fp]
4000a880:	2800      	cmp	r0, #0
4000a882:	f040 80b9 	bne.w	4000a9f8 <ddr3TipVref+0x654>
4000a886:	f898 3000 	ldrb.w	r3, [r8]
4000a88a:	2b01      	cmp	r3, #1
4000a88c:	f200 80e6 	bhi.w	4000aa5c <ddr3TipVref+0x6b8>
4000a890:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000a892:	f240 1273 	movw	r2, #371	; 0x173
4000a896:	f023 030f 	bic.w	r3, r3, #15
4000a89a:	9d08      	ldr	r5, [sp, #32]
4000a89c:	9200      	str	r2, [sp, #0]
4000a89e:	4622      	mov	r2, r4
4000a8a0:	480a      	ldr	r0, [pc, #40]	; (4000a8cc <ddr3TipVref+0x528>)
4000a8a2:	432b      	orrs	r3, r5
4000a8a4:	e0d8      	b.n	4000aa58 <ddr3TipVref+0x6b4>
4000a8a6:	bf00      	nop
4000a8a8:	40010bb0 			; <UNDEFINED> instruction: 0x40010bb0
4000a8ac:	4002084e 	andmi	r0, r2, lr, asr #16
4000a8b0:	4002083e 	andmi	r0, r2, lr, lsr r8
4000a8b4:	40010bd4 	ldrdmi	r0, [r1], -r4
4000a8b8:	40020848 	andmi	r0, r2, r8, asr #16
4000a8bc:	40020838 	andmi	r0, r2, r8, lsr r8
4000a8c0:	40020829 	andmi	r0, r2, r9, lsr #16
4000a8c4:	40010c21 	andmi	r0, r1, r1, lsr #24
4000a8c8:	40020824 	andmi	r0, r2, r4, lsr #16
4000a8cc:	40010b60 	andmi	r0, r1, r0, ror #22
4000a8d0:	40020868 	andmi	r0, r2, r8, ror #16
4000a8d4:	f81a 1004 	ldrb.w	r1, [sl, r4]
4000a8d8:	2900      	cmp	r1, #0
4000a8da:	d15b      	bne.n	4000a994 <ddr3TipVref+0x5f0>
4000a8dc:	f8df b238 	ldr.w	fp, [pc, #568]	; 4000ab18 <ddr3TipVref+0x774>
4000a8e0:	2201      	movs	r2, #1
4000a8e2:	8003      	strh	r3, [r0, #0]
4000a8e4:	a816      	add	r0, sp, #88	; 0x58
4000a8e6:	f80a 2004 	strb.w	r2, [sl, r4]
4000a8ea:	eb04 050b 	add.w	r5, r4, fp
4000a8ee:	f814 200b 	ldrb.w	r2, [r4, fp]
4000a8f2:	f8df e23c 	ldr.w	lr, [pc, #572]	; 4000ab30 <ddr3TipVref+0x78c>
4000a8f6:	4b84      	ldr	r3, [pc, #528]	; (4000ab08 <ddr3TipVref+0x764>)
4000a8f8:	f1a2 0c03 	sub.w	ip, r2, #3
4000a8fc:	9508      	str	r5, [sp, #32]
4000a8fe:	f804 c00e 	strb.w	ip, [r4, lr]
4000a902:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000a906:	54e2      	strb	r2, [r4, r3]
4000a908:	3a01      	subs	r2, #1
4000a90a:	4623      	mov	r3, r4
4000a90c:	f804 200b 	strb.w	r2, [r4, fp]
4000a910:	9002      	str	r0, [sp, #8]
4000a912:	460a      	mov	r2, r1
4000a914:	9805      	ldr	r0, [sp, #20]
4000a916:	9100      	str	r1, [sp, #0]
4000a918:	f8cd c004 	str.w	ip, [sp, #4]
4000a91c:	f8cd c018 	str.w	ip, [sp, #24]
4000a920:	f7fa f824 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a924:	4d79      	ldr	r5, [pc, #484]	; (4000ab0c <ddr3TipVref+0x768>)
4000a926:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a92a:	4601      	mov	r1, r0
4000a92c:	6028      	str	r0, [r5, #0]
4000a92e:	b9b8      	cbnz	r0, 4000a960 <ddr3TipVref+0x5bc>
4000a930:	9400      	str	r4, [sp, #0]
4000a932:	aa18      	add	r2, sp, #96	; 0x60
4000a934:	9001      	str	r0, [sp, #4]
4000a936:	f8cd c008 	str.w	ip, [sp, #8]
4000a93a:	f814 000b 	ldrb.w	r0, [r4, fp]
4000a93e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
4000a942:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000a944:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000a948:	f022 020f 	bic.w	r2, r2, #15
4000a94c:	9805      	ldr	r0, [sp, #20]
4000a94e:	4313      	orrs	r3, r2
4000a950:	460a      	mov	r2, r1
4000a952:	9303      	str	r3, [sp, #12]
4000a954:	460b      	mov	r3, r1
4000a956:	f7fa f88f 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000a95a:	4601      	mov	r1, r0
4000a95c:	6028      	str	r0, [r5, #0]
4000a95e:	b118      	cbz	r0, 4000a968 <ddr3TipVref+0x5c4>
4000a960:	f001 f9fc 	bl	4000bd5c <gtBreakOnFail>
4000a964:	6828      	ldr	r0, [r5, #0]
4000a966:	e0cb      	b.n	4000ab00 <ddr3TipVref+0x75c>
4000a968:	f898 3000 	ldrb.w	r3, [r8]
4000a96c:	2b01      	cmp	r3, #1
4000a96e:	d875      	bhi.n	4000aa5c <ddr3TipVref+0x6b8>
4000a970:	9d08      	ldr	r5, [sp, #32]
4000a972:	a818      	add	r0, sp, #96	; 0x60
4000a974:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000a976:	782b      	ldrb	r3, [r5, #0]
4000a978:	f022 0e0f 	bic.w	lr, r2, #15
4000a97c:	f240 1281 	movw	r2, #385	; 0x181
4000a980:	eb00 0383 	add.w	r3, r0, r3, lsl #2
4000a984:	4862      	ldr	r0, [pc, #392]	; (4000ab10 <ddr3TipVref+0x76c>)
4000a986:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000a98a:	9200      	str	r2, [sp, #0]
4000a98c:	4622      	mov	r2, r4
4000a98e:	ea4e 0303 	orr.w	r3, lr, r3
4000a992:	e061      	b.n	4000aa58 <ddr3TipVref+0x6b4>
4000a994:	2901      	cmp	r1, #1
4000a996:	d161      	bne.n	4000aa5c <ddr3TipVref+0x6b8>
4000a998:	2100      	movs	r1, #0
4000a99a:	aa16      	add	r2, sp, #88	; 0x58
4000a99c:	9805      	ldr	r0, [sp, #20]
4000a99e:	4623      	mov	r3, r4
4000a9a0:	9202      	str	r2, [sp, #8]
4000a9a2:	460a      	mov	r2, r1
4000a9a4:	f04f 0ca8 	mov.w	ip, #168	; 0xa8
4000a9a8:	e88d 1002 	stmia.w	sp, {r1, ip}
4000a9ac:	f8cd c018 	str.w	ip, [sp, #24]
4000a9b0:	f7f9 ffdc 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000a9b4:	f8df b154 	ldr.w	fp, [pc, #340]	; 4000ab0c <ddr3TipVref+0x768>
4000a9b8:	f8dd c018 	ldr.w	ip, [sp, #24]
4000a9bc:	4601      	mov	r1, r0
4000a9be:	f8cb 0000 	str.w	r0, [fp]
4000a9c2:	b9c8      	cbnz	r0, 4000a9f8 <ddr3TipVref+0x654>
4000a9c4:	4b50      	ldr	r3, [pc, #320]	; (4000ab08 <ddr3TipVref+0x764>)
4000a9c6:	9400      	str	r4, [sp, #0]
4000a9c8:	9001      	str	r0, [sp, #4]
4000a9ca:	18e5      	adds	r5, r4, r3
4000a9cc:	f8cd c008 	str.w	ip, [sp, #8]
4000a9d0:	5ce0      	ldrb	r0, [r4, r3]
4000a9d2:	ab18      	add	r3, sp, #96	; 0x60
4000a9d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000a9d6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
4000a9da:	f022 020f 	bic.w	r2, r2, #15
4000a9de:	f850 3c28 	ldr.w	r3, [r0, #-40]
4000a9e2:	9805      	ldr	r0, [sp, #20]
4000a9e4:	4313      	orrs	r3, r2
4000a9e6:	460a      	mov	r2, r1
4000a9e8:	9303      	str	r3, [sp, #12]
4000a9ea:	460b      	mov	r3, r1
4000a9ec:	f7fa f844 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000a9f0:	4601      	mov	r1, r0
4000a9f2:	f8cb 0000 	str.w	r0, [fp]
4000a9f6:	b120      	cbz	r0, 4000aa02 <ddr3TipVref+0x65e>
4000a9f8:	f001 f9b0 	bl	4000bd5c <gtBreakOnFail>
4000a9fc:	f8db 0000 	ldr.w	r0, [fp]
4000aa00:	e07e      	b.n	4000ab00 <ddr3TipVref+0x75c>
4000aa02:	f898 3000 	ldrb.w	r3, [r8]
4000aa06:	2b01      	cmp	r3, #1
4000aa08:	d811      	bhi.n	4000aa2e <ddr3TipVref+0x68a>
4000aa0a:	782b      	ldrb	r3, [r5, #0]
4000aa0c:	ad18      	add	r5, sp, #96	; 0x60
4000aa0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
4000aa10:	483f      	ldr	r0, [pc, #252]	; (4000ab10 <ddr3TipVref+0x76c>)
4000aa12:	eb05 0383 	add.w	r3, r5, r3, lsl #2
4000aa16:	f022 0e0f 	bic.w	lr, r2, #15
4000aa1a:	f240 1287 	movw	r2, #391	; 0x187
4000aa1e:	f853 3c28 	ldr.w	r3, [r3, #-40]
4000aa22:	9200      	str	r2, [sp, #0]
4000aa24:	4622      	mov	r2, r4
4000aa26:	ea4e 0303 	orr.w	r3, lr, r3
4000aa2a:	f003 fcdb 	bl	4000e3e4 <mvPrintf>
4000aa2e:	2302      	movs	r3, #2
4000aa30:	f804 300a 	strb.w	r3, [r4, sl]
4000aa34:	4b37      	ldr	r3, [pc, #220]	; (4000ab14 <ddr3TipVref+0x770>)
4000aa36:	f109 0901 	add.w	r9, r9, #1
4000aa3a:	781a      	ldrb	r2, [r3, #0]
4000aa3c:	3201      	adds	r2, #1
4000aa3e:	701a      	strb	r2, [r3, #0]
4000aa40:	f898 3000 	ldrb.w	r3, [r8]
4000aa44:	2b01      	cmp	r3, #1
4000aa46:	d809      	bhi.n	4000aa5c <ddr3TipVref+0x6b8>
4000aa48:	4b33      	ldr	r3, [pc, #204]	; (4000ab18 <ddr3TipVref+0x774>)
4000aa4a:	2100      	movs	r1, #0
4000aa4c:	4833      	ldr	r0, [pc, #204]	; (4000ab1c <ddr3TipVref+0x778>)
4000aa4e:	f44f 72c6 	mov.w	r2, #396	; 0x18c
4000aa52:	5ce3      	ldrb	r3, [r4, r3]
4000aa54:	9200      	str	r2, [sp, #0]
4000aa56:	4622      	mov	r2, r4
4000aa58:	f003 fcc4 	bl	4000e3e4 <mvPrintf>
4000aa5c:	3401      	adds	r4, #1
4000aa5e:	3602      	adds	r6, #2
4000aa60:	9d09      	ldr	r5, [sp, #36]	; 0x24
4000aa62:	42ac      	cmp	r4, r5
4000aa64:	f4ff adee 	bcc.w	4000a644 <ddr3TipVref+0x2a0>
4000aa68:	9d05      	ldr	r5, [sp, #20]
4000aa6a:	980a      	ldr	r0, [sp, #40]	; 0x28
4000aa6c:	2809      	cmp	r0, #9
4000aa6e:	d803      	bhi.n	4000aa78 <ddr3TipVref+0x6d4>
4000aa70:	9909      	ldr	r1, [sp, #36]	; 0x24
4000aa72:	4589      	cmp	r9, r1
4000aa74:	f67f ad34 	bls.w	4000a4e0 <ddr3TipVref+0x13c>
4000aa78:	4f29      	ldr	r7, [pc, #164]	; (4000ab20 <ddr3TipVref+0x77c>)
4000aa7a:	683b      	ldr	r3, [r7, #0]
4000aa7c:	781b      	ldrb	r3, [r3, #0]
4000aa7e:	07d9      	lsls	r1, r3, #31
4000aa80:	d534      	bpl.n	4000aaec <ddr3TipVref+0x748>
4000aa82:	2400      	movs	r4, #0
4000aa84:	f10d 0858 	add.w	r8, sp, #88	; 0x58
4000aa88:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4000ab0c <ddr3TipVref+0x768>
4000aa8c:	f240 1b99 	movw	fp, #409	; 0x199
4000aa90:	4626      	mov	r6, r4
4000aa92:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 4000ab34 <ddr3TipVref+0x790>
4000aa96:	e026      	b.n	4000aae6 <ddr3TipVref+0x742>
4000aa98:	683b      	ldr	r3, [r7, #0]
4000aa9a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000aa9e:	fa43 f304 	asr.w	r3, r3, r4
4000aaa2:	07da      	lsls	r2, r3, #31
4000aaa4:	d51e      	bpl.n	4000aae4 <ddr3TipVref+0x740>
4000aaa6:	2100      	movs	r1, #0
4000aaa8:	23a8      	movs	r3, #168	; 0xa8
4000aaaa:	4628      	mov	r0, r5
4000aaac:	9301      	str	r3, [sp, #4]
4000aaae:	460a      	mov	r2, r1
4000aab0:	4623      	mov	r3, r4
4000aab2:	9600      	str	r6, [sp, #0]
4000aab4:	f8cd 8008 	str.w	r8, [sp, #8]
4000aab8:	f7f9 ff58 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000aabc:	4601      	mov	r1, r0
4000aabe:	f8c9 0000 	str.w	r0, [r9]
4000aac2:	b120      	cbz	r0, 4000aace <ddr3TipVref+0x72a>
4000aac4:	f001 f94a 	bl	4000bd5c <gtBreakOnFail>
4000aac8:	4b10      	ldr	r3, [pc, #64]	; (4000ab0c <ddr3TipVref+0x768>)
4000aaca:	6818      	ldr	r0, [r3, #0]
4000aacc:	e018      	b.n	4000ab00 <ddr3TipVref+0x75c>
4000aace:	f89a 3000 	ldrb.w	r3, [sl]
4000aad2:	2b02      	cmp	r3, #2
4000aad4:	d806      	bhi.n	4000aae4 <ddr3TipVref+0x740>
4000aad6:	4813      	ldr	r0, [pc, #76]	; (4000ab24 <ddr3TipVref+0x780>)
4000aad8:	4622      	mov	r2, r4
4000aada:	9b16      	ldr	r3, [sp, #88]	; 0x58
4000aadc:	f8cd b000 	str.w	fp, [sp]
4000aae0:	f003 fc80 	bl	4000e3e4 <mvPrintf>
4000aae4:	3401      	adds	r4, #1
4000aae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
4000aae8:	4294      	cmp	r4, r2
4000aaea:	d3d5      	bcc.n	4000aa98 <ddr3TipVref+0x6f4>
4000aaec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
4000aaee:	2301      	movs	r3, #1
4000aaf0:	2000      	movs	r0, #0
4000aaf2:	706b      	strb	r3, [r5, #1]
4000aaf4:	4b0c      	ldr	r3, [pc, #48]	; (4000ab28 <ddr3TipVref+0x784>)
4000aaf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
4000aaf8:	601d      	str	r5, [r3, #0]
4000aafa:	4b0c      	ldr	r3, [pc, #48]	; (4000ab2c <ddr3TipVref+0x788>)
4000aafc:	9d0d      	ldr	r5, [sp, #52]	; 0x34
4000aafe:	601d      	str	r5, [r3, #0]
4000ab00:	b019      	add	sp, #100	; 0x64
4000ab02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ab06:	bf00      	nop
4000ab08:	40020824 	andmi	r0, r2, r4, lsr #16
4000ab0c:	40020868 	andmi	r0, r2, r8, ror #16
4000ab10:	40010b60 	andmi	r0, r1, r0, ror #22
4000ab14:	40020829 	andmi	r0, r2, r9, lsr #16
4000ab18:	40020838 	andmi	r0, r2, r8, lsr r8
4000ab1c:	40010c21 	andmi	r0, r1, r1, lsr #24
4000ab20:	400205d8 	ldrdmi	r0, [r2], -r8
4000ab24:	40010c55 	andmi	r0, r1, r5, asr ip
4000ab28:	40014b10 	andmi	r4, r1, r0, lsl fp
4000ab2c:	40014b0c 	andmi	r4, r1, ip, lsl #22
4000ab30:	40020848 	andmi	r0, r2, r8, asr #16
4000ab34:	40014178 	andmi	r4, r1, r8, ror r1

Disassembly of section .text.ddr3TipCmdAddrInitDelay:

4000ab38 <ddr3TipCmdAddrInitDelay>:
ddr3TipCmdAddrInitDelay():
4000ab38:	4b20      	ldr	r3, [pc, #128]	; (4000abbc <ddr3TipCmdAddrInitDelay+0x84>)
4000ab3a:	b5f0      	push	{r4, r5, r6, r7, lr}
4000ab3c:	4604      	mov	r4, r0
4000ab3e:	681b      	ldr	r3, [r3, #0]
4000ab40:	b085      	sub	sp, #20
4000ab42:	460e      	mov	r6, r1
4000ab44:	3301      	adds	r3, #1
4000ab46:	d106      	bne.n	4000ab56 <ddr3TipCmdAddrInitDelay+0x1e>
4000ab48:	4b1d      	ldr	r3, [pc, #116]	; (4000abc0 <ddr3TipCmdAddrInitDelay+0x88>)
4000ab4a:	781b      	ldrb	r3, [r3, #0]
4000ab4c:	2b03      	cmp	r3, #3
4000ab4e:	d802      	bhi.n	4000ab56 <ddr3TipCmdAddrInitDelay+0x1e>
4000ab50:	481c      	ldr	r0, [pc, #112]	; (4000abc4 <ddr3TipCmdAddrInitDelay+0x8c>)
4000ab52:	f003 fc47 	bl	4000e3e4 <mvPrintf>
4000ab56:	4b1c      	ldr	r3, [pc, #112]	; (4000abc8 <ddr3TipCmdAddrInitDelay+0x90>)
4000ab58:	681b      	ldr	r3, [r3, #0]
4000ab5a:	7818      	ldrb	r0, [r3, #0]
4000ab5c:	f010 0001 	ands.w	r0, r0, #1
4000ab60:	d029      	beq.n	4000abb6 <ddr3TipCmdAddrInitDelay+0x7e>
4000ab62:	4b16      	ldr	r3, [pc, #88]	; (4000abbc <ddr3TipCmdAddrInitDelay+0x84>)
4000ab64:	4631      	mov	r1, r6
4000ab66:	6818      	ldr	r0, [r3, #0]
4000ab68:	f7f5 eaa0 	blx	400000ac <__aeabi_uidiv>
4000ab6c:	4b17      	ldr	r3, [pc, #92]	; (4000abcc <ddr3TipCmdAddrInitDelay+0x94>)
4000ab6e:	4631      	mov	r1, r6
4000ab70:	4607      	mov	r7, r0
4000ab72:	6818      	ldr	r0, [r3, #0]
4000ab74:	f7f5 ea9a 	blx	400000ac <__aeabi_uidiv>
4000ab78:	f007 033f 	and.w	r3, r7, #63	; 0x3f
4000ab7c:	0685      	lsls	r5, r0, #26
4000ab7e:	4602      	mov	r2, r0
4000ab80:	eb03 4515 	add.w	r5, r3, r5, lsr #16
4000ab84:	4b0e      	ldr	r3, [pc, #56]	; (4000abc0 <ddr3TipCmdAddrInitDelay+0x88>)
4000ab86:	781b      	ldrb	r3, [r3, #0]
4000ab88:	2b01      	cmp	r3, #1
4000ab8a:	d804      	bhi.n	4000ab96 <ddr3TipCmdAddrInitDelay+0x5e>
4000ab8c:	4810      	ldr	r0, [pc, #64]	; (4000abd0 <ddr3TipCmdAddrInitDelay+0x98>)
4000ab8e:	4639      	mov	r1, r7
4000ab90:	4633      	mov	r3, r6
4000ab92:	f003 fc27 	bl	4000e3e4 <mvPrintf>
4000ab96:	2100      	movs	r1, #0
4000ab98:	2301      	movs	r3, #1
4000ab9a:	4620      	mov	r0, r4
4000ab9c:	e88d 000a 	stmia.w	sp, {r1, r3}
4000aba0:	460a      	mov	r2, r1
4000aba2:	9102      	str	r1, [sp, #8]
4000aba4:	9503      	str	r5, [sp, #12]
4000aba6:	f7f9 ff67 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000abaa:	4c0a      	ldr	r4, [pc, #40]	; (4000abd4 <ddr3TipCmdAddrInitDelay+0x9c>)
4000abac:	6020      	str	r0, [r4, #0]
4000abae:	b110      	cbz	r0, 4000abb6 <ddr3TipCmdAddrInitDelay+0x7e>
4000abb0:	f001 f8d4 	bl	4000bd5c <gtBreakOnFail>
4000abb4:	6820      	ldr	r0, [r4, #0]
4000abb6:	b005      	add	sp, #20
4000abb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
4000abba:	bf00      	nop
4000abbc:	40014180 	andmi	r4, r1, r0, lsl #3
4000abc0:	40014178 	andmi	r4, r1, r8, ror r1
4000abc4:	40010c89 	andmi	r0, r1, r9, lsl #25
4000abc8:	400205d8 	ldrdmi	r0, [r2], -r8
4000abcc:	40020834 	andmi	r0, r2, r4, lsr r8
4000abd0:	40010cba 			; <UNDEFINED> instruction: 0x40010cba
4000abd4:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.speedBinTable:

4000abd8 <speedBinTable>:
speedBinTable():
4000abd8:	290d      	cmp	r1, #13
4000abda:	d808      	bhi.n	4000abee <speedBinTable+0x16>
4000abdc:	e8df f001 	tbb	[pc, r1]
4000abe0:	160b0909 	strne	r0, [fp], -r9, lsl #18
4000abe4:	392e231a 	stmdbcc	lr!, {r1, r3, r4, r8, r9, sp}
4000abe8:	51606048 	cmnpl	r0, r8, asr #32
4000abec:	20005451 	andcs	r5, r0, r1, asr r4
4000abf0:	4770      	bx	lr
4000abf2:	4b34      	ldr	r3, [pc, #208]	; (4000acc4 <speedBinTable+0xec>)
4000abf4:	e00b      	b.n	4000ac0e <speedBinTable+0x36>
4000abf6:	2804      	cmp	r0, #4
4000abf8:	d958      	bls.n	4000acac <speedBinTable+0xd4>
4000abfa:	2808      	cmp	r0, #8
4000abfc:	d947      	bls.n	4000ac8e <speedBinTable+0xb6>
4000abfe:	280c      	cmp	r0, #12
4000ac00:	d948      	bls.n	4000ac94 <speedBinTable+0xbc>
4000ac02:	f248 43d0 	movw	r3, #34000	; 0x84d0
4000ac06:	f248 02e8 	movw	r2, #33000	; 0x80e8
4000ac0a:	e02c      	b.n	4000ac66 <speedBinTable+0x8e>
4000ac0c:	4b2e      	ldr	r3, [pc, #184]	; (4000acc8 <speedBinTable+0xf0>)
4000ac0e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000ac12:	4770      	bx	lr
4000ac14:	2801      	cmp	r0, #1
4000ac16:	d940      	bls.n	4000ac9a <speedBinTable+0xc2>
4000ac18:	2804      	cmp	r0, #4
4000ac1a:	d941      	bls.n	4000aca0 <speedBinTable+0xc8>
4000ac1c:	f241 7370 	movw	r3, #6000	; 0x1770
4000ac20:	f241 3288 	movw	r2, #5000	; 0x1388
4000ac24:	e005      	b.n	4000ac32 <speedBinTable+0x5a>
4000ac26:	2804      	cmp	r0, #4
4000ac28:	d937      	bls.n	4000ac9a <speedBinTable+0xc2>
4000ac2a:	f641 534c 	movw	r3, #7500	; 0x1d4c
4000ac2e:	f241 7270 	movw	r2, #6000	; 0x1770
4000ac32:	280c      	cmp	r0, #12
4000ac34:	bf8c      	ite	hi
4000ac36:	4610      	movhi	r0, r2
4000ac38:	4618      	movls	r0, r3
4000ac3a:	4770      	bx	lr
4000ac3c:	2801      	cmp	r0, #1
4000ac3e:	d92f      	bls.n	4000aca0 <speedBinTable+0xc8>
4000ac40:	f241 53f9 	movw	r3, #5625	; 0x15f9
4000ac44:	f241 3288 	movw	r2, #5000	; 0x1388
4000ac48:	2808      	cmp	r0, #8
4000ac4a:	bf8c      	ite	hi
4000ac4c:	4610      	movhi	r0, r2
4000ac4e:	4618      	movls	r0, r3
4000ac50:	4770      	bx	lr
4000ac52:	2801      	cmp	r0, #1
4000ac54:	d927      	bls.n	4000aca6 <speedBinTable+0xce>
4000ac56:	2804      	cmp	r0, #4
4000ac58:	d928      	bls.n	4000acac <speedBinTable+0xd4>
4000ac5a:	280c      	cmp	r0, #12
4000ac5c:	d929      	bls.n	4000acb2 <speedBinTable+0xda>
4000ac5e:	f646 1378 	movw	r3, #27000	; 0x6978
4000ac62:	f246 12a8 	movw	r2, #25000	; 0x61a8
4000ac66:	2810      	cmp	r0, #16
4000ac68:	bf8c      	ite	hi
4000ac6a:	4610      	movhi	r0, r2
4000ac6c:	4618      	movls	r0, r3
4000ac6e:	4770      	bx	lr
4000ac70:	2804      	cmp	r0, #4
4000ac72:	d921      	bls.n	4000acb8 <speedBinTable+0xe0>
4000ac74:	2808      	cmp	r0, #8
4000ac76:	d922      	bls.n	4000acbe <speedBinTable+0xe6>
4000ac78:	f649 4340 	movw	r3, #40000	; 0x9c40
4000ac7c:	f648 02b8 	movw	r2, #35000	; 0x88b8
4000ac80:	e7d7      	b.n	4000ac32 <speedBinTable+0x5a>
4000ac82:	f643 2098 	movw	r0, #15000	; 0x3a98
4000ac86:	4770      	bx	lr
4000ac88:	f645 50c0 	movw	r0, #24000	; 0x5dc0
4000ac8c:	4770      	bx	lr
4000ac8e:	f648 40a0 	movw	r0, #36000	; 0x8ca0
4000ac92:	4770      	bx	lr
4000ac94:	f648 00b8 	movw	r0, #35000	; 0x88b8
4000ac98:	4770      	bx	lr
4000ac9a:	f242 7010 	movw	r0, #10000	; 0x2710
4000ac9e:	4770      	bx	lr
4000aca0:	f641 504c 	movw	r0, #7500	; 0x1d4c
4000aca4:	4770      	bx	lr
4000aca6:	f649 4040 	movw	r0, #40000	; 0x9c40
4000acaa:	4770      	bx	lr
4000acac:	f249 207c 	movw	r0, #37500	; 0x927c
4000acb0:	4770      	bx	lr
4000acb2:	f247 5030 	movw	r0, #30000	; 0x7530
4000acb6:	4770      	bx	lr
4000acb8:	f24c 3050 	movw	r0, #50000	; 0xc350
4000acbc:	4770      	bx	lr
4000acbe:	f64a 70c8 	movw	r0, #45000	; 0xafc8
4000acc2:	4770      	bx	lr
4000acc4:	4001487c 	andmi	r4, r1, ip, ror r8
4000acc8:	40014818 	andmi	r4, r1, r8, lsl r8

Disassembly of section .text.patternTableGetWord:

4000accc <patternTableGetWord>:
patternTableGetWord():
4000accc:	4b96      	ldr	r3, [pc, #600]	; (4000af28 <patternTableGetWord+0x25c>)
4000acce:	b570      	push	{r4, r5, r6, lr}
4000acd0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000acd4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000acd8:	0758      	lsls	r0, r3, #29
4000acda:	f140 80a5 	bpl.w	4000ae28 <patternTableGetWord+0x15c>
4000acde:	2924      	cmp	r1, #36	; 0x24
4000ace0:	f200 8175 	bhi.w	4000afce <patternTableGetWord+0x302>
4000ace4:	e8df f001 	tbb	[pc, r1]
4000ace8:	5a231313 	bpl	408cf93c <startIf+0x8aef64>
4000acec:	3c31542b 	ldccc	4, cr5, [r1], #-172	; 0xffffff54
4000acf0:	3c3c3c3c 	ldccc	12, cr3, [ip], #-240	; 0xffffff10
4000acf4:	633c3c3c 	teqvs	ip, #60, 24	; 0x3c00
4000acf8:	61616161 	cmnvs	r1, r1, ror #2
4000acfc:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000ad00:	6d6d6d6d 	stclvs	13, cr6, [sp, #-436]!	; 0xfffffe4c
4000ad04:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000ad08:	77777777 			; <UNDEFINED> instruction: 0x77777777
4000ad0c:	2a000086 	bcs	4000af2c <patternTableGetWord+0x260>
4000ad10:	f000 815f 	beq.w	4000afd2 <patternTableGetWord+0x306>
4000ad14:	2a02      	cmp	r2, #2
4000ad16:	f000 815c 	beq.w	4000afd2 <patternTableGetWord+0x306>
4000ad1a:	2a05      	cmp	r2, #5
4000ad1c:	f000 8159 	beq.w	4000afd2 <patternTableGetWord+0x306>
4000ad20:	2a07      	cmp	r2, #7
4000ad22:	bf14      	ite	ne
4000ad24:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000ad28:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000ad2c:	e159      	b.n	4000afe2 <patternTableGetWord+0x316>
4000ad2e:	f012 0f01 	tst.w	r2, #1
4000ad32:	bf0c      	ite	eq
4000ad34:	f04f 3255 	moveq.w	r2, #1431655765	; 0x55555555
4000ad38:	f04f 32aa 	movne.w	r2, #2863311530	; 0xaaaaaaaa
4000ad3c:	e151      	b.n	4000afe2 <patternTableGetWord+0x316>
4000ad3e:	2a05      	cmp	r2, #5
4000ad40:	bf8c      	ite	hi
4000ad42:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000ad46:	2200      	movls	r2, #0
4000ad48:	e14b      	b.n	4000afe2 <patternTableGetWord+0x316>
4000ad4a:	4610      	mov	r0, r2
4000ad4c:	2103      	movs	r1, #3
4000ad4e:	f7f5 e9ae 	blx	400000ac <__aeabi_uidiv>
4000ad52:	23ff      	movs	r3, #255	; 0xff
4000ad54:	b2c0      	uxtb	r0, r0
4000ad56:	fa03 f300 	lsl.w	r3, r3, r0
4000ad5a:	f3c3 2307 	ubfx	r3, r3, #8, #8
4000ad5e:	e012      	b.n	4000ad86 <patternTableGetWord+0xba>
4000ad60:	3907      	subs	r1, #7
4000ad62:	2000      	movs	r0, #0
4000ad64:	4c71      	ldr	r4, [pc, #452]	; (4000af2c <patternTableGetWord+0x260>)
4000ad66:	0052      	lsls	r2, r2, #1
4000ad68:	b2c9      	uxtb	r1, r1
4000ad6a:	4603      	mov	r3, r0
4000ad6c:	b2c5      	uxtb	r5, r0
4000ad6e:	428d      	cmp	r5, r1
4000ad70:	bf0c      	ite	eq
4000ad72:	4615      	moveq	r5, r2
4000ad74:	1c55      	addne	r5, r2, #1
4000ad76:	5d65      	ldrb	r5, [r4, r5]
4000ad78:	fa05 f500 	lsl.w	r5, r5, r0
4000ad7c:	3001      	adds	r0, #1
4000ad7e:	432b      	orrs	r3, r5
4000ad80:	2808      	cmp	r0, #8
4000ad82:	b2db      	uxtb	r3, r3
4000ad84:	d1f2      	bne.n	4000ad6c <patternTableGetWord+0xa0>
4000ad86:	041a      	lsls	r2, r3, #16
4000ad88:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
4000ad8c:	431a      	orrs	r2, r3
4000ad8e:	e0f4      	b.n	4000af7a <patternTableGetWord+0x2ae>
4000ad90:	2a05      	cmp	r2, #5
4000ad92:	bf8c      	ite	hi
4000ad94:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000ad98:	2200      	movls	r2, #0
4000ad9a:	e122      	b.n	4000afe2 <patternTableGetWord+0x316>
4000ad9c:	3a02      	subs	r2, #2
4000ad9e:	2a03      	cmp	r2, #3
4000ada0:	bf94      	ite	ls
4000ada2:	f04f 3220 	movls.w	r2, #538976288	; 0x20202020
4000ada6:	2200      	movhi	r2, #0
4000ada8:	e11b      	b.n	4000afe2 <patternTableGetWord+0x316>
4000adaa:	390f      	subs	r1, #15
4000adac:	e0aa      	b.n	4000af04 <patternTableGetWord+0x238>
4000adae:	4960      	ldr	r1, [pc, #384]	; (4000af30 <patternTableGetWord+0x264>)
4000adb0:	08d3      	lsrs	r3, r2, #3
4000adb2:	f002 0207 	and.w	r2, r2, #7
4000adb6:	5ccb      	ldrb	r3, [r1, r3]
4000adb8:	fa43 f202 	asr.w	r2, r3, r2
4000adbc:	f012 0201 	ands.w	r2, r2, #1
4000adc0:	e0a6      	b.n	4000af10 <patternTableGetWord+0x244>
4000adc2:	3914      	subs	r1, #20
4000adc4:	2301      	movs	r3, #1
4000adc6:	b2c9      	uxtb	r1, r1
4000adc8:	fa03 f101 	lsl.w	r1, r3, r1
4000adcc:	07d3      	lsls	r3, r2, #31
4000adce:	b2c9      	uxtb	r1, r1
4000add0:	d50b      	bpl.n	4000adea <patternTableGetWord+0x11e>
4000add2:	43c9      	mvns	r1, r1
4000add4:	e006      	b.n	4000ade4 <patternTableGetWord+0x118>
4000add6:	07d0      	lsls	r0, r2, #31
4000add8:	d406      	bmi.n	4000ade8 <patternTableGetWord+0x11c>
4000adda:	391c      	subs	r1, #28
4000addc:	2201      	movs	r2, #1
4000adde:	b2c9      	uxtb	r1, r1
4000ade0:	fa02 f101 	lsl.w	r1, r2, r1
4000ade4:	b2c9      	uxtb	r1, r1
4000ade6:	e000      	b.n	4000adea <patternTableGetWord+0x11e>
4000ade8:	2100      	movs	r1, #0
4000adea:	040a      	lsls	r2, r1, #16
4000adec:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
4000adf0:	430a      	orrs	r2, r1
4000adf2:	e0ce      	b.n	4000af92 <patternTableGetWord+0x2c6>
4000adf4:	f002 031f 	and.w	r3, r2, #31
4000adf8:	f002 0207 	and.w	r2, r2, #7
4000adfc:	2b0f      	cmp	r3, #15
4000adfe:	d90a      	bls.n	4000ae16 <patternTableGetWord+0x14a>
4000ae00:	2a07      	cmp	r2, #7
4000ae02:	d005      	beq.n	4000ae10 <patternTableGetWord+0x144>
4000ae04:	f1a2 0105 	sub.w	r1, r2, #5
4000ae08:	424a      	negs	r2, r1
4000ae0a:	eb42 0201 	adc.w	r2, r2, r1
4000ae0e:	b13a      	cbz	r2, 4000ae20 <patternTableGetWord+0x154>
4000ae10:	f04f 32ff 	mov.w	r2, #4294967295
4000ae14:	e004      	b.n	4000ae20 <patternTableGetWord+0x154>
4000ae16:	2a06      	cmp	r2, #6
4000ae18:	bf0c      	ite	eq
4000ae1a:	f04f 32ff 	moveq.w	r2, #4294967295
4000ae1e:	2200      	movne	r2, #0
4000ae20:	f003 030f 	and.w	r3, r3, #15
4000ae24:	2b07      	cmp	r3, #7
4000ae26:	e0cf      	b.n	4000afc8 <patternTableGetWord+0x2fc>
4000ae28:	2924      	cmp	r1, #36	; 0x24
4000ae2a:	f200 80d0 	bhi.w	4000afce <patternTableGetWord+0x302>
4000ae2e:	e8df f011 	tbh	[pc, r1, lsl #1]
4000ae32:	00250025 	eoreq	r0, r5, r5, lsr #32
4000ae36:	00600025 	rsbeq	r0, r0, r5, lsr #32
4000ae3a:	005a0027 	subseq	r0, sl, r7, lsr #32
4000ae3e:	002d00d3 	ldrdeq	r0, [sp], -r3	; <UNPREDICTABLE>
4000ae42:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000ae46:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000ae4a:	002d002d 	eoreq	r0, sp, sp, lsr #32
4000ae4e:	0073002d 	rsbseq	r0, r3, sp, lsr #32
4000ae52:	006800d3 	ldrdeq	r0, [r8], #-3	; <UNPREDICTABLE>
4000ae56:	00680068 	rsbeq	r0, r8, r8, rrx
4000ae5a:	00950095 	umullseq	r0, r5, r5, r0
4000ae5e:	00950095 	umullseq	r0, r5, r5, r0
4000ae62:	00950095 	umullseq	r0, r5, r5, r0
4000ae66:	00950095 	umullseq	r0, r5, r5, r0
4000ae6a:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000ae6e:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000ae72:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000ae76:	00a700a7 	adceq	r0, r7, r7, lsr #1
4000ae7a:	4a2d00b6 	bmi	40b4b15a <startIf+0xb2a782>
4000ae7e:	e0b0      	b.n	4000afe2 <patternTableGetWord+0x316>
4000ae80:	2a02      	cmp	r2, #2
4000ae82:	bf8c      	ite	hi
4000ae84:	f04f 3280 	movhi.w	r2, #2155905152	; 0x80808080
4000ae88:	2200      	movls	r2, #0
4000ae8a:	e0aa      	b.n	4000afe2 <patternTableGetWord+0x316>
4000ae8c:	3907      	subs	r1, #7
4000ae8e:	2300      	movs	r3, #0
4000ae90:	4826      	ldr	r0, [pc, #152]	; (4000af2c <patternTableGetWord+0x260>)
4000ae92:	0055      	lsls	r5, r2, #1
4000ae94:	b2c9      	uxtb	r1, r1
4000ae96:	0092      	lsls	r2, r2, #2
4000ae98:	461c      	mov	r4, r3
4000ae9a:	b2de      	uxtb	r6, r3
4000ae9c:	428e      	cmp	r6, r1
4000ae9e:	bf0c      	ite	eq
4000aea0:	4616      	moveq	r6, r2
4000aea2:	1c56      	addne	r6, r2, #1
4000aea4:	5d86      	ldrb	r6, [r0, r6]
4000aea6:	fa06 f603 	lsl.w	r6, r6, r3
4000aeaa:	3301      	adds	r3, #1
4000aeac:	4334      	orrs	r4, r6
4000aeae:	2b08      	cmp	r3, #8
4000aeb0:	b2e4      	uxtb	r4, r4
4000aeb2:	d1f2      	bne.n	4000ae9a <patternTableGetWord+0x1ce>
4000aeb4:	3501      	adds	r5, #1
4000aeb6:	2300      	movs	r3, #0
4000aeb8:	4e1c      	ldr	r6, [pc, #112]	; (4000af2c <patternTableGetWord+0x260>)
4000aeba:	006d      	lsls	r5, r5, #1
4000aebc:	4618      	mov	r0, r3
4000aebe:	b2da      	uxtb	r2, r3
4000aec0:	428a      	cmp	r2, r1
4000aec2:	bf0c      	ite	eq
4000aec4:	462a      	moveq	r2, r5
4000aec6:	1c6a      	addne	r2, r5, #1
4000aec8:	5cb2      	ldrb	r2, [r6, r2]
4000aeca:	fa02 f203 	lsl.w	r2, r2, r3
4000aece:	3301      	adds	r3, #1
4000aed0:	4310      	orrs	r0, r2
4000aed2:	2b08      	cmp	r3, #8
4000aed4:	b2c0      	uxtb	r0, r0
4000aed6:	d1f2      	bne.n	4000aebe <patternTableGetWord+0x1f2>
4000aed8:	ea44 2404 	orr.w	r4, r4, r4, lsl #8
4000aedc:	ea44 4200 	orr.w	r2, r4, r0, lsl #16
4000aee0:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
4000aee4:	e07d      	b.n	4000afe2 <patternTableGetWord+0x316>
4000aee6:	2a02      	cmp	r2, #2
4000aee8:	bf8c      	ite	hi
4000aeea:	f04f 3201 	movhi.w	r2, #16843009	; 0x1010101
4000aeee:	2200      	movls	r2, #0
4000aef0:	e077      	b.n	4000afe2 <patternTableGetWord+0x316>
4000aef2:	2a00      	cmp	r2, #0
4000aef4:	d075      	beq.n	4000afe2 <patternTableGetWord+0x316>
4000aef6:	2a03      	cmp	r2, #3
4000aef8:	bf14      	ite	ne
4000aefa:	f04f 32ff 	movne.w	r2, #4294967295
4000aefe:	2200      	moveq	r2, #0
4000af00:	e06f      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af02:	3910      	subs	r1, #16
4000af04:	4610      	mov	r0, r2
4000af06:	b2c9      	uxtb	r1, r1
4000af08:	f7f5 e8d0 	blx	400000ac <__aeabi_uidiv>
4000af0c:	f010 0201 	ands.w	r2, r0, #1
4000af10:	bf18      	it	ne
4000af12:	f04f 32ff 	movne.w	r2, #4294967295
4000af16:	e064      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af18:	4b04      	ldr	r3, [pc, #16]	; (4000af2c <patternTableGetWord+0x260>)
4000af1a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
4000af1e:	7893      	ldrb	r3, [r2, #2]
4000af20:	b953      	cbnz	r3, 4000af38 <patternTableGetWord+0x26c>
4000af22:	78d2      	ldrb	r2, [r2, #3]
4000af24:	b992      	cbnz	r2, 4000af4c <patternTableGetWord+0x280>
4000af26:	e05c      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af28:	40020998 	mulmi	r2, r8, r9
4000af2c:	40011ef5 	strdmi	r1, [r1], -r5
4000af30:	40011f75 	andmi	r1, r1, r5, ror pc
4000af34:	5555aaaa 	ldrbpl	sl, [r5, #-2730]	; 0xaaa
4000af38:	2b01      	cmp	r3, #1
4000af3a:	d150      	bne.n	4000afde <patternTableGetWord+0x312>
4000af3c:	78d2      	ldrb	r2, [r2, #3]
4000af3e:	4b2a      	ldr	r3, [pc, #168]	; (4000afe8 <patternTableGetWord+0x31c>)
4000af40:	2a00      	cmp	r2, #0
4000af42:	bf0c      	ite	eq
4000af44:	461a      	moveq	r2, r3
4000af46:	f04f 32ff 	movne.w	r2, #4294967295
4000af4a:	e04a      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000af50:	2a01      	cmp	r2, #1
4000af52:	bf0c      	ite	eq
4000af54:	461a      	moveq	r2, r3
4000af56:	f04f 32ff 	movne.w	r2, #4294967295
4000af5a:	e042      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af5c:	3914      	subs	r1, #20
4000af5e:	2301      	movs	r3, #1
4000af60:	07d2      	lsls	r2, r2, #31
4000af62:	b2c9      	uxtb	r1, r1
4000af64:	fa03 f101 	lsl.w	r1, r3, r1
4000af68:	b2c9      	uxtb	r1, r1
4000af6a:	d501      	bpl.n	4000af70 <patternTableGetWord+0x2a4>
4000af6c:	43c9      	mvns	r1, r1
4000af6e:	b2c9      	uxtb	r1, r1
4000af70:	43cb      	mvns	r3, r1
4000af72:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
4000af76:	ea41 4203 	orr.w	r2, r1, r3, lsl #16
4000af7a:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
4000af7e:	e030      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af80:	391c      	subs	r1, #28
4000af82:	2301      	movs	r3, #1
4000af84:	b2c9      	uxtb	r1, r1
4000af86:	fa03 f101 	lsl.w	r1, r3, r1
4000af8a:	07d3      	lsls	r3, r2, #31
4000af8c:	b2c9      	uxtb	r1, r1
4000af8e:	d403      	bmi.n	4000af98 <patternTableGetWord+0x2cc>
4000af90:	040a      	lsls	r2, r1, #16
4000af92:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
4000af96:	e024      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af98:	ea41 2201 	orr.w	r2, r1, r1, lsl #8
4000af9c:	e021      	b.n	4000afe2 <patternTableGetWord+0x316>
4000af9e:	f002 030f 	and.w	r3, r2, #15
4000afa2:	f002 0203 	and.w	r2, r2, #3
4000afa6:	2b07      	cmp	r3, #7
4000afa8:	d906      	bls.n	4000afb8 <patternTableGetWord+0x2ec>
4000afaa:	f64f 71ff 	movw	r1, #65535	; 0xffff
4000afae:	2a01      	cmp	r2, #1
4000afb0:	bf8c      	ite	hi
4000afb2:	460a      	movhi	r2, r1
4000afb4:	2200      	movls	r2, #0
4000afb6:	e004      	b.n	4000afc2 <patternTableGetWord+0x2f6>
4000afb8:	490b      	ldr	r1, [pc, #44]	; (4000afe8 <patternTableGetWord+0x31c>)
4000afba:	2a03      	cmp	r2, #3
4000afbc:	bf0c      	ite	eq
4000afbe:	460a      	moveq	r2, r1
4000afc0:	2200      	movne	r2, #0
4000afc2:	f003 0307 	and.w	r3, r3, #7
4000afc6:	2b03      	cmp	r3, #3
4000afc8:	d90b      	bls.n	4000afe2 <patternTableGetWord+0x316>
4000afca:	43d2      	mvns	r2, r2
4000afcc:	e009      	b.n	4000afe2 <patternTableGetWord+0x316>
4000afce:	2200      	movs	r2, #0
4000afd0:	e007      	b.n	4000afe2 <patternTableGetWord+0x316>
4000afd2:	f04f 3255 	mov.w	r2, #1431655765	; 0x55555555
4000afd6:	e004      	b.n	4000afe2 <patternTableGetWord+0x316>
4000afd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
4000afdc:	e001      	b.n	4000afe2 <patternTableGetWord+0x316>
4000afde:	f04f 32ff 	mov.w	r2, #4294967295
4000afe2:	4610      	mov	r0, r2
4000afe4:	bd70      	pop	{r4, r5, r6, pc}
4000afe6:	bf00      	nop
4000afe8:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000

Disassembly of section .text.ddr3TipGetTopologyMap:

4000afec <ddr3TipGetTopologyMap>:
ddr3TipGetTopologyMap():
4000afec:	4b01      	ldr	r3, [pc, #4]	; (4000aff4 <ddr3TipGetTopologyMap+0x8>)
4000afee:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000aff2:	4770      	bx	lr
4000aff4:	40020998 	mulmi	r2, r8, r9

Disassembly of section .text.ddr3TipSetTopologyMap:

4000aff8 <ddr3TipSetTopologyMap>:
ddr3TipSetTopologyMap():
4000aff8:	4b01      	ldr	r3, [pc, #4]	; (4000b000 <ddr3TipSetTopologyMap+0x8>)
4000affa:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
4000affe:	4770      	bx	lr
4000b000:	40020998 	mulmi	r2, r8, r9

Disassembly of section .text.ddr3TipDevAttrInit:

4000b004 <ddr3TipDevAttrInit>:
ddr3TipDevAttrInit():
4000b004:	4a07      	ldr	r2, [pc, #28]	; (4000b024 <ddr3TipDevAttrInit+0x20>)
4000b006:	210d      	movs	r1, #13
4000b008:	2300      	movs	r3, #0
4000b00a:	fb01 2100 	mla	r1, r1, r0, r2
4000b00e:	22ff      	movs	r2, #255	; 0xff
4000b010:	54ca      	strb	r2, [r1, r3]
4000b012:	3301      	adds	r3, #1
4000b014:	2b0d      	cmp	r3, #13
4000b016:	d1fb      	bne.n	4000b010 <ddr3TipDevAttrInit+0xc>
4000b018:	4b03      	ldr	r3, [pc, #12]	; (4000b028 <ddr3TipDevAttrInit+0x24>)
4000b01a:	2201      	movs	r2, #1
4000b01c:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
4000b020:	4770      	bx	lr
4000b022:	bf00      	nop
4000b024:	40020858 	andmi	r0, r2, r8, asr r8
4000b028:	40020994 	mulmi	r2, r4, r9

Disassembly of section .text.ddr3TipDevAttrGet:

4000b02c <ddr3TipDevAttrGet>:
ddr3TipDevAttrGet():
4000b02c:	b538      	push	{r3, r4, r5, lr}
4000b02e:	4604      	mov	r4, r0
4000b030:	4b06      	ldr	r3, [pc, #24]	; (4000b04c <ddr3TipDevAttrGet+0x20>)
4000b032:	460d      	mov	r5, r1
4000b034:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000b038:	b90b      	cbnz	r3, 4000b03e <ddr3TipDevAttrGet+0x12>
4000b03a:	f7ff ffe3 	bl	4000b004 <ddr3TipDevAttrInit>
4000b03e:	230d      	movs	r3, #13
4000b040:	fb03 5404 	mla	r4, r3, r4, r5
4000b044:	4b02      	ldr	r3, [pc, #8]	; (4000b050 <ddr3TipDevAttrGet+0x24>)
4000b046:	5d18      	ldrb	r0, [r3, r4]
4000b048:	bd38      	pop	{r3, r4, r5, pc}
4000b04a:	bf00      	nop
4000b04c:	40020994 	mulmi	r2, r4, r9
4000b050:	40020858 	andmi	r0, r2, r8, asr r8

Disassembly of section .text.ddr3TipDevAttrSet:

4000b054 <ddr3TipDevAttrSet>:
ddr3TipDevAttrSet():
4000b054:	4b07      	ldr	r3, [pc, #28]	; (4000b074 <ddr3TipDevAttrSet+0x20>)
4000b056:	b570      	push	{r4, r5, r6, lr}
4000b058:	4604      	mov	r4, r0
4000b05a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
4000b05e:	460d      	mov	r5, r1
4000b060:	4616      	mov	r6, r2
4000b062:	b90b      	cbnz	r3, 4000b068 <ddr3TipDevAttrSet+0x14>
4000b064:	f7ff ffce 	bl	4000b004 <ddr3TipDevAttrInit>
4000b068:	230d      	movs	r3, #13
4000b06a:	fb03 5404 	mla	r4, r3, r4, r5
4000b06e:	4b02      	ldr	r3, [pc, #8]	; (4000b078 <ddr3TipDevAttrSet+0x24>)
4000b070:	551e      	strb	r6, [r3, r4]
4000b072:	bd70      	pop	{r4, r5, r6, pc}
4000b074:	40020994 	mulmi	r2, r4, r9
4000b078:	40020858 	andmi	r0, r2, r8, asr r8

Disassembly of section .text.ddr3TipA38xIFRead:

4000b07c <ddr3TipA38xIFRead>:
ddr3TipA38xIFRead():
4000b07c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b080:	2000      	movs	r0, #0
4000b082:	681a      	ldr	r2, [r3, #0]
4000b084:	9b01      	ldr	r3, [sp, #4]
4000b086:	401a      	ands	r2, r3
4000b088:	9b00      	ldr	r3, [sp, #0]
4000b08a:	601a      	str	r2, [r3, #0]
4000b08c:	4770      	bx	lr

Disassembly of section .text.ddr3TipA38xSelectDdrController:

4000b090 <ddr3TipA38xSelectDdrController>:
ddr3TipA38xSelectDdrController():
4000b090:	4a05      	ldr	r2, [pc, #20]	; (4000b0a8 <ddr3TipA38xSelectDdrController+0x18>)
4000b092:	6813      	ldr	r3, [r2, #0]
4000b094:	b111      	cbz	r1, 4000b09c <ddr3TipA38xSelectDdrController+0xc>
4000b096:	f043 0340 	orr.w	r3, r3, #64	; 0x40
4000b09a:	e001      	b.n	4000b0a0 <ddr3TipA38xSelectDdrController+0x10>
4000b09c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
4000b0a0:	6013      	str	r3, [r2, #0]
4000b0a2:	2000      	movs	r0, #0
4000b0a4:	4770      	bx	lr
4000b0a6:	bf00      	nop
4000b0a8:	d00016d8 	ldrdle	r1, [r0], -r8

Disassembly of section .text.ddr3TipClockMode:

4000b0ac <ddr3TipClockMode>:
ddr3TipClockMode():
4000b0ac:	2800      	cmp	r0, #0
4000b0ae:	d008      	beq.n	4000b0c2 <ddr3TipClockMode+0x16>
4000b0b0:	4b05      	ldr	r3, [pc, #20]	; (4000b0c8 <ddr3TipClockMode+0x1c>)
4000b0b2:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
4000b0b6:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
4000b0ba:	bf8c      	ite	hi
4000b0bc:	2002      	movhi	r0, #2
4000b0be:	2001      	movls	r0, #1
4000b0c0:	4770      	bx	lr
4000b0c2:	2001      	movs	r0, #1
4000b0c4:	4770      	bx	lr
4000b0c6:	bf00      	nop
4000b0c8:	40014648 	andmi	r4, r1, r8, asr #12

Disassembly of section .text.ddr3TipA38xGetDeviceInfo:

4000b0cc <ddr3TipA38xGetDeviceInfo>:
ddr3TipA38xGetDeviceInfo():
4000b0cc:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
4000b0d0:	600b      	str	r3, [r1, #0]
4000b0d2:	4b02      	ldr	r3, [pc, #8]	; (4000b0dc <ddr3TipA38xGetDeviceInfo+0x10>)
4000b0d4:	2000      	movs	r0, #0
4000b0d6:	681b      	ldr	r3, [r3, #0]
4000b0d8:	604b      	str	r3, [r1, #4]
4000b0da:	4770      	bx	lr
4000b0dc:	40014180 	andmi	r4, r1, r0, lsl #3

Disassembly of section .text.ddr3TipA38xIFWrite:

4000b0e0 <ddr3TipA38xIFWrite>:
ddr3TipA38xIFWrite():
4000b0e0:	b530      	push	{r4, r5, lr}
4000b0e2:	9904      	ldr	r1, [sp, #16]
4000b0e4:	9a03      	ldr	r2, [sp, #12]
4000b0e6:	1c48      	adds	r0, r1, #1
4000b0e8:	d009      	beq.n	4000b0fe <ddr3TipA38xIFWrite+0x1e>
4000b0ea:	f043 4050 	orr.w	r0, r3, #3489660928	; 0xd0000000
4000b0ee:	400a      	ands	r2, r1
4000b0f0:	4c05      	ldr	r4, [pc, #20]	; (4000b108 <ddr3TipA38xIFWrite+0x28>)
4000b0f2:	2500      	movs	r5, #0
4000b0f4:	6800      	ldr	r0, [r0, #0]
4000b0f6:	ea20 0101 	bic.w	r1, r0, r1
4000b0fa:	6025      	str	r5, [r4, #0]
4000b0fc:	430a      	orrs	r2, r1
4000b0fe:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000b102:	2000      	movs	r0, #0
4000b104:	601a      	str	r2, [r3, #0]
4000b106:	bd30      	pop	{r4, r5, pc}
4000b108:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipA38xGetFreqConfig:

4000b10c <ddr3TipA38xGetFreqConfig>:
ddr3TipA38xGetFreqConfig():
4000b10c:	4b08      	ldr	r3, [pc, #32]	; (4000b130 <ddr3TipA38xGetFreqConfig+0x24>)
4000b10e:	5c5b      	ldrb	r3, [r3, r1]
4000b110:	2bff      	cmp	r3, #255	; 0xff
4000b112:	d008      	beq.n	4000b126 <ddr3TipA38xGetFreqConfig+0x1a>
4000b114:	b14a      	cbz	r2, 4000b12a <ddr3TipA38xGetFreqConfig+0x1e>
4000b116:	7053      	strb	r3, [r2, #1]
4000b118:	2000      	movs	r0, #0
4000b11a:	4b06      	ldr	r3, [pc, #24]	; (4000b134 <ddr3TipA38xGetFreqConfig+0x28>)
4000b11c:	5c5b      	ldrb	r3, [r3, r1]
4000b11e:	7093      	strb	r3, [r2, #2]
4000b120:	2301      	movs	r3, #1
4000b122:	7013      	strb	r3, [r2, #0]
4000b124:	4770      	bx	lr
4000b126:	2010      	movs	r0, #16
4000b128:	4770      	bx	lr
4000b12a:	2004      	movs	r0, #4
4000b12c:	4770      	bx	lr
4000b12e:	bf00      	nop
4000b130:	4001201e 	andmi	r2, r1, lr, lsl r0
4000b134:	40011fd0 	ldrdmi	r1, [r1], -r0

Disassembly of section .text.ddr3TipA38xSetDivider:

4000b138 <ddr3TipA38xSetDivider>:
ddr3TipA38xSetDivider():
4000b138:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
4000b13c:	4605      	mov	r5, r0
4000b13e:	4616      	mov	r6, r2
4000b140:	b141      	cbz	r1, 4000b154 <ddr3TipA38xSetDivider+0x1c>
4000b142:	4b8d      	ldr	r3, [pc, #564]	; (4000b378 <ddr3TipA38xSetDivider+0x240>)
4000b144:	781b      	ldrb	r3, [r3, #0]
4000b146:	2b03      	cmp	r3, #3
4000b148:	f200 8113 	bhi.w	4000b372 <ddr3TipA38xSetDivider+0x23a>
4000b14c:	488b      	ldr	r0, [pc, #556]	; (4000b37c <ddr3TipA38xSetDivider+0x244>)
4000b14e:	f003 f949 	bl	4000e3e4 <mvPrintf>
4000b152:	e10e      	b.n	4000b372 <ddr3TipA38xSetDivider+0x23a>
4000b154:	4b8a      	ldr	r3, [pc, #552]	; (4000b380 <ddr3TipA38xSetDivider+0x248>)
4000b156:	681a      	ldr	r2, [r3, #0]
4000b158:	4b8a      	ldr	r3, [pc, #552]	; (4000b384 <ddr3TipA38xSetDivider+0x24c>)
4000b15a:	f3c2 4244 	ubfx	r2, r2, #17, #5
4000b15e:	681b      	ldr	r3, [r3, #0]
4000b160:	f013 0f01 	tst.w	r3, #1
4000b164:	4b88      	ldr	r3, [pc, #544]	; (4000b388 <ddr3TipA38xSetDivider+0x250>)
4000b166:	bf0c      	ite	eq
4000b168:	4988      	ldreq	r1, [pc, #544]	; (4000b38c <ddr3TipA38xSetDivider+0x254>)
4000b16a:	4989      	ldrne	r1, [pc, #548]	; (4000b390 <ddr3TipA38xSetDivider+0x258>)
4000b16c:	f831 0012 	ldrh.w	r0, [r1, r2, lsl #1]
4000b170:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
4000b174:	f7f4 ef9a 	blx	400000ac <__aeabi_uidiv>
4000b178:	4b86      	ldr	r3, [pc, #536]	; (4000b394 <ddr3TipA38xSetDivider+0x25c>)
4000b17a:	681b      	ldr	r3, [r3, #0]
4000b17c:	2b01      	cmp	r3, #1
4000b17e:	4680      	mov	r8, r0
4000b180:	d136      	bne.n	4000b1f0 <ddr3TipA38xSetDivider+0xb8>
4000b182:	4b81      	ldr	r3, [pc, #516]	; (4000b388 <ddr3TipA38xSetDivider+0x250>)
4000b184:	f853 3026 	ldr.w	r3, [r3, r6, lsl #2]
4000b188:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
4000b18c:	d930      	bls.n	4000b1f0 <ddr3TipA38xSetDivider+0xb8>
4000b18e:	2100      	movs	r1, #0
4000b190:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000b194:	4628      	mov	r0, r5
4000b196:	9300      	str	r3, [sp, #0]
4000b198:	9301      	str	r3, [sp, #4]
4000b19a:	460a      	mov	r2, r1
4000b19c:	4b7e      	ldr	r3, [pc, #504]	; (4000b398 <ddr3TipA38xSetDivider+0x260>)
4000b19e:	f7ff ff9f 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b1a2:	4c7e      	ldr	r4, [pc, #504]	; (4000b39c <ddr3TipA38xSetDivider+0x264>)
4000b1a4:	4601      	mov	r1, r0
4000b1a6:	6020      	str	r0, [r4, #0]
4000b1a8:	2800      	cmp	r0, #0
4000b1aa:	f040 80de 	bne.w	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b1ae:	f44f 7300 	mov.w	r3, #512	; 0x200
4000b1b2:	4628      	mov	r0, r5
4000b1b4:	9300      	str	r3, [sp, #0]
4000b1b6:	460a      	mov	r2, r1
4000b1b8:	9301      	str	r3, [sp, #4]
4000b1ba:	4b79      	ldr	r3, [pc, #484]	; (4000b3a0 <ddr3TipA38xSetDivider+0x268>)
4000b1bc:	f7ff ff90 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b1c0:	4607      	mov	r7, r0
4000b1c2:	6020      	str	r0, [r4, #0]
4000b1c4:	2800      	cmp	r0, #0
4000b1c6:	f040 80d0 	bne.w	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b1ca:	f241 3088 	movw	r0, #5000	; 0x1388
4000b1ce:	f002 ff6d 	bl	4000e0ac <__udelay>
4000b1d2:	2e05      	cmp	r6, #5
4000b1d4:	f040 80a3 	bne.w	4000b31e <ddr3TipA38xSetDivider+0x1e6>
4000b1d8:	4b72      	ldr	r3, [pc, #456]	; (4000b3a4 <ddr3TipA38xSetDivider+0x26c>)
4000b1da:	f04f 3cff 	mov.w	ip, #4294967295
4000b1de:	4628      	mov	r0, r5
4000b1e0:	4639      	mov	r1, r7
4000b1e2:	463a      	mov	r2, r7
4000b1e4:	e88d 1008 	stmia.w	sp, {r3, ip}
4000b1e8:	4b6f      	ldr	r3, [pc, #444]	; (4000b3a8 <ddr3TipA38xSetDivider+0x270>)
4000b1ea:	f7ff ff79 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b1ee:	e094      	b.n	4000b31a <ddr3TipA38xSetDivider+0x1e2>
4000b1f0:	2100      	movs	r1, #0
4000b1f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
4000b1f6:	4628      	mov	r0, r5
4000b1f8:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b1fc:	460a      	mov	r2, r1
4000b1fe:	4b66      	ldr	r3, [pc, #408]	; (4000b398 <ddr3TipA38xSetDivider+0x260>)
4000b200:	f7ff ff6e 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b204:	4c65      	ldr	r4, [pc, #404]	; (4000b39c <ddr3TipA38xSetDivider+0x264>)
4000b206:	4601      	mov	r1, r0
4000b208:	6020      	str	r0, [r4, #0]
4000b20a:	2800      	cmp	r0, #0
4000b20c:	f040 80ad 	bne.w	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b210:	9000      	str	r0, [sp, #0]
4000b212:	460a      	mov	r2, r1
4000b214:	4628      	mov	r0, r5
4000b216:	4b62      	ldr	r3, [pc, #392]	; (4000b3a0 <ddr3TipA38xSetDivider+0x268>)
4000b218:	f44f 7700 	mov.w	r7, #512	; 0x200
4000b21c:	9701      	str	r7, [sp, #4]
4000b21e:	f7ff ff5f 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b222:	4601      	mov	r1, r0
4000b224:	6020      	str	r0, [r4, #0]
4000b226:	2800      	cmp	r0, #0
4000b228:	f040 809f 	bne.w	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b22c:	231f      	movs	r3, #31
4000b22e:	f04f 0eff 	mov.w	lr, #255	; 0xff
4000b232:	460a      	mov	r2, r1
4000b234:	e88d 4008 	stmia.w	sp, {r3, lr}
4000b238:	4628      	mov	r0, r5
4000b23a:	4b5c      	ldr	r3, [pc, #368]	; (4000b3ac <ddr3TipA38xSetDivider+0x274>)
4000b23c:	f7ff ff50 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b240:	4601      	mov	r1, r0
4000b242:	6020      	str	r0, [r4, #0]
4000b244:	2800      	cmp	r0, #0
4000b246:	f040 8090 	bne.w	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b24a:	460a      	mov	r2, r1
4000b24c:	4628      	mov	r0, r5
4000b24e:	4b58      	ldr	r3, [pc, #352]	; (4000b3b0 <ddr3TipA38xSetDivider+0x278>)
4000b250:	f44f 497f 	mov.w	r9, #65280	; 0xff00
4000b254:	9700      	str	r7, [sp, #0]
4000b256:	f8cd 9004 	str.w	r9, [sp, #4]
4000b25a:	f7ff ff41 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b25e:	4601      	mov	r1, r0
4000b260:	6020      	str	r0, [r4, #0]
4000b262:	2800      	cmp	r0, #0
4000b264:	f040 8081 	bne.w	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b268:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
4000b26c:	460a      	mov	r2, r1
4000b26e:	f04f 4a7f 	mov.w	sl, #4278190080	; 0xff000000
4000b272:	4628      	mov	r0, r5
4000b274:	e88d 0408 	stmia.w	sp, {r3, sl}
4000b278:	4b4d      	ldr	r3, [pc, #308]	; (4000b3b0 <ddr3TipA38xSetDivider+0x278>)
4000b27a:	f7ff ff31 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b27e:	4601      	mov	r1, r0
4000b280:	6020      	str	r0, [r4, #0]
4000b282:	2800      	cmp	r0, #0
4000b284:	d171      	bne.n	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b286:	ea4f 2308 	mov.w	r3, r8, lsl #8
4000b28a:	460a      	mov	r2, r1
4000b28c:	9300      	str	r3, [sp, #0]
4000b28e:	4628      	mov	r0, r5
4000b290:	f44f 537c 	mov.w	r3, #16128	; 0x3f00
4000b294:	9301      	str	r3, [sp, #4]
4000b296:	4b47      	ldr	r3, [pc, #284]	; (4000b3b4 <ddr3TipA38xSetDivider+0x27c>)
4000b298:	f7ff ff22 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b29c:	4601      	mov	r1, r0
4000b29e:	6020      	str	r0, [r4, #0]
4000b2a0:	2800      	cmp	r0, #0
4000b2a2:	d162      	bne.n	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b2a4:	460a      	mov	r2, r1
4000b2a6:	4628      	mov	r0, r5
4000b2a8:	4b40      	ldr	r3, [pc, #256]	; (4000b3ac <ddr3TipA38xSetDivider+0x274>)
4000b2aa:	f44f 7780 	mov.w	r7, #256	; 0x100
4000b2ae:	9700      	str	r7, [sp, #0]
4000b2b0:	9701      	str	r7, [sp, #4]
4000b2b2:	f7ff ff15 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b2b6:	4601      	mov	r1, r0
4000b2b8:	6020      	str	r0, [r4, #0]
4000b2ba:	2800      	cmp	r0, #0
4000b2bc:	d155      	bne.n	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b2be:	460a      	mov	r2, r1
4000b2c0:	4628      	mov	r0, r5
4000b2c2:	4b3a      	ldr	r3, [pc, #232]	; (4000b3ac <ddr3TipA38xSetDivider+0x274>)
4000b2c4:	e88d 0082 	stmia.w	sp, {r1, r7}
4000b2c8:	f7ff ff0a 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b2cc:	4601      	mov	r1, r0
4000b2ce:	6020      	str	r0, [r4, #0]
4000b2d0:	2800      	cmp	r0, #0
4000b2d2:	d14a      	bne.n	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b2d4:	460a      	mov	r2, r1
4000b2d6:	4628      	mov	r0, r5
4000b2d8:	4b35      	ldr	r3, [pc, #212]	; (4000b3b0 <ddr3TipA38xSetDivider+0x278>)
4000b2da:	e88d 0202 	stmia.w	sp, {r1, r9}
4000b2de:	f7ff feff 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b2e2:	4601      	mov	r1, r0
4000b2e4:	6020      	str	r0, [r4, #0]
4000b2e6:	2800      	cmp	r0, #0
4000b2e8:	d13f      	bne.n	4000b36a <ddr3TipA38xSetDivider+0x232>
4000b2ea:	4628      	mov	r0, r5
4000b2ec:	460a      	mov	r2, r1
4000b2ee:	4b30      	ldr	r3, [pc, #192]	; (4000b3b0 <ddr3TipA38xSetDivider+0x278>)
4000b2f0:	e88d 0402 	stmia.w	sp, {r1, sl}
4000b2f4:	f7ff fef4 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b2f8:	6020      	str	r0, [r4, #0]
4000b2fa:	b120      	cbz	r0, 4000b306 <ddr3TipA38xSetDivider+0x1ce>
4000b2fc:	f000 fd2e 	bl	4000bd5c <gtBreakOnFail>
4000b300:	4b26      	ldr	r3, [pc, #152]	; (4000b39c <ddr3TipA38xSetDivider+0x264>)
4000b302:	6818      	ldr	r0, [r3, #0]
4000b304:	e036      	b.n	4000b374 <ddr3TipA38xSetDivider+0x23c>
4000b306:	2100      	movs	r1, #0
4000b308:	23ff      	movs	r3, #255	; 0xff
4000b30a:	4628      	mov	r0, r5
4000b30c:	e88d 000a 	stmia.w	sp, {r1, r3}
4000b310:	460a      	mov	r2, r1
4000b312:	4b26      	ldr	r3, [pc, #152]	; (4000b3ac <ddr3TipA38xSetDivider+0x274>)
4000b314:	f7ff fee4 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b318:	4c20      	ldr	r4, [pc, #128]	; (4000b39c <ddr3TipA38xSetDivider+0x264>)
4000b31a:	6020      	str	r0, [r4, #0]
4000b31c:	bb28      	cbnz	r0, 4000b36a <ddr3TipA38xSetDivider+0x232>
4000b31e:	4630      	mov	r0, r6
4000b320:	4c1e      	ldr	r4, [pc, #120]	; (4000b39c <ddr3TipA38xSetDivider+0x264>)
4000b322:	f7ff fec3 	bl	4000b0ac <ddr3TipClockMode>
4000b326:	2100      	movs	r1, #0
4000b328:	f44f 3380 	mov.w	r3, #65536	; 0x10000
4000b32c:	9301      	str	r3, [sp, #4]
4000b32e:	460a      	mov	r2, r1
4000b330:	4b21      	ldr	r3, [pc, #132]	; (4000b3b8 <ddr3TipA38xSetDivider+0x280>)
4000b332:	f000 0001 	and.w	r0, r0, #1
4000b336:	0400      	lsls	r0, r0, #16
4000b338:	9000      	str	r0, [sp, #0]
4000b33a:	4628      	mov	r0, r5
4000b33c:	f7ff fed0 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b340:	4607      	mov	r7, r0
4000b342:	6020      	str	r0, [r4, #0]
4000b344:	b988      	cbnz	r0, 4000b36a <ddr3TipA38xSetDivider+0x232>
4000b346:	4630      	mov	r0, r6
4000b348:	f7ff feb0 	bl	4000b0ac <ddr3TipClockMode>
4000b34c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000b350:	4639      	mov	r1, r7
4000b352:	9301      	str	r3, [sp, #4]
4000b354:	463a      	mov	r2, r7
4000b356:	f241 5324 	movw	r3, #5412	; 0x1524
4000b35a:	3801      	subs	r0, #1
4000b35c:	03c0      	lsls	r0, r0, #15
4000b35e:	9000      	str	r0, [sp, #0]
4000b360:	4628      	mov	r0, r5
4000b362:	f7ff febd 	bl	4000b0e0 <ddr3TipA38xIFWrite>
4000b366:	6020      	str	r0, [r4, #0]
4000b368:	b120      	cbz	r0, 4000b374 <ddr3TipA38xSetDivider+0x23c>
4000b36a:	f000 fcf7 	bl	4000bd5c <gtBreakOnFail>
4000b36e:	6820      	ldr	r0, [r4, #0]
4000b370:	e000      	b.n	4000b374 <ddr3TipA38xSetDivider+0x23c>
4000b372:	2004      	movs	r0, #4
4000b374:	e8bd 87fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, pc}
4000b378:	40014168 	andmi	r4, r1, r8, ror #2
4000b37c:	40010ce6 	andmi	r0, r1, r6, ror #25
4000b380:	d00e4204 	andle	r4, lr, r4, lsl #4
4000b384:	d0018604 	andle	r8, r1, r4, lsl #12
4000b388:	40014648 	andmi	r4, r1, r8, asr #12
4000b38c:	40011f7e 	andmi	r1, r1, lr, ror pc
4000b390:	40011fe0 	andmi	r1, r1, r0, ror #31
4000b394:	4002099c 	mulmi	r2, ip, r9
4000b398:	00020220 	andeq	r0, r2, r0, lsr #4
4000b39c:	40020868 	andmi	r0, r2, r8, ror #16
4000b3a0:	000e42f4 	strdeq	r4, [lr], -r4	; <UNPREDICTABLE>
4000b3a4:	0804a002 	stmdaeq	r4, {r1, sp, pc}
4000b3a8:	000e42f0 	strdeq	r4, [lr], -r0
4000b3ac:	000e4264 	andeq	r4, lr, r4, ror #4
4000b3b0:	000e4260 	andeq	r4, lr, r0, ror #4
4000b3b4:	000e4268 	andeq	r4, lr, r8, ror #4
4000b3b8:	00018488 	andeq	r8, r1, r8, lsl #9

Disassembly of section .text.ddr3CtrlGetJuncTemp:

4000b3bc <ddr3CtrlGetJuncTemp>:
ddr3CtrlGetJuncTemp():
4000b3bc:	b538      	push	{r3, r4, r5, lr}
4000b3be:	4b19      	ldr	r3, [pc, #100]	; (4000b424 <ddr3CtrlGetJuncTemp+0x68>)
4000b3c0:	681a      	ldr	r2, [r3, #0]
4000b3c2:	05d2      	lsls	r2, r2, #23
4000b3c4:	d40b      	bmi.n	4000b3de <ddr3CtrlGetJuncTemp+0x22>
4000b3c6:	681a      	ldr	r2, [r3, #0]
4000b3c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
4000b3cc:	601a      	str	r2, [r3, #0]
4000b3ce:	f853 2c04 	ldr.w	r2, [r3, #-4]
4000b3d2:	f022 0207 	bic.w	r2, r2, #7
4000b3d6:	f042 0203 	orr.w	r2, r2, #3
4000b3da:	f843 2c04 	str.w	r2, [r3, #-4]
4000b3de:	f242 7510 	movw	r5, #10000	; 0x2710
4000b3e2:	4628      	mov	r0, r5
4000b3e4:	f002 fe62 	bl	4000e0ac <__udelay>
4000b3e8:	4b0f      	ldr	r3, [pc, #60]	; (4000b428 <ddr3CtrlGetJuncTemp+0x6c>)
4000b3ea:	681c      	ldr	r4, [r3, #0]
4000b3ec:	f414 6480 	ands.w	r4, r4, #1024	; 0x400
4000b3f0:	d105      	bne.n	4000b3fe <ddr3CtrlGetJuncTemp+0x42>
4000b3f2:	480e      	ldr	r0, [pc, #56]	; (4000b42c <ddr3CtrlGetJuncTemp+0x70>)
4000b3f4:	490e      	ldr	r1, [pc, #56]	; (4000b430 <ddr3CtrlGetJuncTemp+0x74>)
4000b3f6:	f002 fff5 	bl	4000e3e4 <mvPrintf>
4000b3fa:	4620      	mov	r0, r4
4000b3fc:	bd38      	pop	{r3, r4, r5, pc}
4000b3fe:	6818      	ldr	r0, [r3, #0]
4000b400:	f245 31c5 	movw	r1, #21445	; 0x53c5
4000b404:	0580      	lsls	r0, r0, #22
4000b406:	0d80      	lsrs	r0, r0, #22
4000b408:	4368      	muls	r0, r5
4000b40a:	f7f4 ef56 	blx	400002b8 <__aeabi_idiv>
4000b40e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
4000b412:	4348      	muls	r0, r1
4000b414:	f5a0 2085 	sub.w	r0, r0, #272384	; 0x42800
4000b418:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
4000b41c:	f7f4 ef4c 	blx	400002b8 <__aeabi_idiv>
4000b420:	bd38      	pop	{r3, r4, r5, pc}
4000b422:	bf00      	nop
4000b424:	d00e4074 	andle	r4, lr, r4, ror r0
4000b428:	d00e4078 	andle	r4, lr, r8, ror r0
4000b42c:	40010d0c 	andmi	r0, r1, ip, lsl #26
4000b430:	40011fbc 			; <UNDEFINED> instruction: 0x40011fbc

Disassembly of section .text.ddr3TipA38xGetInitFreq:

4000b434 <ddr3TipA38xGetInitFreq>:
ddr3TipA38xGetInitFreq():
4000b434:	4b37      	ldr	r3, [pc, #220]	; (4000b514 <ddr3TipA38xGetInitFreq+0xe0>)
4000b436:	b510      	push	{r4, lr}
4000b438:	460c      	mov	r4, r1
4000b43a:	6819      	ldr	r1, [r3, #0]
4000b43c:	4b36      	ldr	r3, [pc, #216]	; (4000b518 <ddr3TipA38xGetInitFreq+0xe4>)
4000b43e:	f3c1 4144 	ubfx	r1, r1, #17, #5
4000b442:	681b      	ldr	r3, [r3, #0]
4000b444:	f013 0301 	ands.w	r3, r3, #1
4000b448:	d14b      	bne.n	4000b4e2 <ddr3TipA38xGetInitFreq+0xae>
4000b44a:	291b      	cmp	r1, #27
4000b44c:	d846      	bhi.n	4000b4dc <ddr3TipA38xGetInitFreq+0xa8>
4000b44e:	e8df f001 	tbb	[pc, r1]
4000b452:	18530e16 	ldmdane	r3, {r1, r2, r4, r9, sl, fp}^
4000b456:	452a4555 	strmi	r4, [sl, #-1365]!	; 0x555
4000b45a:	45454533 	strbmi	r4, [r5, #-1331]	; 0x533
4000b45e:	45452157 	strbmi	r2, [r5, #-343]	; 0x157
4000b462:	3f592c3d 	svccc	0x00592c3d
4000b466:	4545352c 	strbmi	r3, [r5, #-1324]	; 0x52c
4000b46a:	35454545 	strbcc	r4, [r5, #-1349]	; 0x545
4000b46e:	4b2b      	ldr	r3, [pc, #172]	; (4000b51c <ddr3TipA38xGetInitFreq+0xe8>)
4000b470:	781b      	ldrb	r3, [r3, #0]
4000b472:	2b03      	cmp	r3, #3
4000b474:	d803      	bhi.n	4000b47e <ddr3TipA38xGetInitFreq+0x4a>
4000b476:	482a      	ldr	r0, [pc, #168]	; (4000b520 <ddr3TipA38xGetInitFreq+0xec>)
4000b478:	2101      	movs	r1, #1
4000b47a:	f002 ffb3 	bl	4000e3e4 <mvPrintf>
4000b47e:	2308      	movs	r3, #8
4000b480:	e041      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b482:	4b26      	ldr	r3, [pc, #152]	; (4000b51c <ddr3TipA38xGetInitFreq+0xe8>)
4000b484:	781b      	ldrb	r3, [r3, #0]
4000b486:	2b03      	cmp	r3, #3
4000b488:	d836      	bhi.n	4000b4f8 <ddr3TipA38xGetInitFreq+0xc4>
4000b48a:	4826      	ldr	r0, [pc, #152]	; (4000b524 <ddr3TipA38xGetInitFreq+0xf0>)
4000b48c:	2103      	movs	r1, #3
4000b48e:	f002 ffa9 	bl	4000e3e4 <mvPrintf>
4000b492:	e031      	b.n	4000b4f8 <ddr3TipA38xGetInitFreq+0xc4>
4000b494:	4b21      	ldr	r3, [pc, #132]	; (4000b51c <ddr3TipA38xGetInitFreq+0xe8>)
4000b496:	781b      	ldrb	r3, [r3, #0]
4000b498:	2b03      	cmp	r3, #3
4000b49a:	d82f      	bhi.n	4000b4fc <ddr3TipA38xGetInitFreq+0xc8>
4000b49c:	4822      	ldr	r0, [pc, #136]	; (4000b528 <ddr3TipA38xGetInitFreq+0xf4>)
4000b49e:	210d      	movs	r1, #13
4000b4a0:	f002 ffa0 	bl	4000e3e4 <mvPrintf>
4000b4a4:	e02a      	b.n	4000b4fc <ddr3TipA38xGetInitFreq+0xc8>
4000b4a6:	230b      	movs	r3, #11
4000b4a8:	e02d      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b4aa:	4b1c      	ldr	r3, [pc, #112]	; (4000b51c <ddr3TipA38xGetInitFreq+0xe8>)
4000b4ac:	781b      	ldrb	r3, [r3, #0]
4000b4ae:	2b03      	cmp	r3, #3
4000b4b0:	d802      	bhi.n	4000b4b8 <ddr3TipA38xGetInitFreq+0x84>
4000b4b2:	481e      	ldr	r0, [pc, #120]	; (4000b52c <ddr3TipA38xGetInitFreq+0xf8>)
4000b4b4:	f002 ff96 	bl	4000e3e4 <mvPrintf>
4000b4b8:	2303      	movs	r3, #3
4000b4ba:	e024      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b4bc:	4b17      	ldr	r3, [pc, #92]	; (4000b51c <ddr3TipA38xGetInitFreq+0xe8>)
4000b4be:	781b      	ldrb	r3, [r3, #0]
4000b4c0:	2b03      	cmp	r3, #3
4000b4c2:	d81d      	bhi.n	4000b500 <ddr3TipA38xGetInitFreq+0xcc>
4000b4c4:	481a      	ldr	r0, [pc, #104]	; (4000b530 <ddr3TipA38xGetInitFreq+0xfc>)
4000b4c6:	f002 ff8d 	bl	4000e3e4 <mvPrintf>
4000b4ca:	e019      	b.n	4000b500 <ddr3TipA38xGetInitFreq+0xcc>
4000b4cc:	2305      	movs	r3, #5
4000b4ce:	e01a      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b4d0:	2305      	movs	r3, #5
4000b4d2:	7023      	strb	r3, [r4, #0]
4000b4d4:	4b17      	ldr	r3, [pc, #92]	; (4000b534 <ddr3TipA38xGetInitFreq+0x100>)
4000b4d6:	2201      	movs	r2, #1
4000b4d8:	601a      	str	r2, [r3, #0]
4000b4da:	e015      	b.n	4000b508 <ddr3TipA38xGetInitFreq+0xd4>
4000b4dc:	7023      	strb	r3, [r4, #0]
4000b4de:	2010      	movs	r0, #16
4000b4e0:	bd10      	pop	{r4, pc}
4000b4e2:	2905      	cmp	r1, #5
4000b4e4:	d00a      	beq.n	4000b4fc <ddr3TipA38xGetInitFreq+0xc8>
4000b4e6:	d802      	bhi.n	4000b4ee <ddr3TipA38xGetInitFreq+0xba>
4000b4e8:	2903      	cmp	r1, #3
4000b4ea:	d10f      	bne.n	4000b50c <ddr3TipA38xGetInitFreq+0xd8>
4000b4ec:	e004      	b.n	4000b4f8 <ddr3TipA38xGetInitFreq+0xc4>
4000b4ee:	290b      	cmp	r1, #11
4000b4f0:	d006      	beq.n	4000b500 <ddr3TipA38xGetInitFreq+0xcc>
4000b4f2:	291e      	cmp	r1, #30
4000b4f4:	d10a      	bne.n	4000b50c <ddr3TipA38xGetInitFreq+0xd8>
4000b4f6:	e005      	b.n	4000b504 <ddr3TipA38xGetInitFreq+0xd0>
4000b4f8:	2301      	movs	r3, #1
4000b4fa:	e004      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b4fc:	2302      	movs	r3, #2
4000b4fe:	e002      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b500:	2304      	movs	r3, #4
4000b502:	e000      	b.n	4000b506 <ddr3TipA38xGetInitFreq+0xd2>
4000b504:	230d      	movs	r3, #13
4000b506:	7023      	strb	r3, [r4, #0]
4000b508:	2000      	movs	r0, #0
4000b50a:	bd10      	pop	{r4, pc}
4000b50c:	2300      	movs	r3, #0
4000b50e:	2010      	movs	r0, #16
4000b510:	7023      	strb	r3, [r4, #0]
4000b512:	bd10      	pop	{r4, pc}
4000b514:	d00e4204 	andle	r4, lr, r4, lsl #4
4000b518:	d0018604 	andle	r8, r1, r4, lsl #12
4000b51c:	40014168 	andmi	r4, r1, r8, ror #2
4000b520:	40010d20 	andmi	r0, r1, r0, lsr #26
4000b524:	40010d5a 	andmi	r0, r1, sl, asr sp
4000b528:	40010d94 	mulmi	r1, r4, sp
4000b52c:	40010dce 	andmi	r0, r1, lr, asr #27
4000b530:	40010e08 	andmi	r0, r1, r8, lsl #28
4000b534:	4002099c 	mulmi	r2, ip, r9

Disassembly of section .text.ddr3A38xUpdateTopologyMap:

4000b538 <ddr3A38xUpdateTopologyMap>:
ddr3A38xUpdateTopologyMap():
4000b538:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000b53a:	460c      	mov	r4, r1
4000b53c:	f10d 0107 	add.w	r1, sp, #7
4000b540:	4605      	mov	r5, r0
4000b542:	f7ff ff77 	bl	4000b434 <ddr3TipA38xGetInitFreq>
4000b546:	f89d 3007 	ldrb.w	r3, [sp, #7]
4000b54a:	4621      	mov	r1, r4
4000b54c:	4628      	mov	r0, r5
4000b54e:	f884 3057 	strb.w	r3, [r4, #87]	; 0x57
4000b552:	f7f9 fd55 	bl	40005000 <mvHwsDdr3TipLoadTopologyMap>
4000b556:	4c03      	ldr	r4, [pc, #12]	; (4000b564 <ddr3A38xUpdateTopologyMap+0x2c>)
4000b558:	6020      	str	r0, [r4, #0]
4000b55a:	b110      	cbz	r0, 4000b562 <ddr3A38xUpdateTopologyMap+0x2a>
4000b55c:	f000 fbfe 	bl	4000bd5c <gtBreakOnFail>
4000b560:	6820      	ldr	r0, [r4, #0]
4000b562:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000b564:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipA38xGetMediumFreq:

4000b568 <ddr3TipA38xGetMediumFreq>:
ddr3TipA38xGetMediumFreq():
4000b568:	4b1c      	ldr	r3, [pc, #112]	; (4000b5dc <ddr3TipA38xGetMediumFreq+0x74>)
4000b56a:	4a1d      	ldr	r2, [pc, #116]	; (4000b5e0 <ddr3TipA38xGetMediumFreq+0x78>)
4000b56c:	681b      	ldr	r3, [r3, #0]
4000b56e:	6812      	ldr	r2, [r2, #0]
4000b570:	f3c3 4344 	ubfx	r3, r3, #17, #5
4000b574:	f012 0201 	ands.w	r2, r2, #1
4000b578:	d118      	bne.n	4000b5ac <ddr3TipA38xGetMediumFreq+0x44>
4000b57a:	2b1b      	cmp	r3, #27
4000b57c:	d813      	bhi.n	4000b5a6 <ddr3TipA38xGetMediumFreq+0x3e>
4000b57e:	e8df f003 	tbb	[pc, r3]
4000b582:	22220e0e 	eorcs	r0, r2, #14, 28	; 0xe0
4000b586:	12101220 	andsne	r1, r0, #32, 4
4000b58a:	1212120e 	andsne	r1, r2, #-536870912	; 0xe0000000
4000b58e:	12122022 	andsne	r2, r2, #34	; 0x22
4000b592:	22240e0e 	eorcs	r0, r4, #14, 28	; 0xe0
4000b596:	1212220e 	andsne	r2, r2, #-536870912	; 0xe0000000
4000b59a:	22121212 	andscs	r1, r2, #536870913	; 0x20000001
4000b59e:	2308      	movs	r3, #8
4000b5a0:	e014      	b.n	4000b5cc <ddr3TipA38xGetMediumFreq+0x64>
4000b5a2:	230c      	movs	r3, #12
4000b5a4:	e012      	b.n	4000b5cc <ddr3TipA38xGetMediumFreq+0x64>
4000b5a6:	700a      	strb	r2, [r1, #0]
4000b5a8:	2010      	movs	r0, #16
4000b5aa:	4770      	bx	lr
4000b5ac:	2b05      	cmp	r3, #5
4000b5ae:	d008      	beq.n	4000b5c2 <ddr3TipA38xGetMediumFreq+0x5a>
4000b5b0:	d802      	bhi.n	4000b5b8 <ddr3TipA38xGetMediumFreq+0x50>
4000b5b2:	2b03      	cmp	r3, #3
4000b5b4:	d10d      	bne.n	4000b5d2 <ddr3TipA38xGetMediumFreq+0x6a>
4000b5b6:	e006      	b.n	4000b5c6 <ddr3TipA38xGetMediumFreq+0x5e>
4000b5b8:	2b0b      	cmp	r3, #11
4000b5ba:	d004      	beq.n	4000b5c6 <ddr3TipA38xGetMediumFreq+0x5e>
4000b5bc:	2b1e      	cmp	r3, #30
4000b5be:	d108      	bne.n	4000b5d2 <ddr3TipA38xGetMediumFreq+0x6a>
4000b5c0:	e003      	b.n	4000b5ca <ddr3TipA38xGetMediumFreq+0x62>
4000b5c2:	2302      	movs	r3, #2
4000b5c4:	e002      	b.n	4000b5cc <ddr3TipA38xGetMediumFreq+0x64>
4000b5c6:	2301      	movs	r3, #1
4000b5c8:	e000      	b.n	4000b5cc <ddr3TipA38xGetMediumFreq+0x64>
4000b5ca:	230e      	movs	r3, #14
4000b5cc:	700b      	strb	r3, [r1, #0]
4000b5ce:	2000      	movs	r0, #0
4000b5d0:	4770      	bx	lr
4000b5d2:	2300      	movs	r3, #0
4000b5d4:	2010      	movs	r0, #16
4000b5d6:	700b      	strb	r3, [r1, #0]
4000b5d8:	4770      	bx	lr
4000b5da:	bf00      	nop
4000b5dc:	d00e4204 	andle	r4, lr, r4, lsl #4
4000b5e0:	d0018604 	andle	r8, r1, r4, lsl #12

Disassembly of section .text.ddr3TipInitA38x:

4000b5e4 <ddr3TipInitA38x>:
ddr3TipInitA38x():
4000b5e4:	b570      	push	{r4, r5, r6, lr}
4000b5e6:	b08c      	sub	sp, #48	; 0x30
4000b5e8:	4604      	mov	r4, r0
4000b5ea:	f7ff fcff 	bl	4000afec <ddr3TipGetTopologyMap>
4000b5ee:	1e01      	subs	r1, r0, #0
4000b5f0:	f000 8084 	beq.w	4000b6fc <ddr3TipInitA38x+0x118>
4000b5f4:	4620      	mov	r0, r4
4000b5f6:	f7ff ff9f 	bl	4000b538 <ddr3A38xUpdateTopologyMap>
4000b5fa:	4620      	mov	r0, r4
4000b5fc:	f7ff fcf6 	bl	4000afec <ddr3TipGetTopologyMap>
4000b600:	4b41      	ldr	r3, [pc, #260]	; (4000b708 <ddr3TipInitA38x+0x124>)
4000b602:	4669      	mov	r1, sp
4000b604:	9301      	str	r3, [sp, #4]
4000b606:	4b41      	ldr	r3, [pc, #260]	; (4000b70c <ddr3TipInitA38x+0x128>)
4000b608:	9302      	str	r3, [sp, #8]
4000b60a:	4b41      	ldr	r3, [pc, #260]	; (4000b710 <ddr3TipInitA38x+0x12c>)
4000b60c:	9300      	str	r3, [sp, #0]
4000b60e:	4b41      	ldr	r3, [pc, #260]	; (4000b714 <ddr3TipInitA38x+0x130>)
4000b610:	9303      	str	r3, [sp, #12]
4000b612:	4b41      	ldr	r3, [pc, #260]	; (4000b718 <ddr3TipInitA38x+0x134>)
4000b614:	9305      	str	r3, [sp, #20]
4000b616:	4b41      	ldr	r3, [pc, #260]	; (4000b71c <ddr3TipInitA38x+0x138>)
4000b618:	9304      	str	r3, [sp, #16]
4000b61a:	4b41      	ldr	r3, [pc, #260]	; (4000b720 <ddr3TipInitA38x+0x13c>)
4000b61c:	9307      	str	r3, [sp, #28]
4000b61e:	4b41      	ldr	r3, [pc, #260]	; (4000b724 <ddr3TipInitA38x+0x140>)
4000b620:	9308      	str	r3, [sp, #32]
4000b622:	4605      	mov	r5, r0
4000b624:	4620      	mov	r0, r4
4000b626:	f7f7 f95b 	bl	400028e0 <mvHwsDdr3TipInitConfigFunc>
4000b62a:	493f      	ldr	r1, [pc, #252]	; (4000b728 <ddr3TipInitA38x+0x144>)
4000b62c:	4620      	mov	r0, r4
4000b62e:	f7fb ffa1 	bl	40007574 <ddr3TipRegisterDqTable>
4000b632:	4620      	mov	r0, r4
4000b634:	f7ff fce6 	bl	4000b004 <ddr3TipDevAttrInit>
4000b638:	2100      	movs	r1, #0
4000b63a:	2204      	movs	r2, #4
4000b63c:	4620      	mov	r0, r4
4000b63e:	f7ff fd09 	bl	4000b054 <ddr3TipDevAttrSet>
4000b642:	2101      	movs	r1, #1
4000b644:	2200      	movs	r2, #0
4000b646:	4620      	mov	r0, r4
4000b648:	f7ff fd04 	bl	4000b054 <ddr3TipDevAttrSet>
4000b64c:	2102      	movs	r1, #2
4000b64e:	2205      	movs	r2, #5
4000b650:	4620      	mov	r0, r4
4000b652:	f7ff fcff 	bl	4000b054 <ddr3TipDevAttrSet>
4000b656:	210c      	movs	r1, #12
4000b658:	2200      	movs	r2, #0
4000b65a:	4620      	mov	r0, r4
4000b65c:	f7ff fcfa 	bl	4000b054 <ddr3TipDevAttrSet>
4000b660:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
4000b664:	4620      	mov	r0, r4
4000b666:	f7ff fee5 	bl	4000b434 <ddr3TipA38xGetInitFreq>
4000b66a:	1e01      	subs	r1, r0, #0
4000b66c:	d007      	beq.n	4000b67e <ddr3TipInitA38x+0x9a>
4000b66e:	4b2f      	ldr	r3, [pc, #188]	; (4000b72c <ddr3TipInitA38x+0x148>)
4000b670:	781b      	ldrb	r3, [r3, #0]
4000b672:	2b03      	cmp	r3, #3
4000b674:	d844      	bhi.n	4000b700 <ddr3TipInitA38x+0x11c>
4000b676:	482e      	ldr	r0, [pc, #184]	; (4000b730 <ddr3TipInitA38x+0x14c>)
4000b678:	f002 feb4 	bl	4000e3e4 <mvPrintf>
4000b67c:	e040      	b.n	4000b700 <ddr3TipInitA38x+0x11c>
4000b67e:	4b2d      	ldr	r3, [pc, #180]	; (4000b734 <ddr3TipInitA38x+0x150>)
4000b680:	492d      	ldr	r1, [pc, #180]	; (4000b738 <ddr3TipInitA38x+0x154>)
4000b682:	4a2e      	ldr	r2, [pc, #184]	; (4000b73c <ddr3TipInitA38x+0x158>)
4000b684:	600b      	str	r3, [r1, #0]
4000b686:	2301      	movs	r3, #1
4000b688:	6013      	str	r3, [r2, #0]
4000b68a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
4000b68e:	2b08      	cmp	r3, #8
4000b690:	d001      	beq.n	4000b696 <ddr3TipInitA38x+0xb2>
4000b692:	2b01      	cmp	r3, #1
4000b694:	d103      	bne.n	4000b69e <ddr3TipInitA38x+0xba>
4000b696:	4b2a      	ldr	r3, [pc, #168]	; (4000b740 <ddr3TipInitA38x+0x15c>)
4000b698:	600b      	str	r3, [r1, #0]
4000b69a:	2300      	movs	r3, #0
4000b69c:	6013      	str	r3, [r2, #0]
4000b69e:	f000 f8af 	bl	4000b800 <ddr3IfEccEnabled>
4000b6a2:	2801      	cmp	r0, #1
4000b6a4:	d106      	bne.n	4000b6b4 <ddr3TipInitA38x+0xd0>
4000b6a6:	4b24      	ldr	r3, [pc, #144]	; (4000b738 <ddr3TipInitA38x+0x154>)
4000b6a8:	681a      	ldr	r2, [r3, #0]
4000b6aa:	f422 3203 	bic.w	r2, r2, #134144	; 0x20c00
4000b6ae:	f422 7200 	bic.w	r2, r2, #512	; 0x200
4000b6b2:	601a      	str	r2, [r3, #0]
4000b6b4:	4b23      	ldr	r3, [pc, #140]	; (4000b744 <ddr3TipInitA38x+0x160>)
4000b6b6:	681a      	ldr	r2, [r3, #0]
4000b6b8:	3201      	adds	r2, #1
4000b6ba:	d101      	bne.n	4000b6c0 <ddr3TipInitA38x+0xdc>
4000b6bc:	22a0      	movs	r2, #160	; 0xa0
4000b6be:	601a      	str	r2, [r3, #0]
4000b6c0:	4b21      	ldr	r3, [pc, #132]	; (4000b748 <ddr3TipInitA38x+0x164>)
4000b6c2:	2600      	movs	r6, #0
4000b6c4:	4a21      	ldr	r2, [pc, #132]	; (4000b74c <ddr3TipInitA38x+0x168>)
4000b6c6:	4620      	mov	r0, r4
4000b6c8:	4921      	ldr	r1, [pc, #132]	; (4000b750 <ddr3TipInitA38x+0x16c>)
4000b6ca:	601e      	str	r6, [r3, #0]
4000b6cc:	2301      	movs	r3, #1
4000b6ce:	6013      	str	r3, [r2, #0]
4000b6d0:	2278      	movs	r2, #120	; 0x78
4000b6d2:	600a      	str	r2, [r1, #0]
4000b6d4:	491f      	ldr	r1, [pc, #124]	; (4000b754 <ddr3TipInitA38x+0x170>)
4000b6d6:	600a      	str	r2, [r1, #0]
4000b6d8:	4a1f      	ldr	r2, [pc, #124]	; (4000b758 <ddr3TipInitA38x+0x174>)
4000b6da:	4920      	ldr	r1, [pc, #128]	; (4000b75c <ddr3TipInitA38x+0x178>)
4000b6dc:	7013      	strb	r3, [r2, #0]
4000b6de:	4a20      	ldr	r2, [pc, #128]	; (4000b760 <ddr3TipInitA38x+0x17c>)
4000b6e0:	6013      	str	r3, [r2, #0]
4000b6e2:	2258      	movs	r2, #88	; 0x58
4000b6e4:	4b1f      	ldr	r3, [pc, #124]	; (4000b764 <ddr3TipInitA38x+0x180>)
4000b6e6:	681b      	ldr	r3, [r3, #0]
4000b6e8:	fb02 5503 	mla	r5, r2, r3, r5
4000b6ec:	4b1e      	ldr	r3, [pc, #120]	; (4000b768 <ddr3TipInitA38x+0x184>)
4000b6ee:	f895 2057 	ldrb.w	r2, [r5, #87]	; 0x57
4000b6f2:	701a      	strb	r2, [r3, #0]
4000b6f4:	f7ff ff38 	bl	4000b568 <ddr3TipA38xGetMediumFreq>
4000b6f8:	4630      	mov	r0, r6
4000b6fa:	e002      	b.n	4000b702 <ddr3TipInitA38x+0x11e>
4000b6fc:	2001      	movs	r0, #1
4000b6fe:	e000      	b.n	4000b702 <ddr3TipInitA38x+0x11e>
4000b700:	2000      	movs	r0, #0
4000b702:	b00c      	add	sp, #48	; 0x30
4000b704:	bd70      	pop	{r4, r5, r6, pc}
4000b706:	bf00      	nop
4000b708:	4000b07d 	andmi	fp, r0, sp, ror r0
4000b70c:	4000b0e1 	andmi	fp, r0, r1, ror #1
4000b710:	4000b091 	mulmi	r0, r1, r0
4000b714:	4000b10d 	andmi	fp, r0, sp, lsl #2
4000b718:	4000b139 	andmi	fp, r0, r9, lsr r1
4000b71c:	4000b0cd 	andmi	fp, r0, sp, asr #1
4000b720:	4000b3bd 			; <UNDEFINED> instruction: 0x4000b3bd
4000b724:	4000b0ad 	andmi	fp, r0, sp, lsr #1
4000b728:	40014a64 	andmi	r4, r1, r4, ror #20
4000b72c:	40014168 	andmi	r4, r1, r8, ror #2
4000b730:	40010e42 	andmi	r0, r1, r2, asr #28
4000b734:	00335ebc 	ldrhteq	r5, [r3], -ip
4000b738:	400141e8 	andmi	r4, r1, r8, ror #3
4000b73c:	40020964 	andmi	r0, r2, r4, ror #18
4000b740:	00300ee0 	eorseq	r0, r0, r0, ror #29
4000b744:	40014180 	andmi	r4, r1, r0, lsl #3
4000b748:	40020834 	andmi	r0, r2, r4, lsr r8
4000b74c:	40020978 	andmi	r0, r2, r8, ror r9
4000b750:	400205dc 	ldrdmi	r0, [r2], -ip
4000b754:	40014648 	andmi	r4, r1, r8, asr #12
4000b758:	400205e0 	andmi	r0, r2, r0, ror #11
4000b75c:	400205d4 	ldrdmi	r0, [r2], -r4
4000b760:	400141f4 	strdmi	r4, [r1], -r4	; <UNPREDICTABLE>
4000b764:	40020980 	andmi	r0, r2, r0, lsl #19
4000b768:	40014204 	andmi	r4, r1, r4, lsl #4

Disassembly of section .text.ddr3TipExtRead:

4000b76c <ddr3TipExtRead>:
ddr3TipExtRead():
4000b76c:	b510      	push	{r4, lr}
4000b76e:	00db      	lsls	r3, r3, #3
4000b770:	9802      	ldr	r0, [sp, #8]
4000b772:	2100      	movs	r1, #0
4000b774:	1a80      	subs	r0, r0, r2
4000b776:	e003      	b.n	4000b780 <ddr3TipExtRead+0x14>
4000b778:	6814      	ldr	r4, [r2, #0]
4000b77a:	3101      	adds	r1, #1
4000b77c:	5084      	str	r4, [r0, r2]
4000b77e:	3204      	adds	r2, #4
4000b780:	4299      	cmp	r1, r3
4000b782:	d1f9      	bne.n	4000b778 <ddr3TipExtRead+0xc>
4000b784:	2000      	movs	r0, #0
4000b786:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3SiliconPreInit:

4000b788 <ddr3SiliconPreInit>:
ddr3SiliconPreInit():
4000b788:	f000 b820 	b.w	4000b7cc <ddr3SiliconInit>

Disassembly of section .text.ddr3PostRunAlg:

4000b78c <ddr3PostRunAlg>:
ddr3PostRunAlg():
4000b78c:	2000      	movs	r0, #0
4000b78e:	4770      	bx	lr

Disassembly of section .text.ddr3SiliconPostInit:

4000b790 <ddr3SiliconPostInit>:
ddr3SiliconPostInit():
4000b790:	b513      	push	{r0, r1, r4, lr}
4000b792:	2000      	movs	r0, #0
4000b794:	f7ff fc2a 	bl	4000afec <ddr3TipGetTopologyMap>
4000b798:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000b79c:	f010 0004 	ands.w	r0, r0, #4
4000b7a0:	d110      	bne.n	4000b7c4 <ddr3SiliconPostInit+0x34>
4000b7a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
4000b7a6:	4601      	mov	r1, r0
4000b7a8:	9301      	str	r3, [sp, #4]
4000b7aa:	4602      	mov	r2, r0
4000b7ac:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b7b0:	9000      	str	r0, [sp, #0]
4000b7b2:	f7f8 fd25 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000b7b6:	4c04      	ldr	r4, [pc, #16]	; (4000b7c8 <ddr3SiliconPostInit+0x38>)
4000b7b8:	6020      	str	r0, [r4, #0]
4000b7ba:	b120      	cbz	r0, 4000b7c6 <ddr3SiliconPostInit+0x36>
4000b7bc:	f000 face 	bl	4000bd5c <gtBreakOnFail>
4000b7c0:	6820      	ldr	r0, [r4, #0]
4000b7c2:	e000      	b.n	4000b7c6 <ddr3SiliconPostInit+0x36>
4000b7c4:	2000      	movs	r0, #0
4000b7c6:	bd1c      	pop	{r2, r3, r4, pc}
4000b7c8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3SiliconInit:

4000b7cc <ddr3SiliconInit>:
ddr3SiliconInit():
4000b7cc:	b538      	push	{r3, r4, r5, lr}
4000b7ce:	4d0a      	ldr	r5, [pc, #40]	; (4000b7f8 <ddr3SiliconInit+0x2c>)
4000b7d0:	682b      	ldr	r3, [r5, #0]
4000b7d2:	2b01      	cmp	r3, #1
4000b7d4:	d00d      	beq.n	4000b7f2 <ddr3SiliconInit+0x26>
4000b7d6:	2000      	movs	r0, #0
4000b7d8:	4601      	mov	r1, r0
4000b7da:	f7ff ff03 	bl	4000b5e4 <ddr3TipInitA38x>
4000b7de:	1e04      	subs	r4, r0, #0
4000b7e0:	d004      	beq.n	4000b7ec <ddr3SiliconInit+0x20>
4000b7e2:	4806      	ldr	r0, [pc, #24]	; (4000b7fc <ddr3SiliconInit+0x30>)
4000b7e4:	4621      	mov	r1, r4
4000b7e6:	f002 fdfd 	bl	4000e3e4 <mvPrintf>
4000b7ea:	e003      	b.n	4000b7f4 <ddr3SiliconInit+0x28>
4000b7ec:	2301      	movs	r3, #1
4000b7ee:	602b      	str	r3, [r5, #0]
4000b7f0:	e000      	b.n	4000b7f4 <ddr3SiliconInit+0x28>
4000b7f2:	2400      	movs	r4, #0
4000b7f4:	4620      	mov	r0, r4
4000b7f6:	bd38      	pop	{r3, r4, r5, pc}
4000b7f8:	400209a0 	andmi	r0, r2, r0, lsr #19
4000b7fc:	40010e73 	andmi	r0, r1, r3, ror lr

Disassembly of section .text.ddr3IfEccEnabled:

4000b800 <ddr3IfEccEnabled>:
ddr3IfEccEnabled():
4000b800:	2000      	movs	r0, #0
4000b802:	b508      	push	{r3, lr}
4000b804:	f7ff fbf2 	bl	4000afec <ddr3TipGetTopologyMap>
4000b808:	f890 005c 	ldrb.w	r0, [r0, #92]	; 0x5c
4000b80c:	06c2      	lsls	r2, r0, #27
4000b80e:	d405      	bmi.n	4000b81c <ddr3IfEccEnabled+0x1c>
4000b810:	f1a0 030b 	sub.w	r3, r0, #11
4000b814:	4258      	negs	r0, r3
4000b816:	eb40 0003 	adc.w	r0, r0, r3
4000b81a:	bd08      	pop	{r3, pc}
4000b81c:	2001      	movs	r0, #1
4000b81e:	bd08      	pop	{r3, pc}

Disassembly of section .text.ddr3PreAlgoConfig:

4000b820 <ddr3PreAlgoConfig>:
ddr3PreAlgoConfig():
4000b820:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000b822:	2000      	movs	r0, #0
4000b824:	f7ff fbe2 	bl	4000afec <ddr3TipGetTopologyMap>
4000b828:	f890 305c 	ldrb.w	r3, [r0, #92]	; 0x5c
4000b82c:	4604      	mov	r4, r0
4000b82e:	2b0b      	cmp	r3, #11
4000b830:	d111      	bne.n	4000b856 <ddr3PreAlgoConfig+0x36>
4000b832:	2000      	movs	r0, #0
4000b834:	f44f 7380 	mov.w	r3, #256	; 0x100
4000b838:	9300      	str	r3, [sp, #0]
4000b83a:	9301      	str	r3, [sp, #4]
4000b83c:	4601      	mov	r1, r0
4000b83e:	4602      	mov	r2, r0
4000b840:	f641 13d4 	movw	r3, #6612	; 0x19d4
4000b844:	f7f8 fcdc 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000b848:	4d1b      	ldr	r5, [pc, #108]	; (4000b8b8 <ddr3PreAlgoConfig+0x98>)
4000b84a:	6028      	str	r0, [r5, #0]
4000b84c:	b118      	cbz	r0, 4000b856 <ddr3PreAlgoConfig+0x36>
4000b84e:	f000 fa85 	bl	4000bd5c <gtBreakOnFail>
4000b852:	6828      	ldr	r0, [r5, #0]
4000b854:	e02e      	b.n	4000b8b4 <ddr3PreAlgoConfig+0x94>
4000b856:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
4000b85a:	f013 0010 	ands.w	r0, r3, #16
4000b85e:	d101      	bne.n	4000b864 <ddr3PreAlgoConfig+0x44>
4000b860:	2b0b      	cmp	r3, #11
4000b862:	d127      	bne.n	4000b8b4 <ddr3PreAlgoConfig+0x94>
4000b864:	2000      	movs	r0, #0
4000b866:	f44f 7380 	mov.w	r3, #256	; 0x100
4000b86a:	9300      	str	r3, [sp, #0]
4000b86c:	9301      	str	r3, [sp, #4]
4000b86e:	4601      	mov	r1, r0
4000b870:	4602      	mov	r2, r0
4000b872:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b876:	f7f8 fcc3 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000b87a:	4c0f      	ldr	r4, [pc, #60]	; (4000b8b8 <ddr3PreAlgoConfig+0x98>)
4000b87c:	4601      	mov	r1, r0
4000b87e:	6020      	str	r0, [r4, #0]
4000b880:	b9a8      	cbnz	r0, 4000b8ae <ddr3PreAlgoConfig+0x8e>
4000b882:	f44f 2380 	mov.w	r3, #262144	; 0x40000
4000b886:	4602      	mov	r2, r0
4000b888:	9300      	str	r3, [sp, #0]
4000b88a:	9301      	str	r3, [sp, #4]
4000b88c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
4000b890:	f7f8 fcb6 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000b894:	4601      	mov	r1, r0
4000b896:	6020      	str	r0, [r4, #0]
4000b898:	b948      	cbnz	r0, 4000b8ae <ddr3PreAlgoConfig+0x8e>
4000b89a:	2302      	movs	r3, #2
4000b89c:	4602      	mov	r2, r0
4000b89e:	9301      	str	r3, [sp, #4]
4000b8a0:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b8a4:	9000      	str	r0, [sp, #0]
4000b8a6:	f7f8 fcab 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000b8aa:	6020      	str	r0, [r4, #0]
4000b8ac:	b110      	cbz	r0, 4000b8b4 <ddr3PreAlgoConfig+0x94>
4000b8ae:	f000 fa55 	bl	4000bd5c <gtBreakOnFail>
4000b8b2:	6820      	ldr	r0, [r4, #0]
4000b8b4:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000b8b6:	bf00      	nop
4000b8b8:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3PostAlgoConfig:

4000b8bc <ddr3PostAlgoConfig>:
ddr3PostAlgoConfig():
4000b8bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
4000b8be:	2000      	movs	r0, #0
4000b8c0:	f7ff fb94 	bl	4000afec <ddr3TipGetTopologyMap>
4000b8c4:	4605      	mov	r5, r0
4000b8c6:	f7ff ff61 	bl	4000b78c <ddr3PostRunAlg>
4000b8ca:	1e04      	subs	r4, r0, #0
4000b8cc:	d004      	beq.n	4000b8d8 <ddr3PostAlgoConfig+0x1c>
4000b8ce:	480f      	ldr	r0, [pc, #60]	; (4000b90c <ddr3PostAlgoConfig+0x50>)
4000b8d0:	4621      	mov	r1, r4
4000b8d2:	f002 fd87 	bl	4000e3e4 <mvPrintf>
4000b8d6:	e016      	b.n	4000b906 <ddr3PostAlgoConfig+0x4a>
4000b8d8:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
4000b8dc:	06d9      	lsls	r1, r3, #27
4000b8de:	d401      	bmi.n	4000b8e4 <ddr3PostAlgoConfig+0x28>
4000b8e0:	2b0b      	cmp	r3, #11
4000b8e2:	d110      	bne.n	4000b906 <ddr3PostAlgoConfig+0x4a>
4000b8e4:	2000      	movs	r0, #0
4000b8e6:	f44f 7380 	mov.w	r3, #256	; 0x100
4000b8ea:	e88d 0009 	stmia.w	sp, {r0, r3}
4000b8ee:	f241 53b8 	movw	r3, #5560	; 0x15b8
4000b8f2:	4601      	mov	r1, r0
4000b8f4:	4602      	mov	r2, r0
4000b8f6:	f7f8 fc83 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000b8fa:	4d05      	ldr	r5, [pc, #20]	; (4000b910 <ddr3PostAlgoConfig+0x54>)
4000b8fc:	6028      	str	r0, [r5, #0]
4000b8fe:	b110      	cbz	r0, 4000b906 <ddr3PostAlgoConfig+0x4a>
4000b900:	f000 fa2c 	bl	4000bd5c <gtBreakOnFail>
4000b904:	682c      	ldr	r4, [r5, #0]
4000b906:	4620      	mov	r0, r4
4000b908:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
4000b90a:	bf00      	nop
4000b90c:	40010e99 	mulmi	r1, r9, lr
4000b910:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3HwsHwTraining:

4000b914 <ddr3HwsHwTraining>:
ddr3HwsHwTraining():
4000b914:	b51f      	push	{r0, r1, r2, r3, r4, lr}
4000b916:	f7ff ff37 	bl	4000b788 <ddr3SiliconPreInit>
4000b91a:	1e04      	subs	r4, r0, #0
4000b91c:	d001      	beq.n	4000b922 <ddr3HwsHwTraining+0xe>
4000b91e:	4816      	ldr	r0, [pc, #88]	; (4000b978 <ddr3HwsHwTraining+0x64>)
4000b920:	e023      	b.n	4000b96a <ddr3HwsHwTraining+0x56>
4000b922:	4669      	mov	r1, sp
4000b924:	2301      	movs	r3, #1
4000b926:	9400      	str	r4, [sp, #0]
4000b928:	9301      	str	r3, [sp, #4]
4000b92a:	9302      	str	r3, [sp, #8]
4000b92c:	9303      	str	r3, [sp, #12]
4000b92e:	f7fa fbb7 	bl	400060a0 <mvHwsDdr3TipInitController>
4000b932:	1e04      	subs	r4, r0, #0
4000b934:	d001      	beq.n	4000b93a <ddr3HwsHwTraining+0x26>
4000b936:	4811      	ldr	r0, [pc, #68]	; (4000b97c <ddr3HwsHwTraining+0x68>)
4000b938:	e017      	b.n	4000b96a <ddr3HwsHwTraining+0x56>
4000b93a:	f7ff ff29 	bl	4000b790 <ddr3SiliconPostInit>
4000b93e:	1e04      	subs	r4, r0, #0
4000b940:	d001      	beq.n	4000b946 <ddr3HwsHwTraining+0x32>
4000b942:	480f      	ldr	r0, [pc, #60]	; (4000b980 <ddr3HwsHwTraining+0x6c>)
4000b944:	e011      	b.n	4000b96a <ddr3HwsHwTraining+0x56>
4000b946:	f7ff ff6b 	bl	4000b820 <ddr3PreAlgoConfig>
4000b94a:	1e04      	subs	r4, r0, #0
4000b94c:	d001      	beq.n	4000b952 <ddr3HwsHwTraining+0x3e>
4000b94e:	480d      	ldr	r0, [pc, #52]	; (4000b984 <ddr3HwsHwTraining+0x70>)
4000b950:	e00b      	b.n	4000b96a <ddr3HwsHwTraining+0x56>
4000b952:	4621      	mov	r1, r4
4000b954:	f7fb f89a 	bl	40006a8c <mvHwsDdr3TipRunAlg>
4000b958:	1e04      	subs	r4, r0, #0
4000b95a:	d001      	beq.n	4000b960 <ddr3HwsHwTraining+0x4c>
4000b95c:	480a      	ldr	r0, [pc, #40]	; (4000b988 <ddr3HwsHwTraining+0x74>)
4000b95e:	e004      	b.n	4000b96a <ddr3HwsHwTraining+0x56>
4000b960:	f7ff ffac 	bl	4000b8bc <ddr3PostAlgoConfig>
4000b964:	1e04      	subs	r4, r0, #0
4000b966:	d003      	beq.n	4000b970 <ddr3HwsHwTraining+0x5c>
4000b968:	4808      	ldr	r0, [pc, #32]	; (4000b98c <ddr3HwsHwTraining+0x78>)
4000b96a:	4621      	mov	r1, r4
4000b96c:	f002 fd3a 	bl	4000e3e4 <mvPrintf>
4000b970:	4620      	mov	r0, r4
4000b972:	b004      	add	sp, #16
4000b974:	bd10      	pop	{r4, pc}
4000b976:	bf00      	nop
4000b978:	40010eba 			; <UNDEFINED> instruction: 0x40010eba
4000b97c:	40010ee1 	andmi	r0, r1, r1, ror #29
4000b980:	40010f05 	andmi	r0, r1, r5, lsl #30
4000b984:	40010f23 	andmi	r0, r1, r3, lsr #30
4000b988:	40010f47 	andmi	r0, r1, r7, asr #30
4000b98c:	40010f69 	andmi	r0, r1, r9, ror #30

Disassembly of section .text.mvSysXorFinish:

4000b990 <mvSysXorFinish>:
mvSysXorFinish():
4000b990:	4b10      	ldr	r3, [pc, #64]	; (4000b9d4 <mvSysXorFinish+0x44>)
4000b992:	681a      	ldr	r2, [r3, #0]
4000b994:	4b10      	ldr	r3, [pc, #64]	; (4000b9d8 <mvSysXorFinish+0x48>)
4000b996:	601a      	str	r2, [r3, #0]
4000b998:	4b10      	ldr	r3, [pc, #64]	; (4000b9dc <mvSysXorFinish+0x4c>)
4000b99a:	4a11      	ldr	r2, [pc, #68]	; (4000b9e0 <mvSysXorFinish+0x50>)
4000b99c:	6819      	ldr	r1, [r3, #0]
4000b99e:	6011      	str	r1, [r2, #0]
4000b9a0:	6859      	ldr	r1, [r3, #4]
4000b9a2:	6051      	str	r1, [r2, #4]
4000b9a4:	6899      	ldr	r1, [r3, #8]
4000b9a6:	6091      	str	r1, [r2, #8]
4000b9a8:	68d9      	ldr	r1, [r3, #12]
4000b9aa:	60d1      	str	r1, [r2, #12]
4000b9ac:	691a      	ldr	r2, [r3, #16]
4000b9ae:	4b0d      	ldr	r3, [pc, #52]	; (4000b9e4 <mvSysXorFinish+0x54>)
4000b9b0:	601a      	str	r2, [r3, #0]
4000b9b2:	4b0d      	ldr	r3, [pc, #52]	; (4000b9e8 <mvSysXorFinish+0x58>)
4000b9b4:	4a0d      	ldr	r2, [pc, #52]	; (4000b9ec <mvSysXorFinish+0x5c>)
4000b9b6:	6819      	ldr	r1, [r3, #0]
4000b9b8:	6011      	str	r1, [r2, #0]
4000b9ba:	6859      	ldr	r1, [r3, #4]
4000b9bc:	6051      	str	r1, [r2, #4]
4000b9be:	6899      	ldr	r1, [r3, #8]
4000b9c0:	6091      	str	r1, [r2, #8]
4000b9c2:	68d9      	ldr	r1, [r3, #12]
4000b9c4:	60d1      	str	r1, [r2, #12]
4000b9c6:	691a      	ldr	r2, [r3, #16]
4000b9c8:	4b09      	ldr	r3, [pc, #36]	; (4000b9f0 <mvSysXorFinish+0x60>)
4000b9ca:	601a      	str	r2, [r3, #0]
4000b9cc:	2200      	movs	r2, #0
4000b9ce:	621a      	str	r2, [r3, #32]
4000b9d0:	4770      	bx	lr
4000b9d2:	bf00      	nop
4000b9d4:	400209b8 			; <UNDEFINED> instruction: 0x400209b8
4000b9d8:	d0060b40 	andle	r0, r6, r0, asr #22
4000b9dc:	400209bc 			; <UNDEFINED> instruction: 0x400209bc
4000b9e0:	d0060b50 	andle	r0, r6, r0, asr fp
4000b9e4:	d0060b60 	andle	r0, r6, r0, ror #22
4000b9e8:	400209a4 	andmi	r0, r2, r4, lsr #19
4000b9ec:	d0060b70 	andle	r0, r6, r0, ror fp
4000b9f0:	d0060b80 	andle	r0, r6, r0, lsl #23

Disassembly of section .text.mvXorCtrlSet:

4000b9f4 <mvXorCtrlSet>:
mvXorCtrlSet():
4000b9f4:	f000 0301 	and.w	r3, r0, #1
4000b9f8:	f021 0107 	bic.w	r1, r1, #7
4000b9fc:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ba00:	2000      	movs	r0, #0
4000ba02:	3344      	adds	r3, #68	; 0x44
4000ba04:	009b      	lsls	r3, r3, #2
4000ba06:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ba0a:	681a      	ldr	r2, [r3, #0]
4000ba0c:	f002 0207 	and.w	r2, r2, #7
4000ba10:	430a      	orrs	r2, r1
4000ba12:	601a      	str	r2, [r3, #0]
4000ba14:	4770      	bx	lr

Disassembly of section .text.mvXorStateGet:

4000ba18 <mvXorStateGet>:
mvXorStateGet():
4000ba18:	2803      	cmp	r0, #3
4000ba1a:	d810      	bhi.n	4000ba3e <mvXorStateGet+0x26>
4000ba1c:	f000 0301 	and.w	r3, r0, #1
4000ba20:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000ba24:	3348      	adds	r3, #72	; 0x48
4000ba26:	009b      	lsls	r3, r3, #2
4000ba28:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ba2c:	681b      	ldr	r3, [r3, #0]
4000ba2e:	f003 0330 	and.w	r3, r3, #48	; 0x30
4000ba32:	2b20      	cmp	r3, #32
4000ba34:	bf9a      	itte	ls
4000ba36:	4a03      	ldrls	r2, [pc, #12]	; (4000ba44 <mvXorStateGet+0x2c>)
4000ba38:	5cd0      	ldrbls	r0, [r2, r3]
4000ba3a:	2003      	movhi	r0, #3
4000ba3c:	4770      	bx	lr
4000ba3e:	2003      	movs	r0, #3
4000ba40:	4770      	bx	lr
4000ba42:	bf00      	nop
4000ba44:	4001202e 	andmi	r2, r1, lr, lsr #32

Disassembly of section .text.mvXorMemInit:

4000ba48 <mvXorMemInit>:
mvXorMemInit():
4000ba48:	2803      	cmp	r0, #3
4000ba4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000ba4c:	4604      	mov	r4, r0
4000ba4e:	460d      	mov	r5, r1
4000ba50:	4616      	mov	r6, r2
4000ba52:	461f      	mov	r7, r3
4000ba54:	d82e      	bhi.n	4000bab4 <mvXorMemInit+0x6c>
4000ba56:	f7ff ffdf 	bl	4000ba18 <mvXorStateGet>
4000ba5a:	2801      	cmp	r0, #1
4000ba5c:	d02c      	beq.n	4000bab8 <mvXorMemInit+0x70>
4000ba5e:	2e7f      	cmp	r6, #127	; 0x7f
4000ba60:	d92c      	bls.n	4000babc <mvXorMemInit+0x74>
4000ba62:	f004 0401 	and.w	r4, r4, #1
4000ba66:	2000      	movs	r0, #0
4000ba68:	f504 34c1 	add.w	r4, r4, #98816	; 0x18200
4000ba6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
4000ba70:	009b      	lsls	r3, r3, #2
4000ba72:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ba76:	681a      	ldr	r2, [r3, #0]
4000ba78:	f022 0207 	bic.w	r2, r2, #7
4000ba7c:	f042 0204 	orr.w	r2, r2, #4
4000ba80:	601a      	str	r2, [r3, #0]
4000ba82:	f104 03ec 	add.w	r3, r4, #236	; 0xec
4000ba86:	9a06      	ldr	r2, [sp, #24]
4000ba88:	009b      	lsls	r3, r3, #2
4000ba8a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ba8e:	601d      	str	r5, [r3, #0]
4000ba90:	f104 03f0 	add.w	r3, r4, #240	; 0xf0
4000ba94:	3448      	adds	r4, #72	; 0x48
4000ba96:	009b      	lsls	r3, r3, #2
4000ba98:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000ba9c:	00a4      	lsls	r4, r4, #2
4000ba9e:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000baa2:	601e      	str	r6, [r3, #0]
4000baa4:	4b06      	ldr	r3, [pc, #24]	; (4000bac0 <mvXorMemInit+0x78>)
4000baa6:	601a      	str	r2, [r3, #0]
4000baa8:	605f      	str	r7, [r3, #4]
4000baaa:	6823      	ldr	r3, [r4, #0]
4000baac:	f043 0301 	orr.w	r3, r3, #1
4000bab0:	6023      	str	r3, [r4, #0]
4000bab2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bab4:	2004      	movs	r0, #4
4000bab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bab8:	201e      	movs	r0, #30
4000baba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000babc:	2004      	movs	r0, #4
4000babe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000bac0:	d0060be0 	andle	r0, r6, r0, ror #23

Disassembly of section .text.mvXorCommandSet:

4000bac4 <mvXorCommandSet>:
mvXorCommandSet():
4000bac4:	2803      	cmp	r0, #3
4000bac6:	b538      	push	{r3, r4, r5, lr}
4000bac8:	4604      	mov	r4, r0
4000baca:	460d      	mov	r5, r1
4000bacc:	d848      	bhi.n	4000bb60 <mvXorCommandSet+0x9c>
4000bace:	f7ff ffa3 	bl	4000ba18 <mvXorStateGet>
4000bad2:	b975      	cbnz	r5, 4000baf2 <mvXorCommandSet+0x2e>
4000bad4:	2800      	cmp	r0, #0
4000bad6:	d143      	bne.n	4000bb60 <mvXorCommandSet+0x9c>
4000bad8:	f004 0301 	and.w	r3, r4, #1
4000badc:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bae0:	3348      	adds	r3, #72	; 0x48
4000bae2:	009b      	lsls	r3, r3, #2
4000bae4:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bae8:	681a      	ldr	r2, [r3, #0]
4000baea:	f042 0201 	orr.w	r2, r2, #1
4000baee:	601a      	str	r2, [r3, #0]
4000baf0:	bd38      	pop	{r3, r4, r5, pc}
4000baf2:	2d01      	cmp	r5, #1
4000baf4:	d10d      	bne.n	4000bb12 <mvXorCommandSet+0x4e>
4000baf6:	2801      	cmp	r0, #1
4000baf8:	d12d      	bne.n	4000bb56 <mvXorCommandSet+0x92>
4000bafa:	f004 0301 	and.w	r3, r4, #1
4000bafe:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bb02:	3348      	adds	r3, #72	; 0x48
4000bb04:	009b      	lsls	r3, r3, #2
4000bb06:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bb0a:	681a      	ldr	r2, [r3, #0]
4000bb0c:	f042 0202 	orr.w	r2, r2, #2
4000bb10:	e01e      	b.n	4000bb50 <mvXorCommandSet+0x8c>
4000bb12:	2d02      	cmp	r5, #2
4000bb14:	d10d      	bne.n	4000bb32 <mvXorCommandSet+0x6e>
4000bb16:	2801      	cmp	r0, #1
4000bb18:	d122      	bne.n	4000bb60 <mvXorCommandSet+0x9c>
4000bb1a:	f004 0301 	and.w	r3, r4, #1
4000bb1e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bb22:	3348      	adds	r3, #72	; 0x48
4000bb24:	009b      	lsls	r3, r3, #2
4000bb26:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bb2a:	681a      	ldr	r2, [r3, #0]
4000bb2c:	f042 0204 	orr.w	r2, r2, #4
4000bb30:	e00e      	b.n	4000bb50 <mvXorCommandSet+0x8c>
4000bb32:	2d03      	cmp	r5, #3
4000bb34:	d114      	bne.n	4000bb60 <mvXorCommandSet+0x9c>
4000bb36:	2802      	cmp	r0, #2
4000bb38:	d114      	bne.n	4000bb64 <mvXorCommandSet+0xa0>
4000bb3a:	f004 0301 	and.w	r3, r4, #1
4000bb3e:	f503 33c1 	add.w	r3, r3, #98816	; 0x18200
4000bb42:	3348      	adds	r3, #72	; 0x48
4000bb44:	009b      	lsls	r3, r3, #2
4000bb46:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000bb4a:	681a      	ldr	r2, [r3, #0]
4000bb4c:	f042 0208 	orr.w	r2, r2, #8
4000bb50:	601a      	str	r2, [r3, #0]
4000bb52:	2000      	movs	r0, #0
4000bb54:	bd38      	pop	{r3, r4, r5, pc}
4000bb56:	2800      	cmp	r0, #0
4000bb58:	bf14      	ite	ne
4000bb5a:	2004      	movne	r0, #4
4000bb5c:	2000      	moveq	r0, #0
4000bb5e:	bd38      	pop	{r3, r4, r5, pc}
4000bb60:	2004      	movs	r0, #4
4000bb62:	bd38      	pop	{r3, r4, r5, pc}
4000bb64:	2004      	movs	r0, #4
4000bb66:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvXorHalInit:

4000bb68 <mvXorHalInit>:
mvXorHalInit():
4000bb68:	b538      	push	{r3, r4, r5, lr}
4000bb6a:	4605      	mov	r5, r0
4000bb6c:	2400      	movs	r4, #0
4000bb6e:	e009      	b.n	4000bb84 <mvXorHalInit+0x1c>
4000bb70:	4620      	mov	r0, r4
4000bb72:	2101      	movs	r1, #1
4000bb74:	f7ff ffa6 	bl	4000bac4 <mvXorCommandSet>
4000bb78:	4620      	mov	r0, r4
4000bb7a:	f248 4140 	movw	r1, #33856	; 0x8440
4000bb7e:	3401      	adds	r4, #1
4000bb80:	f7ff ff38 	bl	4000b9f4 <mvXorCtrlSet>
4000bb84:	42ac      	cmp	r4, r5
4000bb86:	d1f3      	bne.n	4000bb70 <mvXorHalInit+0x8>
4000bb88:	bd38      	pop	{r3, r4, r5, pc}

Disassembly of section .text.mvSysXorInit:

4000bb8c <mvSysXorInit>:
mvSysXorInit():
4000bb8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000bb90:	2710      	movs	r7, #16
4000bb92:	4c3d      	ldr	r4, [pc, #244]	; (4000bc88 <mvSysXorInit+0xfc>)
4000bb94:	f04f 0901 	mov.w	r9, #1
4000bb98:	f04f 0803 	mov.w	r8, #3
4000bb9c:	6825      	ldr	r5, [r4, #0]
4000bb9e:	4c3b      	ldr	r4, [pc, #236]	; (4000bc8c <mvSysXorInit+0x100>)
4000bba0:	6025      	str	r5, [r4, #0]
4000bba2:	4c3b      	ldr	r4, [pc, #236]	; (4000bc90 <mvSysXorInit+0x104>)
4000bba4:	6825      	ldr	r5, [r4, #0]
4000bba6:	4c3b      	ldr	r4, [pc, #236]	; (4000bc94 <mvSysXorInit+0x108>)
4000bba8:	6025      	str	r5, [r4, #0]
4000bbaa:	4d3b      	ldr	r5, [pc, #236]	; (4000bc98 <mvSysXorInit+0x10c>)
4000bbac:	682d      	ldr	r5, [r5, #0]
4000bbae:	6065      	str	r5, [r4, #4]
4000bbb0:	4d3a      	ldr	r5, [pc, #232]	; (4000bc9c <mvSysXorInit+0x110>)
4000bbb2:	682d      	ldr	r5, [r5, #0]
4000bbb4:	60a5      	str	r5, [r4, #8]
4000bbb6:	4d3a      	ldr	r5, [pc, #232]	; (4000bca0 <mvSysXorInit+0x114>)
4000bbb8:	682d      	ldr	r5, [r5, #0]
4000bbba:	60e5      	str	r5, [r4, #12]
4000bbbc:	4d39      	ldr	r5, [pc, #228]	; (4000bca4 <mvSysXorInit+0x118>)
4000bbbe:	682d      	ldr	r5, [r5, #0]
4000bbc0:	6125      	str	r5, [r4, #16]
4000bbc2:	4c39      	ldr	r4, [pc, #228]	; (4000bca8 <mvSysXorInit+0x11c>)
4000bbc4:	6825      	ldr	r5, [r4, #0]
4000bbc6:	4c39      	ldr	r4, [pc, #228]	; (4000bcac <mvSysXorInit+0x120>)
4000bbc8:	6025      	str	r5, [r4, #0]
4000bbca:	4d39      	ldr	r5, [pc, #228]	; (4000bcb0 <mvSysXorInit+0x124>)
4000bbcc:	682d      	ldr	r5, [r5, #0]
4000bbce:	6065      	str	r5, [r4, #4]
4000bbd0:	4d38      	ldr	r5, [pc, #224]	; (4000bcb4 <mvSysXorInit+0x128>)
4000bbd2:	682d      	ldr	r5, [r5, #0]
4000bbd4:	60a5      	str	r5, [r4, #8]
4000bbd6:	4d38      	ldr	r5, [pc, #224]	; (4000bcb8 <mvSysXorInit+0x12c>)
4000bbd8:	682d      	ldr	r5, [r5, #0]
4000bbda:	60e5      	str	r5, [r4, #12]
4000bbdc:	4d37      	ldr	r5, [pc, #220]	; (4000bcbc <mvSysXorInit+0x130>)
4000bbde:	682d      	ldr	r5, [r5, #0]
4000bbe0:	6125      	str	r5, [r4, #16]
4000bbe2:	2400      	movs	r4, #0
4000bbe4:	4625      	mov	r5, r4
4000bbe6:	4626      	mov	r6, r4
4000bbe8:	e00d      	b.n	4000bc06 <mvSysXorInit+0x7a>
4000bbea:	fa09 fc05 	lsl.w	ip, r9, r5
4000bbee:	ea1c 0f01 	tst.w	ip, r1
4000bbf2:	d006      	beq.n	4000bc02 <mvSysXorInit+0x76>
4000bbf4:	fa08 fa07 	lsl.w	sl, r8, r7
4000bbf8:	3401      	adds	r4, #1
4000bbfa:	ea4c 0c0a 	orr.w	ip, ip, sl
4000bbfe:	ea46 060c 	orr.w	r6, r6, ip
4000bc02:	3501      	adds	r5, #1
4000bc04:	3702      	adds	r7, #2
4000bc06:	4284      	cmp	r4, r0
4000bc08:	d201      	bcs.n	4000bc0e <mvSysXorInit+0x82>
4000bc0a:	2d08      	cmp	r5, #8
4000bc0c:	d1ed      	bne.n	4000bbea <mvSysXorInit+0x5e>
4000bc0e:	4c1e      	ldr	r4, [pc, #120]	; (4000bc88 <mvSysXorInit+0xfc>)
4000bc10:	2700      	movs	r7, #0
4000bc12:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 4000bcc8 <mvSysXorInit+0x13c>
4000bc16:	f04f 0801 	mov.w	r8, #1
4000bc1a:	6026      	str	r6, [r4, #0]
4000bc1c:	463c      	mov	r4, r7
4000bc1e:	e02a      	b.n	4000bc76 <mvSysXorInit+0xea>
4000bc20:	fa08 f504 	lsl.w	r5, r8, r4
4000bc24:	420d      	tst	r5, r1
4000bc26:	d022      	beq.n	4000bc6e <mvSysXorInit+0xe2>
4000bc28:	2c04      	cmp	r4, #4
4000bc2a:	d814      	bhi.n	4000bc56 <mvSysXorInit+0xca>
4000bc2c:	e8df f004 	tbb	[pc, r4]
4000bc30:	100d0a07 	andne	r0, sp, r7, lsl #20
4000bc34:	f44f0003 	vst4.8	{d16-d19}, [pc], r3
4000bc38:	2570      	movs	r5, #112	; 0x70
4000bc3a:	4e21      	ldr	r6, [pc, #132]	; (4000bcc0 <mvSysXorInit+0x134>)
4000bc3c:	e00d      	b.n	4000bc5a <mvSysXorInit+0xce>
4000bc3e:	f443 6660 	orr.w	r6, r3, #3584	; 0xe00
4000bc42:	e009      	b.n	4000bc58 <mvSysXorInit+0xcc>
4000bc44:	f443 6650 	orr.w	r6, r3, #3328	; 0xd00
4000bc48:	e006      	b.n	4000bc58 <mvSysXorInit+0xcc>
4000bc4a:	f443 6630 	orr.w	r6, r3, #2816	; 0xb00
4000bc4e:	e003      	b.n	4000bc58 <mvSysXorInit+0xcc>
4000bc50:	f443 66e0 	orr.w	r6, r3, #1792	; 0x700
4000bc54:	e000      	b.n	4000bc58 <mvSysXorInit+0xcc>
4000bc56:	461e      	mov	r6, r3
4000bc58:	4d1a      	ldr	r5, [pc, #104]	; (4000bcc4 <mvSysXorInit+0x138>)
4000bc5a:	f04c 4950 	orr.w	r9, ip, #3489660928	; 0xd0000000
4000bc5e:	3701      	adds	r7, #1
4000bc60:	f8c9 6000 	str.w	r6, [r9]
4000bc64:	f10c 0620 	add.w	r6, ip, #32
4000bc68:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000bc6c:	6035      	str	r5, [r6, #0]
4000bc6e:	3401      	adds	r4, #1
4000bc70:	189b      	adds	r3, r3, r2
4000bc72:	f10c 0c04 	add.w	ip, ip, #4
4000bc76:	4287      	cmp	r7, r0
4000bc78:	d201      	bcs.n	4000bc7e <mvSysXorInit+0xf2>
4000bc7a:	2c08      	cmp	r4, #8
4000bc7c:	d1d0      	bne.n	4000bc20 <mvSysXorInit+0x94>
4000bc7e:	2001      	movs	r0, #1
4000bc80:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000bc84:	f7ff bf70 	b.w	4000bb68 <mvXorHalInit>
4000bc88:	d0060b40 	andle	r0, r6, r0, asr #22
4000bc8c:	400209b8 			; <UNDEFINED> instruction: 0x400209b8
4000bc90:	d0060b50 	andle	r0, r6, r0, asr fp
4000bc94:	400209bc 			; <UNDEFINED> instruction: 0x400209bc
4000bc98:	d0060b54 	andle	r0, r6, r4, asr fp
4000bc9c:	d0060b58 	andle	r0, r6, r8, asr fp
4000bca0:	d0060b5c 	andle	r0, r6, ip, asr fp
4000bca4:	d0060b60 	andle	r0, r6, r0, ror #22
4000bca8:	d0060b70 	andle	r0, r6, r0, ror fp
4000bcac:	400209a4 	andmi	r0, r2, r4, lsr #19
4000bcb0:	d0060b74 	andle	r0, r6, r4, ror fp
4000bcb4:	d0060b78 	andle	r0, r6, r8, ror fp
4000bcb8:	d0060b7c 	andle	r0, r6, ip, ror fp
4000bcbc:	d0060b80 	andle	r0, r6, r0, lsl #23
4000bcc0:	40001f00 	andmi	r1, r0, r0, lsl #30
4000bcc4:	7fff0000 	svcvc	0x00ff0000
4000bcc8:	00060b50 	andeq	r0, r6, r0, asr fp

Disassembly of section .text.ddr3NewTipEccScrub:

4000bccc <ddr3NewTipEccScrub>:
ddr3NewTipEccScrub():
4000bccc:	b513      	push	{r0, r1, r4, lr}
4000bcce:	481c      	ldr	r0, [pc, #112]	; (4000bd40 <ddr3NewTipEccScrub+0x74>)
4000bcd0:	f002 fb88 	bl	4000e3e4 <mvPrintf>
4000bcd4:	2000      	movs	r0, #0
4000bcd6:	f7fc ff35 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
4000bcda:	2100      	movs	r1, #0
4000bcdc:	2201      	movs	r2, #1
4000bcde:	460b      	mov	r3, r1
4000bce0:	e003      	b.n	4000bcea <ddr3NewTipEccScrub+0x1e>
4000bce2:	fa02 f403 	lsl.w	r4, r2, r3
4000bce6:	3301      	adds	r3, #1
4000bce8:	4321      	orrs	r1, r4
4000bcea:	4283      	cmp	r3, r0
4000bcec:	d1f9      	bne.n	4000bce2 <ddr3NewTipEccScrub+0x16>
4000bcee:	4618      	mov	r0, r3
4000bcf0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000bcf4:	2300      	movs	r3, #0
4000bcf6:	4c13      	ldr	r4, [pc, #76]	; (4000bd44 <ddr3NewTipEccScrub+0x78>)
4000bcf8:	f7ff ff48 	bl	4000bb8c <mvSysXorInit>
4000bcfc:	2000      	movs	r0, #0
4000bcfe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
4000bd02:	4601      	mov	r1, r0
4000bd04:	4623      	mov	r3, r4
4000bd06:	9400      	str	r4, [sp, #0]
4000bd08:	f7ff fe9e 	bl	4000ba48 <mvXorMemInit>
4000bd0c:	2000      	movs	r0, #0
4000bd0e:	f7ff fe83 	bl	4000ba18 <mvXorStateGet>
4000bd12:	2800      	cmp	r0, #0
4000bd14:	d1fa      	bne.n	4000bd0c <ddr3NewTipEccScrub+0x40>
4000bd16:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
4000bd1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
4000bd1e:	4b09      	ldr	r3, [pc, #36]	; (4000bd44 <ddr3NewTipEccScrub+0x78>)
4000bd20:	9400      	str	r4, [sp, #0]
4000bd22:	f7ff fe91 	bl	4000ba48 <mvXorMemInit>
4000bd26:	2000      	movs	r0, #0
4000bd28:	f7ff fe76 	bl	4000ba18 <mvXorStateGet>
4000bd2c:	2800      	cmp	r0, #0
4000bd2e:	d1fa      	bne.n	4000bd26 <ddr3NewTipEccScrub+0x5a>
4000bd30:	f7ff fe2e 	bl	4000b990 <mvSysXorFinish>
4000bd34:	4804      	ldr	r0, [pc, #16]	; (4000bd48 <ddr3NewTipEccScrub+0x7c>)
4000bd36:	b002      	add	sp, #8
4000bd38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000bd3c:	f002 bb52 	b.w	4000e3e4 <mvPrintf>
4000bd40:	40010f8e 	andmi	r0, r1, lr, lsl #31
4000bd44:	deadbeef 	cdple	14, 10, cr11, cr13, cr15, {7}
4000bd48:	40010fb8 			; <UNDEFINED> instruction: 0x40010fb8

Disassembly of section .text.mvHwsDelay:

4000bd4c <mvHwsDelay>:
mvHwsDelay():
4000bd4c:	b508      	push	{r3, lr}
4000bd4e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000bd52:	4350      	muls	r0, r2
4000bd54:	f002 f9aa 	bl	4000e0ac <__udelay>
4000bd58:	2000      	movs	r0, #0
4000bd5a:	bd08      	pop	{r3, pc}

Disassembly of section .text.gtBreakOnFail:

4000bd5c <gtBreakOnFail>:
gtBreakOnFail():
4000bd5c:	4770      	bx	lr

Disassembly of section .text.osMemCpy:

4000bd5e <osMemCpy>:
osMemCpy():
4000bd5e:	b510      	push	{r4, lr}
4000bd60:	2300      	movs	r3, #0
4000bd62:	e002      	b.n	4000bd6a <osMemCpy+0xc>
4000bd64:	5ccc      	ldrb	r4, [r1, r3]
4000bd66:	54c4      	strb	r4, [r0, r3]
4000bd68:	3301      	adds	r3, #1
4000bd6a:	4293      	cmp	r3, r2
4000bd6c:	d1fa      	bne.n	4000bd64 <osMemCpy+0x6>
4000bd6e:	2000      	movs	r0, #0
4000bd70:	bd10      	pop	{r4, pc}

Disassembly of section .text.ddr3TipPrintPbsResult:

4000bd74 <ddr3TipPrintPbsResult>:
ddr3TipPrintPbsResult():
4000bd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bd78:	2300      	movs	r3, #0
4000bd7a:	b087      	sub	sp, #28
4000bd7c:	2a01      	cmp	r2, #1
4000bd7e:	bf0c      	ite	eq
4000bd80:	f101 0a05 	addeq.w	sl, r1, #5
4000bd84:	f101 0a01 	addne.w	sl, r1, #1
4000bd88:	460c      	mov	r4, r1
4000bd8a:	2102      	movs	r1, #2
4000bd8c:	4615      	mov	r5, r2
4000bd8e:	9305      	str	r3, [sp, #20]
4000bd90:	4680      	mov	r8, r0
4000bd92:	f7ff f94b 	bl	4000b02c <ddr3TipDevAttrGet>
4000bd96:	4b37      	ldr	r3, [pc, #220]	; (4000be74 <ddr3TipPrintPbsResult+0x100>)
4000bd98:	4622      	mov	r2, r4
4000bd9a:	4937      	ldr	r1, [pc, #220]	; (4000be78 <ddr3TipPrintPbsResult+0x104>)
4000bd9c:	ea4f 1a0a 	mov.w	sl, sl, lsl #4
4000bda0:	2d01      	cmp	r5, #1
4000bda2:	bf08      	it	eq
4000bda4:	4619      	moveq	r1, r3
4000bda6:	4681      	mov	r9, r0
4000bda8:	4834      	ldr	r0, [pc, #208]	; (4000be7c <ddr3TipPrintPbsResult+0x108>)
4000bdaa:	f002 fb1b 	bl	4000e3e4 <mvPrintf>
4000bdae:	4b34      	ldr	r3, [pc, #208]	; (4000be80 <ddr3TipPrintPbsResult+0x10c>)
4000bdb0:	681b      	ldr	r3, [r3, #0]
4000bdb2:	781b      	ldrb	r3, [r3, #0]
4000bdb4:	07d9      	lsls	r1, r3, #31
4000bdb6:	d50e      	bpl.n	4000bdd6 <ddr3TipPrintPbsResult+0x62>
4000bdb8:	2714      	movs	r7, #20
4000bdba:	4b32      	ldr	r3, [pc, #200]	; (4000be84 <ddr3TipPrintPbsResult+0x110>)
4000bdbc:	2600      	movs	r6, #0
4000bdbe:	fb07 4705 	mla	r7, r7, r5, r4
4000bdc2:	18ff      	adds	r7, r7, r3
4000bdc4:	e005      	b.n	4000bdd2 <ddr3TipPrintPbsResult+0x5e>
4000bdc6:	f817 1026 	ldrb.w	r1, [r7, r6, lsl #2]
4000bdca:	3601      	adds	r6, #1
4000bdcc:	482e      	ldr	r0, [pc, #184]	; (4000be88 <ddr3TipPrintPbsResult+0x114>)
4000bdce:	f002 fb09 	bl	4000e3e4 <mvPrintf>
4000bdd2:	454e      	cmp	r6, r9
4000bdd4:	d1f7      	bne.n	4000bdc6 <ddr3TipPrintPbsResult+0x52>
4000bdd6:	4f28      	ldr	r7, [pc, #160]	; (4000be78 <ddr3TipPrintPbsResult+0x104>)
4000bdd8:	4621      	mov	r1, r4
4000bdda:	4e26      	ldr	r6, [pc, #152]	; (4000be74 <ddr3TipPrintPbsResult+0x100>)
4000bddc:	2400      	movs	r4, #0
4000bdde:	482b      	ldr	r0, [pc, #172]	; (4000be8c <ddr3TipPrintPbsResult+0x118>)
4000bde0:	2d01      	cmp	r5, #1
4000bde2:	bf14      	ite	ne
4000bde4:	463a      	movne	r2, r7
4000bde6:	4632      	moveq	r2, r6
4000bde8:	4f25      	ldr	r7, [pc, #148]	; (4000be80 <ddr3TipPrintPbsResult+0x10c>)
4000bdea:	f002 fafb 	bl	4000e3e4 <mvPrintf>
4000bdee:	4b21      	ldr	r3, [pc, #132]	; (4000be74 <ddr3TipPrintPbsResult+0x100>)
4000bdf0:	4921      	ldr	r1, [pc, #132]	; (4000be78 <ddr3TipPrintPbsResult+0x104>)
4000bdf2:	4827      	ldr	r0, [pc, #156]	; (4000be90 <ddr3TipPrintPbsResult+0x11c>)
4000bdf4:	2d01      	cmp	r5, #1
4000bdf6:	bf08      	it	eq
4000bdf8:	4619      	moveq	r1, r3
4000bdfa:	f002 faf3 	bl	4000e3e4 <mvPrintf>
4000bdfe:	683b      	ldr	r3, [r7, #0]
4000be00:	781b      	ldrb	r3, [r3, #0]
4000be02:	07da      	lsls	r2, r3, #31
4000be04:	d528      	bpl.n	4000be58 <ddr3TipPrintPbsResult+0xe4>
4000be06:	4823      	ldr	r0, [pc, #140]	; (4000be94 <ddr3TipPrintPbsResult+0x120>)
4000be08:	4621      	mov	r1, r4
4000be0a:	f002 faeb 	bl	4000e3e4 <mvPrintf>
4000be0e:	f8df b088 	ldr.w	fp, [pc, #136]	; 4000be98 <ddr3TipPrintPbsResult+0x124>
4000be12:	2600      	movs	r6, #0
4000be14:	683b      	ldr	r3, [r7, #0]
4000be16:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000be1a:	fa43 f306 	asr.w	r3, r3, r6
4000be1e:	07db      	lsls	r3, r3, #31
4000be20:	d517      	bpl.n	4000be52 <ddr3TipPrintPbsResult+0xde>
4000be22:	2100      	movs	r1, #0
4000be24:	eb04 030a 	add.w	r3, r4, sl
4000be28:	4640      	mov	r0, r8
4000be2a:	9301      	str	r3, [sp, #4]
4000be2c:	460a      	mov	r2, r1
4000be2e:	ab05      	add	r3, sp, #20
4000be30:	9302      	str	r3, [sp, #8]
4000be32:	4633      	mov	r3, r6
4000be34:	9100      	str	r1, [sp, #0]
4000be36:	f7f8 fd99 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000be3a:	f8cb 0000 	str.w	r0, [fp]
4000be3e:	b120      	cbz	r0, 4000be4a <ddr3TipPrintPbsResult+0xd6>
4000be40:	f7ff ff8c 	bl	4000bd5c <gtBreakOnFail>
4000be44:	4b14      	ldr	r3, [pc, #80]	; (4000be98 <ddr3TipPrintPbsResult+0x124>)
4000be46:	6818      	ldr	r0, [r3, #0]
4000be48:	e010      	b.n	4000be6c <ddr3TipPrintPbsResult+0xf8>
4000be4a:	4814      	ldr	r0, [pc, #80]	; (4000be9c <ddr3TipPrintPbsResult+0x128>)
4000be4c:	9905      	ldr	r1, [sp, #20]
4000be4e:	f002 fac9 	bl	4000e3e4 <mvPrintf>
4000be52:	3601      	adds	r6, #1
4000be54:	454e      	cmp	r6, r9
4000be56:	d9dd      	bls.n	4000be14 <ddr3TipPrintPbsResult+0xa0>
4000be58:	4811      	ldr	r0, [pc, #68]	; (4000bea0 <ddr3TipPrintPbsResult+0x12c>)
4000be5a:	3401      	adds	r4, #1
4000be5c:	f002 fac2 	bl	4000e3e4 <mvPrintf>
4000be60:	2c08      	cmp	r4, #8
4000be62:	d1c4      	bne.n	4000bdee <ddr3TipPrintPbsResult+0x7a>
4000be64:	480e      	ldr	r0, [pc, #56]	; (4000bea0 <ddr3TipPrintPbsResult+0x12c>)
4000be66:	f002 fabd 	bl	4000e3e4 <mvPrintf>
4000be6a:	2000      	movs	r0, #0
4000be6c:	b007      	add	sp, #28
4000be6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000be72:	bf00      	nop
4000be74:	4000f4e3 	andmi	pc, r0, r3, ror #9
4000be78:	4000f4e0 	andmi	pc, r0, r0, ror #9
4000be7c:	40010fe0 	andmi	r0, r1, r0, ror #31
4000be80:	400205d8 	ldrdmi	r0, [r2], -r8
4000be84:	4002086d 	andmi	r0, r2, sp, ror #16
4000be88:	4000f4c9 	andmi	pc, r0, r9, asr #9
4000be8c:	40010ff9 	strdmi	r0, [r1], -r9
4000be90:	4001100a 	andmi	r1, r1, sl
4000be94:	40011011 	andmi	r1, r1, r1, lsl r0
4000be98:	40020868 	andmi	r0, r2, r8, ror #16
4000be9c:	4000f51a 	andmi	pc, r0, sl, lsl r5	; <UNPREDICTABLE>
4000bea0:	400104a6 	andmi	r0, r1, r6, lsr #9

Disassembly of section .text.ddr3TipPrintAllPbsResult:

4000bea4 <ddr3TipPrintAllPbsResult>:
ddr3TipPrintAllPbsResult():
4000bea4:	b570      	push	{r4, r5, r6, lr}
4000bea6:	4605      	mov	r5, r0
4000bea8:	f7fc fe4c 	bl	40008b44 <mvHwsDdr3TipMaxCSGet>
4000beac:	2400      	movs	r4, #0
4000beae:	4606      	mov	r6, r0
4000beb0:	e00a      	b.n	4000bec8 <ddr3TipPrintAllPbsResult+0x24>
4000beb2:	4621      	mov	r1, r4
4000beb4:	2201      	movs	r2, #1
4000beb6:	4628      	mov	r0, r5
4000beb8:	f7ff ff5c 	bl	4000bd74 <ddr3TipPrintPbsResult>
4000bebc:	4621      	mov	r1, r4
4000bebe:	4628      	mov	r0, r5
4000bec0:	2200      	movs	r2, #0
4000bec2:	f7ff ff57 	bl	4000bd74 <ddr3TipPrintPbsResult>
4000bec6:	3401      	adds	r4, #1
4000bec8:	42b4      	cmp	r4, r6
4000beca:	d1f2      	bne.n	4000beb2 <ddr3TipPrintAllPbsResult+0xe>
4000becc:	2000      	movs	r0, #0
4000bece:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.ddr3TipCleanPbsResult:

4000bed0 <ddr3TipCleanPbsResult>:
ddr3TipCleanPbsResult():
4000bed0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
4000bed4:	2901      	cmp	r1, #1
4000bed6:	4b1c      	ldr	r3, [pc, #112]	; (4000bf48 <ddr3TipCleanPbsResult+0x78>)
4000bed8:	4607      	mov	r7, r0
4000beda:	681e      	ldr	r6, [r3, #0]
4000bedc:	d101      	bne.n	4000bee2 <ddr3TipCleanPbsResult+0x12>
4000bede:	3605      	adds	r6, #5
4000bee0:	e000      	b.n	4000bee4 <ddr3TipCleanPbsResult+0x14>
4000bee2:	3601      	adds	r6, #1
4000bee4:	2102      	movs	r1, #2
4000bee6:	4638      	mov	r0, r7
4000bee8:	f7ff f8a0 	bl	4000b02c <ddr3TipDevAttrGet>
4000beec:	4b17      	ldr	r3, [pc, #92]	; (4000bf4c <ddr3TipCleanPbsResult+0x7c>)
4000beee:	0136      	lsls	r6, r6, #4
4000bef0:	681b      	ldr	r3, [r3, #0]
4000bef2:	fa5f f980 	uxtb.w	r9, r0
4000bef6:	7818      	ldrb	r0, [r3, #0]
4000bef8:	f010 0001 	ands.w	r0, r0, #1
4000befc:	d020      	beq.n	4000bf40 <ddr3TipCleanPbsResult+0x70>
4000befe:	2400      	movs	r4, #0
4000bf00:	f8df a04c 	ldr.w	sl, [pc, #76]	; 4000bf50 <ddr3TipCleanPbsResult+0x80>
4000bf04:	46a0      	mov	r8, r4
4000bf06:	e018      	b.n	4000bf3a <ddr3TipCleanPbsResult+0x6a>
4000bf08:	2500      	movs	r5, #0
4000bf0a:	2100      	movs	r1, #0
4000bf0c:	19ab      	adds	r3, r5, r6
4000bf0e:	4638      	mov	r0, r7
4000bf10:	9302      	str	r3, [sp, #8]
4000bf12:	460a      	mov	r2, r1
4000bf14:	460b      	mov	r3, r1
4000bf16:	e88d 0110 	stmia.w	sp, {r4, r8}
4000bf1a:	f8cd 800c 	str.w	r8, [sp, #12]
4000bf1e:	f7f8 fdab 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000bf22:	f8ca 0000 	str.w	r0, [sl]
4000bf26:	b120      	cbz	r0, 4000bf32 <ddr3TipCleanPbsResult+0x62>
4000bf28:	f7ff ff18 	bl	4000bd5c <gtBreakOnFail>
4000bf2c:	4b08      	ldr	r3, [pc, #32]	; (4000bf50 <ddr3TipCleanPbsResult+0x80>)
4000bf2e:	6818      	ldr	r0, [r3, #0]
4000bf30:	e006      	b.n	4000bf40 <ddr3TipCleanPbsResult+0x70>
4000bf32:	3501      	adds	r5, #1
4000bf34:	2d0c      	cmp	r5, #12
4000bf36:	d1e8      	bne.n	4000bf0a <ddr3TipCleanPbsResult+0x3a>
4000bf38:	3401      	adds	r4, #1
4000bf3a:	454c      	cmp	r4, r9
4000bf3c:	d9e4      	bls.n	4000bf08 <ddr3TipCleanPbsResult+0x38>
4000bf3e:	2000      	movs	r0, #0
4000bf40:	b004      	add	sp, #16
4000bf42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000bf46:	bf00      	nop
4000bf48:	40020968 	andmi	r0, r2, r8, ror #18
4000bf4c:	400205d8 	ldrdmi	r0, [r2], -r8
4000bf50:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipPbs:

4000bf54 <ddr3TipPbs>:
ddr3TipPbs():
4000bf54:	4ba9      	ldr	r3, [pc, #676]	; (4000c1fc <ddr3TipPbs+0x2a8>)
4000bf56:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000bf5a:	4605      	mov	r5, r0
4000bf5c:	781a      	ldrb	r2, [r3, #0]
4000bf5e:	b09b      	sub	sp, #108	; 0x6c
4000bf60:	4ba7      	ldr	r3, [pc, #668]	; (4000c200 <ddr3TipPbs+0x2ac>)
4000bf62:	460c      	mov	r4, r1
4000bf64:	f643 5009 	movw	r0, #15625	; 0x3d09
4000bf68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
4000bf6c:	f7f4 e89e 	blx	400000ac <__aeabi_uidiv>
4000bf70:	2c01      	cmp	r4, #1
4000bf72:	bf14      	ite	ne
4000bf74:	f04f 0b00 	movne.w	fp, #0
4000bf78:	f04f 0b01 	moveq.w	fp, #1
4000bf7c:	bf14      	ite	ne
4000bf7e:	f04f 083f 	movne.w	r8, #63	; 0x3f
4000bf82:	f04f 081f 	moveq.w	r8, #31
4000bf86:	f1bb 0f00 	cmp.w	fp, #0
4000bf8a:	bf14      	ite	ne
4000bf8c:	4646      	movne	r6, r8
4000bf8e:	2600      	moveq	r6, #0
4000bf90:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000bf94:	9612      	str	r6, [sp, #72]	; 0x48
4000bf96:	9016      	str	r0, [sp, #88]	; 0x58
4000bf98:	f7fb fda6 	bl	40007ae8 <ddr3TipGetMaskResultsDqReg>
4000bf9c:	2102      	movs	r1, #2
4000bf9e:	9011      	str	r0, [sp, #68]	; 0x44
4000bfa0:	4628      	mov	r0, r5
4000bfa2:	f7ff f843 	bl	4000b02c <ddr3TipDevAttrGet>
4000bfa6:	4b97      	ldr	r3, [pc, #604]	; (4000c204 <ddr3TipPbs+0x2b0>)
4000bfa8:	681b      	ldr	r3, [r3, #0]
4000bfaa:	781b      	ldrb	r3, [r3, #0]
4000bfac:	07de      	lsls	r6, r3, #31
4000bfae:	b2c0      	uxtb	r0, r0
4000bfb0:	900f      	str	r0, [sp, #60]	; 0x3c
4000bfb2:	d51f      	bpl.n	4000bff4 <ddr3TipPbs+0xa0>
4000bfb4:	2100      	movs	r1, #0
4000bfb6:	ab19      	add	r3, sp, #100	; 0x64
4000bfb8:	4628      	mov	r0, r5
4000bfba:	9300      	str	r3, [sp, #0]
4000bfbc:	460a      	mov	r2, r1
4000bfbe:	f04f 33ff 	mov.w	r3, #4294967295
4000bfc2:	9301      	str	r3, [sp, #4]
4000bfc4:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bfc8:	f7f8 fbc4 	bl	40004754 <mvHwsDdr3TipIFRead>
4000bfcc:	4e8e      	ldr	r6, [pc, #568]	; (4000c208 <ddr3TipPbs+0x2b4>)
4000bfce:	4601      	mov	r1, r0
4000bfd0:	6030      	str	r0, [r6, #0]
4000bfd2:	b950      	cbnz	r0, 4000bfea <ddr3TipPbs+0x96>
4000bfd4:	2308      	movs	r3, #8
4000bfd6:	4628      	mov	r0, r5
4000bfd8:	9300      	str	r3, [sp, #0]
4000bfda:	460a      	mov	r2, r1
4000bfdc:	9301      	str	r3, [sp, #4]
4000bfde:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000bfe2:	f7f8 f90d 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000bfe6:	6030      	str	r0, [r6, #0]
4000bfe8:	b120      	cbz	r0, 4000bff4 <ddr3TipPbs+0xa0>
4000bfea:	f7ff feb7 	bl	4000bd5c <gtBreakOnFail>
4000bfee:	6830      	ldr	r0, [r6, #0]
4000bff0:	f000 bf50 	b.w	4000ce94 <ddr3TipPbs+0xf40>
4000bff4:	4b85      	ldr	r3, [pc, #532]	; (4000c20c <ddr3TipPbs+0x2b8>)
4000bff6:	2c01      	cmp	r4, #1
4000bff8:	681a      	ldr	r2, [r3, #0]
4000bffa:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000bffe:	d101      	bne.n	4000c004 <ddr3TipPbs+0xb0>
4000c000:	3203      	adds	r2, #3
4000c002:	e000      	b.n	4000c006 <ddr3TipPbs+0xb2>
4000c004:	3201      	adds	r2, #1
4000c006:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4000c204 <ddr3TipPbs+0x2b0>
4000c00a:	f04f 33ff 	mov.w	r3, #4294967295
4000c00e:	4980      	ldr	r1, [pc, #512]	; (4000c210 <ddr3TipPbs+0x2bc>)
4000c010:	4628      	mov	r0, r5
4000c012:	f7f6 fe45 	bl	40002ca0 <mvHwsDdr3TipReadAdllValue>
4000c016:	2600      	movs	r6, #0
4000c018:	f8cd b00c 	str.w	fp, [sp, #12]
4000c01c:	2701      	movs	r7, #1
4000c01e:	9600      	str	r6, [sp, #0]
4000c020:	4632      	mov	r2, r6
4000c022:	9601      	str	r6, [sp, #4]
4000c024:	4639      	mov	r1, r7
4000c026:	9602      	str	r6, [sp, #8]
4000c028:	f8cd b010 	str.w	fp, [sp, #16]
4000c02c:	f8d9 3000 	ldr.w	r3, [r9]
4000c030:	9812      	ldr	r0, [sp, #72]	; 0x48
4000c032:	f8df a204 	ldr.w	sl, [pc, #516]	; 4000c238 <ddr3TipPbs+0x2e4>
4000c036:	781b      	ldrb	r3, [r3, #0]
4000c038:	9006      	str	r0, [sp, #24]
4000c03a:	4628      	mov	r0, r5
4000c03c:	f8cd 801c 	str.w	r8, [sp, #28]
4000c040:	9305      	str	r3, [sp, #20]
4000c042:	4b74      	ldr	r3, [pc, #464]	; (4000c214 <ddr3TipPbs+0x2c0>)
4000c044:	781b      	ldrb	r3, [r3, #0]
4000c046:	9709      	str	r7, [sp, #36]	; 0x24
4000c048:	960a      	str	r6, [sp, #40]	; 0x28
4000c04a:	9308      	str	r3, [sp, #32]
4000c04c:	4b72      	ldr	r3, [pc, #456]	; (4000c218 <ddr3TipPbs+0x2c4>)
4000c04e:	960b      	str	r6, [sp, #44]	; 0x2c
4000c050:	930c      	str	r3, [sp, #48]	; 0x30
4000c052:	463b      	mov	r3, r7
4000c054:	f7fb fe38 	bl	40007cc8 <ddr3TipIpTraining>
4000c058:	42bc      	cmp	r4, r7
4000c05a:	bf0c      	ite	eq
4000c05c:	211f      	moveq	r1, #31
4000c05e:	4631      	movne	r1, r6
4000c060:	f8d9 3000 	ldr.w	r3, [r9]
4000c064:	2003      	movs	r0, #3
4000c066:	9115      	str	r1, [sp, #84]	; 0x54
4000c068:	4632      	mov	r2, r6
4000c06a:	f8df c1b4 	ldr.w	ip, [pc, #436]	; 4000c220 <ddr3TipPbs+0x2cc>
4000c06e:	f8df e1bc 	ldr.w	lr, [pc, #444]	; 4000c22c <ddr3TipPbs+0x2d8>
4000c072:	496a      	ldr	r1, [pc, #424]	; (4000c21c <ddr3TipPbs+0x2c8>)
4000c074:	e019      	b.n	4000c0aa <ddr3TipPbs+0x156>
4000c076:	f893 905c 	ldrb.w	r9, [r3, #92]	; 0x5c
4000c07a:	fa49 f906 	asr.w	r9, r9, r6
4000c07e:	f019 0f01 	tst.w	r9, #1
4000c082:	d011      	beq.n	4000c0a8 <ddr3TipPbs+0x154>
4000c084:	f893 9000 	ldrb.w	r9, [r3]
4000c088:	f019 0f01 	tst.w	r9, #1
4000c08c:	d00c      	beq.n	4000c0a8 <ddr3TipPbs+0x154>
4000c08e:	2c01      	cmp	r4, #1
4000c090:	bf14      	ite	ne
4000c092:	f04f 093f 	movne.w	r9, #63	; 0x3f
4000c096:	f04f 091f 	moveq.w	r9, #31
4000c09a:	f806 000e 	strb.w	r0, [r6, lr]
4000c09e:	f806 900c 	strb.w	r9, [r6, ip]
4000c0a2:	f806 700a 	strb.w	r7, [r6, sl]
4000c0a6:	5472      	strb	r2, [r6, r1]
4000c0a8:	3601      	adds	r6, #1
4000c0aa:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000c0ae:	454e      	cmp	r6, r9
4000c0b0:	d3e1      	bcc.n	4000c076 <ddr3TipPbs+0x122>
4000c0b2:	462f      	mov	r7, r5
4000c0b4:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
4000c0b8:	2600      	movs	r6, #0
4000c0ba:	f8df a160 	ldr.w	sl, [pc, #352]	; 4000c21c <ddr3TipPbs+0x2c8>
4000c0be:	4625      	mov	r5, r4
4000c0c0:	e077      	b.n	4000c1b2 <ddr3TipPbs+0x25e>
4000c0c2:	4b50      	ldr	r3, [pc, #320]	; (4000c204 <ddr3TipPbs+0x2b0>)
4000c0c4:	681b      	ldr	r3, [r3, #0]
4000c0c6:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000c0ca:	fa43 f306 	asr.w	r3, r3, r6
4000c0ce:	07dc      	lsls	r4, r3, #31
4000c0d0:	d56c      	bpl.n	4000c1ac <ddr3TipPbs+0x258>
4000c0d2:	4852      	ldr	r0, [pc, #328]	; (4000c21c <ddr3TipPbs+0x2c8>)
4000c0d4:	2400      	movs	r4, #0
4000c0d6:	4952      	ldr	r1, [pc, #328]	; (4000c220 <ddr3TipPbs+0x2cc>)
4000c0d8:	1980      	adds	r0, r0, r6
4000c0da:	9013      	str	r0, [sp, #76]	; 0x4c
4000c0dc:	1989      	adds	r1, r1, r6
4000c0de:	9114      	str	r1, [sp, #80]	; 0x50
4000c0e0:	f839 3014 	ldrh.w	r3, [r9, r4, lsl #1]
4000c0e4:	aa18      	add	r2, sp, #96	; 0x60
4000c0e6:	2101      	movs	r1, #1
4000c0e8:	9200      	str	r2, [sp, #0]
4000c0ea:	4638      	mov	r0, r7
4000c0ec:	f04f 32ff 	mov.w	r2, #4294967295
4000c0f0:	9201      	str	r2, [sp, #4]
4000c0f2:	2200      	movs	r2, #0
4000c0f4:	f7f8 fb2e 	bl	40004754 <mvHwsDdr3TipIFRead>
4000c0f8:	4b43      	ldr	r3, [pc, #268]	; (4000c208 <ddr3TipPbs+0x2b4>)
4000c0fa:	4601      	mov	r1, r0
4000c0fc:	6018      	str	r0, [r3, #0]
4000c0fe:	2800      	cmp	r0, #0
4000c100:	f040 83d4 	bne.w	4000c8ac <ddr3TipPbs+0x958>
4000c104:	4b3f      	ldr	r3, [pc, #252]	; (4000c204 <ddr3TipPbs+0x2b0>)
4000c106:	681b      	ldr	r3, [r3, #0]
4000c108:	781b      	ldrb	r3, [r3, #0]
4000c10a:	07d8      	lsls	r0, r3, #31
4000c10c:	d54b      	bpl.n	4000c1a6 <ddr3TipPbs+0x252>
4000c10e:	4b45      	ldr	r3, [pc, #276]	; (4000c224 <ddr3TipPbs+0x2d0>)
4000c110:	781b      	ldrb	r3, [r3, #0]
4000c112:	2b01      	cmp	r3, #1
4000c114:	d806      	bhi.n	4000c124 <ddr3TipPbs+0x1d0>
4000c116:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c118:	4622      	mov	r2, r4
4000c11a:	4843      	ldr	r0, [pc, #268]	; (4000c228 <ddr3TipPbs+0x2d4>)
4000c11c:	9300      	str	r3, [sp, #0]
4000c11e:	4633      	mov	r3, r6
4000c120:	f002 f960 	bl	4000e3e4 <mvPrintf>
4000c124:	4b41      	ldr	r3, [pc, #260]	; (4000c22c <ddr3TipPbs+0x2d8>)
4000c126:	5cf3      	ldrb	r3, [r6, r3]
4000c128:	2b03      	cmp	r3, #3
4000c12a:	d13c      	bne.n	4000c1a6 <ddr3TipPbs+0x252>
4000c12c:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c12e:	019a      	lsls	r2, r3, #6
4000c130:	d408      	bmi.n	4000c144 <ddr3TipPbs+0x1f0>
4000c132:	4b3c      	ldr	r3, [pc, #240]	; (4000c224 <ddr3TipPbs+0x2d0>)
4000c134:	781b      	ldrb	r3, [r3, #0]
4000c136:	2b01      	cmp	r3, #1
4000c138:	d802      	bhi.n	4000c140 <ddr3TipPbs+0x1ec>
4000c13a:	483d      	ldr	r0, [pc, #244]	; (4000c230 <ddr3TipPbs+0x2dc>)
4000c13c:	f002 f952 	bl	4000e3e4 <mvPrintf>
4000c140:	2201      	movs	r2, #1
4000c142:	e011      	b.n	4000c168 <ddr3TipPbs+0x214>
4000c144:	9810      	ldr	r0, [sp, #64]	; 0x40
4000c146:	9915      	ldr	r1, [sp, #84]	; 0x54
4000c148:	ea00 0203 	and.w	r2, r0, r3
4000c14c:	428a      	cmp	r2, r1
4000c14e:	d111      	bne.n	4000c174 <ddr3TipPbs+0x220>
4000c150:	4a34      	ldr	r2, [pc, #208]	; (4000c224 <ddr3TipPbs+0x2d0>)
4000c152:	7812      	ldrb	r2, [r2, #0]
4000c154:	2a01      	cmp	r2, #1
4000c156:	d806      	bhi.n	4000c166 <ddr3TipPbs+0x212>
4000c158:	9300      	str	r3, [sp, #0]
4000c15a:	2100      	movs	r1, #0
4000c15c:	4835      	ldr	r0, [pc, #212]	; (4000c234 <ddr3TipPbs+0x2e0>)
4000c15e:	4622      	mov	r2, r4
4000c160:	4633      	mov	r3, r6
4000c162:	f002 f93f 	bl	4000e3e4 <mvPrintf>
4000c166:	2204      	movs	r2, #4
4000c168:	4b30      	ldr	r3, [pc, #192]	; (4000c22c <ddr3TipPbs+0x2d8>)
4000c16a:	54f2      	strb	r2, [r6, r3]
4000c16c:	2200      	movs	r2, #0
4000c16e:	4b32      	ldr	r3, [pc, #200]	; (4000c238 <ddr3TipPbs+0x2e4>)
4000c170:	54f2      	strb	r2, [r6, r3]
4000c172:	e018      	b.n	4000c1a6 <ddr3TipPbs+0x252>
4000c174:	2d01      	cmp	r5, #1
4000c176:	d101      	bne.n	4000c17c <ddr3TipPbs+0x228>
4000c178:	3201      	adds	r2, #1
4000c17a:	e000      	b.n	4000c17e <ddr3TipPbs+0x22a>
4000c17c:	3a01      	subs	r2, #1
4000c17e:	f816 100a 	ldrb.w	r1, [r6, sl]
4000c182:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000c184:	4826      	ldr	r0, [pc, #152]	; (4000c220 <ddr3TipPbs+0x2cc>)
4000c186:	4291      	cmp	r1, r2
4000c188:	bf38      	it	cc
4000c18a:	b2d1      	uxtbcc	r1, r2
4000c18c:	9218      	str	r2, [sp, #96]	; 0x60
4000c18e:	7019      	strb	r1, [r3, #0]
4000c190:	5c33      	ldrb	r3, [r6, r0]
4000c192:	429a      	cmp	r2, r3
4000c194:	bf98      	it	ls
4000c196:	b2d3      	uxtbls	r3, r2
4000c198:	9a14      	ldr	r2, [sp, #80]	; 0x50
4000c19a:	7013      	strb	r3, [r2, #0]
4000c19c:	2d01      	cmp	r5, #1
4000c19e:	bf08      	it	eq
4000c1a0:	460b      	moveq	r3, r1
4000c1a2:	4a26      	ldr	r2, [pc, #152]	; (4000c23c <ddr3TipPbs+0x2e8>)
4000c1a4:	54b3      	strb	r3, [r6, r2]
4000c1a6:	3401      	adds	r4, #1
4000c1a8:	2c08      	cmp	r4, #8
4000c1aa:	d199      	bne.n	4000c0e0 <ddr3TipPbs+0x18c>
4000c1ac:	3601      	adds	r6, #1
4000c1ae:	f109 0910 	add.w	r9, r9, #16
4000c1b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
4000c1b4:	429e      	cmp	r6, r3
4000c1b6:	d384      	bcc.n	4000c0c2 <ddr3TipPbs+0x16e>
4000c1b8:	462c      	mov	r4, r5
4000c1ba:	2600      	movs	r6, #0
4000c1bc:	463d      	mov	r5, r7
4000c1be:	f8df a060 	ldr.w	sl, [pc, #96]	; 4000c220 <ddr3TipPbs+0x2cc>
4000c1c2:	f8df 9058 	ldr.w	r9, [pc, #88]	; 4000c21c <ddr3TipPbs+0x2c8>
4000c1c6:	e130      	b.n	4000c42a <ddr3TipPbs+0x4d6>
4000c1c8:	4b0e      	ldr	r3, [pc, #56]	; (4000c204 <ddr3TipPbs+0x2b0>)
4000c1ca:	681b      	ldr	r3, [r3, #0]
4000c1cc:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c1d0:	fa42 f206 	asr.w	r2, r2, r6
4000c1d4:	07d7      	lsls	r7, r2, #31
4000c1d6:	f140 8127 	bpl.w	4000c428 <ddr3TipPbs+0x4d4>
4000c1da:	781b      	ldrb	r3, [r3, #0]
4000c1dc:	07d8      	lsls	r0, r3, #31
4000c1de:	f140 8123 	bpl.w	4000c428 <ddr3TipPbs+0x4d4>
4000c1e2:	4b12      	ldr	r3, [pc, #72]	; (4000c22c <ddr3TipPbs+0x2d8>)
4000c1e4:	5cf3      	ldrb	r3, [r6, r3]
4000c1e6:	2b04      	cmp	r3, #4
4000c1e8:	f040 811e 	bne.w	4000c428 <ddr3TipPbs+0x4d4>
4000c1ec:	4b07      	ldr	r3, [pc, #28]	; (4000c20c <ddr3TipPbs+0x2b8>)
4000c1ee:	2c01      	cmp	r4, #1
4000c1f0:	681b      	ldr	r3, [r3, #0]
4000c1f2:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c1f6:	d123      	bne.n	4000c240 <ddr3TipPbs+0x2ec>
4000c1f8:	3354      	adds	r3, #84	; 0x54
4000c1fa:	e022      	b.n	4000c242 <ddr3TipPbs+0x2ee>
4000c1fc:	400205d4 	ldrdmi	r0, [r2], -r4
4000c200:	40014648 	andmi	r4, r1, r8, asr #12
4000c204:	400205d8 	ldrdmi	r0, [r2], -r8
4000c208:	40020868 	andmi	r0, r2, r8, ror #16
4000c20c:	40020968 	andmi	r0, r2, r8, ror #18
4000c210:	400208c8 	andmi	r0, r2, r8, asr #17
4000c214:	40014b08 	andmi	r4, r1, r8, lsl #22
4000c218:	4002086c 	andmi	r0, r2, ip, ror #16
4000c21c:	400208ae 	andmi	r0, r2, lr, lsr #17
4000c220:	40020895 	mulmi	r2, r5, r8
4000c224:	40014174 	andmi	r4, r1, r4, ror r1
4000c228:	40011124 	andmi	r1, r1, r4, lsr #2
4000c22c:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000c230:	4001101d 	andmi	r1, r1, sp, lsl r0
4000c234:	40011032 	andmi	r1, r1, r2, lsr r0
4000c238:	400208a4 	andmi	r0, r2, r4, lsr #17
4000c23c:	400208dc 	ldrdmi	r0, [r2], -ip
4000c240:	3314      	adds	r3, #20
4000c242:	2100      	movs	r1, #0
4000c244:	9302      	str	r3, [sp, #8]
4000c246:	4628      	mov	r0, r5
4000c248:	231f      	movs	r3, #31
4000c24a:	460a      	mov	r2, r1
4000c24c:	9303      	str	r3, [sp, #12]
4000c24e:	460b      	mov	r3, r1
4000c250:	9600      	str	r6, [sp, #0]
4000c252:	9101      	str	r1, [sp, #4]
4000c254:	f7f8 fc10 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c258:	4f9b      	ldr	r7, [pc, #620]	; (4000c4c8 <ddr3TipPbs+0x574>)
4000c25a:	6038      	str	r0, [r7, #0]
4000c25c:	2800      	cmp	r0, #0
4000c25e:	f040 857c 	bne.w	4000cd5a <ddr3TipPbs+0xe06>
4000c262:	4b9a      	ldr	r3, [pc, #616]	; (4000c4cc <ddr3TipPbs+0x578>)
4000c264:	2c01      	cmp	r4, #1
4000c266:	681b      	ldr	r3, [r3, #0]
4000c268:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c26c:	d101      	bne.n	4000c272 <ddr3TipPbs+0x31e>
4000c26e:	3355      	adds	r3, #85	; 0x55
4000c270:	e000      	b.n	4000c274 <ddr3TipPbs+0x320>
4000c272:	3315      	adds	r3, #21
4000c274:	2100      	movs	r1, #0
4000c276:	9302      	str	r3, [sp, #8]
4000c278:	4628      	mov	r0, r5
4000c27a:	231f      	movs	r3, #31
4000c27c:	460a      	mov	r2, r1
4000c27e:	9303      	str	r3, [sp, #12]
4000c280:	460b      	mov	r3, r1
4000c282:	9600      	str	r6, [sp, #0]
4000c284:	9101      	str	r1, [sp, #4]
4000c286:	f7f8 fbf7 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c28a:	4f8f      	ldr	r7, [pc, #572]	; (4000c4c8 <ddr3TipPbs+0x574>)
4000c28c:	4602      	mov	r2, r0
4000c28e:	6038      	str	r0, [r7, #0]
4000c290:	2800      	cmp	r0, #0
4000c292:	f040 8562 	bne.w	4000cd5a <ddr3TipPbs+0xe06>
4000c296:	4b8e      	ldr	r3, [pc, #568]	; (4000c4d0 <ddr3TipPbs+0x57c>)
4000c298:	2101      	movs	r1, #1
4000c29a:	f806 0009 	strb.w	r0, [r6, r9]
4000c29e:	54f0      	strb	r0, [r6, r3]
4000c2a0:	2c01      	cmp	r4, #1
4000c2a2:	bf14      	ite	ne
4000c2a4:	233f      	movne	r3, #63	; 0x3f
4000c2a6:	231f      	moveq	r3, #31
4000c2a8:	f806 300a 	strb.w	r3, [r6, sl]
4000c2ac:	4b89      	ldr	r3, [pc, #548]	; (4000c4d4 <ddr3TipPbs+0x580>)
4000c2ae:	9000      	str	r0, [sp, #0]
4000c2b0:	9001      	str	r0, [sp, #4]
4000c2b2:	9002      	str	r0, [sp, #8]
4000c2b4:	f8cd b00c 	str.w	fp, [sp, #12]
4000c2b8:	f8cd b010 	str.w	fp, [sp, #16]
4000c2bc:	681b      	ldr	r3, [r3, #0]
4000c2be:	9812      	ldr	r0, [sp, #72]	; 0x48
4000c2c0:	781b      	ldrb	r3, [r3, #0]
4000c2c2:	9006      	str	r0, [sp, #24]
4000c2c4:	4628      	mov	r0, r5
4000c2c6:	f8cd 801c 	str.w	r8, [sp, #28]
4000c2ca:	9305      	str	r3, [sp, #20]
4000c2cc:	4b82      	ldr	r3, [pc, #520]	; (4000c4d8 <ddr3TipPbs+0x584>)
4000c2ce:	781b      	ldrb	r3, [r3, #0]
4000c2d0:	9109      	str	r1, [sp, #36]	; 0x24
4000c2d2:	920a      	str	r2, [sp, #40]	; 0x28
4000c2d4:	9308      	str	r3, [sp, #32]
4000c2d6:	4b81      	ldr	r3, [pc, #516]	; (4000c4dc <ddr3TipPbs+0x588>)
4000c2d8:	920b      	str	r2, [sp, #44]	; 0x2c
4000c2da:	930c      	str	r3, [sp, #48]	; 0x30
4000c2dc:	460b      	mov	r3, r1
4000c2de:	f7fb fcf3 	bl	40007cc8 <ddr3TipIpTraining>
4000c2e2:	4b7f      	ldr	r3, [pc, #508]	; (4000c4e0 <ddr3TipPbs+0x58c>)
4000c2e4:	781b      	ldrb	r3, [r3, #0]
4000c2e6:	2b02      	cmp	r3, #2
4000c2e8:	d802      	bhi.n	4000c2f0 <ddr3TipPbs+0x39c>
4000c2ea:	487e      	ldr	r0, [pc, #504]	; (4000c4e4 <ddr3TipPbs+0x590>)
4000c2ec:	f002 f87a 	bl	4000e3e4 <mvPrintf>
4000c2f0:	4a7d      	ldr	r2, [pc, #500]	; (4000c4e8 <ddr3TipPbs+0x594>)
4000c2f2:	2700      	movs	r7, #0
4000c2f4:	4b7d      	ldr	r3, [pc, #500]	; (4000c4ec <ddr3TipPbs+0x598>)
4000c2f6:	00f1      	lsls	r1, r6, #3
4000c2f8:	1992      	adds	r2, r2, r6
4000c2fa:	9113      	str	r1, [sp, #76]	; 0x4c
4000c2fc:	199b      	adds	r3, r3, r6
4000c2fe:	9214      	str	r2, [sp, #80]	; 0x50
4000c300:	9317      	str	r3, [sp, #92]	; 0x5c
4000c302:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000c304:	aa18      	add	r2, sp, #96	; 0x60
4000c306:	9911      	ldr	r1, [sp, #68]	; 0x44
4000c308:	183b      	adds	r3, r7, r0
4000c30a:	4628      	mov	r0, r5
4000c30c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000c310:	2101      	movs	r1, #1
4000c312:	9200      	str	r2, [sp, #0]
4000c314:	f04f 32ff 	mov.w	r2, #4294967295
4000c318:	9201      	str	r2, [sp, #4]
4000c31a:	2200      	movs	r2, #0
4000c31c:	f7f8 fa1a 	bl	40004754 <mvHwsDdr3TipIFRead>
4000c320:	4b69      	ldr	r3, [pc, #420]	; (4000c4c8 <ddr3TipPbs+0x574>)
4000c322:	4601      	mov	r1, r0
4000c324:	6018      	str	r0, [r3, #0]
4000c326:	2800      	cmp	r0, #0
4000c328:	f040 82c0 	bne.w	4000c8ac <ddr3TipPbs+0x958>
4000c32c:	4b6c      	ldr	r3, [pc, #432]	; (4000c4e0 <ddr3TipPbs+0x58c>)
4000c32e:	781b      	ldrb	r3, [r3, #0]
4000c330:	2b01      	cmp	r3, #1
4000c332:	d806      	bhi.n	4000c342 <ddr3TipPbs+0x3ee>
4000c334:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c336:	463a      	mov	r2, r7
4000c338:	486d      	ldr	r0, [pc, #436]	; (4000c4f0 <ddr3TipPbs+0x59c>)
4000c33a:	9300      	str	r3, [sp, #0]
4000c33c:	4633      	mov	r3, r6
4000c33e:	f002 f851 	bl	4000e3e4 <mvPrintf>
4000c342:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000c344:	0191      	lsls	r1, r2, #6
4000c346:	d40b      	bmi.n	4000c360 <ddr3TipPbs+0x40c>
4000c348:	4f65      	ldr	r7, [pc, #404]	; (4000c4e0 <ddr3TipPbs+0x58c>)
4000c34a:	783b      	ldrb	r3, [r7, #0]
4000c34c:	2b01      	cmp	r3, #1
4000c34e:	d802      	bhi.n	4000c356 <ddr3TipPbs+0x402>
4000c350:	4868      	ldr	r0, [pc, #416]	; (4000c4f4 <ddr3TipPbs+0x5a0>)
4000c352:	f002 f847 	bl	4000e3e4 <mvPrintf>
4000c356:	783b      	ldrb	r3, [r7, #0]
4000c358:	2b01      	cmp	r3, #1
4000c35a:	d80d      	bhi.n	4000c378 <ddr3TipPbs+0x424>
4000c35c:	4866      	ldr	r0, [pc, #408]	; (4000c4f8 <ddr3TipPbs+0x5a4>)
4000c35e:	e009      	b.n	4000c374 <ddr3TipPbs+0x420>
4000c360:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000c362:	9815      	ldr	r0, [sp, #84]	; 0x54
4000c364:	401a      	ands	r2, r3
4000c366:	4282      	cmp	r2, r0
4000c368:	d13c      	bne.n	4000c3e4 <ddr3TipPbs+0x490>
4000c36a:	4b5d      	ldr	r3, [pc, #372]	; (4000c4e0 <ddr3TipPbs+0x58c>)
4000c36c:	781b      	ldrb	r3, [r3, #0]
4000c36e:	2b01      	cmp	r3, #1
4000c370:	d802      	bhi.n	4000c378 <ddr3TipPbs+0x424>
4000c372:	4862      	ldr	r0, [pc, #392]	; (4000c4fc <ddr3TipPbs+0x5a8>)
4000c374:	f002 f836 	bl	4000e3e4 <mvPrintf>
4000c378:	4b61      	ldr	r3, [pc, #388]	; (4000c500 <ddr3TipPbs+0x5ac>)
4000c37a:	2202      	movs	r2, #2
4000c37c:	54f2      	strb	r2, [r6, r3]
4000c37e:	2200      	movs	r2, #0
4000c380:	4b60      	ldr	r3, [pc, #384]	; (4000c504 <ddr3TipPbs+0x5b0>)
4000c382:	2c01      	cmp	r4, #1
4000c384:	54f2      	strb	r2, [r6, r3]
4000c386:	4b51      	ldr	r3, [pc, #324]	; (4000c4cc <ddr3TipPbs+0x578>)
4000c388:	681b      	ldr	r3, [r3, #0]
4000c38a:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c38e:	d101      	bne.n	4000c394 <ddr3TipPbs+0x440>
4000c390:	3354      	adds	r3, #84	; 0x54
4000c392:	e000      	b.n	4000c396 <ddr3TipPbs+0x442>
4000c394:	3314      	adds	r3, #20
4000c396:	2100      	movs	r1, #0
4000c398:	9302      	str	r3, [sp, #8]
4000c39a:	4628      	mov	r0, r5
4000c39c:	9600      	str	r6, [sp, #0]
4000c39e:	460a      	mov	r2, r1
4000c3a0:	460b      	mov	r3, r1
4000c3a2:	9101      	str	r1, [sp, #4]
4000c3a4:	9103      	str	r1, [sp, #12]
4000c3a6:	f7f8 fb67 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c3aa:	4f47      	ldr	r7, [pc, #284]	; (4000c4c8 <ddr3TipPbs+0x574>)
4000c3ac:	6038      	str	r0, [r7, #0]
4000c3ae:	2800      	cmp	r0, #0
4000c3b0:	f040 84d3 	bne.w	4000cd5a <ddr3TipPbs+0xe06>
4000c3b4:	4b45      	ldr	r3, [pc, #276]	; (4000c4cc <ddr3TipPbs+0x578>)
4000c3b6:	2c01      	cmp	r4, #1
4000c3b8:	681b      	ldr	r3, [r3, #0]
4000c3ba:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c3be:	d101      	bne.n	4000c3c4 <ddr3TipPbs+0x470>
4000c3c0:	3355      	adds	r3, #85	; 0x55
4000c3c2:	e000      	b.n	4000c3c6 <ddr3TipPbs+0x472>
4000c3c4:	3315      	adds	r3, #21
4000c3c6:	2100      	movs	r1, #0
4000c3c8:	9302      	str	r3, [sp, #8]
4000c3ca:	4628      	mov	r0, r5
4000c3cc:	9600      	str	r6, [sp, #0]
4000c3ce:	460a      	mov	r2, r1
4000c3d0:	460b      	mov	r3, r1
4000c3d2:	9101      	str	r1, [sp, #4]
4000c3d4:	9103      	str	r1, [sp, #12]
4000c3d6:	f7f8 fb4f 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c3da:	4f3b      	ldr	r7, [pc, #236]	; (4000c4c8 <ddr3TipPbs+0x574>)
4000c3dc:	6038      	str	r0, [r7, #0]
4000c3de:	b1f0      	cbz	r0, 4000c41e <ddr3TipPbs+0x4ca>
4000c3e0:	f000 bcbb 	b.w	4000cd5a <ddr3TipPbs+0xe06>
4000c3e4:	4b47      	ldr	r3, [pc, #284]	; (4000c504 <ddr3TipPbs+0x5b0>)
4000c3e6:	2101      	movs	r1, #1
4000c3e8:	428c      	cmp	r4, r1
4000c3ea:	9817      	ldr	r0, [sp, #92]	; 0x5c
4000c3ec:	bf08      	it	eq
4000c3ee:	1852      	addeq	r2, r2, r1
4000c3f0:	54f1      	strb	r1, [r6, r3]
4000c3f2:	bf18      	it	ne
4000c3f4:	3a01      	subne	r2, #1
4000c3f6:	f816 1009 	ldrb.w	r1, [r6, r9]
4000c3fa:	9b14      	ldr	r3, [sp, #80]	; 0x50
4000c3fc:	4291      	cmp	r1, r2
4000c3fe:	9218      	str	r2, [sp, #96]	; 0x60
4000c400:	bf38      	it	cc
4000c402:	b2d1      	uxtbcc	r1, r2
4000c404:	7019      	strb	r1, [r3, #0]
4000c406:	f816 300a 	ldrb.w	r3, [r6, sl]
4000c40a:	429a      	cmp	r2, r3
4000c40c:	bf98      	it	ls
4000c40e:	b2d3      	uxtbls	r3, r2
4000c410:	4a2f      	ldr	r2, [pc, #188]	; (4000c4d0 <ddr3TipPbs+0x57c>)
4000c412:	7003      	strb	r3, [r0, #0]
4000c414:	2c01      	cmp	r4, #1
4000c416:	bf08      	it	eq
4000c418:	460b      	moveq	r3, r1
4000c41a:	54b3      	strb	r3, [r6, r2]
4000c41c:	e000      	b.n	4000c420 <ddr3TipPbs+0x4cc>
4000c41e:	2708      	movs	r7, #8
4000c420:	3701      	adds	r7, #1
4000c422:	2f07      	cmp	r7, #7
4000c424:	f67f af6d 	bls.w	4000c302 <ddr3TipPbs+0x3ae>
4000c428:	3601      	adds	r6, #1
4000c42a:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000c42c:	428e      	cmp	r6, r1
4000c42e:	f4ff aecb 	bcc.w	4000c1c8 <ddr3TipPbs+0x274>
4000c432:	2600      	movs	r6, #0
4000c434:	4f27      	ldr	r7, [pc, #156]	; (4000c4d4 <ddr3TipPbs+0x580>)
4000c436:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 4000c4e0 <ddr3TipPbs+0x58c>
4000c43a:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 4000c504 <ddr3TipPbs+0x5b0>
4000c43e:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 4000c4e8 <ddr3TipPbs+0x594>
4000c442:	e01b      	b.n	4000c47c <ddr3TipPbs+0x528>
4000c444:	683b      	ldr	r3, [r7, #0]
4000c446:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c44a:	fa42 f206 	asr.w	r2, r2, r6
4000c44e:	07d2      	lsls	r2, r2, #31
4000c450:	d513      	bpl.n	4000c47a <ddr3TipPbs+0x526>
4000c452:	781b      	ldrb	r3, [r3, #0]
4000c454:	07db      	lsls	r3, r3, #31
4000c456:	d510      	bpl.n	4000c47a <ddr3TipPbs+0x526>
4000c458:	f898 3000 	ldrb.w	r3, [r8]
4000c45c:	2b01      	cmp	r3, #1
4000c45e:	d80c      	bhi.n	4000c47a <ddr3TipPbs+0x526>
4000c460:	f816 200a 	ldrb.w	r2, [r6, sl]
4000c464:	2100      	movs	r1, #0
4000c466:	4821      	ldr	r0, [pc, #132]	; (4000c4ec <ddr3TipPbs+0x598>)
4000c468:	f816 3009 	ldrb.w	r3, [r6, r9]
4000c46c:	9200      	str	r2, [sp, #0]
4000c46e:	5c32      	ldrb	r2, [r6, r0]
4000c470:	4825      	ldr	r0, [pc, #148]	; (4000c508 <ddr3TipPbs+0x5b4>)
4000c472:	9201      	str	r2, [sp, #4]
4000c474:	4632      	mov	r2, r6
4000c476:	f001 ffb5 	bl	4000e3e4 <mvPrintf>
4000c47a:	3601      	adds	r6, #1
4000c47c:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000c47e:	428e      	cmp	r6, r1
4000c480:	d3e0      	bcc.n	4000c444 <ddr3TipPbs+0x4f0>
4000c482:	4b17      	ldr	r3, [pc, #92]	; (4000c4e0 <ddr3TipPbs+0x58c>)
4000c484:	781b      	ldrb	r3, [r3, #0]
4000c486:	2b02      	cmp	r3, #2
4000c488:	d802      	bhi.n	4000c490 <ddr3TipPbs+0x53c>
4000c48a:	4820      	ldr	r0, [pc, #128]	; (4000c50c <ddr3TipPbs+0x5b8>)
4000c48c:	f001 ffaa 	bl	4000e3e4 <mvPrintf>
4000c490:	2600      	movs	r6, #0
4000c492:	f8df a040 	ldr.w	sl, [pc, #64]	; 4000c4d4 <ddr3TipPbs+0x580>
4000c496:	4f0d      	ldr	r7, [pc, #52]	; (4000c4cc <ddr3TipPbs+0x578>)
4000c498:	f8df 8034 	ldr.w	r8, [pc, #52]	; 4000c4d0 <ddr3TipPbs+0x57c>
4000c49c:	e05c      	b.n	4000c558 <ddr3TipPbs+0x604>
4000c49e:	f8da 3000 	ldr.w	r3, [sl]
4000c4a2:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c4a6:	fa42 f206 	asr.w	r2, r2, r6
4000c4aa:	07d0      	lsls	r0, r2, #31
4000c4ac:	d553      	bpl.n	4000c556 <ddr3TipPbs+0x602>
4000c4ae:	781b      	ldrb	r3, [r3, #0]
4000c4b0:	07d9      	lsls	r1, r3, #31
4000c4b2:	d550      	bpl.n	4000c556 <ddr3TipPbs+0x602>
4000c4b4:	4a13      	ldr	r2, [pc, #76]	; (4000c504 <ddr3TipPbs+0x5b0>)
4000c4b6:	5cb3      	ldrb	r3, [r6, r2]
4000c4b8:	2b01      	cmp	r3, #1
4000c4ba:	d14c      	bne.n	4000c556 <ddr3TipPbs+0x602>
4000c4bc:	683b      	ldr	r3, [r7, #0]
4000c4be:	009b      	lsls	r3, r3, #2
4000c4c0:	2c01      	cmp	r4, #1
4000c4c2:	d125      	bne.n	4000c510 <ddr3TipPbs+0x5bc>
4000c4c4:	3303      	adds	r3, #3
4000c4c6:	e024      	b.n	4000c512 <ddr3TipPbs+0x5be>
4000c4c8:	40020868 	andmi	r0, r2, r8, ror #16
4000c4cc:	40020968 	andmi	r0, r2, r8, ror #18
4000c4d0:	400208dc 	ldrdmi	r0, [r2], -ip
4000c4d4:	400205d8 	ldrdmi	r0, [r2], -r8
4000c4d8:	40014b08 	andmi	r4, r1, r8, lsl #22
4000c4dc:	4002086c 	andmi	r0, r2, ip, ror #16
4000c4e0:	40014174 	andmi	r4, r1, r4, ror r1
4000c4e4:	4001103f 	andmi	r1, r1, pc, lsr r0
4000c4e8:	400208ae 	andmi	r0, r2, lr, lsr #17
4000c4ec:	40020895 	mulmi	r2, r5, r8
4000c4f0:	40011124 	andmi	r1, r1, r4, lsr #2
4000c4f4:	40011054 	andmi	r1, r1, r4, asr r0
4000c4f8:	40011063 	andmi	r1, r1, r3, rrx
4000c4fc:	4001107d 	andmi	r1, r1, sp, ror r0
4000c500:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000c504:	400208a4 	andmi	r0, r2, r4, lsr #17
4000c508:	4001108b 	andmi	r1, r1, fp, lsl #1
4000c50c:	400110d5 	ldrdmi	r1, [r1], -r5
4000c510:	3301      	adds	r3, #1
4000c512:	2100      	movs	r1, #0
4000c514:	9600      	str	r6, [sp, #0]
4000c516:	9101      	str	r1, [sp, #4]
4000c518:	4628      	mov	r0, r5
4000c51a:	9302      	str	r3, [sp, #8]
4000c51c:	460a      	mov	r2, r1
4000c51e:	f816 3008 	ldrb.w	r3, [r6, r8]
4000c522:	eb06 0908 	add.w	r9, r6, r8
4000c526:	9303      	str	r3, [sp, #12]
4000c528:	460b      	mov	r3, r1
4000c52a:	f7f8 faa5 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c52e:	4ba4      	ldr	r3, [pc, #656]	; (4000c7c0 <ddr3TipPbs+0x86c>)
4000c530:	4601      	mov	r1, r0
4000c532:	6018      	str	r0, [r3, #0]
4000c534:	b128      	cbz	r0, 4000c542 <ddr3TipPbs+0x5ee>
4000c536:	f7ff fc11 	bl	4000bd5c <gtBreakOnFail>
4000c53a:	4ba1      	ldr	r3, [pc, #644]	; (4000c7c0 <ddr3TipPbs+0x86c>)
4000c53c:	6818      	ldr	r0, [r3, #0]
4000c53e:	f000 bca9 	b.w	4000ce94 <ddr3TipPbs+0xf40>
4000c542:	48a0      	ldr	r0, [pc, #640]	; (4000c7c4 <ddr3TipPbs+0x870>)
4000c544:	7803      	ldrb	r3, [r0, #0]
4000c546:	2b01      	cmp	r3, #1
4000c548:	d805      	bhi.n	4000c556 <ddr3TipPbs+0x602>
4000c54a:	489f      	ldr	r0, [pc, #636]	; (4000c7c8 <ddr3TipPbs+0x874>)
4000c54c:	4632      	mov	r2, r6
4000c54e:	f899 3000 	ldrb.w	r3, [r9]
4000c552:	f001 ff47 	bl	4000e3e4 <mvPrintf>
4000c556:	3601      	adds	r6, #1
4000c558:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000c55c:	454e      	cmp	r6, r9
4000c55e:	d39e      	bcc.n	4000c49e <ddr3TipPbs+0x54a>
4000c560:	4b9a      	ldr	r3, [pc, #616]	; (4000c7cc <ddr3TipPbs+0x878>)
4000c562:	271f      	movs	r7, #31
4000c564:	499a      	ldr	r1, [pc, #616]	; (4000c7d0 <ddr3TipPbs+0x87c>)
4000c566:	f8df c27c 	ldr.w	ip, [pc, #636]	; 4000c7e4 <ddr3TipPbs+0x890>
4000c56a:	681e      	ldr	r6, [r3, #0]
4000c56c:	2300      	movs	r3, #0
4000c56e:	f8df e270 	ldr.w	lr, [pc, #624]	; 4000c7e0 <ddr3TipPbs+0x88c>
4000c572:	4618      	mov	r0, r3
4000c574:	e013      	b.n	4000c59e <ddr3TipPbs+0x64a>
4000c576:	f896 205c 	ldrb.w	r2, [r6, #92]	; 0x5c
4000c57a:	fa42 f203 	asr.w	r2, r2, r3
4000c57e:	07d2      	lsls	r2, r2, #31
4000c580:	d50b      	bpl.n	4000c59a <ddr3TipPbs+0x646>
4000c582:	7832      	ldrb	r2, [r6, #0]
4000c584:	07d2      	lsls	r2, r2, #31
4000c586:	d508      	bpl.n	4000c59a <ddr3TipPbs+0x646>
4000c588:	2200      	movs	r2, #0
4000c58a:	f803 000c 	strb.w	r0, [r3, ip]
4000c58e:	f803 700e 	strb.w	r7, [r3, lr]
4000c592:	5488      	strb	r0, [r1, r2]
4000c594:	3201      	adds	r2, #1
4000c596:	2a08      	cmp	r2, #8
4000c598:	d1fb      	bne.n	4000c592 <ddr3TipPbs+0x63e>
4000c59a:	3301      	adds	r3, #1
4000c59c:	3108      	adds	r1, #8
4000c59e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000c5a2:	454b      	cmp	r3, r9
4000c5a4:	d3e7      	bcc.n	4000c576 <ddr3TipPbs+0x622>
4000c5a6:	4f89      	ldr	r7, [pc, #548]	; (4000c7cc <ddr3TipPbs+0x878>)
4000c5a8:	2600      	movs	r6, #0
4000c5aa:	2101      	movs	r1, #1
4000c5ac:	9600      	str	r6, [sp, #0]
4000c5ae:	9601      	str	r6, [sp, #4]
4000c5b0:	4628      	mov	r0, r5
4000c5b2:	9102      	str	r1, [sp, #8]
4000c5b4:	4632      	mov	r2, r6
4000c5b6:	9603      	str	r6, [sp, #12]
4000c5b8:	46a1      	mov	r9, r4
4000c5ba:	f8cd b010 	str.w	fp, [sp, #16]
4000c5be:	683b      	ldr	r3, [r7, #0]
4000c5c0:	781b      	ldrb	r3, [r3, #0]
4000c5c2:	9606      	str	r6, [sp, #24]
4000c5c4:	9305      	str	r3, [sp, #20]
4000c5c6:	231f      	movs	r3, #31
4000c5c8:	9307      	str	r3, [sp, #28]
4000c5ca:	4b82      	ldr	r3, [pc, #520]	; (4000c7d4 <ddr3TipPbs+0x880>)
4000c5cc:	781b      	ldrb	r3, [r3, #0]
4000c5ce:	9109      	str	r1, [sp, #36]	; 0x24
4000c5d0:	960a      	str	r6, [sp, #40]	; 0x28
4000c5d2:	9308      	str	r3, [sp, #32]
4000c5d4:	4b80      	ldr	r3, [pc, #512]	; (4000c7d8 <ddr3TipPbs+0x884>)
4000c5d6:	960b      	str	r6, [sp, #44]	; 0x2c
4000c5d8:	930c      	str	r3, [sp, #48]	; 0x30
4000c5da:	460b      	mov	r3, r1
4000c5dc:	f7fb fb74 	bl	40007cc8 <ddr3TipIpTraining>
4000c5e0:	e063      	b.n	4000c6aa <ddr3TipPbs+0x756>
4000c5e2:	487a      	ldr	r0, [pc, #488]	; (4000c7cc <ddr3TipPbs+0x878>)
4000c5e4:	6803      	ldr	r3, [r0, #0]
4000c5e6:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c5ea:	fa42 f206 	asr.w	r2, r2, r6
4000c5ee:	07d0      	lsls	r0, r2, #31
4000c5f0:	d55a      	bpl.n	4000c6a8 <ddr3TipPbs+0x754>
4000c5f2:	781b      	ldrb	r3, [r3, #0]
4000c5f4:	07d9      	lsls	r1, r3, #31
4000c5f6:	d557      	bpl.n	4000c6a8 <ddr3TipPbs+0x754>
4000c5f8:	4978      	ldr	r1, [pc, #480]	; (4000c7dc <ddr3TipPbs+0x888>)
4000c5fa:	5c73      	ldrb	r3, [r6, r1]
4000c5fc:	2b01      	cmp	r3, #1
4000c5fe:	d153      	bne.n	4000c6a8 <ddr3TipPbs+0x754>
4000c600:	4b77      	ldr	r3, [pc, #476]	; (4000c7e0 <ddr3TipPbs+0x88c>)
4000c602:	2400      	movs	r4, #0
4000c604:	4f77      	ldr	r7, [pc, #476]	; (4000c7e4 <ddr3TipPbs+0x890>)
4000c606:	00f2      	lsls	r2, r6, #3
4000c608:	eb06 0803 	add.w	r8, r6, r3
4000c60c:	9212      	str	r2, [sp, #72]	; 0x48
4000c60e:	19f7      	adds	r7, r6, r7
4000c610:	4643      	mov	r3, r8
4000c612:	46a8      	mov	r8, r5
4000c614:	461d      	mov	r5, r3
4000c616:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000c618:	a918      	add	r1, sp, #96	; 0x60
4000c61a:	9811      	ldr	r0, [sp, #68]	; 0x44
4000c61c:	f04f 32ff 	mov.w	r2, #4294967295
4000c620:	eb04 0a03 	add.w	sl, r4, r3
4000c624:	f830 301a 	ldrh.w	r3, [r0, sl, lsl #1]
4000c628:	4640      	mov	r0, r8
4000c62a:	9100      	str	r1, [sp, #0]
4000c62c:	2101      	movs	r1, #1
4000c62e:	9201      	str	r2, [sp, #4]
4000c630:	2200      	movs	r2, #0
4000c632:	f7f8 f88f 	bl	40004754 <mvHwsDdr3TipIFRead>
4000c636:	4a62      	ldr	r2, [pc, #392]	; (4000c7c0 <ddr3TipPbs+0x86c>)
4000c638:	4601      	mov	r1, r0
4000c63a:	6010      	str	r0, [r2, #0]
4000c63c:	2800      	cmp	r0, #0
4000c63e:	f47f af7a 	bne.w	4000c536 <ddr3TipPbs+0x5e2>
4000c642:	4b60      	ldr	r3, [pc, #384]	; (4000c7c4 <ddr3TipPbs+0x870>)
4000c644:	781b      	ldrb	r3, [r3, #0]
4000c646:	2b02      	cmp	r3, #2
4000c648:	d806      	bhi.n	4000c658 <ddr3TipPbs+0x704>
4000c64a:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c64c:	4622      	mov	r2, r4
4000c64e:	4866      	ldr	r0, [pc, #408]	; (4000c7e8 <ddr3TipPbs+0x894>)
4000c650:	9300      	str	r3, [sp, #0]
4000c652:	4633      	mov	r3, r6
4000c654:	f001 fec6 	bl	4000e3e4 <mvPrintf>
4000c658:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c65a:	019a      	lsls	r2, r3, #6
4000c65c:	d411      	bmi.n	4000c682 <ddr3TipPbs+0x72e>
4000c65e:	4b59      	ldr	r3, [pc, #356]	; (4000c7c4 <ddr3TipPbs+0x870>)
4000c660:	781b      	ldrb	r3, [r3, #0]
4000c662:	2b02      	cmp	r3, #2
4000c664:	d802      	bhi.n	4000c66c <ddr3TipPbs+0x718>
4000c666:	4861      	ldr	r0, [pc, #388]	; (4000c7ec <ddr3TipPbs+0x898>)
4000c668:	f001 febc 	bl	4000e3e4 <mvPrintf>
4000c66c:	485b      	ldr	r0, [pc, #364]	; (4000c7dc <ddr3TipPbs+0x888>)
4000c66e:	2300      	movs	r3, #0
4000c670:	4a5f      	ldr	r2, [pc, #380]	; (4000c7f0 <ddr3TipPbs+0x89c>)
4000c672:	2102      	movs	r1, #2
4000c674:	703b      	strb	r3, [r7, #0]
4000c676:	2408      	movs	r4, #8
4000c678:	5433      	strb	r3, [r6, r0]
4000c67a:	231f      	movs	r3, #31
4000c67c:	54b1      	strb	r1, [r6, r2]
4000c67e:	702b      	strb	r3, [r5, #0]
4000c680:	e00e      	b.n	4000c6a0 <ddr3TipPbs+0x74c>
4000c682:	9910      	ldr	r1, [sp, #64]	; 0x40
4000c684:	783a      	ldrb	r2, [r7, #0]
4000c686:	400b      	ands	r3, r1
4000c688:	429a      	cmp	r2, r3
4000c68a:	bf38      	it	cc
4000c68c:	461a      	movcc	r2, r3
4000c68e:	703a      	strb	r2, [r7, #0]
4000c690:	782a      	ldrb	r2, [r5, #0]
4000c692:	429a      	cmp	r2, r3
4000c694:	bf28      	it	cs
4000c696:	461a      	movcs	r2, r3
4000c698:	702a      	strb	r2, [r5, #0]
4000c69a:	4a4d      	ldr	r2, [pc, #308]	; (4000c7d0 <ddr3TipPbs+0x87c>)
4000c69c:	f802 300a 	strb.w	r3, [r2, sl]
4000c6a0:	3401      	adds	r4, #1
4000c6a2:	2c07      	cmp	r4, #7
4000c6a4:	d9b7      	bls.n	4000c616 <ddr3TipPbs+0x6c2>
4000c6a6:	4645      	mov	r5, r8
4000c6a8:	3601      	adds	r6, #1
4000c6aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000c6ac:	4296      	cmp	r6, r2
4000c6ae:	d398      	bcc.n	4000c5e2 <ddr3TipPbs+0x68e>
4000c6b0:	4b46      	ldr	r3, [pc, #280]	; (4000c7cc <ddr3TipPbs+0x878>)
4000c6b2:	464c      	mov	r4, r9
4000c6b4:	2201      	movs	r2, #1
4000c6b6:	4849      	ldr	r0, [pc, #292]	; (4000c7dc <ddr3TipPbs+0x888>)
4000c6b8:	6819      	ldr	r1, [r3, #0]
4000c6ba:	2300      	movs	r3, #0
4000c6bc:	e009      	b.n	4000c6d2 <ddr3TipPbs+0x77e>
4000c6be:	f891 605c 	ldrb.w	r6, [r1, #92]	; 0x5c
4000c6c2:	fa46 f603 	asr.w	r6, r6, r3
4000c6c6:	07f6      	lsls	r6, r6, #31
4000c6c8:	d502      	bpl.n	4000c6d0 <ddr3TipPbs+0x77c>
4000c6ca:	e3e6      	b.n	4000ce9a <ddr3TipPbs+0xf46>
4000c6cc:	5c1e      	ldrb	r6, [r3, r0]
4000c6ce:	4372      	muls	r2, r6
4000c6d0:	3301      	adds	r3, #1
4000c6d2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000c6d4:	42b3      	cmp	r3, r6
4000c6d6:	d3f2      	bcc.n	4000c6be <ddr3TipPbs+0x76a>
4000c6d8:	b142      	cbz	r2, 4000c6ec <ddr3TipPbs+0x798>
4000c6da:	f8df a120 	ldr.w	sl, [pc, #288]	; 4000c7fc <ddr3TipPbs+0x8a8>
4000c6de:	2600      	movs	r6, #0
4000c6e0:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 4000c7cc <ddr3TipPbs+0x878>
4000c6e4:	46a3      	mov	fp, r4
4000c6e6:	9511      	str	r5, [sp, #68]	; 0x44
4000c6e8:	46d0      	mov	r8, sl
4000c6ea:	e252      	b.n	4000cb92 <ddr3TipPbs+0xc3e>
4000c6ec:	4b35      	ldr	r3, [pc, #212]	; (4000c7c4 <ddr3TipPbs+0x870>)
4000c6ee:	781b      	ldrb	r3, [r3, #0]
4000c6f0:	2b02      	cmp	r3, #2
4000c6f2:	d802      	bhi.n	4000c6fa <ddr3TipPbs+0x7a6>
4000c6f4:	483f      	ldr	r0, [pc, #252]	; (4000c7f4 <ddr3TipPbs+0x8a0>)
4000c6f6:	f001 fe75 	bl	4000e3e4 <mvPrintf>
4000c6fa:	f114 38ff 	adds.w	r8, r4, #4294967295
4000c6fe:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
4000c702:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 4000c800 <ddr3TipPbs+0x8ac>
4000c706:	bf18      	it	ne
4000c708:	f04f 0801 	movne.w	r8, #1
4000c70c:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 4000c804 <ddr3TipPbs+0x8b0>
4000c710:	f1b8 0f00 	cmp.w	r8, #0
4000c714:	bf14      	ite	ne
4000c716:	261f      	movne	r6, #31
4000c718:	2600      	moveq	r6, #0
4000c71a:	46c3      	mov	fp, r8
4000c71c:	9615      	str	r6, [sp, #84]	; 0x54
4000c71e:	46a8      	mov	r8, r5
4000c720:	2600      	movs	r6, #0
4000c722:	4625      	mov	r5, r4
4000c724:	e132      	b.n	4000c98c <ddr3TipPbs+0xa38>
4000c726:	4b29      	ldr	r3, [pc, #164]	; (4000c7cc <ddr3TipPbs+0x878>)
4000c728:	681b      	ldr	r3, [r3, #0]
4000c72a:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c72e:	fa42 f206 	asr.w	r2, r2, r6
4000c732:	07d1      	lsls	r1, r2, #31
4000c734:	f140 8129 	bpl.w	4000c98a <ddr3TipPbs+0xa36>
4000c738:	781b      	ldrb	r3, [r3, #0]
4000c73a:	07da      	lsls	r2, r3, #31
4000c73c:	f140 8125 	bpl.w	4000c98a <ddr3TipPbs+0xa36>
4000c740:	4b26      	ldr	r3, [pc, #152]	; (4000c7dc <ddr3TipPbs+0x888>)
4000c742:	5cf2      	ldrb	r2, [r6, r3]
4000c744:	2a01      	cmp	r2, #1
4000c746:	f000 8120 	beq.w	4000c98a <ddr3TipPbs+0xa36>
4000c74a:	2200      	movs	r2, #0
4000c74c:	54f2      	strb	r2, [r6, r3]
4000c74e:	4b2a      	ldr	r3, [pc, #168]	; (4000c7f8 <ddr3TipPbs+0x8a4>)
4000c750:	2d01      	cmp	r5, #1
4000c752:	681b      	ldr	r3, [r3, #0]
4000c754:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c758:	d101      	bne.n	4000c75e <ddr3TipPbs+0x80a>
4000c75a:	3354      	adds	r3, #84	; 0x54
4000c75c:	e000      	b.n	4000c760 <ddr3TipPbs+0x80c>
4000c75e:	3314      	adds	r3, #20
4000c760:	2100      	movs	r1, #0
4000c762:	9302      	str	r3, [sp, #8]
4000c764:	4640      	mov	r0, r8
4000c766:	9600      	str	r6, [sp, #0]
4000c768:	460a      	mov	r2, r1
4000c76a:	460b      	mov	r3, r1
4000c76c:	9101      	str	r1, [sp, #4]
4000c76e:	9103      	str	r1, [sp, #12]
4000c770:	f7f8 f982 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c774:	4f12      	ldr	r7, [pc, #72]	; (4000c7c0 <ddr3TipPbs+0x86c>)
4000c776:	6038      	str	r0, [r7, #0]
4000c778:	2800      	cmp	r0, #0
4000c77a:	f040 82ee 	bne.w	4000cd5a <ddr3TipPbs+0xe06>
4000c77e:	4b1e      	ldr	r3, [pc, #120]	; (4000c7f8 <ddr3TipPbs+0x8a4>)
4000c780:	2d01      	cmp	r5, #1
4000c782:	681b      	ldr	r3, [r3, #0]
4000c784:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c788:	d101      	bne.n	4000c78e <ddr3TipPbs+0x83a>
4000c78a:	3355      	adds	r3, #85	; 0x55
4000c78c:	e000      	b.n	4000c790 <ddr3TipPbs+0x83c>
4000c78e:	3315      	adds	r3, #21
4000c790:	2100      	movs	r1, #0
4000c792:	9302      	str	r3, [sp, #8]
4000c794:	4640      	mov	r0, r8
4000c796:	9600      	str	r6, [sp, #0]
4000c798:	460a      	mov	r2, r1
4000c79a:	460b      	mov	r3, r1
4000c79c:	9101      	str	r1, [sp, #4]
4000c79e:	9103      	str	r1, [sp, #12]
4000c7a0:	f7f8 f96a 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c7a4:	4f06      	ldr	r7, [pc, #24]	; (4000c7c0 <ddr3TipPbs+0x86c>)
4000c7a6:	6038      	str	r0, [r7, #0]
4000c7a8:	2800      	cmp	r0, #0
4000c7aa:	f040 82d6 	bne.w	4000cd5a <ddr3TipPbs+0xe06>
4000c7ae:	4b12      	ldr	r3, [pc, #72]	; (4000c7f8 <ddr3TipPbs+0x8a4>)
4000c7b0:	2d01      	cmp	r5, #1
4000c7b2:	681b      	ldr	r3, [r3, #0]
4000c7b4:	ea4f 1303 	mov.w	r3, r3, lsl #4
4000c7b8:	d126      	bne.n	4000c808 <ddr3TipPbs+0x8b4>
4000c7ba:	335f      	adds	r3, #95	; 0x5f
4000c7bc:	e025      	b.n	4000c80a <ddr3TipPbs+0x8b6>
4000c7be:	bf00      	nop
4000c7c0:	40020868 	andmi	r0, r2, r8, ror #16
4000c7c4:	40014174 	andmi	r4, r1, r4, ror r1
4000c7c8:	400110f5 	strdmi	r1, [r1], -r5
4000c7cc:	400205d8 	ldrdmi	r0, [r2], -r8
4000c7d0:	40020909 	andmi	r0, r2, r9, lsl #18
4000c7d4:	40014b08 	andmi	r4, r1, r8, lsl #22
4000c7d8:	4002086c 	andmi	r0, r2, ip, ror #16
4000c7dc:	400208a4 	andmi	r0, r2, r4, lsr #17
4000c7e0:	400208a9 	andmi	r0, r2, r9, lsr #17
4000c7e4:	4002089a 	mulmi	r2, sl, r8
4000c7e8:	4001110f 	andmi	r1, r1, pc, lsl #2
4000c7ec:	4001114c 	andmi	r1, r1, ip, asr #2
4000c7f0:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000c7f4:	40011172 	andmi	r1, r1, r2, ror r1
4000c7f8:	40020968 	andmi	r0, r2, r8, ror #18
4000c7fc:	400208e1 	andmi	r0, r2, r1, ror #17
4000c800:	40020895 	mulmi	r2, r5, r8
4000c804:	400208ae 	andmi	r0, r2, lr, lsr #17
4000c808:	331f      	adds	r3, #31
4000c80a:	2100      	movs	r1, #0
4000c80c:	9302      	str	r3, [sp, #8]
4000c80e:	4640      	mov	r0, r8
4000c810:	9600      	str	r6, [sp, #0]
4000c812:	460b      	mov	r3, r1
4000c814:	460a      	mov	r2, r1
4000c816:	9101      	str	r1, [sp, #4]
4000c818:	9103      	str	r1, [sp, #12]
4000c81a:	f7f8 f92d 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c81e:	4ba0      	ldr	r3, [pc, #640]	; (4000caa0 <ddr3TipPbs+0xb4c>)
4000c820:	4604      	mov	r4, r0
4000c822:	6018      	str	r0, [r3, #0]
4000c824:	2800      	cmp	r0, #0
4000c826:	d141      	bne.n	4000c8ac <ddr3TipPbs+0x958>
4000c828:	4b9e      	ldr	r3, [pc, #632]	; (4000caa4 <ddr3TipPbs+0xb50>)
4000c82a:	eb06 0c09 	add.w	ip, r6, r9
4000c82e:	f806 000a 	strb.w	r0, [r6, sl]
4000c832:	eb06 070a 	add.w	r7, r6, sl
4000c836:	4a9c      	ldr	r2, [pc, #624]	; (4000caa8 <ddr3TipPbs+0xb54>)
4000c838:	54f0      	strb	r0, [r6, r3]
4000c83a:	231f      	movs	r3, #31
4000c83c:	f806 3009 	strb.w	r3, [r6, r9]
4000c840:	9000      	str	r0, [sp, #0]
4000c842:	9001      	str	r0, [sp, #4]
4000c844:	9002      	str	r0, [sp, #8]
4000c846:	9812      	ldr	r0, [sp, #72]	; 0x48
4000c848:	f8cd b00c 	str.w	fp, [sp, #12]
4000c84c:	9915      	ldr	r1, [sp, #84]	; 0x54
4000c84e:	9004      	str	r0, [sp, #16]
4000c850:	4640      	mov	r0, r8
4000c852:	6812      	ldr	r2, [r2, #0]
4000c854:	7812      	ldrb	r2, [r2, #0]
4000c856:	9307      	str	r3, [sp, #28]
4000c858:	4b94      	ldr	r3, [pc, #592]	; (4000caac <ddr3TipPbs+0xb58>)
4000c85a:	9205      	str	r2, [sp, #20]
4000c85c:	4622      	mov	r2, r4
4000c85e:	9106      	str	r1, [sp, #24]
4000c860:	2101      	movs	r1, #1
4000c862:	781b      	ldrb	r3, [r3, #0]
4000c864:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000c868:	9109      	str	r1, [sp, #36]	; 0x24
4000c86a:	9308      	str	r3, [sp, #32]
4000c86c:	4b90      	ldr	r3, [pc, #576]	; (4000cab0 <ddr3TipPbs+0xb5c>)
4000c86e:	940a      	str	r4, [sp, #40]	; 0x28
4000c870:	940b      	str	r4, [sp, #44]	; 0x2c
4000c872:	930c      	str	r3, [sp, #48]	; 0x30
4000c874:	460b      	mov	r3, r1
4000c876:	f7fb fa27 	bl	40007cc8 <ddr3TipIpTraining>
4000c87a:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000c87e:	9714      	str	r7, [sp, #80]	; 0x50
4000c880:	00f2      	lsls	r2, r6, #3
4000c882:	9213      	str	r2, [sp, #76]	; 0x4c
4000c884:	4667      	mov	r7, ip
4000c886:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000c888:	aa18      	add	r2, sp, #96	; 0x60
4000c88a:	9911      	ldr	r1, [sp, #68]	; 0x44
4000c88c:	1823      	adds	r3, r4, r0
4000c88e:	4640      	mov	r0, r8
4000c890:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
4000c894:	2101      	movs	r1, #1
4000c896:	9200      	str	r2, [sp, #0]
4000c898:	f04f 32ff 	mov.w	r2, #4294967295
4000c89c:	9201      	str	r2, [sp, #4]
4000c89e:	2200      	movs	r2, #0
4000c8a0:	f7f7 ff58 	bl	40004754 <mvHwsDdr3TipIFRead>
4000c8a4:	4b7e      	ldr	r3, [pc, #504]	; (4000caa0 <ddr3TipPbs+0xb4c>)
4000c8a6:	4601      	mov	r1, r0
4000c8a8:	6018      	str	r0, [r3, #0]
4000c8aa:	b120      	cbz	r0, 4000c8b6 <ddr3TipPbs+0x962>
4000c8ac:	930e      	str	r3, [sp, #56]	; 0x38
4000c8ae:	f7ff fa55 	bl	4000bd5c <gtBreakOnFail>
4000c8b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
4000c8b4:	e642      	b.n	4000c53c <ddr3TipPbs+0x5e8>
4000c8b6:	4b7f      	ldr	r3, [pc, #508]	; (4000cab4 <ddr3TipPbs+0xb60>)
4000c8b8:	781b      	ldrb	r3, [r3, #0]
4000c8ba:	2b02      	cmp	r3, #2
4000c8bc:	d806      	bhi.n	4000c8cc <ddr3TipPbs+0x978>
4000c8be:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000c8c0:	4622      	mov	r2, r4
4000c8c2:	487d      	ldr	r0, [pc, #500]	; (4000cab8 <ddr3TipPbs+0xb64>)
4000c8c4:	9300      	str	r3, [sp, #0]
4000c8c6:	4633      	mov	r3, r6
4000c8c8:	f001 fd8c 	bl	4000e3e4 <mvPrintf>
4000c8cc:	9a18      	ldr	r2, [sp, #96]	; 0x60
4000c8ce:	0193      	lsls	r3, r2, #6
4000c8d0:	d40a      	bmi.n	4000c8e8 <ddr3TipPbs+0x994>
4000c8d2:	4b7a      	ldr	r3, [pc, #488]	; (4000cabc <ddr3TipPbs+0xb68>)
4000c8d4:	2201      	movs	r2, #1
4000c8d6:	54f2      	strb	r2, [r6, r3]
4000c8d8:	4b76      	ldr	r3, [pc, #472]	; (4000cab4 <ddr3TipPbs+0xb60>)
4000c8da:	781b      	ldrb	r3, [r3, #0]
4000c8dc:	2b02      	cmp	r3, #2
4000c8de:	d823      	bhi.n	4000c928 <ddr3TipPbs+0x9d4>
4000c8e0:	4877      	ldr	r0, [pc, #476]	; (4000cac0 <ddr3TipPbs+0xb6c>)
4000c8e2:	f001 fd7f 	bl	4000e3e4 <mvPrintf>
4000c8e6:	e01f      	b.n	4000c928 <ddr3TipPbs+0x9d4>
4000c8e8:	4b76      	ldr	r3, [pc, #472]	; (4000cac4 <ddr3TipPbs+0xb70>)
4000c8ea:	5cf1      	ldrb	r1, [r6, r3]
4000c8ec:	3101      	adds	r1, #1
4000c8ee:	2d01      	cmp	r5, #1
4000c8f0:	54f1      	strb	r1, [r6, r3]
4000c8f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
4000c8f4:	ea03 0202 	and.w	r2, r3, r2
4000c8f8:	d101      	bne.n	4000c8fe <ddr3TipPbs+0x9aa>
4000c8fa:	3201      	adds	r2, #1
4000c8fc:	e000      	b.n	4000c900 <ddr3TipPbs+0x9ac>
4000c8fe:	3a01      	subs	r2, #1
4000c900:	f816 300a 	ldrb.w	r3, [r6, sl]
4000c904:	f816 1009 	ldrb.w	r1, [r6, r9]
4000c908:	4293      	cmp	r3, r2
4000c90a:	9218      	str	r2, [sp, #96]	; 0x60
4000c90c:	bf38      	it	cc
4000c90e:	b2d3      	uxtbcc	r3, r2
4000c910:	428a      	cmp	r2, r1
4000c912:	bf98      	it	ls
4000c914:	b2d1      	uxtbls	r1, r2
4000c916:	9814      	ldr	r0, [sp, #80]	; 0x50
4000c918:	4a62      	ldr	r2, [pc, #392]	; (4000caa4 <ddr3TipPbs+0xb50>)
4000c91a:	7039      	strb	r1, [r7, #0]
4000c91c:	7003      	strb	r3, [r0, #0]
4000c91e:	2d01      	cmp	r5, #1
4000c920:	bf18      	it	ne
4000c922:	460b      	movne	r3, r1
4000c924:	54b3      	strb	r3, [r6, r2]
4000c926:	e000      	b.n	4000c92a <ddr3TipPbs+0x9d6>
4000c928:	2408      	movs	r4, #8
4000c92a:	3401      	adds	r4, #1
4000c92c:	2c07      	cmp	r4, #7
4000c92e:	d9aa      	bls.n	4000c886 <ddr3TipPbs+0x932>
4000c930:	4b64      	ldr	r3, [pc, #400]	; (4000cac4 <ddr3TipPbs+0xb70>)
4000c932:	5cf2      	ldrb	r2, [r6, r3]
4000c934:	f1a2 0708 	sub.w	r7, r2, #8
4000c938:	427a      	negs	r2, r7
4000c93a:	eb42 0207 	adc.w	r2, r2, r7
4000c93e:	54f2      	strb	r2, [r6, r3]
4000c940:	4b61      	ldr	r3, [pc, #388]	; (4000cac8 <ddr3TipPbs+0xb74>)
4000c942:	2d01      	cmp	r5, #1
4000c944:	681b      	ldr	r3, [r3, #0]
4000c946:	ea4f 0383 	mov.w	r3, r3, lsl #2
4000c94a:	d101      	bne.n	4000c950 <ddr3TipPbs+0x9fc>
4000c94c:	3303      	adds	r3, #3
4000c94e:	e000      	b.n	4000c952 <ddr3TipPbs+0x9fe>
4000c950:	3301      	adds	r3, #1
4000c952:	9302      	str	r3, [sp, #8]
4000c954:	2100      	movs	r1, #0
4000c956:	4b53      	ldr	r3, [pc, #332]	; (4000caa4 <ddr3TipPbs+0xb50>)
4000c958:	4640      	mov	r0, r8
4000c95a:	9101      	str	r1, [sp, #4]
4000c95c:	460a      	mov	r2, r1
4000c95e:	9600      	str	r6, [sp, #0]
4000c960:	5cf3      	ldrb	r3, [r6, r3]
4000c962:	4f4f      	ldr	r7, [pc, #316]	; (4000caa0 <ddr3TipPbs+0xb4c>)
4000c964:	9303      	str	r3, [sp, #12]
4000c966:	460b      	mov	r3, r1
4000c968:	f7f8 f886 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000c96c:	4601      	mov	r1, r0
4000c96e:	6038      	str	r0, [r7, #0]
4000c970:	2800      	cmp	r0, #0
4000c972:	f040 81f2 	bne.w	4000cd5a <ddr3TipPbs+0xe06>
4000c976:	4b4f      	ldr	r3, [pc, #316]	; (4000cab4 <ddr3TipPbs+0xb60>)
4000c978:	781b      	ldrb	r3, [r3, #0]
4000c97a:	2b02      	cmp	r3, #2
4000c97c:	d805      	bhi.n	4000c98a <ddr3TipPbs+0xa36>
4000c97e:	4b51      	ldr	r3, [pc, #324]	; (4000cac4 <ddr3TipPbs+0xb70>)
4000c980:	4632      	mov	r2, r6
4000c982:	4852      	ldr	r0, [pc, #328]	; (4000cacc <ddr3TipPbs+0xb78>)
4000c984:	5d9b      	ldrb	r3, [r3, r6]
4000c986:	f001 fd2d 	bl	4000e3e4 <mvPrintf>
4000c98a:	3601      	adds	r6, #1
4000c98c:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000c98e:	428e      	cmp	r6, r1
4000c990:	f4ff aec9 	bcc.w	4000c726 <ddr3TipPbs+0x7d2>
4000c994:	462c      	mov	r4, r5
4000c996:	4645      	mov	r5, r8
4000c998:	46d8      	mov	r8, fp
4000c99a:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
4000c99e:	4f42      	ldr	r7, [pc, #264]	; (4000caa8 <ddr3TipPbs+0xb54>)
4000c9a0:	2600      	movs	r6, #0
4000c9a2:	f8cd 800c 	str.w	r8, [sp, #12]
4000c9a6:	2101      	movs	r1, #1
4000c9a8:	9600      	str	r6, [sp, #0]
4000c9aa:	2c01      	cmp	r4, #1
4000c9ac:	bf14      	ite	ne
4000c9ae:	231f      	movne	r3, #31
4000c9b0:	4633      	moveq	r3, r6
4000c9b2:	9601      	str	r6, [sp, #4]
4000c9b4:	4628      	mov	r0, r5
4000c9b6:	9102      	str	r1, [sp, #8]
4000c9b8:	46a1      	mov	r9, r4
4000c9ba:	f8cd b010 	str.w	fp, [sp, #16]
4000c9be:	683a      	ldr	r2, [r7, #0]
4000c9c0:	7812      	ldrb	r2, [r2, #0]
4000c9c2:	9306      	str	r3, [sp, #24]
4000c9c4:	231f      	movs	r3, #31
4000c9c6:	9307      	str	r3, [sp, #28]
4000c9c8:	4b38      	ldr	r3, [pc, #224]	; (4000caac <ddr3TipPbs+0xb58>)
4000c9ca:	9205      	str	r2, [sp, #20]
4000c9cc:	4632      	mov	r2, r6
4000c9ce:	781b      	ldrb	r3, [r3, #0]
4000c9d0:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
4000c9d4:	960a      	str	r6, [sp, #40]	; 0x28
4000c9d6:	9308      	str	r3, [sp, #32]
4000c9d8:	4b35      	ldr	r3, [pc, #212]	; (4000cab0 <ddr3TipPbs+0xb5c>)
4000c9da:	960b      	str	r6, [sp, #44]	; 0x2c
4000c9dc:	930c      	str	r3, [sp, #48]	; 0x30
4000c9de:	460b      	mov	r3, r1
4000c9e0:	f7fb f972 	bl	40007cc8 <ddr3TipIpTraining>
4000c9e4:	e083      	b.n	4000caee <ddr3TipPbs+0xb9a>
4000c9e6:	4a30      	ldr	r2, [pc, #192]	; (4000caa8 <ddr3TipPbs+0xb54>)
4000c9e8:	6813      	ldr	r3, [r2, #0]
4000c9ea:	f893 205c 	ldrb.w	r2, [r3, #92]	; 0x5c
4000c9ee:	fa42 f206 	asr.w	r2, r2, r6
4000c9f2:	07d0      	lsls	r0, r2, #31
4000c9f4:	d57a      	bpl.n	4000caec <ddr3TipPbs+0xb98>
4000c9f6:	781b      	ldrb	r3, [r3, #0]
4000c9f8:	07d9      	lsls	r1, r3, #31
4000c9fa:	d577      	bpl.n	4000caec <ddr3TipPbs+0xb98>
4000c9fc:	4b2f      	ldr	r3, [pc, #188]	; (4000cabc <ddr3TipPbs+0xb68>)
4000c9fe:	ea4f 0ac6 	mov.w	sl, r6, lsl #3
4000ca02:	2400      	movs	r4, #0
4000ca04:	eb06 0b03 	add.w	fp, r6, r3
4000ca08:	4b31      	ldr	r3, [pc, #196]	; (4000cad0 <ddr3TipPbs+0xb7c>)
4000ca0a:	eb03 0806 	add.w	r8, r3, r6
4000ca0e:	4647      	mov	r7, r8
4000ca10:	9811      	ldr	r0, [sp, #68]	; 0x44
4000ca12:	eb04 080a 	add.w	r8, r4, sl
4000ca16:	a918      	add	r1, sp, #96	; 0x60
4000ca18:	f04f 32ff 	mov.w	r2, #4294967295
4000ca1c:	f830 3018 	ldrh.w	r3, [r0, r8, lsl #1]
4000ca20:	4628      	mov	r0, r5
4000ca22:	9100      	str	r1, [sp, #0]
4000ca24:	2101      	movs	r1, #1
4000ca26:	9201      	str	r2, [sp, #4]
4000ca28:	2200      	movs	r2, #0
4000ca2a:	f7f7 fe93 	bl	40004754 <mvHwsDdr3TipIFRead>
4000ca2e:	4a1c      	ldr	r2, [pc, #112]	; (4000caa0 <ddr3TipPbs+0xb4c>)
4000ca30:	4601      	mov	r1, r0
4000ca32:	6010      	str	r0, [r2, #0]
4000ca34:	2800      	cmp	r0, #0
4000ca36:	f47f ad7e 	bne.w	4000c536 <ddr3TipPbs+0x5e2>
4000ca3a:	f89b 3000 	ldrb.w	r3, [fp]
4000ca3e:	2b02      	cmp	r3, #2
4000ca40:	d150      	bne.n	4000cae4 <ddr3TipPbs+0xb90>
4000ca42:	4b1c      	ldr	r3, [pc, #112]	; (4000cab4 <ddr3TipPbs+0xb60>)
4000ca44:	781b      	ldrb	r3, [r3, #0]
4000ca46:	2b02      	cmp	r3, #2
4000ca48:	d806      	bhi.n	4000ca58 <ddr3TipPbs+0xb04>
4000ca4a:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000ca4c:	4622      	mov	r2, r4
4000ca4e:	4821      	ldr	r0, [pc, #132]	; (4000cad4 <ddr3TipPbs+0xb80>)
4000ca50:	9300      	str	r3, [sp, #0]
4000ca52:	4633      	mov	r3, r6
4000ca54:	f001 fcc6 	bl	4000e3e4 <mvPrintf>
4000ca58:	9b18      	ldr	r3, [sp, #96]	; 0x60
4000ca5a:	019a      	lsls	r2, r3, #6
4000ca5c:	d40c      	bmi.n	4000ca78 <ddr3TipPbs+0xb24>
4000ca5e:	4b15      	ldr	r3, [pc, #84]	; (4000cab4 <ddr3TipPbs+0xb60>)
4000ca60:	781b      	ldrb	r3, [r3, #0]
4000ca62:	2b02      	cmp	r3, #2
4000ca64:	d802      	bhi.n	4000ca6c <ddr3TipPbs+0xb18>
4000ca66:	481c      	ldr	r0, [pc, #112]	; (4000cad8 <ddr3TipPbs+0xb84>)
4000ca68:	f001 fcbc 	bl	4000e3e4 <mvPrintf>
4000ca6c:	4a1b      	ldr	r2, [pc, #108]	; (4000cadc <ddr3TipPbs+0xb88>)
4000ca6e:	231f      	movs	r3, #31
4000ca70:	703b      	strb	r3, [r7, #0]
4000ca72:	f802 3008 	strb.w	r3, [r2, r8]
4000ca76:	e036      	b.n	4000cae6 <ddr3TipPbs+0xb92>
4000ca78:	9810      	ldr	r0, [sp, #64]	; 0x40
4000ca7a:	783a      	ldrb	r2, [r7, #0]
4000ca7c:	4003      	ands	r3, r0
4000ca7e:	429a      	cmp	r2, r3
4000ca80:	bf38      	it	cc
4000ca82:	461a      	movcc	r2, r3
4000ca84:	703a      	strb	r2, [r7, #0]
4000ca86:	4a16      	ldr	r2, [pc, #88]	; (4000cae0 <ddr3TipPbs+0xb8c>)
4000ca88:	5cb1      	ldrb	r1, [r6, r2]
4000ca8a:	4299      	cmp	r1, r3
4000ca8c:	bf28      	it	cs
4000ca8e:	4619      	movcs	r1, r3
4000ca90:	54b1      	strb	r1, [r6, r2]
4000ca92:	4a12      	ldr	r2, [pc, #72]	; (4000cadc <ddr3TipPbs+0xb88>)
4000ca94:	f802 3008 	strb.w	r3, [r2, r8]
4000ca98:	2201      	movs	r2, #1
4000ca9a:	4b0a      	ldr	r3, [pc, #40]	; (4000cac4 <ddr3TipPbs+0xb70>)
4000ca9c:	54f2      	strb	r2, [r6, r3]
4000ca9e:	e022      	b.n	4000cae6 <ddr3TipPbs+0xb92>
4000caa0:	40020868 	andmi	r0, r2, r8, ror #16
4000caa4:	400208dc 	ldrdmi	r0, [r2], -ip
4000caa8:	400205d8 	ldrdmi	r0, [r2], -r8
4000caac:	40014b08 	andmi	r4, r1, r8, lsl #22
4000cab0:	4002086c 	andmi	r0, r2, ip, ror #16
4000cab4:	40014174 	andmi	r4, r1, r4, ror r1
4000cab8:	4001119b 	mulmi	r1, fp, r1
4000cabc:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000cac0:	400111c4 	andmi	r1, r1, r4, asr #3
4000cac4:	400208a4 	andmi	r0, r2, r4, lsr #17
4000cac8:	40020968 	andmi	r0, r2, r8, ror #18
4000cacc:	400111cf 	andmi	r1, r1, pc, asr #3
4000cad0:	4002089a 	mulmi	r2, sl, r8
4000cad4:	400111ee 	andmi	r1, r1, lr, ror #3
4000cad8:	400111c5 	andmi	r1, r1, r5, asr #3
4000cadc:	40020909 	andmi	r0, r2, r9, lsl #18
4000cae0:	400208a9 	andmi	r0, r2, r9, lsr #17
4000cae4:	2408      	movs	r4, #8
4000cae6:	3401      	adds	r4, #1
4000cae8:	2c07      	cmp	r4, #7
4000caea:	d991      	bls.n	4000ca10 <ddr3TipPbs+0xabc>
4000caec:	3601      	adds	r6, #1
4000caee:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000caf0:	428e      	cmp	r6, r1
4000caf2:	f4ff af78 	bcc.w	4000c9e6 <ddr3TipPbs+0xa92>
4000caf6:	464c      	mov	r4, r9
4000caf8:	e5ef      	b.n	4000c6da <ddr3TipPbs+0x786>
4000cafa:	f8d9 3000 	ldr.w	r3, [r9]
4000cafe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cb02:	fa43 f306 	asr.w	r3, r3, r6
4000cb06:	07dc      	lsls	r4, r3, #31
4000cb08:	d540      	bpl.n	4000cb8c <ddr3TipPbs+0xc38>
4000cb0a:	4aa9      	ldr	r2, [pc, #676]	; (4000cdb0 <ddr3TipPbs+0xe5c>)
4000cb0c:	2400      	movs	r4, #0
4000cb0e:	4ba9      	ldr	r3, [pc, #676]	; (4000cdb4 <ddr3TipPbs+0xe60>)
4000cb10:	18b2      	adds	r2, r6, r2
4000cb12:	9210      	str	r2, [sp, #64]	; 0x40
4000cb14:	18f5      	adds	r5, r6, r3
4000cb16:	e033      	b.n	4000cb80 <ddr3TipPbs+0xc2c>
4000cb18:	9810      	ldr	r0, [sp, #64]	; 0x40
4000cb1a:	4fa7      	ldr	r7, [pc, #668]	; (4000cdb8 <ddr3TipPbs+0xe64>)
4000cb1c:	7803      	ldrb	r3, [r0, #0]
4000cb1e:	2b01      	cmp	r3, #1
4000cb20:	d011      	beq.n	4000cb46 <ddr3TipPbs+0xbf2>
4000cb22:	4ba6      	ldr	r3, [pc, #664]	; (4000cdbc <ddr3TipPbs+0xe68>)
4000cb24:	781b      	ldrb	r3, [r3, #0]
4000cb26:	2b03      	cmp	r3, #3
4000cb28:	d803      	bhi.n	4000cb32 <ddr3TipPbs+0xbde>
4000cb2a:	48a5      	ldr	r0, [pc, #660]	; (4000cdc0 <ddr3TipPbs+0xe6c>)
4000cb2c:	2100      	movs	r1, #0
4000cb2e:	f001 fc59 	bl	4000e3e4 <mvPrintf>
4000cb32:	783a      	ldrb	r2, [r7, #0]
4000cb34:	2300      	movs	r3, #0
4000cb36:	49a3      	ldr	r1, [pc, #652]	; (4000cdc4 <ddr3TipPbs+0xe70>)
4000cb38:	f808 3004 	strb.w	r3, [r8, r4]
4000cb3c:	702b      	strb	r3, [r5, #0]
4000cb3e:	548b      	strb	r3, [r1, r2]
4000cb40:	4aa1      	ldr	r2, [pc, #644]	; (4000cdc8 <ddr3TipPbs+0xe74>)
4000cb42:	54b3      	strb	r3, [r6, r2]
4000cb44:	e00f      	b.n	4000cb66 <ddr3TipPbs+0xc12>
4000cb46:	783b      	ldrb	r3, [r7, #0]
4000cb48:	489e      	ldr	r0, [pc, #632]	; (4000cdc4 <ddr3TipPbs+0xe70>)
4000cb4a:	49a0      	ldr	r1, [pc, #640]	; (4000cdcc <ddr3TipPbs+0xe78>)
4000cb4c:	5cc2      	ldrb	r2, [r0, r3]
4000cb4e:	3200      	adds	r2, #0
4000cb50:	bf18      	it	ne
4000cb52:	2201      	movne	r2, #1
4000cb54:	54c2      	strb	r2, [r0, r3]
4000cb56:	ebca 0301 	rsb	r3, sl, r1
4000cb5a:	4443      	add	r3, r8
4000cb5c:	5d1a      	ldrb	r2, [r3, r4]
4000cb5e:	782b      	ldrb	r3, [r5, #0]
4000cb60:	1ad3      	subs	r3, r2, r3
4000cb62:	f808 3004 	strb.w	r3, [r8, r4]
4000cb66:	4b95      	ldr	r3, [pc, #596]	; (4000cdbc <ddr3TipPbs+0xe68>)
4000cb68:	781b      	ldrb	r3, [r3, #0]
4000cb6a:	2b02      	cmp	r3, #2
4000cb6c:	d805      	bhi.n	4000cb7a <ddr3TipPbs+0xc26>
4000cb6e:	4898      	ldr	r0, [pc, #608]	; (4000cdd0 <ddr3TipPbs+0xe7c>)
4000cb70:	2100      	movs	r1, #0
4000cb72:	4632      	mov	r2, r6
4000cb74:	782b      	ldrb	r3, [r5, #0]
4000cb76:	f001 fc35 	bl	4000e3e4 <mvPrintf>
4000cb7a:	3401      	adds	r4, #1
4000cb7c:	2c08      	cmp	r4, #8
4000cb7e:	d005      	beq.n	4000cb8c <ddr3TipPbs+0xc38>
4000cb80:	f8d9 3000 	ldr.w	r3, [r9]
4000cb84:	781b      	ldrb	r3, [r3, #0]
4000cb86:	07d8      	lsls	r0, r3, #31
4000cb88:	d5f7      	bpl.n	4000cb7a <ddr3TipPbs+0xc26>
4000cb8a:	e7c5      	b.n	4000cb18 <ddr3TipPbs+0xbc4>
4000cb8c:	3601      	adds	r6, #1
4000cb8e:	f108 0808 	add.w	r8, r8, #8
4000cb92:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000cb94:	4f8f      	ldr	r7, [pc, #572]	; (4000cdd4 <ddr3TipPbs+0xe80>)
4000cb96:	4296      	cmp	r6, r2
4000cb98:	d3af      	bcc.n	4000cafa <ddr3TipPbs+0xba6>
4000cb9a:	9d11      	ldr	r5, [sp, #68]	; 0x44
4000cb9c:	4659      	mov	r1, fp
4000cb9e:	465c      	mov	r4, fp
4000cba0:	4628      	mov	r0, r5
4000cba2:	f7ff f995 	bl	4000bed0 <ddr3TipCleanPbsResult>
4000cba6:	683b      	ldr	r3, [r7, #0]
4000cba8:	781b      	ldrb	r3, [r3, #0]
4000cbaa:	07d9      	lsls	r1, r3, #31
4000cbac:	f140 80f8 	bpl.w	4000cda0 <ddr3TipPbs+0xe4c>
4000cbb0:	2600      	movs	r6, #0
4000cbb2:	e0f0      	b.n	4000cd96 <ddr3TipPbs+0xe42>
4000cbb4:	4887      	ldr	r0, [pc, #540]	; (4000cdd4 <ddr3TipPbs+0xe80>)
4000cbb6:	6803      	ldr	r3, [r0, #0]
4000cbb8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000cbbc:	fa43 f306 	asr.w	r3, r3, r6
4000cbc0:	07da      	lsls	r2, r3, #31
4000cbc2:	f140 80e5 	bpl.w	4000cd90 <ddr3TipPbs+0xe3c>
4000cbc6:	497d      	ldr	r1, [pc, #500]	; (4000cdbc <ddr3TipPbs+0xe68>)
4000cbc8:	780b      	ldrb	r3, [r1, #0]
4000cbca:	2b02      	cmp	r3, #2
4000cbcc:	d806      	bhi.n	4000cbdc <ddr3TipPbs+0xc88>
4000cbce:	4b82      	ldr	r3, [pc, #520]	; (4000cdd8 <ddr3TipPbs+0xe84>)
4000cbd0:	2100      	movs	r1, #0
4000cbd2:	4882      	ldr	r0, [pc, #520]	; (4000cddc <ddr3TipPbs+0xe88>)
4000cbd4:	4632      	mov	r2, r6
4000cbd6:	5d9b      	ldrb	r3, [r3, r6]
4000cbd8:	f001 fc04 	bl	4000e3e4 <mvPrintf>
4000cbdc:	f8df 8224 	ldr.w	r8, [pc, #548]	; 4000ce04 <ddr3TipPbs+0xeb0>
4000cbe0:	ea4f 09c6 	mov.w	r9, r6, lsl #3
4000cbe4:	2700      	movs	r7, #0
4000cbe6:	4a7e      	ldr	r2, [pc, #504]	; (4000cde0 <ddr3TipPbs+0xe8c>)
4000cbe8:	6813      	ldr	r3, [r2, #0]
4000cbea:	b943      	cbnz	r3, 4000cbfe <ddr3TipPbs+0xcaa>
4000cbec:	4b73      	ldr	r3, [pc, #460]	; (4000cdbc <ddr3TipPbs+0xe68>)
4000cbee:	781b      	ldrb	r3, [r3, #0]
4000cbf0:	2b03      	cmp	r3, #3
4000cbf2:	f200 814e 	bhi.w	4000ce92 <ddr3TipPbs+0xf3e>
4000cbf6:	487b      	ldr	r0, [pc, #492]	; (4000cde4 <ddr3TipPbs+0xe90>)
4000cbf8:	f001 fbf4 	bl	4000e3e4 <mvPrintf>
4000cbfc:	e149      	b.n	4000ce92 <ddr3TipPbs+0xf3e>
4000cbfe:	486f      	ldr	r0, [pc, #444]	; (4000cdbc <ddr3TipPbs+0xe68>)
4000cc00:	eb07 0209 	add.w	r2, r7, r9
4000cc04:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
4000cc08:	7803      	ldrb	r3, [r0, #0]
4000cc0a:	2b02      	cmp	r3, #2
4000cc0c:	d804      	bhi.n	4000cc18 <ddr3TipPbs+0xcc4>
4000cc0e:	4876      	ldr	r0, [pc, #472]	; (4000cde8 <ddr3TipPbs+0xe94>)
4000cc10:	f81a 1007 	ldrb.w	r1, [sl, r7]
4000cc14:	f001 fbe6 	bl	4000e3e4 <mvPrintf>
4000cc18:	2c01      	cmp	r4, #1
4000cc1a:	f8d8 3000 	ldr.w	r3, [r8]
4000cc1e:	d101      	bne.n	4000cc24 <ddr3TipPbs+0xcd0>
4000cc20:	3305      	adds	r3, #5
4000cc22:	e000      	b.n	4000cc26 <ddr3TipPbs+0xcd2>
4000cc24:	3301      	adds	r3, #1
4000cc26:	011b      	lsls	r3, r3, #4
4000cc28:	2100      	movs	r1, #0
4000cc2a:	9600      	str	r6, [sp, #0]
4000cc2c:	445b      	add	r3, fp
4000cc2e:	9101      	str	r1, [sp, #4]
4000cc30:	460a      	mov	r2, r1
4000cc32:	9302      	str	r3, [sp, #8]
4000cc34:	4628      	mov	r0, r5
4000cc36:	f81a 3007 	ldrb.w	r3, [sl, r7]
4000cc3a:	9303      	str	r3, [sp, #12]
4000cc3c:	460b      	mov	r3, r1
4000cc3e:	f7f7 ff1b 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000cc42:	4a6a      	ldr	r2, [pc, #424]	; (4000cdec <ddr3TipPbs+0xe98>)
4000cc44:	6010      	str	r0, [r2, #0]
4000cc46:	2800      	cmp	r0, #0
4000cc48:	f47f ac75 	bne.w	4000c536 <ddr3TipPbs+0x5e2>
4000cc4c:	3701      	adds	r7, #1
4000cc4e:	2f08      	cmp	r7, #8
4000cc50:	d1c9      	bne.n	4000cbe6 <ddr3TipPbs+0xc92>
4000cc52:	4b5d      	ldr	r3, [pc, #372]	; (4000cdc8 <ddr3TipPbs+0xe74>)
4000cc54:	f816 b003 	ldrb.w	fp, [r6, r3]
4000cc58:	4b56      	ldr	r3, [pc, #344]	; (4000cdb4 <ddr3TipPbs+0xe60>)
4000cc5a:	5cf7      	ldrb	r7, [r6, r3]
4000cc5c:	45bb      	cmp	fp, r7
4000cc5e:	d010      	beq.n	4000cc82 <ddr3TipPbs+0xd2e>
4000cc60:	4b63      	ldr	r3, [pc, #396]	; (4000cdf0 <ddr3TipPbs+0xe9c>)
4000cc62:	ebc7 010b 	rsb	r1, r7, fp
4000cc66:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
4000cc6a:	5cf2      	ldrb	r2, [r6, r3]
4000cc6c:	4b61      	ldr	r3, [pc, #388]	; (4000cdf4 <ddr3TipPbs+0xea0>)
4000cc6e:	fa5f f089 	uxtb.w	r0, r9
4000cc72:	5cf3      	ldrb	r3, [r6, r3]
4000cc74:	1ad3      	subs	r3, r2, r3
4000cc76:	4358      	muls	r0, r3
4000cc78:	f7f3 eb1e 	blx	400002b8 <__aeabi_idiv>
4000cc7c:	fa5f f980 	uxtb.w	r9, r0
4000cc80:	e001      	b.n	4000cc86 <ddr3TipPbs+0xd32>
4000cc82:	f04f 090c 	mov.w	r9, #12
4000cc86:	2205      	movs	r2, #5
4000cc88:	f8df 8178 	ldr.w	r8, [pc, #376]	; 4000ce04 <ddr3TipPbs+0xeb0>
4000cc8c:	495a      	ldr	r1, [pc, #360]	; (4000cdf8 <ddr3TipPbs+0xea4>)
4000cc8e:	fb02 6204 	mla	r2, r2, r4, r6
4000cc92:	f8d8 3000 	ldr.w	r3, [r8]
4000cc96:	eb03 0282 	add.w	r2, r3, r2, lsl #2
4000cc9a:	f801 9002 	strb.w	r9, [r1, r2]
4000cc9e:	2c00      	cmp	r4, #0
4000cca0:	d15f      	bne.n	4000cd62 <ddr3TipPbs+0xe0e>
4000cca2:	ebc7 070b 	rsb	r7, r7, fp
4000cca6:	011b      	lsls	r3, r3, #4
4000cca8:	3314      	adds	r3, #20
4000ccaa:	4628      	mov	r0, r5
4000ccac:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
4000ccb0:	9302      	str	r3, [sp, #8]
4000ccb2:	4621      	mov	r1, r4
4000ccb4:	4622      	mov	r2, r4
4000ccb6:	4623      	mov	r3, r4
4000ccb8:	107f      	asrs	r7, r7, #1
4000ccba:	9600      	str	r6, [sp, #0]
4000ccbc:	9703      	str	r7, [sp, #12]
4000ccbe:	9401      	str	r4, [sp, #4]
4000ccc0:	f7f7 feda 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000ccc4:	4f49      	ldr	r7, [pc, #292]	; (4000cdec <ddr3TipPbs+0xe98>)
4000ccc6:	6038      	str	r0, [r7, #0]
4000ccc8:	2800      	cmp	r0, #0
4000ccca:	d146      	bne.n	4000cd5a <ddr3TipPbs+0xe06>
4000cccc:	9600      	str	r6, [sp, #0]
4000ccce:	4628      	mov	r0, r5
4000ccd0:	9401      	str	r4, [sp, #4]
4000ccd2:	4621      	mov	r1, r4
4000ccd4:	f8d8 3000 	ldr.w	r3, [r8]
4000ccd8:	011b      	lsls	r3, r3, #4
4000ccda:	3315      	adds	r3, #21
4000ccdc:	9302      	str	r3, [sp, #8]
4000ccde:	4b3a      	ldr	r3, [pc, #232]	; (4000cdc8 <ddr3TipPbs+0xe74>)
4000cce0:	5cf2      	ldrb	r2, [r6, r3]
4000cce2:	4b34      	ldr	r3, [pc, #208]	; (4000cdb4 <ddr3TipPbs+0xe60>)
4000cce4:	5cf3      	ldrb	r3, [r6, r3]
4000cce6:	1ad3      	subs	r3, r2, r3
4000cce8:	4622      	mov	r2, r4
4000ccea:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
4000ccee:	105b      	asrs	r3, r3, #1
4000ccf0:	9303      	str	r3, [sp, #12]
4000ccf2:	4623      	mov	r3, r4
4000ccf4:	f7f7 fec0 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000ccf8:	6038      	str	r0, [r7, #0]
4000ccfa:	2800      	cmp	r0, #0
4000ccfc:	d12d      	bne.n	4000cd5a <ddr3TipPbs+0xe06>
4000ccfe:	f8d8 3000 	ldr.w	r3, [r8]
4000cd02:	ea4f 0b86 	mov.w	fp, r6, lsl #2
4000cd06:	f8df c0f4 	ldr.w	ip, [pc, #244]	; 4000cdfc <ddr3TipPbs+0xea8>
4000cd0a:	4628      	mov	r0, r5
4000cd0c:	9600      	str	r6, [sp, #0]
4000cd0e:	4621      	mov	r1, r4
4000cd10:	011a      	lsls	r2, r3, #4
4000cd12:	445b      	add	r3, fp
4000cd14:	9401      	str	r4, [sp, #4]
4000cd16:	3254      	adds	r2, #84	; 0x54
4000cd18:	9202      	str	r2, [sp, #8]
4000cd1a:	4622      	mov	r2, r4
4000cd1c:	f81c 3003 	ldrb.w	r3, [ip, r3]
4000cd20:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000cd24:	9303      	str	r3, [sp, #12]
4000cd26:	4623      	mov	r3, r4
4000cd28:	f7f7 fea6 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000cd2c:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000cd30:	6038      	str	r0, [r7, #0]
4000cd32:	b990      	cbnz	r0, 4000cd5a <ddr3TipPbs+0xe06>
4000cd34:	f8d8 3000 	ldr.w	r3, [r8]
4000cd38:	4628      	mov	r0, r5
4000cd3a:	9600      	str	r6, [sp, #0]
4000cd3c:	4621      	mov	r1, r4
4000cd3e:	449b      	add	fp, r3
4000cd40:	9401      	str	r4, [sp, #4]
4000cd42:	011a      	lsls	r2, r3, #4
4000cd44:	3255      	adds	r2, #85	; 0x55
4000cd46:	9202      	str	r2, [sp, #8]
4000cd48:	f81c 300b 	ldrb.w	r3, [ip, fp]
4000cd4c:	4622      	mov	r2, r4
4000cd4e:	9303      	str	r3, [sp, #12]
4000cd50:	4623      	mov	r3, r4
4000cd52:	f7f7 fe91 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000cd56:	6038      	str	r0, [r7, #0]
4000cd58:	b160      	cbz	r0, 4000cd74 <ddr3TipPbs+0xe20>
4000cd5a:	f7fe ffff 	bl	4000bd5c <gtBreakOnFail>
4000cd5e:	6838      	ldr	r0, [r7, #0]
4000cd60:	e098      	b.n	4000ce94 <ddr3TipPbs+0xf40>
4000cd62:	ebc7 070b 	rsb	r7, r7, fp
4000cd66:	4a25      	ldr	r2, [pc, #148]	; (4000cdfc <ddr3TipPbs+0xea8>)
4000cd68:	eb03 0386 	add.w	r3, r3, r6, lsl #2
4000cd6c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
4000cd70:	107f      	asrs	r7, r7, #1
4000cd72:	54d7      	strb	r7, [r2, r3]
4000cd74:	4811      	ldr	r0, [pc, #68]	; (4000cdbc <ddr3TipPbs+0xe68>)
4000cd76:	7803      	ldrb	r3, [r0, #0]
4000cd78:	2b02      	cmp	r3, #2
4000cd7a:	d809      	bhi.n	4000cd90 <ddr3TipPbs+0xe3c>
4000cd7c:	4b12      	ldr	r3, [pc, #72]	; (4000cdc8 <ddr3TipPbs+0xe74>)
4000cd7e:	4649      	mov	r1, r9
4000cd80:	481f      	ldr	r0, [pc, #124]	; (4000ce00 <ddr3TipPbs+0xeac>)
4000cd82:	5cf2      	ldrb	r2, [r6, r3]
4000cd84:	4b0b      	ldr	r3, [pc, #44]	; (4000cdb4 <ddr3TipPbs+0xe60>)
4000cd86:	5cf3      	ldrb	r3, [r6, r3]
4000cd88:	1ad2      	subs	r2, r2, r3
4000cd8a:	434a      	muls	r2, r1
4000cd8c:	f001 fb2a 	bl	4000e3e4 <mvPrintf>
4000cd90:	3601      	adds	r6, #1
4000cd92:	f10a 0a08 	add.w	sl, sl, #8
4000cd96:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
4000cd9a:	454e      	cmp	r6, r9
4000cd9c:	f4ff af0a 	bcc.w	4000cbb4 <ddr3TipPbs+0xc60>
4000cda0:	4b18      	ldr	r3, [pc, #96]	; (4000ce04 <ddr3TipPbs+0xeb0>)
4000cda2:	2c01      	cmp	r4, #1
4000cda4:	681a      	ldr	r2, [r3, #0]
4000cda6:	ea4f 0282 	mov.w	r2, r2, lsl #2
4000cdaa:	d12d      	bne.n	4000ce08 <ddr3TipPbs+0xeb4>
4000cdac:	3203      	adds	r2, #3
4000cdae:	e02c      	b.n	4000ce0a <ddr3TipPbs+0xeb6>
4000cdb0:	400208a4 	andmi	r0, r2, r4, lsr #17
4000cdb4:	400208a9 	andmi	r0, r2, r9, lsr #17
4000cdb8:	4002096d 	andmi	r0, r2, sp, ror #18
4000cdbc:	40014174 	andmi	r4, r1, r4, ror r1
4000cdc0:	4001122c 	andmi	r1, r1, ip, lsr #4
4000cdc4:	400205b8 			; <UNDEFINED> instruction: 0x400205b8
4000cdc8:	4002089a 	mulmi	r2, sl, r8
4000cdcc:	40020909 	andmi	r0, r2, r9, lsl #18
4000cdd0:	40011243 	andmi	r1, r1, r3, asr #4
4000cdd4:	400205d8 	ldrdmi	r0, [r2], -r8
4000cdd8:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>
4000cddc:	40011260 	andmi	r1, r1, r0, ror #4
4000cde0:	40020960 	andmi	r0, r2, r0, ror #18
4000cde4:	40011296 	mulmi	r1, r6, r2
4000cde8:	400112b3 			; <UNDEFINED> instruction: 0x400112b3
4000cdec:	40020868 	andmi	r0, r2, r8, ror #16
4000cdf0:	400208ae 	andmi	r0, r2, lr, lsr #17
4000cdf4:	40020895 	mulmi	r2, r5, r8
4000cdf8:	4002086d 	andmi	r0, r2, sp, ror #16
4000cdfc:	400208b3 			; <UNDEFINED> instruction: 0x400208b3
4000ce00:	400112c3 	andmi	r1, r1, r3, asr #5
4000ce04:	40020968 	andmi	r0, r2, r8, ror #18
4000ce08:	3201      	adds	r2, #1
4000ce0a:	4628      	mov	r0, r5
4000ce0c:	4925      	ldr	r1, [pc, #148]	; (4000cea4 <ddr3TipPbs+0xf50>)
4000ce0e:	f7f5 ff83 	bl	40002d18 <mvHwsDdr3TipWriteAdllValue>
4000ce12:	4b25      	ldr	r3, [pc, #148]	; (4000cea8 <ddr3TipPbs+0xf54>)
4000ce14:	681b      	ldr	r3, [r3, #0]
4000ce16:	781b      	ldrb	r3, [r3, #0]
4000ce18:	07db      	lsls	r3, r3, #31
4000ce1a:	d50e      	bpl.n	4000ce3a <ddr3TipPbs+0xee6>
4000ce1c:	9b19      	ldr	r3, [sp, #100]	; 0x64
4000ce1e:	2100      	movs	r1, #0
4000ce20:	4628      	mov	r0, r5
4000ce22:	4c22      	ldr	r4, [pc, #136]	; (4000ceac <ddr3TipPbs+0xf58>)
4000ce24:	460a      	mov	r2, r1
4000ce26:	9300      	str	r3, [sp, #0]
4000ce28:	f04f 33ff 	mov.w	r3, #4294967295
4000ce2c:	9301      	str	r3, [sp, #4]
4000ce2e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000ce32:	f7f7 f9e5 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000ce36:	6020      	str	r0, [r4, #0]
4000ce38:	b980      	cbnz	r0, 4000ce5c <ddr3TipPbs+0xf08>
4000ce3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
4000ce3e:	f04f 34ff 	mov.w	r4, #4294967295
4000ce42:	4628      	mov	r0, r5
4000ce44:	e88d 0018 	stmia.w	sp, {r3, r4}
4000ce48:	2101      	movs	r1, #1
4000ce4a:	f241 03fc 	movw	r3, #4348	; 0x10fc
4000ce4e:	2200      	movs	r2, #0
4000ce50:	4c16      	ldr	r4, [pc, #88]	; (4000ceac <ddr3TipPbs+0xf58>)
4000ce52:	f7f7 f9d5 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000ce56:	4603      	mov	r3, r0
4000ce58:	6020      	str	r0, [r4, #0]
4000ce5a:	b118      	cbz	r0, 4000ce64 <ddr3TipPbs+0xf10>
4000ce5c:	f7fe ff7e 	bl	4000bd5c <gtBreakOnFail>
4000ce60:	6820      	ldr	r0, [r4, #0]
4000ce62:	e017      	b.n	4000ce94 <ddr3TipPbs+0xf40>
4000ce64:	4a10      	ldr	r2, [pc, #64]	; (4000cea8 <ddr3TipPbs+0xf54>)
4000ce66:	6812      	ldr	r2, [r2, #0]
4000ce68:	7810      	ldrb	r0, [r2, #0]
4000ce6a:	f010 0001 	ands.w	r0, r0, #1
4000ce6e:	d011      	beq.n	4000ce94 <ddr3TipPbs+0xf40>
4000ce70:	490f      	ldr	r1, [pc, #60]	; (4000ceb0 <ddr3TipPbs+0xf5c>)
4000ce72:	e009      	b.n	4000ce88 <ddr3TipPbs+0xf34>
4000ce74:	f892 005c 	ldrb.w	r0, [r2, #92]	; 0x5c
4000ce78:	fa40 f003 	asr.w	r0, r0, r3
4000ce7c:	07c0      	lsls	r0, r0, #31
4000ce7e:	d502      	bpl.n	4000ce86 <ddr3TipPbs+0xf32>
4000ce80:	5c58      	ldrb	r0, [r3, r1]
4000ce82:	2801      	cmp	r0, #1
4000ce84:	d006      	beq.n	4000ce94 <ddr3TipPbs+0xf40>
4000ce86:	3301      	adds	r3, #1
4000ce88:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
4000ce8a:	42b3      	cmp	r3, r6
4000ce8c:	d3f2      	bcc.n	4000ce74 <ddr3TipPbs+0xf20>
4000ce8e:	2000      	movs	r0, #0
4000ce90:	e000      	b.n	4000ce94 <ddr3TipPbs+0xf40>
4000ce92:	2001      	movs	r0, #1
4000ce94:	b01b      	add	sp, #108	; 0x6c
4000ce96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000ce9a:	780e      	ldrb	r6, [r1, #0]
4000ce9c:	07f6      	lsls	r6, r6, #31
4000ce9e:	f57f ac17 	bpl.w	4000c6d0 <ddr3TipPbs+0x77c>
4000cea2:	e413      	b.n	4000c6cc <ddr3TipPbs+0x778>
4000cea4:	400208c8 	andmi	r0, r2, r8, asr #17
4000cea8:	400205d8 	ldrdmi	r0, [r2], -r8
4000ceac:	40020868 	andmi	r0, r2, r8, ror #16
4000ceb0:	4002089f 	mulmi	r2, pc, r8	; <UNPREDICTABLE>

Disassembly of section .text.ddr3TipPbsTx:

4000ceb4 <ddr3TipPbsTx>:
ddr3TipPbsTx():
4000ceb4:	2100      	movs	r1, #0
4000ceb6:	f7ff b84d 	b.w	4000bf54 <ddr3TipPbs>

Disassembly of section .text.ddr3TipPbsRx:

4000ceba <ddr3TipPbsRx>:
ddr3TipPbsRx():
4000ceba:	2101      	movs	r1, #1
4000cebc:	f7ff b84a 	b.w	4000bf54 <ddr3TipPbs>

Disassembly of section .text.ddr3TipCentralization:

4000cec0 <ddr3TipCentralization>:
ddr3TipCentralization():
4000cec0:	4b5c      	ldr	r3, [pc, #368]	; (4000d034 <ddr3TipCentralization+0x174>)
4000cec2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000cec6:	4682      	mov	sl, r0
4000cec8:	b0ab      	sub	sp, #172	; 0xac
4000ceca:	7818      	ldrb	r0, [r3, #0]
4000cecc:	4689      	mov	r9, r1
4000cece:	f7f5 fd15 	bl	400028fc <ddr3TipGetResultPtr>
4000ced2:	2102      	movs	r1, #2
4000ced4:	f1b9 0f00 	cmp.w	r9, #0
4000ced8:	bf0c      	ite	eq
4000ceda:	2740      	moveq	r7, #64	; 0x40
4000cedc:	2700      	movne	r7, #0
4000cede:	9714      	str	r7, [sp, #80]	; 0x50
4000cee0:	9016      	str	r0, [sp, #88]	; 0x58
4000cee2:	4650      	mov	r0, sl
4000cee4:	f7fe f8a2 	bl	4000b02c <ddr3TipDevAttrGet>
4000cee8:	4b53      	ldr	r3, [pc, #332]	; (4000d038 <ddr3TipCentralization+0x178>)
4000ceea:	681b      	ldr	r3, [r3, #0]
4000ceec:	781b      	ldrb	r3, [r3, #0]
4000ceee:	07da      	lsls	r2, r3, #31
4000cef0:	4604      	mov	r4, r0
4000cef2:	d51e      	bpl.n	4000cf32 <ddr3TipCentralization+0x72>
4000cef4:	2100      	movs	r1, #0
4000cef6:	ab28      	add	r3, sp, #160	; 0xa0
4000cef8:	4650      	mov	r0, sl
4000cefa:	9300      	str	r3, [sp, #0]
4000cefc:	460a      	mov	r2, r1
4000cefe:	f04f 33ff 	mov.w	r3, #4294967295
4000cf02:	9301      	str	r3, [sp, #4]
4000cf04:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000cf08:	f7f7 fc24 	bl	40004754 <mvHwsDdr3TipIFRead>
4000cf0c:	4d4b      	ldr	r5, [pc, #300]	; (4000d03c <ddr3TipCentralization+0x17c>)
4000cf0e:	4601      	mov	r1, r0
4000cf10:	6028      	str	r0, [r5, #0]
4000cf12:	b950      	cbnz	r0, 4000cf2a <ddr3TipCentralization+0x6a>
4000cf14:	2308      	movs	r3, #8
4000cf16:	4650      	mov	r0, sl
4000cf18:	9300      	str	r3, [sp, #0]
4000cf1a:	460a      	mov	r2, r1
4000cf1c:	9301      	str	r3, [sp, #4]
4000cf1e:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000cf22:	f7f7 f96d 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000cf26:	6028      	str	r0, [r5, #0]
4000cf28:	b118      	cbz	r0, 4000cf32 <ddr3TipCentralization+0x72>
4000cf2a:	f7fe ff17 	bl	4000bd5c <gtBreakOnFail>
4000cf2e:	6828      	ldr	r0, [r5, #0]
4000cf30:	e38f      	b.n	4000d652 <ddr3TipCentralization+0x792>
4000cf32:	4b43      	ldr	r3, [pc, #268]	; (4000d040 <ddr3TipCentralization+0x180>)
4000cf34:	681b      	ldr	r3, [r3, #0]
4000cf36:	009b      	lsls	r3, r3, #2
4000cf38:	f1b9 0f00 	cmp.w	r9, #0
4000cf3c:	d108      	bne.n	4000cf50 <ddr3TipCentralization+0x90>
4000cf3e:	3301      	adds	r3, #1
4000cf40:	f04f 0840 	mov.w	r8, #64	; 0x40
4000cf44:	9319      	str	r3, [sp, #100]	; 0x64
4000cf46:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
4000cf4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
4000cf4e:	e007      	b.n	4000cf60 <ddr3TipCentralization+0xa0>
4000cf50:	3303      	adds	r3, #3
4000cf52:	f04f 0c20 	mov.w	ip, #32
4000cf56:	2701      	movs	r7, #1
4000cf58:	9319      	str	r3, [sp, #100]	; 0x64
4000cf5a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
4000cf5e:	9713      	str	r7, [sp, #76]	; 0x4c
4000cf60:	4b35      	ldr	r3, [pc, #212]	; (4000d038 <ddr3TipCentralization+0x178>)
4000cf62:	b2e4      	uxtb	r4, r4
4000cf64:	9417      	str	r4, [sp, #92]	; 0x5c
4000cf66:	6819      	ldr	r1, [r3, #0]
4000cf68:	780b      	ldrb	r3, [r1, #0]
4000cf6a:	07db      	lsls	r3, r3, #31
4000cf6c:	d51f      	bpl.n	4000cfae <ddr3TipCentralization+0xee>
4000cf6e:	2205      	movs	r2, #5
4000cf70:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
4000cf74:	4d33      	ldr	r5, [pc, #204]	; (4000d044 <ddr3TipCentralization+0x184>)
4000cf76:	2300      	movs	r3, #0
4000cf78:	fb02 f209 	mul.w	r2, r2, r9
4000cf7c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000cf80:	4831      	ldr	r0, [pc, #196]	; (4000d048 <ddr3TipCentralization+0x188>)
4000cf82:	f108 34ff 	add.w	r4, r8, #4294967295
4000cf86:	4e31      	ldr	r6, [pc, #196]	; (4000d04c <ddr3TipCentralization+0x18c>)
4000cf88:	4464      	add	r4, ip
4000cf8a:	1955      	adds	r5, r2, r5
4000cf8c:	1812      	adds	r2, r2, r0
4000cf8e:	e00a      	b.n	4000cfa6 <ddr3TipCentralization+0xe6>
4000cf90:	f891 005c 	ldrb.w	r0, [r1, #92]	; 0x5c
4000cf94:	fa40 f003 	asr.w	r0, r0, r3
4000cf98:	07c7      	lsls	r7, r0, #31
4000cf9a:	d503      	bpl.n	4000cfa4 <ddr3TipCentralization+0xe4>
4000cf9c:	2000      	movs	r0, #0
4000cf9e:	54ec      	strb	r4, [r5, r3]
4000cfa0:	5598      	strb	r0, [r3, r6]
4000cfa2:	54d0      	strb	r0, [r2, r3]
4000cfa4:	3301      	adds	r3, #1
4000cfa6:	9f17      	ldr	r7, [sp, #92]	; 0x5c
4000cfa8:	b2d8      	uxtb	r0, r3
4000cfaa:	42b8      	cmp	r0, r7
4000cfac:	d3f0      	bcc.n	4000cf90 <ddr3TipCentralization+0xd0>
4000cfae:	4b28      	ldr	r3, [pc, #160]	; (4000d050 <ddr3TipCentralization+0x190>)
4000cfb0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
4000cfb4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
4000cfb8:	681e      	ldr	r6, [r3, #0]
4000cfba:	e1ff      	b.n	4000d3bc <ddr3TipCentralization+0x4fc>
4000cfbc:	9f10      	ldr	r7, [sp, #64]	; 0x40
4000cfbe:	2200      	movs	r2, #0
4000cfc0:	4b1d      	ldr	r3, [pc, #116]	; (4000d038 <ddr3TipCentralization+0x178>)
4000cfc2:	2101      	movs	r1, #1
4000cfc4:	3f01      	subs	r7, #1
4000cfc6:	970f      	str	r7, [sp, #60]	; 0x3c
4000cfc8:	9f13      	ldr	r7, [sp, #76]	; 0x4c
4000cfca:	9200      	str	r2, [sp, #0]
4000cfcc:	9201      	str	r2, [sp, #4]
4000cfce:	9202      	str	r2, [sp, #8]
4000cfd0:	9203      	str	r2, [sp, #12]
4000cfd2:	9704      	str	r7, [sp, #16]
4000cfd4:	681b      	ldr	r3, [r3, #0]
4000cfd6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
4000cfd8:	9811      	ldr	r0, [sp, #68]	; 0x44
4000cfda:	781b      	ldrb	r3, [r3, #0]
4000cfdc:	9206      	str	r2, [sp, #24]
4000cfde:	9707      	str	r7, [sp, #28]
4000cfe0:	9305      	str	r3, [sp, #20]
4000cfe2:	b2f3      	uxtb	r3, r6
4000cfe4:	9309      	str	r3, [sp, #36]	; 0x24
4000cfe6:	2302      	movs	r3, #2
4000cfe8:	930a      	str	r3, [sp, #40]	; 0x28
4000cfea:	ab29      	add	r3, sp, #164	; 0xa4
4000cfec:	930d      	str	r3, [sp, #52]	; 0x34
4000cfee:	460b      	mov	r3, r1
4000cff0:	9708      	str	r7, [sp, #32]
4000cff2:	4637      	mov	r7, r6
4000cff4:	920b      	str	r2, [sp, #44]	; 0x2c
4000cff6:	920c      	str	r2, [sp, #48]	; 0x30
4000cff8:	f7fb f9fa 	bl	400083f0 <ddr3TipIpTrainingWrapper>
4000cffc:	4b15      	ldr	r3, [pc, #84]	; (4000d054 <ddr3TipCentralization+0x194>)
4000cffe:	9812      	ldr	r0, [sp, #72]	; 0x48
4000d000:	4a12      	ldr	r2, [pc, #72]	; (4000d04c <ddr3TipCentralization+0x18c>)
4000d002:	681d      	ldr	r5, [r3, #0]
4000d004:	2305      	movs	r3, #5
4000d006:	eb00 0b05 	add.w	fp, r0, r5
4000d00a:	fb03 2905 	mla	r9, r3, r5, r2
4000d00e:	fb03 fb0b 	mul.w	fp, r3, fp
4000d012:	4b0c      	ldr	r3, [pc, #48]	; (4000d044 <ddr3TipCentralization+0x184>)
4000d014:	eb0b 0a03 	add.w	sl, fp, r3
4000d018:	4b0b      	ldr	r3, [pc, #44]	; (4000d048 <ddr3TipCentralization+0x188>)
4000d01a:	449b      	add	fp, r3
4000d01c:	e1c8      	b.n	4000d3b0 <ddr3TipCentralization+0x4f0>
4000d01e:	4b06      	ldr	r3, [pc, #24]	; (4000d038 <ddr3TipCentralization+0x178>)
4000d020:	681a      	ldr	r2, [r3, #0]
4000d022:	7812      	ldrb	r2, [r2, #0]
4000d024:	fa42 f205 	asr.w	r2, r2, r5
4000d028:	07d6      	lsls	r6, r2, #31
4000d02a:	f140 81ba 	bpl.w	4000d3a2 <ddr3TipCentralization+0x4e2>
4000d02e:	2400      	movs	r4, #0
4000d030:	4e09      	ldr	r6, [pc, #36]	; (4000d058 <ddr3TipCentralization+0x198>)
4000d032:	e1ad      	b.n	4000d390 <ddr3TipCentralization+0x4d0>
4000d034:	4002096d 	andmi	r0, r2, sp, ror #18
4000d038:	400205d8 	ldrdmi	r0, [r2], -r8
4000d03c:	40020868 	andmi	r0, r2, r8, ror #16
4000d040:	40020968 	andmi	r0, r2, r8, ror #18
4000d044:	4002093b 	andmi	r0, r2, fp, lsr r9
4000d048:	40020931 	andmi	r0, r2, r1, lsr r9
4000d04c:	40020945 	andmi	r0, r2, r5, asr #18
4000d050:	40014b10 	andmi	r4, r1, r0, lsl fp
4000d054:	400209d8 	ldrdmi	r0, [r2], -r8
4000d058:	4001416d 	andmi	r4, r1, sp, ror #2
4000d05c:	49ac      	ldr	r1, [pc, #688]	; (4000d310 <ddr3TipCentralization+0x450>)
4000d05e:	680b      	ldr	r3, [r1, #0]
4000d060:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d064:	fa43 f304 	asr.w	r3, r3, r4
4000d068:	07d8      	lsls	r0, r3, #31
4000d06a:	f140 8190 	bpl.w	4000d38e <ddr3TipCentralization+0x4ce>
4000d06e:	f04f 0c02 	mov.w	ip, #2
4000d072:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
4000d076:	f04f 0800 	mov.w	r8, #0
4000d07a:	46b9      	mov	r9, r7
4000d07c:	4627      	mov	r7, r4
4000d07e:	4664      	mov	r4, ip
4000d080:	9b13      	ldr	r3, [sp, #76]	; 0x4c
4000d082:	ea4f 0c88 	mov.w	ip, r8, lsl #2
4000d086:	f10d 0e94 	add.w	lr, sp, #148	; 0x94
4000d08a:	2280      	movs	r2, #128	; 0x80
4000d08c:	4629      	mov	r1, r5
4000d08e:	e88d 0104 	stmia.w	sp, {r2, r8}
4000d092:	9302      	str	r3, [sp, #8]
4000d094:	2200      	movs	r2, #0
4000d096:	eb0e 030c 	add.w	r3, lr, ip
4000d09a:	9811      	ldr	r0, [sp, #68]	; 0x44
4000d09c:	9306      	str	r3, [sp, #24]
4000d09e:	2301      	movs	r3, #1
4000d0a0:	9307      	str	r3, [sp, #28]
4000d0a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
4000d0a4:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d0a8:	9203      	str	r2, [sp, #12]
4000d0aa:	9204      	str	r2, [sp, #16]
4000d0ac:	9205      	str	r2, [sp, #20]
4000d0ae:	9208      	str	r2, [sp, #32]
4000d0b0:	9209      	str	r2, [sp, #36]	; 0x24
4000d0b2:	f7fa fd3d 	bl	40007b30 <ddr3TipReadTrainingResult>
4000d0b6:	4997      	ldr	r1, [pc, #604]	; (4000d314 <ddr3TipCentralization+0x454>)
4000d0b8:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d0bc:	6008      	str	r0, [r1, #0]
4000d0be:	2800      	cmp	r0, #0
4000d0c0:	f040 8255 	bne.w	4000d56e <ddr3TipCentralization+0x6ae>
4000d0c4:	7833      	ldrb	r3, [r6, #0]
4000d0c6:	2b02      	cmp	r3, #2
4000d0c8:	d821      	bhi.n	4000d10e <ddr3TipCentralization+0x24e>
4000d0ca:	aa2a      	add	r2, sp, #168	; 0xa8
4000d0cc:	4992      	ldr	r1, [pc, #584]	; (4000d318 <ddr3TipCentralization+0x458>)
4000d0ce:	eb02 030c 	add.w	r3, r2, ip
4000d0d2:	f8df c270 	ldr.w	ip, [pc, #624]	; 4000d344 <ddr3TipCentralization+0x484>
4000d0d6:	4891      	ldr	r0, [pc, #580]	; (4000d31c <ddr3TipCentralization+0x45c>)
4000d0d8:	f853 3c14 	ldr.w	r3, [r3, #-20]
4000d0dc:	9700      	str	r7, [sp, #0]
4000d0de:	681a      	ldr	r2, [r3, #0]
4000d0e0:	9201      	str	r2, [sp, #4]
4000d0e2:	685a      	ldr	r2, [r3, #4]
4000d0e4:	9202      	str	r2, [sp, #8]
4000d0e6:	689a      	ldr	r2, [r3, #8]
4000d0e8:	9203      	str	r2, [sp, #12]
4000d0ea:	68da      	ldr	r2, [r3, #12]
4000d0ec:	9204      	str	r2, [sp, #16]
4000d0ee:	691a      	ldr	r2, [r3, #16]
4000d0f0:	9205      	str	r2, [sp, #20]
4000d0f2:	695a      	ldr	r2, [r3, #20]
4000d0f4:	9206      	str	r2, [sp, #24]
4000d0f6:	699a      	ldr	r2, [r3, #24]
4000d0f8:	9207      	str	r2, [sp, #28]
4000d0fa:	464a      	mov	r2, r9
4000d0fc:	69db      	ldr	r3, [r3, #28]
4000d0fe:	9308      	str	r3, [sp, #32]
4000d100:	9b12      	ldr	r3, [sp, #72]	; 0x48
4000d102:	2b00      	cmp	r3, #0
4000d104:	bf08      	it	eq
4000d106:	4661      	moveq	r1, ip
4000d108:	462b      	mov	r3, r5
4000d10a:	f001 f96b 	bl	4000e3e4 <mvPrintf>
4000d10e:	f108 0801 	add.w	r8, r8, #1
4000d112:	3c01      	subs	r4, #1
4000d114:	fa5f f888 	uxtb.w	r8, r8
4000d118:	d1b2      	bne.n	4000d080 <ddr3TipCentralization+0x1c0>
4000d11a:	46a4      	mov	ip, r4
4000d11c:	463c      	mov	r4, r7
4000d11e:	464f      	mov	r7, r9
4000d120:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
4000d124:	46e0      	mov	r8, ip
4000d126:	9b25      	ldr	r3, [sp, #148]	; 0x94
4000d128:	a921      	add	r1, sp, #132	; 0x84
4000d12a:	a823      	add	r0, sp, #140	; 0x8c
4000d12c:	f813 2028 	ldrb.w	r2, [r3, r8, lsl #2]
4000d130:	ab1f      	add	r3, sp, #124	; 0x7c
4000d132:	f808 2003 	strb.w	r2, [r8, r3]
4000d136:	9b26      	ldr	r3, [sp, #152]	; 0x98
4000d138:	f813 3028 	ldrb.w	r3, [r3, r8, lsl #2]
4000d13c:	f808 3001 	strb.w	r3, [r8, r1]
4000d140:	1c59      	adds	r1, r3, #1
4000d142:	1a89      	subs	r1, r1, r2
4000d144:	b2c9      	uxtb	r1, r1
4000d146:	f808 1000 	strb.w	r1, [r8, r0]
4000d14a:	7830      	ldrb	r0, [r6, #0]
4000d14c:	2801      	cmp	r0, #1
4000d14e:	d80a      	bhi.n	4000d166 <ddr3TipCentralization+0x2a6>
4000d150:	9201      	str	r2, [sp, #4]
4000d152:	4a73      	ldr	r2, [pc, #460]	; (4000d320 <ddr3TipCentralization+0x460>)
4000d154:	9302      	str	r3, [sp, #8]
4000d156:	462b      	mov	r3, r5
4000d158:	9400      	str	r4, [sp, #0]
4000d15a:	9103      	str	r1, [sp, #12]
4000d15c:	4871      	ldr	r0, [pc, #452]	; (4000d324 <ddr3TipCentralization+0x464>)
4000d15e:	6811      	ldr	r1, [r2, #0]
4000d160:	463a      	mov	r2, r7
4000d162:	f001 f93f 	bl	4000e3e4 <mvPrintf>
4000d166:	f108 0801 	add.w	r8, r8, #1
4000d16a:	f1b8 0f08 	cmp.w	r8, #8
4000d16e:	d1da      	bne.n	4000d126 <ddr3TipCentralization+0x266>
4000d170:	9825      	ldr	r0, [sp, #148]	; 0x94
4000d172:	2100      	movs	r1, #0
4000d174:	f7fa fa04 	bl	40007580 <ddr3TipIsPupLock>
4000d178:	b170      	cbz	r0, 4000d198 <ddr3TipCentralization+0x2d8>
4000d17a:	9826      	ldr	r0, [sp, #152]	; 0x98
4000d17c:	2100      	movs	r1, #0
4000d17e:	f7fa f9ff 	bl	40007580 <ddr3TipIsPupLock>
4000d182:	b148      	cbz	r0, 4000d198 <ddr3TipCentralization+0x2d8>
4000d184:	7833      	ldrb	r3, [r6, #0]
4000d186:	2b02      	cmp	r3, #2
4000d188:	d848      	bhi.n	4000d21c <ddr3TipCentralization+0x35c>
4000d18a:	4867      	ldr	r0, [pc, #412]	; (4000d328 <ddr3TipCentralization+0x468>)
4000d18c:	4639      	mov	r1, r7
4000d18e:	462a      	mov	r2, r5
4000d190:	4623      	mov	r3, r4
4000d192:	f001 f927 	bl	4000e3e4 <mvPrintf>
4000d196:	e041      	b.n	4000d21c <ddr3TipCentralization+0x35c>
4000d198:	7833      	ldrb	r3, [r6, #0]
4000d19a:	2b02      	cmp	r3, #2
4000d19c:	d805      	bhi.n	4000d1aa <ddr3TipCentralization+0x2ea>
4000d19e:	4863      	ldr	r0, [pc, #396]	; (4000d32c <ddr3TipCentralization+0x46c>)
4000d1a0:	4639      	mov	r1, r7
4000d1a2:	462a      	mov	r2, r5
4000d1a4:	4623      	mov	r3, r4
4000d1a6:	f001 f91d 	bl	4000e3e4 <mvPrintf>
4000d1aa:	f819 3004 	ldrb.w	r3, [r9, r4]
4000d1ae:	2b01      	cmp	r3, #1
4000d1b0:	d109      	bne.n	4000d1c6 <ddr3TipCentralization+0x306>
4000d1b2:	7833      	ldrb	r3, [r6, #0]
4000d1b4:	2b01      	cmp	r3, #1
4000d1b6:	f200 80ea 	bhi.w	4000d38e <ddr3TipCentralization+0x4ce>
4000d1ba:	485d      	ldr	r0, [pc, #372]	; (4000d330 <ddr3TipCentralization+0x470>)
4000d1bc:	4629      	mov	r1, r5
4000d1be:	4622      	mov	r2, r4
4000d1c0:	f001 f910 	bl	4000e3e4 <mvPrintf>
4000d1c4:	e0e3      	b.n	4000d38e <ddr3TipCentralization+0x4ce>
4000d1c6:	f04f 0800 	mov.w	r8, #0
4000d1ca:	ab1f      	add	r3, sp, #124	; 0x7c
4000d1cc:	f818 3003 	ldrb.w	r3, [r8, r3]
4000d1d0:	b173      	cbz	r3, 4000d1f0 <ddr3TipCentralization+0x330>
4000d1d2:	ab21      	add	r3, sp, #132	; 0x84
4000d1d4:	f818 2003 	ldrb.w	r2, [r8, r3]
4000d1d8:	b952      	cbnz	r2, 4000d1f0 <ddr3TipCentralization+0x330>
4000d1da:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d1de:	f10c 32ff 	add.w	r2, ip, #4294967295
4000d1e2:	f808 2003 	strb.w	r2, [r8, r3]
4000d1e6:	7833      	ldrb	r3, [r6, #0]
4000d1e8:	2b01      	cmp	r3, #1
4000d1ea:	d80d      	bhi.n	4000d208 <ddr3TipCentralization+0x348>
4000d1ec:	4851      	ldr	r0, [pc, #324]	; (4000d334 <ddr3TipCentralization+0x474>)
4000d1ee:	e006      	b.n	4000d1fe <ddr3TipCentralization+0x33e>
4000d1f0:	7833      	ldrb	r3, [r6, #0]
4000d1f2:	2001      	movs	r0, #1
4000d1f4:	f809 0004 	strb.w	r0, [r9, r4]
4000d1f8:	2b01      	cmp	r3, #1
4000d1fa:	d805      	bhi.n	4000d208 <ddr3TipCentralization+0x348>
4000d1fc:	484e      	ldr	r0, [pc, #312]	; (4000d338 <ddr3TipCentralization+0x478>)
4000d1fe:	4629      	mov	r1, r5
4000d200:	4622      	mov	r2, r4
4000d202:	4643      	mov	r3, r8
4000d204:	f001 f8ee 	bl	4000e3e4 <mvPrintf>
4000d208:	f108 0801 	add.w	r8, r8, #1
4000d20c:	f1b8 0f08 	cmp.w	r8, #8
4000d210:	d1db      	bne.n	4000d1ca <ddr3TipCentralization+0x30a>
4000d212:	f819 3004 	ldrb.w	r3, [r9, r4]
4000d216:	2b01      	cmp	r3, #1
4000d218:	f000 80b9 	beq.w	4000d38e <ddr3TipCentralization+0x4ce>
4000d21c:	a823      	add	r0, sp, #140	; 0x8c
4000d21e:	f7fa f9c0 	bl	400075a2 <ddr3TipGetBufMin>
4000d222:	4680      	mov	r8, r0
4000d224:	a821      	add	r0, sp, #132	; 0x84
4000d226:	f7fa f9bc 	bl	400075a2 <ddr3TipGetBufMin>
4000d22a:	9015      	str	r0, [sp, #84]	; 0x54
4000d22c:	a81f      	add	r0, sp, #124	; 0x7c
4000d22e:	f7fa f9c3 	bl	400075b8 <ddr3TipGetBufMax>
4000d232:	9018      	str	r0, [sp, #96]	; 0x60
4000d234:	a81f      	add	r0, sp, #124	; 0x7c
4000d236:	f7fa f9bf 	bl	400075b8 <ddr3TipGetBufMax>
4000d23a:	901a      	str	r0, [sp, #104]	; 0x68
4000d23c:	a81f      	add	r0, sp, #124	; 0x7c
4000d23e:	f7fa f9b0 	bl	400075a2 <ddr3TipGetBufMin>
4000d242:	901b      	str	r0, [sp, #108]	; 0x6c
4000d244:	a821      	add	r0, sp, #132	; 0x84
4000d246:	f7fa f9b7 	bl	400075b8 <ddr3TipGetBufMax>
4000d24a:	901c      	str	r0, [sp, #112]	; 0x70
4000d24c:	a821      	add	r0, sp, #132	; 0x84
4000d24e:	f7fa f9a8 	bl	400075a2 <ddr3TipGetBufMin>
4000d252:	901d      	str	r0, [sp, #116]	; 0x74
4000d254:	a821      	add	r0, sp, #132	; 0x84
4000d256:	f7fa f9a4 	bl	400075a2 <ddr3TipGetBufMin>
4000d25a:	4684      	mov	ip, r0
4000d25c:	a81f      	add	r0, sp, #124	; 0x7c
4000d25e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d262:	f7fa f9a9 	bl	400075b8 <ddr3TipGetBufMax>
4000d266:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d26a:	f81a 3004 	ldrb.w	r3, [sl, r4]
4000d26e:	f81b 2004 	ldrb.w	r2, [fp, r4]
4000d272:	7831      	ldrb	r1, [r6, #0]
4000d274:	459c      	cmp	ip, r3
4000d276:	bf38      	it	cc
4000d278:	4663      	movcc	r3, ip
4000d27a:	b2db      	uxtb	r3, r3
4000d27c:	f80a 3004 	strb.w	r3, [sl, r4]
4000d280:	4290      	cmp	r0, r2
4000d282:	bf28      	it	cs
4000d284:	4602      	movcs	r2, r0
4000d286:	2902      	cmp	r1, #2
4000d288:	b2d2      	uxtb	r2, r2
4000d28a:	f80b 2004 	strb.w	r2, [fp, r4]
4000d28e:	d82a      	bhi.n	4000d2e6 <ddr3TipCentralization+0x426>
4000d290:	f8dd e054 	ldr.w	lr, [sp, #84]	; 0x54
4000d294:	f8cd 8000 	str.w	r8, [sp]
4000d298:	f10e 0101 	add.w	r1, lr, #1
4000d29c:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
4000d2a0:	9005      	str	r0, [sp, #20]
4000d2a2:	ebce 0101 	rsb	r1, lr, r1
4000d2a6:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
4000d2aa:	9207      	str	r2, [sp, #28]
4000d2ac:	462a      	mov	r2, r5
4000d2ae:	b2c9      	uxtb	r1, r1
4000d2b0:	9101      	str	r1, [sp, #4]
4000d2b2:	ebc1 0108 	rsb	r1, r1, r8
4000d2b6:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
4000d2ba:	9308      	str	r3, [sp, #32]
4000d2bc:	4623      	mov	r3, r4
4000d2be:	b2c9      	uxtb	r1, r1
4000d2c0:	9102      	str	r1, [sp, #8]
4000d2c2:	ebce 0108 	rsb	r1, lr, r8
4000d2c6:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
4000d2ca:	f8dd e074 	ldr.w	lr, [sp, #116]	; 0x74
4000d2ce:	b2c9      	uxtb	r1, r1
4000d2d0:	9103      	str	r1, [sp, #12]
4000d2d2:	ebce 0108 	rsb	r1, lr, r8
4000d2d6:	4819      	ldr	r0, [pc, #100]	; (4000d33c <ddr3TipCentralization+0x47c>)
4000d2d8:	f8cd c018 	str.w	ip, [sp, #24]
4000d2dc:	b2c9      	uxtb	r1, r1
4000d2de:	9104      	str	r1, [sp, #16]
4000d2e0:	4639      	mov	r1, r7
4000d2e2:	f001 f87f 	bl	4000e3e4 <mvPrintf>
4000d2e6:	4b16      	ldr	r3, [pc, #88]	; (4000d340 <ddr3TipCentralization+0x480>)
4000d2e8:	681b      	ldr	r3, [r3, #0]
4000d2ea:	2b00      	cmp	r3, #0
4000d2ec:	d14f      	bne.n	4000d38e <ddr3TipCentralization+0x4ce>
4000d2ee:	f81b 2004 	ldrb.w	r2, [fp, r4]
4000d2f2:	f81a 3004 	ldrb.w	r3, [sl, r4]
4000d2f6:	1d51      	adds	r1, r2, #5
4000d2f8:	428b      	cmp	r3, r1
4000d2fa:	f340 81ad 	ble.w	4000d658 <ddr3TipCentralization+0x798>
4000d2fe:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
4000d302:	1c58      	adds	r0, r3, #1
4000d304:	eb02 0108 	add.w	r1, r2, r8
4000d308:	4288      	cmp	r0, r1
4000d30a:	db25      	blt.n	4000d358 <ddr3TipCentralization+0x498>
4000d30c:	e1a4      	b.n	4000d658 <ddr3TipCentralization+0x798>
4000d30e:	bf00      	nop
4000d310:	400205d8 	ldrdmi	r0, [r2], -r8
4000d314:	40020868 	andmi	r0, r2, r8, ror #16
4000d318:	4000f4dd 	ldrdmi	pc, [r0], -sp
4000d31c:	400112ef 	andmi	r1, r1, pc, ror #5
4000d320:	40020968 	andmi	r0, r2, r8, ror #18
4000d324:	40011335 	andmi	r1, r1, r5, lsr r3
4000d328:	40011387 	andmi	r1, r1, r7, lsl #7
4000d32c:	400113a9 	andmi	r1, r1, r9, lsr #7
4000d330:	400113ca 	andmi	r1, r1, sl, asr #7
4000d334:	400113e0 	andmi	r1, r1, r0, ror #7
4000d338:	40011403 	andmi	r1, r1, r3, lsl #8
4000d33c:	40011426 	andmi	r1, r1, r6, lsr #8
4000d340:	40020990 	mulmi	r2, r0, r9
4000d344:	4000f4da 	ldrdmi	pc, [r0], -sl
4000d348:	b933      	cbnz	r3, 4000d358 <ddr3TipCentralization+0x498>
4000d34a:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000d34c:	4282      	cmp	r2, r0
4000d34e:	f000 8187 	beq.w	4000d660 <ddr3TipCentralization+0x7a0>
4000d352:	4283      	cmp	r3, r0
4000d354:	f040 8184 	bne.w	4000d660 <ddr3TipCentralization+0x7a0>
4000d358:	7833      	ldrb	r3, [r6, #0]
4000d35a:	2b02      	cmp	r3, #2
4000d35c:	d817      	bhi.n	4000d38e <ddr3TipCentralization+0x4ce>
4000d35e:	48a8      	ldr	r0, [pc, #672]	; (4000d600 <ddr3TipCentralization+0x740>)
4000d360:	4639      	mov	r1, r7
4000d362:	462a      	mov	r2, r5
4000d364:	4623      	mov	r3, r4
4000d366:	f001 f83d 	bl	4000e3e4 <mvPrintf>
4000d36a:	e010      	b.n	4000d38e <ddr3TipCentralization+0x4ce>
4000d36c:	e88d 000c 	stmia.w	sp, {r2, r3}
4000d370:	4639      	mov	r1, r7
4000d372:	48a4      	ldr	r0, [pc, #656]	; (4000d604 <ddr3TipCentralization+0x744>)
4000d374:	462a      	mov	r2, r5
4000d376:	4623      	mov	r3, r4
4000d378:	f001 f834 	bl	4000e3e4 <mvPrintf>
4000d37c:	4ba2      	ldr	r3, [pc, #648]	; (4000d608 <ddr3TipCentralization+0x748>)
4000d37e:	2001      	movs	r0, #1
4000d380:	f809 0004 	strb.w	r0, [r9, r4]
4000d384:	681b      	ldr	r3, [r3, #0]
4000d386:	b913      	cbnz	r3, 4000d38e <ddr3TipCentralization+0x4ce>
4000d388:	9f16      	ldr	r7, [sp, #88]	; 0x58
4000d38a:	557b      	strb	r3, [r7, r5]
4000d38c:	e161      	b.n	4000d652 <ddr3TipCentralization+0x792>
4000d38e:	3401      	adds	r4, #1
4000d390:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4000d394:	fa5f f884 	uxtb.w	r8, r4
4000d398:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
4000d39c:	45e0      	cmp	r8, ip
4000d39e:	f4ff ae5d 	bcc.w	4000d05c <ddr3TipCentralization+0x19c>
4000d3a2:	3501      	adds	r5, #1
4000d3a4:	f109 0905 	add.w	r9, r9, #5
4000d3a8:	f10a 0a05 	add.w	sl, sl, #5
4000d3ac:	f10b 0b05 	add.w	fp, fp, #5
4000d3b0:	4b96      	ldr	r3, [pc, #600]	; (4000d60c <ddr3TipCentralization+0x74c>)
4000d3b2:	681b      	ldr	r3, [r3, #0]
4000d3b4:	429d      	cmp	r5, r3
4000d3b6:	f67f ae32 	bls.w	4000d01e <ddr3TipCentralization+0x15e>
4000d3ba:	1c7e      	adds	r6, r7, #1
4000d3bc:	4b94      	ldr	r3, [pc, #592]	; (4000d610 <ddr3TipCentralization+0x750>)
4000d3be:	681b      	ldr	r3, [r3, #0]
4000d3c0:	429e      	cmp	r6, r3
4000d3c2:	f67f adfb 	bls.w	4000cfbc <ddr3TipCentralization+0xfc>
4000d3c6:	4b93      	ldr	r3, [pc, #588]	; (4000d614 <ddr3TipCentralization+0x754>)
4000d3c8:	2000      	movs	r0, #0
4000d3ca:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
4000d3ce:	4f92      	ldr	r7, [pc, #584]	; (4000d618 <ddr3TipCentralization+0x758>)
4000d3d0:	681d      	ldr	r5, [r3, #0]
4000d3d2:	2305      	movs	r3, #5
4000d3d4:	4e91      	ldr	r6, [pc, #580]	; (4000d61c <ddr3TipCentralization+0x75c>)
4000d3d6:	eb09 0805 	add.w	r8, r9, r5
4000d3da:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
4000d3de:	fb03 7705 	mla	r7, r3, r5, r7
4000d3e2:	900f      	str	r0, [sp, #60]	; 0x3c
4000d3e4:	fb03 f808 	mul.w	r8, r3, r8
4000d3e8:	4b8d      	ldr	r3, [pc, #564]	; (4000d620 <ddr3TipCentralization+0x760>)
4000d3ea:	f8df b260 	ldr.w	fp, [pc, #608]	; 4000d64c <ddr3TipCentralization+0x78c>
4000d3ee:	4446      	add	r6, r8
4000d3f0:	4498      	add	r8, r3
4000d3f2:	e0e7      	b.n	4000d5c4 <ddr3TipCentralization+0x704>
4000d3f4:	498b      	ldr	r1, [pc, #556]	; (4000d624 <ddr3TipCentralization+0x764>)
4000d3f6:	680b      	ldr	r3, [r1, #0]
4000d3f8:	781b      	ldrb	r3, [r3, #0]
4000d3fa:	fa43 f305 	asr.w	r3, r3, r5
4000d3fe:	07d9      	lsls	r1, r3, #31
4000d400:	f140 80db 	bpl.w	4000d5ba <ddr3TipCentralization+0x6fa>
4000d404:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
4000d408:	2000      	movs	r0, #0
4000d40a:	2301      	movs	r3, #1
4000d40c:	900f      	str	r0, [sp, #60]	; 0x3c
4000d40e:	4604      	mov	r4, r0
4000d410:	f80c 3005 	strb.w	r3, [ip, r5]
4000d414:	e0c4      	b.n	4000d5a0 <ddr3TipCentralization+0x6e0>
4000d416:	4983      	ldr	r1, [pc, #524]	; (4000d624 <ddr3TipCentralization+0x764>)
4000d418:	680b      	ldr	r3, [r1, #0]
4000d41a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d41e:	fa43 f304 	asr.w	r3, r3, r4
4000d422:	07da      	lsls	r2, r3, #31
4000d424:	f140 80bb 	bpl.w	4000d59e <ddr3TipCentralization+0x6de>
4000d428:	5d3b      	ldrb	r3, [r7, r4]
4000d42a:	2b01      	cmp	r3, #1
4000d42c:	d02d      	beq.n	4000d48a <ddr3TipCentralization+0x5ca>
4000d42e:	4a7e      	ldr	r2, [pc, #504]	; (4000d628 <ddr3TipCentralization+0x768>)
4000d430:	6813      	ldr	r3, [r2, #0]
4000d432:	b9c3      	cbnz	r3, 4000d466 <ddr3TipCentralization+0x5a6>
4000d434:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d438:	5d33      	ldrb	r3, [r6, r4]
4000d43a:	f10c 32ff 	add.w	r2, ip, #4294967295
4000d43e:	4293      	cmp	r3, r2
4000d440:	d108      	bne.n	4000d454 <ddr3TipCentralization+0x594>
4000d442:	f818 2004 	ldrb.w	r2, [r8, r4]
4000d446:	1a9a      	subs	r2, r3, r2
4000d448:	2a05      	cmp	r2, #5
4000d44a:	dc03      	bgt.n	4000d454 <ddr3TipCentralization+0x594>
4000d44c:	2a02      	cmp	r2, #2
4000d44e:	dd01      	ble.n	4000d454 <ddr3TipCentralization+0x594>
4000d450:	2202      	movs	r2, #2
4000d452:	553a      	strb	r2, [r7, r4]
4000d454:	f818 2004 	ldrb.w	r2, [r8, r4]
4000d458:	b92a      	cbnz	r2, 4000d466 <ddr3TipCentralization+0x5a6>
4000d45a:	2b05      	cmp	r3, #5
4000d45c:	dc03      	bgt.n	4000d466 <ddr3TipCentralization+0x5a6>
4000d45e:	2b02      	cmp	r3, #2
4000d460:	dd01      	ble.n	4000d466 <ddr3TipCentralization+0x5a6>
4000d462:	2303      	movs	r3, #3
4000d464:	553b      	strb	r3, [r7, r4]
4000d466:	5d33      	ldrb	r3, [r6, r4]
4000d468:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
4000d46c:	459c      	cmp	ip, r3
4000d46e:	dc0c      	bgt.n	4000d48a <ddr3TipCentralization+0x5ca>
4000d470:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000d472:	b950      	cbnz	r0, 4000d48a <ddr3TipCentralization+0x5ca>
4000d474:	f89b 3000 	ldrb.w	r3, [fp]
4000d478:	2b02      	cmp	r3, #2
4000d47a:	d802      	bhi.n	4000d482 <ddr3TipCentralization+0x5c2>
4000d47c:	486b      	ldr	r0, [pc, #428]	; (4000d62c <ddr3TipCentralization+0x76c>)
4000d47e:	f000 ffb1 	bl	4000e3e4 <mvPrintf>
4000d482:	f04f 0c40 	mov.w	ip, #64	; 0x40
4000d486:	f8cd c050 	str.w	ip, [sp, #80]	; 0x50
4000d48a:	5d3b      	ldrb	r3, [r7, r4]
4000d48c:	2b03      	cmp	r3, #3
4000d48e:	d105      	bne.n	4000d49c <ddr3TipCentralization+0x5dc>
4000d490:	f89b 3000 	ldrb.w	r3, [fp]
4000d494:	2b02      	cmp	r3, #2
4000d496:	d819      	bhi.n	4000d4cc <ddr3TipCentralization+0x60c>
4000d498:	4865      	ldr	r0, [pc, #404]	; (4000d630 <ddr3TipCentralization+0x770>)
4000d49a:	e006      	b.n	4000d4aa <ddr3TipCentralization+0x5ea>
4000d49c:	2b02      	cmp	r3, #2
4000d49e:	d109      	bne.n	4000d4b4 <ddr3TipCentralization+0x5f4>
4000d4a0:	f89b 3000 	ldrb.w	r3, [fp]
4000d4a4:	2b02      	cmp	r3, #2
4000d4a6:	d811      	bhi.n	4000d4cc <ddr3TipCentralization+0x60c>
4000d4a8:	4862      	ldr	r0, [pc, #392]	; (4000d634 <ddr3TipCentralization+0x774>)
4000d4aa:	4629      	mov	r1, r5
4000d4ac:	4622      	mov	r2, r4
4000d4ae:	f000 ff99 	bl	4000e3e4 <mvPrintf>
4000d4b2:	e00b      	b.n	4000d4cc <ddr3TipCentralization+0x60c>
4000d4b4:	b153      	cbz	r3, 4000d4cc <ddr3TipCentralization+0x60c>
4000d4b6:	f89b 3000 	ldrb.w	r3, [fp]
4000d4ba:	2b03      	cmp	r3, #3
4000d4bc:	f200 80d5 	bhi.w	4000d66a <ddr3TipCentralization+0x7aa>
4000d4c0:	485d      	ldr	r0, [pc, #372]	; (4000d638 <ddr3TipCentralization+0x778>)
4000d4c2:	4629      	mov	r1, r5
4000d4c4:	4622      	mov	r2, r4
4000d4c6:	f000 ff8d 	bl	4000e3e4 <mvPrintf>
4000d4ca:	e0ce      	b.n	4000d66a <ddr3TipCentralization+0x7aa>
4000d4cc:	5d32      	ldrb	r2, [r6, r4]
4000d4ce:	f818 3004 	ldrb.w	r3, [r8, r4]
4000d4d2:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
4000d4d6:	18d3      	adds	r3, r2, r3
4000d4d8:	ebcc 0353 	rsb	r3, ip, r3, lsr #1
4000d4dc:	b2db      	uxtb	r3, r3
4000d4de:	9311      	str	r3, [sp, #68]	; 0x44
4000d4e0:	f89b 3000 	ldrb.w	r3, [fp]
4000d4e4:	2b01      	cmp	r3, #1
4000d4e6:	d804      	bhi.n	4000d4f2 <ddr3TipCentralization+0x632>
4000d4e8:	4854      	ldr	r0, [pc, #336]	; (4000d63c <ddr3TipCentralization+0x77c>)
4000d4ea:	4621      	mov	r1, r4
4000d4ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000d4ee:	f000 ff79 	bl	4000e3e4 <mvPrintf>
4000d4f2:	5d32      	ldrb	r2, [r6, r4]
4000d4f4:	f04f 0c00 	mov.w	ip, #0
4000d4f8:	f818 3004 	ldrb.w	r3, [r8, r4]
4000d4fc:	a927      	add	r1, sp, #156	; 0x9c
4000d4fe:	4850      	ldr	r0, [pc, #320]	; (4000d640 <ddr3TipCentralization+0x780>)
4000d500:	1ad3      	subs	r3, r2, r3
4000d502:	f8cd c000 	str.w	ip, [sp]
4000d506:	3301      	adds	r3, #1
4000d508:	9312      	str	r3, [sp, #72]	; 0x48
4000d50a:	6803      	ldr	r3, [r0, #0]
4000d50c:	4662      	mov	r2, ip
4000d50e:	9102      	str	r1, [sp, #8]
4000d510:	4650      	mov	r0, sl
4000d512:	33c0      	adds	r3, #192	; 0xc0
4000d514:	4629      	mov	r1, r5
4000d516:	9301      	str	r3, [sp, #4]
4000d518:	4623      	mov	r3, r4
4000d51a:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d51e:	f7f7 fa25 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000d522:	4b48      	ldr	r3, [pc, #288]	; (4000d644 <ddr3TipCentralization+0x784>)
4000d524:	f1b9 0f00 	cmp.w	r9, #0
4000d528:	9a27      	ldr	r2, [sp, #156]	; 0x9c
4000d52a:	f8dd e048 	ldr.w	lr, [sp, #72]	; 0x48
4000d52e:	bf08      	it	eq
4000d530:	f06f 031f 	mvneq.w	r3, #31
4000d534:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d538:	ea03 0302 	and.w	r3, r3, r2
4000d53c:	4840      	ldr	r0, [pc, #256]	; (4000d640 <ddr3TipCentralization+0x780>)
4000d53e:	bf0c      	ite	eq
4000d540:	464a      	moveq	r2, r9
4000d542:	2205      	movne	r2, #5
4000d544:	fa0e f202 	lsl.w	r2, lr, r2
4000d548:	9400      	str	r4, [sp, #0]
4000d54a:	4313      	orrs	r3, r2
4000d54c:	f8cd c004 	str.w	ip, [sp, #4]
4000d550:	6802      	ldr	r2, [r0, #0]
4000d552:	4661      	mov	r1, ip
4000d554:	9327      	str	r3, [sp, #156]	; 0x9c
4000d556:	4650      	mov	r0, sl
4000d558:	32c0      	adds	r2, #192	; 0xc0
4000d55a:	9303      	str	r3, [sp, #12]
4000d55c:	9202      	str	r2, [sp, #8]
4000d55e:	4663      	mov	r3, ip
4000d560:	462a      	mov	r2, r5
4000d562:	f7f7 fa89 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000d566:	4a38      	ldr	r2, [pc, #224]	; (4000d648 <ddr3TipCentralization+0x788>)
4000d568:	4601      	mov	r1, r0
4000d56a:	6010      	str	r0, [r2, #0]
4000d56c:	b120      	cbz	r0, 4000d578 <ddr3TipCentralization+0x6b8>
4000d56e:	f7fe fbf5 	bl	4000bd5c <gtBreakOnFail>
4000d572:	4b35      	ldr	r3, [pc, #212]	; (4000d648 <ddr3TipCentralization+0x788>)
4000d574:	6818      	ldr	r0, [r3, #0]
4000d576:	e06c      	b.n	4000d652 <ddr3TipCentralization+0x792>
4000d578:	9a11      	ldr	r2, [sp, #68]	; 0x44
4000d57a:	460b      	mov	r3, r1
4000d57c:	9001      	str	r0, [sp, #4]
4000d57e:	9819      	ldr	r0, [sp, #100]	; 0x64
4000d580:	9203      	str	r2, [sp, #12]
4000d582:	462a      	mov	r2, r5
4000d584:	9400      	str	r4, [sp, #0]
4000d586:	9002      	str	r0, [sp, #8]
4000d588:	4650      	mov	r0, sl
4000d58a:	f7f7 fa75 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000d58e:	4b2e      	ldr	r3, [pc, #184]	; (4000d648 <ddr3TipCentralization+0x788>)
4000d590:	6018      	str	r0, [r3, #0]
4000d592:	b120      	cbz	r0, 4000d59e <ddr3TipCentralization+0x6de>
4000d594:	4f2c      	ldr	r7, [pc, #176]	; (4000d648 <ddr3TipCentralization+0x788>)
4000d596:	f7fe fbe1 	bl	4000bd5c <gtBreakOnFail>
4000d59a:	6838      	ldr	r0, [r7, #0]
4000d59c:	e059      	b.n	4000d652 <ddr3TipCentralization+0x792>
4000d59e:	3401      	adds	r4, #1
4000d5a0:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
4000d5a4:	b2e3      	uxtb	r3, r4
4000d5a6:	4563      	cmp	r3, ip
4000d5a8:	f4ff af35 	bcc.w	4000d416 <ddr3TipCentralization+0x556>
4000d5ac:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000d5ae:	b120      	cbz	r0, 4000d5ba <ddr3TipCentralization+0x6fa>
4000d5b0:	f8dd c058 	ldr.w	ip, [sp, #88]	; 0x58
4000d5b4:	2300      	movs	r3, #0
4000d5b6:	f80c 3005 	strb.w	r3, [ip, r5]
4000d5ba:	3501      	adds	r5, #1
4000d5bc:	3705      	adds	r7, #5
4000d5be:	3605      	adds	r6, #5
4000d5c0:	f108 0805 	add.w	r8, r8, #5
4000d5c4:	4811      	ldr	r0, [pc, #68]	; (4000d60c <ddr3TipCentralization+0x74c>)
4000d5c6:	6803      	ldr	r3, [r0, #0]
4000d5c8:	429d      	cmp	r5, r3
4000d5ca:	f67f af13 	bls.w	4000d3f4 <ddr3TipCentralization+0x534>
4000d5ce:	4b15      	ldr	r3, [pc, #84]	; (4000d624 <ddr3TipCentralization+0x764>)
4000d5d0:	681b      	ldr	r3, [r3, #0]
4000d5d2:	781b      	ldrb	r3, [r3, #0]
4000d5d4:	07db      	lsls	r3, r3, #31
4000d5d6:	d53b      	bpl.n	4000d650 <ddr3TipCentralization+0x790>
4000d5d8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
4000d5da:	2100      	movs	r1, #0
4000d5dc:	4650      	mov	r0, sl
4000d5de:	4c1a      	ldr	r4, [pc, #104]	; (4000d648 <ddr3TipCentralization+0x788>)
4000d5e0:	460a      	mov	r2, r1
4000d5e2:	9300      	str	r3, [sp, #0]
4000d5e4:	f04f 33ff 	mov.w	r3, #4294967295
4000d5e8:	9301      	str	r3, [sp, #4]
4000d5ea:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d5ee:	f7f6 fe07 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000d5f2:	6020      	str	r0, [r4, #0]
4000d5f4:	b360      	cbz	r0, 4000d650 <ddr3TipCentralization+0x790>
4000d5f6:	f7fe fbb1 	bl	4000bd5c <gtBreakOnFail>
4000d5fa:	6820      	ldr	r0, [r4, #0]
4000d5fc:	e029      	b.n	4000d652 <ddr3TipCentralization+0x792>
4000d5fe:	bf00      	nop
4000d600:	400114b1 			; <UNDEFINED> instruction: 0x400114b1
4000d604:	400114d2 	ldrdmi	r1, [r1], -r2
4000d608:	40020984 	andmi	r0, r2, r4, lsl #19
4000d60c:	400209d4 	ldrdmi	r0, [r2], -r4
4000d610:	40014b0c 	andmi	r4, r1, ip, lsl #22
4000d614:	400209d8 	ldrdmi	r0, [r2], -r8
4000d618:	40020945 	andmi	r0, r2, r5, asr #18
4000d61c:	4002093b 	andmi	r0, r2, fp, lsr r9
4000d620:	40020931 	andmi	r0, r2, r1, lsr r9
4000d624:	400205d8 	ldrdmi	r0, [r2], -r8
4000d628:	40020990 	mulmi	r2, r0, r9
4000d62c:	4001150a 	andmi	r1, r1, sl, lsl #10
4000d630:	4001151f 	andmi	r1, r1, pc, lsl r5
4000d634:	40011537 	andmi	r1, r1, r7, lsr r5
4000d638:	4001154f 	andmi	r1, r1, pc, asr #10
4000d63c:	40011563 	andmi	r1, r1, r3, ror #10
4000d640:	40020968 	andmi	r0, r2, r8, ror #18
4000d644:	fffffc00 			; <UNDEFINED> instruction: 0xfffffc00
4000d648:	40020868 	andmi	r0, r2, r8, ror #16
4000d64c:	4001416d 	andmi	r4, r1, sp, ror #2
4000d650:	980f      	ldr	r0, [sp, #60]	; 0x3c
4000d652:	b02b      	add	sp, #172	; 0xac
4000d654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000d658:	2a00      	cmp	r2, #0
4000d65a:	f43f ae75 	beq.w	4000d348 <ddr3TipCentralization+0x488>
4000d65e:	e674      	b.n	4000d34a <ddr3TipCentralization+0x48a>
4000d660:	7831      	ldrb	r1, [r6, #0]
4000d662:	2902      	cmp	r1, #2
4000d664:	f63f ae8a 	bhi.w	4000d37c <ddr3TipCentralization+0x4bc>
4000d668:	e680      	b.n	4000d36c <ddr3TipCentralization+0x4ac>
4000d66a:	2101      	movs	r1, #1
4000d66c:	910f      	str	r1, [sp, #60]	; 0x3c
4000d66e:	e796      	b.n	4000d59e <ddr3TipCentralization+0x6de>

Disassembly of section .text.ddr3TipCentralizationTx:

4000d670 <ddr3TipCentralizationTx>:
ddr3TipCentralizationTx():
4000d670:	b510      	push	{r4, lr}
4000d672:	2100      	movs	r1, #0
4000d674:	f7ff fc24 	bl	4000cec0 <ddr3TipCentralization>
4000d678:	4c03      	ldr	r4, [pc, #12]	; (4000d688 <ddr3TipCentralizationTx+0x18>)
4000d67a:	6020      	str	r0, [r4, #0]
4000d67c:	b110      	cbz	r0, 4000d684 <ddr3TipCentralizationTx+0x14>
4000d67e:	f7fe fb6d 	bl	4000bd5c <gtBreakOnFail>
4000d682:	6820      	ldr	r0, [r4, #0]
4000d684:	bd10      	pop	{r4, pc}
4000d686:	bf00      	nop
4000d688:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipSpecialRx:

4000d68c <ddr3TipSpecialRx>:
ddr3TipSpecialRx():
4000d68c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000d690:	b09f      	sub	sp, #124	; 0x7c
4000d692:	2102      	movs	r1, #2
4000d694:	2400      	movs	r4, #0
4000d696:	4606      	mov	r6, r0
4000d698:	941c      	str	r4, [sp, #112]	; 0x70
4000d69a:	f7fd fcc7 	bl	4000b02c <ddr3TipDevAttrGet>
4000d69e:	4b96      	ldr	r3, [pc, #600]	; (4000d8f8 <ddr3TipSpecialRx+0x26c>)
4000d6a0:	4a96      	ldr	r2, [pc, #600]	; (4000d8fc <ddr3TipSpecialRx+0x270>)
4000d6a2:	681b      	ldr	r3, [r3, #0]
4000d6a4:	7811      	ldrb	r1, [r2, #0]
4000d6a6:	b2c0      	uxtb	r0, r0
4000d6a8:	9011      	str	r0, [sp, #68]	; 0x44
4000d6aa:	2001      	movs	r0, #1
4000d6ac:	fa00 f303 	lsl.w	r3, r0, r3
4000d6b0:	ea03 0001 	and.w	r0, r3, r1
4000d6b4:	4298      	cmp	r0, r3
4000d6b6:	f000 81b9 	beq.w	4000da2c <ddr3TipSpecialRx+0x3a0>
4000d6ba:	430b      	orrs	r3, r1
4000d6bc:	7013      	strb	r3, [r2, #0]
4000d6be:	4b90      	ldr	r3, [pc, #576]	; (4000d900 <ddr3TipSpecialRx+0x274>)
4000d6c0:	681b      	ldr	r3, [r3, #0]
4000d6c2:	781b      	ldrb	r3, [r3, #0]
4000d6c4:	07db      	lsls	r3, r3, #31
4000d6c6:	d51e      	bpl.n	4000d706 <ddr3TipSpecialRx+0x7a>
4000d6c8:	4621      	mov	r1, r4
4000d6ca:	ab1b      	add	r3, sp, #108	; 0x6c
4000d6cc:	4622      	mov	r2, r4
4000d6ce:	9300      	str	r3, [sp, #0]
4000d6d0:	4630      	mov	r0, r6
4000d6d2:	f04f 33ff 	mov.w	r3, #4294967295
4000d6d6:	9301      	str	r3, [sp, #4]
4000d6d8:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d6dc:	f7f7 f83a 	bl	40004754 <mvHwsDdr3TipIFRead>
4000d6e0:	4c88      	ldr	r4, [pc, #544]	; (4000d904 <ddr3TipSpecialRx+0x278>)
4000d6e2:	4601      	mov	r1, r0
4000d6e4:	6020      	str	r0, [r4, #0]
4000d6e6:	b950      	cbnz	r0, 4000d6fe <ddr3TipSpecialRx+0x72>
4000d6e8:	2308      	movs	r3, #8
4000d6ea:	4630      	mov	r0, r6
4000d6ec:	9300      	str	r3, [sp, #0]
4000d6ee:	460a      	mov	r2, r1
4000d6f0:	9301      	str	r3, [sp, #4]
4000d6f2:	f241 63d8 	movw	r3, #5848	; 0x16d8
4000d6f6:	f7f6 fd83 	bl	40004200 <mvHwsDdr3TipIFWrite>
4000d6fa:	6020      	str	r0, [r4, #0]
4000d6fc:	b118      	cbz	r0, 4000d706 <ddr3TipSpecialRx+0x7a>
4000d6fe:	f7fe fb2d 	bl	4000bd5c <gtBreakOnFail>
4000d702:	6820      	ldr	r0, [r4, #0]
4000d704:	e195      	b.n	4000da32 <ddr3TipSpecialRx+0x3a6>
4000d706:	4c7e      	ldr	r4, [pc, #504]	; (4000d900 <ddr3TipSpecialRx+0x274>)
4000d708:	2200      	movs	r2, #0
4000d70a:	2101      	movs	r1, #1
4000d70c:	9200      	str	r2, [sp, #0]
4000d70e:	9201      	str	r2, [sp, #4]
4000d710:	4630      	mov	r0, r6
4000d712:	9202      	str	r2, [sp, #8]
4000d714:	f04f 0a05 	mov.w	sl, #5
4000d718:	9203      	str	r2, [sp, #12]
4000d71a:	46a3      	mov	fp, r4
4000d71c:	9104      	str	r1, [sp, #16]
4000d71e:	6823      	ldr	r3, [r4, #0]
4000d720:	781b      	ldrb	r3, [r3, #0]
4000d722:	9206      	str	r2, [sp, #24]
4000d724:	920b      	str	r2, [sp, #44]	; 0x2c
4000d726:	9305      	str	r3, [sp, #20]
4000d728:	231f      	movs	r3, #31
4000d72a:	9307      	str	r3, [sp, #28]
4000d72c:	9308      	str	r3, [sp, #32]
4000d72e:	2311      	movs	r3, #17
4000d730:	9309      	str	r3, [sp, #36]	; 0x24
4000d732:	2302      	movs	r3, #2
4000d734:	930a      	str	r3, [sp, #40]	; 0x28
4000d736:	ab1d      	add	r3, sp, #116	; 0x74
4000d738:	930d      	str	r3, [sp, #52]	; 0x34
4000d73a:	460b      	mov	r3, r1
4000d73c:	920c      	str	r2, [sp, #48]	; 0x30
4000d73e:	f7fa fe57 	bl	400083f0 <ddr3TipIpTrainingWrapper>
4000d742:	4b71      	ldr	r3, [pc, #452]	; (4000d908 <ddr3TipSpecialRx+0x27c>)
4000d744:	681d      	ldr	r5, [r3, #0]
4000d746:	fb0a fa05 	mul.w	sl, sl, r5
4000d74a:	e168      	b.n	4000da1e <ddr3TipSpecialRx+0x392>
4000d74c:	f8db 3000 	ldr.w	r3, [fp]
4000d750:	781b      	ldrb	r3, [r3, #0]
4000d752:	fa43 f305 	asr.w	r3, r3, r5
4000d756:	07d8      	lsls	r0, r3, #31
4000d758:	f140 815e 	bpl.w	4000da18 <ddr3TipSpecialRx+0x38c>
4000d75c:	4b6b      	ldr	r3, [pc, #428]	; (4000d90c <ddr3TipSpecialRx+0x280>)
4000d75e:	2400      	movs	r4, #0
4000d760:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 4000d904 <ddr3TipSpecialRx+0x278>
4000d764:	4453      	add	r3, sl
4000d766:	9313      	str	r3, [sp, #76]	; 0x4c
4000d768:	e152      	b.n	4000da10 <ddr3TipSpecialRx+0x384>
4000d76a:	f8db 3000 	ldr.w	r3, [fp]
4000d76e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
4000d772:	fa43 f304 	asr.w	r3, r3, r4
4000d776:	07d9      	lsls	r1, r3, #31
4000d778:	f140 8149 	bpl.w	4000da0e <ddr3TipSpecialRx+0x382>
4000d77c:	2700      	movs	r7, #0
4000d77e:	f04f 0902 	mov.w	r9, #2
4000d782:	ea4f 0c87 	mov.w	ip, r7, lsl #2
4000d786:	a819      	add	r0, sp, #100	; 0x64
4000d788:	2200      	movs	r2, #0
4000d78a:	eb00 010c 	add.w	r1, r0, ip
4000d78e:	2380      	movs	r3, #128	; 0x80
4000d790:	9106      	str	r1, [sp, #24]
4000d792:	e88d 0088 	stmia.w	sp, {r3, r7}
4000d796:	4630      	mov	r0, r6
4000d798:	2301      	movs	r3, #1
4000d79a:	4629      	mov	r1, r5
4000d79c:	9302      	str	r3, [sp, #8]
4000d79e:	9307      	str	r3, [sp, #28]
4000d7a0:	4623      	mov	r3, r4
4000d7a2:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d7a6:	9203      	str	r2, [sp, #12]
4000d7a8:	9204      	str	r2, [sp, #16]
4000d7aa:	9205      	str	r2, [sp, #20]
4000d7ac:	9208      	str	r2, [sp, #32]
4000d7ae:	9209      	str	r2, [sp, #36]	; 0x24
4000d7b0:	f7fa f9be 	bl	40007b30 <ddr3TipReadTrainingResult>
4000d7b4:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d7b8:	f8c8 0000 	str.w	r0, [r8]
4000d7bc:	2800      	cmp	r0, #0
4000d7be:	d17a      	bne.n	4000d8b6 <ddr3TipSpecialRx+0x22a>
4000d7c0:	4953      	ldr	r1, [pc, #332]	; (4000d910 <ddr3TipSpecialRx+0x284>)
4000d7c2:	780b      	ldrb	r3, [r1, #0]
4000d7c4:	2b02      	cmp	r3, #2
4000d7c6:	d81a      	bhi.n	4000d7fe <ddr3TipSpecialRx+0x172>
4000d7c8:	aa1e      	add	r2, sp, #120	; 0x78
4000d7ca:	4852      	ldr	r0, [pc, #328]	; (4000d914 <ddr3TipSpecialRx+0x288>)
4000d7cc:	eb02 030c 	add.w	r3, r2, ip
4000d7d0:	2111      	movs	r1, #17
4000d7d2:	f853 3c14 	ldr.w	r3, [r3, #-20]
4000d7d6:	681a      	ldr	r2, [r3, #0]
4000d7d8:	9200      	str	r2, [sp, #0]
4000d7da:	685a      	ldr	r2, [r3, #4]
4000d7dc:	9201      	str	r2, [sp, #4]
4000d7de:	689a      	ldr	r2, [r3, #8]
4000d7e0:	9202      	str	r2, [sp, #8]
4000d7e2:	68da      	ldr	r2, [r3, #12]
4000d7e4:	9203      	str	r2, [sp, #12]
4000d7e6:	691a      	ldr	r2, [r3, #16]
4000d7e8:	9204      	str	r2, [sp, #16]
4000d7ea:	695a      	ldr	r2, [r3, #20]
4000d7ec:	9205      	str	r2, [sp, #20]
4000d7ee:	699a      	ldr	r2, [r3, #24]
4000d7f0:	9206      	str	r2, [sp, #24]
4000d7f2:	462a      	mov	r2, r5
4000d7f4:	69db      	ldr	r3, [r3, #28]
4000d7f6:	9307      	str	r3, [sp, #28]
4000d7f8:	4623      	mov	r3, r4
4000d7fa:	f000 fdf3 	bl	4000e3e4 <mvPrintf>
4000d7fe:	3701      	adds	r7, #1
4000d800:	f1b9 0901 	subs.w	r9, r9, #1
4000d804:	b2ff      	uxtb	r7, r7
4000d806:	d1bc      	bne.n	4000d782 <ddr3TipSpecialRx+0xf6>
4000d808:	9819      	ldr	r0, [sp, #100]	; 0x64
4000d80a:	464a      	mov	r2, r9
4000d80c:	991a      	ldr	r1, [sp, #104]	; 0x68
4000d80e:	464b      	mov	r3, r9
4000d810:	f850 e002 	ldr.w	lr, [r0, r2]
4000d814:	af15      	add	r7, sp, #84	; 0x54
4000d816:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
4000d81a:	f803 e007 	strb.w	lr, [r3, r7]
4000d81e:	f851 e002 	ldr.w	lr, [r1, r2]
4000d822:	3204      	adds	r2, #4
4000d824:	f803 e009 	strb.w	lr, [r3, r9]
4000d828:	3301      	adds	r3, #1
4000d82a:	2b08      	cmp	r3, #8
4000d82c:	d1f0      	bne.n	4000d810 <ddr3TipSpecialRx+0x184>
4000d82e:	2100      	movs	r1, #0
4000d830:	f7f9 fea6 	bl	40007580 <ddr3TipIsPupLock>
4000d834:	b120      	cbz	r0, 4000d840 <ddr3TipSpecialRx+0x1b4>
4000d836:	981a      	ldr	r0, [sp, #104]	; 0x68
4000d838:	2100      	movs	r1, #0
4000d83a:	f7f9 fea1 	bl	40007580 <ddr3TipIsPupLock>
4000d83e:	b958      	cbnz	r0, 4000d858 <ddr3TipSpecialRx+0x1cc>
4000d840:	4b33      	ldr	r3, [pc, #204]	; (4000d910 <ddr3TipSpecialRx+0x284>)
4000d842:	781b      	ldrb	r3, [r3, #0]
4000d844:	2b03      	cmp	r3, #3
4000d846:	f200 80f3 	bhi.w	4000da30 <ddr3TipSpecialRx+0x3a4>
4000d84a:	4833      	ldr	r0, [pc, #204]	; (4000d918 <ddr3TipSpecialRx+0x28c>)
4000d84c:	2111      	movs	r1, #17
4000d84e:	462a      	mov	r2, r5
4000d850:	4623      	mov	r3, r4
4000d852:	f000 fdc7 	bl	4000e3e4 <mvPrintf>
4000d856:	e0eb      	b.n	4000da30 <ddr3TipSpecialRx+0x3a4>
4000d858:	4648      	mov	r0, r9
4000d85a:	f7f9 fea2 	bl	400075a2 <ddr3TipGetBufMin>
4000d85e:	900f      	str	r0, [sp, #60]	; 0x3c
4000d860:	4638      	mov	r0, r7
4000d862:	f7f9 fea9 	bl	400075b8 <ddr3TipGetBufMax>
4000d866:	2801      	cmp	r0, #1
4000d868:	9010      	str	r0, [sp, #64]	; 0x40
4000d86a:	d865      	bhi.n	4000d938 <ddr3TipSpecialRx+0x2ac>
4000d86c:	f8df 9088 	ldr.w	r9, [pc, #136]	; 4000d8f8 <ddr3TipSpecialRx+0x26c>
4000d870:	eb04 030a 	add.w	r3, r4, sl
4000d874:	2700      	movs	r7, #0
4000d876:	015b      	lsls	r3, r3, #5
4000d878:	9312      	str	r3, [sp, #72]	; 0x48
4000d87a:	4b28      	ldr	r3, [pc, #160]	; (4000d91c <ddr3TipSpecialRx+0x290>)
4000d87c:	2100      	movs	r1, #0
4000d87e:	9812      	ldr	r0, [sp, #72]	; 0x48
4000d880:	681a      	ldr	r2, [r3, #0]
4000d882:	19c3      	adds	r3, r0, r7
4000d884:	4630      	mov	r0, r6
4000d886:	f852 c003 	ldr.w	ip, [r2, r3]
4000d88a:	aa1c      	add	r2, sp, #112	; 0x70
4000d88c:	9100      	str	r1, [sp, #0]
4000d88e:	4629      	mov	r1, r5
4000d890:	f8d9 3000 	ldr.w	r3, [r9]
4000d894:	9202      	str	r2, [sp, #8]
4000d896:	2200      	movs	r2, #0
4000d898:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
4000d89c:	eb0c 1303 	add.w	r3, ip, r3, lsl #4
4000d8a0:	3350      	adds	r3, #80	; 0x50
4000d8a2:	9301      	str	r3, [sp, #4]
4000d8a4:	4623      	mov	r3, r4
4000d8a6:	f7f7 f861 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000d8aa:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
4000d8ae:	4601      	mov	r1, r0
4000d8b0:	f8c8 0000 	str.w	r0, [r8]
4000d8b4:	b120      	cbz	r0, 4000d8c0 <ddr3TipSpecialRx+0x234>
4000d8b6:	f7fe fa51 	bl	4000bd5c <gtBreakOnFail>
4000d8ba:	4b12      	ldr	r3, [pc, #72]	; (4000d904 <ddr3TipSpecialRx+0x278>)
4000d8bc:	6818      	ldr	r0, [r3, #0]
4000d8be:	e0b8      	b.n	4000da32 <ddr3TipSpecialRx+0x3a6>
4000d8c0:	9001      	str	r0, [sp, #4]
4000d8c2:	4630      	mov	r0, r6
4000d8c4:	9400      	str	r4, [sp, #0]
4000d8c6:	f8d9 2000 	ldr.w	r2, [r9]
4000d8ca:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000d8cc:	eb0c 1202 	add.w	r2, ip, r2, lsl #4
4000d8d0:	330a      	adds	r3, #10
4000d8d2:	2b1f      	cmp	r3, #31
4000d8d4:	bf28      	it	cs
4000d8d6:	231f      	movcs	r3, #31
4000d8d8:	3250      	adds	r2, #80	; 0x50
4000d8da:	931c      	str	r3, [sp, #112]	; 0x70
4000d8dc:	9202      	str	r2, [sp, #8]
4000d8de:	462a      	mov	r2, r5
4000d8e0:	9303      	str	r3, [sp, #12]
4000d8e2:	460b      	mov	r3, r1
4000d8e4:	f7f7 f8c8 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000d8e8:	f8c8 0000 	str.w	r0, [r8]
4000d8ec:	b1c0      	cbz	r0, 4000d920 <ddr3TipSpecialRx+0x294>
4000d8ee:	f7fe fa35 	bl	4000bd5c <gtBreakOnFail>
4000d8f2:	4904      	ldr	r1, [pc, #16]	; (4000d904 <ddr3TipSpecialRx+0x278>)
4000d8f4:	6808      	ldr	r0, [r1, #0]
4000d8f6:	e09c      	b.n	4000da32 <ddr3TipSpecialRx+0x3a6>
4000d8f8:	40020968 	andmi	r0, r2, r8, ror #18
4000d8fc:	400209d0 	ldrdmi	r0, [r2], -r0	; <UNPREDICTABLE>
4000d900:	400205d8 	ldrdmi	r0, [r2], -r8
4000d904:	40020868 	andmi	r0, r2, r8, ror #16
4000d908:	400209d8 	ldrdmi	r0, [r2], -r8
4000d90c:	4002082f 	andmi	r0, r2, pc, lsr #16
4000d910:	4001416d 	andmi	r4, r1, sp, ror #2
4000d914:	40011576 	andmi	r1, r1, r6, ror r5
4000d918:	400115c2 	andmi	r1, r1, r2, asr #11
4000d91c:	40020960 	andmi	r0, r2, r0, ror #18
4000d920:	3704      	adds	r7, #4
4000d922:	2f20      	cmp	r7, #32
4000d924:	d1a9      	bne.n	4000d87a <ddr3TipSpecialRx+0x1ee>
4000d926:	4b44      	ldr	r3, [pc, #272]	; (4000da38 <ddr3TipSpecialRx+0x3ac>)
4000d928:	781b      	ldrb	r3, [r3, #0]
4000d92a:	2b02      	cmp	r3, #2
4000d92c:	d804      	bhi.n	4000d938 <ddr3TipSpecialRx+0x2ac>
4000d92e:	4843      	ldr	r0, [pc, #268]	; (4000da3c <ddr3TipSpecialRx+0x3b0>)
4000d930:	4629      	mov	r1, r5
4000d932:	4622      	mov	r2, r4
4000d934:	f000 fd56 	bl	4000e3e4 <mvPrintf>
4000d938:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
4000d93a:	2a1e      	cmp	r2, #30
4000d93c:	d957      	bls.n	4000d9ee <ddr3TipSpecialRx+0x362>
4000d93e:	4f40      	ldr	r7, [pc, #256]	; (4000da40 <ddr3TipSpecialRx+0x3b4>)
4000d940:	2200      	movs	r2, #0
4000d942:	9200      	str	r2, [sp, #0]
4000d944:	4629      	mov	r1, r5
4000d946:	4630      	mov	r0, r6
4000d948:	f8df 9104 	ldr.w	r9, [pc, #260]	; 4000da50 <ddr3TipSpecialRx+0x3c4>
4000d94c:	683b      	ldr	r3, [r7, #0]
4000d94e:	011b      	lsls	r3, r3, #4
4000d950:	3354      	adds	r3, #84	; 0x54
4000d952:	9301      	str	r3, [sp, #4]
4000d954:	ab1c      	add	r3, sp, #112	; 0x70
4000d956:	9302      	str	r3, [sp, #8]
4000d958:	4623      	mov	r3, r4
4000d95a:	f7f7 f807 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000d95e:	4601      	mov	r1, r0
4000d960:	f8c8 0000 	str.w	r0, [r8]
4000d964:	2800      	cmp	r0, #0
4000d966:	d134      	bne.n	4000d9d2 <ddr3TipSpecialRx+0x346>
4000d968:	9001      	str	r0, [sp, #4]
4000d96a:	4630      	mov	r0, r6
4000d96c:	9400      	str	r4, [sp, #0]
4000d96e:	683a      	ldr	r2, [r7, #0]
4000d970:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000d972:	0112      	lsls	r2, r2, #4
4000d974:	330a      	adds	r3, #10
4000d976:	3254      	adds	r2, #84	; 0x54
4000d978:	931c      	str	r3, [sp, #112]	; 0x70
4000d97a:	9202      	str	r2, [sp, #8]
4000d97c:	462a      	mov	r2, r5
4000d97e:	9303      	str	r3, [sp, #12]
4000d980:	460b      	mov	r3, r1
4000d982:	f7f7 f879 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000d986:	4602      	mov	r2, r0
4000d988:	f8c8 0000 	str.w	r0, [r8]
4000d98c:	bb08      	cbnz	r0, 4000d9d2 <ddr3TipSpecialRx+0x346>
4000d98e:	9000      	str	r0, [sp, #0]
4000d990:	4629      	mov	r1, r5
4000d992:	683b      	ldr	r3, [r7, #0]
4000d994:	a81c      	add	r0, sp, #112	; 0x70
4000d996:	9002      	str	r0, [sp, #8]
4000d998:	4630      	mov	r0, r6
4000d99a:	011b      	lsls	r3, r3, #4
4000d99c:	3355      	adds	r3, #85	; 0x55
4000d99e:	9301      	str	r3, [sp, #4]
4000d9a0:	4623      	mov	r3, r4
4000d9a2:	f7f6 ffe3 	bl	4000496c <mvHwsDdr3TipBUSRead>
4000d9a6:	4601      	mov	r1, r0
4000d9a8:	f8c8 0000 	str.w	r0, [r8]
4000d9ac:	b988      	cbnz	r0, 4000d9d2 <ddr3TipSpecialRx+0x346>
4000d9ae:	9001      	str	r0, [sp, #4]
4000d9b0:	4630      	mov	r0, r6
4000d9b2:	9400      	str	r4, [sp, #0]
4000d9b4:	683a      	ldr	r2, [r7, #0]
4000d9b6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
4000d9b8:	0112      	lsls	r2, r2, #4
4000d9ba:	330a      	adds	r3, #10
4000d9bc:	3255      	adds	r2, #85	; 0x55
4000d9be:	931c      	str	r3, [sp, #112]	; 0x70
4000d9c0:	9202      	str	r2, [sp, #8]
4000d9c2:	462a      	mov	r2, r5
4000d9c4:	9303      	str	r3, [sp, #12]
4000d9c6:	460b      	mov	r3, r1
4000d9c8:	f7f7 f856 	bl	40004a78 <mvHwsDdr3TipBUSWrite>
4000d9cc:	f8c8 0000 	str.w	r0, [r8]
4000d9d0:	b120      	cbz	r0, 4000d9dc <ddr3TipSpecialRx+0x350>
4000d9d2:	f7fe f9c3 	bl	4000bd5c <gtBreakOnFail>
4000d9d6:	f8d9 0000 	ldr.w	r0, [r9]
4000d9da:	e02a      	b.n	4000da32 <ddr3TipSpecialRx+0x3a6>
4000d9dc:	4b16      	ldr	r3, [pc, #88]	; (4000da38 <ddr3TipSpecialRx+0x3ac>)
4000d9de:	781b      	ldrb	r3, [r3, #0]
4000d9e0:	2b02      	cmp	r3, #2
4000d9e2:	d804      	bhi.n	4000d9ee <ddr3TipSpecialRx+0x362>
4000d9e4:	4817      	ldr	r0, [pc, #92]	; (4000da44 <ddr3TipSpecialRx+0x3b8>)
4000d9e6:	4629      	mov	r1, r5
4000d9e8:	4622      	mov	r2, r4
4000d9ea:	f000 fcfb 	bl	4000e3e4 <mvPrintf>
4000d9ee:	990f      	ldr	r1, [sp, #60]	; 0x3c
4000d9f0:	9a10      	ldr	r2, [sp, #64]	; 0x40
4000d9f2:	1c4b      	adds	r3, r1, #1
4000d9f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
4000d9f6:	1a9b      	subs	r3, r3, r2
4000d9f8:	4a0f      	ldr	r2, [pc, #60]	; (4000da38 <ddr3TipSpecialRx+0x3ac>)
4000d9fa:	b2db      	uxtb	r3, r3
4000d9fc:	5503      	strb	r3, [r0, r4]
4000d9fe:	7812      	ldrb	r2, [r2, #0]
4000da00:	2a02      	cmp	r2, #2
4000da02:	d804      	bhi.n	4000da0e <ddr3TipSpecialRx+0x382>
4000da04:	4810      	ldr	r0, [pc, #64]	; (4000da48 <ddr3TipSpecialRx+0x3bc>)
4000da06:	4629      	mov	r1, r5
4000da08:	4622      	mov	r2, r4
4000da0a:	f000 fceb 	bl	4000e3e4 <mvPrintf>
4000da0e:	3401      	adds	r4, #1
4000da10:	9911      	ldr	r1, [sp, #68]	; 0x44
4000da12:	428c      	cmp	r4, r1
4000da14:	f67f aea9 	bls.w	4000d76a <ddr3TipSpecialRx+0xde>
4000da18:	3501      	adds	r5, #1
4000da1a:	f10a 0a05 	add.w	sl, sl, #5
4000da1e:	4a0b      	ldr	r2, [pc, #44]	; (4000da4c <ddr3TipSpecialRx+0x3c0>)
4000da20:	6813      	ldr	r3, [r2, #0]
4000da22:	429d      	cmp	r5, r3
4000da24:	f67f ae92 	bls.w	4000d74c <ddr3TipSpecialRx+0xc0>
4000da28:	2000      	movs	r0, #0
4000da2a:	e002      	b.n	4000da32 <ddr3TipSpecialRx+0x3a6>
4000da2c:	4620      	mov	r0, r4
4000da2e:	e000      	b.n	4000da32 <ddr3TipSpecialRx+0x3a6>
4000da30:	2001      	movs	r0, #1
4000da32:	b01f      	add	sp, #124	; 0x7c
4000da34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000da38:	4001416d 	andmi	r4, r1, sp, ror #2
4000da3c:	400115f0 	strdmi	r1, [r1], -r0
4000da40:	40020968 	andmi	r0, r2, r8, ror #18
4000da44:	40011629 	andmi	r1, r1, r9, lsr #12
4000da48:	40011663 	andmi	r1, r1, r3, ror #12
4000da4c:	400209d4 	ldrdmi	r0, [r2], -r4
4000da50:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.ddr3TipCentralizationRx:

4000da54 <ddr3TipCentralizationRx>:
ddr3TipCentralizationRx():
4000da54:	b538      	push	{r3, r4, r5, lr}
4000da56:	4605      	mov	r5, r0
4000da58:	f7ff fe18 	bl	4000d68c <ddr3TipSpecialRx>
4000da5c:	4c08      	ldr	r4, [pc, #32]	; (4000da80 <ddr3TipCentralizationRx+0x2c>)
4000da5e:	6020      	str	r0, [r4, #0]
4000da60:	b118      	cbz	r0, 4000da6a <ddr3TipCentralizationRx+0x16>
4000da62:	f7fe f97b 	bl	4000bd5c <gtBreakOnFail>
4000da66:	6820      	ldr	r0, [r4, #0]
4000da68:	bd38      	pop	{r3, r4, r5, pc}
4000da6a:	4628      	mov	r0, r5
4000da6c:	2101      	movs	r1, #1
4000da6e:	f7ff fa27 	bl	4000cec0 <ddr3TipCentralization>
4000da72:	6020      	str	r0, [r4, #0]
4000da74:	b110      	cbz	r0, 4000da7c <ddr3TipCentralizationRx+0x28>
4000da76:	f7fe f971 	bl	4000bd5c <gtBreakOnFail>
4000da7a:	6820      	ldr	r0, [r4, #0]
4000da7c:	bd38      	pop	{r3, r4, r5, pc}
4000da7e:	bf00      	nop
4000da80:	40020868 	andmi	r0, r2, r8, ror #16

Disassembly of section .text.suspendWakeup:

4000da84 <suspendWakeup>:
suspendWakeup():
4000da84:	b508      	push	{r3, lr}
4000da86:	f000 fe39 	bl	4000e6fc <mvSysEnvSuspendWakeupCheck>
4000da8a:	b1b0      	cbz	r0, 4000daba <suspendWakeup+0x36>
4000da8c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
4000da90:	2100      	movs	r1, #0
4000da92:	681a      	ldr	r2, [r3, #0]
4000da94:	6019      	str	r1, [r3, #0]
4000da96:	4b0a      	ldr	r3, [pc, #40]	; (4000dac0 <suspendWakeup+0x3c>)
4000da98:	429a      	cmp	r2, r3
4000da9a:	d10e      	bne.n	4000daba <suspendWakeup+0x36>
4000da9c:	f243 0208 	movw	r2, #12296	; 0x3008
4000daa0:	f243 0304 	movw	r3, #12292	; 0x3004
4000daa4:	6811      	ldr	r1, [r2, #0]
4000daa6:	3204      	adds	r2, #4
4000daa8:	681b      	ldr	r3, [r3, #0]
4000daaa:	e003      	b.n	4000dab4 <suspendWakeup+0x30>
4000daac:	6810      	ldr	r0, [r2, #0]
4000daae:	6008      	str	r0, [r1, #0]
4000dab0:	6851      	ldr	r1, [r2, #4]
4000dab2:	3208      	adds	r2, #8
4000dab4:	1c48      	adds	r0, r1, #1
4000dab6:	d1f9      	bne.n	4000daac <suspendWakeup+0x28>
4000dab8:	4798      	blx	r3
4000daba:	2000      	movs	r0, #0
4000dabc:	bd08      	pop	{r3, pc}
4000dabe:	bf00      	nop
4000dac0:	deadb002 	cdple	0, 10, cr11, cr13, cr2, {0}

Disassembly of section .text.twsiMainIntGet:

4000dac4 <twsiMainIntGet>:
twsiMainIntGet():
4000dac4:	4b05      	ldr	r3, [pc, #20]	; (4000dadc <twsiMainIntGet+0x18>)
4000dac6:	2201      	movs	r2, #1
4000dac8:	3002      	adds	r0, #2
4000daca:	fa02 f000 	lsl.w	r0, r2, r0
4000dace:	681b      	ldr	r3, [r3, #0]
4000dad0:	4218      	tst	r0, r3
4000dad2:	bf0c      	ite	eq
4000dad4:	2000      	moveq	r0, #0
4000dad6:	2001      	movne	r0, #1
4000dad8:	4770      	bx	lr
4000dada:	bf00      	nop
4000dadc:	d0021884 	andle	r1, r2, r4, lsl #17

Disassembly of section .text.twsiStsGet:

4000dae0 <twsiStsGet>:
twsiStsGet():
4000dae0:	f500 7388 	add.w	r3, r0, #272	; 0x110
4000dae4:	021b      	lsls	r3, r3, #8
4000dae6:	330c      	adds	r3, #12
4000dae8:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000daec:	6818      	ldr	r0, [r3, #0]
4000daee:	4770      	bx	lr

Disassembly of section .text.mvTwsiDelay:

4000daf0 <mvTwsiDelay>:
mvTwsiDelay():
4000daf0:	b510      	push	{r4, lr}
4000daf2:	4604      	mov	r4, r0
4000daf4:	f000 fd60 	bl	4000e5b8 <mvBoardTclkGet>
4000daf8:	4b0d      	ldr	r3, [pc, #52]	; (4000db30 <mvTwsiDelay+0x40>)
4000dafa:	4298      	cmp	r0, r3
4000dafc:	d005      	beq.n	4000db0a <mvTwsiDelay+0x1a>
4000dafe:	4b0d      	ldr	r3, [pc, #52]	; (4000db34 <mvTwsiDelay+0x44>)
4000db00:	4298      	cmp	r0, r3
4000db02:	bf14      	ite	ne
4000db04:	20fa      	movne	r0, #250	; 0xfa
4000db06:	20a0      	moveq	r0, #160	; 0xa0
4000db08:	e000      	b.n	4000db0c <mvTwsiDelay+0x1c>
4000db0a:	20c8      	movs	r0, #200	; 0xc8
4000db0c:	4b0a      	ldr	r3, [pc, #40]	; (4000db38 <mvTwsiDelay+0x48>)
4000db0e:	2200      	movs	r2, #0
4000db10:	601a      	str	r2, [r3, #0]
4000db12:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
4000db16:	4354      	muls	r4, r2
4000db18:	4a08      	ldr	r2, [pc, #32]	; (4000db3c <mvTwsiDelay+0x4c>)
4000db1a:	4360      	muls	r0, r4
4000db1c:	6010      	str	r0, [r2, #0]
4000db1e:	6819      	ldr	r1, [r3, #0]
4000db20:	f041 0101 	orr.w	r1, r1, #1
4000db24:	6019      	str	r1, [r3, #0]
4000db26:	6813      	ldr	r3, [r2, #0]
4000db28:	2b00      	cmp	r3, #0
4000db2a:	d1fc      	bne.n	4000db26 <mvTwsiDelay+0x36>
4000db2c:	bd10      	pop	{r4, pc}
4000db2e:	bf00      	nop
4000db30:	0bebc200 	bleq	3fafe338 <MV_CPU_LE+0x3fafe337>
4000db34:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
4000db38:	d0020300 	andle	r0, r2, r0, lsl #6
4000db3c:	d0020314 	andle	r0, r2, r4, lsl r3

Disassembly of section .text.twsiIntFlgClr:

4000db40 <twsiIntFlgClr>:
twsiIntFlgClr():
4000db40:	b510      	push	{r4, lr}
4000db42:	4604      	mov	r4, r0
4000db44:	2001      	movs	r0, #1
4000db46:	f504 7488 	add.w	r4, r4, #272	; 0x110
4000db4a:	f7ff ffd1 	bl	4000daf0 <mvTwsiDelay>
4000db4e:	2001      	movs	r0, #1
4000db50:	0224      	lsls	r4, r4, #8
4000db52:	3408      	adds	r4, #8
4000db54:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000db58:	6823      	ldr	r3, [r4, #0]
4000db5a:	f023 0308 	bic.w	r3, r3, #8
4000db5e:	6023      	str	r3, [r4, #0]
4000db60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000db64:	f7ff bfc4 	b.w	4000daf0 <mvTwsiDelay>

Disassembly of section .text.twsiDataTransmit:

4000db68 <twsiDataTransmit>:
twsiDataTransmit():
4000db68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000db6c:	1e0f      	subs	r7, r1, #0
4000db6e:	4604      	mov	r4, r0
4000db70:	4615      	mov	r5, r2
4000db72:	d040      	beq.n	4000dbf6 <twsiDataTransmit+0x8e>
4000db74:	2600      	movs	r6, #0
4000db76:	f240 5801 	movw	r8, #1281	; 0x501
4000db7a:	4620      	mov	r0, r4
4000db7c:	f7ff ffa2 	bl	4000dac4 <twsiMainIntGet>
4000db80:	b120      	cbz	r0, 4000db8c <twsiDataTransmit+0x24>
4000db82:	f240 48ff 	movw	r8, #1279	; 0x4ff
4000db86:	4546      	cmp	r6, r8
4000db88:	d904      	bls.n	4000db94 <twsiDataTransmit+0x2c>
4000db8a:	e037      	b.n	4000dbfc <twsiDataTransmit+0x94>
4000db8c:	3601      	adds	r6, #1
4000db8e:	4546      	cmp	r6, r8
4000db90:	d1f3      	bne.n	4000db7a <twsiDataTransmit+0x12>
4000db92:	e027      	b.n	4000dbe4 <twsiDataTransmit+0x7c>
4000db94:	f504 7a88 	add.w	sl, r4, #272	; 0x110
4000db98:	f240 5901 	movw	r9, #1281	; 0x501
4000db9c:	ea4f 2a0a 	mov.w	sl, sl, lsl #8
4000dba0:	f10a 0a04 	add.w	sl, sl, #4
4000dba4:	f04a 4a50 	orr.w	sl, sl, #3489660928	; 0xd0000000
4000dba8:	e017      	b.n	4000dbda <twsiDataTransmit+0x72>
4000dbaa:	f817 3b01 	ldrb.w	r3, [r7], #1
4000dbae:	4620      	mov	r0, r4
4000dbb0:	3d01      	subs	r5, #1
4000dbb2:	2600      	movs	r6, #0
4000dbb4:	f8ca 3000 	str.w	r3, [sl]
4000dbb8:	f7ff ffc2 	bl	4000db40 <twsiIntFlgClr>
4000dbbc:	4620      	mov	r0, r4
4000dbbe:	f7ff ff81 	bl	4000dac4 <twsiMainIntGet>
4000dbc2:	b110      	cbz	r0, 4000dbca <twsiDataTransmit+0x62>
4000dbc4:	4546      	cmp	r6, r8
4000dbc6:	d91c      	bls.n	4000dc02 <twsiDataTransmit+0x9a>
4000dbc8:	e00c      	b.n	4000dbe4 <twsiDataTransmit+0x7c>
4000dbca:	3601      	adds	r6, #1
4000dbcc:	454e      	cmp	r6, r9
4000dbce:	d1f5      	bne.n	4000dbbc <twsiDataTransmit+0x54>
4000dbd0:	e008      	b.n	4000dbe4 <twsiDataTransmit+0x7c>
4000dbd2:	2878      	cmp	r0, #120	; 0x78
4000dbd4:	d00c      	beq.n	4000dbf0 <twsiDataTransmit+0x88>
4000dbd6:	2828      	cmp	r0, #40	; 0x28
4000dbd8:	d107      	bne.n	4000dbea <twsiDataTransmit+0x82>
4000dbda:	2d00      	cmp	r5, #0
4000dbdc:	d1e5      	bne.n	4000dbaa <twsiDataTransmit+0x42>
4000dbde:	4628      	mov	r0, r5
4000dbe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dbe4:	200e      	movs	r0, #14
4000dbe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dbea:	2001      	movs	r0, #1
4000dbec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dbf0:	2026      	movs	r0, #38	; 0x26
4000dbf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dbf6:	2004      	movs	r0, #4
4000dbf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dbfc:	200e      	movs	r0, #14
4000dbfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
4000dc02:	4620      	mov	r0, r4
4000dc04:	f7ff ff6c 	bl	4000dae0 <twsiStsGet>
4000dc08:	2838      	cmp	r0, #56	; 0x38
4000dc0a:	d1e2      	bne.n	4000dbd2 <twsiDataTransmit+0x6a>
4000dc0c:	e7f0      	b.n	4000dbf0 <twsiDataTransmit+0x88>

Disassembly of section .text.mvTwsiStartBitSet:

4000dc0e <mvTwsiStartBitSet>:
mvTwsiStartBitSet():
4000dc0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
4000dc10:	4604      	mov	r4, r0
4000dc12:	f7ff ff57 	bl	4000dac4 <twsiMainIntGet>
4000dc16:	f504 7688 	add.w	r6, r4, #272	; 0x110
4000dc1a:	0236      	lsls	r6, r6, #8
4000dc1c:	3608      	adds	r6, #8
4000dc1e:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000dc22:	6833      	ldr	r3, [r6, #0]
4000dc24:	f043 0320 	orr.w	r3, r3, #32
4000dc28:	6033      	str	r3, [r6, #0]
4000dc2a:	b110      	cbz	r0, 4000dc32 <mvTwsiStartBitSet+0x24>
4000dc2c:	4620      	mov	r0, r4
4000dc2e:	f7ff ff87 	bl	4000db40 <twsiIntFlgClr>
4000dc32:	2500      	movs	r5, #0
4000dc34:	f240 5701 	movw	r7, #1281	; 0x501
4000dc38:	4620      	mov	r0, r4
4000dc3a:	f7ff ff43 	bl	4000dac4 <twsiMainIntGet>
4000dc3e:	b118      	cbz	r0, 4000dc48 <mvTwsiStartBitSet+0x3a>
4000dc40:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
4000dc44:	d31a      	bcc.n	4000dc7c <mvTwsiStartBitSet+0x6e>
4000dc46:	e017      	b.n	4000dc78 <mvTwsiStartBitSet+0x6a>
4000dc48:	3501      	adds	r5, #1
4000dc4a:	42bd      	cmp	r5, r7
4000dc4c:	d1f4      	bne.n	4000dc38 <mvTwsiStartBitSet+0x2a>
4000dc4e:	200e      	movs	r0, #14
4000dc50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000dc52:	4620      	mov	r0, r4
4000dc54:	f7ff ff44 	bl	4000dae0 <twsiStsGet>
4000dc58:	2838      	cmp	r0, #56	; 0x38
4000dc5a:	d007      	beq.n	4000dc6c <mvTwsiStartBitSet+0x5e>
4000dc5c:	2878      	cmp	r0, #120	; 0x78
4000dc5e:	d005      	beq.n	4000dc6c <mvTwsiStartBitSet+0x5e>
4000dc60:	2808      	cmp	r0, #8
4000dc62:	d005      	beq.n	4000dc70 <mvTwsiStartBitSet+0x62>
4000dc64:	3810      	subs	r0, #16
4000dc66:	bf18      	it	ne
4000dc68:	2001      	movne	r0, #1
4000dc6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000dc6c:	2026      	movs	r0, #38	; 0x26
4000dc6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000dc70:	4628      	mov	r0, r5
4000dc72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000dc74:	2001      	movs	r0, #1
4000dc76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000dc78:	200e      	movs	r0, #14
4000dc7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
4000dc7c:	6835      	ldr	r5, [r6, #0]
4000dc7e:	f015 0520 	ands.w	r5, r5, #32
4000dc82:	d1f7      	bne.n	4000dc74 <mvTwsiStartBitSet+0x66>
4000dc84:	e7e5      	b.n	4000dc52 <mvTwsiStartBitSet+0x44>

Disassembly of section .text.mvTwsiStopBitSet:

4000dc86 <mvTwsiStopBitSet>:
mvTwsiStopBitSet():
4000dc86:	b538      	push	{r3, r4, r5, lr}
4000dc88:	f500 7488 	add.w	r4, r0, #272	; 0x110
4000dc8c:	4605      	mov	r5, r0
4000dc8e:	0224      	lsls	r4, r4, #8
4000dc90:	3408      	adds	r4, #8
4000dc92:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000dc96:	6823      	ldr	r3, [r4, #0]
4000dc98:	f043 0310 	orr.w	r3, r3, #16
4000dc9c:	6023      	str	r3, [r4, #0]
4000dc9e:	f7ff ff4f 	bl	4000db40 <twsiIntFlgClr>
4000dca2:	2300      	movs	r3, #0
4000dca4:	f240 5201 	movw	r2, #1281	; 0x501
4000dca8:	6821      	ldr	r1, [r4, #0]
4000dcaa:	06c9      	lsls	r1, r1, #27
4000dcac:	d403      	bmi.n	4000dcb6 <mvTwsiStopBitSet+0x30>
4000dcae:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
4000dcb2:	d316      	bcc.n	4000dce2 <mvTwsiStopBitSet+0x5c>
4000dcb4:	e013      	b.n	4000dcde <mvTwsiStopBitSet+0x58>
4000dcb6:	3301      	adds	r3, #1
4000dcb8:	4293      	cmp	r3, r2
4000dcba:	d1f5      	bne.n	4000dca8 <mvTwsiStopBitSet+0x22>
4000dcbc:	200e      	movs	r0, #14
4000dcbe:	bd38      	pop	{r3, r4, r5, pc}
4000dcc0:	4628      	mov	r0, r5
4000dcc2:	f7ff ff0d 	bl	4000dae0 <twsiStsGet>
4000dcc6:	2838      	cmp	r0, #56	; 0x38
4000dcc8:	d005      	beq.n	4000dcd6 <mvTwsiStopBitSet+0x50>
4000dcca:	2878      	cmp	r0, #120	; 0x78
4000dccc:	d003      	beq.n	4000dcd6 <mvTwsiStopBitSet+0x50>
4000dcce:	38f8      	subs	r0, #248	; 0xf8
4000dcd0:	bf18      	it	ne
4000dcd2:	2001      	movne	r0, #1
4000dcd4:	bd38      	pop	{r3, r4, r5, pc}
4000dcd6:	2026      	movs	r0, #38	; 0x26
4000dcd8:	bd38      	pop	{r3, r4, r5, pc}
4000dcda:	2001      	movs	r0, #1
4000dcdc:	bd38      	pop	{r3, r4, r5, pc}
4000dcde:	200e      	movs	r0, #14
4000dce0:	bd38      	pop	{r3, r4, r5, pc}
4000dce2:	6823      	ldr	r3, [r4, #0]
4000dce4:	06db      	lsls	r3, r3, #27
4000dce6:	d4f8      	bmi.n	4000dcda <mvTwsiStopBitSet+0x54>
4000dce8:	e7ea      	b.n	4000dcc0 <mvTwsiStopBitSet+0x3a>

Disassembly of section .text.mvTwsiInit:

4000dcea <mvTwsiInit>:
mvTwsiInit():
4000dcea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000dcee:	2400      	movs	r4, #0
4000dcf0:	b087      	sub	sp, #28
4000dcf2:	461d      	mov	r5, r3
4000dcf4:	46a0      	mov	r8, r4
4000dcf6:	f04f 39ff 	mov.w	r9, #4294967295
4000dcfa:	9205      	str	r2, [sp, #20]
4000dcfc:	468a      	mov	sl, r1
4000dcfe:	9004      	str	r0, [sp, #16]
4000dd00:	2202      	movs	r2, #2
4000dd02:	9403      	str	r4, [sp, #12]
4000dd04:	9402      	str	r4, [sp, #8]
4000dd06:	e01d      	b.n	4000dd44 <mvTwsiInit+0x5a>
4000dd08:	461e      	mov	r6, r3
4000dd0a:	9805      	ldr	r0, [sp, #20]
4000dd0c:	4639      	mov	r1, r7
4000dd0e:	1c73      	adds	r3, r6, #1
4000dd10:	e88d 000c 	stmia.w	sp, {r2, r3}
4000dd14:	f7f2 e9ca 	blx	400000ac <__aeabi_uidiv>
4000dd18:	e89d 000c 	ldmia.w	sp, {r2, r3}
4000dd1c:	4550      	cmp	r0, sl
4000dd1e:	d80a      	bhi.n	4000dd36 <mvTwsiInit+0x4c>
4000dd20:	ebc0 010a 	rsb	r1, r0, sl
4000dd24:	2900      	cmp	r1, #0
4000dd26:	bfb8      	it	lt
4000dd28:	4249      	neglt	r1, r1
4000dd2a:	4549      	cmp	r1, r9
4000dd2c:	d203      	bcs.n	4000dd36 <mvTwsiInit+0x4c>
4000dd2e:	46b0      	mov	r8, r6
4000dd30:	4689      	mov	r9, r1
4000dd32:	9403      	str	r4, [sp, #12]
4000dd34:	9002      	str	r0, [sp, #8]
4000dd36:	2b10      	cmp	r3, #16
4000dd38:	442f      	add	r7, r5
4000dd3a:	d1e5      	bne.n	4000dd08 <mvTwsiInit+0x1e>
4000dd3c:	3401      	adds	r4, #1
4000dd3e:	465d      	mov	r5, fp
4000dd40:	2c08      	cmp	r4, #8
4000dd42:	d008      	beq.n	4000dd56 <mvTwsiInit+0x6c>
4000dd44:	fa02 f304 	lsl.w	r3, r2, r4
4000dd48:	210a      	movs	r1, #10
4000dd4a:	46ab      	mov	fp, r5
4000dd4c:	434b      	muls	r3, r1
4000dd4e:	2600      	movs	r6, #0
4000dd50:	461f      	mov	r7, r3
4000dd52:	461d      	mov	r5, r3
4000dd54:	e7d9      	b.n	4000dd0a <mvTwsiInit+0x20>
4000dd56:	9a04      	ldr	r2, [sp, #16]
4000dd58:	2600      	movs	r6, #0
4000dd5a:	2002      	movs	r0, #2
4000dd5c:	f502 7488 	add.w	r4, r2, #272	; 0x110
4000dd60:	0224      	lsls	r4, r4, #8
4000dd62:	f104 031c 	add.w	r3, r4, #28
4000dd66:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000dd6a:	601e      	str	r6, [r3, #0]
4000dd6c:	f7ff fec0 	bl	4000daf0 <mvTwsiDelay>
4000dd70:	9b03      	ldr	r3, [sp, #12]
4000dd72:	ea43 02c8 	orr.w	r2, r3, r8, lsl #3
4000dd76:	f104 030c 	add.w	r3, r4, #12
4000dd7a:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000dd7e:	601a      	str	r2, [r3, #0]
4000dd80:	f104 0308 	add.w	r3, r4, #8
4000dd84:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000dd88:	2244      	movs	r2, #68	; 0x44
4000dd8a:	601a      	str	r2, [r3, #0]
4000dd8c:	792a      	ldrb	r2, [r5, #4]
4000dd8e:	2a01      	cmp	r2, #1
4000dd90:	d10f      	bne.n	4000ddb2 <mvTwsiInit+0xc8>
4000dd92:	6829      	ldr	r1, [r5, #0]
4000dd94:	9810      	ldr	r0, [sp, #64]	; 0x40
4000dd96:	f401 7140 	and.w	r1, r1, #768	; 0x300
4000dd9a:	09c9      	lsrs	r1, r1, #7
4000dd9c:	f041 02f0 	orr.w	r2, r1, #240	; 0xf0
4000dda0:	b108      	cbz	r0, 4000dda6 <mvTwsiInit+0xbc>
4000dda2:	f041 02f1 	orr.w	r2, r1, #241	; 0xf1
4000dda6:	f044 4150 	orr.w	r1, r4, #3489660928	; 0xd0000000
4000ddaa:	3410      	adds	r4, #16
4000ddac:	600a      	str	r2, [r1, #0]
4000ddae:	782a      	ldrb	r2, [r5, #0]
4000ddb0:	e008      	b.n	4000ddc4 <mvTwsiInit+0xda>
4000ddb2:	f104 0210 	add.w	r2, r4, #16
4000ddb6:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000ddba:	6016      	str	r6, [r2, #0]
4000ddbc:	682a      	ldr	r2, [r5, #0]
4000ddbe:	0052      	lsls	r2, r2, #1
4000ddc0:	f402 72ff 	and.w	r2, r2, #510	; 0x1fe
4000ddc4:	f044 4450 	orr.w	r4, r4, #3489660928	; 0xd0000000
4000ddc8:	9904      	ldr	r1, [sp, #16]
4000ddca:	2001      	movs	r0, #1
4000ddcc:	6022      	str	r2, [r4, #0]
4000ddce:	681a      	ldr	r2, [r3, #0]
4000ddd0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
4000ddd4:	601a      	str	r2, [r3, #0]
4000ddd6:	f501 4302 	add.w	r3, r1, #33280	; 0x8200
4000ddda:	33df      	adds	r3, #223	; 0xdf
4000dddc:	009b      	lsls	r3, r3, #2
4000ddde:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000dde2:	681a      	ldr	r2, [r3, #0]
4000dde4:	f042 0201 	orr.w	r2, r2, #1
4000dde8:	601a      	str	r2, [r3, #0]
4000ddea:	f7ff fe81 	bl	4000daf0 <mvTwsiDelay>
4000ddee:	9802      	ldr	r0, [sp, #8]
4000ddf0:	b007      	add	sp, #28
4000ddf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvTwsiAddrSet:

4000ddf6 <mvTwsiAddrSet>:
mvTwsiAddrSet():
4000ddf6:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
4000ddfa:	4604      	mov	r4, r0
4000ddfc:	790b      	ldrb	r3, [r1, #4]
4000ddfe:	4615      	mov	r5, r2
4000de00:	680f      	ldr	r7, [r1, #0]
4000de02:	2b01      	cmp	r3, #1
4000de04:	d14e      	bne.n	4000dea4 <mvTwsiAddrSet+0xae>
4000de06:	f500 7888 	add.w	r8, r0, #272	; 0x110
4000de0a:	f407 7240 	and.w	r2, r7, #768	; 0x300
4000de0e:	4618      	mov	r0, r3
4000de10:	2600      	movs	r6, #0
4000de12:	ea4f 2808 	mov.w	r8, r8, lsl #8
4000de16:	ea45 12d2 	orr.w	r2, r5, r2, lsr #7
4000de1a:	f108 0804 	add.w	r8, r8, #4
4000de1e:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
4000de22:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
4000de26:	f240 5901 	movw	r9, #1281	; 0x501
4000de2a:	f8c8 2000 	str.w	r2, [r8]
4000de2e:	f7ff fe5f 	bl	4000daf0 <mvTwsiDelay>
4000de32:	4620      	mov	r0, r4
4000de34:	f7ff fe84 	bl	4000db40 <twsiIntFlgClr>
4000de38:	4620      	mov	r0, r4
4000de3a:	f7ff fe43 	bl	4000dac4 <twsiMainIntGet>
4000de3e:	b118      	cbz	r0, 4000de48 <mvTwsiAddrSet+0x52>
4000de40:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
4000de44:	d35f      	bcc.n	4000df06 <mvTwsiAddrSet+0x110>
4000de46:	e056      	b.n	4000def6 <mvTwsiAddrSet+0x100>
4000de48:	3601      	adds	r6, #1
4000de4a:	454e      	cmp	r6, r9
4000de4c:	d1f4      	bne.n	4000de38 <mvTwsiAddrSet+0x42>
4000de4e:	e052      	b.n	4000def6 <mvTwsiAddrSet+0x100>
4000de50:	2878      	cmp	r0, #120	; 0x78
4000de52:	d054      	beq.n	4000defe <mvTwsiAddrSet+0x108>
4000de54:	2840      	cmp	r0, #64	; 0x40
4000de56:	d003      	beq.n	4000de60 <mvTwsiAddrSet+0x6a>
4000de58:	2d01      	cmp	r5, #1
4000de5a:	d051      	beq.n	4000df00 <mvTwsiAddrSet+0x10a>
4000de5c:	2818      	cmp	r0, #24
4000de5e:	d000      	beq.n	4000de62 <mvTwsiAddrSet+0x6c>
4000de60:	b1f5      	cbz	r5, 4000dea0 <mvTwsiAddrSet+0xaa>
4000de62:	007f      	lsls	r7, r7, #1
4000de64:	4620      	mov	r0, r4
4000de66:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
4000de6a:	f8c8 7000 	str.w	r7, [r8]
4000de6e:	f7ff fe67 	bl	4000db40 <twsiIntFlgClr>
4000de72:	2600      	movs	r6, #0
4000de74:	f240 5701 	movw	r7, #1281	; 0x501
4000de78:	4620      	mov	r0, r4
4000de7a:	f7ff fe23 	bl	4000dac4 <twsiMainIntGet>
4000de7e:	b118      	cbz	r0, 4000de88 <mvTwsiAddrSet+0x92>
4000de80:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
4000de84:	d345      	bcc.n	4000df12 <mvTwsiAddrSet+0x11c>
4000de86:	e036      	b.n	4000def6 <mvTwsiAddrSet+0x100>
4000de88:	3601      	adds	r6, #1
4000de8a:	42be      	cmp	r6, r7
4000de8c:	d1f4      	bne.n	4000de78 <mvTwsiAddrSet+0x82>
4000de8e:	e032      	b.n	4000def6 <mvTwsiAddrSet+0x100>
4000de90:	2878      	cmp	r0, #120	; 0x78
4000de92:	d034      	beq.n	4000defe <mvTwsiAddrSet+0x108>
4000de94:	28e0      	cmp	r0, #224	; 0xe0
4000de96:	d029      	beq.n	4000deec <mvTwsiAddrSet+0xf6>
4000de98:	2d01      	cmp	r5, #1
4000de9a:	d031      	beq.n	4000df00 <mvTwsiAddrSet+0x10a>
4000de9c:	28d0      	cmp	r0, #208	; 0xd0
4000de9e:	e024      	b.n	4000deea <mvTwsiAddrSet+0xf4>
4000dea0:	2501      	movs	r5, #1
4000dea2:	e02d      	b.n	4000df00 <mvTwsiAddrSet+0x10a>
4000dea4:	f500 7388 	add.w	r3, r0, #272	; 0x110
4000dea8:	007f      	lsls	r7, r7, #1
4000deaa:	f407 77ff 	and.w	r7, r7, #510	; 0x1fe
4000deae:	2600      	movs	r6, #0
4000deb0:	021b      	lsls	r3, r3, #8
4000deb2:	4317      	orrs	r7, r2
4000deb4:	3304      	adds	r3, #4
4000deb6:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000deba:	601f      	str	r7, [r3, #0]
4000debc:	f240 5701 	movw	r7, #1281	; 0x501
4000dec0:	f7ff fe3e 	bl	4000db40 <twsiIntFlgClr>
4000dec4:	4620      	mov	r0, r4
4000dec6:	f7ff fdfd 	bl	4000dac4 <twsiMainIntGet>
4000deca:	b118      	cbz	r0, 4000ded4 <mvTwsiAddrSet+0xde>
4000decc:	f5b6 6fa0 	cmp.w	r6, #1280	; 0x500
4000ded0:	d325      	bcc.n	4000df1e <mvTwsiAddrSet+0x128>
4000ded2:	e010      	b.n	4000def6 <mvTwsiAddrSet+0x100>
4000ded4:	3601      	adds	r6, #1
4000ded6:	42be      	cmp	r6, r7
4000ded8:	d1f4      	bne.n	4000dec4 <mvTwsiAddrSet+0xce>
4000deda:	e00c      	b.n	4000def6 <mvTwsiAddrSet+0x100>
4000dedc:	2878      	cmp	r0, #120	; 0x78
4000dede:	d00e      	beq.n	4000defe <mvTwsiAddrSet+0x108>
4000dee0:	2840      	cmp	r0, #64	; 0x40
4000dee2:	d003      	beq.n	4000deec <mvTwsiAddrSet+0xf6>
4000dee4:	2d01      	cmp	r5, #1
4000dee6:	d00b      	beq.n	4000df00 <mvTwsiAddrSet+0x10a>
4000dee8:	2818      	cmp	r0, #24
4000deea:	d006      	beq.n	4000defa <mvTwsiAddrSet+0x104>
4000deec:	f1d5 0501 	rsbs	r5, r5, #1
4000def0:	bf38      	it	cc
4000def2:	2500      	movcc	r5, #0
4000def4:	e004      	b.n	4000df00 <mvTwsiAddrSet+0x10a>
4000def6:	250e      	movs	r5, #14
4000def8:	e002      	b.n	4000df00 <mvTwsiAddrSet+0x10a>
4000defa:	2500      	movs	r5, #0
4000defc:	e000      	b.n	4000df00 <mvTwsiAddrSet+0x10a>
4000defe:	2526      	movs	r5, #38	; 0x26
4000df00:	4628      	mov	r0, r5
4000df02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000df06:	4620      	mov	r0, r4
4000df08:	f7ff fdea 	bl	4000dae0 <twsiStsGet>
4000df0c:	2838      	cmp	r0, #56	; 0x38
4000df0e:	d19f      	bne.n	4000de50 <mvTwsiAddrSet+0x5a>
4000df10:	e7f5      	b.n	4000defe <mvTwsiAddrSet+0x108>
4000df12:	4620      	mov	r0, r4
4000df14:	f7ff fde4 	bl	4000dae0 <twsiStsGet>
4000df18:	2838      	cmp	r0, #56	; 0x38
4000df1a:	d1b9      	bne.n	4000de90 <mvTwsiAddrSet+0x9a>
4000df1c:	e7ef      	b.n	4000defe <mvTwsiAddrSet+0x108>
4000df1e:	4620      	mov	r0, r4
4000df20:	f7ff fdde 	bl	4000dae0 <twsiStsGet>
4000df24:	2838      	cmp	r0, #56	; 0x38
4000df26:	d1d9      	bne.n	4000dedc <mvTwsiAddrSet+0xe6>
4000df28:	e7e9      	b.n	4000defe <mvTwsiAddrSet+0x108>

Disassembly of section .text.mvTwsiRead:

4000df2a <mvTwsiRead>:
mvTwsiRead():
4000df2a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000df2e:	2a00      	cmp	r2, #0
4000df30:	b087      	sub	sp, #28
4000df32:	4604      	mov	r4, r0
4000df34:	460d      	mov	r5, r1
4000df36:	469b      	mov	fp, r3
4000df38:	9203      	str	r2, [sp, #12]
4000df3a:	f000 80a6 	beq.w	4000e08a <mvTwsiRead+0x160>
4000df3e:	2900      	cmp	r1, #0
4000df40:	f000 80a3 	beq.w	4000e08a <mvTwsiRead+0x160>
4000df44:	f500 7388 	add.w	r3, r0, #272	; 0x110
4000df48:	f04f 0800 	mov.w	r8, #0
4000df4c:	f240 5901 	movw	r9, #1281	; 0x501
4000df50:	f240 4aff 	movw	sl, #1279	; 0x4ff
4000df54:	021b      	lsls	r3, r3, #8
4000df56:	f103 0608 	add.w	r6, r3, #8
4000df5a:	3304      	adds	r3, #4
4000df5c:	f043 4350 	orr.w	r3, r3, #3489660928	; 0xd0000000
4000df60:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000df64:	9302      	str	r3, [sp, #8]
4000df66:	e002      	b.n	4000df6e <mvTwsiRead+0x44>
4000df68:	2001      	movs	r0, #1
4000df6a:	f7ff fdc1 	bl	4000daf0 <mvTwsiDelay>
4000df6e:	4620      	mov	r0, r4
4000df70:	f7ff fe4d 	bl	4000dc0e <mvTwsiStartBitSet>
4000df74:	2826      	cmp	r0, #38	; 0x26
4000df76:	4602      	mov	r2, r0
4000df78:	d078      	beq.n	4000e06c <mvTwsiRead+0x142>
4000df7a:	2800      	cmp	r0, #0
4000df7c:	f040 8091 	bne.w	4000e0a2 <mvTwsiRead+0x178>
4000df80:	68af      	ldr	r7, [r5, #8]
4000df82:	2f01      	cmp	r7, #1
4000df84:	d128      	bne.n	4000dfd8 <mvTwsiRead+0xae>
4000df86:	4620      	mov	r0, r4
4000df88:	4629      	mov	r1, r5
4000df8a:	f7ff ff34 	bl	4000ddf6 <mvTwsiAddrSet>
4000df8e:	2826      	cmp	r0, #38	; 0x26
4000df90:	d072      	beq.n	4000e078 <mvTwsiRead+0x14e>
4000df92:	b120      	cbz	r0, 4000df9e <mvTwsiRead+0x74>
4000df94:	4620      	mov	r0, r4
4000df96:	f7ff fe76 	bl	4000dc86 <mvTwsiStopBitSet>
4000df9a:	4638      	mov	r0, r7
4000df9c:	e078      	b.n	4000e090 <mvTwsiRead+0x166>
4000df9e:	692a      	ldr	r2, [r5, #16]
4000dfa0:	68eb      	ldr	r3, [r5, #12]
4000dfa2:	2a01      	cmp	r2, #1
4000dfa4:	d106      	bne.n	4000dfb4 <mvTwsiRead+0x8a>
4000dfa6:	0a1a      	lsrs	r2, r3, #8
4000dfa8:	f88d 3015 	strb.w	r3, [sp, #21]
4000dfac:	f88d 2014 	strb.w	r2, [sp, #20]
4000dfb0:	2202      	movs	r2, #2
4000dfb2:	e002      	b.n	4000dfba <mvTwsiRead+0x90>
4000dfb4:	463a      	mov	r2, r7
4000dfb6:	f88d 3014 	strb.w	r3, [sp, #20]
4000dfba:	4620      	mov	r0, r4
4000dfbc:	a905      	add	r1, sp, #20
4000dfbe:	f7ff fdd3 	bl	4000db68 <twsiDataTransmit>
4000dfc2:	2826      	cmp	r0, #38	; 0x26
4000dfc4:	d052      	beq.n	4000e06c <mvTwsiRead+0x142>
4000dfc6:	2800      	cmp	r0, #0
4000dfc8:	d16b      	bne.n	4000e0a2 <mvTwsiRead+0x178>
4000dfca:	4620      	mov	r0, r4
4000dfcc:	f7ff fe1f 	bl	4000dc0e <mvTwsiStartBitSet>
4000dfd0:	2826      	cmp	r0, #38	; 0x26
4000dfd2:	d04b      	beq.n	4000e06c <mvTwsiRead+0x142>
4000dfd4:	2800      	cmp	r0, #0
4000dfd6:	d164      	bne.n	4000e0a2 <mvTwsiRead+0x178>
4000dfd8:	2201      	movs	r2, #1
4000dfda:	4620      	mov	r0, r4
4000dfdc:	4629      	mov	r1, r5
4000dfde:	f7ff ff0a 	bl	4000ddf6 <mvTwsiAddrSet>
4000dfe2:	2826      	cmp	r0, #38	; 0x26
4000dfe4:	d042      	beq.n	4000e06c <mvTwsiRead+0x142>
4000dfe6:	2800      	cmp	r0, #0
4000dfe8:	d15b      	bne.n	4000e0a2 <mvTwsiRead+0x178>
4000dfea:	4607      	mov	r7, r0
4000dfec:	4620      	mov	r0, r4
4000dfee:	f7ff fd69 	bl	4000dac4 <twsiMainIntGet>
4000dff2:	b128      	cbz	r0, 4000e000 <mvTwsiRead+0xd6>
4000dff4:	4557      	cmp	r7, sl
4000dff6:	d854      	bhi.n	4000e0a2 <mvTwsiRead+0x178>
4000dff8:	9b03      	ldr	r3, [sp, #12]
4000dffa:	465f      	mov	r7, fp
4000dffc:	9301      	str	r3, [sp, #4]
4000dffe:	e02c      	b.n	4000e05a <mvTwsiRead+0x130>
4000e000:	3701      	adds	r7, #1
4000e002:	454f      	cmp	r7, r9
4000e004:	d1f2      	bne.n	4000dfec <mvTwsiRead+0xc2>
4000e006:	e04c      	b.n	4000e0a2 <mvTwsiRead+0x178>
4000e008:	2f01      	cmp	r7, #1
4000e00a:	d103      	bne.n	4000e014 <mvTwsiRead+0xea>
4000e00c:	6833      	ldr	r3, [r6, #0]
4000e00e:	f023 0304 	bic.w	r3, r3, #4
4000e012:	6033      	str	r3, [r6, #0]
4000e014:	4620      	mov	r0, r4
4000e016:	f7ff fd93 	bl	4000db40 <twsiIntFlgClr>
4000e01a:	2300      	movs	r3, #0
4000e01c:	4620      	mov	r0, r4
4000e01e:	9300      	str	r3, [sp, #0]
4000e020:	f7ff fd50 	bl	4000dac4 <twsiMainIntGet>
4000e024:	9b00      	ldr	r3, [sp, #0]
4000e026:	b110      	cbz	r0, 4000e02e <mvTwsiRead+0x104>
4000e028:	4553      	cmp	r3, sl
4000e02a:	d934      	bls.n	4000e096 <mvTwsiRead+0x16c>
4000e02c:	e039      	b.n	4000e0a2 <mvTwsiRead+0x178>
4000e02e:	3301      	adds	r3, #1
4000e030:	454b      	cmp	r3, r9
4000e032:	d1f3      	bne.n	4000e01c <mvTwsiRead+0xf2>
4000e034:	e035      	b.n	4000e0a2 <mvTwsiRead+0x178>
4000e036:	2878      	cmp	r0, #120	; 0x78
4000e038:	d018      	beq.n	4000e06c <mvTwsiRead+0x142>
4000e03a:	2850      	cmp	r0, #80	; 0x50
4000e03c:	d004      	beq.n	4000e048 <mvTwsiRead+0x11e>
4000e03e:	2f01      	cmp	r7, #1
4000e040:	d12f      	bne.n	4000e0a2 <mvTwsiRead+0x178>
4000e042:	2858      	cmp	r0, #88	; 0x58
4000e044:	d12d      	bne.n	4000e0a2 <mvTwsiRead+0x178>
4000e046:	e001      	b.n	4000e04c <mvTwsiRead+0x122>
4000e048:	2f01      	cmp	r7, #1
4000e04a:	d02a      	beq.n	4000e0a2 <mvTwsiRead+0x178>
4000e04c:	9a02      	ldr	r2, [sp, #8]
4000e04e:	3f01      	subs	r7, #1
4000e050:	6813      	ldr	r3, [r2, #0]
4000e052:	9a01      	ldr	r2, [sp, #4]
4000e054:	f802 3b01 	strb.w	r3, [r2], #1
4000e058:	9201      	str	r2, [sp, #4]
4000e05a:	2f00      	cmp	r7, #0
4000e05c:	d1d4      	bne.n	4000e008 <mvTwsiRead+0xde>
4000e05e:	4620      	mov	r0, r4
4000e060:	f7ff fe11 	bl	4000dc86 <mvTwsiStopBitSet>
4000e064:	2826      	cmp	r0, #38	; 0x26
4000e066:	d001      	beq.n	4000e06c <mvTwsiRead+0x142>
4000e068:	b130      	cbz	r0, 4000e078 <mvTwsiRead+0x14e>
4000e06a:	e010      	b.n	4000e08e <mvTwsiRead+0x164>
4000e06c:	f108 0801 	add.w	r8, r8, #1
4000e070:	f5b8 7f7a 	cmp.w	r8, #1000	; 0x3e8
4000e074:	f47f af78 	bne.w	4000df68 <mvTwsiRead+0x3e>
4000e078:	6833      	ldr	r3, [r6, #0]
4000e07a:	2001      	movs	r0, #1
4000e07c:	f043 0304 	orr.w	r3, r3, #4
4000e080:	6033      	str	r3, [r6, #0]
4000e082:	f7ff fd35 	bl	4000daf0 <mvTwsiDelay>
4000e086:	2000      	movs	r0, #0
4000e088:	e002      	b.n	4000e090 <mvTwsiRead+0x166>
4000e08a:	2004      	movs	r0, #4
4000e08c:	e000      	b.n	4000e090 <mvTwsiRead+0x166>
4000e08e:	2001      	movs	r0, #1
4000e090:	b007      	add	sp, #28
4000e092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e096:	4620      	mov	r0, r4
4000e098:	f7ff fd22 	bl	4000dae0 <twsiStsGet>
4000e09c:	2838      	cmp	r0, #56	; 0x38
4000e09e:	d1ca      	bne.n	4000e036 <mvTwsiRead+0x10c>
4000e0a0:	e7e4      	b.n	4000e06c <mvTwsiRead+0x142>
4000e0a2:	4620      	mov	r0, r4
4000e0a4:	f7ff fdef 	bl	4000dc86 <mvTwsiStopBitSet>
4000e0a8:	e7f1      	b.n	4000e08e <mvTwsiRead+0x164>

Disassembly of section .text.__udelay:

4000e0ac <__udelay>:
__udelay():
4000e0ac:	b570      	push	{r4, r5, r6, lr}
4000e0ae:	2319      	movs	r3, #25
4000e0b0:	4343      	muls	r3, r0
4000e0b2:	4a0c      	ldr	r2, [pc, #48]	; (4000e0e4 <__udelay+0x38>)
4000e0b4:	4e0c      	ldr	r6, [pc, #48]	; (4000e0e8 <__udelay+0x3c>)
4000e0b6:	4d0d      	ldr	r5, [pc, #52]	; (4000e0ec <__udelay+0x40>)
4000e0b8:	6013      	str	r3, [r2, #0]
4000e0ba:	6033      	str	r3, [r6, #0]
4000e0bc:	682c      	ldr	r4, [r5, #0]
4000e0be:	f024 0402 	bic.w	r4, r4, #2
4000e0c2:	f044 0401 	orr.w	r4, r4, #1
4000e0c6:	f000 fc53 	bl	4000e970 <mvSysEnvTimerIsRefClk25Mhz>
4000e0ca:	b108      	cbz	r0, 4000e0d0 <__udelay+0x24>
4000e0cc:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
4000e0d0:	602c      	str	r4, [r5, #0]
4000e0d2:	6833      	ldr	r3, [r6, #0]
4000e0d4:	2b00      	cmp	r3, #0
4000e0d6:	d1fc      	bne.n	4000e0d2 <__udelay+0x26>
4000e0d8:	4b04      	ldr	r3, [pc, #16]	; (4000e0ec <__udelay+0x40>)
4000e0da:	f024 0401 	bic.w	r4, r4, #1
4000e0de:	601c      	str	r4, [r3, #0]
4000e0e0:	bd70      	pop	{r4, r5, r6, pc}
4000e0e2:	bf00      	nop
4000e0e4:	d0020310 	andle	r0, r2, r0, lsl r3
4000e0e8:	d0020314 	andle	r0, r2, r4, lsl r3
4000e0ec:	d0020300 	andle	r0, r2, r0, lsl #6

Disassembly of section .text.memset:

4000e0f0 <memset>:
memset():
4000e0f0:	4603      	mov	r3, r0
4000e0f2:	e001      	b.n	4000e0f8 <memset+0x8>
4000e0f4:	f803 1b01 	strb.w	r1, [r3], #1
4000e0f8:	f112 32ff 	adds.w	r2, r2, #4294967295
4000e0fc:	d2fa      	bcs.n	4000e0f4 <memset+0x4>
4000e0fe:	4770      	bx	lr

Disassembly of section .text.memcpy:

4000e100 <memcpy>:
memcpy():
4000e100:	b510      	push	{r4, lr}
4000e102:	2300      	movs	r3, #0
4000e104:	e002      	b.n	4000e10c <memcpy+0xc>
4000e106:	5ccc      	ldrb	r4, [r1, r3]
4000e108:	54c4      	strb	r4, [r0, r3]
4000e10a:	3301      	adds	r3, #1
4000e10c:	4293      	cmp	r3, r2
4000e10e:	d1fa      	bne.n	4000e106 <memcpy+0x6>
4000e110:	bd10      	pop	{r4, pc}

Disassembly of section .text.uli2a:

4000e112 <uli2a>:
uli2a():
4000e112:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000e116:	4604      	mov	r4, r0
4000e118:	460d      	mov	r5, r1
4000e11a:	4616      	mov	r6, r2
4000e11c:	4698      	mov	r8, r3
4000e11e:	2701      	movs	r7, #1
4000e120:	e000      	b.n	4000e124 <uli2a+0x12>
4000e122:	436f      	muls	r7, r5
4000e124:	4620      	mov	r0, r4
4000e126:	4639      	mov	r1, r7
4000e128:	f7f1 efc0 	blx	400000ac <__aeabi_uidiv>
4000e12c:	42a8      	cmp	r0, r5
4000e12e:	d2f8      	bcs.n	4000e122 <uli2a+0x10>
4000e130:	f04f 0900 	mov.w	r9, #0
4000e134:	e029      	b.n	4000e18a <uli2a+0x78>
4000e136:	4639      	mov	r1, r7
4000e138:	4620      	mov	r0, r4
4000e13a:	f7f1 efb8 	blx	400000ac <__aeabi_uidiv>
4000e13e:	4639      	mov	r1, r7
4000e140:	4682      	mov	sl, r0
4000e142:	4620      	mov	r0, r4
4000e144:	f7f2 e8a8 	blx	40000298 <__aeabi_uidivmod>
4000e148:	4638      	mov	r0, r7
4000e14a:	460c      	mov	r4, r1
4000e14c:	4629      	mov	r1, r5
4000e14e:	f7f1 efae 	blx	400000ac <__aeabi_uidiv>
4000e152:	4607      	mov	r7, r0
4000e154:	f1b9 0f00 	cmp.w	r9, #0
4000e158:	d104      	bne.n	4000e164 <uli2a+0x52>
4000e15a:	f1ba 0f00 	cmp.w	sl, #0
4000e15e:	dc01      	bgt.n	4000e164 <uli2a+0x52>
4000e160:	2800      	cmp	r0, #0
4000e162:	d1e8      	bne.n	4000e136 <uli2a+0x24>
4000e164:	f1ba 0f09 	cmp.w	sl, #9
4000e168:	f108 0201 	add.w	r2, r8, #1
4000e16c:	fa5f f18a 	uxtb.w	r1, sl
4000e170:	dd04      	ble.n	4000e17c <uli2a+0x6a>
4000e172:	2e00      	cmp	r6, #0
4000e174:	bf0c      	ite	eq
4000e176:	2357      	moveq	r3, #87	; 0x57
4000e178:	2337      	movne	r3, #55	; 0x37
4000e17a:	e000      	b.n	4000e17e <uli2a+0x6c>
4000e17c:	2330      	movs	r3, #48	; 0x30
4000e17e:	f109 0901 	add.w	r9, r9, #1
4000e182:	185b      	adds	r3, r3, r1
4000e184:	f888 3000 	strb.w	r3, [r8]
4000e188:	4690      	mov	r8, r2
4000e18a:	2f00      	cmp	r7, #0
4000e18c:	d1d3      	bne.n	4000e136 <uli2a+0x24>
4000e18e:	f888 7000 	strb.w	r7, [r8]
4000e192:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.ui2a:

4000e196 <ui2a>:
ui2a():
4000e196:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
4000e19a:	4604      	mov	r4, r0
4000e19c:	460d      	mov	r5, r1
4000e19e:	4616      	mov	r6, r2
4000e1a0:	4698      	mov	r8, r3
4000e1a2:	2701      	movs	r7, #1
4000e1a4:	e000      	b.n	4000e1a8 <ui2a+0x12>
4000e1a6:	436f      	muls	r7, r5
4000e1a8:	4620      	mov	r0, r4
4000e1aa:	4639      	mov	r1, r7
4000e1ac:	f7f1 ef7e 	blx	400000ac <__aeabi_uidiv>
4000e1b0:	42a8      	cmp	r0, r5
4000e1b2:	d2f8      	bcs.n	4000e1a6 <ui2a+0x10>
4000e1b4:	f04f 0900 	mov.w	r9, #0
4000e1b8:	e029      	b.n	4000e20e <ui2a+0x78>
4000e1ba:	4639      	mov	r1, r7
4000e1bc:	4620      	mov	r0, r4
4000e1be:	f7f1 ef76 	blx	400000ac <__aeabi_uidiv>
4000e1c2:	4639      	mov	r1, r7
4000e1c4:	4682      	mov	sl, r0
4000e1c6:	4620      	mov	r0, r4
4000e1c8:	f7f2 e866 	blx	40000298 <__aeabi_uidivmod>
4000e1cc:	4638      	mov	r0, r7
4000e1ce:	460c      	mov	r4, r1
4000e1d0:	4629      	mov	r1, r5
4000e1d2:	f7f1 ef6c 	blx	400000ac <__aeabi_uidiv>
4000e1d6:	4607      	mov	r7, r0
4000e1d8:	f1b9 0f00 	cmp.w	r9, #0
4000e1dc:	d104      	bne.n	4000e1e8 <ui2a+0x52>
4000e1de:	f1ba 0f00 	cmp.w	sl, #0
4000e1e2:	dc01      	bgt.n	4000e1e8 <ui2a+0x52>
4000e1e4:	2800      	cmp	r0, #0
4000e1e6:	d1e8      	bne.n	4000e1ba <ui2a+0x24>
4000e1e8:	f1ba 0f09 	cmp.w	sl, #9
4000e1ec:	f108 0201 	add.w	r2, r8, #1
4000e1f0:	fa5f f18a 	uxtb.w	r1, sl
4000e1f4:	dd04      	ble.n	4000e200 <ui2a+0x6a>
4000e1f6:	2e00      	cmp	r6, #0
4000e1f8:	bf0c      	ite	eq
4000e1fa:	2357      	moveq	r3, #87	; 0x57
4000e1fc:	2337      	movne	r3, #55	; 0x37
4000e1fe:	e000      	b.n	4000e202 <ui2a+0x6c>
4000e200:	2330      	movs	r3, #48	; 0x30
4000e202:	f109 0901 	add.w	r9, r9, #1
4000e206:	185b      	adds	r3, r3, r1
4000e208:	f888 3000 	strb.w	r3, [r8]
4000e20c:	4690      	mov	r8, r2
4000e20e:	2f00      	cmp	r7, #0
4000e210:	d1d3      	bne.n	4000e1ba <ui2a+0x24>
4000e212:	f888 7000 	strb.w	r7, [r8]
4000e216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

Disassembly of section .text.putchw:

4000e21a <putchw>:
putchw():
4000e21a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
4000e21e:	2b00      	cmp	r3, #0
4000e220:	bf0c      	ite	eq
4000e222:	f04f 0820 	moveq.w	r8, #32
4000e226:	f04f 0830 	movne.w	r8, #48	; 0x30
4000e22a:	9e06      	ldr	r6, [sp, #24]
4000e22c:	4604      	mov	r4, r0
4000e22e:	460d      	mov	r5, r1
4000e230:	4633      	mov	r3, r6
4000e232:	e000      	b.n	4000e236 <putchw+0x1c>
4000e234:	3a01      	subs	r2, #1
4000e236:	f813 1b01 	ldrb.w	r1, [r3], #1
4000e23a:	b909      	cbnz	r1, 4000e240 <putchw+0x26>
4000e23c:	4617      	mov	r7, r2
4000e23e:	e006      	b.n	4000e24e <putchw+0x34>
4000e240:	2a00      	cmp	r2, #0
4000e242:	dcf7      	bgt.n	4000e234 <putchw+0x1a>
4000e244:	e7fa      	b.n	4000e23c <putchw+0x22>
4000e246:	4620      	mov	r0, r4
4000e248:	4641      	mov	r1, r8
4000e24a:	47a8      	blx	r5
4000e24c:	3f01      	subs	r7, #1
4000e24e:	2f00      	cmp	r7, #0
4000e250:	dcf9      	bgt.n	4000e246 <putchw+0x2c>
4000e252:	e001      	b.n	4000e258 <putchw+0x3e>
4000e254:	4620      	mov	r0, r4
4000e256:	47a8      	blx	r5
4000e258:	f816 1b01 	ldrb.w	r1, [r6], #1
4000e25c:	2900      	cmp	r1, #0
4000e25e:	d1f9      	bne.n	4000e254 <putchw+0x3a>
4000e260:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

Disassembly of section .text.putcn:

4000e264 <putcn>:
putcn():
4000e264:	b510      	push	{r4, lr}
4000e266:	4608      	mov	r0, r1
4000e268:	460c      	mov	r4, r1
4000e26a:	f7f2 fc7a 	bl	40000b62 <mvUartPutc>
4000e26e:	2c0a      	cmp	r4, #10
4000e270:	d104      	bne.n	4000e27c <putcn+0x18>
4000e272:	200d      	movs	r0, #13
4000e274:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
4000e278:	f7f2 bc73 	b.w	40000b62 <mvUartPutc>
4000e27c:	bd10      	pop	{r4, pc}

Disassembly of section .text.tfp_format:

4000e27e <tfp_format>:
tfp_format():
4000e27e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e282:	b087      	sub	sp, #28
4000e284:	4681      	mov	r9, r0
4000e286:	468a      	mov	sl, r1
4000e288:	4615      	mov	r5, r2
4000e28a:	461c      	mov	r4, r3
4000e28c:	ae03      	add	r6, sp, #12
4000e28e:	e0a2      	b.n	4000e3d6 <tfp_format+0x158>
4000e290:	2925      	cmp	r1, #37	; 0x25
4000e292:	d002      	beq.n	4000e29a <tfp_format+0x1c>
4000e294:	3501      	adds	r5, #1
4000e296:	4648      	mov	r0, r9
4000e298:	e09c      	b.n	4000e3d4 <tfp_format+0x156>
4000e29a:	786b      	ldrb	r3, [r5, #1]
4000e29c:	2b30      	cmp	r3, #48	; 0x30
4000e29e:	d003      	beq.n	4000e2a8 <tfp_format+0x2a>
4000e2a0:	3502      	adds	r5, #2
4000e2a2:	f04f 0b00 	mov.w	fp, #0
4000e2a6:	e003      	b.n	4000e2b0 <tfp_format+0x32>
4000e2a8:	78ab      	ldrb	r3, [r5, #2]
4000e2aa:	3503      	adds	r5, #3
4000e2ac:	f04f 0b01 	mov.w	fp, #1
4000e2b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
4000e2b4:	2a09      	cmp	r2, #9
4000e2b6:	d81e      	bhi.n	4000e2f6 <tfp_format+0x78>
4000e2b8:	462a      	mov	r2, r5
4000e2ba:	f04f 0800 	mov.w	r8, #0
4000e2be:	200a      	movs	r0, #10
4000e2c0:	e003      	b.n	4000e2ca <tfp_format+0x4c>
4000e2c2:	fb00 1808 	mla	r8, r0, r8, r1
4000e2c6:	f812 3b01 	ldrb.w	r3, [r2], #1
4000e2ca:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
4000e2ce:	4615      	mov	r5, r2
4000e2d0:	b2cf      	uxtb	r7, r1
4000e2d2:	2f09      	cmp	r7, #9
4000e2d4:	d9f5      	bls.n	4000e2c2 <tfp_format+0x44>
4000e2d6:	f1a3 0161 	sub.w	r1, r3, #97	; 0x61
4000e2da:	2905      	cmp	r1, #5
4000e2dc:	d802      	bhi.n	4000e2e4 <tfp_format+0x66>
4000e2de:	f1a3 0157 	sub.w	r1, r3, #87	; 0x57
4000e2e2:	e005      	b.n	4000e2f0 <tfp_format+0x72>
4000e2e4:	f1a3 0141 	sub.w	r1, r3, #65	; 0x41
4000e2e8:	2905      	cmp	r1, #5
4000e2ea:	d806      	bhi.n	4000e2fa <tfp_format+0x7c>
4000e2ec:	f1a3 0137 	sub.w	r1, r3, #55	; 0x37
4000e2f0:	290a      	cmp	r1, #10
4000e2f2:	dc02      	bgt.n	4000e2fa <tfp_format+0x7c>
4000e2f4:	e7e5      	b.n	4000e2c2 <tfp_format+0x44>
4000e2f6:	f04f 0800 	mov.w	r8, #0
4000e2fa:	2b6c      	cmp	r3, #108	; 0x6c
4000e2fc:	d103      	bne.n	4000e306 <tfp_format+0x88>
4000e2fe:	782b      	ldrb	r3, [r5, #0]
4000e300:	2201      	movs	r2, #1
4000e302:	3501      	adds	r5, #1
4000e304:	e000      	b.n	4000e308 <tfp_format+0x8a>
4000e306:	2200      	movs	r2, #0
4000e308:	2b64      	cmp	r3, #100	; 0x64
4000e30a:	d018      	beq.n	4000e33e <tfp_format+0xc0>
4000e30c:	d80a      	bhi.n	4000e324 <tfp_format+0xa6>
4000e30e:	2b58      	cmp	r3, #88	; 0x58
4000e310:	d030      	beq.n	4000e374 <tfp_format+0xf6>
4000e312:	d804      	bhi.n	4000e31e <tfp_format+0xa0>
4000e314:	2b00      	cmp	r3, #0
4000e316:	d062      	beq.n	4000e3de <tfp_format+0x160>
4000e318:	2b25      	cmp	r3, #37	; 0x25
4000e31a:	d15c      	bne.n	4000e3d6 <tfp_format+0x158>
4000e31c:	e058      	b.n	4000e3d0 <tfp_format+0x152>
4000e31e:	2b63      	cmp	r3, #99	; 0x63
4000e320:	d159      	bne.n	4000e3d6 <tfp_format+0x158>
4000e322:	e045      	b.n	4000e3b0 <tfp_format+0x132>
4000e324:	2b75      	cmp	r3, #117	; 0x75
4000e326:	d004      	beq.n	4000e332 <tfp_format+0xb4>
4000e328:	2b78      	cmp	r3, #120	; 0x78
4000e32a:	d023      	beq.n	4000e374 <tfp_format+0xf6>
4000e32c:	2b73      	cmp	r3, #115	; 0x73
4000e32e:	d152      	bne.n	4000e3d6 <tfp_format+0x158>
4000e330:	e043      	b.n	4000e3ba <tfp_format+0x13c>
4000e332:	1d27      	adds	r7, r4, #4
4000e334:	6820      	ldr	r0, [r4, #0]
4000e336:	210a      	movs	r1, #10
4000e338:	b372      	cbz	r2, 4000e398 <tfp_format+0x11a>
4000e33a:	2200      	movs	r2, #0
4000e33c:	e023      	b.n	4000e386 <tfp_format+0x108>
4000e33e:	1d27      	adds	r7, r4, #4
4000e340:	6820      	ldr	r0, [r4, #0]
4000e342:	b15a      	cbz	r2, 4000e35c <tfp_format+0xde>
4000e344:	2800      	cmp	r0, #0
4000e346:	da05      	bge.n	4000e354 <tfp_format+0xd6>
4000e348:	232d      	movs	r3, #45	; 0x2d
4000e34a:	4240      	negs	r0, r0
4000e34c:	f88d 300c 	strb.w	r3, [sp, #12]
4000e350:	1c73      	adds	r3, r6, #1
4000e352:	e000      	b.n	4000e356 <tfp_format+0xd8>
4000e354:	4633      	mov	r3, r6
4000e356:	210a      	movs	r1, #10
4000e358:	2200      	movs	r2, #0
4000e35a:	e015      	b.n	4000e388 <tfp_format+0x10a>
4000e35c:	2800      	cmp	r0, #0
4000e35e:	da05      	bge.n	4000e36c <tfp_format+0xee>
4000e360:	232d      	movs	r3, #45	; 0x2d
4000e362:	4240      	negs	r0, r0
4000e364:	f88d 300c 	strb.w	r3, [sp, #12]
4000e368:	1c73      	adds	r3, r6, #1
4000e36a:	e000      	b.n	4000e36e <tfp_format+0xf0>
4000e36c:	4633      	mov	r3, r6
4000e36e:	210a      	movs	r1, #10
4000e370:	2200      	movs	r2, #0
4000e372:	e012      	b.n	4000e39a <tfp_format+0x11c>
4000e374:	1d27      	adds	r7, r4, #4
4000e376:	6820      	ldr	r0, [r4, #0]
4000e378:	2110      	movs	r1, #16
4000e37a:	b142      	cbz	r2, 4000e38e <tfp_format+0x110>
4000e37c:	f1a3 0458 	sub.w	r4, r3, #88	; 0x58
4000e380:	4262      	negs	r2, r4
4000e382:	eb42 0204 	adc.w	r2, r2, r4
4000e386:	4633      	mov	r3, r6
4000e388:	f7ff fec3 	bl	4000e112 <uli2a>
4000e38c:	e007      	b.n	4000e39e <tfp_format+0x120>
4000e38e:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
4000e392:	425a      	negs	r2, r3
4000e394:	eb42 0203 	adc.w	r2, r2, r3
4000e398:	4633      	mov	r3, r6
4000e39a:	f7ff fefc 	bl	4000e196 <ui2a>
4000e39e:	4648      	mov	r0, r9
4000e3a0:	4651      	mov	r1, sl
4000e3a2:	4642      	mov	r2, r8
4000e3a4:	465b      	mov	r3, fp
4000e3a6:	463c      	mov	r4, r7
4000e3a8:	9600      	str	r6, [sp, #0]
4000e3aa:	f7ff ff36 	bl	4000e21a <putchw>
4000e3ae:	e012      	b.n	4000e3d6 <tfp_format+0x158>
4000e3b0:	4648      	mov	r0, r9
4000e3b2:	7821      	ldrb	r1, [r4, #0]
4000e3b4:	1d27      	adds	r7, r4, #4
4000e3b6:	47d0      	blx	sl
4000e3b8:	e008      	b.n	4000e3cc <tfp_format+0x14e>
4000e3ba:	6823      	ldr	r3, [r4, #0]
4000e3bc:	4648      	mov	r0, r9
4000e3be:	4651      	mov	r1, sl
4000e3c0:	4642      	mov	r2, r8
4000e3c2:	1d27      	adds	r7, r4, #4
4000e3c4:	9300      	str	r3, [sp, #0]
4000e3c6:	2300      	movs	r3, #0
4000e3c8:	f7ff ff27 	bl	4000e21a <putchw>
4000e3cc:	463c      	mov	r4, r7
4000e3ce:	e002      	b.n	4000e3d6 <tfp_format+0x158>
4000e3d0:	4648      	mov	r0, r9
4000e3d2:	4619      	mov	r1, r3
4000e3d4:	47d0      	blx	sl
4000e3d6:	7829      	ldrb	r1, [r5, #0]
4000e3d8:	2900      	cmp	r1, #0
4000e3da:	f47f af59 	bne.w	4000e290 <tfp_format+0x12>
4000e3de:	b007      	add	sp, #28
4000e3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

Disassembly of section .text.mvPrintf:

4000e3e4 <mvPrintf>:
mvPrintf():
4000e3e4:	b40f      	push	{r0, r1, r2, r3}
4000e3e6:	b507      	push	{r0, r1, r2, lr}
4000e3e8:	ab04      	add	r3, sp, #16
4000e3ea:	2000      	movs	r0, #0
4000e3ec:	4904      	ldr	r1, [pc, #16]	; (4000e400 <mvPrintf+0x1c>)
4000e3ee:	f853 2b04 	ldr.w	r2, [r3], #4
4000e3f2:	9301      	str	r3, [sp, #4]
4000e3f4:	f7ff ff43 	bl	4000e27e <tfp_format>
4000e3f8:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
4000e3fc:	b004      	add	sp, #16
4000e3fe:	4770      	bx	lr
4000e400:	4000e265 	andmi	lr, r0, r5, ror #4

Disassembly of section .text.writeOpExecute:

4000e404 <writeOpExecute>:
writeOpExecute():
4000e404:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000e406:	eb01 0282 	add.w	r2, r1, r2, lsl #2
4000e40a:	4606      	mov	r6, r0
4000e40c:	688c      	ldr	r4, [r1, #8]
4000e40e:	68d5      	ldr	r5, [r2, #12]
4000e410:	1c6a      	adds	r2, r5, #1
4000e412:	d015      	beq.n	4000e440 <writeOpExecute+0x3c>
4000e414:	aa03      	add	r2, sp, #12
4000e416:	ab02      	add	r3, sp, #8
4000e418:	9200      	str	r2, [sp, #0]
4000e41a:	c906      	ldmia	r1, {r1, r2}
4000e41c:	f7f3 fed0 	bl	400021c0 <mvHwsGetExtBaseAddr>
4000e420:	2800      	cmp	r0, #0
4000e422:	d10e      	bne.n	4000e442 <writeOpExecute+0x3e>
4000e424:	9b02      	ldr	r3, [sp, #8]
4000e426:	4025      	ands	r5, r4
4000e428:	9a03      	ldr	r2, [sp, #12]
4000e42a:	fb02 3606 	mla	r6, r2, r6, r3
4000e42e:	f046 4650 	orr.w	r6, r6, #3489660928	; 0xd0000000
4000e432:	6833      	ldr	r3, [r6, #0]
4000e434:	ea23 0304 	bic.w	r3, r3, r4
4000e438:	ea43 0405 	orr.w	r4, r3, r5
4000e43c:	6034      	str	r4, [r6, #0]
4000e43e:	e000      	b.n	4000e442 <writeOpExecute+0x3e>
4000e440:	2000      	movs	r0, #0
4000e442:	b004      	add	sp, #16
4000e444:	bd70      	pop	{r4, r5, r6, pc}

Disassembly of section .text.pollOpExecute:

4000e446 <pollOpExecute>:
pollOpExecute():
4000e446:	eb01 0282 	add.w	r2, r1, r2, lsl #2
4000e44a:	460b      	mov	r3, r1
4000e44c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
4000e450:	4680      	mov	r8, r0
4000e452:	68d4      	ldr	r4, [r2, #12]
4000e454:	b085      	sub	sp, #20
4000e456:	688d      	ldr	r5, [r1, #8]
4000e458:	8c4e      	ldrh	r6, [r1, #34]	; 0x22
4000e45a:	f891 7020 	ldrb.w	r7, [r1, #32]
4000e45e:	1c61      	adds	r1, r4, #1
4000e460:	d01e      	beq.n	4000e4a0 <pollOpExecute+0x5a>
4000e462:	aa03      	add	r2, sp, #12
4000e464:	9200      	str	r2, [sp, #0]
4000e466:	e893 0006 	ldmia.w	r3, {r1, r2}
4000e46a:	ab02      	add	r3, sp, #8
4000e46c:	f7f3 fea8 	bl	400021c0 <mvHwsGetExtBaseAddr>
4000e470:	f1b0 0900 	subs.w	r9, r0, #0
4000e474:	d116      	bne.n	4000e4a4 <pollOpExecute+0x5e>
4000e476:	9b02      	ldr	r3, [sp, #8]
4000e478:	46ca      	mov	sl, r9
4000e47a:	9a03      	ldr	r2, [sp, #12]
4000e47c:	fb02 3808 	mla	r8, r2, r8, r3
4000e480:	f048 4850 	orr.w	r8, r8, #3489660928	; 0xd0000000
4000e484:	f8d8 3000 	ldr.w	r3, [r8]
4000e488:	4638      	mov	r0, r7
4000e48a:	f10a 0a01 	add.w	sl, sl, #1
4000e48e:	ea03 0b05 	and.w	fp, r3, r5
4000e492:	f7ff fe0b 	bl	4000e0ac <__udelay>
4000e496:	45a3      	cmp	fp, r4
4000e498:	d004      	beq.n	4000e4a4 <pollOpExecute+0x5e>
4000e49a:	45b2      	cmp	sl, r6
4000e49c:	d3f2      	bcc.n	4000e484 <pollOpExecute+0x3e>
4000e49e:	e005      	b.n	4000e4ac <pollOpExecute+0x66>
4000e4a0:	f04f 0900 	mov.w	r9, #0
4000e4a4:	4648      	mov	r0, r9
4000e4a6:	b005      	add	sp, #20
4000e4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
4000e4ac:	f04f 090e 	mov.w	r9, #14
4000e4b0:	e7f8      	b.n	4000e4a4 <pollOpExecute+0x5e>

Disassembly of section .text.delayOpExecute:

4000e4b2 <delayOpExecute>:
delayOpExecute():
4000e4b2:	b508      	push	{r3, lr}
4000e4b4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
4000e4b8:	f891 3020 	ldrb.w	r3, [r1, #32]
4000e4bc:	4358      	muls	r0, r3
4000e4be:	f7ff fdf5 	bl	4000e0ac <__udelay>
4000e4c2:	2000      	movs	r0, #0
4000e4c4:	bd08      	pop	{r3, pc}

Disassembly of section .text.getCfgSeqOp:

4000e4c6 <getCfgSeqOp>:
getCfgSeqOp():
4000e4c6:	f890 3020 	ldrb.w	r3, [r0, #32]
4000e4ca:	b12b      	cbz	r3, 4000e4d8 <getCfgSeqOp+0x12>
4000e4cc:	8c40      	ldrh	r0, [r0, #34]	; 0x22
4000e4ce:	2800      	cmp	r0, #0
4000e4d0:	bf14      	ite	ne
4000e4d2:	2002      	movne	r0, #2
4000e4d4:	2001      	moveq	r0, #1
4000e4d6:	4770      	bx	lr
4000e4d8:	4618      	mov	r0, r3
4000e4da:	4770      	bx	lr

Disassembly of section .text.mvSeqExec:

4000e4dc <mvSeqExec>:
mvSeqExec():
4000e4dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
4000e4e0:	4606      	mov	r6, r0
4000e4e2:	b2c0      	uxtb	r0, r0
4000e4e4:	460c      	mov	r4, r1
4000e4e6:	f7f3 fe47 	bl	40002178 <mvHwsIsSerdesActive>
4000e4ea:	2801      	cmp	r0, #1
4000e4ec:	d006      	beq.n	4000e4fc <mvSeqExec+0x20>
4000e4ee:	4811      	ldr	r0, [pc, #68]	; (4000e534 <mvSeqExec+0x58>)
4000e4f0:	4631      	mov	r1, r6
4000e4f2:	f7ff ff77 	bl	4000e3e4 <mvPrintf>
4000e4f6:	2004      	movs	r0, #4
4000e4f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000e4fc:	4b0e      	ldr	r3, [pc, #56]	; (4000e538 <mvSeqExec+0x5c>)
4000e4fe:	2500      	movs	r5, #0
4000e500:	f8df 9038 	ldr.w	r9, [pc, #56]	; 4000e53c <mvSeqExec+0x60>
4000e504:	eb03 02c4 	add.w	r2, r3, r4, lsl #3
4000e508:	f853 4034 	ldr.w	r4, [r3, r4, lsl #3]
4000e50c:	f892 8004 	ldrb.w	r8, [r2, #4]
4000e510:	7957      	ldrb	r7, [r2, #5]
4000e512:	e00a      	b.n	4000e52a <mvSeqExec+0x4e>
4000e514:	4620      	mov	r0, r4
4000e516:	3501      	adds	r5, #1
4000e518:	f7ff ffd5 	bl	4000e4c6 <getCfgSeqOp>
4000e51c:	4621      	mov	r1, r4
4000e51e:	463a      	mov	r2, r7
4000e520:	3424      	adds	r4, #36	; 0x24
4000e522:	f859 3020 	ldr.w	r3, [r9, r0, lsl #2]
4000e526:	4630      	mov	r0, r6
4000e528:	4798      	blx	r3
4000e52a:	4545      	cmp	r5, r8
4000e52c:	d3f2      	bcc.n	4000e514 <mvSeqExec+0x38>
4000e52e:	2000      	movs	r0, #0
4000e530:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
4000e534:	400116e8 	andmi	r1, r1, r8, ror #13
4000e538:	40020000 	andmi	r0, r2, r0
4000e53c:	40014b14 	andmi	r4, r1, r4, lsl fp

Disassembly of section .text.gppRegSet.isra.0.constprop.2:

4000e540 <gppRegSet.isra.0.constprop.2>:
gppRegSet.isra.0.constprop.2():
4000e540:	f040 4050 	orr.w	r0, r0, #3489660928	; 0xd0000000
4000e544:	6803      	ldr	r3, [r0, #0]
4000e546:	6001      	str	r1, [r0, #0]
4000e548:	4770      	bx	lr

Disassembly of section .text.mvSysEnvUsbVbusGppReset:

4000e54c <mvSysEnvUsbVbusGppReset>:
mvSysEnvUsbVbusGppReset():
4000e54c:	2800      	cmp	r0, #0
4000e54e:	4602      	mov	r2, r0
4000e550:	bfb8      	it	lt
4000e552:	1dc2      	addlt	r2, r0, #7
4000e554:	4b10      	ldr	r3, [pc, #64]	; (4000e598 <mvSysEnvUsbVbusGppReset+0x4c>)
4000e556:	b510      	push	{r4, lr}
4000e558:	10d2      	asrs	r2, r2, #3
4000e55a:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
4000e55e:	4003      	ands	r3, r0
4000e560:	0092      	lsls	r2, r2, #2
4000e562:	2b00      	cmp	r3, #0
4000e564:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000e568:	6811      	ldr	r1, [r2, #0]
4000e56a:	da03      	bge.n	4000e574 <mvSysEnvUsbVbusGppReset+0x28>
4000e56c:	3b01      	subs	r3, #1
4000e56e:	f063 0307 	orn	r3, r3, #7
4000e572:	3301      	adds	r3, #1
4000e574:	240f      	movs	r4, #15
4000e576:	009b      	lsls	r3, r3, #2
4000e578:	281f      	cmp	r0, #31
4000e57a:	fa04 f303 	lsl.w	r3, r4, r3
4000e57e:	ea21 0303 	bic.w	r3, r1, r3
4000e582:	6013      	str	r3, [r2, #0]
4000e584:	bfd8      	it	le
4000e586:	4a05      	ldrle	r2, [pc, #20]	; (4000e59c <mvSysEnvUsbVbusGppReset+0x50>)
4000e588:	f04f 0300 	mov.w	r3, #0
4000e58c:	bfc8      	it	gt
4000e58e:	4a04      	ldrgt	r2, [pc, #16]	; (4000e5a0 <mvSysEnvUsbVbusGppReset+0x54>)
4000e590:	6013      	str	r3, [r2, #0]
4000e592:	f842 3c04 	str.w	r3, [r2, #-4]
4000e596:	bd10      	pop	{r4, pc}
4000e598:	80000007 	andhi	r0, r0, r7
4000e59c:	d0018104 	andle	r8, r1, r4, lsl #2
4000e5a0:	d0018144 	andle	r8, r1, r4, asr #2

Disassembly of section .text.mvBoardIdGet:

4000e5a4 <mvBoardIdGet>:
mvBoardIdGet():
4000e5a4:	4b03      	ldr	r3, [pc, #12]	; (4000e5b4 <mvBoardIdGet+0x10>)
4000e5a6:	6818      	ldr	r0, [r3, #0]
4000e5a8:	1c42      	adds	r2, r0, #1
4000e5aa:	d101      	bne.n	4000e5b0 <mvBoardIdGet+0xc>
4000e5ac:	2000      	movs	r0, #0
4000e5ae:	6018      	str	r0, [r3, #0]
4000e5b0:	4770      	bx	lr
4000e5b2:	bf00      	nop
4000e5b4:	40014b28 	andmi	r4, r1, r8, lsr #22

Disassembly of section .text.mvBoardTclkGet:

4000e5b8 <mvBoardTclkGet>:
mvBoardTclkGet():
4000e5b8:	4b07      	ldr	r3, [pc, #28]	; (4000e5d8 <mvBoardTclkGet+0x20>)
4000e5ba:	681a      	ldr	r2, [r3, #0]
4000e5bc:	0411      	lsls	r1, r2, #16
4000e5be:	d409      	bmi.n	4000e5d4 <mvBoardTclkGet+0x1c>
4000e5c0:	6818      	ldr	r0, [r3, #0]
4000e5c2:	4a06      	ldr	r2, [pc, #24]	; (4000e5dc <mvBoardTclkGet+0x24>)
4000e5c4:	4b06      	ldr	r3, [pc, #24]	; (4000e5e0 <mvBoardTclkGet+0x28>)
4000e5c6:	f3c0 60c2 	ubfx	r0, r0, #27, #3
4000e5ca:	2802      	cmp	r0, #2
4000e5cc:	bf14      	ite	ne
4000e5ce:	4610      	movne	r0, r2
4000e5d0:	4618      	moveq	r0, r3
4000e5d2:	4770      	bx	lr
4000e5d4:	4803      	ldr	r0, [pc, #12]	; (4000e5e4 <mvBoardTclkGet+0x2c>)
4000e5d6:	4770      	bx	lr
4000e5d8:	d0018600 	andle	r8, r1, r0, lsl #12
4000e5dc:	0ee6b280 	cdpeq	2, 14, cr11, cr6, cr0, {4}
4000e5e0:	09ef21ab 	stmibeq	pc!, {r0, r1, r3, r5, r7, r8, sp}^	; <UNPREDICTABLE>
4000e5e4:	0bebc200 	bleq	3fafedec <MV_CPU_LE+0x3fafedeb>

Disassembly of section .text.mvBoardForcePcieGen1Get:

4000e5e8 <mvBoardForcePcieGen1Get>:
mvBoardForcePcieGen1Get():
4000e5e8:	b510      	push	{r4, lr}
4000e5ea:	b08a      	sub	sp, #40	; 0x28
4000e5ec:	2400      	movs	r4, #0
4000e5ee:	9407      	str	r4, [sp, #28]
4000e5f0:	f88d 4020 	strb.w	r4, [sp, #32]
4000e5f4:	f7ff ffe0 	bl	4000e5b8 <mvBoardTclkGet>
4000e5f8:	f644 6120 	movw	r1, #20000	; 0x4e20
4000e5fc:	ab07      	add	r3, sp, #28
4000e5fe:	9400      	str	r4, [sp, #0]
4000e600:	4602      	mov	r2, r0
4000e602:	4620      	mov	r0, r4
4000e604:	f7ff fb71 	bl	4000dcea <mvTwsiInit>
4000e608:	234c      	movs	r3, #76	; 0x4c
4000e60a:	4620      	mov	r0, r4
4000e60c:	9302      	str	r3, [sp, #8]
4000e60e:	a902      	add	r1, sp, #8
4000e610:	2301      	movs	r3, #1
4000e612:	f10d 0227 	add.w	r2, sp, #39	; 0x27
4000e616:	f88d 400c 	strb.w	r4, [sp, #12]
4000e61a:	9305      	str	r3, [sp, #20]
4000e61c:	9304      	str	r3, [sp, #16]
4000e61e:	9406      	str	r4, [sp, #24]
4000e620:	f7ff fc83 	bl	4000df2a <mvTwsiRead>
4000e624:	b920      	cbnz	r0, 4000e630 <mvBoardForcePcieGen1Get+0x48>
4000e626:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
4000e62a:	f3c0 1000 	ubfx	r0, r0, #4, #1
4000e62e:	e000      	b.n	4000e632 <mvBoardForcePcieGen1Get+0x4a>
4000e630:	4620      	mov	r0, r4
4000e632:	b00a      	add	sp, #40	; 0x28
4000e634:	bd10      	pop	{r4, pc}

Disassembly of section .text.mvBoardIdIndexGet:

4000e636 <mvBoardIdIndexGet>:
mvBoardIdIndexGet():
4000e636:	f000 000f 	and.w	r0, r0, #15
4000e63a:	4770      	bx	lr

Disassembly of section .text.mvHwsTwsiInitWrapper:

4000e63c <mvHwsTwsiInitWrapper>:
mvHwsTwsiInitWrapper():
4000e63c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
4000e63e:	4e24      	ldr	r6, [pc, #144]	; (4000e6d0 <mvHwsTwsiInitWrapper+0x94>)
4000e640:	6835      	ldr	r5, [r6, #0]
4000e642:	1c6c      	adds	r4, r5, #1
4000e644:	f04f 0400 	mov.w	r4, #0
4000e648:	d13e      	bne.n	4000e6c8 <mvHwsTwsiInitWrapper+0x8c>
4000e64a:	f88d 400c 	strb.w	r4, [sp, #12]
4000e64e:	9402      	str	r4, [sp, #8]
4000e650:	f7ff ffb2 	bl	4000e5b8 <mvBoardTclkGet>
4000e654:	4602      	mov	r2, r0
4000e656:	3001      	adds	r0, #1
4000e658:	d035      	beq.n	4000e6c6 <mvHwsTwsiInitWrapper+0x8a>
4000e65a:	491e      	ldr	r1, [pc, #120]	; (4000e6d4 <mvHwsTwsiInitWrapper+0x98>)
4000e65c:	ab02      	add	r3, sp, #8
4000e65e:	4620      	mov	r0, r4
4000e660:	9400      	str	r4, [sp, #0]
4000e662:	f7ff fb42 	bl	4000dcea <mvTwsiInit>
4000e666:	2301      	movs	r3, #1
4000e668:	6033      	str	r3, [r6, #0]
4000e66a:	f7ff ff9b 	bl	4000e5a4 <mvBoardIdGet>
4000e66e:	2816      	cmp	r0, #22
4000e670:	d12a      	bne.n	4000e6c8 <mvHwsTwsiInitWrapper+0x8c>
4000e672:	4b19      	ldr	r3, [pc, #100]	; (4000e6d8 <mvHwsTwsiInitWrapper+0x9c>)
4000e674:	4621      	mov	r1, r4
4000e676:	4819      	ldr	r0, [pc, #100]	; (4000e6dc <mvHwsTwsiInitWrapper+0xa0>)
4000e678:	681a      	ldr	r2, [r3, #0]
4000e67a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
4000e67e:	601a      	str	r2, [r3, #0]
4000e680:	681a      	ldr	r2, [r3, #0]
4000e682:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
4000e686:	601a      	str	r2, [r3, #0]
4000e688:	4b15      	ldr	r3, [pc, #84]	; (4000e6e0 <mvHwsTwsiInitWrapper+0xa4>)
4000e68a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
4000e68e:	601a      	str	r2, [r3, #0]
4000e690:	641c      	str	r4, [r3, #64]	; 0x40
4000e692:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
4000e696:	f7ff ff53 	bl	4000e540 <gppRegSet.isra.0.constprop.2>
4000e69a:	4621      	mov	r1, r4
4000e69c:	4811      	ldr	r0, [pc, #68]	; (4000e6e4 <mvHwsTwsiInitWrapper+0xa8>)
4000e69e:	f7ff ff4f 	bl	4000e540 <gppRegSet.isra.0.constprop.2>
4000e6a2:	4621      	mov	r1, r4
4000e6a4:	4810      	ldr	r0, [pc, #64]	; (4000e6e8 <mvHwsTwsiInitWrapper+0xac>)
4000e6a6:	f7ff ff4b 	bl	4000e540 <gppRegSet.isra.0.constprop.2>
4000e6aa:	4810      	ldr	r0, [pc, #64]	; (4000e6ec <mvHwsTwsiInitWrapper+0xb0>)
4000e6ac:	f06f 5100 	mvn.w	r1, #536870912	; 0x20000000
4000e6b0:	f7ff ff46 	bl	4000e540 <gppRegSet.isra.0.constprop.2>
4000e6b4:	480e      	ldr	r0, [pc, #56]	; (4000e6f0 <mvHwsTwsiInitWrapper+0xb4>)
4000e6b6:	490f      	ldr	r1, [pc, #60]	; (4000e6f4 <mvHwsTwsiInitWrapper+0xb8>)
4000e6b8:	f7ff ff42 	bl	4000e540 <gppRegSet.isra.0.constprop.2>
4000e6bc:	480e      	ldr	r0, [pc, #56]	; (4000e6f8 <mvHwsTwsiInitWrapper+0xbc>)
4000e6be:	4629      	mov	r1, r5
4000e6c0:	f7ff ff3e 	bl	4000e540 <gppRegSet.isra.0.constprop.2>
4000e6c4:	e000      	b.n	4000e6c8 <mvHwsTwsiInitWrapper+0x8c>
4000e6c6:	2410      	movs	r4, #16
4000e6c8:	4620      	mov	r0, r4
4000e6ca:	b004      	add	sp, #16
4000e6cc:	bd70      	pop	{r4, r5, r6, pc}
4000e6ce:	bf00      	nop
4000e6d0:	40014b24 	andmi	r4, r1, r4, lsr #22
4000e6d4:	000186a0 	andeq	r8, r1, r0, lsr #13
4000e6d8:	d001108c 	andle	r1, r1, ip, lsl #1
4000e6dc:	0001810c 	andeq	r8, r1, ip, lsl #2
4000e6e0:	d0018100 	andle	r8, r1, r0, lsl #2
4000e6e4:	0001814c 	andeq	r8, r1, ip, asr #2
4000e6e8:	0001818c 	andeq	r8, r1, ip, lsl #3
4000e6ec:	00018104 	andeq	r8, r1, r4, lsl #2
4000e6f0:	00018144 	andeq	r8, r1, r4, asr #2
4000e6f4:	ffc9efff 			; <UNDEFINED> instruction: 0xffc9efff
4000e6f8:	00018184 	andeq	r8, r1, r4, lsl #3

Disassembly of section .text.mvSysEnvSuspendWakeupCheck:

4000e6fc <mvSysEnvSuspendWakeupCheck>:
mvSysEnvSuspendWakeupCheck():
4000e6fc:	b530      	push	{r4, r5, lr}
4000e6fe:	b087      	sub	sp, #28
4000e700:	4d23      	ldr	r5, [pc, #140]	; (4000e790 <mvSysEnvSuspendWakeupCheck+0x94>)
4000e702:	466c      	mov	r4, sp
4000e704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000e706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000e708:	e895 0003 	ldmia.w	r5, {r0, r1}
4000e70c:	e884 0003 	stmia.w	r4, {r0, r1}
4000e710:	f7ff ff48 	bl	4000e5a4 <mvBoardIdGet>
4000e714:	f000 000f 	and.w	r0, r0, #15
4000e718:	2802      	cmp	r0, #2
4000e71a:	d903      	bls.n	4000e724 <mvSysEnvSuspendWakeupCheck+0x28>
4000e71c:	481d      	ldr	r0, [pc, #116]	; (4000e794 <mvSysEnvSuspendWakeupCheck+0x98>)
4000e71e:	f7ff fe61 	bl	4000e3e4 <mvPrintf>
4000e722:	e02f      	b.n	4000e784 <mvSysEnvSuspendWakeupCheck+0x88>
4000e724:	ab06      	add	r3, sp, #24
4000e726:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
4000e72a:	f850 3c14 	ldr.w	r3, [r0, #-20]
4000e72e:	1c59      	adds	r1, r3, #1
4000e730:	d028      	beq.n	4000e784 <mvSysEnvSuspendWakeupCheck+0x88>
4000e732:	1c9a      	adds	r2, r3, #2
4000e734:	d028      	beq.n	4000e788 <mvSysEnvSuspendWakeupCheck+0x8c>
4000e736:	08da      	lsrs	r2, r3, #3
4000e738:	f003 0107 	and.w	r1, r3, #7
4000e73c:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
4000e740:	240f      	movs	r4, #15
4000e742:	0089      	lsls	r1, r1, #2
4000e744:	0092      	lsls	r2, r2, #2
4000e746:	fa04 f101 	lsl.w	r1, r4, r1
4000e74a:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000e74e:	2401      	movs	r4, #1
4000e750:	6810      	ldr	r0, [r2, #0]
4000e752:	ea20 0101 	bic.w	r1, r0, r1
4000e756:	6011      	str	r1, [r2, #0]
4000e758:	095a      	lsrs	r2, r3, #5
4000e75a:	f003 031f 	and.w	r3, r3, #31
4000e75e:	f202 6204 	addw	r2, r2, #1540	; 0x604
4000e762:	fa04 f303 	lsl.w	r3, r4, r3
4000e766:	0192      	lsls	r2, r2, #6
4000e768:	1d11      	adds	r1, r2, #4
4000e76a:	3210      	adds	r2, #16
4000e76c:	f041 4150 	orr.w	r1, r1, #3489660928	; 0xd0000000
4000e770:	f042 4250 	orr.w	r2, r2, #3489660928	; 0xd0000000
4000e774:	6808      	ldr	r0, [r1, #0]
4000e776:	4318      	orrs	r0, r3
4000e778:	6008      	str	r0, [r1, #0]
4000e77a:	6810      	ldr	r0, [r2, #0]
4000e77c:	4018      	ands	r0, r3
4000e77e:	bf18      	it	ne
4000e780:	2002      	movne	r0, #2
4000e782:	e002      	b.n	4000e78a <mvSysEnvSuspendWakeupCheck+0x8e>
4000e784:	2000      	movs	r0, #0
4000e786:	e000      	b.n	4000e78a <mvSysEnvSuspendWakeupCheck+0x8e>
4000e788:	2001      	movs	r0, #1
4000e78a:	b007      	add	sp, #28
4000e78c:	bd30      	pop	{r4, r5, pc}
4000e78e:	bf00      	nop
4000e790:	400119bc 			; <UNDEFINED> instruction: 0x400119bc
4000e794:	4001178a 	andmi	r1, r1, sl, lsl #15

Disassembly of section .text.mvSysEnvIdIndexGet:

4000e798 <mvSysEnvIdIndexGet>:
mvSysEnvIdIndexGet():
4000e798:	f646 0324 	movw	r3, #26660	; 0x6824
4000e79c:	4298      	cmp	r0, r3
4000e79e:	d01f      	beq.n	4000e7e0 <mvSysEnvIdIndexGet+0x48>
4000e7a0:	d80b      	bhi.n	4000e7ba <mvSysEnvIdIndexGet+0x22>
4000e7a2:	f646 0311 	movw	r3, #26641	; 0x6811
4000e7a6:	4298      	cmp	r0, r3
4000e7a8:	d016      	beq.n	4000e7d8 <mvSysEnvIdIndexGet+0x40>
4000e7aa:	3312      	adds	r3, #18
4000e7ac:	4298      	cmp	r0, r3
4000e7ae:	d015      	beq.n	4000e7dc <mvSysEnvIdIndexGet+0x44>
4000e7b0:	f646 0310 	movw	r3, #26640	; 0x6810
4000e7b4:	4298      	cmp	r0, r3
4000e7b6:	d10b      	bne.n	4000e7d0 <mvSysEnvIdIndexGet+0x38>
4000e7b8:	e014      	b.n	4000e7e4 <mvSysEnvIdIndexGet+0x4c>
4000e7ba:	f646 1325 	movw	r3, #26917	; 0x6925
4000e7be:	4298      	cmp	r0, r3
4000e7c0:	d010      	beq.n	4000e7e4 <mvSysEnvIdIndexGet+0x4c>
4000e7c2:	3303      	adds	r3, #3
4000e7c4:	4298      	cmp	r0, r3
4000e7c6:	d007      	beq.n	4000e7d8 <mvSysEnvIdIndexGet+0x40>
4000e7c8:	f646 0328 	movw	r3, #26664	; 0x6828
4000e7cc:	4298      	cmp	r0, r3
4000e7ce:	d001      	beq.n	4000e7d4 <mvSysEnvIdIndexGet+0x3c>
4000e7d0:	2000      	movs	r0, #0
4000e7d2:	4770      	bx	lr
4000e7d4:	2003      	movs	r0, #3
4000e7d6:	4770      	bx	lr
4000e7d8:	2002      	movs	r0, #2
4000e7da:	4770      	bx	lr
4000e7dc:	2004      	movs	r0, #4
4000e7de:	4770      	bx	lr
4000e7e0:	2005      	movs	r0, #5
4000e7e2:	4770      	bx	lr
4000e7e4:	2001      	movs	r0, #1
4000e7e6:	4770      	bx	lr

Disassembly of section .text.mvSysEnvModelGet:

4000e7e8 <mvSysEnvModelGet>:
mvSysEnvModelGet():
4000e7e8:	b508      	push	{r3, lr}
4000e7ea:	4b16      	ldr	r3, [pc, #88]	; (4000e844 <mvSysEnvModelGet+0x5c>)
4000e7ec:	681a      	ldr	r2, [r3, #0]
4000e7ee:	f646 0324 	movw	r3, #26660	; 0x6824
4000e7f2:	0c12      	lsrs	r2, r2, #16
4000e7f4:	429a      	cmp	r2, r3
4000e7f6:	d80b      	bhi.n	4000e810 <mvSysEnvModelGet+0x28>
4000e7f8:	3b01      	subs	r3, #1
4000e7fa:	429a      	cmp	r2, r3
4000e7fc:	d217      	bcs.n	4000e82e <mvSysEnvModelGet+0x46>
4000e7fe:	f646 0310 	movw	r3, #26640	; 0x6810
4000e802:	429a      	cmp	r2, r3
4000e804:	d315      	bcc.n	4000e832 <mvSysEnvModelGet+0x4a>
4000e806:	3301      	adds	r3, #1
4000e808:	429a      	cmp	r2, r3
4000e80a:	d910      	bls.n	4000e82e <mvSysEnvModelGet+0x46>
4000e80c:	330f      	adds	r3, #15
4000e80e:	e00c      	b.n	4000e82a <mvSysEnvModelGet+0x42>
4000e810:	f646 1320 	movw	r3, #26912	; 0x6920
4000e814:	429a      	cmp	r2, r3
4000e816:	d00a      	beq.n	4000e82e <mvSysEnvModelGet+0x46>
4000e818:	d802      	bhi.n	4000e820 <mvSysEnvModelGet+0x38>
4000e81a:	f646 0328 	movw	r3, #26664	; 0x6828
4000e81e:	e004      	b.n	4000e82a <mvSysEnvModelGet+0x42>
4000e820:	f646 1325 	movw	r3, #26917	; 0x6925
4000e824:	429a      	cmp	r2, r3
4000e826:	d002      	beq.n	4000e82e <mvSysEnvModelGet+0x46>
4000e828:	3303      	adds	r3, #3
4000e82a:	429a      	cmp	r2, r3
4000e82c:	d101      	bne.n	4000e832 <mvSysEnvModelGet+0x4a>
4000e82e:	b290      	uxth	r0, r2
4000e830:	bd08      	pop	{r3, pc}
4000e832:	4805      	ldr	r0, [pc, #20]	; (4000e848 <mvSysEnvModelGet+0x60>)
4000e834:	f646 0320 	movw	r3, #26656	; 0x6820
4000e838:	4904      	ldr	r1, [pc, #16]	; (4000e84c <mvSysEnvModelGet+0x64>)
4000e83a:	f7ff fdd3 	bl	4000e3e4 <mvPrintf>
4000e83e:	f646 0020 	movw	r0, #26656	; 0x6820
4000e842:	bd08      	pop	{r3, pc}
4000e844:	d0018238 	andle	r8, r1, r8, lsr r2
4000e848:	400117c9 	andmi	r1, r1, r9, asr #15
4000e84c:	4001204f 	andmi	r2, r1, pc, asr #32

Disassembly of section .text.mvSysEnvUnitMaxNumGet:

4000e850 <mvSysEnvUnitMaxNumGet>:
mvSysEnvUnitMaxNumGet():
4000e850:	2807      	cmp	r0, #7
4000e852:	b510      	push	{r4, lr}
4000e854:	4604      	mov	r4, r0
4000e856:	d906      	bls.n	4000e866 <mvSysEnvUnitMaxNumGet+0x16>
4000e858:	4808      	ldr	r0, [pc, #32]	; (4000e87c <mvSysEnvUnitMaxNumGet+0x2c>)
4000e85a:	4622      	mov	r2, r4
4000e85c:	4908      	ldr	r1, [pc, #32]	; (4000e880 <mvSysEnvUnitMaxNumGet+0x30>)
4000e85e:	f7ff fdc1 	bl	4000e3e4 <mvPrintf>
4000e862:	2000      	movs	r0, #0
4000e864:	bd10      	pop	{r4, pc}
4000e866:	f7ff ffbf 	bl	4000e7e8 <mvSysEnvModelGet>
4000e86a:	f7ff ff95 	bl	4000e798 <mvSysEnvIdIndexGet>
4000e86e:	2306      	movs	r3, #6
4000e870:	fb03 0404 	mla	r4, r3, r4, r0
4000e874:	4b03      	ldr	r3, [pc, #12]	; (4000e884 <mvSysEnvUnitMaxNumGet+0x34>)
4000e876:	5d18      	ldrb	r0, [r3, r4]
4000e878:	bd10      	pop	{r4, pc}
4000e87a:	bf00      	nop
4000e87c:	40011805 	andmi	r1, r1, r5, lsl #16
4000e880:	4001207b 	andmi	r2, r1, fp, ror r0
4000e884:	40014b2c 	andmi	r4, r1, ip, lsr #22

Disassembly of section .text.mvSysEnvUsbVbusReset:

4000e888 <mvSysEnvUsbVbusReset>:
mvSysEnvUsbVbusReset():
4000e888:	b530      	push	{r4, r5, lr}
4000e88a:	b08b      	sub	sp, #44	; 0x2c
4000e88c:	4d14      	ldr	r5, [pc, #80]	; (4000e8e0 <mvSysEnvUsbVbusReset+0x58>)
4000e88e:	ac01      	add	r4, sp, #4
4000e890:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000e892:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000e894:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000e896:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000e898:	682b      	ldr	r3, [r5, #0]
4000e89a:	6023      	str	r3, [r4, #0]
4000e89c:	f7ff fe82 	bl	4000e5a4 <mvBoardIdGet>
4000e8a0:	f000 000f 	and.w	r0, r0, #15
4000e8a4:	2802      	cmp	r0, #2
4000e8a6:	d90e      	bls.n	4000e8c6 <mvSysEnvUsbVbusReset+0x3e>
4000e8a8:	480e      	ldr	r0, [pc, #56]	; (4000e8e4 <mvSysEnvUsbVbusReset+0x5c>)
4000e8aa:	b00b      	add	sp, #44	; 0x2c
4000e8ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
4000e8b0:	f7ff bd98 	b.w	4000e3e4 <mvPrintf>
4000e8b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
4000e8b8:	6858      	ldr	r0, [r3, #4]
4000e8ba:	1c43      	adds	r3, r0, #1
4000e8bc:	d001      	beq.n	4000e8c2 <mvSysEnvUsbVbusReset+0x3a>
4000e8be:	f7ff fe45 	bl	4000e54c <mvSysEnvUsbVbusGppReset>
4000e8c2:	3401      	adds	r4, #1
4000e8c4:	e004      	b.n	4000e8d0 <mvSysEnvUsbVbusReset+0x48>
4000e8c6:	250c      	movs	r5, #12
4000e8c8:	ab01      	add	r3, sp, #4
4000e8ca:	2400      	movs	r4, #0
4000e8cc:	fb05 3500 	mla	r5, r5, r0, r3
4000e8d0:	2002      	movs	r0, #2
4000e8d2:	f7ff ffbd 	bl	4000e850 <mvSysEnvUnitMaxNumGet>
4000e8d6:	4284      	cmp	r4, r0
4000e8d8:	d3ec      	bcc.n	4000e8b4 <mvSysEnvUsbVbusReset+0x2c>
4000e8da:	b00b      	add	sp, #44	; 0x2c
4000e8dc:	bd30      	pop	{r4, r5, pc}
4000e8de:	bf00      	nop
4000e8e0:	400119d4 	ldrdmi	r1, [r1], -r4
4000e8e4:	40011826 	andmi	r1, r1, r6, lsr #16

Disassembly of section .text.mvSysEnvDeviceIdGet:

4000e8e8 <mvSysEnvDeviceIdGet>:
mvSysEnvDeviceIdGet():
4000e8e8:	b530      	push	{r4, r5, lr}
4000e8ea:	b08d      	sub	sp, #52	; 0x34
4000e8ec:	4d0e      	ldr	r5, [pc, #56]	; (4000e928 <mvSysEnvDeviceIdGet+0x40>)
4000e8ee:	ac01      	add	r4, sp, #4
4000e8f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000e8f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000e8f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
4000e8f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
4000e8f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
4000e8fc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
4000e900:	4c0a      	ldr	r4, [pc, #40]	; (4000e92c <mvSysEnvDeviceIdGet+0x44>)
4000e902:	6820      	ldr	r0, [r4, #0]
4000e904:	1c42      	adds	r2, r0, #1
4000e906:	d10d      	bne.n	4000e924 <mvSysEnvDeviceIdGet+0x3c>
4000e908:	4b09      	ldr	r3, [pc, #36]	; (4000e930 <mvSysEnvDeviceIdGet+0x48>)
4000e90a:	aa0c      	add	r2, sp, #48	; 0x30
4000e90c:	4809      	ldr	r0, [pc, #36]	; (4000e934 <mvSysEnvDeviceIdGet+0x4c>)
4000e90e:	681b      	ldr	r3, [r3, #0]
4000e910:	f3c3 63c2 	ubfx	r3, r3, #27, #3
4000e914:	6023      	str	r3, [r4, #0]
4000e916:	eb02 0383 	add.w	r3, r2, r3, lsl #2
4000e91a:	f853 1c2c 	ldr.w	r1, [r3, #-44]
4000e91e:	f7ff fd61 	bl	4000e3e4 <mvPrintf>
4000e922:	6820      	ldr	r0, [r4, #0]
4000e924:	b00d      	add	sp, #52	; 0x34
4000e926:	bd30      	pop	{r4, r5, pc}
4000e928:	400119f8 	strdmi	r1, [r1], -r8
4000e92c:	40014b20 	andmi	r4, r1, r0, lsr #22
4000e930:	d0018600 	andle	r8, r1, r0, lsl #12
4000e934:	40011864 	andmi	r1, r1, r4, ror #16

Disassembly of section .text.mvSysEnvDeviceRevGet:

4000e938 <mvSysEnvDeviceRevGet>:
mvSysEnvDeviceRevGet():
4000e938:	4b02      	ldr	r3, [pc, #8]	; (4000e944 <mvSysEnvDeviceRevGet+0xc>)
4000e93a:	6818      	ldr	r0, [r3, #0]
4000e93c:	f3c0 2003 	ubfx	r0, r0, #8, #4
4000e940:	4770      	bx	lr
4000e942:	bf00      	nop
4000e944:	d001823c 	andle	r8, r1, ip, lsr r2

Disassembly of section .text.mvSysEnvi2cAddrGet:

4000e948 <mvSysEnvi2cAddrGet>:
mvSysEnvi2cAddrGet():
4000e948:	b508      	push	{r3, lr}
4000e94a:	f7ff fff5 	bl	4000e938 <mvSysEnvDeviceRevGet>
4000e94e:	2800      	cmp	r0, #0
4000e950:	bf14      	ite	ne
4000e952:	2057      	movne	r0, #87	; 0x57
4000e954:	2050      	moveq	r0, #80	; 0x50
4000e956:	bd08      	pop	{r3, pc}

Disassembly of section .text.mvSysEnvDlbConfigPtrGet:

4000e958 <mvSysEnvDlbConfigPtrGet>:
mvSysEnvDlbConfigPtrGet():
4000e958:	4800      	ldr	r0, [pc, #0]	; (4000e95c <mvSysEnvDlbConfigPtrGet+0x4>)
4000e95a:	4770      	bx	lr
4000e95c:	40013fd0 	ldrdmi	r3, [r1], -r0

Disassembly of section .text.mvSysEnvGetCSEnaFromReg:

4000e960 <mvSysEnvGetCSEnaFromReg>:
mvSysEnvGetCSEnaFromReg():
4000e960:	4b02      	ldr	r3, [pc, #8]	; (4000e96c <mvSysEnvGetCSEnaFromReg+0xc>)
4000e962:	6818      	ldr	r0, [r3, #0]
4000e964:	f000 000f 	and.w	r0, r0, #15
4000e968:	4770      	bx	lr
4000e96a:	bf00      	nop
4000e96c:	d00015e0 	andle	r1, r0, r0, ror #11

Disassembly of section .text.mvSysEnvTimerIsRefClk25Mhz:

4000e970 <mvSysEnvTimerIsRefClk25Mhz>:
mvSysEnvTimerIsRefClk25Mhz():
4000e970:	2001      	movs	r0, #1
4000e972:	4770      	bx	lr

Disassembly of section .text.mvSysEnvReadPcieGenSetting:

4000e974 <mvSysEnvReadPcieGenSetting>:
mvSysEnvReadPcieGenSetting():
4000e974:	b570      	push	{r4, r5, r6, lr}
4000e976:	b086      	sub	sp, #24
4000e978:	2600      	movs	r6, #0
4000e97a:	4605      	mov	r5, r0
4000e97c:	f88d 6017 	strb.w	r6, [sp, #23]
4000e980:	f7ff ffe2 	bl	4000e948 <mvSysEnvi2cAddrGet>
4000e984:	2401      	movs	r4, #1
4000e986:	2303      	movs	r3, #3
4000e988:	4669      	mov	r1, sp
4000e98a:	9303      	str	r3, [sp, #12]
4000e98c:	f10d 0217 	add.w	r2, sp, #23
4000e990:	4623      	mov	r3, r4
4000e992:	f88d 6004 	strb.w	r6, [sp, #4]
4000e996:	9402      	str	r4, [sp, #8]
4000e998:	9404      	str	r4, [sp, #16]
4000e99a:	9000      	str	r0, [sp, #0]
4000e99c:	4630      	mov	r0, r6
4000e99e:	f7ff fac4 	bl	4000df2a <mvTwsiRead>
4000e9a2:	2800      	cmp	r0, #0
4000e9a4:	d10a      	bne.n	4000e9bc <mvSysEnvReadPcieGenSetting+0x48>
4000e9a6:	f89d 3017 	ldrb.w	r3, [sp, #23]
4000e9aa:	f003 0304 	and.w	r3, r3, #4
4000e9ae:	b2db      	uxtb	r3, r3
4000e9b0:	b913      	cbnz	r3, 4000e9b8 <mvSysEnvReadPcieGenSetting+0x44>
4000e9b2:	602c      	str	r4, [r5, #0]
4000e9b4:	4618      	mov	r0, r3
4000e9b6:	e007      	b.n	4000e9c8 <mvSysEnvReadPcieGenSetting+0x54>
4000e9b8:	6028      	str	r0, [r5, #0]
4000e9ba:	e005      	b.n	4000e9c8 <mvSysEnvReadPcieGenSetting+0x54>
4000e9bc:	4803      	ldr	r0, [pc, #12]	; (4000e9cc <mvSysEnvReadPcieGenSetting+0x58>)
4000e9be:	4904      	ldr	r1, [pc, #16]	; (4000e9d0 <mvSysEnvReadPcieGenSetting+0x5c>)
4000e9c0:	f7ff fd10 	bl	4000e3e4 <mvPrintf>
4000e9c4:	f04f 30ff 	mov.w	r0, #4294967295
4000e9c8:	b006      	add	sp, #24
4000e9ca:	bd70      	pop	{r4, r5, r6, pc}
4000e9cc:	4001187b 	andmi	r1, r1, fp, ror r8
4000e9d0:	40012060 	andmi	r2, r1, r0, rrx

Disassembly of section .rodata.str1.1:

4000e9d4 <.rodata.str1.1>:
4000e9d4:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
4000e9d8:	206c6172 	rsbcs	r6, ip, r2, ror r1
4000e9dc:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
4000e9e0:	696c6169 	stmdbvs	ip!, {r0, r3, r5, r6, r8, sp, lr}^
4000e9e4:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
4000e9e8:	53006e6f 	movwpl	r6, #3695	; 0xe6f
4000e9ec:	45445245 	strbmi	r5, [r4, #-581]	; 0x245
4000e9f0:	6e692053 	tinsrhvs	wr9, r2, #3
4000e9f4:	61697469 	cmnvs	r9, r9, ror #8
4000e9f8:	617a696c 	cmnvs	sl, ip, ror #18
4000e9fc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4000ea00:	41524400 	cmpmi	r2, r0, lsl #8
4000ea04:	6e69204d 	wsrlhvs	wr2, wr9, wr13
4000ea08:	61697469 	cmnvs	r9, r9, ror #8
4000ea0c:	617a696c 	cmnvs	sl, ip, ror #18
4000ea10:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4000ea14:	73755300 	cmnvc	r5, #0, 6
4000ea18:	646e6570 	strbtvs	r6, [lr], #-1392	; 0x570
4000ea1c:	6b617720 	blvs	4186c6a4 <startIf+0x184bccc>
4000ea20:	70752065 	rsbsvc	r2, r5, r5, rrx
4000ea24:	3a732500 	bcc	41cd7e2c <startIf+0x1cb7454>
4000ea28:	53575420 	cmppl	r7, #32, 8	; 0x20000000
4000ea2c:	65522049 	ldrbvs	r2, [r2, #-73]	; 0x49
4000ea30:	6f206461 	svcvs	0x00206461
4000ea34:	61272066 	teqvs	r7, r6, rrx
4000ea38:	6b737376 	blvs	41ceb818 <startIf+0x1ccae40>
4000ea3c:	20277069 	eorcs	r7, r7, r9, rrx
4000ea40:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000ea44:	000a6465 	andeq	r6, sl, r5, ror #8
4000ea48:	20535641 	subscs	r5, r3, r1, asr #12
4000ea4c:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
4000ea50:	6f697463 	svcvs	0x00697463
4000ea54:	7266206e 	rsbvc	r2, r6, #110	; 0x6e
4000ea58:	45206d6f 	strmi	r6, [r0, #-3439]!	; 0xd6f
4000ea5c:	45535546 	ldrbmi	r5, [r3, #-1350]	; 0x546
4000ea60:	73696420 	cmnvc	r9, #32, 8	; 0x20000000
4000ea64:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
4000ea68:	53282064 	teqpl	r8, #100	; 0x64
4000ea6c:	2070696b 	rsbscs	r6, r0, fp, ror #18
4000ea70:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
4000ea74:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000ea78:	53554645 	cmppl	r5, #72351744	; 0x4500000
4000ea7c:	61762045 	cmnvs	r6, r5, asr #32
4000ea80:	7365756c 	cmnvc	r5, #108, 10	; 0x1b000000
4000ea84:	4f000a29 	svcmi	0x00000a29
4000ea88:	72726576 	rsbsvc	r6, r2, #494927872	; 0x1d800000
4000ea8c:	6e696469 	cdpvs	4, 6, cr6, cr9, cr9, {3}
4000ea90:	65642067 	strbvs	r2, [r4, #-103]!	; 0x67
4000ea94:	6c756166 	wldrdvs	wr6, [r5], #-408	; 0xfffffe68
4000ea98:	56412074 			; <UNDEFINED> instruction: 0x56412074
4000ea9c:	61762053 	cmnvs	r6, r3, asr r0
4000eaa0:	2065756c 	rsbcs	r7, r5, ip, ror #10
4000eaa4:	203a6f74 	eorscs	r6, sl, r4, ror pc
4000eaa8:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000eaac:	7325000a 	teqvc	r5, #10
4000eab0:	7245203a 	subvc	r2, r5, #58	; 0x3a
4000eab4:	3a726f72 	bcc	41caa884 <startIf+0x1c89eac>
4000eab8:	61655220 	cmnvs	r5, r0, lsr #4
4000eabc:	6e612064 	cdpvs	0, 6, cr2, cr1, cr4, {3}
4000eac0:	6b6e7520 	blvs	41babf48 <startIf+0x1b8b570>
4000eac4:	6e776f6e 	cdpvs	15, 7, cr6, cr7, cr14, {3}
4000eac8:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
4000eacc:	20656369 	rsbcs	r6, r5, r9, ror #6
4000ead0:	66204449 	strtvs	r4, [r0], -r9, asr #8
4000ead4:	206d6f72 	rsbcs	r6, sp, r2, ror pc
4000ead8:	52405327 	subpl	r5, r0, #-1677721600	; 0x9c000000
4000eadc:	25000a27 	strcs	r0, [r0, #-2599]	; 0xa27
4000eae0:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
4000eae4:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
4000eae8:	203a676e 	eorscs	r6, sl, lr, ror #14
4000eaec:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
4000eaf0:	65732067 	ldrbvs	r2, [r3, #-103]!	; 0x67
4000eaf4:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000eaf8:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000eafc:	73252065 	teqvc	r5, #101	; 0x65
4000eb00:	72657320 	rsbvc	r7, r5, #32, 6	; 0x80000000
4000eb04:	23736564 	cmncs	r3, #100, 10	; 0x19000000
4000eb08:	0a206425 	beq	40827ba4 <startIf+0x8071cc>
4000eb0c:	3a732500 	bcc	41cd7f14 <startIf+0x1cb753c>
4000eb10:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4000eb14:	203a726f 	eorscs	r7, sl, pc, ror #4
4000eb18:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
4000eb1c:	6c207365 	stcvs	3, cr7, [r0], #-404	; 0xfffffe6c
4000eb20:	20656e61 	rsbcs	r6, r5, r1, ror #28
4000eb24:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
4000eb28:	6f632073 	svcvs	0x00632073
4000eb2c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
4000eb30:	64657275 	strbtvs	r7, [r5], #-629	; 0x275
4000eb34:	6f740020 	svcvs	0x00740020
4000eb38:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000eb3c:	73252065 	teqvc	r5, #101	; 0x65
4000eb40:	7974203a 	ldmdbvc	r4!, {r1, r3, r4, r5, sp}^
4000eb44:	61206570 	teqvs	r0, r0, ror r5
4000eb48:	6165726c 	cmnvs	r5, ip, ror #4
4000eb4c:	69207964 	stmdbvs	r0!, {r2, r5, r6, r8, fp, ip, sp, lr}
4000eb50:	7375206e 	cmnvc	r5, #110	; 0x6e
4000eb54:	25000a65 	strcs	r0, [r0, #-2661]	; 0xa65
4000eb58:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
4000eb5c:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
4000eb60:	203a676e 	eorscs	r6, sl, lr, ror #14
4000eb64:	64726573 	ldrbtvs	r6, [r2], #-1395	; 0x573
4000eb68:	6c207365 	stcvs	3, cr7, [r0], #-404	; 0xfffffe6c
4000eb6c:	20656e61 	rsbcs	r6, r5, r1, ror #28
4000eb70:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
4000eb74:	73002073 	movwvc	r2, #115	; 0x73
4000eb78:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
4000eb7c:	7974206f 	ldmdbvc	r4!, {r0, r1, r2, r3, r5, r6, sp}^
4000eb80:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
4000eb84:	000a2e73 	andeq	r2, sl, r3, ror lr
4000eb88:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000eb8c:	6978614d 	ldmdbvs	r8!, {r0, r2, r3, r6, r8, sp, lr}^
4000eb90:	206d756d 	rsbcs	r7, sp, sp, ror #10
4000eb94:	70707573 	rsbsvc	r7, r0, r3, ror r5
4000eb98:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
4000eb9c:	616c2064 	cmnvs	ip, r4, rrx
4000eba0:	2073656e 	rsbscs	r6, r3, lr, ror #10
4000eba4:	20657261 	rsbcs	r7, r5, r1, ror #4
4000eba8:	726c6100 	rsbvc	r6, ip, #0, 2
4000ebac:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
4000ebb0:	74657320 	strbtvc	r7, [r5], #-800	; 0x320
4000ebb4:	206f7420 	rsbcs	r7, pc, r0, lsr #8
4000ebb8:	73696874 	cmnvc	r9, #116, 16	; 0x740000
4000ebbc:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000ebc0:	6c282065 	wstrbvs	wr2, [r8], #-101
4000ebc4:	74696d69 	strbtvc	r6, [r9], #-3433	; 0xd69
4000ebc8:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
4000ebcc:	000a2964 	andeq	r2, sl, r4, ror #18
4000ebd0:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000ebd4:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4000ebd8:	3a676e69 	bcc	419ea584 <startIf+0x19c9bac>
4000ebdc:	6f727720 	svcvs	0x00727720
4000ebe0:	6e20676e 	cdpvs	7, 2, cr6, cr0, cr14, {3}
4000ebe4:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
4000ebe8:	666f2072 			; <UNDEFINED> instruction: 0x666f2072
4000ebec:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000ebf0:	69207365 	stmdbvs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
4000ebf4:	65732073 	ldrbvs	r2, [r3, #-115]!	; 0x73
4000ebf8:	6f742074 	svcvs	0x00742074
4000ebfc:	55415820 	strbpl	r5, [r1, #-2080]	; 0x820
4000ec00:	202d2049 	eorcs	r2, sp, r9, asr #32
4000ec04:	000a6425 	andeq	r6, sl, r5, lsr #8
4000ec08:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000ec0c:	49554158 	ldmdbmi	r5, {r3, r4, r6, r8, lr}^
4000ec10:	73616820 	cmnvc	r1, #32, 16	; 0x200000
4000ec14:	206f7420 	rsbcs	r7, pc, r0, lsr #8
4000ec18:	64206562 	strtvs	r6, [r0], #-1378	; 0x562
4000ec1c:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
4000ec20:	6f206465 	svcvs	0x00206465
4000ec24:	2034206e 	eorscs	r2, r4, lr, rrx
4000ec28:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000ec2c:	25000a73 	strcs	r0, [r0, #-2675]	; 0xa73
4000ec30:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
4000ec34:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
4000ec38:	203a676e 	eorscs	r6, sl, lr, ror #14
4000ec3c:	6e6f7277 	mcrvs	2, 3, r7, cr15, cr7, {3}
4000ec40:	756e2067 	strbvc	r2, [lr, #-103]!	; 0x67
4000ec44:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
4000ec48:	20666f20 	rsbcs	r6, r6, r0, lsr #30
4000ec4c:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000ec50:	73692073 	cmnvc	r9, #115	; 0x73
4000ec54:	74657320 	strbtvc	r7, [r5], #-800	; 0x320
4000ec58:	206f7420 	rsbcs	r7, pc, r0, lsr #8
4000ec5c:	55415852 	strbpl	r5, [r1, #-2130]	; 0x852
4000ec60:	202d2049 	eorcs	r2, sp, r9, asr #32
4000ec64:	000a6425 	andeq	r6, sl, r5, lsr #8
4000ec68:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000ec6c:	55415852 	strbpl	r5, [r1, #-2130]	; 0x852
4000ec70:	61682049 	cmnvs	r8, r9, asr #32
4000ec74:	6f742073 	svcvs	0x00742073
4000ec78:	20656220 	rsbcs	r6, r5, r0, lsr #4
4000ec7c:	69666564 	stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
4000ec80:	2064656e 	rsbcs	r6, r4, lr, ror #10
4000ec84:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
4000ec88:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000ec8c:	000a7365 	andeq	r7, sl, r5, ror #6
4000ec90:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000ec94:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
4000ec98:	3a676e69 	bcc	419ea644 <startIf+0x19c9c6c>
4000ec9c:	6f727720 	svcvs	0x00727720
4000eca0:	6e20676e 	cdpvs	7, 2, cr6, cr0, cr14, {3}
4000eca4:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
4000eca8:	666f2072 			; <UNDEFINED> instruction: 0x666f2072
4000ecac:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000ecb0:	69207365 	stmdbvs	r0!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}
4000ecb4:	65732073 	ldrbvs	r2, [r3, #-115]!	; 0x73
4000ecb8:	6f742074 	svcvs	0x00742074
4000ecbc:	58455020 	stmdapl	r5, {r5, ip, lr}^
4000ecc0:	202d2030 	eorcs	r2, sp, r0, lsr r0
4000ecc4:	000a6425 	andeq	r6, sl, r5, lsr #8
4000ecc8:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000eccc:	65494350 	strbvs	r4, [r9, #-848]	; 0x350
4000ecd0:	68203478 	stmdavs	r0!, {r3, r4, r5, r6, sl, ip, sp}
4000ecd4:	74207361 	strtvc	r7, [r0], #-865	; 0x361
4000ecd8:	6562206f 	strbvs	r2, [r2, #-111]!	; 0x6f
4000ecdc:	66656420 	strbtvs	r6, [r5], -r0, lsr #8
4000ece0:	64656e69 	strbtvs	r6, [r5], #-3689	; 0xe69
4000ece4:	206e6f20 	rsbcs	r6, lr, r0, lsr #30
4000ece8:	616c2034 	cmnvs	ip, r4, lsr r0
4000ecec:	0a73656e 	beq	41ce82ac <startIf+0x1cc78d4>
4000ecf0:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
4000ecf4:	65537377 	ldrbvs	r7, [r3, #-887]	; 0x377
4000ecf8:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000ecfc:	44716553 	ldrbtmi	r6, [r1], #-1363	; 0x553
4000ed00:	696e4962 	stmdbvs	lr!, {r1, r5, r6, r8, fp, lr}^
4000ed04:	73203a74 	teqvc	r0, #116, 20	; 0x74000
4000ed08:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000ed0c:	65722073 	ldrbvs	r2, [r2, #-115]!	; 0x73
4000ed10:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
4000ed14:	6e206e6f 	cdpvs	14, 2, cr6, cr0, cr15, {3}
4000ed18:	65626d75 	strbvs	r6, [r2, #-3445]!	; 0xd75
4000ed1c:	73692072 	cmnvc	r9, #114	; 0x72
4000ed20:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000ed28 <mvSysEnvReadPcieGenSetting+0x3b4>
4000ed24:	70757320 	rsbsvc	r7, r5, r0, lsr #6
4000ed28:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
4000ed2c:	000a6465 	andeq	r6, sl, r5, ror #8
4000ed30:	72616f62 	rsbvc	r6, r1, #392	; 0x188
4000ed34:	65532064 	ldrbvs	r2, [r3, #-100]	; 0x64
4000ed38:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
4000ed3c:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000ed40:	74207365 	strtvc	r7, [r0], #-869	; 0x365
4000ed44:	6c6f706f 	wstrhvs	wr7, [pc], #-111
4000ed48:	2079676f 	rsbscs	r6, r9, pc, ror #14
4000ed4c:	61746564 	cmnvs	r4, r4, ror #10
4000ed50:	3a736c69 	bcc	41ce9efc <startIf+0x1cc9524>
4000ed54:	7c20000a 	wstrbvc	wr0, [r0], #-10
4000ed58:	6e614c20 	cdpvs	12, 6, cr4, cr1, cr0, {1}
4000ed5c:	20232065 	eorcs	r2, r3, r5, rrx
4000ed60:	7053207c 	subsvc	r2, r3, ip, ror r0
4000ed64:	7c646565 	stclvc	5, cr6, [r4], #-404	; 0xfffffe6c
4000ed68:	20202020 	eorcs	r2, r0, r0, lsr #32
4000ed6c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
4000ed70:	20202020 	eorcs	r2, r0, r0, lsr #32
4000ed74:	000a7c20 	andeq	r7, sl, r0, lsr #24
4000ed78:	2d2d2d20 	stccs	13, cr2, [sp, #-128]!	; 0xffffff80
4000ed7c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ed80:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ed84:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ed88:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ed8c:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ed90:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ed94:	7c2d2d2d 	stcvc	13, cr2, [sp], #-180	; 0xffffff4c
4000ed98:	7c20000a 	wstrbvc	wr0, [r0], #-10
4000ed9c:	25202020 	strcs	r2, [r0, #-32]!
4000eda0:	20202064 	eorcs	r2, r0, r4, rrx
4000eda4:	20207c20 	eorcs	r7, r0, r0, lsr #24
4000eda8:	20206425 	eorcs	r6, r0, r5, lsr #8
4000edac:	20207c20 	eorcs	r7, r0, r0, lsr #24
4000edb0:	49435000 	stmdbmi	r3, {ip, lr}^
4000edb4:	34783065 	ldrbtcc	r3, [r8], #-101	; 0x65
4000edb8:	3130252d 	teqcc	r0, sp, lsr #10
4000edbc:	00202064 	eoreq	r2, r0, r4, rrx
4000edc0:	20007325 	andcs	r7, r0, r5, lsr #6
4000edc4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000edc8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000edcc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000edd0:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000edd4:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000edd8:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000eddc:	2d2d2d2d 	stccs	13, cr2, [sp, #-180]!	; 0xffffff4c
4000ede0:	0a2d2d2d 	beq	40b5a29c <startIf+0xb398c4>
4000ede4:	3a732500 	bcc	41cd81ec <startIf+0x1cb7814>
4000ede8:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4000edec:	203a726f 	eorscs	r7, sl, pc, ror #4
4000edf0:	44726553 	ldrbtmi	r6, [r2], #-1363	; 0x553
4000edf4:	74207365 	strtvc	r7, [r0], #-869	; 0x365
4000edf8:	20657079 	rsbcs	r7, r5, r9, ror r0
4000edfc:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
4000ee00:	6f6e2073 	svcvs	0x006e2073
4000ee04:	75732074 	ldrbvc	r2, [r3, #-116]!	; 0x74
4000ee08:	726f7070 	rsbvc	r7, pc, #112	; 0x70
4000ee0c:	0a646574 	beq	419283e4 <startIf+0x1907a0c>
4000ee10:	3a732500 	bcc	41cd8218 <startIf+0x1cb7840>
4000ee14:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4000ee18:	203a726f 	eorscs	r7, sl, pc, ror #4
4000ee1c:	5f464552 	svcpl	0x00464552
4000ee20:	5f4b4c43 	svcpl	0x004b4c43
4000ee24:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
4000ee28:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
4000ee2c:	4c41565f 	mcrrmi	6, 5, r5, r1, cr15
4000ee30:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
4000ee34:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
4000ee38:	20736544 	rsbscs	r6, r3, r4, asr #10
4000ee3c:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
4000ee40:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000ee44:	77207369 	strvc	r7, [r0, -r9, ror #6]!
4000ee48:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
4000ee4c:	7325000a 	teqvc	r5, #10
4000ee50:	6157203a 	cmpvs	r7, sl, lsr r0
4000ee54:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
4000ee58:	50203a67 	eorpl	r3, r0, r7, ror #20
4000ee5c:	58654943 	stmdapl	r5!, {r0, r1, r6, r8, fp, lr}^
4000ee60:	6f6d2034 	svcvs	0x006d2034
4000ee64:	69206564 	stmdbvs	r0!, {r2, r5, r6, r8, sl, sp, lr}
4000ee68:	6f6e2073 	svcvs	0x006e2073
4000ee6c:	75732074 	ldrbvc	r2, [r3, #-116]!	; 0x74
4000ee70:	726f7070 	rsbvc	r7, pc, #112	; 0x70
4000ee74:	20646574 	rsbcs	r6, r4, r4, ror r5
4000ee78:	74206e69 	strtvc	r6, [r0], #-3689	; 0xe69
4000ee7c:	20736968 	rsbscs	r6, r3, r8, ror #18
4000ee80:	69766564 	ldmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^
4000ee84:	0a206563 	beq	40828418 <startIf+0x807a40>
4000ee88:	3a732500 	bcc	41cd8290 <startIf+0x1cb78b8>
4000ee8c:	72655320 	rsbvc	r5, r5, #32, 6	; 0x80000000
4000ee90:	20736544 	rsbscs	r6, r3, r4, asr #10
4000ee94:	656e616c 	strbvs	r6, [lr, #-364]!	; 0x16c
4000ee98:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4000ee9c:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000eea0:	73696420 	cmnvc	r9, #32, 8	; 0x20000000
4000eea4:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
4000eea8:	25000a64 	strcs	r0, [r0, #-2660]	; 0xa64
4000eeac:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
4000eeb0:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
4000eeb4:	203a676e 	eorscs	r6, sl, lr, ror #14
4000eeb8:	44726553 	ldrbtmi	r6, [r2], #-1363	; 0x553
4000eebc:	6c207365 	stcvs	3, cr7, [r0], #-404	; 0xfffffe6c
4000eec0:	20656e61 	rsbcs	r6, r5, r1, ror #28
4000eec4:	20642523 	rsbcs	r2, r4, r3, lsr #10
4000eec8:	20646e61 	rsbcs	r6, r4, r1, ror #28
4000eecc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
4000eed0:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000eed4:	20657261 	rsbcs	r7, r5, r1, ror #4
4000eed8:	20746f6e 	rsbscs	r6, r4, lr, ror #30
4000eedc:	70707573 	rsbsvc	r7, r0, r3, ror r5
4000eee0:	6574726f 	ldrbvs	r7, [r4, #-623]!	; 0x26f
4000eee4:	6f742064 	svcvs	0x00742064
4000eee8:	68746567 	ldmdavs	r4!, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^
4000eeec:	000a7265 	andeq	r7, sl, r5, ror #4
4000eef0:	203a7325 	eorscs	r7, sl, r5, lsr #6
4000eef4:	44726553 	ldrbtmi	r6, [r2], #-1363	; 0x553
4000eef8:	6c207365 	stcvs	3, cr7, [r0], #-404	; 0xfffffe6c
4000eefc:	20656e61 	rsbcs	r6, r5, r1, ror #28
4000ef00:	20642523 	rsbcs	r2, r4, r3, lsr #10
4000ef04:	6e207369 	cdpvs	3, 2, cr7, cr0, cr9, {3}
4000ef08:	4120746f 	teqmi	r0, pc, ror #8
4000ef0c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
4000ef10:	25000a65 	strcs	r0, [r0, #-2661]	; 0xa65
4000ef14:	45203a73 	strmi	r3, [r0, #-2675]!	; 0xa73
4000ef18:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000ef1c:	6572203a 	ldrbvs	r2, [r2, #-58]!	; 0x3a
4000ef20:	6f6c4366 	svcvs	0x006c4366
4000ef24:	25206b63 	strcs	r6, [r0, #-2915]!	; 0xb63
4000ef28:	6f662064 	svcvs	0x00662064
4000ef2c:	65532072 	ldrbvs	r2, [r3, #-114]	; 0x72
4000ef30:	73654472 	cmnvc	r5, #1912602624	; 0x72000000
4000ef34:	6e616c20 	cdpvs	12, 6, cr6, cr1, cr0, {1}
4000ef38:	25232065 	strcs	r2, [r3, #-101]!	; 0x65
4000ef3c:	74202c64 	strtvc	r2, [r0], #-3172	; 0xc64
4000ef40:	20657079 	rsbcs	r7, r5, r9, ror r0
4000ef44:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
4000ef48:	6f6e2073 	svcvs	0x006e2073
4000ef4c:	75732074 	ldrbvc	r2, [r3, #-116]!	; 0x74
4000ef50:	726f7070 	rsbvc	r7, pc, #112	; 0x70
4000ef54:	0a646574 	beq	4192852c <startIf+0x1907b54>
4000ef58:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
4000ef5c:	65527377 	ldrbvs	r7, [r2, #-887]	; 0x377
4000ef60:	6f6c4366 	svcvs	0x006c4366
4000ef64:	65536b63 	ldrbvs	r6, [r3, #-2915]	; 0xb63
4000ef68:	72203a74 	eorvc	r3, r0, #116, 20	; 0x74000
4000ef6c:	63206665 	teqvs	r0, #105906176	; 0x6500000
4000ef70:	6b636f6c 	blvs	418ead28 <startIf+0x18ca350>
4000ef74:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000ef78:	20746f6e 	rsbscs	r6, r4, lr, ror #30
4000ef7c:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
4000ef80:	6f662064 	svcvs	0x00662064
4000ef84:	65732072 	ldrbvs	r2, [r3, #-114]!	; 0x72
4000ef88:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000ef8c:	70797420 	rsbsvc	r7, r9, r0, lsr #8
4000ef90:	64252065 	strtvs	r2, [r5], #-101	; 0x65
4000ef94:	766d000a 	strbtvc	r0, [sp], -sl
4000ef98:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
4000ef9c:	6f507365 	svcvs	0x00507365
4000efa0:	55726577 	ldrbpl	r6, [r2, #-1399]!	; 0x577
4000efa4:	72744370 	rsbsvc	r4, r4, #112, 6	; 0xc0000001
4000efa8:	73203a6c 	teqvc	r0, #108, 20	; 0x6c000
4000efac:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
4000efb0:	79742073 	ldmdbvc	r4!, {r0, r1, r4, r5, r6, sp}^
4000efb4:	25206570 	strcs	r6, [r0, #-1392]!	; 0x570
4000efb8:	6e612064 	cdpvs	0, 6, cr2, cr1, cr4, {3}
4000efbc:	70732064 	rsbsvc	r2, r3, r4, rrx
4000efc0:	20646565 	rsbcs	r6, r4, r5, ror #10
4000efc4:	61206425 	teqvs	r0, r5, lsr #8
4000efc8:	6e206572 	mcrvs	5, 1, r6, cr0, cr2, {3}
4000efcc:	7320746f 	teqvc	r0, #1862270976	; 0x6f000000
4000efd0:	6f707075 	svcvs	0x00707075
4000efd4:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
4000efd8:	676f7420 	strbvs	r7, [pc, -r0, lsr #8]!
4000efdc:	65687465 	strbvs	r7, [r8, #-1125]!	; 0x465
4000efe0:	46000a72 			; <UNDEFINED> instruction: 0x46000a72
4000efe4:	6963726f 	stmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
4000efe8:	4c20676e 	stcmi	7, cr6, [r0], #-440	; 0xfffffe48
4000efec:	206b6e69 	rsbcs	r6, fp, r9, ror #28
4000eff0:	47206f74 			; <UNDEFINED> instruction: 0x47206f74
4000eff4:	20314e45 	eorscs	r4, r1, r5, asr #28
4000eff8:	50206e6f 	eorpl	r6, r0, pc, ror #28
4000effc:	2d654943 	stclcs	9, cr4, [r5, #-268]!	; 0xfffffef4
4000f000:	000a6425 	andeq	r6, sl, r5, lsr #8
4000f004:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
4000f008:	72744373 	rsbsvc	r4, r4, #-872415231	; 0xcc000001
4000f00c:	6769486c 	strbvs	r4, [r9, -ip, ror #16]!
4000f010:	65705368 	ldrbvs	r5, [r0, #-872]!	; 0x368
4000f014:	65536465 	ldrbvs	r6, [r3, #-1125]	; 0x465
4000f018:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f01c:	43796850 	cmnmi	r9, #80, 16	; 0x500000
4000f020:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000f024:	45203a67 	strmi	r3, [r0, #-2663]!	; 0xa67
4000f028:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000f02c:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
4000f030:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f034:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
4000f038:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4000f03c:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4000f040:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4000f044:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000f048:	4350000a 	cmpmi	r0, #10
4000f04c:	20306549 	eorscs	r6, r0, r9, asr #10
4000f050:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f054:	43500020 	cmpmi	r0, #32
4000f058:	20316549 	eorscs	r6, r1, r9, asr #10
4000f05c:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f060:	43500020 	cmpmi	r0, #32
4000f064:	20326549 	eorscs	r6, r2, r9, asr #10
4000f068:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f06c:	43500020 	cmpmi	r0, #32
4000f070:	20336549 	eorscs	r6, r3, r9, asr #10
4000f074:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f078:	41530020 	cmpmi	r3, r0, lsr #32
4000f07c:	20304154 	eorscs	r4, r0, r4, asr r1
4000f080:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f084:	41530020 	cmpmi	r3, r0, lsr #32
4000f088:	20314154 	eorscs	r4, r1, r4, asr r1
4000f08c:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f090:	41530020 	cmpmi	r3, r0, lsr #32
4000f094:	20324154 	eorscs	r4, r2, r4, asr r1
4000f098:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f09c:	41530020 	cmpmi	r3, r0, lsr #32
4000f0a0:	20334154 	eorscs	r4, r3, r4, asr r1
4000f0a4:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f0a8:	47530020 	ldrbmi	r0, [r3, -r0, lsr #32]
4000f0ac:	3049494d 	subcc	r4, r9, sp, asr #18
4000f0b0:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f0b4:	47530020 	ldrbmi	r0, [r3, -r0, lsr #32]
4000f0b8:	3149494d 	cmpcc	r9, sp, asr #18
4000f0bc:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f0c0:	47530020 	ldrbmi	r0, [r3, -r0, lsr #32]
4000f0c4:	3249494d 	subcc	r4, r9, #1261568	; 0x134000
4000f0c8:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f0cc:	53510020 	cmppl	r1, #32
4000f0d0:	49494d47 	stmdbmi	r9, {r0, r1, r2, r6, r8, sl, fp, lr}^
4000f0d4:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f0d8:	53550020 	cmppl	r5, #32
4000f0dc:	48203342 	stmdami	r0!, {r1, r6, r8, r9, ip, sp}
4000f0e0:	3054534f 	subscc	r5, r4, pc, asr #6
4000f0e4:	53550020 	cmppl	r5, #32
4000f0e8:	48203342 	stmdami	r0!, {r1, r6, r8, r9, ip, sp}
4000f0ec:	3154534f 	cmpcc	r4, pc, asr #6
4000f0f0:	53550020 	cmppl	r5, #32
4000f0f4:	44203342 	strtmi	r3, [r0], #-834	; 0x342
4000f0f8:	43495645 	movtmi	r5, #38469	; 0x9645
4000f0fc:	47530045 	ldrbmi	r0, [r3, -r5, asr #32]
4000f100:	7649494d 	strbvc	r4, [r9], -sp, asr #18
4000f104:	20302d33 	eorscs	r2, r0, r3, lsr sp
4000f108:	47530020 	ldrbmi	r0, [r3, -r0, lsr #32]
4000f10c:	7649494d 	strbvc	r4, [r9], -sp, asr #18
4000f110:	20312d33 	eorscs	r2, r1, r3, lsr sp
4000f114:	47530020 	ldrbmi	r0, [r3, -r0, lsr #32]
4000f118:	7649494d 	strbvc	r4, [r9], -sp, asr #18
4000f11c:	20322d33 	eorscs	r2, r2, r3, lsr sp
4000f120:	47530020 	ldrbmi	r0, [r3, -r0, lsr #32]
4000f124:	7649494d 	strbvc	r4, [r9], -sp, asr #18
4000f128:	20332d33 	eorscs	r2, r3, r3, lsr sp
4000f12c:	41580020 	cmpmi	r8, r0, lsr #32
4000f130:	20204955 	eorcs	r4, r0, r5, asr r9
4000f134:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f138:	58520020 	ldmdapl	r2, {r5}^
4000f13c:	20495541 	subcs	r5, r9, r1, asr #10
4000f140:	20202020 	eorcs	r2, r0, r0, lsr #32
4000f144:	45440020 	strbmi	r0, [r4, #-32]
4000f148:	4c554146 	wldrdmi	wr4, [r5], #-280	; 0xfffffee8
4000f14c:	45532054 	ldrbmi	r2, [r3, #-84]	; 0x54
4000f150:	53454452 	movtpl	r4, #21586	; 0x5452
4000f154:	53414c00 	movtpl	r4, #7168	; 0x1c00
4000f158:	45535f54 	ldrbmi	r5, [r3, #-3924]	; 0xf54
4000f15c:	53454452 	movtpl	r4, #21586	; 0x5452
4000f160:	5059545f 	subspl	r5, r9, pc, asr r4
4000f164:	45500045 	ldrbmi	r0, [r0, #-69]	; 0x45
4000f168:	20642558 	rsbcs	r2, r4, r8, asr r5
4000f16c:	66207369 	strtvs	r7, [r0], -r9, ror #6
4000f170:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
4000f174:	6f742064 	svcvs	0x00742064
4000f178:	4e454720 	cdpmi	7, 4, cr4, cr5, cr0, {1}
4000f17c:	6d000a31 	vstrvs	s0, [r0, #-196]	; 0xffffff3c
4000f180:	73774876 	cmnvc	r7, #7733248	; 0x760000
4000f184:	64726553 	ldrbtvs	r6, [r2], #-1363	; 0x553
4000f188:	65537365 	ldrbvs	r7, [r3, #-869]	; 0x365
4000f18c:	696e4971 	stmdbvs	lr!, {r0, r4, r5, r6, r8, fp, lr}^
4000f190:	45203a74 	strmi	r3, [r0, #-2676]!	; 0xa74
4000f194:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000f198:	6553203a 	ldrbvs	r2, [r3, #-58]	; 0x3a
4000f19c:	73656472 	cmnvc	r5, #1912602624	; 0x72000000
4000f1a0:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
4000f1a4:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
4000f1a8:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
4000f1ac:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4000f1b0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000f1b4:	7325000a 	teqvc	r5, #10
4000f1b8:	6544203a 	strbvs	r2, [r4, #-58]	; 0x3a
4000f1bc:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
4000f1c0:	20444920 	subcs	r4, r4, r0, lsr #18
4000f1c4:	6f727245 	svcvs	0x00727245
4000f1c8:	75202c72 	strvc	r2, [r0, #-3186]!	; 0xc72
4000f1cc:	676e6973 			; <UNDEFINED> instruction: 0x676e6973
4000f1d0:	53203420 	teqpl	r0, #32, 8	; 0x20000000
4000f1d4:	65447265 	strbvs	r7, [r4, #-613]	; 0x265
4000f1d8:	616c2073 	smcvs	49667	; 0xc203
4000f1dc:	0a73656e 	beq	41ce879c <startIf+0x1cc7dc4>
4000f1e0:	3a732500 	bcc	41cd85e8 <startIf+0x1cb7c10>
4000f1e4:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4000f1e8:	203a726f 	eorscs	r7, sl, pc, ror #4
4000f1ec:	656e614c 	strbvs	r6, [lr, #-332]!	; 0x14c
4000f1f0:	6f203423 	svcvs	0x00203423
4000f1f4:	6544206e 	strbvs	r2, [r4, #-110]	; 0x6e
4000f1f8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
4000f1fc:	31383620 	teqcc	r8, r0, lsr #12
4000f200:	73692030 	cmnvc	r9, #48	; 0x30
4000f204:	746f6e20 	strbtvc	r6, [pc], #-3616	; 4000f20c <mvSysEnvReadPcieGenSetting+0x898>
4000f208:	74634120 	strbtvc	r4, [r3], #-288	; 0x120
4000f20c:	2e657669 	cdpcs	6, 6, cr7, cr5, cr9, {3}
4000f210:	6464000a 	strbtvs	r0, [r4], #-10
4000f214:	65473372 	strbvs	r3, [r7, #-882]	; 0x372
4000f218:	706f5474 	rsbvc	r5, pc, r4, ror r4	; <UNPREDICTABLE>
4000f21c:	676f6c6f 	strbvs	r6, [pc, -pc, ror #24]!
4000f220:	70614d79 	rsbvc	r4, r1, r9, ror sp
4000f224:	6f62203a 	svcvs	0x0062203a
4000f228:	49647261 	stmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
4000f22c:	78303d44 	ldmdavc	r0!, {r2, r6, r8, sl, fp, ip, sp}
4000f230:	000a7825 	andeq	r7, sl, r5, lsr #16
4000f234:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
4000f238:	67206465 	strvs	r6, [r0, -r5, ror #8]!
4000f23c:	44207465 	strtmi	r7, [r0], #-1125	; 0x465
4000f240:	20335244 	eorscs	r5, r3, r4, asr #4
4000f244:	6f706f54 	svcvs	0x00706f54
4000f248:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
4000f24c:	70616d20 	rsbvc	r6, r1, r0, lsr #26
4000f250:	6e692820 	cdpvs	8, 6, cr2, cr9, cr0, {1}
4000f254:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
4000f258:	6f622064 	svcvs	0x00622064
4000f25c:	20647261 	rsbcs	r7, r4, r1, ror #4
4000f260:	23204449 	teqcs	r0, #1224736768	; 0x49000000
4000f264:	000a2964 	andeq	r2, sl, r4, ror #18
4000f268:	6f727245 	svcvs	0x00727245
4000f26c:	64252072 	strtvs	r2, [r5], #-114	; 0x72
4000f270:	206e6920 	rsbcs	r6, lr, r0, lsr #18
4000f274:	656c6946 	strbvs	r6, [ip, #-2374]!	; 0x946
4000f278:	2073253a 	rsbscs	r2, r3, sl, lsr r5
4000f27c:	656e694c 	strbvs	r6, [lr, #-2380]!	; 0x94c
4000f280:	0a64253a 	beq	41918770 <startIf+0x18f7d98>
4000f284:	72646400 	rsbvc	r6, r4, #0, 8
4000f288:	6e695f33 	mcrvs	15, 3, r5, cr9, cr3, {1}
4000f28c:	745f7469 	ldrbvc	r7, [pc], #-1129	; 4000f294 <mvSysEnvReadPcieGenSetting+0x920>
4000f290:	32767069 	rsbscc	r7, r6, #105	; 0x69
4000f294:	2500632e 	strcs	r6, [r0, #-814]	; 0x32e
4000f298:	72542073 	subsvc	r2, r4, #115	; 0x73
4000f29c:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
4000f2a0:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
4000f2a4:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4000f2a8:	2065636e 	rsbcs	r6, r5, lr, ror #6
4000f2ac:	6e32202d 	walignivs	wr2, wr2, wr13, #3
4000f2b0:	6f622064 	svcvs	0x00622064
4000f2b4:	2d20746f 	stccs	4, cr7, [r0, #-444]!	; 0xfffffe44
4000f2b8:	696b5320 	stmdbvs	fp!, {r5, r8, r9, ip, lr}^
4000f2bc:	000a2070 	andeq	r2, sl, r0, ror r0
4000f2c0:	54207325 	strtpl	r7, [r0], #-805	; 0x325
4000f2c4:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
4000f2c8:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000f2cc:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
4000f2d0:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
4000f2d4:	706f7420 	rsbvc	r7, pc, r0, lsr #8
4000f2d8:	676f6c6f 	strbvs	r6, [pc, -pc, ror #24]!
4000f2dc:	6f6c2079 	svcvs	0x006c2079
4000f2e0:	2d206461 	stccs	4, cr6, [r0, #-388]!	; 0xfffffe7c
4000f2e4:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
4000f2e8:	0a44454c 	beq	41120820 <startIf+0x10ffe48>
4000f2ec:	20732500 	rsbscs	r2, r3, r0, lsl #10
4000f2f0:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
4000f2f4:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
4000f2f8:	71655320 	cmnvc	r5, r0, lsr #6
4000f2fc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
4000f300:	202d2065 	eorcs	r2, sp, r5, rrx
4000f304:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
4000f308:	000a4445 	andeq	r4, sl, r5, asr #8
4000f30c:	54207325 	strtpl	r7, [r0], #-805	; 0x325
4000f310:	6e696172 	mcrvs	1, 3, r6, cr9, cr2, {3}
4000f314:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000f318:	75716553 	ldrbvc	r6, [r1, #-1363]!	; 0x553
4000f31c:	65636e65 	strbvs	r6, [r3, #-3685]!	; 0xe65
4000f320:	53202d20 	teqpl	r0, #32, 26	; 0x800
4000f324:	63746977 	cmnvs	r4, #1949696	; 0x1dc000
4000f328:	676e6968 	strbvs	r6, [lr, -r8, ror #18]!
4000f32c:	41425820 	cmpmi	r2, r0, lsr #16
4000f330:	69572052 	ldmdbvs	r7, {r1, r4, r6, sp}^
4000f334:	776f646e 	strbvc	r6, [pc, -lr, ror #8]!
4000f338:	206f7420 	rsbcs	r7, pc, r0, lsr #8
4000f33c:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
4000f340:	68746150 	ldmdavs	r4!, {r4, r6, r8, sp, lr}^
4000f344:	6e695720 	cdpvs	7, 6, cr5, cr9, cr0, {1}
4000f348:	20776f64 	rsbscs	r6, r7, r4, ror #30
4000f34c:	6464000a 	strbtvs	r0, [r4], #-10
4000f350:	61463372 	hvcvs	25394	; 0x6332
4000f354:	61507473 	cmpvs	r0, r3, ror r4
4000f358:	79446874 	stmdbvc	r4, {r2, r4, r5, r6, fp, sp, lr}^
4000f35c:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
4000f360:	53734363 	cmnpl	r3, #-1946157055	; 0x8c000001
4000f364:	43657a69 	cmnmi	r5, #430080	; 0x69000
4000f368:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000f36c:	41462067 	cmpmi	r6, r7, rrx
4000f370:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
4000f374:	7325000a 	teqvc	r5, #10
4000f378:	61725420 	cmnvs	r2, r0, lsr #8
4000f37c:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000f380:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000f384:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000f388:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000f38c:	646e4520 	strbtvs	r4, [lr], #-1312	; 0x520
4000f390:	53206465 	teqpl	r0, #1694498816	; 0x65000000
4000f394:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
4000f398:	75667373 	strbvc	r7, [r6, #-883]!	; 0x373
4000f39c:	0a796c6c 	beq	41e6a554 <startIf+0x1e49b7c>
4000f3a0:	52444400 	subpl	r4, r4, #0, 8
4000f3a4:	2d2d0033 	wstrbcs	wr0, [sp, #-51]!
4000f3a8:	6e756420 	cdpvs	4, 7, cr6, cr5, cr0, {1}
4000f3ac:	72207469 	eorvc	r7, r0, #1761607680	; 0x69000000
4000f3b0:	73696765 	cmnvc	r9, #26476544	; 0x1940000
4000f3b4:	73726574 	cmnvc	r2, #116, 10	; 0x1d000000
4000f3b8:	0a2d2d20 	beq	40b5a840 <startIf+0xb39e68>
4000f3bc:	25783000 	ldrbcs	r3, [r8, #-0]!
4000f3c0:	2d002078 	wstrbcs	wr2, [r0, #-120]
4000f3c4:	6850202d 	ldmdavs	r0, {r0, r2, r3, r5, sp}^
4000f3c8:	65722079 	ldrbvs	r2, [r2, #-121]!	; 0x79
4000f3cc:	74736967 	ldrbtvc	r6, [r3], #-2407	; 0x967
4000f3d0:	20737265 	rsbscs	r7, r3, r5, ror #4
4000f3d4:	000a2d2d 	andeq	r2, sl, sp, lsr #26
4000f3d8:	4b2d6e55 	blmi	40b6ad34 <startIf+0xb4a35c>
4000f3dc:	4e574f4e 	cdpmi	15, 5, cr4, cr7, cr14, {2}
4000f3e0:	74695400 	strbtvc	r5, [r9], #-1024	; 0x400
4000f3e4:	203a656c 	eorscs	r6, sl, ip, ror #10
4000f3e8:	23462f49 	movtcs	r2, #28489	; 0x6f49
4000f3ec:	54202c20 	strtpl	r2, [r0], #-3104	; 0xc20
4000f3f0:	61432c6a 	cmpvs	r3, sl, ror #24
4000f3f4:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
4000f3f8:	6f697461 	svcvs	0x00697461
4000f3fc:	2c304e6e 	ldccs	14, cr4, [r0], #-440	; 0xfffffe48
4000f400:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
4000f404:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
4000f408:	506e6f69 	rsbpl	r6, lr, r9, ror #30
4000f40c:	61432c30 	cmpvs	r3, r0, lsr ip
4000f410:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
4000f414:	6f697461 	svcvs	0x00697461
4000f418:	2c314e6e 	ldccs	14, cr4, [r1], #-440	; 0xfffffe48
4000f41c:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
4000f420:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
4000f424:	506e6f69 	rsbpl	r6, lr, r9, ror #30
4000f428:	61432c31 	cmpvs	r3, r1, lsr ip
4000f42c:	7262696c 	rsbvc	r6, r2, #108, 18	; 0x1b0000
4000f430:	6f697461 	svcvs	0x00697461
4000f434:	2c324e6e 	ldccs	14, cr4, [r2], #-440	; 0xfffffe48
4000f438:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
4000f43c:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
4000f440:	506e6f69 	rsbpl	r6, lr, r9, ror #30
4000f444:	43002c32 	movwmi	r2, #3122	; 0xc32
4000f448:	20642553 	rsbcs	r2, r4, r3, asr r5
4000f44c:	5600202c 	strpl	r2, [r0], -ip, lsr #32
4000f450:	2c785457 	ldclcs	4, cr5, [r8], #-348	; 0xfffffea4
4000f454:	78525756 	ldmdavc	r2, {r1, r2, r4, r6, r8, r9, sl, ip, lr}^
4000f458:	5f4c572c 	svcpl	0x004c572c
4000f45c:	2c746f74 	ldclcs	15, cr6, [r4], #-464	; 0xfffffe30
4000f460:	415f4c57 	cmpmi	pc, r7, asr ip	; <UNPREDICTABLE>
4000f464:	2c4c4c44 	mcrrcs	12, 4, r4, ip, cr4
4000f468:	505f4c57 	subspl	r4, pc, r7, asr ip	; <UNPREDICTABLE>
4000f46c:	4c522c48 	mrrcmi	12, 4, r2, r2, cr8	; <UNPREDICTABLE>
4000f470:	746f545f 	strbtvc	r5, [pc], #-1119	; 4000f478 <mvSysEnvReadPcieGenSetting+0xb04>
4000f474:	5f4c522c 	svcpl	0x004c522c
4000f478:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
4000f47c:	5f4c522c 	svcpl	0x004c522c
4000f480:	522c4850 	eorpl	r4, ip, #80, 16	; 0x500000
4000f484:	6d535f4c 	ldclvs	15, cr5, [r3, #-304]	; 0xfffffed0
4000f488:	65432c70 	strbvs	r2, [r3, #-3184]	; 0xc70
4000f48c:	2c78546e 	ldclcs	4, cr5, [r8], #-440	; 0xfffffe48
4000f490:	526e6543 	rsbpl	r6, lr, #281018368	; 0x10c00000
4000f494:	72562c78 	subsvc	r2, r6, #120, 24	; 0x7800
4000f498:	442c6665 	strtmi	r6, [ip], #-1637	; 0x665
4000f49c:	65725651 	ldrbvs	r5, [r2, #-1617]!	; 0x651
4000f4a0:	09002c66 	stmdbeq	r0, {r1, r2, r5, r6, sl, fp, sp}
4000f4a4:	42500009 	subsmi	r0, r0, #9
4000f4a8:	2d785453 	ldclcs	4, cr5, [r8, #-332]!	; 0xfffffeb4
4000f4ac:	25646150 	strbcs	r6, [r4, #-336]!	; 0x150
4000f4b0:	50002c64 	andpl	r2, r0, r4, ror #24
4000f4b4:	78525342 	ldmdavc	r2, {r1, r6, r8, r9, ip, lr}^
4000f4b8:	6461502d 	strbtvs	r5, [r1], #-45	; 0x2d
4000f4bc:	002c6425 	eoreq	r6, ip, r5, lsr #8
4000f4c0:	61746144 	cmnvs	r4, r4, asr #2
4000f4c4:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
4000f4c8:	2c64252c 	stclcs	5, cr2, [r4], #-176	; 0xffffff50
4000f4cc:	2c642500 	stclcs	5, cr2, [r4], #-0
4000f4d0:	252c6425 	strcs	r6, [ip, #-1061]!	; 0x425
4000f4d4:	64252c64 	strtvs	r2, [r5], #-3172	; 0xc64
4000f4d8:	5854002c 	ldmdapl	r4, {r2, r3, r5}^
4000f4dc:	00585200 	subseq	r5, r8, r0, lsl #4
4000f4e0:	52007854 	andpl	r7, r0, #84, 16	; 0x540000
4000f4e4:	69460078 	stmdbvs	r6, {r3, r4, r5, r6}^
4000f4e8:	2c6c616e 	wstrdcs	wr6, [ip], #-440	; 0xfffffe48
4000f4ec:	25205343 	strcs	r5, [r0, #-835]!	; 0x343
4000f4f0:	73252c64 	teqvc	r5, #100, 24	; 0x6400
4000f4f4:	6577532c 	ldrbvs	r5, [r7, #-812]!	; 0x32c
4000f4f8:	522c7065 	eorpl	r7, ip, #101	; 0x65
4000f4fc:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
4000f500:	64412c74 	strbvs	r2, [r1], #-3188	; 0xc74
4000f504:	002c6c6c 	eoreq	r6, ip, ip, ror #24
4000f508:	25462f49 	strbcs	r2, [r6, #-3913]	; 0xf49
4000f50c:	48502d64 	ldmdami	r0, {r2, r5, r6, r8, sl, fp, sp}^
4000f510:	20642559 	rsbcs	r2, r4, r9, asr r5
4000f514:	4900202c 	stmdbmi	r0, {r2, r3, r5, sp}
4000f518:	6425462f 	strtvs	r4, [r5], #-1583	; 0x62f
4000f51c:	00202c20 	eoreq	r2, r0, r0, lsr #24
4000f520:	616e6946 	cmnvs	lr, r6, asr #18
4000f524:	73252c6c 	teqvc	r5, #108, 24	; 0x6c00
4000f528:	6577532c 	ldrbvs	r5, [r7, #-812]!	; 0x32c
4000f52c:	522c7065 	eorpl	r7, ip, #101	; 0x65
4000f530:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
4000f534:	25202c74 	strcs	r2, [r0, #-3188]!	; 0xc74
4000f538:	002c2064 	eoreq	r2, ip, r4, rrx
4000f53c:	20643825 	rsbcs	r3, r4, r5, lsr #16
4000f540:	2500202c 	strcs	r2, [r0, #-44]	; 0x2c
4000f544:	51442c73 	hvcpl	17091	; 0x42c3
4000f548:	44412c53 	strbmi	r2, [r1], #-3155	; 0xc53
4000f54c:	2c2c4c4c 	stccs	12, cr4, [ip], #-304	; 0xfffffed0
4000f550:	6946002c 	stmdbvs	r6, {r2, r3, r5}^
4000f554:	2c6c616e 	wstrdcs	wr6, [ip], #-440	; 0xfffffe48
4000f558:	25205343 	strcs	r5, [r0, #-835]!	; 0x343
4000f55c:	73252c64 	teqvc	r5, #100, 24	; 0x6400
4000f560:	76654c2c 	strbtvc	r4, [r5], -ip, lsr #24
4000f564:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
4000f568:	65522c67 	ldrbvs	r2, [r2, #-3175]	; 0xc67
4000f56c:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4000f570:	6c64412c 	wstrdvs	wr4, [r4], #-176	; 0xffffff50
4000f574:	46002c6c 	strmi	r2, [r0], -ip, ror #24
4000f578:	6c616e69 	stclvs	14, cr6, [r1], #-420	; 0xfffffe5c
4000f57c:	2c73252c 	ldclcs	5, cr2, [r3], #-176	; 0xffffff50
4000f580:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
4000f584:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
4000f588:	65657753 	strbvs	r7, [r5, #-1875]!	; 0x753
4000f58c:	65522c70 	ldrbvs	r2, [r2, #-3184]	; 0xc70
4000f590:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4000f594:	6425202c 	strtvs	r2, [r5], #-44	; 0x2c
4000f598:	25002c20 	strcs	r2, [r0, #-3104]	; 0xc20
4000f59c:	51442c73 	hvcpl	17091	; 0x42c3
4000f5a0:	654c2c53 	strbvs	r2, [ip, #-3155]	; 0xc53
4000f5a4:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
4000f5a8:	2c2c676e 	stccs	7, cr6, [ip], #-440	; 0xfffffe48
4000f5ac:	6e55002c 	walignivs	wr0, wr5, wr12, #5
4000f5b0:	776f6e6b 	strbvc	r6, [pc, -fp, ror #28]!
4000f5b4:	7246206e 	subvc	r2, r6, #110	; 0x6e
4000f5b8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4000f5bc:	0079636e 	rsbseq	r6, r9, lr, ror #6
4000f5c0:	563d3d3d 			; <UNDEFINED> instruction: 0x563d3d3d
4000f5c4:	44494c41 	strbmi	r4, [r9], #-3137	; 0xc41
4000f5c8:	20455441 	subcs	r5, r5, r1, asr #8
4000f5cc:	444e4957 	strbmi	r4, [lr], #-2391	; 0x957
4000f5d0:	4c20574f 	stcmi	7, cr5, [r0], #-316	; 0xfffffec4
4000f5d4:	5320474f 	teqpl	r0, #20709376	; 0x13c0000
4000f5d8:	54524154 	ldrbpl	r4, [r2], #-340	; 0x154
4000f5dc:	0a3d3d3d 	beq	40f5ead8 <startIf+0xf3e100>
4000f5e0:	52444400 	subpl	r4, r4, #0, 8
4000f5e4:	65724620 	ldrbvs	r4, [r2, #-1568]!	; 0x620
4000f5e8:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000f5ec:	203a7963 	eorscs	r7, sl, r3, ror #18
4000f5f0:	20207325 	eorcs	r7, r0, r5, lsr #6
4000f5f4:	3d3d3d20 	ldccc	13, cr3, [sp, #-128]!	; 0xffffff80
4000f5f8:	0a3d3d3d 	beq	40f5eaf4 <startIf+0xf3e11c>
4000f5fc:	3d3d3d00 	ldccc	13, cr3, [sp, #-0]
4000f600:	494c4156 	stmdbmi	ip, {r1, r2, r4, r6, r8, lr}^
4000f604:	45544144 	ldrbmi	r4, [r4, #-324]	; 0x144
4000f608:	4e495720 	cdpmi	7, 4, cr5, cr9, cr0, {1}
4000f60c:	20574f44 	subscs	r4, r7, r4, asr #30
4000f610:	20474f4c 	subcs	r4, r7, ip, asr #30
4000f614:	20444e45 	subcs	r4, r4, r5, asr #28
4000f618:	0a3d3d3d 	beq	40f5eb14 <startIf+0xf3e13c>
4000f61c:	20464900 	subcs	r4, r6, r0, lsl #18
4000f620:	53206425 	teqpl	r0, #620756992	; 0x25000000
4000f624:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
4000f628:	000a3a73 	andeq	r3, sl, r3, ror sl
4000f62c:	696e4909 	stmdbvs	lr!, {r0, r3, r8, fp, lr}^
4000f630:	6f432074 	svcvs	0x00432074
4000f634:	6f72746e 	svcvs	0x0072746e
4000f638:	72656c6c 	rsbvc	r6, r5, #108, 24	; 0x6c00
4000f63c:	7325203a 	teqvc	r5, #58	; 0x3a
4000f640:	4c09000a 	wstrbmi	wr0, [r9], #-10
4000f644:	6620776f 	strtvs	r7, [r0], -pc, ror #14
4000f648:	20716572 	rsbscs	r6, r1, r2, ror r5
4000f64c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
4000f650:	203a6769 	eorscs	r6, sl, r9, ror #14
4000f654:	000a7325 	andeq	r7, sl, r5, lsr #6
4000f658:	616f4c09 	cmnvs	pc, r9, lsl #24
4000f65c:	61502064 	cmpvs	r0, r4, rrx
4000f660:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
4000f664:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xa6e
4000f668:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000f66c:	6964654d 	stmdbvs	r4!, {r0, r2, r3, r6, r8, sl, sp, lr}^
4000f670:	66206d75 			; <UNDEFINED> instruction: 0x66206d75
4000f674:	20716572 	rsbscs	r6, r1, r2, ror r5
4000f678:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
4000f67c:	203a6769 	eorscs	r6, sl, r9, ror #14
4000f680:	000a7325 	andeq	r7, sl, r5, lsr #6
4000f684:	3a4c5709 	bcc	413252b0 <startIf+0x13048d8>
4000f688:	0a732520 	beq	41cd8b10 <startIf+0x1cb8138>
4000f68c:	4c520900 	mrrcmi	9, 0, r0, r2, cr0
4000f690:	7325203a 	teqvc	r5, #58	; 0x3a
4000f694:	5709000a 	strpl	r0, [r9, -sl]
4000f698:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
4000f69c:	203a7070 	eorscs	r7, sl, r0, ror r0
4000f6a0:	000a7325 	andeq	r7, sl, r5, lsr #6
4000f6a4:	53425009 	movtpl	r5, #8201	; 0x2009
4000f6a8:	3a585220 	bcc	41623f30 <startIf+0x1603558>
4000f6ac:	0a732520 	beq	41cd8b34 <startIf+0x1cb815c>
4000f6b0:	42500900 	subsmi	r0, r0, #0, 18
4000f6b4:	58542053 	ldmdapl	r4, {r0, r1, r4, r6, sp}^
4000f6b8:	7325203a 	teqvc	r5, #58	; 0x3a
4000f6bc:	5409000a 	strpl	r0, [r9], #-10
4000f6c0:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
4000f6c4:	72662074 	rsbvc	r2, r6, #116	; 0x74
4000f6c8:	43207165 	teqmi	r0, #1073741849	; 0x40000019
4000f6cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000f6d0:	25203a67 	strcs	r3, [r0, #-2663]!	; 0xa67
4000f6d4:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000f6d8:	54204c57 	strtpl	r4, [r0], #-3159	; 0xc57
4000f6dc:	25203a46 	strcs	r3, [r0, #-2630]!	; 0xa46
4000f6e0:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000f6e4:	54204c52 	strtpl	r4, [r0], #-3154	; 0xc52
4000f6e8:	25203a46 	strcs	r3, [r0, #-2630]!	; 0xa46
4000f6ec:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000f6f0:	54204c57 	strtpl	r4, [r0], #-3159	; 0xc57
4000f6f4:	75532046 	ldrbvc	r2, [r3, #-70]	; 0x46
4000f6f8:	203a7070 	eorscs	r7, sl, r0, ror r0
4000f6fc:	000a7325 	andeq	r7, sl, r5, lsr #6
4000f700:	6e654309 	cdpvs	3, 6, cr4, cr5, cr9, {0}
4000f704:	52207274 	eorpl	r7, r0, #116, 4	; 0x40000007
4000f708:	25203a58 	strcs	r3, [r0, #-2648]!	; 0xa58
4000f70c:	09000a73 	stmdbeq	r0, {r0, r1, r4, r5, r6, r9, fp}
4000f710:	46455256 			; <UNDEFINED> instruction: 0x46455256
4000f714:	4c41435f 	mcrrmi	3, 5, r4, r1, cr15
4000f718:	41524249 	cmpmi	r2, r9, asr #4
4000f71c:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
4000f720:	7325203a 	teqvc	r5, #58	; 0x3a
4000f724:	4309000a 	movwmi	r0, #36874	; 0x900a
4000f728:	72746e65 	rsbsvc	r6, r4, #1616	; 0x650
4000f72c:	3a585420 	bcc	416247b4 <startIf+0x1603ddc>
4000f730:	0a732520 	beq	41cd8bb8 <startIf+0x1cb81e0>
4000f734:	6f727700 	svcvs	0x00727700
4000f738:	6d20676e 	stcvs	7, cr6, [r0, #-440]!	; 0xfffffe48
4000f73c:	73206d65 	teqvc	r0, #6464	; 0x1940
4000f740:	00657a69 	rsbeq	r7, r5, r9, ror #20
4000f744:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
4000f748:	0064656c 	rsbeq	r6, r4, ip, ror #10
4000f74c:	61736964 	cmnvs	r3, r4, ror #18
4000f750:	64656c62 	strbtvs	r6, [r5], #-3170	; 0xc62
4000f754:	6e690900 	cdpvs	9, 6, cr0, cr9, cr0, {0}
4000f758:	66726574 			; <UNDEFINED> instruction: 0x66726574
4000f75c:	4d656361 	stclmi	3, cr6, [r5, #-388]!	; 0xfffffe7c
4000f760:	3a6b7361 	bcc	41aec4ec <startIf+0x1acbb14>
4000f764:	25783020 	ldrbcs	r3, [r8, #-32]!
4000f768:	09000a78 	stmdbeq	r0, {r3, r4, r5, r6, r9, fp}
4000f76c:	206d754e 	rsbcs	r7, sp, lr, asr #10
4000f770:	3a737542 	bcc	41cecc80 <startIf+0x1ccc2a8>
4000f774:	64252020 	strtvs	r2, [r5], #-32
4000f778:	6109000a 	tstvs	r9, sl
4000f77c:	76697463 	strbtvc	r7, [r9], -r3, ror #8
4000f780:	73754265 	cmnvc	r5, #1342177286	; 0x50000006
4000f784:	6b73614d 	blvs	41ce7cc0 <startIf+0x1cc72e8>
4000f788:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
4000f78c:	000a7825 	andeq	r7, sl, r5, lsr #16
4000f790:	6e49090a 	cdpvs	9, 4, cr0, cr9, cr10, {0}
4000f794:	66726574 			; <UNDEFINED> instruction: 0x66726574
4000f798:	20656361 	rsbcs	r6, r5, r1, ror #6
4000f79c:	203a4449 	eorscs	r4, sl, r9, asr #8
4000f7a0:	000a6425 	andeq	r6, sl, r5, lsr #8
4000f7a4:	44440909 	strbmi	r0, [r4], #-2313	; 0x909
4000f7a8:	72462052 	subvc	r2, r6, #82	; 0x52
4000f7ac:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
4000f7b0:	3a79636e 	bcc	41e68570 <startIf+0x1e47b98>
4000f7b4:	0a732520 	beq	41cd8c3c <startIf+0x1cb8264>
4000f7b8:	53090900 	movwpl	r0, #39168	; 0x9900
4000f7bc:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
4000f7c0:	3a6e6942 	bcc	41ba9cd0 <startIf+0x1b892f8>
4000f7c4:	0a642520 	beq	41918c4c <startIf+0x18f8274>
4000f7c8:	42090900 	andmi	r0, r9, #0, 18
4000f7cc:	69577375 	ldmdbvs	r7, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
4000f7d0:	3a687464 	bcc	41a2c968 <startIf+0x1a0bf90>
4000f7d4:	0a642520 	beq	41918c5c <startIf+0x18f8284>
4000f7d8:	4d090900 	stcmi	9, cr0, [r9, #-0]
4000f7dc:	69536d65 	ldmdbvs	r3, {r0, r2, r5, r6, r8, sl, fp, sp, lr}^
4000f7e0:	203a657a 	eorscs	r6, sl, sl, ror r5
4000f7e4:	000a7325 	andeq	r7, sl, r5, lsr #6
4000f7e8:	61430909 	cmpvs	r3, r9, lsl #18
4000f7ec:	3a4c5773 	bcc	413255c0 <startIf+0x1304be8>
4000f7f0:	0a642520 	beq	41918c78 <startIf+0x18f82a0>
4000f7f4:	43090900 	movwmi	r0, #39168	; 0x9900
4000f7f8:	3a4c7361 	bcc	4132c584 <startIf+0x130bbac>
4000f7fc:	0a642520 	beq	41918c84 <startIf+0x18f82ac>
4000f800:	54090900 	strpl	r0, [r9], #-2304	; 0x900
4000f804:	65706d65 	ldrbvs	r6, [r0, #-3429]!	; 0xd65
4000f808:	75746172 	ldrbvc	r6, [r4, #-370]!	; 0x172
4000f80c:	203a6572 	eorscs	r6, sl, r2, ror r5
4000f810:	000a6425 	andeq	r6, sl, r5, lsr #8
4000f814:	55420909 	strbpl	r0, [r2, #-2313]	; 0x909
4000f818:	64252053 	strtvs	r2, [r5], #-83	; 0x53
4000f81c:	72617020 	rsbvc	r7, r1, #32
4000f820:	74656d61 	strbtvc	r6, [r5], #-3425	; 0xd61
4000f824:	2d737265 	ldclcs	2, cr7, [r3, #-404]!	; 0xfffffe6c
4000f828:	20534320 	subscs	r4, r3, r0, lsr #6
4000f82c:	6b73614d 	blvs	41ce7d68 <startIf+0x1cc7390>
4000f830:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
4000f834:	00097825 	andeq	r7, r9, r5, lsr #16
4000f838:	7272694d 	rsbsvc	r6, r2, #1261568	; 0x134000
4000f83c:	203a726f 	eorscs	r7, sl, pc, ror #4
4000f840:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4000f844:	51440009 	cmppl	r4, r9
4000f848:	77532053 			; <UNDEFINED> instruction: 0x77532053
4000f84c:	69207061 	stmdbvs	r0!, {r0, r5, r6, ip, sp, lr}
4000f850:	73252073 	teqvc	r5, #115	; 0x73
4000f854:	43000920 	movwmi	r0, #2336	; 0x920
4000f858:	7753206b 	ldrbvc	r2, [r3, -fp, rrx]
4000f85c:	253a7061 	ldrcs	r7, [sl, #-97]!	; 0x61
4000f860:	41000973 	tstmi	r0, r3, ror r9
4000f864:	78783833 	ldmdavc	r8!, {r0, r1, r4, r5, fp, ip, sp}^
4000f868:	39334100 	ldmdbcc	r3!, {r8, lr}
4000f86c:	41005858 	tstmi	r0, r8, asr r8
4000f870:	42003343 	andmi	r3, r0, #201326593	; 0xc000001
4000f874:	55003243 	strpl	r3, [r0, #-579]	; 0x243
4000f878:	6f6e6b6e 	svcvs	0x006e6b6e
4000f87c:	44206e77 	strtmi	r6, [r0], #-3703	; 0xe77
4000f880:	63697665 	cmnvs	r9, #105906176	; 0x6500000
4000f884:	3d3d0065 	wldrbcc	wr0, [sp, #-101]!
4000f888:	4444203d 	strbmi	r2, [r4], #-61	; 0x3d
4000f88c:	65732052 	ldrbvs	r2, [r3, #-82]!	; 0x52
4000f890:	20707574 	rsbscs	r7, r0, r4, ror r5
4000f894:	52415453 	subpl	r5, r1, #1392508928	; 0x53000000
4000f898:	3d3d3d54 	ldccc	13, cr3, [sp, #-336]!	; 0xfffffeb0
4000f89c:	4409000a 	strmi	r0, [r9], #-10
4000f8a0:	63697665 	cmnvs	r9, #105906176	; 0x6500000
4000f8a4:	44492065 	strbmi	r2, [r9], #-101	; 0x65
4000f8a8:	7325203a 	teqvc	r5, #58	; 0x3a
4000f8ac:	4409000a 	strmi	r0, [r9], #-10
4000f8b0:	20335244 	eorscs	r5, r3, r4, asr #4
4000f8b4:	204b4320 	subcs	r4, fp, r0, lsr #6
4000f8b8:	616c6564 	cmnvs	ip, r4, ror #10
4000f8bc:	25203a79 	strcs	r3, [r0, #-2681]!	; 0xa79
4000f8c0:	3d000a64 	vstrcc	s0, [r0, #-400]	; 0xfffffe70
4000f8c4:	44203d3d 	strtmi	r3, [r0], #-3389	; 0xd3d
4000f8c8:	73205244 	teqvc	r0, #68, 4	; 0x40000004
4000f8cc:	70757465 	rsbsvc	r7, r5, r5, ror #8
4000f8d0:	444e4520 	strbmi	r4, [lr], #-1312	; 0x520
4000f8d4:	0a3d3d3d 	beq	40f5edd0 <startIf+0xf3e3f8>
4000f8d8:	49414600 	stmdbmi	r1, {r9, sl, lr}^
4000f8dc:	0044454c 	subeq	r4, r4, ip, asr #10
4000f8e0:	53534150 	cmppl	r3, #80, 2
4000f8e4:	544f4e00 	strbpl	r4, [pc], #-3584	; 4000f8ec <mvSysEnvReadPcieGenSetting+0xf78>
4000f8e8:	4d4f4320 	stclmi	3, cr4, [pc, #-128]	; 4000f870 <mvSysEnvReadPcieGenSetting+0xefc>
4000f8ec:	54454c50 	strbpl	r4, [r5], #-3152	; 0xc50
4000f8f0:	44004445 	strmi	r4, [r0], #-1093	; 0x445
4000f8f4:	465f5244 	ldrbmi	r5, [pc], -r4, asr #4
4000f8f8:	5f514552 	svcpl	0x00514552
4000f8fc:	5f574f4c 	svcpl	0x00574f4c
4000f900:	51455246 	cmppl	r5, r6, asr #4
4000f904:	30303400 	eorscc	r3, r0, r0, lsl #8
4000f908:	33333500 	teqcc	r3, #0, 10
4000f90c:	37363600 	ldrcc	r3, [r6, -r0, lsl #12]!
4000f910:	30303800 	eorscc	r3, r0, r0, lsl #16
4000f914:	33333900 	teqcc	r3, #0, 18
4000f918:	36303100 	ldrtcc	r3, [r0], -r0, lsl #2
4000f91c:	31330036 	teqcc	r3, r6, lsr r0
4000f920:	33330031 	teqcc	r3, #49	; 0x31
4000f924:	36340033 			; <UNDEFINED> instruction: 0x36340033
4000f928:	35380037 	ldrcc	r0, [r8, #-55]!	; 0x37
4000f92c:	30390030 	eorscc	r0, r9, r0, lsr r0
4000f930:	44440030 	strbmi	r0, [r4], #-48	; 0x30
4000f934:	52465f52 	subpl	r5, r6, #328	; 0x148
4000f938:	335f5145 	cmpcc	pc, #1073741841	; 0x40000011
4000f93c:	44003036 	strmi	r3, [r0], #-54	; 0x36
4000f940:	465f5244 	ldrbmi	r5, [pc], -r4, asr #4
4000f944:	5f514552 	svcpl	0x00514552
4000f948:	30303031 	eorscc	r3, r0, r1, lsr r0
4000f94c:	32313500 	eorscc	r3, r1, #0, 10
4000f950:	00424d20 	subeq	r4, r2, r0, lsr #26
4000f954:	42472031 	submi	r2, r7, #49	; 0x31
4000f958:	47203200 	strmi	r3, [r0, -r0, lsl #4]!
4000f95c:	20340042 	eorscs	r0, r4, r2, asr #32
4000f960:	38004247 	stmdacc	r0, {r0, r1, r2, r6, r9, lr}
4000f964:	00424720 	subeq	r4, r2, r0, lsr #14
4000f968:	33726464 	cmncc	r2, #100, 8	; 0x64000000
4000f96c:	42706954 	rsbsmi	r6, r0, #84, 18	; 0x150000
4000f970:	41747369 	cmnmi	r4, r9, ror #6
4000f974:	76697463 	strbtvc	r7, [r9], -r3, ror #8
4000f978:	20657461 	rsbcs	r7, r5, r1, ror #8
4000f97c:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000f980:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
4000f984:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4000f988:	64000a29 	strvs	r0, [r0], #-2601	; 0xa29
4000f98c:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4000f990:	69427069 	stmdbvs	r2, {r0, r3, r5, r6, ip, sp, lr}^
4000f994:	65527473 	ldrbvs	r7, [r2, #-1139]	; 0x473
4000f998:	65526461 	ldrbvs	r6, [r2, #-1121]	; 0x461
4000f99c:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4000f9a0:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4000f9a4:	0a64656c 	beq	41928f5c <startIf+0x1908584>
4000f9a8:	72724500 	rsbsvc	r4, r2, #0, 10
4000f9ac:	203a726f 	eorscs	r7, sl, pc, ror #4
4000f9b0:	69207325 	stmdbvs	r0!, {r0, r2, r5, r8, r9, ip, sp, lr}
4000f9b4:	6f6e2073 	svcvs	0x006e2073
4000f9b8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
4000f9bc:	61697469 	cmnvs	r9, r9, ror #8
4000f9c0:	657a696c 	ldrbvs	r6, [sl, #-2412]!	; 0x96c
4000f9c4:	41282064 	teqmi	r8, r4, rrx
4000f9c8:	206f676c 	rsbcs	r6, pc, ip, ror #14
4000f9cc:	706d6f43 	rsbvc	r6, sp, r3, asr #30
4000f9d0:	6e656e6f 	cdpvs	14, 6, cr6, cr5, cr15, {3}
4000f9d4:	56207374 			; <UNDEFINED> instruction: 0x56207374
4000f9d8:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
4000f9dc:	6f697461 	svcvs	0x00697461
4000f9e0:	000a296e 	andeq	r2, sl, lr, ror #18
4000f9e4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
4000f9e8:	61725420 	cmnvs	r2, r0, lsr #8
4000f9ec:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4000f9f0:	65532067 	ldrbvs	r2, [r3, #-103]	; 0x67
4000f9f4:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
4000f9f8:	2d206563 	stccs	5, cr6, [r0, #-396]!	; 0xfffffe74
4000f9fc:	72655620 	rsbvc	r5, r5, #32, 12	; 0x2000000
4000fa00:	50495420 	subpl	r5, r9, r0, lsr #8
4000fa04:	352e312d 	strcc	r3, [lr, #-301]!	; 0x12d
4000fa08:	44002e35 	strmi	r2, [r0], #-3637	; 0xe35
4000fa0c:	70204c47 	eorvc	r4, r0, r7, asr #24
4000fa10:	6d617261 	stclvs	2, cr7, [r1, #-388]!	; 0xfffffe7c
4000fa14:	72612073 	rsbvc	r2, r1, #115	; 0x73
4000fa18:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
4000fa1c:	30205825 	eorcc	r5, r0, r5, lsr #16
4000fa20:	20582578 	subscs	r2, r8, r8, ror r5
4000fa24:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000fa28:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fa2c:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4000fa30:	30205825 	eorcc	r5, r0, r5, lsr #16
4000fa34:	20582578 	subscs	r2, r8, r8, ror r5
4000fa38:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000fa3c:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fa40:	78302058 	ldmdavc	r0!, {r3, r4, r6, sp}
4000fa44:	30205825 	eorcc	r5, r0, r5, lsr #16
4000fa48:	20582578 	subscs	r2, r8, r8, ror r5
4000fa4c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
4000fa50:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fa54:	43000a58 	movwmi	r0, #2648	; 0xa58
4000fa58:	756e2053 	strbvc	r2, [lr, #-83]!	; 0x53
4000fa5c:	7265626d 	rsbvc	r6, r5, #-805306362	; 0xd0000006
4000fa60:	20736920 	rsbscs	r6, r3, r0, lsr #18
4000fa64:	66666964 	strbtvs	r6, [r6], -r4, ror #18
4000fa68:	6e657265 	cdpvs	2, 6, cr7, cr5, cr5, {3}
4000fa6c:	65702074 	ldrbvs	r2, [r0, #-116]!	; 0x74
4000fa70:	75622072 	strbvc	r2, [r2, #-114]!	; 0x72
4000fa74:	49282073 	stmdbmi	r8!, {r0, r1, r4, r5, r6, sp}
4000fa78:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4000fa7c:	53554220 	cmppl	r5, #32, 4
4000fa80:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000fa84:	754e7363 	strbvc	r7, [lr, #-867]	; 0x363
4000fa88:	6425206d 	strtvs	r2, [r5], #-109	; 0x6d
4000fa8c:	72756320 	rsbsvc	r6, r5, #32, 6	; 0x80000000
4000fa90:	4e734372 	mrcmi	3, 3, r4, cr3, cr2, {3}
4000fa94:	25206d75 	strcs	r6, [r0, #-3445]!	; 0xd75
4000fa98:	000a2964 	andeq	r2, sl, r4, ror #18
4000fa9c:	65446b63 	strbvs	r6, [r4, #-2915]	; 0xb63
4000faa0:	0079616c 	rsbseq	r6, r9, ip, ror #2
4000faa4:	52796850 	rsbspl	r6, r9, #80, 16	; 0x500000
4000faa8:	56336765 	ldrtpl	r6, [r3], -r5, ror #14
4000faac:	67006c61 	strvs	r6, [r0, -r1, ror #24]
4000fab0:	4e747452 	mrcmi	4, 3, r7, cr4, cr2, {2}
4000fab4:	67006d6f 	strvs	r6, [r0, -pc, ror #26]
4000fab8:	00636944 	rsbeq	r6, r3, r4, asr #18
4000fabc:	444f6975 	strbmi	r6, [pc], #-2421	; 4000fac4 <mvSysEnvReadPcieGenSetting+0x1150>
4000fac0:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
4000fac4:	00676966 	rsbeq	r6, r7, r6, ror #18
4000fac8:	72705a67 	rsbsvc	r5, r0, #421888	; 0x67000
4000facc:	74614469 	strbtvc	r4, [r1], #-1129	; 0x469
4000fad0:	5a670061 	bpl	419cfc5c <startIf+0x19af284>
4000fad4:	4469726e 	strbtmi	r7, [r9], #-622	; 0x26e
4000fad8:	00617461 	rsbeq	r7, r1, r1, ror #8
4000fadc:	72705a67 	rsbsvc	r5, r0, #421888	; 0x67000
4000fae0:	72744369 	rsbsvc	r4, r4, #-1543503871	; 0xa4000001
4000fae4:	5a67006c 	bpl	419cfc9c <startIf+0x19af2c4>
4000fae8:	4369726e 	cmnmi	r9, #-536870906	; 0xe0000006
4000faec:	006c7274 	rsbeq	r7, ip, r4, ror r2
4000faf0:	6f705a67 	svcvs	0x00705a67
4000faf4:	61447464 	cmpvs	r4, r4, ror #8
4000faf8:	67006174 	smlsdxvs	r0, r4, r1, r6
4000fafc:	646f6e5a 	strbtvs	r6, [pc], #-3674	; 4000fb04 <mvSysEnvReadPcieGenSetting+0x1190>
4000fb00:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
4000fb04:	5a670061 	bpl	419cfc90 <startIf+0x19af2b8>
4000fb08:	74646f70 	strbtvc	r6, [r4], #-3952	; 0xf70
4000fb0c:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
4000fb10:	6e5a6700 	cdpvs	7, 5, cr6, cr10, cr0, {0}
4000fb14:	4374646f 	cmnmi	r4, #1862270976	; 0x6f000000
4000fb18:	006c7274 	rsbeq	r7, ip, r4, ror r2
4000fb1c:	44706974 	ldrbtmi	r6, [r0], #-2420	; 0x974
4000fb20:	74696e75 	strbtvc	r6, [r9], #-3701	; 0xe75
4000fb24:	5378754d 	cmnpl	r8, #322961408	; 0x13400000
4000fb28:	63656c65 	cmnvs	r5, #25856	; 0x6500
4000fb2c:	6e754674 	mrcvs	6, 3, r4, cr5, cr4, {3}
4000fb30:	69740063 	ldmdbvs	r4!, {r0, r1, r5, r6}^
4000fb34:	6e754470 	mrcvs	4, 3, r4, cr5, cr0, {3}
4000fb38:	72577469 	subsvc	r7, r7, #1761607680	; 0x69000000
4000fb3c:	46657469 	strbtmi	r7, [r5], -r9, ror #8
4000fb40:	00636e75 	rsbeq	r6, r3, r5, ror lr
4000fb44:	44706974 	ldrbtmi	r6, [r0], #-2420	; 0x974
4000fb48:	74696e75 	strbtvc	r6, [r9], #-3701	; 0xe75
4000fb4c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
4000fb50:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
4000fb54:	70697400 	rsbvc	r7, r9, r0, lsl #8
4000fb58:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
4000fb5c:	43716572 	cmnmi	r1, #478150656	; 0x1c800000
4000fb60:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
4000fb64:	666e4967 	strbtvs	r4, [lr], -r7, ror #18
4000fb68:	6e75466f 	cdpvs	6, 7, cr4, cr5, cr15, {3}
4000fb6c:	69740063 	ldmdbvs	r4!, {r0, r1, r5, r6}^
4000fb70:	74655370 	strbtvc	r5, [r5], #-880	; 0x370
4000fb74:	71657246 	cmnvc	r5, r6, asr #4
4000fb78:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
4000fb7c:	46726564 	ldrbtmi	r6, [r2], -r4, ror #10
4000fb80:	00636e75 	rsbeq	r6, r3, r5, ror lr
4000fb84:	47706974 			; <UNDEFINED> instruction: 0x47706974
4000fb88:	6c437465 	mcrrvs	4, 6, r7, r3, cr5
4000fb8c:	526b636f 	rsbpl	r6, fp, #-1140850687	; 0xbc000001
4000fb90:	6f697461 	svcvs	0x00697461
4000fb94:	4d716400 	ldclmi	4, cr6, [r1, #-0]
4000fb98:	61547061 	cmpvs	r4, r1, rrx
4000fb9c:	00656c62 	rsbeq	r6, r5, r2, ror #24
4000fba0:	4c736664 	ldclmi	6, cr6, [r3], #-400	; 0xfffffe70
4000fba4:	7246776f 	subvc	r7, r6, #29097984	; 0x1bc0000
4000fba8:	6d007165 	wstrwvs	wr7, [r0, #-404]	; 0xfffffe6c
4000fbac:	70207861 	eorvc	r7, r0, r1, ror #16
4000fbb0:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
4000fbb4:	23204649 	teqcs	r0, #76546048	; 0x4900000
4000fbb8:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fbbc:	71657246 	cmnvc	r5, r6, asr #4
4000fbc0:	3a746553 	bcc	41d29114 <startIf+0x1d0873c>
4000fbc4:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
4000fbc8:	6f702033 	svcvs	0x00702033
4000fbcc:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
4000fbd0:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
4000fbd4:	29312864 	ldmdbcs	r1!, {r2, r5, r6, fp, sp}
4000fbd8:	616f6200 	cmnvs	pc, r0, lsl #4
4000fbdc:	49206472 	stmdbmi	r0!, {r1, r4, r5, r6, sl, sp, lr}
4000fbe0:	614d5f46 	cmpvs	sp, r6, asr #30
4000fbe4:	303d6b73 	eorscc	r6, sp, r3, ror fp
4000fbe8:	20782578 	rsbscs	r2, r8, r8, ror r5
4000fbec:	6574636f 	ldrbvs	r6, [r4, #-879]!	; 0x36f
4000fbf0:	65507374 	ldrbvs	r7, [r0, #-884]	; 0x374
4000fbf4:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
4000fbf8:	61667265 	cmnvs	r6, r5, ror #4
4000fbfc:	754e6563 	strbvc	r6, [lr, #-1379]	; 0x563
4000fc00:	78303d6d 	ldmdavc	r0!, {r0, r2, r3, r5, r6, r8, sl, fp, ip, sp}
4000fc04:	000a7825 	andeq	r7, sl, r5, lsr #16
4000fc08:	65657073 	strbvs	r7, [r5, #-115]!	; 0x73
4000fc0c:	6e694264 	cdpvs	2, 6, cr4, cr9, cr4, {3}
4000fc10:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
4000fc14:	253d2078 	ldrcs	r2, [sp, #-120]!	; 0x78
4000fc18:	72662064 	rsbvc	r2, r6, #100	; 0x64
4000fc1c:	253d7165 	ldrcs	r7, [sp, #-357]!	; 0x165
4000fc20:	6c632064 	wstrhvs	wr2, [r3], #-100
4000fc24:	2064253d 	rsbcs	r2, r4, sp, lsr r5
4000fc28:	3d6c7763 	stclcc	7, cr7, [ip, #-396]!	; 0xfffffe74
4000fc2c:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fc30:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
4000fc34:	53524d65 	cmppl	r2, #6464	; 0x1940
4000fc38:	3a646d43 	bcc	4192b14c <startIf+0x190a774>
4000fc3c:	6c6f5020 	wstrhvs	wr5, [pc], #-32
4000fc40:	6d63206c 	wstrhvs	wr2, [r3, #-108]!
4000fc44:	61662064 	cmnvs	r6, r4, rrx
4000fc48:	64006c69 	strvs	r6, [r0], #-3177	; 0xc69
4000fc4c:	25207665 	strcs	r7, [r0, #-1637]!	; 0x665
4000fc50:	63612064 	cmnvs	r1, #100	; 0x64
4000fc54:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
4000fc58:	20642520 	rsbcs	r2, r4, r0, lsr #10
4000fc5c:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4000fc60:	72662064 	rsbvc	r2, r6, #100	; 0x64
4000fc64:	25207165 	strcs	r7, [r0, #-357]!	; 0x165
4000fc68:	46000a64 	strmi	r0, [r0], -r4, ror #20
4000fc6c:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
4000fc70:	64207465 	strtvs	r7, [r0], #-1125	; 0x465
4000fc74:	30207665 	eorcc	r7, r0, r5, ror #12
4000fc78:	20782578 	rsbscs	r2, r8, r8, ror r5
4000fc7c:	65636361 	strbvs	r6, [r3, #-865]!	; 0x361
4000fc80:	30207373 	eorcc	r7, r0, r3, ror r3
4000fc84:	20782578 	rsbscs	r2, r8, r8, ror r5
4000fc88:	30206669 	eorcc	r6, r0, r9, ror #12
4000fc8c:	20782578 	rsbscs	r2, r8, r8, ror r5
4000fc90:	71657266 	cmnvc	r5, r6, ror #4
4000fc94:	25783020 	ldrbcs	r3, [r8, #-32]!
4000fc98:	70732078 	rsbsvc	r2, r3, r8, ror r0
4000fc9c:	20646565 	rsbcs	r6, r4, r5, ror #10
4000fca0:	0a3a6425 	beq	40ea8d3c <startIf+0xe88364>
4000fca4:	72460009 	subvc	r0, r6, #9
4000fca8:	65537165 	ldrbvs	r7, [r3, #-357]	; 0x165
4000fcac:	44203a74 	strtmi	r3, [r0], #-2676	; 0xa74
4000fcb0:	20335244 	eorscs	r5, r3, r4, asr #4
4000fcb4:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
4000fcb8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4000fcbc:	2064656c 	rsbcs	r6, r4, ip, ror #10
4000fcc0:	53206e6f 	teqpl	r0, #1776	; 0x6f0
4000fcc4:	6e652052 	tinsrhvs	wr5, r2, #2
4000fcc8:	0a797274 	beq	41e6c6a0 <startIf+0x1e4bcc8>
4000fccc:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
4000fcd0:	74655371 	strbtvc	r5, [r5], #-881	; 0x371
4000fcd4:	4444203a 	strbmi	r2, [r4], #-58	; 0x3a
4000fcd8:	70203352 	eorvc	r3, r0, r2, asr r3
4000fcdc:	206c6c6f 	rsbcs	r6, ip, pc, ror #24
4000fce0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000fce4:	31286465 	teqcc	r8, r5, ror #8
4000fce8:	46000a29 	strmi	r0, [r0], -r9, lsr #20
4000fcec:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
4000fcf0:	203a7465 	eorscs	r7, sl, r5, ror #8
4000fcf4:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
4000fcf8:	6c6f7020 	wstrhvs	wr7, [pc], #-32
4000fcfc:	6166206c 	cmnvs	r6, ip, rrx
4000fd00:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4000fd04:	00293228 	eoreq	r3, r9, r8, lsr #4
4000fd08:	71657246 	cmnvc	r5, r6, asr #4
4000fd0c:	3a746553 	bcc	41d29260 <startIf+0x1d08888>
4000fd10:	52444420 	subpl	r4, r4, #32, 8	; 0x20000000
4000fd14:	6f702033 	svcvs	0x00702033
4000fd18:	66206c6c 	strtvs	r6, [r0], -ip, ror #24
4000fd1c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
4000fd20:	29332864 	ldmdbcs	r3!, {r2, r5, r6, fp, sp}
4000fd24:	6c6f7000 	wstrhvs	wr7, [pc]
4000fd28:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
4000fd2c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4000fd30:	2064656c 	rsbcs	r6, r4, ip, ror #10
4000fd34:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4000fd38:	000a2064 	andeq	r2, sl, r4, rrx
4000fd3c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
4000fd40:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
4000fd44:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
4000fd48:	202c7265 	eorcs	r7, ip, r5, ror #4
4000fd4c:	724d6f64 	subvc	r6, sp, #100, 30	; 0x190
4000fd50:	79685073 	stmdbvc	r8!, {r0, r1, r4, r5, r6, ip, lr}^
4000fd54:	2c64253d 	stclcs	5, cr2, [r4], #-244	; 0xffffff0c
4000fd58:	43736920 	cmnmi	r3, #32, 18	; 0x80000
4000fd5c:	366c7274 			; <UNDEFINED> instruction: 0x366c7274
4000fd60:	74694234 	strbtvc	r4, [r9], #-564	; 0x234
4000fd64:	0a64253d 	beq	41919260 <startIf+0x18f8888>
4000fd68:	74636100 	strbtvc	r6, [r3], #-256	; 0x100
4000fd6c:	20657669 	rsbcs	r7, r5, r9, ror #12
4000fd70:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4000fd74:	6d000a64 	vstrvs	s0, [r0, #-400]	; 0xfffffe70
4000fd78:	53796d65 	cmnpl	r9, #6464	; 0x1940
4000fd7c:	20657a69 	rsbcs	r7, r5, r9, ror #20
4000fd80:	73206425 	teqvc	r0, #620756992	; 0x25000000
4000fd84:	64656570 	strbtvs	r6, [r5], #-1392	; 0x570
4000fd88:	496e6942 	stmdbmi	lr!, {r1, r6, r8, fp, sp, lr}^
4000fd8c:	2520646e 	strcs	r6, [r0, #-1134]!	; 0x46e
4000fd90:	72662064 	rsbvc	r2, r6, #100	; 0x64
4000fd94:	25207165 	strcs	r7, [r0, #-357]!	; 0x165
4000fd98:	52742064 	rsbspl	r2, r4, #100	; 0x64
4000fd9c:	20494645 	subcs	r4, r9, r5, asr #12
4000fda0:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fda4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
4000fda8:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
4000fdac:	6c6c6f72 	stclvs	15, cr6, [ip], #-456	; 0xfffffe38
4000fdb0:	49207265 	stmdbmi	r0!, {r0, r2, r5, r6, r9, ip, sp, lr}
4000fdb4:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4000fdb8:	4d736320 	ldclmi	3, cr6, [r3, #-128]!	; 0xffffff80
4000fdbc:	206b7361 	rsbcs	r7, fp, r1, ror #6
4000fdc0:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fdc4:	61566c63 	cmpvs	r6, r3, ror #24
4000fdc8:	2065756c 	rsbcs	r7, r5, ip, ror #10
4000fdcc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4000fdd0:	6c776320 	ldclvs	3, cr6, [r7], #-128	; 0xffffff80
4000fdd4:	206c6156 	rsbcs	r6, ip, r6, asr r1
4000fdd8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4000fddc:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
4000fde0:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
4000fde4:	573a474e 	ldrpl	r4, [sl, -lr, asr #14]!
4000fde8:	676e6f72 			; <UNDEFINED> instruction: 0x676e6f72
4000fdec:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
4000fdf0:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
4000fdf4:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
4000fdf8:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
4000fdfc:	7020726f 	eorvc	r7, r0, pc, ror #4
4000fe00:	23207075 	teqcs	r0, #117	; 0x75
4000fe04:	43206425 	teqmi	r0, #620756992	; 0x25000000
4000fe08:	616d2053 	qdsubvs	r2, r3, sp
4000fe0c:	61206b73 	teqvs	r0, r3, ror fp
4000fe10:	4320646e 	teqmi	r0, #1845493760	; 0x6e000000
4000fe14:	696d2053 	stmdbvs	sp!, {r0, r1, r4, r6, sp}^
4000fe18:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
4000fe1c:	20676e69 	rsbcs	r6, r7, r9, ror #28
4000fe20:	20726f66 	rsbscs	r6, r2, r6, ror #30
4000fe24:	206c6c61 	rsbcs	r6, ip, r1, ror #24
4000fe28:	73707570 	cmnvc	r0, #112, 10	; 0x1c000000
4000fe2c:	6f687320 	svcvs	0x00687320
4000fe30:	20646c75 	rsbcs	r6, r4, r5, ror ip
4000fe34:	74206562 	strtvc	r6, [r0], #-1378	; 0x562
4000fe38:	73206568 	teqvc	r0, #104, 10	; 0x1a000000
4000fe3c:	0a656d61 	beq	4196b3c8 <startIf+0x194a9f0>
4000fe40:	74697700 	strbtvc	r7, [r9], #-1792	; 0x700
4000fe44:	64612068 	strbtvs	r2, [r1], #-104	; 0x68
4000fe48:	63206c6c 	teqvs	r0, #108, 24	; 0x6c00
4000fe4c:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
4000fe50:	66656220 	strbtvs	r6, [r5], -r0, lsr #4
4000fe54:	2065726f 	rsbcs	r7, r5, pc, ror #4
4000fe58:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
4000fe5c:	7544000a 	strbvc	r0, [r4, #-10]
4000fe60:	6220706d 	eorvs	r7, r0, #109	; 0x6d
4000fe64:	726f6665 	rsbvc	r6, pc, #105906176	; 0x6500000
4000fe68:	6e692065 	cdpvs	0, 6, cr2, cr9, cr5, {3}
4000fe6c:	63207469 	teqvs	r0, #1761607680	; 0x69000000
4000fe70:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
4000fe74:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
4000fe78:	49000a72 	stmdbmi	r0, {r1, r4, r5, r6, r9, fp}
4000fe7c:	5f54494e 	svcpl	0x0054494e
4000fe80:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xf43
4000fe84:	4c4c4f52 	mcrrmi	15, 5, r4, ip, cr2
4000fe88:	4d5f5245 	ldclmi	2, cr5, [pc, #-276]	; 4000fd7c <mvSysEnvReadPcieGenSetting+0x1408>
4000fe8c:	5f4b5341 	svcpl	0x004b5341
4000fe90:	0a544942 	beq	415223a0 <startIf+0x15019c8>
4000fe94:	48766d00 	ldmdami	r6!, {r8, sl, fp, sp, lr}^
4000fe98:	64447377 	strbvs	r7, [r4], #-887	; 0x377
4000fe9c:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
4000fea0:	696e4970 	stmdbvs	lr!, {r4, r5, r6, r8, fp, lr}^
4000fea4:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
4000fea8:	6c6f7274 	stclvs	2, cr7, [pc], #-464	; 4000fce0 <mvSysEnvReadPcieGenSetting+0x136c>
4000feac:	2072656c 	rsbscs	r6, r2, ip, ror #10
4000feb0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4000feb4:	20657275 	rsbcs	r7, r5, r5, ror r2
4000feb8:	4553000a 	ldrbmi	r0, [r3, #-10]
4000febc:	4f4c5f54 	svcmi	0x004c5f54
4000fec0:	52465f57 	subpl	r5, r6, #348	; 0x15c
4000fec4:	4d5f5145 	wldrdmi	wr5, [pc, #-276]	; 0xfffffeec
4000fec8:	5f4b5341 	svcpl	0x004b5341
4000fecc:	20544942 	subscs	r4, r4, r2, asr #18
4000fed0:	000a6425 	andeq	r6, sl, r5, lsr #8
4000fed4:	33726464 	cmncc	r2, #100, 8	; 0x64000000
4000fed8:	46706954 			; <UNDEFINED> instruction: 0x46706954
4000fedc:	53716572 	cmnpl	r1, #478150656	; 0x1c800000
4000fee0:	66207465 	strtvs	r7, [r0], -r5, ror #8
4000fee4:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
4000fee8:	0a206572 	beq	408294b8 <startIf+0x808ae0>
4000feec:	414f4c00 	cmpmi	pc, r0, lsl #24
4000fef0:	41505f44 	cmpmi	r0, r4, asr #30
4000fef4:	52455454 	subpl	r5, r5, #84, 8	; 0x54000000
4000fef8:	414d5f4e 	cmpmi	sp, lr, asr #30
4000fefc:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
4000ff00:	23205449 	teqcs	r0, #1224736768	; 0x49000000
4000ff04:	000a6425 	andeq	r6, sl, r5, lsr #8
4000ff08:	33726464 	cmncc	r2, #100, 8	; 0x64000000
4000ff0c:	4c706954 	ldclmi	9, cr6, [r0], #-336	; 0xfffffeb0
4000ff10:	4164616f 	cmnmi	r4, pc, ror #2
4000ff14:	61506c6c 	cmpvs	r0, ip, ror #24
4000ff18:	72657474 	rsbvc	r7, r5, #116, 8	; 0x74000000
4000ff1c:	4d6f546e 	stclmi	4, cr5, [pc, #-440]!	; 4000fd6c <mvSysEnvReadPcieGenSetting+0x13f8>
4000ff20:	66206d65 	strtvs	r6, [r0], -r5, ror #26
4000ff24:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
4000ff28:	43206572 	teqmi	r0, #478150656	; 0x1c800000
4000ff2c:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
4000ff30:	53000a64 	movwpl	r0, #2660	; 0xa64
4000ff34:	4d5f5445 	ldclmi	4, cr5, [pc, #-276]	; 4000fe28 <mvSysEnvReadPcieGenSetting+0x14b4>
4000ff38:	55494445 	strbpl	r4, [r9, #-1093]	; 0x445
4000ff3c:	52465f4d 	subpl	r5, r6, #308	; 0x134
4000ff40:	4d5f5145 	wldrdmi	wr5, [pc, #-276]	; 0xfffffeec
4000ff44:	5f4b5341 	svcpl	0x004b5341
4000ff48:	20544942 	subscs	r4, r4, r2, asr #18
4000ff4c:	000a6425 	andeq	r6, sl, r5, lsr #8
4000ff50:	54495257 	strbpl	r5, [r9], #-599	; 0x257
4000ff54:	454c5f45 	strbmi	r5, [ip, #-3909]	; 0xf45
4000ff58:	494c4556 	stmdbmi	ip, {r1, r2, r4, r6, r8, sl, lr}^
4000ff5c:	4d5f474e 	ldclmi	7, cr4, [pc, #-312]	; 4000fe2c <mvSysEnvReadPcieGenSetting+0x14b8>
4000ff60:	5f4b5341 	svcpl	0x004b5341
4000ff64:	0a544942 	beq	41522474 <startIf+0x1501a9c>
4000ff68:	72646400 	rsbvc	r6, r4, #0, 8
4000ff6c:	70695433 	rsbvc	r5, r9, r3, lsr r4
4000ff70:	616e7944 	cmnvs	lr, r4, asr #18
4000ff74:	5763696d 	strbpl	r6, [r3, -sp, ror #18]!
4000ff78:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
4000ff7c:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
4000ff80:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
4000ff84:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4000ff88:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
4000ff8c:	4c000a20 	stcmi	10, cr0, [r0], {32}
4000ff90:	5f44414f 	svcpl	0x0044414f
4000ff94:	54544150 	ldrbpl	r4, [r4], #-336	; 0x150
4000ff98:	5f4e5245 	svcpl	0x004e5245
4000ff9c:	414d5f32 	cmpmi	sp, r2, lsr pc
4000ffa0:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
4000ffa4:	43205449 	teqmi	r0, #1224736768	; 0x49000000
4000ffa8:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
4000ffac:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
4000ffb0:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4000ffb4:	6f4c7069 	svcvs	0x004c7069
4000ffb8:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
4000ffbc:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
4000ffc0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
4000ffc4:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
4000ffc8:	6166206d 	cmnvs	r6, sp, rrx
4000ffcc:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
4000ffd0:	53432065 	movtpl	r2, #12389	; 0x3065
4000ffd4:	64252320 	strtvs	r2, [r5], #-800	; 0x320
4000ffd8:	52000a20 	andpl	r0, r0, #32, 20	; 0x20000
4000ffdc:	5f444145 	svcpl	0x00444145
4000ffe0:	4556454c 	ldrbmi	r4, [r6, #-1356]	; 0x54c
4000ffe4:	474e494c 	strbmi	r4, [lr, -ip, asr #18]
4000ffe8:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
4000ffec:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
4000fff0:	64000a54 	strvs	r0, [r0], #-2644	; 0xa54
4000fff4:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4000fff8:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
4000fffc:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40010000:	61655263 	cmnvs	r5, r3, ror #4
40010004:	76654c64 	strbtvc	r4, [r5], -r4, ror #24
40010008:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
4001000c:	61662067 	cmnvs	r6, r7, rrx
40010010:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40010014:	000a2065 	andeq	r2, sl, r5, rrx
40010018:	54495257 	strbpl	r5, [r9], #-599	; 0x257
4001001c:	454c5f45 	strbmi	r5, [ip, #-3909]	; 0xf45
40010020:	494c4556 	stmdbmi	ip, {r1, r2, r4, r6, r8, sl, lr}^
40010024:	535f474e 	cmppl	pc, #20447232	; 0x1380000
40010028:	5f505055 	svcpl	0x00505055
4001002c:	4b53414d 	blmi	414e0568 <startIf+0x14bfb90>
40010030:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
40010034:	6464000a 	strbtvs	r0, [r4], #-10
40010038:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
4001003c:	6e794470 	mrcvs	4, 3, r4, cr9, cr0, {3}
40010040:	63696d61 	cmnvs	r9, #6208	; 0x1840
40010044:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
40010048:	76654c65 	strbtvc	r4, [r5], -r5, ror #24
4001004c:	6e696c65 	cdpvs	12, 6, cr6, cr9, cr5, {3}
40010050:	70755367 	rsbsvc	r5, r5, r7, ror #6
40010054:	61662070 	smcvs	25088	; 0x6200
40010058:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
4001005c:	000a2065 	andeq	r2, sl, r5, rrx
40010060:	5f534250 	svcpl	0x00534250
40010064:	4d5f5852 	ldclmi	8, cr5, [pc, #-328]	; 4000ff24 <mvSysEnvReadPcieGenSetting+0x15b0>
40010068:	5f4b5341 	svcpl	0x004b5341
4001006c:	20544942 	subscs	r4, r4, r2, asr #18
40010070:	23205343 	teqcs	r0, #201326593	; 0xc000001
40010074:	000a6425 	andeq	r6, sl, r5, lsr #8
40010078:	33726464 	cmncc	r2, #100, 8	; 0x64000000
4001007c:	50706954 	rsbspl	r6, r0, r4, asr r9
40010080:	78527362 	ldmdavc	r2, {r1, r5, r6, r8, r9, ip, sp, lr}^
40010084:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010088:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
4001008c:	20534320 	subscs	r4, r3, r0, lsr #6
40010090:	0a642523 	beq	41919524 <startIf+0x18f8b4c>
40010094:	53425000 	movtpl	r5, #8192	; 0x2000
40010098:	5f58545f 	svcpl	0x0058545f
4001009c:	4b53414d 	blmi	414e05d8 <startIf+0x14bfc00>
400100a0:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400100a4:	20534320 	subscs	r4, r3, r0, lsr #6
400100a8:	0a642523 	beq	4191953c <startIf+0x18f8b64>
400100ac:	72646400 	rsbvc	r6, r4, #0, 8
400100b0:	70695433 	rsbvc	r5, r9, r3, lsr r4
400100b4:	54736250 	ldrbtpl	r6, [r3], #-592	; 0x250
400100b8:	61662078 	smcvs	25096	; 0x6208
400100bc:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400100c0:	53432065 	movtpl	r2, #12389	; 0x3065
400100c4:	64252320 	strtvs	r2, [r5], #-800	; 0x320
400100c8:	4553000a 	ldrbmi	r0, [r3, #-10]
400100cc:	41545f54 	cmpmi	r4, r4, asr pc
400100d0:	54454752 	strbpl	r4, [r5], #-1874	; 0x752
400100d4:	4552465f 	ldrbmi	r4, [r2, #-1631]	; 0x65f
400100d8:	414d5f51 	cmpmi	sp, r1, asr pc
400100dc:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400100e0:	25205449 	strcs	r5, [r0, #-1097]!	; 0x449
400100e4:	57000a64 	strpl	r0, [r0, -r4, ror #20]
400100e8:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
400100ec:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
400100f0:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
400100f4:	46545f47 	ldrbmi	r5, [r4], -r7, asr #30
400100f8:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
400100fc:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
40010100:	64000a54 	strvs	r0, [r0], #-2644	; 0xa54
40010104:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40010108:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
4001010c:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40010110:	69725763 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, ip, lr}^
40010114:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
40010118:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
4001011c:	5420676e 	strtpl	r6, [r0], #-1902	; 0x76e
40010120:	61662046 	cmnvs	r6, r6, asr #32
40010124:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40010128:	000a2065 	andeq	r2, sl, r5, rrx
4001012c:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xf4c
40010130:	5441505f 	strbpl	r5, [r1], #-95	; 0x5f
40010134:	4e524554 	mrcmi	5, 2, r4, cr2, cr4, {2}
40010138:	4749485f 	smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>
4001013c:	64000a48 	strvs	r0, [r0], #-2632	; 0xa48
40010140:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
40010144:	6f4c7069 	svcvs	0x004c7069
40010148:	6c416461 	mcrrvs	4, 6, r6, r1, cr1
4001014c:	7461506c 	strbtvc	r5, [r1], #-108	; 0x6c
40010150:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
40010154:	654d6f54 	strbvs	r6, [sp, #-3924]	; 0xf54
40010158:	6166206d 	cmnvs	r6, sp, rrx
4001015c:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40010160:	000a2065 	andeq	r2, sl, r5, rrx
40010164:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
40010168:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
4001016c:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
40010170:	46545f47 	ldrbmi	r5, [r4], -r7, asr #30
40010174:	53414d5f 	movtpl	r4, #7519	; 0x1d5f
40010178:	49425f4b 	stmdbmi	r2, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^
4001017c:	000a2054 	andeq	r2, sl, r4, asr r0
40010180:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40010184:	44706954 	ldrbtmi	r6, [r0], #-2388	; 0x954
40010188:	6d616e79 	stclvs	14, cr6, [r1, #-484]!	; 0xfffffe1c
4001018c:	65526369 	ldrbvs	r6, [r2, #-873]	; 0x369
40010190:	654c6461 	strbvs	r6, [ip, #-1121]	; 0x461
40010194:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40010198:	5420676e 	strtpl	r6, [r0], #-1902	; 0x76e
4001019c:	61662046 	cmnvs	r6, r6, asr #32
400101a0:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400101a4:	000a2065 	andeq	r2, sl, r5, rrx
400101a8:	505f4d44 	subspl	r4, pc, r4, asr #26
400101ac:	545f5342 	ldrbpl	r5, [pc], #-834	; 400101b4 <mvSysEnvReadPcieGenSetting+0x1840>
400101b0:	414d5f58 	cmpmi	sp, r8, asr pc
400101b4:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400101b8:	0a205449 	beq	408252e4 <startIf+0x80490c>
400101bc:	45525600 	ldrbmi	r5, [r2, #-1536]	; 0x600
400101c0:	56000a46 	strpl	r0, [r0], -r6, asr #20
400101c4:	20464552 	subcs	r4, r6, r2, asr r5
400101c8:	706d7544 	rsbvc	r7, sp, r4, asr #10
400101cc:	6464000a 	strbtvs	r0, [r4], #-10
400101d0:	69543372 	ldmdbvs	r4, {r1, r4, r5, r6, r8, r9, ip, sp}^
400101d4:	65725670 	ldrbvs	r5, [r2, #-1648]!	; 0x670
400101d8:	61662066 	cmnvs	r6, r6, rrx
400101dc:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
400101e0:	000a2065 	andeq	r2, sl, r5, rrx
400101e4:	544e4543 	strbpl	r4, [lr], #-1347	; 0x543
400101e8:	494c4152 	stmdbmi	ip, {r1, r4, r6, r8, lr}^
400101ec:	4954415a 	ldmdbmi	r4, {r1, r3, r4, r6, r8, lr}^
400101f0:	525f4e4f 	subspl	r4, pc, #1264	; 0x4f0
400101f4:	414d5f58 	cmpmi	sp, r8, asr pc
400101f8:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
400101fc:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40010200:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40010204:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40010208:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4001020c:	65437069 	strbvs	r7, [r3, #-105]	; 0x69
40010210:	6172746e 	cmnvs	r2, lr, ror #8
40010214:	617a696c 	cmnvs	sl, ip, ror #18
40010218:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
4001021c:	66207852 			; <UNDEFINED> instruction: 0x66207852
40010220:	756c6961 	strbvc	r6, [ip, #-2401]!	; 0x961
40010224:	43206572 	teqmi	r0, #478150656	; 0x1c800000
40010228:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
4001022c:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40010230:	45544952 	ldrbmi	r4, [r4, #-2386]	; 0x952
40010234:	56454c5f 			; <UNDEFINED> instruction: 0x56454c5f
40010238:	4e494c45 	cdpmi	12, 4, cr4, cr9, cr5, {2}
4001023c:	55535f47 	ldrbpl	r5, [r3, #-3911]	; 0xf47
40010240:	545f5050 	ldrbpl	r5, [pc], #-80	; 40010248 <mvSysEnvReadPcieGenSetting+0x18d4>
40010244:	414d5f46 	cmpmi	sp, r6, asr #30
40010248:	425f4b53 	subsmi	r4, pc, #84992	; 0x14c00
4001024c:	43205449 	teqmi	r0, #1224736768	; 0x49000000
40010250:	25232053 	strcs	r2, [r3, #-83]!	; 0x53
40010254:	64000a64 	strvs	r0, [r0], #-2660	; 0xa64
40010258:	54337264 	ldrtpl	r7, [r3], #-612	; 0x264
4001025c:	79447069 	stmdbvc	r4, {r0, r3, r5, r6, ip, sp, lr}^
40010260:	696d616e 	stmdbvs	sp!, {r1, r2, r3, r5, r6, r8, sp, lr}^
40010264:	69725763 	ldmdbvs	r2!, {r0, r1, r5, r6, r8, r9, sl, ip, lr}^
40010268:	654c6574 	strbvs	r6, [ip, #-1396]	; 0x574
4001026c:	696c6576 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sl, sp, lr}^
40010270:	7553676e 	ldrbvc	r6, [r3, #-1902]	; 0x76e
40010274:	54207070 	strtpl	r7, [r0], #-112	; 0x70
40010278:	61662046 	cmnvs	r6, r6, asr #32
4001027c:	72756c69 	rsbsvc	r6, r5, #26880	; 0x6900
40010280:	53432065 	movtpl	r2, #12389	; 0x3065
40010284:	64252320 	strtvs	r2, [r5], #-800	; 0x320
40010288:	4543000a 	strbmi	r0, [r3, #-10]
4001028c:	4152544e 	cmpmi	r2, lr, asr #8
40010290:	415a494c 	cmpmi	sl, ip, asr #18
40010294:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
40010298:	5f58545f 	svcpl	0x0058545f
4001029c:	4b53414d 	blmi	414e07d8 <startIf+0x14bfe00>
400102a0:	5449425f 	strbpl	r4, [r9], #-607	; 0x25f
400102a4:	20534320 	subscs	r4, r3, r0, lsr #6
400102a8:	0a642523 	beq	4191973c <startIf+0x18f8d64>
400102ac:	72646400 	rsbvc	r6, r4, #0, 8
400102b0:	70695433 	rsbvc	r5, r9, r3, lsr r4
400102b4:	746e6543 	strbtvc	r6, [lr], #-1347	; 0x543
400102b8:	696c6172 	stmdbvs	ip!, {r1, r4, r5, r6, r8, sp, lr}^
400102bc:	6974617a 	ldmdbvs	r4!, {r1, r3, r4, r5, r6, r8, sp, lr}^
400102c0:	78546e6f 	ldmdavc	r4, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
400102c4:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400102c8:	6572756c 	ldrbvs	r7, [r2, #-1388]!	; 0x56c
400102cc:	20534320 	subscs	r4, r3, r0, lsr #6
400102d0:	0a642523 	beq	41919764 <startIf+0x18f8d8c>
400102d4:	73657200 	cmnvc	r5, #0, 4
400102d8:	65726f74 	ldrbvs	r6, [r2, #-3956]!	; 0xf74
400102dc:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
400102e0:	65747369 	ldrbvs	r7, [r4, #-873]!	; 0x369
400102e4:	74207372 	strtvc	r7, [r0], #-882	; 0x372
400102e8:	6564206f 	strbvs	r2, [r4, #-111]!	; 0x6f
400102ec:	6c756166 	wldrdvs	wr6, [r5], #-408	; 0xfffffe68
400102f0:	41000a74 	tstmi	r0, r4, ror sl
400102f4:	206f7475 	rsbcs	r7, pc, r5, ror r4	; <UNPREDICTABLE>
400102f8:	656e7554 	strbvs	r7, [lr, #-1364]!	; 0x554
400102fc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40010300:	2064656c 	rsbcs	r6, r4, ip, ror #10
40010304:	20726f66 	rsbscs	r6, r2, r6, ror #30
40010308:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4001030c:	57000a64 	strpl	r0, [r0, -r4, ror #20]
40010310:	696e7261 	stmdbvs	lr!, {r0, r5, r6, r9, ip, sp, lr}^
40010314:	203a676e 	eorscs	r6, sl, lr, ror #14
40010318:	6f676c41 	svcvs	0x00676c41
4001031c:	68746972 	ldmdavs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40010320:	6572206d 	ldrbvs	r2, [r2, #-109]!	; 0x6d
40010324:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
40010328:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
4001032c:	61206575 	teqvs	r0, r5, ror r5
40010330:	5220646e 	eorpl	r6, r0, #1845493760	; 0x6e000000
40010334:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40010338:	42442074 	submi	r2, r4, #116	; 0x74
4001033c:	65726120 	ldrbvs	r6, [r2, #-288]!	; 0x120
40010340:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40010348 <mvSysEnvReadPcieGenSetting+0x19d4>
40010344:	6e797320 	cdpvs	3, 7, cr7, cr9, cr0, {1}
40010348:	20646563 	rsbcs	r6, r4, r3, ror #10
4001034c:	74657228 	strbtvc	r7, [r5], #-552	; 0x228
40010350:	206c6156 	rsbcs	r6, ip, r6, asr r1
40010354:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010358:	65722020 	ldrbvs	r2, [r2, #-32]!
4001035c:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40010360:	20424420 	subcs	r4, r2, r0, lsr #8
40010364:	0a296425 	beq	40a69400 <startIf+0xa48a28>
40010368:	2a2a2a00 	bcs	40a9ab70 <startIf+0xa7a198>
4001036c:	2a2a2a2a 	bcs	40a9ac1c <startIf+0xa7a244>
40010370:	2020202a 	eorcs	r2, r0, sl, lsr #32
40010374:	4d415244 	stclmi	2, cr5, [r1, #-272]	; 0xfffffef0
40010378:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
4001037c:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
40010380:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40010384:	206e6f69 	rsbcs	r6, lr, r9, ror #30
40010388:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
4001038c:	28206465 	stmdacs	r0!, {r0, r2, r5, r6, sl, sp, lr}
40010390:	20736572 	rsbscs	r6, r3, r2, ror r5
40010394:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010398:	20202029 	eorcs	r2, r0, r9, lsr #32
4001039c:	2a2a2a2a 	bcs	40a9ac4c <startIf+0xa7a274>
400103a0:	2a2a2a2a 	bcs	40a9ac50 <startIf+0xa7a278>
400103a4:	7245000a 	subvc	r0, r5, #10
400103a8:	3a726f72 	bcc	41cac178 <startIf+0x1c8b7a0>
400103ac:	6f725720 	svcvs	0x00725720
400103b0:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
400103b4:	63697665 	cmnvs	r9, #105906176	; 0x6500000
400103b8:	69732065 	ldmdbvs	r3!, {r0, r2, r5, r6, sp}^
400103bc:	6f20657a 	svcvs	0x0020657a
400103c0:	73432066 	movtvc	r2, #12390	; 0x3066
400103c4:	4500203a 	strmi	r2, [r0, #-58]	; 0x3a
400103c8:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
400103cc:	7257203a 	subsvc	r2, r7, #58	; 0x3a
400103d0:	20676e6f 	rsbcs	r6, r7, pc, ror #28
400103d4:	6f6d654d 	svcvs	0x006d654d
400103d8:	73207972 	teqvc	r0, #1867776	; 0x1c8000
400103dc:	20657a69 	rsbcs	r7, r5, r9, ror #20
400103e0:	4320666f 	teqmi	r0, #116391936	; 0x6f00000
400103e4:	00203a73 	eoreq	r3, r0, r3, ror sl
400103e8:	43627358 	cmnmi	r2, #88, 6	; 0x60000001
400103ec:	74706d6f 	ldrbtvc	r6, [r0], #-3439	; 0xd6f
400103f0:	23534320 	cmpcs	r3, #32, 6	; 0x80000000
400103f4:	203a6425 	eorscs	r6, sl, r5, lsr #8
400103f8:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
400103fc:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40010400:	20644973 	rsbcs	r4, r4, r3, ror r9
40010404:	30206425 	eorcc	r6, r0, r5, lsr #8
40010408:	20782578 	rsbscs	r2, r8, r8, ror r5
4001040c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010410:	25783020 	ldrbcs	r3, [r8, #-32]!
40010414:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40010418:	30207825 	eorcc	r7, r0, r5, lsr #16
4001041c:	20782578 	rsbscs	r2, r8, r8, ror r5
40010420:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010424:	25783020 	ldrbcs	r3, [r8, #-32]!
40010428:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
4001042c:	000a7825 	andeq	r7, sl, r5, lsr #16
40010430:	70707573 	rsbsvc	r7, r0, r3, ror r5
40010434:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0x56c
40010438:	7261746e 	rsbvc	r7, r1, #1845493760	; 0x6e000000
4001043c:	73203a79 	teqvc	r0, #495616	; 0x79000
40010440:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40010444:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40010448:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001044c:	6920726f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
40010450:	64252066 	strtvs	r2, [r5], #-102	; 0x66
40010454:	70757020 	rsbsvc	r7, r5, r0, lsr #32
40010458:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001045c:	63637573 	cmnvs	r3, #482344960	; 0x1cc00000
40010460:	0a737365 	beq	41ced1fc <startIf+0x1ccc824>
40010464:	62735800 	rsbsvs	r5, r3, #0, 16
40010468:	706d6f43 	rsbvc	r6, sp, r3, asr #30
4001046c:	53432074 	movtpl	r2, #12404	; 0x3074
40010470:	64252023 	strtvs	r2, [r5], #-35	; 0x23
40010474:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
40010478:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001047c:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40010480:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40010484:	6d756e20 	ldclvs	14, cr6, [r5, #-128]!	; 0xffffff80
40010488:	7553664f 	ldrbvc	r6, [r3, #-1615]	; 0x64f
4001048c:	79426363 	stmdbvc	r2, {r0, r1, r5, r6, r8, r9, sp, lr}^
40010490:	6f436574 	svcvs	0x00436574
40010494:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
40010498:	64252065 	strtvs	r2, [r5], #-101	; 0x65
4001049c:	46202d20 	strtmi	r2, [r0], -r0, lsr #26
400104a0:	206c6961 	rsbcs	r6, ip, r1, ror #18
400104a4:	000a2021 	andeq	r2, sl, r1, lsr #32
400104a8:	43627358 	cmnmi	r2, #88, 6	; 0x60000001
400104ac:	74706d6f 	ldrbtvc	r6, [r0], #-3439	; 0xd6f
400104b0:	7865203a 	stmdavc	r5!, {r1, r3, r4, r5, sp}^
400104b4:	74636570 	strbtvc	r6, [r3], #-1392	; 0x570
400104b8:	30206465 	eorcc	r6, r0, r5, ror #8
400104bc:	20782578 	rsbscs	r2, r8, r8, ror r5
400104c0:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400104c4:	25783020 	ldrbcs	r3, [r8, #-32]!
400104c8:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400104cc:	30207825 	eorcc	r7, r0, r5, lsr #16
400104d0:	20782578 	rsbscs	r2, r8, r8, ror r5
400104d4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400104d8:	25783020 	ldrbcs	r3, [r8, #-32]!
400104dc:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400104e0:	000a7825 	andeq	r7, sl, r5, lsr #16
400104e4:	43627358 	cmnmi	r2, #88, 6	; 0x60000001
400104e8:	74706d6f 	ldrbtvc	r6, [r0], #-3439	; 0xd6f
400104ec:	6572203a 	ldrbvs	r2, [r2, #-58]!	; 0x3a
400104f0:	76696563 	strbtvc	r6, [r9], -r3, ror #10
400104f4:	30206465 	eorcc	r6, r0, r5, ror #8
400104f8:	20782578 	rsbscs	r2, r8, r8, ror r5
400104fc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010500:	25783020 	ldrbcs	r3, [r8, #-32]!
40010504:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40010508:	30207825 	eorcc	r7, r0, r5, lsr #16
4001050c:	20782578 	rsbscs	r2, r8, r8, ror r5
40010510:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010514:	25783020 	ldrbcs	r3, [r8, #-32]!
40010518:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
4001051c:	000a7825 	andeq	r7, sl, r5, lsr #16
40010520:	70707573 	rsbsvc	r7, r0, r3, ror r5
40010524:	656d656c 	strbvs	r6, [sp, #-1388]!	; 0x56c
40010528:	7261746e 	rsbvc	r7, r1, #1845493760	; 0x6e000000
4001052c:	73203a79 	teqvc	r0, #495616	; 0x79000
40010530:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
40010534:	206f7420 	rsbcs	r7, pc, r0, lsr #8
40010538:	6620322d 	strtvs	r3, [r0], -sp, lsr #4
4001053c:	206d6f72 	rsbcs	r6, sp, r2, ror pc
40010540:	73616870 	cmnvc	r1, #112, 16	; 0x700000
40010544:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40010548:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
4001054c:	20666920 	rsbcs	r6, r6, r0, lsr #18
40010550:	70206425 	eorvc	r6, r0, r5, lsr #8
40010554:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40010558:	69772064 	ldmdbvs	r7!, {r2, r5, r6, sp}^
4001055c:	6f206874 	svcvs	0x00206874
40010560:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40010564:	64252074 	strtvs	r2, [r5], #-116	; 0x74
40010568:	63757320 	cmnvs	r5, #32, 6	; 0x80000000
4001056c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
40010570:	7573000a 	ldrbvc	r0, [r3, #-10]!
40010574:	656c7070 	strbvs	r7, [ip, #-112]!	; 0x70
40010578:	746e656d 	strbtvc	r6, [lr], #-1389	; 0x56d
4001057c:	3a797261 	bcc	41e6cf08 <startIf+0x1e4c530>
40010580:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
40010584:	74207466 	strtvc	r7, [r0], #-1126	; 0x466
40010588:	322b206f 	eorcc	r2, fp, #111	; 0x6f
4001058c:	6f726620 	svcvs	0x00726620
40010590:	6870206d 	ldmdavs	r0!, {r0, r2, r3, r5, r6, sp}^
40010594:	20657361 	rsbcs	r7, r5, r1, ror #6
40010598:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001059c:	6920726f 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
400105a0:	64252066 	strtvs	r2, [r5], #-102	; 0x66
400105a4:	70757020 	rsbsvc	r7, r5, r0, lsr #32
400105a8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400105ac:	68746977 	ldmdavs	r4!, {r0, r1, r2, r4, r5, r6, r8, fp, sp, lr}^
400105b0:	66666f20 	strbtvs	r6, [r6], -r0, lsr #30
400105b4:	20746573 	rsbscs	r6, r4, r3, ror r5
400105b8:	73206425 	teqvc	r0, #620756992	; 0x25000000
400105bc:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
400105c0:	000a7373 	andeq	r7, sl, r3, ror r3
400105c4:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
400105c8:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
400105cc:	6e6f4420 	cdpvs	4, 6, cr4, cr15, cr0, {1}
400105d0:	61462065 	cmpvs	r6, r5, rrx
400105d4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400105d8:	7254000a 	subsvc	r0, r4, #10
400105dc:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
400105e0:	5220676e 	eorpl	r6, r0, #28835840	; 0x1b80000
400105e4:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400105e8:	61462074 	hvcvs	25092	; 0x6204
400105ec:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400105f0:	444f000a 	strbmi	r0, [pc], #-10	; 400105f8 <mvSysEnvReadPcieGenSetting+0x1c84>
400105f4:	64204750 	strtvs	r4, [r0], #-1872	; 0x750
400105f8:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
400105fc:	6620656c 	strtvs	r6, [r0], -ip, ror #10
40010600:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40010604:	0a002064 	beq	4001879c <mvSysEnvSocUnitNums+0x3c70>
40010608:	203a4c52 	eorscs	r4, sl, r2, asr ip
4001060c:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
40010610:	6c6f7020 	wstrhvs	wr7, [pc], #-32
40010614:	6166206c 	cmnvs	r6, ip, rrx
40010618:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
4001061c:	20293228 	eorcs	r3, r9, r8, lsr #4
40010620:	20726f66 	rsbscs	r6, r2, r6, ror #30
40010624:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
40010628:	53432064 	movtpl	r2, #12388	; 0x3064
4001062c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010630:	20737562 	rsbscs	r7, r3, r2, ror #10
40010634:	52006425 	andpl	r6, r0, #620756992	; 0x25000000
40010638:	7865204c 	stmdavc	r5!, {r2, r3, r6, sp}^
4001063c:	72207469 	eorvc	r7, r0, #1761607680	; 0x69000000
40010640:	20646165 	rsbcs	r6, r4, r5, ror #2
40010644:	6576656c 	ldrbvs	r6, [r6, #-1388]!	; 0x56c
40010648:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
4001064c:	70000a20 	andvc	r0, r0, r0, lsr #20
40010650:	696c6c6f 	stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
40010654:	6620676e 	strtvs	r6, [r0], -lr, ror #14
40010658:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
4001065c:	6f662064 	svcvs	0x00662064
40010660:	6c4f2072 	wstrhvs	wr2, [pc], #-114
40010664:	4c572064 	wldrhmi	wr2, [r7], #-100
40010668:	73657220 	cmnvc	r5, #32, 4
4001066c:	0a746c75 	beq	41d2b848 <startIf+0x1d0ae70>
40010670:	6c6f7000 	wstrhvs	wr7, [pc]
40010674:	676e696c 	strbvs	r6, [lr, -ip, ror #18]!
40010678:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001067c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40010680:	20726f66 	rsbscs	r6, r2, r6, ror #30
40010684:	20646c4f 	rsbcs	r6, r4, pc, asr #24
40010688:	72204c52 	eorvc	r4, r0, #20992	; 0x5200
4001068c:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
40010690:	0a000a74 	beq	40013068 <pexAndUsb3PowerUpSerdesRev2Params+0xc4>
40010694:	203a4c52 	eorscs	r4, sl, r2, asr ip
40010698:	33524444 	cmpcc	r2, #68, 8	; 0x44000000
4001069c:	6c6f7020 	wstrhvs	wr7, [pc], #-32
400106a0:	6166206c 	cmnvs	r6, ip, rrx
400106a4:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
400106a8:	20293228 	eorcs	r3, r9, r8, lsr #4
400106ac:	20726f66 	rsbscs	r6, r2, r6, ror #30
400106b0:	20737562 	rsbscs	r7, r3, r2, ror #10
400106b4:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
400106b8:	25207469 	strcs	r7, [r0, #-1129]!	; 0x469
400106bc:	57000a64 	strpl	r0, [r0, -r4, ror #20]
400106c0:	44203a4c 	strtmi	r3, [r0], #-2636	; 0xa4c
400106c4:	20335244 	eorscs	r5, r3, r4, asr #4
400106c8:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
400106cc:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400106d0:	2864656c 	stmdacs	r4!, {r2, r3, r5, r6, r8, sl, sp, lr}^
400106d4:	57002933 	smladxpl	r0, r3, r9, r2
400106d8:	44203a4c 	strtmi	r3, [r0], #-2636	; 0xa4c
400106dc:	20335244 	eorscs	r5, r3, r4, asr #4
400106e0:	6c6c6f70 	stclvs	15, cr6, [ip], #-448	; 0xfffffe40
400106e4:	29342820 	ldmdbcs	r4!, {r5, fp, sp}
400106e8:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
400106ec:	2064656c 	rsbcs	r6, r4, ip, ror #10
400106f0:	74614428 	strbtvc	r4, [r1], #-1064	; 0x428
400106f4:	30203a61 	eorcc	r3, r0, r1, ror #20
400106f8:	29782578 	ldmdbcs	r8!, {r3, r4, r5, r6, r8, sl, sp}^
400106fc:	4c57000a 	tmrrcmi	r0, r7, wr10
40010700:	203a3120 	eorscs	r3, sl, r0, lsr #2
40010704:	66204c57 			; <UNDEFINED> instruction: 0x66204c57
40010708:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
4001070c:	46492064 	strbmi	r2, [r9], -r4, rrx
40010710:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010714:	44676572 	strbtmi	r6, [r7], #-1394	; 0x572
40010718:	3d617461 	stclcc	4, cr7, [r1, #-388]!	; 0xfffffe7c
4001071c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010720:	4c57000a 	tmrrcmi	r0, r7, wr10
40010724:	203a3220 	eorscs	r3, sl, r0, lsr #4
40010728:	204c5720 	subcs	r5, ip, r0, lsr #14
4001072c:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40010730:	49206465 	stmdbmi	r0!, {r0, r2, r5, r6, sl, sp, lr}
40010734:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010738:	67657220 	strbvs	r7, [r5, -r0, lsr #4]!
4001073c:	61746144 	cmnvs	r4, r4, asr #2
40010740:	2578303d 	ldrbcs	r3, [r8, #-61]!	; 0x3d
40010744:	57000a78 	smlsdxpl	r0, r8, sl, r0
40010748:	49203a4c 	stmdbmi	r0!, {r2, r3, r6, r9, fp, ip, sp}
4001074c:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010750:	53554220 	cmppl	r5, #32, 4
40010754:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010758:	20676572 	rsbcs	r6, r7, r2, ror r5
4001075c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010760:	4c57000a 	tmrrcmi	r0, r7, wr10
40010764:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
40010768:	77207365 	strvc	r7, [r0, -r5, ror #6]!
4001076c:	63207361 	teqvs	r0, #-2080374783	; 0x84000001
40010770:	676e6168 	strbvs	r6, [lr, -r8, ror #2]!
40010774:	66206465 	strtvs	r6, [r0], -r5, ror #8
40010778:	206d6f72 	rsbcs	r6, sp, r2, ror pc
4001077c:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40010780:	206f7400 	rsbcs	r7, pc, r0, lsl #8
40010784:	58257830 	stmdapl	r5!, {r4, r5, fp, ip, sp, lr}
40010788:	4c57000a 	tmrrcmi	r0, r7, wr10
4001078c:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
40010790:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010794:	20535542 	subscs	r5, r3, r2, asr #10
40010798:	66206425 	strtvs	r6, [r0], -r5, lsr #8
4001079c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
400107a0:	72202c64 	eorvc	r2, r0, #100, 24	; 0x6400
400107a4:	30206765 	eorcc	r6, r0, r5, ror #14
400107a8:	0a782578 	beq	41e19d90 <startIf+0x1df93b8>
400107ac:	204c5700 	subcs	r5, ip, r0, lsl #14
400107b0:	70707553 	rsbsvc	r7, r0, r3, asr r5
400107b4:	6461203a 	strbtvs	r2, [r1], #-58	; 0x3a
400107b8:	664f6c6c 	strbvs	r6, [pc], -ip, ror #24
400107bc:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
400107c0:	6420303d 	strtvs	r3, [r0], #-61	; 0x3d
400107c4:	20617461 	rsbcs	r7, r1, r1, ror #8
400107c8:	616c6564 	cmnvs	ip, r4, ror #10
400107cc:	203d2079 	eorscs	r2, sp, r9, ror r0
400107d0:	0a206425 	beq	4082986c <startIf+0x808e94>
400107d4:	204c5700 	subcs	r5, ip, r0, lsl #14
400107d8:	70707553 	rsbsvc	r7, r0, r3, asr r5
400107dc:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
400107e0:	20642520 	rsbcs	r2, r4, r0, lsr #10
400107e4:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
400107e8:	64252064 	strtvs	r2, [r5], #-100	; 0x64
400107ec:	6c646120 	wstrdvs	wr6, [r4], #-128	; 0xffffff80
400107f0:	66664f6c 	strbtvs	r4, [r6], -ip, ror #30
400107f4:	3d746573 	ldclcc	5, cr6, [r4, #-460]!	; 0xfffffe34
400107f8:	75532030 	ldrbvc	r2, [r3, #-48]	; 0x30
400107fc:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
40010800:	0a212073 	beq	408589d4 <startIf+0x837ffc>
40010804:	204c5700 	subcs	r5, ip, r0, lsl #14
40010808:	70707553 	rsbsvc	r7, r0, r3, asr r5
4001080c:	6461203a 	strbtvs	r2, [r1], #-58	; 0x3a
40010810:	664f6c6c 	strbvs	r6, [pc], -ip, ror #24
40010814:	74657366 	strbtvc	r7, [r5], #-870	; 0x366
40010818:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
4001081c:	74616420 	strbtvc	r6, [r1], #-1056	; 0x420
40010820:	65642061 	strbvs	r2, [r4, #-97]!	; 0x61
40010824:	2079616c 	rsbscs	r6, r9, ip, ror #2
40010828:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
4001082c:	57000a20 	strpl	r0, [r0, -r0, lsr #20]
40010830:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40010834:	203a7070 	eorscs	r7, sl, r0, ror r0
40010838:	25204649 	strcs	r4, [r0, #-1609]!	; 0x649
4001083c:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40010840:	20644973 	rsbcs	r4, r4, r3, ror r9
40010844:	61206425 	teqvs	r0, r5, lsr #8
40010848:	4f6c6c64 	svcmi	0x006c6c64
4001084c:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
40010850:	25203d74 	strcs	r3, [r0, #-3444]!	; 0xd74
40010854:	75532064 	ldrbvc	r2, [r3, #-100]	; 0x64
40010858:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
4001085c:	0a212073 	beq	40858a30 <startIf+0x838058>
40010860:	204c5700 	subcs	r5, ip, r0, lsl #14
40010864:	70707553 	rsbsvc	r7, r0, r3, asr r5
40010868:	4649203a 			; <UNDEFINED> instruction: 0x4649203a
4001086c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010870:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40010874:	64252064 	strtvs	r2, [r5], #-100	; 0x64
40010878:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
4001087c:	2064656c 	rsbcs	r6, r4, ip, ror #10
40010880:	57000a21 	strpl	r0, [r0, -r1, lsr #20]
40010884:	7553204c 	ldrbvc	r2, [r3, #-76]	; 0x4c
40010888:	43207070 	teqmi	r0, #112	; 0x70
4001088c:	25202353 	strcs	r2, [r0, #-851]!	; 0x353
40010890:	49203a64 	stmdbmi	r0!, {r2, r5, r6, r9, fp, ip, sp}
40010894:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40010898:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
4001089c:	0a64656c 	beq	41929e54 <startIf+0x190947c>
400108a0:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
400108a4:	55502030 	ldrbpl	r2, [r0, #-48]	; 0x30
400108a8:	52203050 	eorpl	r3, r0, #80	; 0x50
400108ac:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400108b0:	20305b74 	eorscs	r5, r0, r4, ror fp
400108b4:	7573202d 	ldrbvc	r2, [r3, #-45]!	; 0x2d
400108b8:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
400108bc:	31202c73 	teqcc	r0, r3, ror ip
400108c0:	6961662d 	stmdbvs	r1!, {r0, r2, r3, r5, r9, sl, sp, lr}^
400108c4:	2e205d6c 	cdpcs	13, 2, cr5, cr0, cr12, {3}
400108c8:	000a2e2e 	andeq	r2, sl, lr, lsr #28
400108cc:	30462f49 	subcc	r2, r6, r9, asr #30
400108d0:	50555020 	subspl	r5, r5, r0, lsr #32
400108d4:	74532030 	ldrbvc	r2, [r3], #-48	; 0x30
400108d8:	5b656761 	blpl	4196a664 <startIf+0x1949c8c>
400108dc:	68702d30 	ldmdavs	r0!, {r4, r5, r8, sl, fp, sp}^
400108e0:	5f657361 	svcpl	0x00657361
400108e4:	66696873 			; <UNDEFINED> instruction: 0x66696873
400108e8:	31202c74 	teqcc	r0, r4, ror ip
400108ec:	6f6c632d 	svcvs	0x006c632d
400108f0:	735f6b63 	cmpvc	pc, #101376	; 0x18c00
400108f4:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
400108f8:	2d32202c 	wldrbcs	wr2, [r2, #-44]!
400108fc:	67696c61 	strbvs	r6, [r9, -r1, ror #24]!
40010900:	68735f6e 	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
40010904:	5d746669 	ldclpl	6, cr6, [r4, #-420]!	; 0xfffffe5c
40010908:	2e2e2e20 	cdpcs	14, 2, cr2, cr14, cr0, {1}
4001090c:	7325000a 	teqvc	r5, #10
40010910:	6e49203a 	mcrvs	0, 2, r2, cr9, cr10, {1}
40010914:	66726574 			; <UNDEFINED> instruction: 0x66726574
40010918:	20656361 	rsbcs	r6, r5, r1, ror #6
4001091c:	522c6425 	eorpl	r6, ip, #620756992	; 0x25000000
40010920:	5f444145 	svcpl	0x00444145
40010924:	41544144 	cmpmi	r4, r4, asr #2
40010928:	4d41535f 	stclmi	3, cr5, [r1, #-380]	; 0xfffffe84
4001092c:	5f454c50 	svcpl	0x00454c50
40010930:	414c4544 	cmpmi	ip, r4, asr #10
40010934:	61645f59 	cmnvs	r4, r9, asr pc
40010938:	30206174 	eorcc	r6, r0, r4, ror r1
4001093c:	0a782578 	beq	41e19f24 <startIf+0x1df954c>
40010940:	3a732500 	bcc	41cd9d48 <startIf+0x1cb9370>
40010944:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
40010948:	61667265 	cmnvs	r6, r5, ror #4
4001094c:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
40010950:	43092c64 	movwmi	r2, #40036	; 0x9c64
40010954:	25202353 	strcs	r2, [r0, #-851]!	; 0x353
40010958:	50092c64 	andpl	r2, r9, r4, ror #24
4001095c:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40010960:	4d092c64 	stcmi	12, cr2, [r9, #-400]	; 0xfffffe70
40010964:	435f7861 	cmpmi	pc, #6356992	; 0x610000
40010968:	6e695f53 	mcrvs	15, 3, r5, cr9, cr3, {2}
4001096c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
40010970:	61667265 	cmnvs	r6, r5, ror #4
40010974:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
40010978:	43092c64 	movwmi	r2, #40036	; 0x9c64
4001097c:	69425f53 	stmdbvs	r2, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
40010980:	614d5f74 	hvcvs	54772	; 0xd5f4
40010984:	30206b73 	eorcc	r6, r0, r3, ror fp
40010988:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
4001098c:	61655209 	cmnvs	r5, r9, lsl #4
40010990:	6d615364 	stclvs	3, cr5, [r1, #-400]!	; 0xfffffe70
40010994:	20656c70 	rsbcs	r6, r5, r0, ror ip
40010998:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
4001099c:	616d092c 	cmnvs	sp, ip, lsr #18
400109a0:	61655278 	smcvs	21800	; 0x5528
400109a4:	6d615364 	stclvs	3, cr5, [r1, #-400]!	; 0xfffffe70
400109a8:	20656c70 	rsbcs	r6, r5, r0, ror ip
400109ac:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400109b0:	7563092c 	strbvc	r0, [r3, #-2348]!	; 0x92c
400109b4:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
400109b8:	61685074 	smcvs	34052	; 0x8504
400109bc:	30206573 	eorcc	r6, r0, r3, ror r5
400109c0:	2c782578 	ldclcs	5, cr2, [r8], #-480	; 0xfffffe20
400109c4:	78616d09 	stmdavc	r1!, {r0, r3, r8, sl, fp, sp, lr}^
400109c8:	73616850 	cmnvc	r1, #80, 16	; 0x500000
400109cc:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
400109d0:	000a7825 	andeq	r7, sl, r5, lsr #16
400109d4:	203a7325 	eorscs	r7, sl, r5, lsr #6
400109d8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
400109dc:	63616672 	cmnvs	r1, #119537664	; 0x7200000
400109e0:	64252065 	strtvs	r2, [r5], #-101	; 0x65
400109e4:	5343092c 	movtpl	r0, #14636	; 0x392c
400109e8:	64252023 	strtvs	r2, [r5], #-35	; 0x23
400109ec:	614d092c 	cmpvs	sp, ip, lsr #18
400109f0:	53435f78 	movtpl	r5, #16248	; 0x3f78
400109f4:	5f6e695f 	svcpl	0x006e695f
400109f8:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
400109fc:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40010a00:	64252065 	strtvs	r2, [r5], #-101	; 0x65
40010a04:	6552092c 	ldrbvs	r0, [r2, #-2348]	; 0x92c
40010a08:	61536461 	cmpvs	r3, r1, ror #8
40010a0c:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010a10:	25783020 	ldrbcs	r3, [r8, #-32]!
40010a14:	6d092c78 	stcvs	12, cr2, [r9, #-480]	; 0xfffffe20
40010a18:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
40010a1c:	61536461 	cmpvs	r3, r1, ror #8
40010a20:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010a24:	25783020 	ldrbcs	r3, [r8, #-32]!
40010a28:	25000a78 	strcs	r0, [r0, #-2680]	; 0xa78
40010a2c:	57203a73 			; <UNDEFINED> instruction: 0x57203a73
40010a30:	494e5241 	stmdbmi	lr, {r0, r6, r9, ip, lr}^
40010a34:	2121474e 	teqcs	r1, lr, asr #14
40010a38:	6e492021 	walignivs	wr2, wr9, wr1, #4
40010a3c:	66726574 			; <UNDEFINED> instruction: 0x66726574
40010a40:	20656361 	rsbcs	r6, r5, r1, ror #6
40010a44:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010a48:	5f78614d 	svcpl	0x0078614d
40010a4c:	695f5343 	ldmdbvs	pc, {r0, r1, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>
40010a50:	6e495f6e 	cdpvs	15, 4, cr5, cr9, cr14, {3}
40010a54:	66726574 			; <UNDEFINED> instruction: 0x66726574
40010a58:	20656361 	rsbcs	r6, r5, r1, ror #6
40010a5c:	092c6425 	stmdbeq	ip!, {r0, r2, r5, sl, sp, lr}
40010a60:	526e696d 	rsbpl	r6, lr, #1785856	; 0x1b4000
40010a64:	53646165 	cmnpl	r4, #1073741849	; 0x40000019
40010a68:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40010a6c:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40010a70:	202c7825 	eorcs	r7, ip, r5, lsr #16
40010a74:	765f4c43 	ldrbvc	r4, [pc], -r3, asr #24
40010a78:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40010a7c:	09782520 	ldmdbeq	r8!, {r5, r8, sl, sp}^
40010a80:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40010a84:	09090909 	stmdbeq	r9, {r0, r3, r8, fp}
40010a88:	20090909 	andcs	r0, r9, r9, lsl #18
40010a8c:	20656874 	rsbcs	r6, r5, r4, ror r8
40010a90:	696e696d 	stmdbvs	lr!, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^
40010a94:	206d756d 	rsbcs	r7, sp, sp, ror #10
40010a98:	64616572 	strbtvs	r6, [r1], #-1394	; 0x572
40010a9c:	6d617320 	stclvs	3, cr7, [r1, #-128]!	; 0xffffff80
40010aa0:	20656c70 	rsbcs	r6, r5, r0, ror ip
40010aa4:	6c207369 	stcvs	3, cr7, [r0], #-420	; 0xfffffe5c
40010aa8:	20737365 	rsbscs	r7, r3, r5, ror #6
40010aac:	6e616874 	mcrvs	8, 3, r6, cr1, cr4, {3}
40010ab0:	73203120 	teqvc	r0, #32, 2
40010ab4:	6c706d61 	ldclvs	13, cr6, [r0], #-388	; 0xfffffe7c
40010ab8:	66202c65 	strtvs	r2, [r0], -r5, ror #24
40010abc:	6963726f 	stmdbvs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
40010ac0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
40010ac4:	6f742074 	svcvs	0x00742074
40010ac8:	20656220 	rsbcs	r6, r5, r0, lsr #4
40010acc:	76204c43 	strtvc	r4, [r0], -r3, asr #24
40010ad0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40010ad4:	7325000a 	teqvc	r5, #10
40010ad8:	5852203a 	ldmdapl	r2, {r1, r3, r4, r5, sp}^
40010adc:	54444f20 	strbpl	r4, [r4], #-3872	; 0xf20
40010ae0:	6d695420 	stclvs	4, cr5, [r9, #-128]!	; 0xffffff80
40010ae4:	3a676e69 	bcc	419ec490 <startIf+0x19cbab8>
40010ae8:	746e4920 	strbtvc	r4, [lr], #-2336	; 0x920
40010aec:	61667265 	cmnvs	r6, r5, ror #4
40010af0:	25206563 	strcs	r6, [r0, #-1379]!	; 0x563
40010af4:	6d092c64 	stcvs	12, cr2, [r9, #-400]	; 0xfffffe70
40010af8:	65526e69 	ldrbvs	r6, [r2, #-3689]	; 0xe69
40010afc:	61536461 	cmpvs	r3, r1, ror #8
40010b00:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010b04:	5d312d5b 	ldcpl	13, cr2, [r1, #-364]!	; 0xfffffe94
40010b08:	25783020 	ldrbcs	r3, [r8, #-32]!
40010b0c:	6d092c78 	stcvs	12, cr2, [r9, #-480]	; 0xfffffe20
40010b10:	65527861 	ldrbvs	r7, [r2, #-2145]	; 0x861
40010b14:	61536461 	cmpvs	r3, r1, ror #8
40010b18:	656c706d 	strbvs	r7, [ip, #-109]!	; 0x6d
40010b1c:	25783020 	ldrbcs	r3, [r8, #-32]!
40010b20:	56000a78 			; <UNDEFINED> instruction: 0x56000a78
40010b24:	20464552 	subcs	r4, r6, r2, asr r5
40010b28:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
40010b2c:	492c6769 	stmdbmi	ip!, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
40010b30:	25205b46 	strcs	r5, [r0, #-2886]!	; 0xb46
40010b34:	705d2064 	subsvc	r2, sp, r4, rrx
40010b38:	205b7075 	subscs	r7, fp, r5, ror r0
40010b3c:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010b40:	56202d20 	strtpl	r2, [r0], -r0, lsr #26
40010b44:	20666572 	rsbcs	r6, r6, r2, ror r5
40010b48:	656e7574 	strbvs	r7, [lr, #-1396]!	; 0x574
40010b4c:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40010b54 <mvSysEnvReadPcieGenSetting+0x21e0>
40010b50:	71657220 	cmnvc	r5, r0, lsr #4
40010b54:	65726575 	ldrbvs	r6, [r2, #-1397]!	; 0x575
40010b58:	25282064 	strcs	r2, [r8, #-100]!	; 0x64
40010b5c:	000a2964 	andeq	r2, sl, r4, ror #18
40010b60:	46455256 			; <UNDEFINED> instruction: 0x46455256
40010b64:	6e6f6320 	cdpvs	3, 6, cr6, cr15, cr0, {1}
40010b68:	2c676966 	stclcs	9, cr6, [r7], #-408	; 0xfffffe68
40010b6c:	205b4649 	subscs	r4, fp, r9, asr #12
40010b70:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010b74:	5b707570 	blpl	41c2e13c <startIf+0x1c0d764>
40010b78:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010b7c:	202d205d 	eorcs	r2, sp, sp, asr r0
40010b80:	66657256 			; <UNDEFINED> instruction: 0x66657256
40010b84:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
40010b88:	25282058 	strcs	r2, [r8, #-88]!	; 0x58
40010b8c:	000a2964 	andeq	r2, sl, r4, ror #18
40010b90:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
40010b94:	56746e65 	ldrbtpl	r6, [r4], -r5, ror #28
40010b98:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
40010b9c:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
40010ba0:	203a776f 	eorscs	r7, sl, pc, ror #14
40010ba4:	205b4649 	subscs	r4, fp, r9, asr #12
40010ba8:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010bac:	00202d20 	eoreq	r2, r0, r0, lsr #26
40010bb0:	5b462f49 	blpl	4119c8dc <startIf+0x117bf04>
40010bb4:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010bb8:	75702c5d 	ldrbvc	r2, [r0, #-3165]!	; 0xc5d
40010bbc:	25205b70 	strcs	r5, [r0, #-2928]!	; 0xb70
40010bc0:	205d2064 	subscs	r2, sp, r4, rrx
40010bc4:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
40010bc8:	25232045 	strcs	r2, [r3, #-69]!	; 0x45
40010bcc:	25282064 	strcs	r2, [r8, #-100]!	; 0x64
40010bd0:	000a2964 	andeq	r2, sl, r4, ror #18
40010bd4:	5b462f49 	blpl	4119c900 <startIf+0x117bf28>
40010bd8:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010bdc:	75702c5d 	ldrbvc	r2, [r0, #-3165]!	; 0xc5d
40010be0:	25205b70 	strcs	r5, [r0, #-2928]!	; 0xb70
40010be4:	205d2064 	subscs	r2, sp, r4, rrx
40010be8:	43454843 	movtmi	r4, #22595	; 0x5843
40010bec:	7270204b 	rsbsvc	r2, r0, #75	; 0x4b
40010bf0:	6572676f 	ldrbvs	r6, [r2, #-1903]!	; 0x76f
40010bf4:	2d207373 	stccs	3, cr7, [r0, #-460]!	; 0xfffffe34
40010bf8:	72754320 	rsbsvc	r4, r5, #32, 6	; 0x80000000
40010bfc:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
40010c00:	20642520 	rsbcs	r2, r4, r0, lsr #10
40010c04:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
40010c08:	2c642520 	stclcs	5, cr2, [r4], #-128	; 0xffffff80
40010c0c:	6d696c20 	stclvs	12, cr6, [r9, #-128]!	; 0xffffff80
40010c10:	56207469 	strtpl	r7, [r0], -r9, ror #8
40010c14:	20464552 	subcs	r4, r6, r2, asr r5
40010c18:	28206425 	stmdacs	r0!, {r0, r2, r5, sl, sp, lr}
40010c1c:	0a296425 	beq	40a69cb8 <startIf+0xa492e0>
40010c20:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
40010c24:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40010c28:	702c5d20 	eorvc	r5, ip, r0, lsr #26
40010c2c:	205b7075 	subscs	r7, fp, r5, ror r0
40010c30:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010c34:	45525620 	ldrbmi	r5, [r2, #-1568]	; 0x620
40010c38:	4f435f46 	svcmi	0x00435f46
40010c3c:	5245564e 	subpl	r5, r5, #81788928	; 0x4e00000
40010c40:	2d204547 	stccs	5, cr4, [r0, #-284]!	; 0xfffffee4
40010c44:	65725620 	ldrbvs	r5, [r2, #-1568]!	; 0x620
40010c48:	203d2066 	eorscs	r2, sp, r6, rrx
40010c4c:	28205825 	stmdacs	r0!, {r0, r2, r5, fp, ip, lr}
40010c50:	0a296425 	beq	40a69cec <startIf+0xa49314>
40010c54:	4e494600 	cdpmi	6, 4, cr4, cr9, cr0, {0}
40010c58:	76204c41 	strtvc	r4, [r0], -r1, asr #24
40010c5c:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40010c60:	49203a73 	stmdbmi	r0!, {r0, r1, r4, r5, r6, r9, fp, ip, sp}
40010c64:	205b462f 	subscs	r4, fp, pc, lsr #12
40010c68:	5d206425 	stcpl	4, cr6, [r0, #-148]!	; 0xffffff6c
40010c6c:	7075702c 	rsbsvc	r7, r5, ip, lsr #32
40010c70:	6425205b 	strtvs	r2, [r5], #-91	; 0x5b
40010c74:	2d205d20 	stccs	13, cr5, [r0, #-128]!	; 0xffffff80
40010c78:	65725620 	ldrbvs	r5, [r2, #-1568]!	; 0x620
40010c7c:	203d2066 	eorscs	r2, sp, r6, rrx
40010c80:	28205825 	stmdacs	r0!, {r0, r2, r5, fp, ip, lr}
40010c84:	0a296425 	beq	40a69d20 <startIf+0xa49348>
40010c88:	52524500 	subspl	r4, r2, #0, 10
40010c8c:	203a524f 	eorscs	r5, sl, pc, asr #4
40010c90:	20656e4f 	rsbcs	r6, r5, pc, asr #28
40010c94:	6320666f 	teqvs	r0, #116391936	; 0x6f00000
40010c98:	6c65446b 	stclvs	4, cr4, [r5], #-428	; 0xfffffe54
40010c9c:	76207961 	strtvc	r7, [r0], -r1, ror #18
40010ca0:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
40010ca4:	6f6e2073 	svcvs	0x006e2073
40010ca8:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
40010cac:	61697469 	cmnvs	r9, r9, ror #8
40010cb0:	657a696c 	ldrbvs	r6, [sl, #-2412]!	; 0x96c
40010cb4:	21212164 	teqcs	r1, r4, ror #2
40010cb8:	6b63000a 	blvs	418d0ce8 <startIf+0x18b0310>
40010cbc:	416d754e 	cmnmi	sp, lr, asr #10
40010cc0:	544c4c44 	strbpl	r4, [ip], #-3140	; 0xc44
40010cc4:	25207061 	strcs	r7, [r0, #-97]!	; 0x61
40010cc8:	61632064 	cmnvs	r3, r4, rrx
40010ccc:	416d754e 	cmnmi	sp, lr, asr #10
40010cd0:	544c4c44 	strbpl	r4, [ip], #-3140	; 0xc44
40010cd4:	25207061 	strcs	r7, [r0, #-97]!	; 0x61
40010cd8:	64612064 	strbtvs	r2, [r1], #-100	; 0x64
40010cdc:	61546c6c 	cmpvs	r4, ip, ror #24
40010ce0:	64252070 	strtvs	r2, [r5], #-112	; 0x70
40010ce4:	3341000a 	movtcc	r0, #4106	; 0x100a
40010ce8:	64207838 	strtvs	r7, [r0], #-2104	; 0x838
40010cec:	2073656f 	rsbscs	r6, r3, pc, ror #10
40010cf0:	20746f6e 	rsbscs	r6, r4, lr, ror #30
40010cf4:	70707573 	rsbsvc	r7, r0, r3, ror r5
40010cf8:	2074726f 	rsbscs	r7, r4, pc, ror #4
40010cfc:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
40010d00:	63616672 	cmnvs	r1, #119537664	; 0x7200000
40010d04:	78302065 	ldmdavc	r0!, {r0, r2, r5, r6, sp}
40010d08:	000a7825 	andeq	r7, sl, r5, lsr #16
40010d0c:	203a7325 	eorscs	r7, sl, r5, lsr #6
40010d10:	4e455354 	mcrmi	3, 2, r5, cr5, cr4, {2}
40010d14:	746f6e20 	strbtvc	r6, [pc], #-3616	; 40010d1c <mvSysEnvReadPcieGenSetting+0x23a8>
40010d18:	61657220 	cmnvs	r5, r0, lsr #4
40010d1c:	000a7964 	andeq	r7, sl, r4, ror #18
40010d20:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
40010d24:	3a676e69 	bcc	419ec6d0 <startIf+0x19cbcf8>
40010d28:	736e5520 	cmnvc	lr, #32, 10	; 0x8000000
40010d2c:	6f707075 	svcvs	0x00707075
40010d30:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
40010d34:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40010d38:	6f6d2071 	svcvs	0x006d2071
40010d3c:	66206564 	strtvs	r6, [r0], -r4, ror #10
40010d40:	3320726f 	teqcc	r0, #-268435450	; 0xf0000006
40010d44:	684d3333 	stmdavs	sp, {r0, r1, r4, r5, r8, r9, ip, sp}^
40010d48:	6f63207a 	svcvs	0x0063207a
40010d4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40010d50:	64657275 	strbtvs	r7, [r5], #-629	; 0x275
40010d54:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40010d58:	6157000a 	cmpvs	r7, sl
40010d5c:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
40010d60:	55203a67 	strpl	r3, [r0, #-2663]!	; 0xa67
40010d64:	7075736e 	rsbsvc	r7, r5, lr, ror #6
40010d68:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
40010d6c:	66206465 	strtvs	r6, [r0], -r5, ror #8
40010d70:	20716572 	rsbscs	r6, r1, r2, ror r5
40010d74:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
40010d78:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40010d7c:	30303420 	eorscc	r3, r0, r0, lsr #8
40010d80:	207a684d 	rsbscs	r6, sl, sp, asr #16
40010d84:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
40010d88:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
40010d8c:	25286465 	strcs	r6, [r8, #-1125]!	; 0x465
40010d90:	000a2964 	andeq	r2, sl, r4, ror #18
40010d94:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
40010d98:	3a676e69 	bcc	419ec744 <startIf+0x19cbd6c>
40010d9c:	736e5520 	cmnvc	lr, #32, 10	; 0x8000000
40010da0:	6f707075 	svcvs	0x00707075
40010da4:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
40010da8:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40010dac:	6f6d2071 	svcvs	0x006d2071
40010db0:	66206564 	strtvs	r6, [r0], -r4, ror #10
40010db4:	3520726f 	strcc	r7, [r0, #-623]!	; 0x26f
40010db8:	684d3333 	stmdavs	sp, {r0, r1, r4, r5, r8, r9, ip, sp}^
40010dbc:	6f63207a 	svcvs	0x0063207a
40010dc0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40010dc4:	64657275 	strbtvs	r7, [r5], #-629	; 0x275
40010dc8:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40010dcc:	6157000a 	cmpvs	r7, sl
40010dd0:	6e696e72 	mcrvs	14, 3, r6, cr9, cr2, {3}
40010dd4:	55203a67 	strpl	r3, [r0, #-2663]!	; 0xa67
40010dd8:	7075736e 	rsbsvc	r7, r5, lr, ror #6
40010ddc:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xf70
40010de0:	66206465 	strtvs	r6, [r0], -r5, ror #8
40010de4:	20716572 	rsbscs	r6, r1, r2, ror r5
40010de8:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xf6d
40010dec:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
40010df0:	37363620 	ldrcc	r3, [r6, -r0, lsr #12]!
40010df4:	207a684d 	rsbscs	r6, sl, sp, asr #16
40010df8:	666e6f63 	strbtvs	r6, [lr], -r3, ror #30
40010dfc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
40010e00:	25286465 	strcs	r6, [r8, #-1125]!	; 0x465
40010e04:	000a2964 	andeq	r2, sl, r4, ror #18
40010e08:	6e726157 	mrcvs	1, 3, r6, cr2, cr7, {2}
40010e0c:	3a676e69 	bcc	419ec7b8 <startIf+0x19cbde0>
40010e10:	736e5520 	cmnvc	lr, #32, 10	; 0x8000000
40010e14:	6f707075 	svcvs	0x00707075
40010e18:	64657472 	strbtvs	r7, [r5], #-1138	; 0x472
40010e1c:	65726620 	ldrbvs	r6, [r2, #-1568]!	; 0x620
40010e20:	6f6d2071 	svcvs	0x006d2071
40010e24:	66206564 	strtvs	r6, [r0], -r4, ror #10
40010e28:	3820726f 	stmdacc	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
40010e2c:	684d3030 	stmdavs	sp, {r4, r5, ip, sp}^
40010e30:	6f63207a 	svcvs	0x0063207a
40010e34:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
40010e38:	64657275 	strbtvs	r7, [r5], #-629	; 0x275
40010e3c:	29642528 	stmdbcs	r4!, {r3, r5, r8, sl, sp}^
40010e40:	4444000a 	strbmi	r0, [r4], #-10
40010e44:	73203352 	teqvc	r0, #1207959553	; 0x48000001
40010e48:	63696c69 	cmnvs	r9, #26880	; 0x6900
40010e4c:	67206e6f 	strvs	r6, [r0, -pc, ror #28]!
40010e50:	74207465 	strtvc	r7, [r0], #-1125	; 0x465
40010e54:	65677261 	strbvs	r7, [r7, #-609]!	; 0x261
40010e58:	72662074 	rsbvc	r2, r6, #116	; 0x74
40010e5c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40010e60:	2079636e 	rsbscs	r6, r9, lr, ror #6
40010e64:	4146202d 	cmpmi	r6, sp, lsr #32
40010e68:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40010e6c:	25783020 	ldrbcs	r3, [r8, #-32]!
40010e70:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40010e74:	20335244 	eorscs	r5, r3, r4, asr #4
40010e78:	78383341 	ldmdavc	r8!, {r0, r6, r8, r9, ip, sp}
40010e7c:	6c697320 	stclvs	3, cr7, [r9], #-128	; 0xffffff80
40010e80:	6e6f6369 	cdpvs	3, 6, cr6, cr15, cr9, {3}
40010e84:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
40010e88:	202d2074 	eorcs	r2, sp, r4, ror r0
40010e8c:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40010e90:	30204445 	eorcc	r4, r0, r5, asr #8
40010e94:	0a782578 	beq	41e1a47c <startIf+0x1df9aa4>
40010e98:	52444400 	subpl	r4, r4, #0, 8
40010e9c:	6f502033 	svcvs	0x00502033
40010ea0:	52207473 	eorpl	r7, r0, #1929379840	; 0x73000000
40010ea4:	41206e75 	teqmi	r0, r5, ror lr
40010ea8:	2d20676c 	stccs	7, cr6, [r0, #-432]!	; 0xfffffe50
40010eac:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40010eb0:	2044454c 	subcs	r4, r4, ip, asr #10
40010eb4:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010eb8:	4444000a 	strbmi	r0, [r4], #-10
40010ebc:	50203352 	eorpl	r3, r0, r2, asr r3
40010ec0:	73206572 	teqvc	r0, #478150656	; 0x1c800000
40010ec4:	63696c69 	cmnvs	r9, #26880	; 0x6900
40010ec8:	43206e6f 	teqmi	r0, #1776	; 0x6f0
40010ecc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
40010ed0:	202d2067 	eorcs	r2, sp, r7, rrx
40010ed4:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40010ed8:	30204445 	eorcc	r4, r0, r5, asr #8
40010edc:	0a782578 	beq	41e1a4c4 <startIf+0x1df9aec>
40010ee0:	52444400 	subpl	r4, r4, #0, 8
40010ee4:	6e692033 	mcrvs	0, 3, r2, cr9, cr3, {1}
40010ee8:	63207469 	teqvs	r0, #1761607680	; 0x69000000
40010eec:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
40010ef0:	656c6c6f 	strbvs	r6, [ip, #-3183]!	; 0xc6f
40010ef4:	202d2072 	eorcs	r2, sp, r2, ror r0
40010ef8:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40010efc:	30204445 	eorcc	r4, r0, r5, asr #8
40010f00:	0a782578 	beq	41e1a4e8 <startIf+0x1df9b10>
40010f04:	52444400 	subpl	r4, r4, #0, 8
40010f08:	6f502033 	svcvs	0x00502033
40010f0c:	49207473 	stmdbmi	r0!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}
40010f10:	2074696e 	rsbscs	r6, r4, lr, ror #18
40010f14:	4146202d 	cmpmi	r6, sp, lsr #32
40010f18:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40010f1c:	25783020 	ldrbcs	r3, [r8, #-32]!
40010f20:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40010f24:	20335244 	eorscs	r5, r3, r4, asr #4
40010f28:	20657250 	rsbcs	r7, r5, r0, asr r2
40010f2c:	6f676c41 	svcvs	0x00676c41
40010f30:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
40010f34:	20676966 	rsbcs	r6, r7, r6, ror #18
40010f38:	4146202d 	cmpmi	r6, sp, lsr #32
40010f3c:	44454c49 	strbmi	r4, [r5], #-3145	; 0xc49
40010f40:	25783020 	ldrbcs	r3, [r8, #-32]!
40010f44:	44000a78 	strmi	r0, [r0], #-2680	; 0xa78
40010f48:	20335244 	eorscs	r5, r3, r4, asr #4
40010f4c:	206e7572 	rsbcs	r7, lr, r2, ror r5
40010f50:	6f676c61 	svcvs	0x00676c61
40010f54:	68746972 	ldmdavs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
40010f58:	202d206d 	eorcs	r2, sp, sp, rrx
40010f5c:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40010f60:	30204445 	eorcc	r4, r0, r5, asr #8
40010f64:	0a782578 	beq	41e1a54c <startIf+0x1df9b74>
40010f68:	52444400 	subpl	r4, r4, #0, 8
40010f6c:	6f502033 	svcvs	0x00502033
40010f70:	41207473 	teqmi	r0, r3, ror r4
40010f74:	206f676c 	rsbcs	r6, pc, ip, ror #14
40010f78:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
40010f7c:	2d206769 	stccs	7, cr6, [r0, #-420]!	; 0xfffffe5c
40010f80:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40010f84:	2044454c 	subcs	r4, r4, ip, asr #10
40010f88:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40010f8c:	4444000a 	strbmi	r0, [r4], #-10
40010f90:	72542052 	subsvc	r2, r4, #82	; 0x52
40010f94:	696e6961 	stmdbvs	lr!, {r0, r5, r6, r8, fp, sp, lr}^
40010f98:	5320676e 	teqpl	r0, #28835840	; 0x1b80000
40010f9c:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
40010fa0:	2065636e 	rsbcs	r6, r5, lr, ror #6
40010fa4:	7453202d 	ldrbvc	r2, [r3], #-45	; 0x2d
40010fa8:	20747261 	rsbscs	r7, r4, r1, ror #4
40010fac:	75726373 	ldrbvc	r6, [r2, #-883]!	; 0x373
40010fb0:	6e696262 	cdpvs	2, 6, cr6, cr9, cr2, {3}
40010fb4:	000a2067 	andeq	r2, sl, r7, rrx
40010fb8:	20524444 	subscs	r4, r2, r4, asr #8
40010fbc:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40010fc0:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40010fc4:	71655320 	cmnvc	r5, r0, lsr #6
40010fc8:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
40010fcc:	202d2065 	eorcs	r2, sp, r5, rrx
40010fd0:	20646e45 	rsbcs	r6, r4, r5, asr #28
40010fd4:	75726373 	ldrbvc	r6, [r2, #-883]!	; 0x373
40010fd8:	6e696262 	cdpvs	2, 6, cr6, cr9, cr2, {3}
40010fdc:	000a2067 	andeq	r2, sl, r7, rrx
40010fe0:	432c7325 	teqmi	ip, #-1811939328	; 0x94000000
40010fe4:	2c642553 	stclcs	5, cr2, [r4], #-332	; 0xfffffeb4
40010fe8:	2c534250 	mrrccs	2, 5, r4, r3, cr0
40010fec:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40010ff0:	49544152 	ldmdbmi	r4, {r1, r4, r6, r8, lr}^
40010ff4:	2c2c2c4f 	stccs	12, cr2, [ip], #-316	; 0xfffffec4
40010ff8:	53430a00 	movtpl	r0, #14848	; 0x3a00
40010ffc:	202c6425 	eorcs	r6, ip, r5, lsr #8
40011000:	2c207325 	stccs	3, cr7, [r0], #-148	; 0xffffff6c
40011004:	20534250 	subscs	r4, r3, r0, asr r2
40011008:	7325000a 	teqvc	r5, #10
4001100c:	5144202c 	cmppl	r4, ip, lsr #32
40011010:	20642500 	rsbcs	r2, r4, r0, lsl #10
40011014:	5342502c 	movtpl	r5, #8236	; 0x202c
40011018:	202c2c2c 	eorcs	r2, ip, ip, lsr #24
4001101c:	202d2d00 	eorcs	r2, sp, r0, lsl #26
40011020:	6c696146 	wstrdvs	wr6, [r9], #-280	; 0xfffffee8
40011024:	61725420 	cmnvs	r2, r0, lsr #8
40011028:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
4001102c:	50492067 	subpl	r2, r9, r7, rrx
40011030:	2d2d000a 	wstrbcs	wr0, [sp, #-10]!
40011034:	49414620 	stmdbmi	r1, {r5, r9, sl, lr}^
40011038:	4245204c 	submi	r2, r5, #76	; 0x4c
4001103c:	41000a41 	tstmi	r0, r1, asr #20
40011040:	204c4c44 	subcs	r4, ip, r4, asr #24
40011044:	66696873 			; <UNDEFINED> instruction: 0x66696873
40011048:	65722074 	ldrbvs	r2, [r2, #-116]!	; 0x74
4001104c:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40011050:	000a3a73 	andeq	r3, sl, r3, ror sl
40011054:	202d2d20 	eorcs	r2, sp, r0, lsr #26
40011058:	41424545 	cmpmi	r2, r5, asr #10
4001105c:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
40011060:	2d000a6c 	vstrcs	s0, [r0, #-432]	; 0xfffffe50
40011064:	4545202d 	strbmi	r2, [r5, #-45]	; 0x2d
40011068:	46204142 	strtmi	r4, [r0], -r2, asr #2
4001106c:	206c6961 	rsbcs	r6, ip, r1, ror #18
40011070:	69617254 	stmdbvs	r1!, {r2, r4, r6, r9, ip, sp, lr}^
40011074:	676e696e 	strbvs	r6, [lr, -lr, ror #18]!
40011078:	0a504920 	beq	41423500 <startIf+0x1402b28>
4001107c:	202d2d00 	eorcs	r2, sp, r0, lsl #26
40011080:	4c494146 	wstrdmi	wr4, [r9], #-280	; 0xfffffee8
40011084:	42454520 	submi	r4, r5, #32, 10	; 0x8000000
40011088:	46000a41 	strmi	r0, [r0], -r1, asr #20
4001108c:	2f492050 	svccs	0x00492050
40011090:	64252046 	strtvs	r2, [r5], #-70	; 0x46
40011094:	4441202c 	strbmi	r2, [r1], #-44	; 0x2c
40011098:	53204c4c 	teqpl	r0, #76, 24	; 0x4c00
4001109c:	74666968 	strbtvc	r6, [r6], #-2408	; 0x968
400110a0:	726f6620 	rsbvc	r6, pc, #32, 12	; 0x2000000
400110a4:	41424520 	cmpmi	r2, r0, lsr #10
400110a8:	7570203a 	ldrbvc	r2, [r0, #-58]!	; 0x3a
400110ac:	64255b70 	strtvs	r5, [r5], #-2928	; 0xb70
400110b0:	6f4c205d 	svcvs	0x004c205d
400110b4:	73206b63 	teqvc	r0, #101376	; 0x18c00
400110b8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
400110bc:	203d2073 	eorscs	r2, sp, r3, ror r0
400110c0:	4c206425 	stcmi	4, cr6, [r0], #-148	; 0xffffff6c
400110c4:	206b636f 	rsbcs	r6, fp, pc, ror #6
400110c8:	206c6156 	rsbcs	r6, ip, r6, asr r1
400110cc:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
400110d0:	0a64252c 	beq	4191a588 <startIf+0x18f9bb0>
400110d4:	64705500 	ldrbtvs	r5, [r0], #-1280	; 0x500
400110d8:	20657461 	rsbcs	r7, r5, r1, ror #8
400110dc:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
400110e0:	69685320 	stmdbvs	r8!, {r5, r8, r9, ip, lr}^
400110e4:	6f207466 	svcvs	0x00207466
400110e8:	6c612066 	wstrhvs	wr2, [r1], #-102
400110ec:	7570206c 	ldrbvc	r2, [r0, #-108]!	; 0x6c
400110f0:	0a3a7370 	beq	40eadeb8 <startIf+0xe8d4e0>
400110f4:	20504600 	subscs	r4, r0, r0, lsl #12
400110f8:	20462f49 	subcs	r2, r6, r9, asr #30
400110fc:	202c6425 	eorcs	r6, ip, r5, lsr #8
40011100:	5b707550 	blpl	41c2e648 <startIf+0x1c0dc70>
40011104:	205d6425 	subscs	r6, sp, r5, lsr #8
40011108:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
4001110c:	50000a20 	andpl	r0, r0, r0, lsr #20
40011110:	42207265 	eormi	r7, r0, #1342177286	; 0x50000006
40011114:	53207469 	teqpl	r0, #1761607680	; 0x69000000
40011118:	2077656b 	rsbscs	r6, r7, fp, ror #10
4001111c:	72616573 	rsbvc	r6, r1, #482344960	; 0x1cc00000
40011120:	202c6863 	eorcs	r6, ip, r3, ror #16
40011124:	49205046 	stmdbmi	r0!, {r1, r2, r6, ip, lr}
40011128:	2520462f 	strcs	r4, [r0, #-1583]!	; 0x62f
4001112c:	62202c64 	eorvs	r2, r0, #100, 24	; 0x6400
40011130:	253a7469 	ldrcs	r7, [sl, #-1129]!	; 0x469
40011134:	70202c64 	eorvc	r2, r0, r4, ror #24
40011138:	253a7075 	ldrcs	r7, [sl, #-117]!	; 0x75
4001113c:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40011140:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
40011144:	78302030 	ldmdavc	r0!, {r4, r5, sp}
40011148:	000a7825 	andeq	r7, sl, r5, lsr #16
4001114c:	42452d2d 	submi	r2, r5, #2880	; 0xb40
40011150:	42502041 	subsmi	r2, r0, #65	; 0x41
40011154:	61462053 	qdaddvs	r2, r3, r6
40011158:	2d206c69 	stccs	12, cr6, [r0, #-420]!	; 0xfffffe5c
4001115c:	61725420 	cmnvs	r2, r0, lsr #8
40011160:	6e696e69 	cdpvs	14, 6, cr6, cr9, cr9, {3}
40011164:	50492067 	subpl	r2, r9, r7, rrx
40011168:	63616d20 	cmnvs	r1, #32, 26	; 0x800
4001116c:	656e6968 	strbvs	r6, [lr, #-2408]!	; 0x968
40011170:	2323000a 	teqcs	r3, #10
40011174:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40011178:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
4001117c:	4c4c4441 	mcrrmi	4, 4, r4, ip, cr1
40011180:	69687320 	stmdbvs	r8!, {r5, r8, r9, ip, sp, lr}^
40011184:	66207466 	strtvs	r7, [r0], -r6, ror #8
40011188:	5320726f 	teqpl	r0, #-268435450	; 0xf0000006
4001118c:	23234142 	teqcs	r3, #-2147483632	; 0x80000010
40011190:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40011194:	23232323 	teqcs	r3, #-1946157056	; 0x8c000000
40011198:	46000a23 	strmi	r0, [r0], -r3, lsr #20
4001119c:	2f492050 	svccs	0x00492050
400111a0:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400111a4:	6962202c 	stmdbvs	r2!, {r2, r3, r5, sp}^
400111a8:	64253a74 	strtvs	r3, [r5], #-2676	; 0xa74
400111ac:	7570202c 	ldrbvc	r2, [r0, #-44]!	; 0x2c
400111b0:	64253a70 	strtvs	r3, [r5], #-2672	; 0xa70
400111b4:	73655220 	cmnvc	r5, #32, 4
400111b8:	30746c75 	rsbscc	r6, r4, r5, ror ip
400111bc:	25783020 	ldrbcs	r3, [r8, #-32]!
400111c0:	000a2078 	andeq	r2, sl, r8, ror r0
400111c4:	41425320 	cmpmi	r2, r0, lsr #6
400111c8:	69614620 	stmdbvs	r1!, {r5, r9, sl, lr}^
400111cc:	41000a6c 	tstmi	r0, ip, ror #20
400111d0:	5f4c4c44 	svcpl	0x004c4c44
400111d4:	46494853 			; <UNDEFINED> instruction: 0x46494853
400111d8:	6f4c5f54 	svcvs	0x004c5f54
400111dc:	255b6b63 	ldrbcs	r6, [fp, #-2915]	; 0xb63
400111e0:	255b5d78 	ldrbcs	r5, [fp, #-3448]	; 0xd78
400111e4:	3d205d78 	stccc	13, cr5, [r0, #-480]!	; 0xfffffe20
400111e8:	20782520 	rsbscs	r2, r8, r0, lsr #10
400111ec:	6550000a 	ldrbvs	r0, [r0, #-10]
400111f0:	69422072 	stmdbvs	r2, {r1, r4, r5, r6, sp}^
400111f4:	6b532074 	blvs	414d93cc <startIf+0x14b89f4>
400111f8:	73207765 	teqvc	r0, #26476544	; 0x1940000
400111fc:	63726165 	cmnvs	r2, #1073741849	; 0x40000019
40011200:	50202c68 	eorpl	r2, r0, r8, ror #24
40011204:	2f492046 	svccs	0x00492046
40011208:	64252046 	strtvs	r2, [r5], #-70	; 0x46
4001120c:	6962202c 	stmdbvs	r2!, {r2, r3, r5, sp}^
40011210:	64253a74 	strtvs	r3, [r5], #-2676	; 0xa74
40011214:	7570202c 	ldrbvc	r2, [r0, #-44]!	; 0x2c
40011218:	64253a70 	strtvs	r3, [r5], #-2672	; 0xa70
4001121c:	73655220 	cmnvc	r5, #32, 4
40011220:	30746c75 	rsbscc	r6, r4, r5, ror ip
40011224:	25783020 	ldrbcs	r3, [r8, #-32]!
40011228:	000a2078 	andeq	r2, sl, r8, ror r0
4001122c:	20534250 	subscs	r4, r3, r0, asr r2
40011230:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
40011234:	66206465 	strtvs	r6, [r0], -r5, ror #8
40011238:	4920726f 	stmdbmi	r0!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}
4001123c:	25232046 	strcs	r2, [r3, #-70]!	; 0x46
40011240:	54000a64 	strpl	r0, [r0], #-2660	; 0xa64
40011244:	61206568 	teqvs	r0, r8, ror #10
40011248:	4d207362 	stcmi	3, cr7, [r0, #-392]!	; 0xfffffe78
4001124c:	42506e69 	subsmi	r6, r0, #1680	; 0x690
40011250:	64255b53 	strtvs	r5, [r5], #-2899	; 0xb53
40011254:	64255b5d 	strtvs	r5, [r5], #-2909	; 0xb5d
40011258:	203d205d 	eorscs	r2, sp, sp, asr r0
4001125c:	000a6425 	andeq	r6, sl, r5, lsr #8
40011260:	616e6946 	cmnvs	lr, r6, asr #18
40011264:	6552206c 	ldrbvs	r2, [r2, #-108]	; 0x6c
40011268:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
4001126c:	69203a73 	stmdbvs	r0!, {r0, r1, r4, r5, r6, r9, fp, ip, sp}
40011270:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
40011274:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
40011278:	25206449 	strcs	r6, [r0, #-1097]!	; 0x449
4001127c:	70202c64 	eorvc	r2, r0, r4, ror #24
40011280:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011284:	50202c64 	eorpl	r2, r0, r4, ror #24
40011288:	53207075 	teqpl	r0, #117	; 0x75
4001128c:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
40011290:	6425203a 	strtvs	r2, [r5], #-58	; 0x3a
40011294:	7164000a 	cmnvc	r4, sl
40011298:	5470614d 	ldrbtpl	r6, [r0], #-333	; 0x14d
4001129c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
400112a0:	746f6e20 	strbtvc	r6, [pc], #-3616	; 400112a8 <mvSysEnvReadPcieGenSetting+0x2934>
400112a4:	696e6920 	stmdbvs	lr!, {r5, r8, fp, sp, lr}^
400112a8:	6c616974 	stclvs	9, cr6, [r1], #-464	; 0xfffffe30
400112ac:	65617a69 	strbvs	r7, [r1, #-2665]!	; 0xa69
400112b0:	52000a64 	andpl	r0, r0, #100, 20	; 0x64000
400112b4:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
400112b8:	414d5f74 	hvcmi	54772	; 0xd5f4
400112bc:	25203a54 	strcs	r3, [r0, #-2644]!	; 0xa54
400112c0:	2c002064 	wstrbcs	wr2, [r0], #-100
400112c4:	53425020 	movtpl	r5, #8224	; 0x2020
400112c8:	70617420 	rsbvc	r7, r1, r0, lsr #8
400112cc:	2064253d 	rsbcs	r2, r4, sp, lsr r5
400112d0:	6573705b 	ldrbvs	r7, [r3, #-91]!	; 0x5b
400112d4:	3d205d63 	stccc	13, cr5, [r0, #-396]!	; 0xfffffe74
400112d8:	73203e3d 	teqvc	r0, #976	; 0x3d0
400112dc:	2077656b 	rsbscs	r6, r7, fp, ror #10
400112e0:	6573626f 	ldrbvs	r6, [r3, #-623]!	; 0x26f
400112e4:	64657672 	strbtvs	r7, [r5], #-1650	; 0x672
400112e8:	25203d20 	strcs	r3, [r0, #-3360]!	; 0xd20
400112ec:	25000a64 	strcs	r0, [r0, #-2660]	; 0xa64
400112f0:	61702073 	cmnvs	r0, r3, ror r0
400112f4:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400112f8:	20464920 	subcs	r4, r6, r0, lsr #18
400112fc:	70206425 	eorvc	r6, r0, r5, lsr #8
40011300:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011304:	65522064 	ldrbvs	r2, [r2, #-100]	; 0x64
40011308:	203a7367 	eorscs	r7, sl, r7, ror #6
4001130c:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011310:	25783020 	ldrbcs	r3, [r8, #-32]!
40011314:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
40011318:	30207825 	eorcc	r7, r0, r5, lsr #16
4001131c:	20782578 	rsbscs	r2, r8, r8, ror r5
40011320:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
40011324:	25783020 	ldrbcs	r3, [r8, #-32]!
40011328:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
4001132c:	30207825 	eorcc	r7, r0, r5, lsr #16
40011330:	0a782578 	beq	41e1a918 <startIf+0x1df9f40>
40011334:	20736300 	rsbscs	r6, r3, r0, lsl #6
40011338:	70207825 	eorvc	r7, r0, r5, lsr #16
4001133c:	72657461 	rsbvc	r7, r5, #1627389952	; 0x61000000
40011340:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40011344:	20464920 	subcs	r4, r6, r0, lsr #18
40011348:	70206425 	eorvc	r6, r0, r5, lsr #8
4001134c:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011350:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40011354:	61745372 	cmnvs	r4, r2, ror r3
40011358:	69577472 	ldmdbvs	r7, {r1, r4, r5, r6, sl, ip, sp, lr}^
4001135c:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40011360:	72756320 	rsbsvc	r6, r5, #32, 6	; 0x80000000
40011364:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
40011368:	57646e45 	strbpl	r6, [r4, -r5, asr #28]!
4001136c:	6f646e69 	svcvs	0x00646e69
40011370:	64252077 	strtvs	r2, [r5], #-119	; 0x77
40011374:	72756320 	rsbsvc	r6, r5, #32, 6	; 0x80000000
40011378:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
4001137c:	646e6957 	strbtvs	r6, [lr], #-2391	; 0x957
40011380:	2520776f 	strcs	r7, [r0, #-1903]!	; 0x76f
40011384:	50000a64 	andpl	r0, r0, r4, ror #20
40011388:	6c207075 	wstrbvs	wr7, [r0], #-117
4001138c:	656b636f 	strbvs	r6, [fp, #-879]!	; 0x36f
40011390:	70202c64 	eorvc	r2, r0, r4, ror #24
40011394:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
40011398:	46492064 	strbmi	r2, [r9], -r4, rrx
4001139c:	20642520 	rsbcs	r2, r4, r0, lsr #10
400113a0:	20707570 	rsbscs	r7, r0, r0, ror r5
400113a4:	0a206425 	beq	4082a440 <startIf+0x809a68>
400113a8:	69616600 	stmdbvs	r1!, {r9, sl, sp, lr}^
400113ac:	6f4c206c 	svcvs	0x004c206c
400113b0:	202c6b63 	eorcs	r6, ip, r3, ror #22
400113b4:	20746170 	rsbscs	r6, r4, r0, ror r1
400113b8:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
400113bc:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400113c0:	70757020 	rsbsvc	r7, r5, r0, lsr #32
400113c4:	20642520 	rsbcs	r2, r4, r0, lsr #10
400113c8:	6f63000a 	svcvs	0x0063000a
400113cc:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
400113d0:	74206575 	strtvc	r6, [r0], #-1397	; 0x575
400113d4:	656e206f 	strbvs	r2, [lr, #-111]!	; 0x6f
400113d8:	70207478 	eorvc	r7, r0, r8, ror r4
400113dc:	000a7075 	andeq	r7, sl, r5, ror r0
400113e0:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400113e4:	4649202c 	strbmi	r2, [r9], -ip, lsr #32
400113e8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400113ec:	20707570 	rsbscs	r7, r0, r0, ror r5
400113f0:	62206425 	eorvs	r6, r0, #620756992	; 0x25000000
400113f4:	25207469 	strcs	r7, [r0, #-1129]!	; 0x469
400113f8:	61662064 	cmnvs	r6, r4, rrx
400113fc:	23206c69 	teqcs	r0, #26880	; 0x6900
40011400:	66000a31 			; <UNDEFINED> instruction: 0x66000a31
40011404:	2c6c6961 	stclcs	9, cr6, [ip], #-388	; 0xfffffe7c
40011408:	20464920 	subcs	r4, r6, r0, lsr #18
4001140c:	70206425 	eorvc	r6, r0, r5, lsr #8
40011410:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011414:	69622064 	stmdbvs	r2!, {r2, r5, r6, sp}^
40011418:	64252074 	strtvs	r2, [r5], #-116	; 0x74
4001141c:	69616620 	stmdbvs	r1!, {r5, r9, sl, sp, lr}^
40011420:	3223206c 	eorcc	r2, r3, #108	; 0x6c
40011424:	6170000a 	cmnvs	r0, sl
40011428:	64252074 	strtvs	r2, [r5], #-116	; 0x74
4001142c:	20464920 	subcs	r4, r6, r0, lsr #18
40011430:	70206425 	eorvc	r6, r0, r5, lsr #8
40011434:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011438:	706f2064 	rsbvc	r2, pc, r4, rrx
4001143c:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
40011440:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011444:	616e6966 	cmnvs	lr, r6, ror #18
40011448:	6e69576c 	cdpvs	7, 6, cr5, cr9, cr12, {3}
4001144c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011450:	74736177 	ldrbtvc	r6, [r3], #-375	; 0x177
40011454:	6e695765 	cdpvs	7, 6, cr5, cr9, cr5, {3}
40011458:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001145c:	69577473 	ldmdbvs	r7, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
40011460:	656b536e 	strbvs	r5, [fp, #-878]!	; 0x36e
40011464:	64252077 	strtvs	r2, [r5], #-119	; 0x77
40011468:	646e6520 	strbtvs	r6, [lr], #-1312	; 0x520
4001146c:	536e6957 	cmnpl	lr, #1425408	; 0x15c000
40011470:	2077656b 	rsbscs	r6, r7, fp, ror #10
40011474:	63206425 	teqvs	r0, #620756992	; 0x25000000
40011478:	74537275 	ldrbvc	r7, [r3], #-629	; 0x275
4001147c:	4d6e6957 	stclmi	9, cr6, [lr, #-348]!	; 0xfffffea4
40011480:	25207861 	strcs	r7, [r0, #-2145]!	; 0x861
40011484:	75632064 	strbvc	r2, [r3, #-100]!	; 0x64
40011488:	646e4572 	strbtvs	r4, [lr], #-1394	; 0x572
4001148c:	4d6e6957 	stclmi	9, cr6, [lr, #-348]!	; 0xfffffea4
40011490:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
40011494:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
40011498:	57745373 			; <UNDEFINED> instruction: 0x57745373
4001149c:	25206e69 	strcs	r6, [r0, #-3689]!	; 0xe69
400114a0:	75622064 	strbvc	r2, [r2, #-100]!	; 0x64
400114a4:	646e4573 	strbtvs	r4, [lr], #-1395	; 0x573
400114a8:	206e6957 	rsbcs	r6, lr, r7, asr r9
400114ac:	0a206425 	beq	4082a548 <startIf+0x809b70>
400114b0:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
400114b4:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
400114b8:	202c6469 	eorcs	r6, ip, r9, ror #8
400114bc:	20746170 	rsbscs	r6, r4, r0, ror r1
400114c0:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
400114c4:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400114c8:	70757020 	rsbsvc	r7, r5, r0, lsr #32
400114cc:	20642520 	rsbcs	r2, r4, r0, lsr #10
400114d0:	6166000a 	cmnvs	r6, sl
400114d4:	77206c69 	strvc	r6, [r0, -r9, ror #24]!
400114d8:	202c6e69 	eorcs	r6, ip, r9, ror #28
400114dc:	20746170 	rsbscs	r6, r4, r0, ror r1
400114e0:	49206425 	stmdbmi	r0!, {r0, r2, r5, sl, sp, lr}
400114e4:	64252046 	strtvs	r2, [r5], #-70	; 0x46
400114e8:	70757020 	rsbsvc	r7, r5, r0, lsr #32
400114ec:	20642520 	rsbcs	r2, r4, r0, lsr #10
400114f0:	53737562 	cmnpl	r3, #411041792	; 0x18800000
400114f4:	6e695774 	mcrvs	7, 3, r5, cr9, cr4, {3}
400114f8:	20642520 	rsbcs	r2, r4, r0, lsr #10
400114fc:	45737562 	ldrbmi	r7, [r3, #-1378]!	; 0x562
40011500:	6957646e 	ldmdbvs	r7, {r1, r2, r3, r5, r6, sl, sp, lr}^
40011504:	6425206e 	strtvs	r2, [r5], #-110	; 0x6e
40011508:	7854000a 	ldmdavc	r4, {r1, r3}^
4001150c:	65707320 	ldrbvs	r7, [r0, #-800]!	; 0x320
40011510:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
40011514:	74617020 	strbtvc	r7, [r1], #-32
40011518:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
4001151c:	53000a20 	movwpl	r0, #2592	; 0xa20
40011520:	2d205753 	stccs	7, cr5, [r0, #-332]!	; 0xfffffeb4
40011524:	44425420 	strbmi	r5, [r2], #-1056	; 0x420
40011528:	20464920 	subcs	r4, r6, r0, lsr #18
4001152c:	70206425 	eorvc	r6, r0, r5, lsr #8
40011530:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011534:	53000a64 	movwpl	r0, #2660	; 0xa64
40011538:	2d205745 	stccs	7, cr5, [r0, #-276]!	; 0xfffffeec
4001153c:	44425420 	strbmi	r5, [r2], #-1056	; 0x420
40011540:	20464920 	subcs	r4, r6, r0, lsr #18
40011544:	70206425 	eorvc	r6, r0, r5, lsr #8
40011548:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
4001154c:	66000a64 	strvs	r0, [r0], -r4, ror #20
40011550:	2c6c6961 	stclcs	9, cr6, [ip], #-388	; 0xfffffe7c
40011554:	20464920 	subcs	r4, r6, r0, lsr #18
40011558:	70206425 	eorvc	r6, r0, r5, lsr #8
4001155c:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
40011560:	20000a64 	andcs	r0, r0, r4, ror #20
40011564:	49737562 	ldmdbmi	r3!, {r1, r5, r6, r8, sl, ip, sp, lr}^
40011568:	64252064 	strtvs	r2, [r5], #-100	; 0x64
4001156c:	73655220 	cmnvc	r5, #32, 4
40011570:	6425203d 	strtvs	r2, [r5], #-61	; 0x3d
40011574:	7053000a 	subsvc	r0, r3, sl
40011578:	61696365 	cmnvs	r9, r5, ror #6
4001157c:	70203a6c 	eorvc	r3, r0, ip, ror #20
40011580:	25207461 	strcs	r7, [r0, #-1121]!	; 0x461
40011584:	46492064 	strbmi	r2, [r9], -r4, rrx
40011588:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001158c:	20707570 	rsbscs	r7, r0, r0, ror r5
40011590:	52206425 	eorpl	r6, r0, #620756992	; 0x25000000
40011594:	3a736765 	bcc	41ceb330 <startIf+0x1cca958>
40011598:	25783020 	ldrbcs	r3, [r8, #-32]!
4001159c:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400115a0:	30207825 	eorcc	r7, r0, r5, lsr #16
400115a4:	20782578 	rsbscs	r2, r8, r8, ror r5
400115a8:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400115ac:	25783020 	ldrbcs	r3, [r8, #-32]!
400115b0:	78302078 	ldmdavc	r0!, {r3, r4, r5, r6, sp}
400115b4:	30207825 	eorcc	r7, r0, r5, lsr #16
400115b8:	20782578 	rsbscs	r2, r8, r8, ror r5
400115bc:	78257830 	stmdavc	r5!, {r4, r5, fp, ip, sp, lr}
400115c0:	7053000a 	subsvc	r0, r3, sl
400115c4:	61696365 	cmnvs	r9, r5, ror #6
400115c8:	50203a6c 	eorpl	r3, r0, ip, ror #20
400115cc:	6c207075 	wstrbvs	wr7, [r0], #-117
400115d0:	206b636f 	rsbcs	r6, fp, pc, ror #6
400115d4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400115d8:	6170202c 	cmnvs	r0, ip, lsr #32
400115dc:	64252074 	strtvs	r2, [r5], #-116	; 0x74
400115e0:	20464920 	subcs	r4, r6, r0, lsr #18
400115e4:	70206425 	eorvc	r6, r0, r5, lsr #8
400115e8:	25207075 	strcs	r7, [r0, #-117]!	; 0x75
400115ec:	000a2064 	andeq	r2, sl, r4, rrx
400115f0:	63657053 	cmnvs	r5, #83	; 0x53
400115f4:	3a6c6169 	bcc	41b29ba0 <startIf+0x1b091c8>
400115f8:	53425020 	movtpl	r5, #8224	; 0x2020
400115fc:	49203a3a 	stmdbmi	r0!, {r1, r3, r4, r5, r9, fp, ip, sp}
40011600:	2023462f 	eorcs	r4, r3, pc, lsr #12
40011604:	2c206425 	stccs	4, cr6, [r0], #-148	; 0xffffff6c
40011608:	73754220 	cmnvc	r5, #32, 4
4001160c:	64252023 	strtvs	r2, [r5], #-35	; 0x23
40011610:	78696620 	stmdavc	r9!, {r5, r9, sl, sp, lr}^
40011614:	696c6120 	stmdbvs	ip!, {r5, r8, sp, lr}^
40011618:	74206e67 	strtvc	r6, [r0], #-3687	; 0xe67
4001161c:	6874206f 	ldmdavs	r4!, {r0, r1, r2, r3, r5, r6, sp}^
40011620:	654c2065 	strbvs	r2, [ip, #-101]	; 0x65
40011624:	0a207466 	beq	4082e7c4 <startIf+0x80ddec>
40011628:	65705300 	ldrbvs	r5, [r0, #-768]!	; 0x300
4001162c:	6c616963 	stclvs	9, cr6, [r1], #-396	; 0xfffffe74
40011630:	4250203a 	subsmi	r2, r0, #58	; 0x3a
40011634:	203a3a53 	eorscs	r3, sl, r3, asr sl
40011638:	23462f49 	movtcs	r2, #28489	; 0x6f49
4001163c:	20642520 	rsbcs	r2, r4, r0, lsr #10
40011640:	7542202c 	strbvc	r2, [r2, #-44]	; 0x2c
40011644:	25202373 	strcs	r2, [r0, #-883]!	; 0x373
40011648:	69662064 	stmdbvs	r6!, {r2, r5, r6, sp}^
4001164c:	6c612078 	wstrhvs	wr2, [r1], #-120
40011650:	206e6769 	rsbcs	r6, lr, r9, ror #14
40011654:	74206f74 	strtvc	r6, [r0], #-3956	; 0xf74
40011658:	72206568 	eorvc	r6, r0, #104, 10	; 0x1a000000
4001165c:	74686769 	strbtvc	r6, [r8], #-1897	; 0x769
40011660:	53000a20 	movwpl	r0, #2592	; 0xa20
40011664:	69636570 	stmdbvs	r3!, {r4, r5, r6, r8, sl, sp, lr}^
40011668:	203a6c61 	eorscs	r6, sl, r1, ror #24
4001166c:	736e6957 	cmnvc	lr, #1425408	; 0x15c000
40011670:	20657a69 	rsbcs	r7, r5, r9, ror #20
40011674:	23462f49 	movtcs	r2, #28489	; 0x6f49
40011678:	20642520 	rsbcs	r2, r4, r0, lsr #10
4001167c:	7542202c 	strbvc	r2, [r2, #-44]	; 0x2c
40011680:	25202373 	strcs	r2, [r0, #-883]!	; 0x373
40011684:	73692064 	cmnvc	r9, #100	; 0x64
40011688:	0a642520 	beq	4191ab10 <startIf+0x18fa138>
4001168c:	6e654300 	cdpvs	3, 6, cr4, cr5, cr0, {0}
40011690:	6c617274 	stclvs	2, cr7, [r1], #-464	; 0xfffffe30
40011694:	74617a69 	strbtvc	r7, [r1], #-2665	; 0xa69
40011698:	206e6f69 	rsbcs	r6, lr, r9, ror #30
4001169c:	75736552 	ldrbvc	r6, [r3, #-1362]!	; 0x552
400116a0:	0a73746c 	beq	41cee858 <startIf+0x1ccde80>
400116a4:	462f4900 	strtmi	r4, [pc], -r0, lsl #18
400116a8:	65522030 	ldrbvs	r2, [r2, #-48]	; 0x30
400116ac:	746c7573 	strbtvc	r7, [ip], #-1395	; 0x573
400116b0:	2d20305b 	wstrbcs	wr3, [r0, #-91]!
400116b4:	63757320 	cmnvs	r5, #32, 6	; 0x80000000
400116b8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
400116bc:	662d3120 	strtvs	r3, [sp], -r0, lsr #2
400116c0:	206c6961 	rsbcs	r6, ip, r1, ror #18
400116c4:	202d2032 	eorcs	r2, sp, r2, lsr r0
400116c8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
400116cc:	20325f65 	eorscs	r5, r2, r5, ror #30
400116d0:	202d2033 	eorcs	r2, sp, r3, lsr r0
400116d4:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
400116d8:	5d335f65 	ldcpl	15, cr5, [r3, #-404]!	; 0xfffffe6c
400116dc:	2e2e2e20 	cdpcs	14, 2, cr2, cr14, cr0, {1}
400116e0:	6425000a 	strtvs	r0, [r5], #-10
400116e4:	000a2c20 	andeq	r2, sl, r0, lsr #24
400116e8:	6553766d 	ldrbvs	r7, [r3, #-1645]	; 0x66d
400116ec:	65784571 	ldrbvs	r4, [r8, #-1393]!	; 0x571
400116f0:	74784563 	ldrbtvc	r4, [r8], #-1379	; 0x563
400116f4:	7272453a 	rsbsvc	r4, r2, #243269632	; 0xe800000
400116f8:	203a726f 	eorscs	r7, sl, pc, ror #4
400116fc:	44726553 	ldrbtmi	r6, [r2], #-1363	; 0x553
40011700:	6c207365 	stcvs	3, cr7, [r0], #-404	; 0xfffffe6c
40011704:	20656e61 	rsbcs	r6, r5, r1, ror #28
40011708:	69206425 	stmdbvs	r0!, {r0, r2, r5, sl, sp, lr}
4001170c:	6f6e2073 	svcvs	0x006e2073
40011710:	61762074 	cmnvs	r6, r4, ror r0
40011714:	0a64696c 	beq	4192bccc <startIf+0x190b2f4>
40011718:	3a732500 	bcc	41cdab20 <startIf+0x1cba148>
4001171c:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
40011720:	203a726f 	eorscs	r7, sl, pc, ror #4
40011724:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40011728:	6e6f4320 	cdpvs	3, 6, cr4, cr15, cr0, {1}
4001172c:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
40011730:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
40011734:	66206e6f 	strtvs	r6, [r0], -pc, ror #28
40011738:	206d6f72 	rsbcs	r6, sp, r2, ror pc
4001173c:	45204f49 	strmi	r4, [r0, #-3913]!	; 0xf49
40011740:	6e617078 	mcrvs	0, 3, r7, cr1, cr8, {3}
40011744:	20726564 	rsbscs	r6, r2, r4, ror #10
40011748:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
4001174c:	000a6465 	andeq	r6, sl, r5, ror #8
40011750:	203a7325 	eorscs	r7, sl, r5, lsr #6
40011754:	6f727245 	svcvs	0x00727245
40011758:	64203a72 	strtvs	r3, [r0], #-2674	; 0xa72
4001175c:	63657269 	cmnvs	r5, #-1879048186	; 0x90000006
40011760:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011764:	69725720 	ldmdbvs	r2!, {r5, r8, r9, sl, ip, lr}^
40011768:	74206574 	strtvc	r6, [r0], #-1396	; 0x574
4001176c:	4f49206f 	svcmi	0x0049206f
40011770:	70784520 	rsbsvc	r4, r8, r0, lsr #10
40011774:	65646e61 	strbvs	r6, [r4, #-3681]!	; 0xe61
40011778:	74612072 	strbtvc	r2, [r1], #-114	; 0x72
4001177c:	25783020 	ldrbcs	r3, [r8, #-32]!
40011780:	61662078 	smcvs	25096	; 0x6208
40011784:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xc69
40011788:	460a000a 	strmi	r0, [sl], -sl
4001178c:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
40011790:	6f6c2064 	svcvs	0x006c2064
40011794:	6e696461 	cdpvs	4, 6, cr6, cr9, cr1, {3}
40011798:	75532067 	ldrbvc	r2, [r3, #-103]	; 0x67
4001179c:	6e657073 	mcrvs	0, 3, r7, cr5, cr3, {3}
400117a0:	61572d64 	cmpvs	r7, r4, ror #26
400117a4:	7075656b 	rsbsvc	r6, r5, fp, ror #10
400117a8:	666e6920 	strbtvs	r6, [lr], -r0, lsr #18
400117ac:	616d726f 	cmnvs	sp, pc, ror #4
400117b0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
400117b4:	6e692820 	cdpvs	8, 6, cr2, cr9, cr0, {1}
400117b8:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
400117bc:	6f622064 	svcvs	0x00622064
400117c0:	20647261 	rsbcs	r7, r4, r1, ror #4
400117c4:	0a294449 	beq	40a628f0 <startIf+0xa41f18>
400117c8:	3a732500 	bcc	41cdabd0 <startIf+0x1cba1f8>
400117cc:	6f727245 	svcvs	0x00727245
400117d0:	65722072 	ldrbvs	r2, [r2, #-114]!	; 0x72
400117d4:	65697274 	strbvs	r7, [r9, #-628]!	; 0x274
400117d8:	676e6976 			; <UNDEFINED> instruction: 0x676e6976
400117dc:	76656420 	strbtvc	r6, [r5], -r0, lsr #8
400117e0:	20656369 	rsbcs	r6, r5, r9, ror #6
400117e4:	28204449 	stmdacs	r0!, {r0, r3, r6, sl, lr}
400117e8:	2c297825 	stccs	8, cr7, [r9], #-148	; 0xffffff6c
400117ec:	69737520 	ldmdbvs	r3!, {r5, r8, sl, ip, sp, lr}^
400117f0:	6420676e 	strtvs	r6, [r0], #-1902	; 0x76e
400117f4:	75616665 	strbvc	r6, [r1, #-1637]!	; 0x665
400117f8:	4920746c 	stmdbmi	r0!, {r2, r3, r5, r6, sl, ip, sp, lr}
400117fc:	203d2044 	eorscs	r2, sp, r4, asr #32
40011800:	0a207825 	beq	4082f89c <startIf+0x80eec4>
40011804:	3a732500 	bcc	41cdac0c <startIf+0x1cba234>
40011808:	72724520 	rsbsvc	r4, r2, #32, 10	; 0x8000000
4001180c:	203a726f 	eorscs	r7, sl, pc, ror #4
40011810:	6e6f7257 	mcrvs	2, 3, r7, cr15, cr7, {2}
40011814:	6e752067 	wcmpgtshvs	wr2, wr5, wr7
40011818:	74207469 	strtvc	r7, [r0], #-1129	; 0x469
4001181c:	20657079 	rsbcs	r7, r5, r9, ror r0
40011820:	29752528 	ldmdbcs	r5!, {r3, r5, r8, sl, sp}^
40011824:	460a000a 	strmi	r0, [sl], -sl
40011828:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
4001182c:	6f6c2064 	svcvs	0x006c2064
40011830:	6e696461 	cdpvs	4, 6, cr6, cr9, cr1, {3}
40011834:	53552067 	cmppl	r5, #103	; 0x67
40011838:	42562042 	subsmi	r2, r6, #66	; 0x42
4001183c:	47205355 			; <UNDEFINED> instruction: 0x47205355
40011840:	204f4950 	subcs	r4, pc, r0, asr r9	; <UNPREDICTABLE>
40011844:	6f666e69 	svcvs	0x00666e69
40011848:	74616d72 	strbtvc	r6, [r1], #-3442	; 0xd72
4001184c:	206e6f69 	rsbcs	r6, lr, r9, ror #30
40011850:	766e6928 	strbtvc	r6, [lr], -r8, lsr #18
40011854:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
40011858:	616f6220 	cmnvs	pc, r0, lsr #4
4001185c:	49206472 	stmdbmi	r0!, {r1, r4, r5, r6, sl, sp, lr}
40011860:	000a2944 	andeq	r2, sl, r4, asr #18
40011864:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
40011868:	64657463 	strbtvs	r7, [r5], #-1123	; 0x463
4001186c:	76654420 	strbtvc	r4, [r5], -r0, lsr #8
40011870:	20656369 	rsbcs	r6, r5, r9, ror #6
40011874:	25204449 	strcs	r4, [r0, #-1097]!	; 0x449
40011878:	25000a73 	strcs	r0, [r0, #-2675]	; 0xa73
4001187c:	54203a73 	strtpl	r3, [r0], #-2675	; 0xa73
40011880:	20495357 	subcs	r5, r9, r7, asr r3
40011884:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
40011888:	20666f20 	rsbcs	r6, r6, r0, lsr #30
4001188c:	52746153 	rsbspl	r6, r4, #-1073741804	; 0xc0000014
40011890:	65696620 	strbvs	r6, [r9, #-1568]!	; 0x620
40011894:	2720646c 	strcs	r6, [r0, -ip, ror #8]!
40011898:	6f467369 	svcvs	0x00467369
4001189c:	47656372 			; <UNDEFINED> instruction: 0x47656372
400118a0:	20316e65 	eorscs	r6, r1, r5, ror #28
400118a4:	6c696166 	wstrdvs	wr6, [r9], #-408	; 0xfffffe68
400118a8:	000a6465 	andeq	r6, sl, r5, ror #8
400118ac:	30313836 	eorscc	r3, r1, r6, lsr r8
400118b0:	32383600 	eorscc	r3, r8, #0, 12
400118b4:	38360030 	ldmdacc	r6!, {r4, r5}
400118b8:	36003131 			; <UNDEFINED> instruction: 0x36003131
400118bc:	00383238 	eorseq	r3, r8, r8, lsr r2
400118c0:	454e4f4e 	strbmi	r4, [lr, #-3918]	; 0xf4e
400118c4:	32393600 	eorscc	r3, r9, #0, 12
400118c8:	39360030 	ldmdbcc	r6!, {r4, r5}
400118cc:	36003832 			; <UNDEFINED> instruction: 0x36003832
400118d0:	00353239 	eorseq	r3, r5, r9, lsr r2
400118d4:	5f58414d 	svcpl	0x0058414d
400118d8:	445f5748 	ldrbmi	r5, [pc], #-1864	; 400118e0 <mvSysEnvReadPcieGenSetting+0x2f6c>
400118dc:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
400118e0:	57360044 	ldrpl	r0, [r6, -r4, asr #32]!
400118e4:	36003232 			; <UNDEFINED> instruction: 0x36003232
400118e8:	00333257 	eorseq	r3, r3, r7, asr r2

Disassembly of section .rodata:

400118ec <.rodata>:
400118ec:	00000000 	andeq	r0, r0, r0
400118f0:	00006810 	andeq	r6, r0, r0, lsl r8
400118f4:	071fd7f3 			; <UNDEFINED> instruction: 0x071fd7f3
400118f8:	00000000 	andeq	r0, r0, r0
400118fc:	00000001 	andeq	r0, r0, r1
40011900:	00006820 	andeq	r6, r0, r0, lsr #16
40011904:	077fdfff 			; <UNDEFINED> instruction: 0x077fdfff
40011908:	00000000 	andeq	r0, r0, r0
4001190c:	00000002 	andeq	r0, r0, r2
40011910:	00006811 	andeq	r6, r0, r1, lsl r8
40011914:	077fdfff 			; <UNDEFINED> instruction: 0x077fdfff
40011918:	00000000 	andeq	r0, r0, r0
4001191c:	00000003 	andeq	r0, r0, r3
40011920:	00006828 	andeq	r6, r0, r8, lsr #16
40011924:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011928:	00000000 	andeq	r0, r0, r0
4001192c:	00000004 	andeq	r0, r0, r4
	...
4001193c:	00000005 	andeq	r0, r0, r5
40011940:	00006920 	andeq	r6, r0, r0, lsr #18
40011944:	057fcfff 	ldrbeq	ip, [pc, #-4095]!	; 4001094d <mvSysEnvReadPcieGenSetting+0x1fd9>
40011948:	00000000 	andeq	r0, r0, r0
4001194c:	00000006 	andeq	r0, r0, r6
40011950:	00006928 	andeq	r6, r0, r8, lsr #18
40011954:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011958:	00000000 	andeq	r0, r0, r0
4001195c:	00000007 	andeq	r0, r0, r7
40011960:	00006925 	andeq	r6, r0, r5, lsr #18
40011964:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011968:	00000000 	andeq	r0, r0, r0
4001196c:	00000008 	andeq	r0, r0, r8
	...
4001197c:	00000009 	andeq	r0, r0, r9
40011980:	00006823 	andeq	r6, r0, r3, lsr #16
40011984:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011988:	00000000 	andeq	r0, r0, r0
4001198c:	0000000a 	andeq	r0, r0, sl
40011990:	00006824 	andeq	r6, r0, r4, lsr #16
40011994:	077fffff 			; <UNDEFINED> instruction: 0x077fffff
40011998:	00000000 	andeq	r0, r0, r0
4001199c:	00000001 	andeq	r0, r0, r1
400119a0:	00000002 	andeq	r0, r0, r2
400119a4:	00000003 	andeq	r0, r0, r3
400119a8:	00000004 	andeq	r0, r0, r4
400119ac:	00000005 	andeq	r0, r0, r5
400119b0:	00000006 	andeq	r0, r0, r6
400119b4:	00000007 	andeq	r0, r0, r7
	...
400119c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119c4:	00000000 	andeq	r0, r0, r0
400119c8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119cc:	00000002 	andeq	r0, r0, r2
400119d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119d4:	00000000 	andeq	r0, r0, r0
400119d8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119e0:	00000000 	andeq	r0, r0, r0
400119e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119ec:	00000002 	andeq	r0, r0, r2
400119f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400119f8:	400118ac 	andmi	r1, r1, ip, lsr #17
400119fc:	400118b1 			; <UNDEFINED> instruction: 0x400118b1
40011a00:	400118b6 			; <UNDEFINED> instruction: 0x400118b6
40011a04:	400118bb 			; <UNDEFINED> instruction: 0x400118bb
40011a08:	400118c0 	andmi	r1, r1, r0, asr #17
40011a0c:	400118c5 	andmi	r1, r1, r5, asr #17
40011a10:	400118ca 	andmi	r1, r1, sl, asr #17
40011a14:	400118cf 	andmi	r1, r1, pc, asr #17
40011a18:	400118d4 	ldrdmi	r1, [r1], -r4
40011a1c:	400118e2 	andmi	r1, r1, r2, ror #17
40011a20:	400118e7 	andmi	r1, r1, r7, ror #17

Disassembly of section .rodata.__func__.1520:

40011a24 <__func__.1520>:
40011a24:	6544766d 	strbvs	r7, [r4, #-1645]	; 0x66d
40011a28:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
40011a2c:	6f436449 	svcvs	0x00436449
40011a30:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
	...

Disassembly of section .rodata.__func__.1840:

40011a35 <__func__.1840>:
40011a35:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011a39:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011a3d:	58736564 	ldmdapl	r3!, {r2, r5, r6, r8, sl, sp, lr}^
40011a41:	54495541 	strbpl	r5, [r9], #-1345	; 0x541
40011a45:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40011a49:	5679676f 	ldrbtpl	r6, [r9], -pc, ror #14
40011a4d:	66697265 	strbtvs	r7, [r9], -r5, ror #4
40011a51:	Address 0x40011a51 is out of bounds.


Disassembly of section .rodata.__func__.1994:

40011a53 <__func__.1994>:
40011a53:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011a57:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011a5b:	50736564 	rsbspl	r6, r3, r4, ror #10
40011a5f:	65527865 	ldrbvs	r7, [r2, #-2149]	; 0x865
40011a63:	6f6c4366 	svcvs	0x006c4366
40011a67:	61536b63 	cmpvs	r3, r3, ror #22
40011a6b:	65475274 	strbvs	r5, [r7, #-628]	; 0x274
40011a6f:	Address 0x40011a6f is out of bounds.


Disassembly of section .rodata.__func__.1844:

40011a71 <__func__.1844>:
40011a71:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011a75:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011a79:	50736564 	rsbspl	r6, r3, r4, ror #10
40011a7d:	34584943 	ldrbcc	r4, [r8], #-2371	; 0x943
40011a81:	6f706f54 	svcvs	0x00706f54
40011a85:	79676f6c 	stmdbvc	r7!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
40011a89:	69726556 	ldmdbvs	r2!, {r1, r2, r4, r6, r8, sl, sp, lr}^
40011a8d:	Address 0x40011a8d is out of bounds.


Disassembly of section .rodata.serdesTypeToUnitInfo:

40011a90 <serdesTypeToUnitInfo>:
40011a90:	01000000 	mrseq	r0, (UNDEF: 0)
40011a94:	03000200 	movweq	r0, #512	; 0x200
40011a98:	01040004 	tsteq	r4, r4
40011a9c:	03040204 	movweq	r0, #16900	; 0x4204
40011aa0:	01010001 	tsteq	r1, r1
40011aa4:	00050201 	andeq	r0, r5, r1, lsl #4
40011aa8:	01020002 	tsteq	r2, r2
40011aac:	00010003 	andeq	r0, r1, r3
40011ab0:	02010101 	andeq	r0, r1, #1073741824	; 0x40000000
40011ab4:	00060301 	andeq	r0, r6, r1, lsl #6
40011ab8:	Address 0x40011ab8 is out of bounds.


Disassembly of section .rodata.__func__.2001:

40011aba <__func__.2001>:
40011aba:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011abe:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011ac2:	47736564 	ldrbmi	r6, [r3, -r4, ror #10]!
40011ac6:	65527465 	ldrbvs	r7, [r2, #-1125]	; 0x465
40011aca:	6f6c4366 	svcvs	0x006c4366
40011ace:	61566b63 	cmpvs	r6, r3, ror #22
40011ad2:	Address 0x40011ad2 is out of bounds.


Disassembly of section .rodata.__func__.2093:

40011ad4 <__func__.2093>:
40011ad4:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011ad8:	64705573 	ldrbtvs	r5, [r0], #-1395	; 0x573
40011adc:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
40011ae0:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011ae4:	79685073 	stmdbvc	r8!, {r0, r1, r4, r5, r6, ip, lr}^
40011ae8:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
40011aec:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
40011af0:	Address 0x40011af0 is out of bounds.


Disassembly of section .rodata.__func__.2107:

40011af2 <__func__.2107>:
40011af2:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011af6:	66655273 			; <UNDEFINED> instruction: 0x66655273
40011afa:	636f6c43 	cmnvs	pc, #17152	; 0x4300
40011afe:	7465536b 	strbtvc	r5, [r5], #-875	; 0x36b
	...

Disassembly of section .rodata.__func__.1836:

40011b03 <__func__.1836>:
40011b03:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011b07:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011b0b:	54736564 	ldrbtpl	r6, [r3], #-1380	; 0x564
40011b0f:	6c6f706f 	wstrhvs	wr7, [pc], #-111
40011b13:	5679676f 	ldrbtpl	r6, [r9], -pc, ror #14
40011b17:	66697265 	strbtvs	r7, [r9], -r5, ror #4
40011b1b:	Address 0x40011b1b is out of bounds.


Disassembly of section .rodata.serdesTypeToString:

40011b20 <serdesTypeToString>:
40011b20:	4000f04a 	andmi	pc, r0, sl, asr #32
40011b24:	4000f056 	andmi	pc, r0, r6, asr r0	; <UNPREDICTABLE>
40011b28:	4000f062 	andmi	pc, r0, r2, rrx
40011b2c:	4000f06e 	andmi	pc, r0, lr, rrx
40011b30:	4000f07a 	andmi	pc, r0, sl, ror r0	; <UNPREDICTABLE>
40011b34:	4000f086 	andmi	pc, r0, r6, lsl #1
40011b38:	4000f092 	mulmi	r0, r2, r0
40011b3c:	4000f09e 	mulmi	r0, lr, r0
40011b40:	4000f0aa 	andmi	pc, r0, sl, lsr #1
40011b44:	4000f0b6 	strhmi	pc, [r0], -r6	; <UNPREDICTABLE>
40011b48:	4000f0c2 	andmi	pc, r0, r2, asr #1
40011b4c:	4000f0ce 	andmi	pc, r0, lr, asr #1
40011b50:	4000f0da 	ldrdmi	pc, [r0], -sl
40011b54:	4000f0e6 	andmi	pc, r0, r6, ror #1
40011b58:	4000f0f2 	strdmi	pc, [r0], -r2
40011b5c:	4000f0fe 	strdmi	pc, [r0], -lr
40011b60:	4000f10a 	andmi	pc, r0, sl, lsl #2
40011b64:	4000f116 	andmi	pc, r0, r6, lsl r1	; <UNPREDICTABLE>
40011b68:	4000f122 	andmi	pc, r0, r2, lsr #2
40011b6c:	4000f12e 	andmi	pc, r0, lr, lsr #2
40011b70:	4000f13a 	andmi	pc, r0, sl, lsr r1	; <UNPREDICTABLE>
40011b74:	4000f146 	andmi	pc, r0, r6, asr #2
40011b78:	4000f155 	andmi	pc, r0, r5, asr r1	; <UNPREDICTABLE>

Disassembly of section .rodata.__func__.1799:

40011b7c <__func__.1799>:
40011b7c:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011b80:	72655373 	rsbvc	r5, r5, #-872415231	; 0xcc000001
40011b84:	47736564 	ldrbmi	r6, [r3, -r4, ror #10]!
40011b88:	614d7465 	cmpvs	sp, r5, ror #8
40011b8c:	6e614c78 	mcrvs	12, 3, r4, cr1, cr8, {3}
40011b90:	Address 0x40011b90 is out of bounds.


Disassembly of section .rodata.__func__.1804:

40011b92 <__func__.1804>:
40011b92:	7748766d 	strbvc	r7, [r8, -sp, ror #12]
40011b96:	53734973 	cmnpl	r3, #1884160	; 0x1cc000
40011b9a:	65647265 	strbvs	r7, [r4, #-613]!	; 0x265
40011b9e:	74634173 	strbtvc	r4, [r3], #-371	; 0x173
40011ba2:	00657669 	rsbeq	r7, r5, r9, ror #12

Disassembly of section .rodata.CSWTCH.22:

40011ba8 <CSWTCH.22>:
40011ba8:	40000000 	andmi	r0, r0, r0
40011bac:	3c23d70a 	stccc	7, cr13, [r3], #-40	; 0xffffffd8
40011bb0:	3f000000 	svccc	0x00000000
40011bb4:	3f800000 	svccc	0x00800000
40011bb8:	40800000 	addmi	r0, r0, r0
40011bbc:	41000000 	mrsmi	r0, (UNDEF: 0)

Disassembly of section .rodata.CSWTCH.109:

40011bc0 <CSWTCH.109>:
40011bc0:	4000f8f3 	strdmi	pc, [r0], -r3
40011bc4:	4000f905 	andmi	pc, r0, r5, lsl #18
40011bc8:	4000f909 	andmi	pc, r0, r9, lsl #18
40011bcc:	4000f90d 	andmi	pc, r0, sp, lsl #18
40011bd0:	4000f911 	andmi	pc, r0, r1, lsl r9	; <UNPREDICTABLE>
40011bd4:	4000f915 	andmi	pc, r0, r5, lsl r9	; <UNPREDICTABLE>
40011bd8:	4000f919 	andmi	pc, r0, r9, lsl r9	; <UNPREDICTABLE>
40011bdc:	4000f91e 	andmi	pc, r0, lr, lsl r9	; <UNPREDICTABLE>
40011be0:	4000f922 	andmi	pc, r0, r2, lsr #18
40011be4:	4000f926 	andmi	pc, r0, r6, lsr #18
40011be8:	4000f92a 	andmi	pc, r0, sl, lsr #18
40011bec:	4000f5ae 	andmi	pc, r0, lr, lsr #11
40011bf0:	4000f5ae 	andmi	pc, r0, lr, lsr #11
40011bf4:	4000f92e 	andmi	pc, r0, lr, lsr #18
40011bf8:	4000f932 	andmi	pc, r0, r2, lsr r9	; <UNPREDICTABLE>
40011bfc:	4000f93f 	andmi	pc, r0, pc, lsr r9	; <UNPREDICTABLE>

Disassembly of section .rodata.CSWTCH.111:

40011c00 <CSWTCH.111>:
40011c00:	4000f94d 	andmi	pc, r0, sp, asr #18
40011c04:	4000f954 	andmi	pc, r0, r4, asr r9	; <UNPREDICTABLE>
40011c08:	4000f959 	andmi	pc, r0, r9, asr r9	; <UNPREDICTABLE>
40011c0c:	4000f95e 	andmi	pc, r0, lr, asr r9	; <UNPREDICTABLE>
40011c10:	4000f963 	andmi	pc, r0, r3, ror #18

Disassembly of section .rodata.CSWTCH.113:

40011c14 <CSWTCH.113>:
40011c14:	4000f8d9 	ldrdmi	pc, [r0], -r9
40011c18:	4000f8e0 	andmi	pc, r0, r0, ror #17
40011c1c:	4000f8e5 	andmi	pc, r0, r5, ror #17

Disassembly of section .rodata.pageParam:

40011c20 <pageParam>:
40011c20:	00000201 	andeq	r0, r0, r1, lsl #4
40011c24:	00000002 	andeq	r0, r0, r2
40011c28:	00000201 	andeq	r0, r0, r1, lsl #4
40011c2c:	00000003 	andeq	r0, r0, r3
40011c30:	00000201 	andeq	r0, r0, r1, lsl #4
40011c34:	00000000 	andeq	r0, r0, r0
40011c38:	00000201 	andeq	r0, r0, r1, lsl #4
40011c3c:	00000004 	andeq	r0, r0, r4
40011c40:	00000202 	andeq	r0, r0, r2, lsl #4
40011c44:	00000005 	andeq	r0, r0, r5

Disassembly of section .rodata.odpgDefaultValue:

40011c48 <odpgDefaultValue>:
40011c48:	00001034 	andeq	r1, r0, r4, lsr r0
40011c4c:	00038000 	andeq	r8, r3, r0
40011c50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c54:	00001038 	andeq	r1, r0, r8, lsr r0
40011c58:	00000000 	andeq	r0, r0, r0
40011c5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c60:	000010b0 	strheq	r1, [r0], -r0
40011c64:	00000000 	andeq	r0, r0, r0
40011c68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c6c:	000010b8 	strheq	r1, [r0], -r8
40011c70:	00000000 	andeq	r0, r0, r0
40011c74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c78:	000010c0 	andeq	r1, r0, r0, asr #1
40011c7c:	00000000 	andeq	r0, r0, r0
40011c80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c84:	000010f0 	strdeq	r1, [r0], -r0
40011c88:	00000000 	andeq	r0, r0, r0
40011c8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c90:	000010f4 	strdeq	r1, [r0], -r4
40011c94:	00000000 	andeq	r0, r0, r0
40011c98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011c9c:	000010f8 	strdeq	r1, [r0], -r8
40011ca0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40011ca4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011ca8:	000010fc 	strdeq	r1, [r0], -ip
40011cac:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40011cb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011cb4:	00001130 	andeq	r1, r0, r0, lsr r1
40011cb8:	00000000 	andeq	r0, r0, r0
40011cbc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011cc0:	00001830 	andeq	r1, r0, r0, lsr r8
40011cc4:	02000000 	andeq	r0, r0, #0
40011cc8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011ccc:	000014d0 	ldrdeq	r1, [r0], -r0
40011cd0:	00000000 	andeq	r0, r0, r0
40011cd4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011cd8:	000014d4 	ldrdeq	r1, [r0], -r4
40011cdc:	00000000 	andeq	r0, r0, r0
40011ce0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011ce4:	000014d8 	ldrdeq	r1, [r0], -r8
40011ce8:	00000000 	andeq	r0, r0, r0
40011cec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011cf0:	000014dc 	ldrdeq	r1, [r0], -ip
40011cf4:	00000000 	andeq	r0, r0, r0
40011cf8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011cfc:	00001454 	andeq	r1, r0, r4, asr r4
40011d00:	00000000 	andeq	r0, r0, r0
40011d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d08:	00001594 	muleq	r0, r4, r5
40011d0c:	00000000 	andeq	r0, r0, r0
40011d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d14:	00001598 	muleq	r0, r8, r5
40011d18:	00000000 	andeq	r0, r0, r0
40011d1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d20:	0000159c 	muleq	r0, ip, r5
40011d24:	00000000 	andeq	r0, r0, r0
40011d28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d2c:	000015a0 	andeq	r1, r0, r0, lsr #11
40011d30:	00000000 	andeq	r0, r0, r0
40011d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d38:	000015a4 	andeq	r1, r0, r4, lsr #11
40011d3c:	00000000 	andeq	r0, r0, r0
40011d40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d44:	000015a8 	andeq	r1, r0, r8, lsr #11
40011d48:	00000000 	andeq	r0, r0, r0
40011d4c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d50:	000015ac 	andeq	r1, r0, ip, lsr #11
40011d54:	00000000 	andeq	r0, r0, r0
40011d58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d5c:	00001604 	andeq	r1, r0, r4, lsl #12
40011d60:	00000000 	andeq	r0, r0, r0
40011d64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d68:	00001608 	andeq	r1, r0, r8, lsl #12
40011d6c:	00000000 	andeq	r0, r0, r0
40011d70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d74:	0000160c 	andeq	r1, r0, ip, lsl #12
40011d78:	00000000 	andeq	r0, r0, r0
40011d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d80:	00001610 	andeq	r1, r0, r0, lsl r6
40011d84:	00000000 	andeq	r0, r0, r0
40011d88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d8c:	00001614 	andeq	r1, r0, r4, lsl r6
40011d90:	00000000 	andeq	r0, r0, r0
40011d94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011d98:	00001618 	andeq	r1, r0, r8, lsl r6
40011d9c:	00000000 	andeq	r0, r0, r0
40011da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011da4:	00001624 	andeq	r1, r0, r4, lsr #12
40011da8:	00000000 	andeq	r0, r0, r0
40011dac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011db0:	00001690 	muleq	r0, r0, r6
40011db4:	00000000 	andeq	r0, r0, r0
40011db8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011dbc:	00001694 	muleq	r0, r4, r6
40011dc0:	00000000 	andeq	r0, r0, r0
40011dc4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011dc8:	00001698 	muleq	r0, r8, r6
40011dcc:	00000000 	andeq	r0, r0, r0
40011dd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011dd4:	0000169c 	muleq	r0, ip, r6
40011dd8:	00000000 	andeq	r0, r0, r0
40011ddc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011de0:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
40011de4:	00006f67 	andeq	r6, r0, r7, ror #30
40011de8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011dec:	00001630 	andeq	r1, r0, r0, lsr r6
40011df0:	00000000 	andeq	r0, r0, r0
40011df4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011df8:	00001634 	andeq	r1, r0, r4, lsr r6
40011dfc:	00000000 	andeq	r0, r0, r0
40011e00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e04:	00001638 	andeq	r1, r0, r8, lsr r6
40011e08:	00000000 	andeq	r0, r0, r0
40011e0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e10:	0000163c 	andeq	r1, r0, ip, lsr r6
40011e14:	00000000 	andeq	r0, r0, r0
40011e18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e1c:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
40011e20:	00000000 	andeq	r0, r0, r0
40011e24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e28:	000016b4 			; <UNDEFINED> instruction: 0x000016b4
40011e2c:	00000000 	andeq	r0, r0, r0
40011e30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e34:	000016b8 			; <UNDEFINED> instruction: 0x000016b8
40011e38:	00000000 	andeq	r0, r0, r0
40011e3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e40:	000016bc 			; <UNDEFINED> instruction: 0x000016bc
40011e44:	00000000 	andeq	r0, r0, r0
40011e48:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e4c:	000016c0 	andeq	r1, r0, r0, asr #13
40011e50:	00000000 	andeq	r0, r0, r0
40011e54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e58:	000016c4 	andeq	r1, r0, r4, asr #13
40011e5c:	00000000 	andeq	r0, r0, r0
40011e60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e64:	000016c8 	andeq	r1, r0, r8, asr #13
40011e68:	00000000 	andeq	r0, r0, r0
40011e6c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e70:	000016cc 	andeq	r1, r0, ip, asr #13
40011e74:	00000001 	andeq	r0, r0, r1
40011e78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e7c:	000016f0 	strdeq	r1, [r0], -r0
40011e80:	00000001 	andeq	r0, r0, r1
40011e84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e88:	000016f4 	strdeq	r1, [r0], -r4
40011e8c:	00000000 	andeq	r0, r0, r0
40011e90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011e94:	000016f8 	strdeq	r1, [r0], -r8
40011e98:	00000000 	andeq	r0, r0, r0
40011e9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40011ea0:	000016fc 	strdeq	r1, [r0], -ip
40011ea4:	00000000 	andeq	r0, r0, r0
40011ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .rodata.memSizeConfig:

40011eac <memSizeConfig>:
40011eac:	04000302 	streq	r0, [r0], #-770	; 0x302
40011eb0:	Address 0x40011eb0 is out of bounds.


Disassembly of section .rodata.pupMaskTable:

40011eb4 <pupMaskTable>:
40011eb4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40011eb8:	0000ff00 	andeq	pc, r0, r0, lsl #30
40011ebc:	00ff0000 	rscseq	r0, pc, r0
40011ec0:	ff000000 			; <UNDEFINED> instruction: 0xff000000

Disassembly of section .rodata.rdSampleMask:

40011ec4 <rdSampleMask>:
40011ec4:	00000000 	andeq	r0, r0, r0
40011ec8:	00000008 	andeq	r0, r0, r8
40011ecc:	00000010 	andeq	r0, r0, r0, lsl r0
40011ed0:	00000018 	andeq	r0, r0, r8, lsl r0

Disassembly of section .rodata.__FUNCTION__.2767:

40011ed4 <__FUNCTION__.2767>:
40011ed4:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40011ed8:	57706954 			; <UNDEFINED> instruction: 0x57706954
40011edc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
40011ee0:	69646441 	stmdbvs	r4!, {r0, r6, sl, sp, lr}^
40011ee4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
40011ee8:	644f6c61 	strbvs	r6, [pc], #-3169	; 40011ef0 <__FUNCTION__.2767+0x1c>
40011eec:	74655374 	strbtvc	r5, [r5], #-884	; 0x374
40011ef0:	676e6974 			; <UNDEFINED> instruction: 0x676e6974
	...

Disassembly of section .rodata.patternKillerPatternTableMap:

40011ef5 <patternKillerPatternTableMap>:
40011ef5:	00000001 	andeq	r0, r0, r1
40011ef9:	01010001 	tsteq	r1, r1
40011efd:	01000100 	mrseq	r0, (UNDEF: 16)
40011f01:	01000001 	tsteq	r0, r1
40011f05:	01000001 	tsteq	r0, r1
40011f09:	00010001 	andeq	r0, r1, r1
40011f0d:	00010100 	andeq	r0, r1, r0, lsl #2
40011f11:	00000100 	andeq	r0, r0, r0, lsl #2
40011f15:	00000101 	andeq	r0, r0, r1, lsl #2
40011f19:	00000101 	andeq	r0, r0, r1, lsl #2
40011f1d:	00000101 	andeq	r0, r0, r1, lsl #2
40011f21:	00010101 	andeq	r0, r1, r1, lsl #2
40011f25:	01010000 	mrseq	r0, (UNDEF: 1)
40011f29:	01010000 	mrseq	r0, (UNDEF: 1)
40011f2d:	00000000 	andeq	r0, r0, r0
40011f31:	01000000 	mrseq	r0, (UNDEF: 0)
40011f35:	01010100 	mrseq	r0, (UNDEF: 17)
40011f39:	00000000 	andeq	r0, r0, r0
40011f3d:	01010101 	tsteq	r1, r1, lsl #2
40011f41:	01010000 	mrseq	r0, (UNDEF: 1)
40011f45:	01010000 	mrseq	r0, (UNDEF: 1)
40011f49:	00000101 	andeq	r0, r0, r1, lsl #2
40011f4d:	01010000 	mrseq	r0, (UNDEF: 1)
40011f51:	01010000 	mrseq	r0, (UNDEF: 1)
40011f55:	00000100 	andeq	r0, r0, r0, lsl #2
40011f59:	01000100 	mrseq	r0, (UNDEF: 16)
40011f5d:	01010000 	mrseq	r0, (UNDEF: 1)
40011f61:	00010101 	andeq	r0, r1, r1, lsl #2
40011f65:	01010001 	tsteq	r1, r1
40011f69:	01010101 	tsteq	r1, r1, lsl #2
40011f6d:	01010101 	tsteq	r1, r1, lsl #2
40011f71:	01010101 	tsteq	r1, r1, lsl #2

Disassembly of section .rodata.patternVrefPatternTableMap:

40011f75 <patternVrefPatternTableMap>:
40011f75:	8a5552b8 	bhi	41566a5d <startIf+0x1546085>
40011f79:	fe6da633 	mcr2	6, 3, sl, cr13, cr3, {1}

Disassembly of section .rodata.A38xVcoFreqPerSarRefClk25Mhz:

40011f7e <A38xVcoFreqPerSarRefClk25Mhz>:
40011f7e:	0534029a 	ldreq	r0, [r4, #-666]!	; 0x29a
40011f82:	06400320 	strbeq	r0, [r0], -r0, lsr #6
40011f86:	0854042a 	ldmdaeq	r4, {r1, r3, r5, sl}^
40011f8a:	096004b0 	stmdbeq	r0!, {r4, r5, r7, sl}^
40011f8e:	05340534 	ldreq	r0, [r4, #-1332]!	; 0x534
40011f92:	05dc05dc 	ldrbeq	r0, [ip, #1500]	; 0x5dc
40011f96:	06400640 	strbeq	r0, [r0], -r0, asr #12
40011f9a:	06a406a4 	strteq	r0, [r4], r4, lsr #13
40011f9e:	074a074a 	strbeq	r0, [sl, -sl, asr #14]
40011fa2:	07d00708 	ldrbeq	r0, [r0, r8, lsl #14]
40011fa6:	0fa007d0 	svceq	0x00a007d0
40011faa:	08540854 	ldmdaeq	r4, {r2, r4, r6, fp}^
40011fae:	08fc08fc 	ldmeq	ip!, {r2, r3, r4, r5, r6, r7, fp}^
40011fb2:	09600960 	stmdbeq	r0!, {r5, r6, r8, fp}^
40011fb6:	09c409c4 	stmibeq	r4, {r2, r6, r7, r8, fp}^
40011fba:	Address 0x40011fba is out of bounds.


Disassembly of section .rodata.__func__.3039:

40011fbc <__func__.3039>:
40011fbc:	33726464 	cmncc	r2, #100, 8	; 0x64000000
40011fc0:	6c727443 	ldclvs	4, cr7, [r2], #-268	; 0xfffffef4
40011fc4:	4a746547 	bmi	41d2b4e8 <startIf+0x1d0ab10>
40011fc8:	54636e75 	strbtpl	r6, [r3], #-3701	; 0xe75
40011fcc:	00706d65 	rsbseq	r6, r0, r5, ror #26

Disassembly of section .rodata.A38xRatePerFreq:

40011fd0 <A38xRatePerFreq>:
40011fd0:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
40011fd4:	01030302 	tsteq	r3, r2, lsl #6
40011fd8:	02020201 	andeq	r0, r2, #268435456	; 0x10000000
40011fdc:	02010201 	andeq	r0, r1, #268435456	; 0x10000000

Disassembly of section .rodata.A38xVcoFreqPerSarRefClk40Mhz:

40011fe0 <A38xVcoFreqPerSarRefClk40Mhz>:
40011fe0:	0534029a 	ldreq	r0, [r4, #-666]!	; 0x29a
40011fe4:	03200320 	teqeq	r0, #32, 6	; 0x80000000
40011fe8:	042a042a 	strteq	r0, [sl], #-1066	; 0x42a
40011fec:	096004b0 	stmdbeq	r0!, {r4, r5, r7, sl}^
40011ff0:	05340534 	ldreq	r0, [r4, #-1332]!	; 0x534
40011ff4:	064005dc 			; <UNDEFINED> instruction: 0x064005dc
40011ff8:	06400640 	strbeq	r0, [r0], -r0, asr #12
40011ffc:	061806a4 	ldreq	r0, [r8], -r4, lsr #13
40012000:	074a074a 	strbeq	r0, [sl, -sl, asr #14]
40012004:	07d00708 	ldrbeq	r0, [r0, r8, lsl #14]
40012008:	0fa007d0 	svceq	0x00a007d0
4001200c:	08540854 	ldmdaeq	r4, {r2, r4, r6, fp}^
40012010:	08fc08fc 	ldmeq	ip!, {r2, r3, r4, r5, r6, r7, fp}^
40012014:	09600960 	stmdbeq	r0!, {r5, r6, r8, fp}^
40012018:	09c409c4 	stmibeq	r4, {r2, r6, r7, r8, fp}^
4001201c:	Address 0x4001201c is out of bounds.


Disassembly of section .rodata.A38xBwPerFreq:

4001201e <A38xBwPerFreq>:
4001201e:	05040403 	streq	r0, [r4, #-1027]	; 0x403
40012022:	03050505 	movweq	r0, #21765	; 0x5505
40012026:	05050403 	streq	r0, [r5, #-1027]	; 0x403
4001202a:	05030503 	streq	r0, [r3, #-1283]	; 0x503

Disassembly of section .rodata.CSWTCH.6:

4001202e <CSWTCH.6>:
4001202e:	03030300 	movweq	r0, #13056	; 0x3300
40012032:	03030303 	movweq	r0, #13059	; 0x3303
40012036:	03030303 	movweq	r0, #13059	; 0x3303
4001203a:	03030303 	movweq	r0, #13059	; 0x3303
4001203e:	03030301 	movweq	r0, #13057	; 0x3301
40012042:	03030303 	movweq	r0, #13059	; 0x3303
40012046:	03030303 	movweq	r0, #13059	; 0x3303
4001204a:	03030303 	movweq	r0, #13059	; 0x3303
4001204e:	Address 0x4001204e is out of bounds.


Disassembly of section .rodata.__func__.1672:

4001204f <__func__.1672>:
4001204f:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40012053:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40012057:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
4001205b:	7465476c 	strbtvc	r4, [r5], #-1900	; 0x76c
	...

Disassembly of section .rodata.__func__.1696:

40012060 <__func__.1696>:
40012060:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
40012064:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40012068:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
4001206c:	65696350 	strbvs	r6, [r9, #-848]!	; 0x350
40012070:	536e6547 	cmnpl	lr, #297795584	; 0x11c00000
40012074:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
40012078:	Address 0x40012078 is out of bounds.


Disassembly of section .rodata.__func__.1656:

4001207b <__func__.1656>:
4001207b:	7953766d 	ldmdbvc	r3, {r0, r2, r3, r5, r6, r9, sl, ip, sp, lr}^
4001207f:	766e4573 			; <UNDEFINED> instruction: 0x766e4573
40012083:	74696e55 	strbtvc	r6, [r9], #-3669	; 0xe55
40012087:	4e78614d 	wrorhgmi	wr6, wr8, reserved
4001208b:	65476d75 	strbvs	r6, [r7, #-3445]	; 0xd75
4001208f:	Address 0x4001208f is out of bounds.


Disassembly of section .data.componentTable:

40012094 <componentTable>:
40012094:	4000e9d4 	ldrdmi	lr, [r0], -r4
40012098:	40000b99 	mulmi	r0, r9, fp
4001209c:	4000e9eb 	andmi	lr, r0, fp, ror #19
400120a0:	40001cf9 	strdmi	r1, [r0], -r9
400120a4:	4000ea01 	andmi	lr, r0, r1, lsl #20
400120a8:	40002499 	mulmi	r0, r9, r4
400120ac:	4000ea15 	andmi	lr, r0, r5, lsl sl
400120b0:	4000da85 	andmi	sp, r0, r5, lsl #21
	...

Disassembly of section .data.commonPhysSelectorsPexBy4Lanes:

400120bc <commonPhysSelectorsPexBy4Lanes>:
400120bc:	02020201 	andeq	r0, r2, #268435456	; 0x10000000

Disassembly of section .data.sataAndSgmiiTxConfigSerdesRev1Params2:

400120c0 <sataAndSgmiiTxConfigSerdesRev1Params2>:
400120c0:	00018318 	andeq	r8, r1, r8, lsl r3
400120c4:	00000028 	andeq	r0, r0, r8, lsr #32
400120c8:	0000000c 	andeq	r0, r0, ip
400120cc:	0000000c 	andeq	r0, r0, ip
400120d0:	0000000c 	andeq	r0, r0, ip
	...
400120e0:	03e8000a 	mvneq	r0, #10
400120e4:	00018318 	andeq	r8, r1, r8, lsl r3
400120e8:	00000028 	andeq	r0, r0, r8, lsr #32
400120ec:	00000001 	andeq	r0, r0, r1
400120f0:	00000001 	andeq	r0, r0, r1
400120f4:	00000001 	andeq	r0, r0, r1
	...
40012104:	03e80001 	mvneq	r0, #1

Disassembly of section .data.usb3DeviceConfigParams:

40012108 <usb3DeviceConfigParams>:
40012108:	000a0620 	andeq	r0, sl, r0, lsr #12
4001210c:	00000800 	andeq	r0, r0, r0, lsl #16
40012110:	00000200 	andeq	r0, r0, r0, lsl #4
40012114:	00000200 	andeq	r0, r0, r0, lsl #4
	...

Disassembly of section .data.sataPort1PowerUpParams:

4001212c <sataPort1PowerUpParams>:
4001212c:	000a81f8 	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
40012130:	00038000 	andeq	r8, r3, r0
40012134:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012138:	00000048 	andeq	r0, r0, r8, asr #32
	...
40012150:	000a81fc 	strdeq	r8, [sl], -ip
40012154:	00038000 	andeq	r8, r3, r0
40012158:	0000f03f 	andeq	pc, r0, pc, lsr r0	; <UNPREDICTABLE>
4001215c:	00006018 	andeq	r6, r0, r8, lsl r0
	...
40012174:	000a81f8 	strdeq	r8, [sl], -r8	; <UNPREDICTABLE>
40012178:	00038000 	andeq	r8, r3, r0
4001217c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012180:	0000000a 	andeq	r0, r0, sl
	...
40012198:	000a81fc 	strdeq	r8, [sl], -ip
4001219c:	00038000 	andeq	r8, r3, r0
400121a0:	00003000 	andeq	r3, r0, r0
	...
400121bc:	000a80a0 	andeq	r8, sl, r0, lsr #1
400121c0:	00038000 	andeq	r8, r3, r0
400121c4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
400121e0:	000a80a4 	andeq	r8, sl, r4, lsr #1
400121e4:	00038000 	andeq	r8, r3, r0
400121e8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
400121ec:	00c44000 	sbceq	r4, r4, r0
	...

Disassembly of section .data.pexConfigRefClock40MHz:

40012204 <pexConfigRefClock40MHz>:
40012204:	000a0004 	andeq	r0, sl, r4
40012208:	00000800 	andeq	r0, r0, r0, lsl #16
4001220c:	0000001f 	andeq	r0, r0, pc, lsl r0
40012210:	00000003 	andeq	r0, r0, r3
	...
40012228:	000a013c 	andeq	r0, sl, ip, lsr r1
4001222c:	00000800 	andeq	r0, r0, r0, lsl #16
40012230:	00000400 	andeq	r0, r0, r0, lsl #8
40012234:	00000400 	andeq	r0, r0, r0, lsl #8
	...
4001224c:	000a0740 	andeq	r0, sl, r0, asr #14
40012250:	00000800 	andeq	r0, r0, r0, lsl #16
40012254:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012258:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .data.sataPort0PowerUpParams:

40012270 <sataPort0PowerUpParams>:
40012270:	000a8178 	andeq	r8, sl, r8, ror r1
40012274:	00038000 	andeq	r8, r3, r0
40012278:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001227c:	00000048 	andeq	r0, r0, r8, asr #32
	...
40012294:	000a817c 	andeq	r8, sl, ip, ror r1
40012298:	00038000 	andeq	r8, r3, r0
4001229c:	0000f03f 	andeq	pc, r0, pc, lsr r0	; <UNPREDICTABLE>
400122a0:	00006018 	andeq	r6, r0, r8, lsl r0
	...
400122b8:	000a8178 	andeq	r8, sl, r8, ror r1
400122bc:	00038000 	andeq	r8, r3, r0
400122c0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400122c4:	0000000a 	andeq	r0, r0, sl
	...
400122dc:	000a817c 	andeq	r8, sl, ip, ror r1
400122e0:	00038000 	andeq	r8, r3, r0
400122e4:	00003000 	andeq	r3, r0, r0
	...
40012300:	000a80a0 	andeq	r8, sl, r0, lsr #1
40012304:	00038000 	andeq	r8, r3, r0
40012308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40012324:	000a80a4 	andeq	r8, sl, r4, lsr #1
40012328:	00038000 	andeq	r8, r3, r0
4001232c:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40012330:	00c40040 	sbceq	r0, r4, r0, asr #32
	...

Disassembly of section .data.usb3ElectricalConfigSerdesRev1Params:

40012348 <usb3ElectricalConfigSerdesRev1Params>:
40012348:	000a0620 	andeq	r0, sl, r0, lsr #12
4001234c:	00000800 	andeq	r0, r0, r0, lsl #16
40012350:	00000080 	andeq	r0, r0, r0, lsl #1
40012354:	00000080 	andeq	r0, r0, r0, lsl #1
	...
4001236c:	000a00f8 	strdeq	r0, [sl], -r8
40012370:	00000800 	andeq	r0, r0, r0, lsl #16
40012374:	0000fe40 	andeq	pc, r0, r0, asr #28
40012378:	00004440 	andeq	r4, r0, r0, asr #8
	...
40012390:	000a0104 	andeq	r0, sl, r4, lsl #2
40012394:	00000800 	andeq	r0, r0, r0, lsl #16
40012398:	0000ff00 	andeq	pc, r0, r0, lsl #30
4001239c:	00004000 	andeq	r4, r0, r0
	...
400123b4:	000a0040 	andeq	r0, sl, r0, asr #32
400123b8:	00000800 	andeq	r0, r0, r0, lsl #16
400123bc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400123c0:	000003d2 	ldrdeq	r0, [r0], -r2
	...
400123d8:	000a0018 	andeq	r0, sl, r8, lsl r0
400123dc:	00000800 	andeq	r0, r0, r0, lsl #16
400123e0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400123e4:	000000ef 	andeq	r0, r0, pc, ror #1
	...
400123fc:	000a0184 	andeq	r0, sl, r4, lsl #3
40012400:	00000800 	andeq	r0, r0, r0, lsl #16
40012404:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40012408:	00000070 	andeq	r0, r0, r0, ror r0
	...
40012420:	000a0168 	andeq	r0, sl, r8, ror #2
40012424:	00000800 	andeq	r0, r0, r0, lsl #16
40012428:	0000ff00 	andeq	pc, r0, r0, lsl #30
4001242c:	0000d500 	andeq	sp, r0, r0, lsl #10
	...
40012444:	000a0134 	andeq	r0, sl, r4, lsr r1
40012448:	00000800 	andeq	r0, r0, r0, lsl #16
4001244c:	00000038 	andeq	r0, r0, r8, lsr r0
40012450:	00000020 	andeq	r0, r0, r0, lsr #32
	...

Disassembly of section .data.pexElectricalConfigSerdesRev2Params:

40012468 <pexElectricalConfigSerdesRev2Params>:
40012468:	000a0034 	andeq	r0, sl, r4, lsr r0
4001246c:	00000800 	andeq	r0, r0, r0, lsl #16
40012470:	0000f000 	andeq	pc, r0, r0
40012474:	0000b000 	andeq	fp, r0, r0
	...
4001248c:	000a0038 	andeq	r0, sl, r8, lsr r0
40012490:	00000800 	andeq	r0, r0, r0, lsl #16
40012494:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012498:	000003c9 	andeq	r0, r0, r9, asr #7
	...
400124b0:	000a0440 	andeq	r0, sl, r0, asr #8
400124b4:	00000800 	andeq	r0, r0, r0, lsl #16
400124b8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400124bc:	000000cf 	andeq	r0, r0, pc, asr #1
	...
400124d4:	000a0040 	andeq	r0, sl, r0, asr #32
400124d8:	00000800 	andeq	r0, r0, r0, lsl #16
400124dc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400124e0:	000003c9 	andeq	r0, r0, r9, asr #7
	...
400124f8:	000a0448 	andeq	r0, sl, r8, asr #8
400124fc:	00000800 	andeq	r0, r0, r0, lsl #16
40012500:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012504:	000000af 	andeq	r0, r0, pc, lsr #1
	...
4001251c:	000a044c 	andeq	r0, sl, ip, asr #8
40012520:	00000800 	andeq	r0, r0, r0, lsl #16
40012524:	00000300 	andeq	r0, r0, r0, lsl #6
40012528:	00000300 	andeq	r0, r0, r0, lsl #6
	...
40012540:	000a001c 	andeq	r0, sl, ip, lsl r0
40012544:	00000800 	andeq	r0, r0, r0, lsl #16
40012548:	00008000 	andeq	r8, r0, r0
4001254c:	00008000 	andeq	r8, r0, r0
	...
40012564:	000a0288 	andeq	r0, sl, r8, lsl #5
40012568:	00000800 	andeq	r0, r0, r0, lsl #16
4001256c:	00000f80 	andeq	r0, r0, r0, lsl #31
40012570:	00000d00 	andeq	r0, r0, r0, lsl #26
	...
40012588:	000a0290 	muleq	sl, r0, r2
4001258c:	00000800 	andeq	r0, r0, r0, lsl #16
40012590:	0000ff00 	andeq	pc, r0, r0, lsl #30
40012594:	0000af00 	andeq	sl, r0, r0, lsl #30
	...
400125ac:	000a0620 	andeq	r0, sl, r0, lsr #12
400125b0:	00000800 	andeq	r0, r0, r0, lsl #16
400125b4:	00000008 	andeq	r0, r0, r8
400125b8:	00000008 	andeq	r0, r0, r8
	...
400125d0:	000a0104 	andeq	r0, sl, r4, lsl #2
400125d4:	00000800 	andeq	r0, r0, r0, lsl #16
400125d8:	0000ff00 	andeq	pc, r0, r0, lsl #30
400125dc:	00003000 	andeq	r3, r0, r0
	...

Disassembly of section .data.usb3ElectricalConfigSerdesRev2Params:

400125f4 <usb3ElectricalConfigSerdesRev2Params>:
400125f4:	000a0620 	andeq	r0, sl, r0, lsr #12
400125f8:	00000800 	andeq	r0, r0, r0, lsl #16
400125fc:	000000c2 	andeq	r0, r0, r2, asr #1
40012600:	000000c0 	andeq	r0, r0, r0, asr #1
	...
40012618:	000a0624 	andeq	r0, sl, r4, lsr #12
4001261c:	00000800 	andeq	r0, r0, r0, lsl #16
40012620:	00000003 	andeq	r0, r0, r3
40012624:	00000003 	andeq	r0, r0, r3
	...
4001263c:	000a00f8 	strdeq	r0, [sl], -r8
40012640:	00000800 	andeq	r0, r0, r0, lsl #16
40012644:	0000fe40 	andeq	pc, r0, r0, asr #28
40012648:	00004440 	andeq	r4, r0, r0, asr #8
	...
40012660:	000a0448 	andeq	r0, sl, r8, asr #8
40012664:	00000800 	andeq	r0, r0, r0, lsl #16
40012668:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001266c:	000000ef 	andeq	r0, r0, pc, ror #1
	...
40012684:	000a044c 	andeq	r0, sl, ip, asr #8
40012688:	00000800 	andeq	r0, r0, r0, lsl #16
4001268c:	00000300 	andeq	r0, r0, r0, lsl #6
40012690:	00000300 	andeq	r0, r0, r0, lsl #6
	...
400126a8:	000a0150 	andeq	r0, sl, r0, asr r1
400126ac:	00000800 	andeq	r0, r0, r0, lsl #16
400126b0:	00000300 	andeq	r0, r0, r0, lsl #6
400126b4:	00000300 	andeq	r0, r0, r0, lsl #6
	...
400126cc:	000a0104 	andeq	r0, sl, r4, lsl #2
400126d0:	00000800 	andeq	r0, r0, r0, lsl #16
400126d4:	0000ff00 	andeq	pc, r0, r0, lsl #30
400126d8:	00003000 	andeq	r3, r0, r0
	...
400126f0:	000a0624 	andeq	r0, sl, r4, lsr #12
400126f4:	00000800 	andeq	r0, r0, r0, lsl #16
400126f8:	00000003 	andeq	r0, r0, r3
400126fc:	00000003 	andeq	r0, r0, r3
	...
40012714:	000a013c 	andeq	r0, sl, ip, lsr r1
40012718:	00000800 	andeq	r0, r0, r0, lsl #16
4001271c:	0000042f 	andeq	r0, r0, pc, lsr #8
40012720:	0000042a 	andeq	r0, r0, sl, lsr #8
	...
40012738:	000a0004 	andeq	r0, sl, r4
4001273c:	00000800 	andeq	r0, r0, r0, lsl #16
40012740:	0000001f 	andeq	r0, r0, pc, lsl r0
40012744:	00000002 	andeq	r0, r0, r2
	...
4001275c:	000a0040 	andeq	r0, sl, r0, asr #32
40012760:	00000800 	andeq	r0, r0, r0, lsl #16
40012764:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012768:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40012780:	000a0184 	andeq	r0, sl, r4, lsl #3
40012784:	00000800 	andeq	r0, r0, r0, lsl #16
40012788:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
4001278c:	00000070 	andeq	r0, r0, r0, ror r0
	...
400127a4:	000a0288 	andeq	r0, sl, r8, lsl #5
400127a8:	00000800 	andeq	r0, r0, r0, lsl #16
400127ac:	00000f80 	andeq	r0, r0, r0, lsl #31
400127b0:	00000d00 	andeq	r0, r0, r0, lsl #26
	...
400127c8:	000a0134 	andeq	r0, sl, r4, lsr r1
400127cc:	00000800 	andeq	r0, r0, r0, lsl #16
400127d0:	00000038 	andeq	r0, r0, r8, lsr r0
400127d4:	00000020 	andeq	r0, r0, r0, lsr #32
	...
400127ec:	000a0600 	andeq	r0, sl, r0, lsl #12
400127f0:	00000800 	andeq	r0, r0, r0, lsl #16
400127f4:	00000001 	andeq	r0, r0, r1
400127f8:	00000001 	andeq	r0, r0, r1
	...
40012810:	000a0708 	andeq	r0, sl, r8, lsl #14
40012814:	00000800 	andeq	r0, r0, r0, lsl #16
40012818:	00000004 	andeq	r0, r0, r4
4001281c:	00000004 	andeq	r0, r0, r4
	...

Disassembly of section .data.serdesPowerDownParams:

40012834 <serdesPowerDownParams>:
40012834:	00018300 	andeq	r8, r1, r0, lsl #6
40012838:	00000028 	andeq	r0, r0, r8, lsr #32
4001283c:	00007800 	andeq	r7, r0, r0, lsl #16
40012840:	00001800 	andeq	r1, r0, r0, lsl #16
	...
40012858:	00018300 	andeq	r8, r1, r0, lsl #6
4001285c:	00000028 	andeq	r0, r0, r8, lsr #32
40012860:	00070000 	andeq	r0, r7, r0
	...

Disassembly of section .data.pexConfigRefClock100MHz:

4001287c <pexConfigRefClock100MHz>:
4001287c:	000a0004 	andeq	r0, sl, r4
40012880:	00000800 	andeq	r0, r0, r0, lsl #16
40012884:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
400128a0:	000a013c 	andeq	r0, sl, ip, lsr r1
400128a4:	00000800 	andeq	r0, r0, r0, lsl #16
400128a8:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400128c4:	000a0740 	andeq	r0, sl, r0, asr #14
400128c8:	00000800 	andeq	r0, r0, r0, lsl #16
400128cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400128d0:	0000001e 	andeq	r0, r0, lr, lsl r0
	...

Disassembly of section .data.qsgmiiPortTxConfigParams2:

400128e8 <qsgmiiPortTxConfigParams2>:
400128e8:	00018318 	andeq	r8, r1, r8, lsl r3
400128ec:	00000028 	andeq	r0, r0, r8, lsr #32
400128f0:	0000000c 	andeq	r0, r0, ip
400128f4:	0000000c 	andeq	r0, r0, ip
	...
40012908:	03e8000a 	mvneq	r0, #10
4001290c:	00018300 	andeq	r8, r1, r0, lsl #6
40012910:	00000028 	andeq	r0, r0, r8, lsr #32
40012914:	40080000 	andmi	r0, r8, r0
40012918:	40000000 	andmi	r0, r0, r0
	...
40012930:	00018318 	andeq	r8, r1, r8, lsl r3
40012934:	00000028 	andeq	r0, r0, r8, lsr #32
40012938:	00000001 	andeq	r0, r0, r1
4001293c:	00000001 	andeq	r0, r0, r1
	...
40012950:	03e80001 	mvneq	r0, #1
40012954:	00018300 	andeq	r8, r1, r0, lsl #6
40012958:	00000028 	andeq	r0, r0, r8, lsr #32
4001295c:	40000000 	andmi	r0, r0, r0
	...

Disassembly of section .data.qsgmiiPortTxConfigParams1:

40012978 <qsgmiiPortTxConfigParams1>:
40012978:	000a0140 	andeq	r0, sl, r0, asr #2
4001297c:	00000800 	andeq	r0, r0, r0, lsl #16
40012980:	00001800 	andeq	r1, r0, r0, lsl #16
40012984:	00000800 	andeq	r0, r0, r0, lsl #16
	...
4001299c:	000a0148 	andeq	r0, sl, r8, asr #2
400129a0:	00000800 	andeq	r0, r0, r0, lsl #16
400129a4:	00000401 	andeq	r0, r0, r1, lsl #8
400129a8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
400129c0:	000a0148 	andeq	r0, sl, r8, asr #2
400129c4:	00000800 	andeq	r0, r0, r0, lsl #16
400129c8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
400129e4:	000a0124 	andeq	r0, sl, r4, lsr #2
400129e8:	00000800 	andeq	r0, r0, r0, lsl #16
400129ec:	00001000 	andeq	r1, r0, r0
400129f0:	00001000 	andeq	r1, r0, r0
	...
40012a08:	00018300 	andeq	r8, r1, r0, lsl #6
40012a0c:	00000028 	andeq	r0, r0, r8, lsr #32
40012a10:	00070000 	andeq	r0, r7, r0
40012a14:	00070000 	andeq	r0, r7, r0
	...
40012a2c:	00018300 	andeq	r8, r1, r0, lsl #6
40012a30:	00000028 	andeq	r0, r0, r8, lsr #32
40012a34:	00080000 	andeq	r0, r8, r0
40012a38:	00080000 	andeq	r0, r8, r0
	...

Disassembly of section .data.sataAndSgmiiTxConfigParams1:

40012a50 <sataAndSgmiiTxConfigParams1>:
40012a50:	000a0140 	andeq	r0, sl, r0, asr #2
40012a54:	00000800 	andeq	r0, r0, r0, lsl #16
40012a58:	00001800 	andeq	r1, r0, r0, lsl #16
40012a5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40012a60:	00000800 	andeq	r0, r0, r0, lsl #16
	...
40012a74:	000a0148 	andeq	r0, sl, r8, asr #2
40012a78:	00000800 	andeq	r0, r0, r0, lsl #16
40012a7c:	00000401 	andeq	r0, r0, r1, lsl #8
40012a80:	00000401 	andeq	r0, r0, r1, lsl #8
40012a84:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012a98:	000a0148 	andeq	r0, sl, r8, asr #2
40012a9c:	00000800 	andeq	r0, r0, r0, lsl #16
40012aa0:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012abc:	00018300 	andeq	r8, r1, r0, lsl #6
40012ac0:	00000028 	andeq	r0, r0, r8, lsr #32
40012ac4:	000f0000 	andeq	r0, pc, r0
40012ac8:	00070000 	andeq	r0, r7, r0
40012acc:	00070000 	andeq	r0, r7, r0
	...

Disassembly of section .data.sataAndSgmiiPowerUpParams:

40012ae0 <sataAndSgmiiPowerUpParams>:
40012ae0:	00018300 	andeq	r8, r1, r0, lsl #6
40012ae4:	00000028 	andeq	r0, r0, r8, lsr #32
40012ae8:	00090006 	andeq	r0, r9, r6
40012aec:	00080002 	andeq	r0, r8, r2
40012af0:	00080002 	andeq	r0, r8, r2
	...
40012b04:	00018300 	andeq	r8, r1, r0, lsl #6
40012b08:	00000028 	andeq	r0, r0, r8, lsr #32
40012b0c:	00007800 	andeq	r7, r0, r0, lsl #16
40012b10:	00006000 	andeq	r6, r0, r0
40012b14:	00006000 	andeq	r6, r0, r0
	...
40012b28:	000a0004 	andeq	r0, sl, r4
40012b2c:	00000800 	andeq	r0, r0, r0, lsl #16
40012b30:	000000e0 	andeq	r0, r0, r0, ror #1
40012b34:	00000000 	andeq	r0, r0, r0
40012b38:	00000080 	andeq	r0, r0, r0, lsl #1
	...
40012b4c:	000a013c 	andeq	r0, sl, ip, lsr r1
40012b50:	00000800 	andeq	r0, r0, r0, lsl #16
40012b54:	00000440 	andeq	r0, r0, r0, asr #8
40012b58:	00000440 	andeq	r0, r0, r0, asr #8
40012b5c:	00000400 	andeq	r0, r0, r0, lsl #8
	...

Disassembly of section .data.SerdesLaneInUseCount:

40012b70 <SerdesLaneInUseCount>:
40012b70:	01010104 	tsteq	r1, r4, lsl #2
40012b74:	01010101 	tsteq	r1, r1, lsl #2
40012b78:	00000101 	andeq	r0, r0, r1, lsl #2
40012b7c:	00010101 	andeq	r0, r1, r1, lsl #2
40012b80:	01010101 	tsteq	r1, r1, lsl #2
40012b84:	00000001 	andeq	r0, r0, r1
40012b88:	00000004 	andeq	r0, r0, r4
40012b8c:	00000002 	andeq	r0, r0, r2

Disassembly of section .data.pexElectricalConfigSerdesRev1Params:

40012b90 <pexElectricalConfigSerdesRev1Params>:
40012b90:	000a0034 	andeq	r0, sl, r4, lsr r0
40012b94:	00000800 	andeq	r0, r0, r0, lsl #16
40012b98:	0000f000 	andeq	pc, r0, r0
40012b9c:	0000b000 	andeq	fp, r0, r0
	...
40012bb4:	000a0038 	andeq	r0, sl, r8, lsr r0
40012bb8:	00000800 	andeq	r0, r0, r0, lsl #16
40012bbc:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012bc0:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40012bd8:	000a0040 	andeq	r0, sl, r0, asr #32
40012bdc:	00000800 	andeq	r0, r0, r0, lsl #16
40012be0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012be4:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40012bfc:	000a0620 	andeq	r0, sl, r0, lsr #12
40012c00:	00000800 	andeq	r0, r0, r0, lsl #16
40012c04:	00000008 	andeq	r0, r0, r8
40012c08:	00000008 	andeq	r0, r0, r8
	...
40012c20:	000a0018 	andeq	r0, sl, r8, lsl r0
40012c24:	00000800 	andeq	r0, r0, r0, lsl #16
40012c28:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012c2c:	000000af 	andeq	r0, r0, pc, lsr #1
	...
40012c44:	000a0104 	andeq	r0, sl, r4, lsl #2
40012c48:	00000800 	andeq	r0, r0, r0, lsl #16
40012c4c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40012c50:	00003000 	andeq	r3, r0, r0
	...
40012c68:	000a0168 	andeq	r0, sl, r8, ror #2
40012c6c:	00000800 	andeq	r0, r0, r0, lsl #16
40012c70:	0000ff00 	andeq	pc, r0, r0, lsl #30
40012c74:	0000dc00 	andeq	sp, r0, r0, lsl #24
	...

Disassembly of section .data.pexBy4ConfigParams:

40012c8c <pexBy4ConfigParams>:
40012c8c:	000a0710 	andeq	r0, sl, r0, lsl r7
40012c90:	00000800 	andeq	r0, r0, r0, lsl #16
40012c94:	00000007 	andeq	r0, r0, r7
40012c98:	00000005 	andeq	r0, r0, r5
	...
40012ca4:	00000002 	andeq	r0, r0, r2
	...
40012cb0:	000a0124 	andeq	r0, sl, r4, lsr #2
40012cb4:	00000800 	andeq	r0, r0, r0, lsl #16
40012cb8:	00001000 	andeq	r1, r0, r0
	...
40012cd4:	000a0008 	andeq	r0, sl, r8
40012cd8:	00000800 	andeq	r0, r0, r0, lsl #16
40012cdc:	00001000 	andeq	r1, r0, r0
40012ce0:	00001000 	andeq	r1, r0, r0
40012ce4:	00001000 	andeq	r1, r0, r0
40012ce8:	00001000 	andeq	r1, r0, r0
40012cec:	00001000 	andeq	r1, r0, r0
	...
40012cf8:	000a0604 	andeq	r0, sl, r4, lsl #12
40012cfc:	00000800 	andeq	r0, r0, r0, lsl #16
40012d00:	00000600 	andeq	r0, r0, r0, lsl #12
40012d04:	00000600 	andeq	r0, r0, r0, lsl #12
40012d08:	00000600 	andeq	r0, r0, r0, lsl #12
40012d0c:	00000600 	andeq	r0, r0, r0, lsl #12
40012d10:	00000600 	andeq	r0, r0, r0, lsl #12
	...

Disassembly of section .data.qsgmiiPortSpeedConfigParams:

40012d1c <qsgmiiPortSpeedConfigParams>:
40012d1c:	00018300 	andeq	r8, r1, r0, lsl #6
40012d20:	00000028 	andeq	r0, r0, r8, lsr #32
40012d24:	3fc00000 	svccc	0x00c00000
40012d28:	0cc00000 	wstrheq	wr0, [r0]
	...
40012d40:	000a0098 	muleq	sl, r8, r0
40012d44:	00000800 	andeq	r0, r0, r0, lsl #16
40012d48:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012d4c:	00000033 	andeq	r0, r0, r3, lsr r0
	...
40012d64:	000a008c 	andeq	r0, sl, ip, lsl #1
40012d68:	00000800 	andeq	r0, r0, r0, lsl #16
40012d6c:	0000000e 	andeq	r0, r0, lr
40012d70:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .data.qsgmiiPortElectricalConfigParams:

40012d88 <qsgmiiPortElectricalConfigParams>:
40012d88:	000a0034 	andeq	r0, sl, r4, lsr r0
40012d8c:	00000800 	andeq	r0, r0, r0, lsl #16
40012d90:	00008000 	andeq	r8, r0, r0
	...

Disassembly of section .data.pexAndUsb3PowerUpSerdesRev1Params:

40012dac <pexAndUsb3PowerUpSerdesRev1Params>:
40012dac:	00018300 	andeq	r8, r1, r0, lsl #6
40012db0:	00000028 	andeq	r0, r0, r8, lsr #32
40012db4:	3fc7f806 	svccc	0x00c7f806
40012db8:	04471804 	strbeq	r1, [r7], #-2052	; 0x804
40012dbc:	04479804 	strbeq	r9, [r7], #-2052	; 0x804
	...
40012dd0:	00018304 	andeq	r8, r1, r4, lsl #6
40012dd4:	00000028 	andeq	r0, r0, r8, lsr #32
40012dd8:	0000005c 	andeq	r0, r0, ip, asr r0
40012ddc:	00000058 	andeq	r0, r0, r8, asr r0
40012de0:	00000058 	andeq	r0, r0, r8, asr r0
	...
40012df4:	0001830c 	andeq	r8, r1, ip, lsl #6
40012df8:	00000028 	andeq	r0, r0, r8, lsr #32
40012dfc:	00000003 	andeq	r0, r0, r3
40012e00:	00000001 	andeq	r0, r0, r1
40012e04:	00000001 	andeq	r0, r0, r1
	...
40012e18:	00018300 	andeq	r8, r1, r0, lsl #6
40012e1c:	00000028 	andeq	r0, r0, r8, lsr #32
40012e20:	00007800 	andeq	r7, r0, r0, lsl #16
40012e24:	00006000 	andeq	r6, r0, r0
40012e28:	0000e000 	andeq	lr, r0, r0
	...
40012e3c:	000a0704 	andeq	r0, sl, r4, lsl #14
40012e40:	00000800 	andeq	r0, r0, r0, lsl #16
40012e44:	0000000d 	andeq	r0, r0, sp
40012e48:	00000005 	andeq	r0, r0, r5
40012e4c:	00000001 	andeq	r0, r0, r1
	...
40012e60:	000a013c 	andeq	r0, sl, ip, lsr r1
40012e64:	00000800 	andeq	r0, r0, r0, lsl #16
40012e68:	000004c0 	andeq	r0, r0, r0, asr #9
40012e6c:	00000080 	andeq	r0, r0, r0, lsl #1
40012e70:	000004c0 	andeq	r0, r0, r0, asr #9
	...

Disassembly of section .data.pexAndUsb3TxConfigParams1:

40012e84 <pexAndUsb3TxConfigParams1>:
40012e84:	000a0704 	andeq	r0, sl, r4, lsl #14
40012e88:	00000800 	andeq	r0, r0, r0, lsl #16
40012e8c:	00000001 	andeq	r0, r0, r1
	...
40012ec8:	0000000a 	andeq	r0, r0, sl

Disassembly of section .data.pexAndUsb3TxConfigParams2:

40012ecc <pexAndUsb3TxConfigParams2>:
40012ecc:	000a0148 	andeq	r0, sl, r8, asr #2
40012ed0:	00000800 	andeq	r0, r0, r0, lsl #16
40012ed4:	00000401 	andeq	r0, r0, r1, lsl #8
40012ed8:	00000401 	andeq	r0, r0, r1, lsl #8
40012edc:	00000401 	andeq	r0, r0, r1, lsl #8
	...

Disassembly of section .data.pexAndUsb3TxConfigParams3:

40012ef0 <pexAndUsb3TxConfigParams3>:
40012ef0:	000a0148 	andeq	r0, sl, r8, asr #2
40012ef4:	00000800 	andeq	r0, r0, r0, lsl #16
40012ef8:	00000401 	andeq	r0, r0, r1, lsl #8
	...
40012f34:	0000000a 	andeq	r0, r0, sl
40012f38:	000a0188 	andeq	r0, sl, r8, lsl #3
40012f3c:	00000800 	andeq	r0, r0, r0, lsl #16
40012f40:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40012f44:	000000dc 	ldrdeq	r0, [r0], -ip
40012f48:	000000d8 	ldrdeq	r0, [r0], -r8
	...
40012f5c:	000a0188 	andeq	r0, sl, r8, lsl #3
40012f60:	00000800 	andeq	r0, r0, r0, lsl #16
40012f64:	00000100 	andeq	r0, r0, r0, lsl #2
40012f68:	00000100 	andeq	r0, r0, r0, lsl #2
40012f6c:	00000100 	andeq	r0, r0, r0, lsl #2
	...
40012f80:	000a0188 	andeq	r0, sl, r8, lsl #3
40012f84:	00000800 	andeq	r0, r0, r0, lsl #16
40012f88:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .data.pexAndUsb3PowerUpSerdesRev2Params:

40012fa4 <pexAndUsb3PowerUpSerdesRev2Params>:
40012fa4:	00018300 	andeq	r8, r1, r0, lsl #6
40012fa8:	00000028 	andeq	r0, r0, r8, lsr #32
40012fac:	3fc7f806 	svccc	0x00c7f806
40012fb0:	04471804 	strbeq	r1, [r7], #-2052	; 0x804
40012fb4:	04479804 	strbeq	r9, [r7], #-2052	; 0x804
	...
40012fc8:	00018304 	andeq	r8, r1, r4, lsl #6
40012fcc:	00000028 	andeq	r0, r0, r8, lsr #32
40012fd0:	0000005c 	andeq	r0, r0, ip, asr r0
40012fd4:	00000058 	andeq	r0, r0, r8, asr r0
40012fd8:	00000058 	andeq	r0, r0, r8, asr r0
	...
40012fec:	0001830c 	andeq	r8, r1, ip, lsl #6
40012ff0:	00000028 	andeq	r0, r0, r8, lsr #32
40012ff4:	00000003 	andeq	r0, r0, r3
40012ff8:	00000001 	andeq	r0, r0, r1
40012ffc:	00000001 	andeq	r0, r0, r1
	...
40013010:	00018300 	andeq	r8, r1, r0, lsl #6
40013014:	00000028 	andeq	r0, r0, r8, lsr #32
40013018:	00007800 	andeq	r7, r0, r0, lsl #16
4001301c:	00006000 	andeq	r6, r0, r0
40013020:	0000e000 	andeq	lr, r0, r0
	...
40013034:	000a0704 	andeq	r0, sl, r4, lsl #14
40013038:	00000800 	andeq	r0, r0, r0, lsl #16
4001303c:	0000003d 	andeq	r0, r0, sp, lsr r0
40013040:	00000035 	andeq	r0, r0, r5, lsr r0
40013044:	00000021 	andeq	r0, r0, r1, lsr #32
	...
40013058:	000a0718 	andeq	r0, sl, r8, lsl r7
4001305c:	00000800 	andeq	r0, r0, r0, lsl #16
40013060:	000000c0 	andeq	r0, r0, r0, asr #1
40013064:	00000000 	andeq	r0, r0, r0
40013068:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
4001307c:	000a013c 	andeq	r0, sl, ip, lsr r1
40013080:	00000800 	andeq	r0, r0, r0, lsl #16
40013084:	000004c0 	andeq	r0, r0, r0, asr #9
40013088:	00000080 	andeq	r0, r0, r0, lsl #1
4001308c:	000004c0 	andeq	r0, r0, r0, asr #9
	...

Disassembly of section .data.pexAndUsb3SpeedConfigParams:

400130a0 <pexAndUsb3SpeedConfigParams>:
400130a0:	000a0094 	muleq	sl, r4, r0
400130a4:	00000800 	andeq	r0, r0, r0, lsl #16
400130a8:	00000c00 	andeq	r0, r0, r0, lsl #24
400130ac:	00000400 	andeq	r0, r0, r0, lsl #8
400130b0:	00000400 	andeq	r0, r0, r0, lsl #8
400130b4:	00000400 	andeq	r0, r0, r0, lsl #8
400130b8:	00000400 	andeq	r0, r0, r0, lsl #8
400130bc:	00000400 	andeq	r0, r0, r0, lsl #8
400130c0:	00000000 	andeq	r0, r0, r0

Disassembly of section .data.usb2PowerUpParams:

400130c4 <usb2PowerUpParams>:
400130c4:	00018440 	andeq	r8, r1, r0, asr #8
400130c8:	00000000 	andeq	r0, r0, r0
400130cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400130d0:	00000062 	andeq	r0, r0, r2, rrx
	...
400130e8:	00018444 	andeq	r8, r1, r4, asr #8
400130ec:	00000000 	andeq	r0, r0, r0
400130f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400130f4:	00000062 	andeq	r0, r0, r2, rrx
	...
4001310c:	00018448 	andeq	r8, r1, r8, asr #8
40013110:	00000000 	andeq	r0, r0, r0
40013114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013118:	00000062 	andeq	r0, r0, r2, rrx
	...
40013130:	000c0000 	andeq	r0, ip, r0
40013134:	00000000 	andeq	r0, r0, r0
40013138:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
4001313c:	40605205 	rsbmi	r5, r0, r5, lsl #4
	...
40013154:	000c001c 	andeq	r0, ip, ip, lsl r0
40013158:	00000000 	andeq	r0, r0, r0
4001315c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013160:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
40013178:	000c201c 	andeq	r2, ip, ip, lsl r0
4001317c:	00000000 	andeq	r0, r0, r0
40013180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013184:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
4001319c:	000c401c 	andeq	r4, ip, ip, lsl r0
400131a0:	00000000 	andeq	r0, r0, r0
400131a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
400131a8:	039f16ce 	orrseq	r1, pc, #216006656	; 0xce00000
	...
400131c0:	000c0004 	andeq	r0, ip, r4
400131c4:	00000000 	andeq	r0, r0, r0
400131c8:	00000001 	andeq	r0, r0, r1
400131cc:	00000001 	andeq	r0, r0, r1
	...
400131e4:	000c000c 	andeq	r0, ip, ip
400131e8:	00000000 	andeq	r0, r0, r0
400131ec:	01000000 	mrseq	r0, (UNDEF: 0)
400131f0:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40013208:	000c200c 	andeq	r2, ip, ip
4001320c:	00000000 	andeq	r0, r0, r0
40013210:	01000000 	mrseq	r0, (UNDEF: 0)
40013214:	01000000 	mrseq	r0, (UNDEF: 0)
	...
4001322c:	000c400c 	andeq	r4, ip, ip
40013230:	00000000 	andeq	r0, r0, r0
40013234:	01000000 	mrseq	r0, (UNDEF: 0)
40013238:	01000000 	mrseq	r0, (UNDEF: 0)
	...
40013250:	000c000c 	andeq	r0, ip, ip
40013254:	00000000 	andeq	r0, r0, r0
40013258:	0000f000 	andeq	pc, r0, r0
4001325c:	00001000 	andeq	r1, r0, r0
	...
40013274:	000c200c 	andeq	r2, ip, ip
40013278:	00000000 	andeq	r0, r0, r0
4001327c:	0000f000 	andeq	pc, r0, r0
40013280:	00001000 	andeq	r1, r0, r0
	...
40013298:	000c400c 	andeq	r4, ip, ip
4001329c:	00000000 	andeq	r0, r0, r0
400132a0:	0000f000 	andeq	pc, r0, r0
400132a4:	00001000 	andeq	r1, r0, r0
	...
400132bc:	000c0008 	andeq	r0, ip, r8
400132c0:	00000000 	andeq	r0, r0, r0
400132c4:	00000700 	andeq	r0, r0, r0, lsl #14
400132c8:	00000600 	andeq	r0, r0, r0, lsl #12
	...
400132e0:	000c2008 	andeq	r2, ip, r8
400132e4:	00000000 	andeq	r0, r0, r0
400132e8:	00000700 	andeq	r0, r0, r0, lsl #14
400132ec:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40013304:	000c4008 	andeq	r4, ip, r8
40013308:	00000000 	andeq	r0, r0, r0
4001330c:	00000700 	andeq	r0, r0, r0, lsl #14
40013310:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40013328:	000c0014 	andeq	r0, ip, r4, lsl r0
4001332c:	00000000 	andeq	r0, r0, r0
40013330:	0000000f 	andeq	r0, r0, pc
40013334:	00000008 	andeq	r0, r0, r8
	...
4001334c:	000c2014 	andeq	r2, ip, r4, lsl r0
40013350:	00000000 	andeq	r0, r0, r0
40013354:	0000000f 	andeq	r0, r0, pc
40013358:	00000008 	andeq	r0, r0, r8
	...
40013370:	000c4014 	andeq	r4, ip, r4, lsl r0
40013374:	00000000 	andeq	r0, r0, r0
40013378:	0000000f 	andeq	r0, r0, pc
4001337c:	00000008 	andeq	r0, r0, r8
	...
40013394:	000c0008 	andeq	r0, ip, r8
40013398:	00000000 	andeq	r0, r0, r0
4001339c:	80800000 	addhi	r0, r0, r0
400133a0:	80800000 	addhi	r0, r0, r0
	...
400133b4:	03e80001 	mvneq	r0, #1
400133b8:	000c0018 	andeq	r0, ip, r8, lsl r0
400133bc:	00000000 	andeq	r0, r0, r0
400133c0:	80000000 	andhi	r0, r0, r0
400133c4:	80000000 	andhi	r0, r0, r0
	...
400133d8:	03e80001 	mvneq	r0, #1
400133dc:	000c0000 	andeq	r0, ip, r0
400133e0:	00000000 	andeq	r0, r0, r0
400133e4:	80000000 	andhi	r0, r0, r0
400133e8:	80000000 	andhi	r0, r0, r0
	...
400133fc:	03e80001 	mvneq	r0, #1
40013400:	000c0008 	andeq	r0, ip, r8
40013404:	00000000 	andeq	r0, r0, r0
40013408:	00002000 	andeq	r2, r0, r0
4001340c:	00002000 	andeq	r2, r0, r0
	...
40013444:	0000000a 	andeq	r0, r0, sl
40013448:	000c0008 	andeq	r0, ip, r8
4001344c:	00000000 	andeq	r0, r0, r0
40013450:	00002000 	andeq	r2, r0, r0
	...

Disassembly of section .data.sataElectricalConfigSerdesRev2Params:

4001346c <sataElectricalConfigSerdesRev2Params>:
4001346c:	000a0018 	andeq	r0, sl, r8, lsl r0
40013470:	00000800 	andeq	r0, r0, r0, lsl #16
40013474:	00000f00 	andeq	r0, r0, r0, lsl #30
40013478:	00000600 	andeq	r0, r0, r0, lsl #12
	...
40013490:	0001830c 	andeq	r8, r1, ip, lsl #6
40013494:	00000028 	andeq	r0, r0, r8, lsr #32
40013498:	00400008 	subeq	r0, r0, r8
4001349c:	00400000 	subeq	r0, r0, r0
	...
400134b4:	000a0034 	andeq	r0, sl, r4, lsr r0
400134b8:	00000800 	andeq	r0, r0, r0, lsl #16
400134bc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400134c0:	00008a32 	andeq	r8, r0, r2, lsr sl
	...
400134d8:	000a0038 	andeq	r0, sl, r8, lsr r0
400134dc:	00000800 	andeq	r0, r0, r0, lsl #16
400134e0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400134e4:	000003c9 	andeq	r0, r0, r9, asr #7
	...
400134fc:	000a003c 	andeq	r0, sl, ip, lsr r0
40013500:	00000800 	andeq	r0, r0, r0, lsl #16
40013504:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013508:	00008b5c 	andeq	r8, r0, ip, asr fp
	...
40013520:	000a0040 	andeq	r0, sl, r0, asr #32
40013524:	00000800 	andeq	r0, r0, r0, lsl #16
40013528:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001352c:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40013544:	000a0044 	andeq	r0, sl, r4, asr #32
40013548:	00000800 	andeq	r0, r0, r0, lsl #16
4001354c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013550:	00000e6e 	andeq	r0, r0, lr, ror #28
	...
40013568:	000a0048 	andeq	r0, sl, r8, asr #32
4001356c:	00000800 	andeq	r0, r0, r0, lsl #16
40013570:	000047ff 	strdeq	r4, [r0], -pc	; <UNPREDICTABLE>
40013574:	000007d2 	ldrdeq	r0, [r0], -r2
	...
4001358c:	000a0120 	andeq	r0, sl, r0, lsr #2
40013590:	00000800 	andeq	r0, r0, r0, lsl #16
40013594:	00001000 	andeq	r1, r0, r0
	...
400135b0:	000a0184 	andeq	r0, sl, r4, lsl #3
400135b4:	00000800 	andeq	r0, r0, r0, lsl #16
400135b8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400135bc:	00000070 	andeq	r0, r0, r0, ror r0
	...
400135d4:	000a0104 	andeq	r0, sl, r4, lsl #2
400135d8:	00000800 	andeq	r0, r0, r0, lsl #16
400135dc:	0000ff00 	andeq	pc, r0, r0, lsl #30
400135e0:	00003000 	andeq	r3, r0, r0
	...
400135f8:	000a001c 	andeq	r0, sl, ip, lsl r0
400135fc:	00000800 	andeq	r0, r0, r0, lsl #16
40013600:	0000a00f 	andeq	sl, r0, pc
40013604:	0000800a 	andeq	r8, r0, sl
	...
4001361c:	000a0028 	andeq	r0, sl, r8, lsr #32
40013620:	00000800 	andeq	r0, r0, r0, lsl #16
40013624:	0000c000 	andeq	ip, r0, r0
	...
40013640:	000a0440 	andeq	r0, sl, r0, asr #8
40013644:	00000800 	andeq	r0, r0, r0, lsl #16
40013648:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001364c:	000000cf 	andeq	r0, r0, pc, asr #1
	...
40013664:	000a0448 	andeq	r0, sl, r8, asr #8
40013668:	00000800 	andeq	r0, r0, r0, lsl #16
4001366c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013670:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013688:	000a0450 	andeq	r0, sl, r0, asr r4
4001368c:	00000800 	andeq	r0, r0, r0, lsl #16
40013690:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013694:	000000cf 	andeq	r0, r0, pc, asr #1
	...
400136ac:	000a0454 	andeq	r0, sl, r4, asr r4
400136b0:	00000800 	andeq	r0, r0, r0, lsl #16
400136b4:	00000300 	andeq	r0, r0, r0, lsl #6
400136b8:	00000300 	andeq	r0, r0, r0, lsl #6
	...

Disassembly of section .data.sataElectricalConfigSerdesRev1Params:

400136d0 <sataElectricalConfigSerdesRev1Params>:
400136d0:	0001830c 	andeq	r8, r1, ip, lsl #6
400136d4:	00000028 	andeq	r0, r0, r8, lsr #32
400136d8:	00400008 	subeq	r0, r0, r8
400136dc:	00400000 	subeq	r0, r0, r0
	...
400136f4:	000a0104 	andeq	r0, sl, r4, lsl #2
400136f8:	00000800 	andeq	r0, r0, r0, lsl #16
400136fc:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013700:	00004000 	andeq	r4, r0, r0
	...
40013718:	000a0018 	andeq	r0, sl, r8, lsl r0
4001371c:	00000800 	andeq	r0, r0, r0, lsl #16
40013720:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013724:	000006cf 	andeq	r0, r0, pc, asr #13
	...
4001373c:	000a0034 	andeq	r0, sl, r4, lsr r0
40013740:	00000800 	andeq	r0, r0, r0, lsl #16
40013744:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013748:	00008a32 	andeq	r8, r0, r2, lsr sl
	...
40013760:	000a0038 	andeq	r0, sl, r8, lsr r0
40013764:	00000800 	andeq	r0, r0, r0, lsl #16
40013768:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001376c:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40013784:	000a003c 	andeq	r0, sl, ip, lsr r0
40013788:	00000800 	andeq	r0, r0, r0, lsl #16
4001378c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013790:	00008b5c 	andeq	r8, r0, ip, asr fp
	...
400137a8:	000a0040 	andeq	r0, sl, r0, asr #32
400137ac:	00000800 	andeq	r0, r0, r0, lsl #16
400137b0:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400137b4:	000003d2 	ldrdeq	r0, [r0], -r2
	...
400137cc:	000a0044 	andeq	r0, sl, r4, asr #32
400137d0:	00000800 	andeq	r0, r0, r0, lsl #16
400137d4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
400137d8:	00000e6e 	andeq	r0, r0, lr, ror #28
	...
400137f0:	000a0048 	andeq	r0, sl, r8, asr #32
400137f4:	00000800 	andeq	r0, r0, r0, lsl #16
400137f8:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400137fc:	000003d2 	ldrdeq	r0, [r0], -r2
	...
40013814:	000a0168 	andeq	r0, sl, r8, ror #2
40013818:	00000800 	andeq	r0, r0, r0, lsl #16
4001381c:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013820:	0000dd00 	andeq	sp, r0, r0, lsl #26
	...
40013838:	000a0184 	andeq	r0, sl, r4, lsl #3
4001383c:	00000800 	andeq	r0, r0, r0, lsl #16
40013840:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40013844:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .data.pexConfigRefClock25MHz:

4001385c <pexConfigRefClock25MHz>:
4001385c:	000a0004 	andeq	r0, sl, r4
40013860:	00000800 	andeq	r0, r0, r0, lsl #16
40013864:	0000001f 	andeq	r0, r0, pc, lsl r0
40013868:	00000002 	andeq	r0, r0, r2
	...
40013880:	000a013c 	andeq	r0, sl, ip, lsr r1
40013884:	00000800 	andeq	r0, r0, r0, lsl #16
40013888:	00000400 	andeq	r0, r0, r0, lsl #8
4001388c:	00000400 	andeq	r0, r0, r0, lsl #8
	...
400138a4:	000a0740 	andeq	r0, sl, r0, asr #14
400138a8:	00000800 	andeq	r0, r0, r0, lsl #16
400138ac:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400138b0:	00000007 	andeq	r0, r0, r7
	...

Disassembly of section .data.sataAndSgmiiSpeedConfigParams:

400138c8 <sataAndSgmiiSpeedConfigParams>:
400138c8:	00018300 	andeq	r8, r1, r0, lsl #6
400138cc:	00000028 	andeq	r0, r0, r8, lsr #32
400138d0:	3fc00000 	svccc	0x00c00000
400138d4:	08800000 	stmeq	r0, {}	; <UNPREDICTABLE>
400138d8:	19800000 	stmibne	r0, {}	; <UNPREDICTABLE>
400138dc:	22000000 	andcs	r0, r0, #0
	...
400138ec:	000a0094 	muleq	sl, r4, r0
400138f0:	00000800 	andeq	r0, r0, r0, lsl #16
400138f4:	00000c00 	andeq	r0, r0, r0, lsl #24
400138f8:	00000800 	andeq	r0, r0, r0, lsl #16
400138fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013900:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013910:	000a0098 	muleq	sl, r8, r0
40013914:	00000800 	andeq	r0, r0, r0, lsl #16
40013918:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
4001391c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013920:	00000066 	andeq	r0, r0, r6, rrx
40013924:	00000066 	andeq	r0, r0, r6, rrx
	...
40013934:	000a008c 	andeq	r0, sl, ip, lsl #1
40013938:	00000800 	andeq	r0, r0, r0, lsl #16
4001393c:	0000000e 	andeq	r0, r0, lr
40013940:	00000004 	andeq	r0, r0, r4
40013944:	00000002 	andeq	r0, r0, r2
40013948:	00000002 	andeq	r0, r0, r2
	...

Disassembly of section .data.qsgmiiPortPowerUpParams:

40013958 <qsgmiiPortPowerUpParams>:
40013958:	00018494 	muleq	r1, r4, r4
4001395c:	00000000 	andeq	r0, r0, r0
40013960:	44000000 	strmi	r0, [r0], #-0
40013964:	44000000 	strmi	r0, [r0], #-0
	...
4001397c:	00018300 	andeq	r8, r1, r0, lsl #6
40013980:	00000028 	andeq	r0, r0, r8, lsr #32
40013984:	000f0006 	andeq	r0, pc, r6
40013988:	00080002 	andeq	r0, r8, r2
	...
400139a0:	00018300 	andeq	r8, r1, r0, lsl #6
400139a4:	00000028 	andeq	r0, r0, r8, lsr #32
400139a8:	00007800 	andeq	r7, r0, r0, lsl #16
400139ac:	00006000 	andeq	r6, r0, r0
	...
400139c4:	000a0004 	andeq	r0, sl, r4
400139c8:	00000800 	andeq	r0, r0, r0, lsl #16
400139cc:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
400139d0:	0000fc81 	andeq	pc, r0, r1, lsl #25
	...
400139e8:	000a013c 	andeq	r0, sl, ip, lsr r1
400139ec:	00000800 	andeq	r0, r0, r0, lsl #16
400139f0:	000004c0 	andeq	r0, r0, r0, asr #9
400139f4:	00000480 	andeq	r0, r0, r0, lsl #9
	...

Disassembly of section .data.sataAndSgmiiTxConfigSerdesRev2Params2:

40013a0c <sataAndSgmiiTxConfigSerdesRev2Params2>:
40013a0c:	00018318 	andeq	r8, r1, r8, lsl r3
40013a10:	00000028 	andeq	r0, r0, r8, lsr #32
40013a14:	0000000c 	andeq	r0, r0, ip
40013a18:	0000000c 	andeq	r0, r0, ip
40013a1c:	0000000c 	andeq	r0, r0, ip
	...
40013a2c:	03e8000a 	mvneq	r0, #10
40013a30:	00018300 	andeq	r8, r1, r0, lsl #6
40013a34:	00000028 	andeq	r0, r0, r8, lsr #32
40013a38:	40000000 	andmi	r0, r0, r0
40013a3c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013a40:	40000000 	andmi	r0, r0, r0
	...
40013a54:	000a0098 	muleq	sl, r8, r0
40013a58:	00000800 	andeq	r0, r0, r0, lsl #16
40013a5c:	00000400 	andeq	r0, r0, r0, lsl #8
40013a60:	00000400 	andeq	r0, r0, r0, lsl #8
40013a64:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013a78:	00018318 	andeq	r8, r1, r8, lsl r3
40013a7c:	00000028 	andeq	r0, r0, r8, lsr #32
40013a80:	00000001 	andeq	r0, r0, r1
40013a84:	00000001 	andeq	r0, r0, r1
40013a88:	00000001 	andeq	r0, r0, r1
	...
40013a98:	03e80001 	mvneq	r0, #1
40013a9c:	00018300 	andeq	r8, r1, r0, lsl #6
40013aa0:	00000028 	andeq	r0, r0, r8, lsr #32
40013aa4:	40000000 	andmi	r0, r0, r0
40013aa8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013ac0:	000a0098 	muleq	sl, r8, r0
40013ac4:	00000800 	andeq	r0, r0, r0, lsl #16
40013ac8:	00000400 	andeq	r0, r0, r0, lsl #8
40013acc:	00000000 	andeq	r0, r0, r0
40013ad0:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013ae4:	000a0188 	andeq	r0, sl, r8, lsl #3
40013ae8:	00000800 	andeq	r0, r0, r0, lsl #16
40013aec:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013af0:	000000de 	ldrdeq	r0, [r0], -lr
40013af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013b08:	000a0188 	andeq	r0, sl, r8, lsl #3
40013b0c:	00000800 	andeq	r0, r0, r0, lsl #16
40013b10:	00000100 	andeq	r0, r0, r0, lsl #2
40013b14:	00000100 	andeq	r0, r0, r0, lsl #2
40013b18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013b2c:	000a0188 	andeq	r0, sl, r8, lsl #3
40013b30:	00000800 	andeq	r0, r0, r0, lsl #16
40013b34:	00000100 	andeq	r0, r0, r0, lsl #2
40013b38:	00000000 	andeq	r0, r0, r0
40013b3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...

Disassembly of section .data.commonPhysSelectorsSerdesRev2Map:

40013b50 <commonPhysSelectorsSerdesRev2Map>:
40013b50:	ffff0101 			; <UNDEFINED> instruction: 0xffff0101
40013b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b58:	01ff01ff 	ldrsheq	r0, [pc, #31]	; 40013b7f <commonPhysSelectorsSerdesRev2Map+0x2f>
40013b5c:	ffff01ff 			; <UNDEFINED> instruction: 0xffff01ff
40013b60:	0107ffff 	strdeq	pc, [r7, -pc]
40013b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b68:	ffffff01 			; <UNDEFINED> instruction: 0xffffff01
40013b6c:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
40013b70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b74:	ffff03ff 			; <UNDEFINED> instruction: 0xffff03ff
40013b78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b7c:	0206ffff 	andeq	pc, r6, #1020	; 0x3fc
40013b80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b84:	ffffff03 			; <UNDEFINED> instruction: 0xffffff03
40013b88:	ffff0403 			; <UNDEFINED> instruction: 0xffff0403
40013b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b90:	03ff0405 	mvnseq	r0, #83886080	; 0x5000000
40013b94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013b98:	03ff04ff 	mvnseq	r0, #-16777216	; 0xff000000
40013b9c:	ff07ffff 			; <UNDEFINED> instruction: 0xff07ffff
40013ba0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013ba4:	ffff06ff 			; <UNDEFINED> instruction: 0xffff06ff
40013ba8:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04
40013bac:	ff05ffff 			; <UNDEFINED> instruction: 0xff05ffff
40013bb0:	ffffff04 			; <UNDEFINED> instruction: 0xffffff04
40013bb4:	050506ff 	streq	r0, [r5, #-1791]	; 0x6ff
40013bb8:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013bbc:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...

Disassembly of section .data.sgmiiElectricalConfigSerdesRev2Params:

40013bec <sgmiiElectricalConfigSerdesRev2Params>:
40013bec:	000a0034 	andeq	r0, sl, r4, lsr r0
40013bf0:	00000800 	andeq	r0, r0, r0, lsl #16
40013bf4:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
40013bf8:	000008fa 	strdeq	r0, [r0], -sl
40013bfc:	000008fa 	strdeq	r0, [r0], -sl
	...
40013c10:	000a0038 	andeq	r0, sl, r8, lsr r0
40013c14:	00000800 	andeq	r0, r0, r0, lsl #16
40013c18:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013c1c:	000003c9 	andeq	r0, r0, r9, asr #7
40013c20:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40013c34:	000a0184 	andeq	r0, sl, r4, lsl #3
40013c38:	00000800 	andeq	r0, r0, r0, lsl #16
40013c3c:	00000004 	andeq	r0, r0, r4
	...
40013c58:	000a0440 	andeq	r0, sl, r0, asr #8
40013c5c:	00000800 	andeq	r0, r0, r0, lsl #16
40013c60:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013c64:	0000008f 	andeq	r0, r0, pc, lsl #1
40013c68:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013c7c:	000a0104 	andeq	r0, sl, r4, lsl #2
40013c80:	00000800 	andeq	r0, r0, r0, lsl #16
40013c84:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013c88:	00003000 	andeq	r3, r0, r0
40013c8c:	00003000 	andeq	r3, r0, r0
	...

Disassembly of section .data.sataPort0TxConfigParams:

40013ca0 <sataPort0TxConfigParams>:
40013ca0:	000a80a0 	andeq	r8, sl, r0, lsr #1
40013ca4:	00038000 	andeq	r8, r3, r0
40013ca8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013cc4:	000a80a4 	andeq	r8, sl, r4, lsr #1
40013cc8:	00038000 	andeq	r8, r3, r0
40013ccc:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40013cd0:	00c40000 	sbceq	r0, r4, r0
	...
40013ce8:	000a80a0 	andeq	r8, sl, r0, lsr #1
40013cec:	00038000 	andeq	r8, r3, r0
40013cf0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013cf4:	00000004 	andeq	r0, r0, r4
	...
40013d0c:	000a80a4 	andeq	r8, sl, r4, lsr #1
40013d10:	00038000 	andeq	r8, r3, r0
40013d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013d18:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .data.sgmiiElectricalConfigSerdesRev1Params:

40013d30 <sgmiiElectricalConfigSerdesRev1Params>:
40013d30:	000a0038 	andeq	r0, sl, r8, lsr r0
40013d34:	00000800 	andeq	r0, r0, r0, lsl #16
40013d38:	000003ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013d3c:	000003c9 	andeq	r0, r0, r9, asr #7
40013d40:	000003c9 	andeq	r0, r0, r9, asr #7
	...
40013d54:	000a0018 	andeq	r0, sl, r8, lsl r0
40013d58:	00000800 	andeq	r0, r0, r0, lsl #16
40013d5c:	00000fff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
40013d60:	0000008f 	andeq	r0, r0, pc, lsl #1
40013d64:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
40013d78:	000a0104 	andeq	r0, sl, r4, lsl #2
40013d7c:	00000800 	andeq	r0, r0, r0, lsl #16
40013d80:	0000ff00 	andeq	pc, r0, r0, lsl #30
40013d84:	00004000 	andeq	r4, r0, r0
40013d88:	00004000 	andeq	r4, r0, r0
	...

Disassembly of section .data.sataPort1TxConfigParams:

40013d9c <sataPort1TxConfigParams>:
40013d9c:	000a80a0 	andeq	r8, sl, r0, lsr #1
40013da0:	00038000 	andeq	r8, r3, r0
40013da4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
40013dc0:	000a80a4 	andeq	r8, sl, r4, lsr #1
40013dc4:	00038000 	andeq	r8, r3, r0
40013dc8:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40013dcc:	00c40000 	sbceq	r0, r4, r0
	...
40013de4:	000a80a0 	andeq	r8, sl, r0, lsr #1
40013de8:	00038000 	andeq	r8, r3, r0
40013dec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013df0:	00000004 	andeq	r0, r0, r4
	...
40013e08:	000a80a4 	andeq	r8, sl, r4, lsr #1
40013e0c:	00038000 	andeq	r8, r3, r0
40013e10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
40013e14:	00000080 	andeq	r0, r0, r0, lsl #1
	...

Disassembly of section .data.commonPhysSelectorsSerdesRev1Map:

40013e2c <commonPhysSelectorsSerdesRev1Map>:
40013e2c:	ffff0101 			; <UNDEFINED> instruction: 0xffff0101
40013e30:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40013e34:	01ff0102 	mvnseq	r0, r2, lsl #2
40013e38:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40013e3c:	01ffff02 	mvnseq	pc, r2, lsl #30
40013e40:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40013e44:	00ffff01 	rscseq	pc, pc, r1, lsl #30
40013e48:	ffff0302 			; <UNDEFINED> instruction: 0xffff0302
40013e4c:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40013e50:	02ff03ff 	rscseq	r0, pc, #-67108861	; 0xfc000003
40013e54:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40013e58:	0206ffff 	andeq	pc, r6, #1020	; 0x3fc
40013e5c:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
40013e60:	00ffff03 	rscseq	pc, pc, r3, lsl #30
40013e64:	ffff0403 			; <UNDEFINED> instruction: 0xffff0403
40013e68:	ff00ffff 			; <UNDEFINED> instruction: 0xff00ffff
40013e6c:	03ff0405 	mvnseq	r0, #83886080	; 0x5000000
40013e70:	ffff00ff 			; <UNDEFINED> instruction: 0xffff00ff
40013e74:	03ff04ff 	mvnseq	r0, #-16777216	; 0xff000000
40013e78:	ff07ff00 			; <UNDEFINED> instruction: 0xff07ff00
40013e7c:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
40013e80:	ffff06ff 			; <UNDEFINED> instruction: 0xffff06ff
40013e84:	ff00ff04 			; <UNDEFINED> instruction: 0xff00ff04
40013e88:	ff05ffff 			; <UNDEFINED> instruction: 0xff05ffff
40013e8c:	ffff0004 			; <UNDEFINED> instruction: 0xffff0004
40013e90:	050506ff 	streq	r0, [r5, #-1791]	; 0x6ff
	...

Disassembly of section .data.CustomerBoardTopologyConfig:

40013ec8 <CustomerBoardTopologyConfig>:
40013ec8:	00040815 	andeq	r0, r4, r5, lsl r8
	...
40013ed4:	00040815 	andeq	r0, r4, r5, lsl r8
	...
40013ee0:	00040009 	andeq	r0, r4, r9
	...
40013eec:	00040815 	andeq	r0, r4, r5, lsl r8
	...
40013ef8:	00000502 	andeq	r0, r0, r2, lsl #10
	...
40013f1c:	00000500 	andeq	r0, r0, r0, lsl #10
	...
40013f28:	00040304 	andeq	r0, r4, r4, lsl #6
	...
40013f34:	00040305 	andeq	r0, r4, r5, lsl #6
	...
40013f40:	00040307 	andeq	r0, r4, r7, lsl #6
	...
40013f4c:	00040306 	andeq	r0, r4, r6, lsl #6
	...
40013f58:	0004050d 	andeq	r0, r4, sp, lsl #10
	...
40013f70:	00040304 	andeq	r0, r4, r4, lsl #6
	...
40013f7c:	00040009 	andeq	r0, r4, r9
	...
40013f88:	00000501 	andeq	r0, r0, r1, lsl #10
	...
40013f94:	0004050d 	andeq	r0, r4, sp, lsl #10
	...
40013fa0:	00000502 	andeq	r0, r0, r2, lsl #10
	...
40013fac:	0004000a 	andeq	r0, r4, sl
	...

Disassembly of section .data.loadTopologyFuncArr:

40013fc4 <loadTopologyFuncArr>:
40013fc4:	4000220d 	andmi	r2, r0, sp, lsl #4
40013fc8:	4000220d 	andmi	r2, r0, sp, lsl #4
40013fcc:	4000220d 	andmi	r2, r0, sp, lsl #4

Disassembly of section .data.ddr3DlbConfigTable:

40013fd0 <ddr3DlbConfigTable>:
40013fd0:	00001700 	andeq	r1, r0, r0, lsl #14
40013fd4:	2000005c 	andcs	r0, r0, ip, asr r0
40013fd8:	00001704 	andeq	r1, r0, r4, lsl #14
40013fdc:	00880000 	addeq	r0, r8, r0
40013fe0:	00001708 	andeq	r1, r0, r8, lsl #14
40013fe4:	0f7f007f 	svceq	0x007f007f
40013fe8:	0000170c 	andeq	r1, r0, ip, lsl #14
40013fec:	0000129f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
40013ff0:	00001710 	andeq	r1, r0, r0, lsl r7
40013ff4:	00ff0000 	rscseq	r0, pc, r0
40013ff8:	00001770 	andeq	r1, r0, r0, ror r7
40013ffc:	04030802 	streq	r0, [r3], #-2050	; 0x802
40014000:	00001774 	andeq	r1, r0, r4, ror r7
40014004:	00000a02 	andeq	r0, r0, r2, lsl #20
40014008:	00001778 	andeq	r1, r0, r8, ror r7
4001400c:	09000a01 	stmdbeq	r0, {r0, r9, fp}
40014010:	0000177c 	andeq	r1, r0, ip, ror r7
40014014:	00020005 	andeq	r0, r2, r5
40014018:	00001780 	andeq	r1, r0, r0, lsl #15
4001401c:	00060f10 	andeq	r0, r6, r0, lsl pc
40014020:	00001784 	andeq	r1, r0, r4, lsl #15
40014024:	00000543 	andeq	r0, r0, r3, asr #10
40014028:	00001788 	andeq	r1, r0, r8, lsl #15
4001402c:	00000000 	andeq	r0, r0, r0
40014030:	00001714 	andeq	r1, r0, r4, lsl r7
	...

Disassembly of section .data.ddrType:

40014040 <ddrType>:
40014040:	4000f3a1 	andmi	pc, r0, r1, lsr #7

Disassembly of section .data.genericInitController:

40014044 <genericInitController>:
40014044:	Address 0x40014044 is out of bounds.


Disassembly of section .data.TopologyMap:

40014048 <TopologyMap>:
40014048:	00000001 	andeq	r0, r0, r1
4001404c:	00000001 	andeq	r0, r0, r1
	...
4001405c:	00000001 	andeq	r0, r0, r1
	...
4001406c:	00000001 	andeq	r0, r0, r1
	...
4001407c:	00000001 	andeq	r0, r0, r1
	...
4001408c:	00000001 	andeq	r0, r0, r1
	...
4001409c:	0602020f 	streq	r0, [r2], -pc, lsl #4
400140a0:	00020000 	andeq	r0, r2, r0
400140a4:	00000003 	andeq	r0, r0, r3
400140a8:	00000001 	andeq	r0, r0, r1
400140ac:	00000001 	andeq	r0, r0, r1
	...
400140bc:	00000001 	andeq	r0, r0, r1
	...
400140cc:	00000001 	andeq	r0, r0, r1
	...
400140dc:	00000001 	andeq	r0, r0, r1
	...
400140ec:	00000001 	andeq	r0, r0, r1
	...
400140fc:	0402020f 	streq	r0, [r2], #-527	; 0x20f
40014100:	00000000 	andeq	r0, r0, r0
40014104:	00000003 	andeq	r0, r0, r3
40014108:	00000001 	andeq	r0, r0, r1
4001410c:	00000001 	andeq	r0, r0, r1
	...
4001411c:	00000001 	andeq	r0, r0, r1
	...
4001412c:	00000001 	andeq	r0, r0, r1
	...
4001413c:	00000001 	andeq	r0, r0, r1
	...
4001414c:	00000001 	andeq	r0, r0, r1
	...
4001415c:	0402020c 	streq	r0, [r2], #-524	; 0x20c
40014160:	00000000 	andeq	r0, r0, r0
40014164:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingAccess:

40014168 <debugTrainingAccess>:
40014168:	Address 0x40014168 is out of bounds.


Disassembly of section .data.debugTraining:

40014169 <debugTraining>:
40014169:	Address 0x40014169 is out of bounds.


Disassembly of section .data.isBistResetBit:

4001416a <isBistResetBit>:
4001416a:	Address 0x4001416a is out of bounds.


Disassembly of section .data.sweepPatternIndexStart:

4001416b <sweepPatternIndexStart>:
4001416b:	Address 0x4001416b is out of bounds.


Disassembly of section .data.sweepPatternIndexEnd:

4001416c <sweepPatternIndexEnd>:
4001416c:	Address 0x4001416c is out of bounds.


Disassembly of section .data.debugCentralization:

4001416d <debugCentralization>:
4001416d:	Address 0x4001416d is out of bounds.


Disassembly of section .data.debugTrainingStatic:

4001416e <debugTrainingStatic>:
4001416e:	Address 0x4001416e is out of bounds.


Disassembly of section .data.debugLeveling:

4001416f <debugLeveling>:
4001416f:	Address 0x4001416f is out of bounds.


Disassembly of section .data.debugTrainingA38x:

40014170 <debugTrainingA38x>:
40014170:	Address 0x40014170 is out of bounds.


Disassembly of section .data.sweepCnt:

40014171 <sweepCnt>:
40014171:	Address 0x40014171 is out of bounds.


Disassembly of section .data.debugPbs:

40014174 <debugPbs>:
40014174:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.debugTrainingHwAlg:

40014178 <debugTrainingHwAlg>:
40014178:	Address 0x40014178 is out of bounds.


Disassembly of section .data.sweepPattern:

40014179 <sweepPattern>:
40014179:	Address 0x40014179 is out of bounds.


Disassembly of section .data.bistOffset:

4001417c <bistOffset>:
4001417c:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.ckDelay:

40014180 <ckDelay>:
40014180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtData:

40014184 <gZnodtData>:
40014184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtConfig:

40014188 <odtConfig>:
40014188:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpodtCtrl:

4001418c <gZpodtCtrl>:
4001418c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gRttNom:

40014190 <gRttNom>:
40014190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gDic:

40014194 <gDic>:
40014194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.isAdllCalibBeforeInit:

40014198 <isAdllCalibBeforeInit>:
40014198:	Address 0x40014198 is out of bounds.


Disassembly of section .data.PhyReg1Val:

4001419c <PhyReg1Val>:
4001419c:	00000008 	andeq	r0, r0, r8

Disassembly of section .data.vrefInitialValue:

400141a0 <vrefInitialValue>:
400141a0:	00000004 	andeq	r0, r0, r4

Disassembly of section .data.gZnriCtrl:

400141a4 <gZnriCtrl>:
400141a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnriData:

400141a8 <gZnriData>:
400141a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZnodtCtrl:

400141ac <gZnodtCtrl>:
400141ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpriData:

400141b0 <gZpriData>:
400141b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.clampTbl:

400141b4 <clampTbl>:
400141b4:	00000003 	andeq	r0, r0, r3
400141b8:	00000003 	andeq	r0, r0, r3
400141bc:	00000003 	andeq	r0, r0, r3
400141c0:	00000003 	andeq	r0, r0, r3
400141c4:	00000003 	andeq	r0, r0, r3
400141c8:	00000003 	andeq	r0, r0, r3
400141cc:	00000003 	andeq	r0, r0, r3
400141d0:	00000003 	andeq	r0, r0, r3
400141d4:	00000003 	andeq	r0, r0, r3
400141d8:	00000003 	andeq	r0, r0, r3
400141dc:	00000003 	andeq	r0, r0, r3
400141e0:	00000003 	andeq	r0, r0, r3

Disassembly of section .data.xsbValidationBaseAddress:

400141e4 <xsbValidationBaseAddress>:
400141e4:	0000f000 	andeq	pc, r0, r0

Disassembly of section .data.maskTuneFunc:

400141e8 <maskTuneFunc>:
400141e8:	003150f0 	ldrshteq	r5, [r1], -r0

Disassembly of section .data.uiODTConfig:

400141ec <uiODTConfig>:
400141ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gZpodtData:

400141f0 <gZpodtData>:
400141f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mode2T:

400141f4 <mode2T>:
400141f4:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

Disassembly of section .data.PhyReg3Val:

400141f8 <PhyReg3Val>:
400141f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.odtAdditional:

400141fc <odtAdditional>:
400141fc:	00000001 	andeq	r0, r0, r1

Disassembly of section .data.gZpriCtrl:

40014200 <gZpriCtrl>:
40014200:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.initFreq:

40014204 <initFreq>:
40014204:	Address 0x40014204 is out of bounds.


Disassembly of section .data.gRttWR:

40014208 <gRttWR>:
40014208:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.maskResultsDqRegMap:

4001420c <maskResultsDqRegMap>:
4001420c:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40014210:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40014214:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
40014218:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
4001421c:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40014220:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40014224:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
40014228:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
4001422c:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40014230:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40014234:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
40014238:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
4001423c:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
40014240:	1a3019fc 	bne	40c1aa38 <startIf+0xbfa060>
40014244:	1a381a34 	bne	40e1ab1c <startIf+0xdfa144>
40014248:	1ab01a3c 	bne	3ec1ab40 <MV_CPU_LE+0x3ec1ab3f>
4001424c:	1ab81ab4 	bne	3ee1ad24 <MV_CPU_LE+0x3ee1ad23>
40014250:	1ac01abc 	bne	3f01ad48 <MV_CPU_LE+0x3f01ad47>
40014254:	1ac81ac4 	bne	3f21ad6c <MV_CPU_LE+0x3f21ad6b>
40014258:	1af01acc 	bne	3fc1ad90 <MV_CPU_LE+0x3fc1ad8f>

Disassembly of section .data.maskResultsDqRegMapPup3ECC:

4001425c <maskResultsDqRegMapPup3ECC>:
4001425c:	18b818b4 	ldmne	r8!, {r2, r4, r5, r7, fp, ip}
40014260:	18c018bc 	stmiane	r0, {r2, r3, r4, r5, r7, fp, ip}^
40014264:	18c818c4 	stmiane	r8, {r2, r6, r7, fp, ip}^
40014268:	18f018cc 	ldmne	r0!, {r2, r3, r6, r7, fp, ip}^
4001426c:	18f818f4 	ldmne	r8!, {r2, r4, r5, r6, r7, fp, ip}^
40014270:	193018fc 	ldmdbne	r0!, {r2, r3, r4, r5, r6, r7, fp, ip}
40014274:	19381934 	ldmdbne	r8!, {r2, r4, r5, r8, fp, ip}
40014278:	19b0193c 	ldmibne	r0!, {r2, r3, r4, r5, r8, fp, ip}
4001427c:	19b819b4 	ldmibne	r8!, {r2, r4, r5, r7, r8, fp, ip}
40014280:	19c019bc 	stmibne	r0, {r2, r3, r4, r5, r7, r8, fp, ip}^
40014284:	19c819c4 	stmibne	r8, {r2, r6, r7, r8, fp, ip}^
40014288:	19f019cc 	ldmibne	r0!, {r2, r3, r6, r7, r8, fp, ip}^
4001428c:	1ab81ab4 	bne	3ee1ad64 <MV_CPU_LE+0x3ee1ad63>
40014290:	1ac01abc 	bne	3f01ad88 <MV_CPU_LE+0x3f01ad87>
40014294:	1ac81ac4 	bne	3f21adac <MV_CPU_LE+0x3f21adab>
40014298:	1af01acc 	bne	3fc1add0 <MV_CPU_LE+0x3fc1adcf>
4001429c:	19f819f4 	ldmibne	r8!, {r2, r4, r5, r6, r7, r8, fp, ip}^
400142a0:	1a3019fc 	bne	40c1aa98 <startIf+0xbfa0c0>
400142a4:	1a381a34 	bne	40e1ab7c <startIf+0xdfa1a4>
400142a8:	1ab01a3c 	bne	3ec1aba0 <MV_CPU_LE+0x3ec1ab9f>

Disassembly of section .data.patternTable_16:

400142ac <patternTable_16>:
400142ac:	01020101 	tsteq	r2, r1, lsl #2
400142b0:	00000080 	andeq	r0, r0, r0, lsl #1
400142b4:	00000002 	andeq	r0, r0, r2
400142b8:	01020101 	tsteq	r2, r1, lsl #2
400142bc:	000000c0 	andeq	r0, r0, r0, asr #1
400142c0:	00000002 	andeq	r0, r0, r2
400142c4:	01020101 	tsteq	r2, r1, lsl #2
400142c8:	00000380 	andeq	r0, r0, r0, lsl #7
400142cc:	00000002 	andeq	r0, r0, r2
400142d0:	01020101 	tsteq	r2, r1, lsl #2
400142d4:	00000040 	andeq	r0, r0, r0, asr #32
400142d8:	00000002 	andeq	r0, r0, r2
400142dc:	01020101 	tsteq	r2, r1, lsl #2
400142e0:	00000100 	andeq	r0, r0, r0, lsl #2
400142e4:	00000002 	andeq	r0, r0, r2
400142e8:	01020101 	tsteq	r2, r1, lsl #2
400142ec:	00000000 	andeq	r0, r0, r0
400142f0:	00000002 	andeq	r0, r0, r2
400142f4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400142f8:	00000140 	andeq	r0, r0, r0, asr #2
400142fc:	00000010 	andeq	r0, r0, r0, lsl r0
40014300:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014304:	00000190 	muleq	r0, r0, r1
40014308:	00000010 	andeq	r0, r0, r0, lsl r0
4001430c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014310:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014314:	00000010 	andeq	r0, r0, r0, lsl r0
40014318:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001431c:	00000210 	andeq	r0, r0, r0, lsl r2
40014320:	00000010 	andeq	r0, r0, r0, lsl r0
40014324:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014328:	00000250 	andeq	r0, r0, r0, asr r2
4001432c:	00000010 	andeq	r0, r0, r0, lsl r0
40014330:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014334:	00000290 	muleq	r0, r0, r2
40014338:	00000010 	andeq	r0, r0, r0, lsl r0
4001433c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014340:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014344:	00000010 	andeq	r0, r0, r0, lsl r0
40014348:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001434c:	00000310 	andeq	r0, r0, r0, lsl r3
40014350:	00000010 	andeq	r0, r0, r0, lsl r0
40014354:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014358:	00000350 	andeq	r0, r0, r0, asr r3
4001435c:	00000010 	andeq	r0, r0, r0, lsl r0
40014360:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014364:	000004c0 	andeq	r0, r0, r0, asr #9
40014368:	00000010 	andeq	r0, r0, r0, lsl r0
4001436c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014370:	000003c0 	andeq	r0, r0, r0, asr #7
40014374:	00000010 	andeq	r0, r0, r0, lsl r0
40014378:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001437c:	00000400 	andeq	r0, r0, r0, lsl #8
40014380:	00000010 	andeq	r0, r0, r0, lsl r0
40014384:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014388:	00000440 	andeq	r0, r0, r0, asr #8
4001438c:	00000010 	andeq	r0, r0, r0, lsl r0
40014390:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014394:	00000480 	andeq	r0, r0, r0, lsl #9
40014398:	00000010 	andeq	r0, r0, r0, lsl r0
4001439c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143a0:	00006280 	andeq	r6, r0, r0, lsl #5
400143a4:	00000010 	andeq	r0, r0, r0, lsl r0
400143a8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143ac:	00006680 	andeq	r6, r0, r0, lsl #13
400143b0:	00000010 	andeq	r0, r0, r0, lsl r0
400143b4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143b8:	00006a80 	andeq	r6, r0, r0, lsl #21
400143bc:	00000010 	andeq	r0, r0, r0, lsl r0
400143c0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143c4:	00006e80 	andeq	r6, r0, r0, lsl #29
400143c8:	00000010 	andeq	r0, r0, r0, lsl r0
400143cc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143d0:	00007280 	andeq	r7, r0, r0, lsl #5
400143d4:	00000010 	andeq	r0, r0, r0, lsl r0
400143d8:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143dc:	00007680 	andeq	r7, r0, r0, lsl #13
400143e0:	00000010 	andeq	r0, r0, r0, lsl r0
400143e4:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143e8:	00007a80 	andeq	r7, r0, r0, lsl #21
400143ec:	00000010 	andeq	r0, r0, r0, lsl r0
400143f0:	0702070f 	streq	r0, [r2, -pc, lsl #14]
400143f4:	00007e80 	andeq	r7, r0, r0, lsl #29
400143f8:	00000010 	andeq	r0, r0, r0, lsl r0
400143fc:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014400:	00008280 	andeq	r8, r0, r0, lsl #5
40014404:	00000010 	andeq	r0, r0, r0, lsl r0
40014408:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001440c:	00008680 	andeq	r8, r0, r0, lsl #13
40014410:	00000010 	andeq	r0, r0, r0, lsl r0
40014414:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014418:	00008a80 	andeq	r8, r0, r0, lsl #21
4001441c:	00000010 	andeq	r0, r0, r0, lsl r0
40014420:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014424:	00008e80 	andeq	r8, r0, r0, lsl #29
40014428:	00000010 	andeq	r0, r0, r0, lsl r0
4001442c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014430:	00009280 	andeq	r9, r0, r0, lsl #5
40014434:	00000010 	andeq	r0, r0, r0, lsl r0
40014438:	0702070f 	streq	r0, [r2, -pc, lsl #14]
4001443c:	00009680 	andeq	r9, r0, r0, lsl #13
40014440:	00000010 	andeq	r0, r0, r0, lsl r0
40014444:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014448:	00009a80 	andeq	r9, r0, r0, lsl #21
4001444c:	00000010 	andeq	r0, r0, r0, lsl r0
40014450:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014454:	00009e80 	andeq	r9, r0, r0, lsl #29
40014458:	00000010 	andeq	r0, r0, r0, lsl r0
4001445c:	0702070f 	streq	r0, [r2, -pc, lsl #14]
40014460:	0000a280 	andeq	sl, r0, r0, lsl #5
40014464:	00000010 	andeq	r0, r0, r0, lsl r0

Disassembly of section .data.maskResultsPupRegMap:

40014468 <maskResultsPupRegMap>:
40014468:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
4001446c:	183c1838 	ldmdane	ip!, {r3, r4, r5, fp, ip}
40014470:	Address 0x40014470 is out of bounds.


Disassembly of section .data.maskResultsPupRegMapPup3ECC:

40014472 <maskResultsPupRegMapPup3ECC>:
40014472:	18341830 	ldmdane	r4!, {r4, r5, fp, ip}
40014476:	18b01838 	ldmne	r0!, {r3, r4, r5, fp, ip}
4001447a:	Address 0x4001447a is out of bounds.


Disassembly of section .data.maxPollingForDone:

4001447c <maxPollingForDone>:
4001447c:	000f4240 	andeq	r4, pc, r0, asr #4

Disassembly of section .data.patternTable_32:

40014480 <patternTable_32>:
40014480:	03020303 	movweq	r0, #8963	; 0x2303
40014484:	00000080 	andeq	r0, r0, r0, lsl #1
40014488:	00000004 	andeq	r0, r0, r4
4001448c:	03020303 	movweq	r0, #8963	; 0x2303
40014490:	000000c0 	andeq	r0, r0, r0, asr #1
40014494:	00000004 	andeq	r0, r0, r4
40014498:	03020303 	movweq	r0, #8963	; 0x2303
4001449c:	00000380 	andeq	r0, r0, r0, lsl #7
400144a0:	00000004 	andeq	r0, r0, r4
400144a4:	03020303 	movweq	r0, #8963	; 0x2303
400144a8:	00000040 	andeq	r0, r0, r0, asr #32
400144ac:	00000004 	andeq	r0, r0, r4
400144b0:	03020303 	movweq	r0, #8963	; 0x2303
400144b4:	00000100 	andeq	r0, r0, r0, lsl #2
400144b8:	00000004 	andeq	r0, r0, r4
400144bc:	03020303 	movweq	r0, #8963	; 0x2303
400144c0:	00000000 	andeq	r0, r0, r0
400144c4:	00000004 	andeq	r0, r0, r4
400144c8:	0f020f1f 	svceq	0x00020f1f
400144cc:	00000140 	andeq	r0, r0, r0, asr #2
400144d0:	00000020 	andeq	r0, r0, r0, lsr #32
400144d4:	0f020f1f 	svceq	0x00020f1f
400144d8:	00000190 	muleq	r0, r0, r1
400144dc:	00000020 	andeq	r0, r0, r0, lsr #32
400144e0:	0f020f1f 	svceq	0x00020f1f
400144e4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
400144e8:	00000020 	andeq	r0, r0, r0, lsr #32
400144ec:	0f020f1f 	svceq	0x00020f1f
400144f0:	00000210 	andeq	r0, r0, r0, lsl r2
400144f4:	00000020 	andeq	r0, r0, r0, lsr #32
400144f8:	0f020f1f 	svceq	0x00020f1f
400144fc:	00000250 	andeq	r0, r0, r0, asr r2
40014500:	00000020 	andeq	r0, r0, r0, lsr #32
40014504:	0f020f1f 	svceq	0x00020f1f
40014508:	00000290 	muleq	r0, r0, r2
4001450c:	00000020 	andeq	r0, r0, r0, lsr #32
40014510:	0f020f1f 	svceq	0x00020f1f
40014514:	000002d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
40014518:	00000020 	andeq	r0, r0, r0, lsr #32
4001451c:	0f020f1f 	svceq	0x00020f1f
40014520:	00000310 	andeq	r0, r0, r0, lsl r3
40014524:	00000020 	andeq	r0, r0, r0, lsr #32
40014528:	0f020f1f 	svceq	0x00020f1f
4001452c:	00000350 	andeq	r0, r0, r0, asr r3
40014530:	00000020 	andeq	r0, r0, r0, lsr #32
40014534:	0f020f1f 	svceq	0x00020f1f
40014538:	000004c0 	andeq	r0, r0, r0, asr #9
4001453c:	00000020 	andeq	r0, r0, r0, lsr #32
40014540:	0f020f1f 	svceq	0x00020f1f
40014544:	000003c0 	andeq	r0, r0, r0, asr #7
40014548:	00000020 	andeq	r0, r0, r0, lsr #32
4001454c:	0f020f1f 	svceq	0x00020f1f
40014550:	00000400 	andeq	r0, r0, r0, lsl #8
40014554:	00000020 	andeq	r0, r0, r0, lsr #32
40014558:	0f020f1f 	svceq	0x00020f1f
4001455c:	00000440 	andeq	r0, r0, r0, asr #8
40014560:	00000020 	andeq	r0, r0, r0, lsr #32
40014564:	0f020f1f 	svceq	0x00020f1f
40014568:	00000480 	andeq	r0, r0, r0, lsl #9
4001456c:	00000020 	andeq	r0, r0, r0, lsr #32
40014570:	0f020f1f 	svceq	0x00020f1f
40014574:	00006280 	andeq	r6, r0, r0, lsl #5
40014578:	00000020 	andeq	r0, r0, r0, lsr #32
4001457c:	0f020f1f 	svceq	0x00020f1f
40014580:	00006680 	andeq	r6, r0, r0, lsl #13
40014584:	00000020 	andeq	r0, r0, r0, lsr #32
40014588:	0f020f1f 	svceq	0x00020f1f
4001458c:	00006a80 	andeq	r6, r0, r0, lsl #21
40014590:	00000020 	andeq	r0, r0, r0, lsr #32
40014594:	0f020f1f 	svceq	0x00020f1f
40014598:	00006e80 	andeq	r6, r0, r0, lsl #29
4001459c:	00000020 	andeq	r0, r0, r0, lsr #32
400145a0:	0f020f1f 	svceq	0x00020f1f
400145a4:	00007280 	andeq	r7, r0, r0, lsl #5
400145a8:	00000020 	andeq	r0, r0, r0, lsr #32
400145ac:	0f020f1f 	svceq	0x00020f1f
400145b0:	00007680 	andeq	r7, r0, r0, lsl #13
400145b4:	00000020 	andeq	r0, r0, r0, lsr #32
400145b8:	0f020f1f 	svceq	0x00020f1f
400145bc:	00007a80 	andeq	r7, r0, r0, lsl #21
400145c0:	00000020 	andeq	r0, r0, r0, lsr #32
400145c4:	0f020f1f 	svceq	0x00020f1f
400145c8:	00007e80 	andeq	r7, r0, r0, lsl #29
400145cc:	00000020 	andeq	r0, r0, r0, lsr #32
400145d0:	0f020f1f 	svceq	0x00020f1f
400145d4:	00008280 	andeq	r8, r0, r0, lsl #5
400145d8:	00000020 	andeq	r0, r0, r0, lsr #32
400145dc:	0f020f1f 	svceq	0x00020f1f
400145e0:	00008680 	andeq	r8, r0, r0, lsl #13
400145e4:	00000020 	andeq	r0, r0, r0, lsr #32
400145e8:	0f020f1f 	svceq	0x00020f1f
400145ec:	00008a80 	andeq	r8, r0, r0, lsl #21
400145f0:	00000020 	andeq	r0, r0, r0, lsr #32
400145f4:	0f020f1f 	svceq	0x00020f1f
400145f8:	00008e80 	andeq	r8, r0, r0, lsl #29
400145fc:	00000020 	andeq	r0, r0, r0, lsr #32
40014600:	0f020f1f 	svceq	0x00020f1f
40014604:	00009280 	andeq	r9, r0, r0, lsl #5
40014608:	00000020 	andeq	r0, r0, r0, lsr #32
4001460c:	0f020f1f 	svceq	0x00020f1f
40014610:	00009680 	andeq	r9, r0, r0, lsl #13
40014614:	00000020 	andeq	r0, r0, r0, lsr #32
40014618:	0f020f1f 	svceq	0x00020f1f
4001461c:	00009a80 	andeq	r9, r0, r0, lsl #21
40014620:	00000020 	andeq	r0, r0, r0, lsr #32
40014624:	0f020f1f 	svceq	0x00020f1f
40014628:	00009e80 	andeq	r9, r0, r0, lsl #29
4001462c:	00000020 	andeq	r0, r0, r0, lsr #32
40014630:	0f020f1f 	svceq	0x00020f1f
40014634:	0000a280 	andeq	sl, r0, r0, lsl #5
40014638:	00000020 	andeq	r0, r0, r0, lsr #32

Disassembly of section .data.vrefWindowSizeTh:

4001463c <vrefWindowSizeTh>:
4001463c:	Address 0x4001463c is out of bounds.


Disassembly of section .data.rfcTable:

4001463e <rfcTable>:
4001463e:	006e005a 	rsbeq	r0, lr, sl, asr r0
40014642:	010400a0 	smlatbeq	r4, r0, r0, r0
40014646:	Address 0x40014646 is out of bounds.


Disassembly of section .data.freqVal:

40014648 <freqVal>:
40014648:	00000000 	andeq	r0, r0, r0
4001464c:	00000190 	muleq	r0, r0, r1
40014650:	00000215 	andeq	r0, r0, r5, lsl r2
40014654:	0000029a 	muleq	r0, sl, r2
40014658:	00000320 	andeq	r0, r0, r0, lsr #6
4001465c:	000003a5 	andeq	r0, r0, r5, lsr #7
40014660:	0000042a 	andeq	r0, r0, sl, lsr #8
40014664:	00000137 	andeq	r0, r0, r7, lsr r1
40014668:	0000014d 	andeq	r0, r0, sp, asr #2
4001466c:	000001d3 	ldrdeq	r0, [r0], -r3
40014670:	00000352 	andeq	r0, r0, r2, asr r3
40014674:	00000258 	andeq	r0, r0, r8, asr r2
40014678:	0000012c 	andeq	r0, r0, ip, lsr #2
4001467c:	00000384 	andeq	r0, r0, r4, lsl #7
40014680:	00000168 	andeq	r0, r0, r8, ror #2
40014684:	000003e8 	andeq	r0, r0, r8, ror #7

Disassembly of section .data.casWriteLatencyTable:

40014688 <casWriteLatencyTable>:
40014688:	00000505 	andeq	r0, r0, r5, lsl #10
4001468c:	05000000 	streq	r0, [r0, #-0]
40014690:	00000005 	andeq	r0, r0, r5
40014694:	00050005 	andeq	r0, r5, r5
40014698:	00000505 	andeq	r0, r0, r5, lsl #10
4001469c:	05000000 	streq	r0, [r0, #-0]
400146a0:	00000005 	andeq	r0, r0, r5
400146a4:	00050005 	andeq	r0, r5, r5
400146a8:	00060505 	andeq	r0, r6, r5, lsl #10
400146ac:	05000000 	streq	r0, [r0, #-0]
400146b0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400146b4:	00050005 	andeq	r0, r5, r5
400146b8:	00060505 	andeq	r0, r6, r5, lsl #10
400146bc:	05000000 	streq	r0, [r0, #-0]
400146c0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400146c4:	00050005 	andeq	r0, r5, r5
400146c8:	00060505 	andeq	r0, r6, r5, lsl #10
400146cc:	05000000 	streq	r0, [r0, #-0]
400146d0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400146d4:	00050005 	andeq	r0, r5, r5
400146d8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400146dc:	05000000 	streq	r0, [r0, #-0]
400146e0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400146e4:	00050005 	andeq	r0, r5, r5
400146e8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400146ec:	05000000 	streq	r0, [r0, #-0]
400146f0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400146f4:	00050005 	andeq	r0, r5, r5
400146f8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400146fc:	05000000 	streq	r0, [r0, #-0]
40014700:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014704:	00050005 	andeq	r0, r5, r5
40014708:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001470c:	05000000 	streq	r0, [r0, #-0]
40014710:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014714:	00050005 	andeq	r0, r5, r5
40014718:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001471c:	05000008 	streq	r0, [r0, #-8]
40014720:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014724:	00050005 	andeq	r0, r5, r5
40014728:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001472c:	05000008 	streq	r0, [r0, #-8]
40014730:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014734:	00050005 	andeq	r0, r5, r5
40014738:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001473c:	05000008 	streq	r0, [r0, #-8]
40014740:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014744:	00050005 	andeq	r0, r5, r5
40014748:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001474c:	05000008 	streq	r0, [r0, #-8]
40014750:	07000605 	streq	r0, [r0, -r5, lsl #12]
40014754:	00050005 	andeq	r0, r5, r5
40014758:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001475c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014760:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014764:	00050005 	andeq	r0, r5, r5
40014768:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001476c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014770:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014774:	00050005 	andeq	r0, r5, r5
40014778:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001477c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014780:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014784:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40014788:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001478c:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014790:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014794:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}
40014798:	07060505 	streq	r0, [r6, -r5, lsl #10]
4001479c:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400147a0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400147a4:	0a050905 	beq	40156bc0 <startIf+0x1361e8>
400147a8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400147ac:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400147b0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400147b4:	0a050905 	beq	40156bd0 <startIf+0x1361f8>
400147b8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400147bc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400147c0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400147c4:	0a050905 	beq	40156be0 <startIf+0x136208>
400147c8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400147cc:	050a0908 	streq	r0, [sl, #-2312]	; 0x908
400147d0:	07090605 	streq	r0, [r9, -r5, lsl #12]
400147d4:	0a050905 	beq	40156bf0 <startIf+0x136218>
400147d8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400147dc:	05000000 	streq	r0, [r0, #-0]
400147e0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400147e4:	00050005 	andeq	r0, r5, r5
400147e8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400147ec:	05000008 	streq	r0, [r0, #-8]
400147f0:	07000605 	streq	r0, [r0, -r5, lsl #12]
400147f4:	00050005 	andeq	r0, r5, r5
400147f8:	07060505 	streq	r0, [r6, -r5, lsl #10]
400147fc:	05000908 	streq	r0, [r0, #-2312]	; 0x908
40014800:	07090605 	streq	r0, [r9, -r5, lsl #12]
40014804:	09050905 	stmdbeq	r5, {r0, r2, r8, fp}

Disassembly of section .data.cwlMaskTable:

40014808 <cwlMaskTable>:
40014808:	00000000 	andeq	r0, r0, r0
4001480c:	02010000 	andeq	r0, r1, #0
40014810:	06050403 	streq	r0, [r5], -r3, lsl #8
40014814:	09090807 	stmdbeq	r9, {r0, r1, r2, fp}

Disassembly of section .data.speedBinTableTRc:

40014818 <speedBinTableTRc>:
40014818:	0000c350 	andeq	ip, r0, r0, asr r3
4001481c:	0000cd14 	andeq	ip, r0, r4, lsl sp
40014820:	0000be6e 	andeq	fp, r0, lr, ror #28
40014824:	0000c5c1 	andeq	ip, r0, r1, asr #11
40014828:	0000cd14 	andeq	ip, r0, r4, lsl sp
4001482c:	0000b5a4 	andeq	fp, r0, r4, lsr #11
40014830:	0000bb80 	andeq	fp, r0, r0, lsl #23
40014834:	0000c15c 	andeq	ip, r0, ip, asr r1
40014838:	0000c738 	andeq	ip, r0, r8, lsr r7
4001483c:	0000afc8 	andeq	sl, r0, r8, asr #31
40014840:	0000b4aa 	andeq	fp, r0, sl, lsr #9
40014844:	0000b98c 	andeq	fp, r0, ip, lsl #19
40014848:	0000be6e 	andeq	fp, r0, lr, ror #28
4001484c:	0000ae9c 	muleq	r0, ip, lr
40014850:	0000b2ca 	andeq	fp, r0, sl, asr #5
40014854:	0000b6f8 	strdeq	fp, [r0], -r8
40014858:	0000bb26 	andeq	fp, r0, r6, lsr #22
4001485c:	0000a915 	andeq	sl, r0, r5, lsl r9
40014860:	0000acbc 			; <UNDEFINED> instruction: 0x0000acbc
40014864:	0000b063 	andeq	fp, r0, r3, rrx
40014868:	0000b40a 	andeq	fp, r0, sl, lsl #8

Disassembly of section .data.clMaskTable:

4001486c <clMaskTable>:
4001486c:	00000000 	andeq	r0, r0, r0
40014870:	06040200 	streq	r0, [r4], -r0, lsl #4
40014874:	0e0c0a08 	vmlaeq.f32	s0, s24, s16
40014878:	05050301 	streq	r0, [r5, #-769]	; 0x301

Disassembly of section .data.speedBinTableTRcdTRp:

4001487c <speedBinTableTRcdTRp>:
4001487c:	000030d4 	ldrdeq	r3, [r0], -r4
40014880:	00003a98 	muleq	r0, r8, sl
40014884:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
40014888:	00003345 	andeq	r3, r0, r5, asr #6
4001488c:	00003a98 	muleq	r0, r8, sl
40014890:	00002904 	andeq	r2, r0, r4, lsl #18
40014894:	00002ee0 	andeq	r2, r0, r0, ror #29
40014898:	000034bc 			; <UNDEFINED> instruction: 0x000034bc
4001489c:	00003a98 	muleq	r0, r8, sl
400148a0:	00002710 	andeq	r2, r0, r0, lsl r7
400148a4:	00002bf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
400148a8:	000030d4 	ldrdeq	r3, [r0], -r4
400148ac:	000035b6 			; <UNDEFINED> instruction: 0x000035b6
400148b0:	000029cc 	andeq	r2, r0, ip, asr #19
400148b4:	00002dfa 	strdeq	r2, [r0], -sl
400148b8:	00003228 	andeq	r3, r0, r8, lsr #4
400148bc:	00003656 	andeq	r3, r0, r6, asr r6
400148c0:	0000282d 	andeq	r2, r0, sp, lsr #16
400148c4:	00002bd4 	ldrdeq	r2, [r0], -r4
400148c8:	00002f7b 	andeq	r2, r0, fp, ror pc
400148cc:	00003322 	andeq	r3, r0, r2, lsr #6

Disassembly of section .data.twrMaskTable:

400148d0 <twrMaskTable>:
400148d0:	0a0a0a0a 	beq	40297100 <startIf+0x276728>
400148d4:	0302010a 	movweq	r0, #8458	; 0x210a
400148d8:	0a050a04 	beq	401570f0 <startIf+0x136718>
400148dc:	0a070a06 	beq	401d70fc <startIf+0x1b6724>
	...

Disassembly of section .data.casLatencyTable:

400148e1 <casLatencyTable>:
400148e1:	00000506 	andeq	r0, r0, r6, lsl #10
400148e5:	05000000 	streq	r0, [r0, #-0]
400148e9:	00000005 	andeq	r0, r0, r5
400148ed:	00050005 	andeq	r0, r5, r5
400148f1:	00000606 	andeq	r0, r0, r6, lsl #12
400148f5:	06000000 	streq	r0, [r0], -r0
400148f9:	00000006 	andeq	r0, r0, r6
400148fd:	00060006 	andeq	r0, r6, r6
40014901:	00060506 	andeq	r0, r6, r6, lsl #10
40014905:	05000000 	streq	r0, [r0, #-0]
40014909:	00000605 	andeq	r0, r0, r5, lsl #12
4001490d:	00050005 	andeq	r0, r5, r5
40014911:	00070606 	andeq	r0, r7, r6, lsl #12
40014915:	06000000 	streq	r0, [r0], -r0
40014919:	00000706 	andeq	r0, r0, r6, lsl #14
4001491d:	00060006 	andeq	r0, r6, r6
40014921:	00080606 	andeq	r0, r8, r6, lsl #12
40014925:	06000000 	streq	r0, [r0], -r0
40014929:	00000806 	andeq	r0, r0, r6, lsl #16
4001492d:	00060006 	andeq	r0, r6, r6
40014931:	07060506 	streq	r0, [r6, -r6, lsl #10]
40014935:	05000000 	streq	r0, [r0, #-0]
40014939:	07000605 	streq	r0, [r0, -r5, lsl #12]
4001493d:	00050005 	andeq	r0, r5, r5
40014941:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
40014945:	05000000 	streq	r0, [r0, #-0]
40014949:	08000705 	stmdaeq	r0, {r0, r2, r8, r9, sl}
4001494d:	00050005 	andeq	r0, r5, r5
40014951:	09080606 	stmdbeq	r8, {r1, r2, r9, sl}
40014955:	06000000 	streq	r0, [r0], -r0
40014959:	09000806 	stmdbeq	r0, {r1, r2, fp}
4001495d:	00060006 	andeq	r0, r6, r6
40014961:	0a080606 	beq	40216181 <startIf+0x1f57a9>
40014965:	06000000 	streq	r0, [r0], -r0
40014969:	0a000806 	beq	40016989 <mvSysEnvSocUnitNums+0x1e5d>
4001496d:	00060006 	andeq	r0, r6, r6
40014971:	07060506 	streq	r0, [r6, -r6, lsl #10]
40014975:	05000008 	streq	r0, [r0, #-8]
40014979:	07000605 	streq	r0, [r0, -r5, lsl #12]
4001497d:	00050005 	andeq	r0, r5, r5
40014981:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40014985:	05000009 	streq	r0, [r0, #-9]
40014989:	08000605 	stmdaeq	r0, {r0, r2, r9, sl}
4001498d:	00050005 	andeq	r0, r5, r5
40014991:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40014995:	0500000a 	streq	r0, [r0, #-10]
40014999:	09000705 	stmdbeq	r0, {r0, r2, r8, r9, sl}
4001499d:	00050005 	andeq	r0, r5, r5
400149a1:	0a080606 	beq	402161c1 <startIf+0x1f57e9>
400149a5:	0600000b 	streq	r0, [r0], -fp
400149a9:	0a000806 	beq	400169c9 <mvSysEnvSocUnitNums+0x1e9d>
400149ad:	00060006 	andeq	r0, r6, r6
400149b1:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
400149b5:	05000b09 	streq	r0, [r0, #-2825]	; 0xb09
400149b9:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
400149bd:	00050005 	andeq	r0, r5, r5
400149c1:	08070506 	stmdaeq	r7, {r1, r2, r8, sl}
400149c5:	05000b0a 	streq	r0, [r0, #-2826]	; 0xb0a
400149c9:	080b0705 	stmdaeq	fp, {r0, r2, r8, r9, sl}
400149cd:	0b050b05 	bleq	401575e9 <startIf+0x136c11>
400149d1:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
400149d5:	06000c0b 	streq	r0, [r0], -fp, lsl #24
400149d9:	090c0706 	stmdbeq	ip, {r1, r2, r8, r9, sl}
400149dd:	0c060c06 	stceq	12, cr0, [r6], {6}
400149e1:	0a080606 	beq	40216201 <startIf+0x1f5829>
400149e5:	06000d0b 	streq	r0, [r0], -fp, lsl #26
400149e9:	0a0d0806 	beq	40356a09 <startIf+0x336031>
400149ed:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8
400149f1:	07060506 	streq	r0, [r6, -r6, lsl #10]
400149f5:	050b0a09 	streq	r0, [fp, #-2569]	; 0xa09
400149f9:	070a0605 	streq	r0, [sl, -r5, lsl #12]
400149fd:	0b050b05 	bleq	40157619 <startIf+0x136c41>
40014a01:	08060506 	stmdaeq	r6, {r1, r2, r8, sl}
40014a05:	050c0b09 	streq	r0, [ip, #-2825]	; 0xb09
40014a09:	080b0605 	stmdaeq	fp, {r0, r2, r9, sl}
40014a0d:	0c050c05 	stceq	12, cr0, [r5], {5}
40014a11:	09070506 	stmdbeq	r7, {r1, r2, r8, sl}
40014a15:	050d0c0a 	streq	r0, [sp, #-3082]	; 0xc0a
40014a19:	090c0705 	stmdbeq	ip, {r0, r2, r8, r9, sl}
40014a1d:	0d050d05 	stceq	13, cr0, [r5, #-20]	; 0xffffffec
40014a21:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014a25:	060e0d0b 	streq	r0, [lr], -fp, lsl #26
40014a29:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40014a2d:	0e060e06 	cdpeq	14, 0, cr0, cr6, cr6, {0}
40014a31:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014a35:	06000000 	streq	r0, [r0], -r0
40014a39:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40014a3d:	00060006 	andeq	r0, r6, r6
40014a41:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014a45:	0600000b 	streq	r0, [r0], -fp
40014a49:	09000706 	stmdbeq	r0, {r1, r2, r8, r9, sl}
40014a4d:	00060006 	andeq	r0, r6, r6
40014a51:	09070606 	stmdbeq	r7, {r1, r2, r9, sl}
40014a55:	06000d0b 	streq	r0, [r0], -fp, lsl #26
40014a59:	090d0706 	stmdbeq	sp, {r1, r2, r8, r9, sl}
40014a5d:	0d060d06 	stceq	13, cr0, [r6, #-24]	; 0xffffffe8

Disassembly of section .data.DQbitMap2Phypin:

40014a64 <DQbitMap2Phypin>:
40014a64:	00000001 	andeq	r0, r0, r1
40014a68:	00000000 	andeq	r0, r0, r0
40014a6c:	00000002 	andeq	r0, r0, r2
40014a70:	00000006 	andeq	r0, r0, r6
40014a74:	00000009 	andeq	r0, r0, r9
40014a78:	00000008 	andeq	r0, r0, r8
40014a7c:	00000003 	andeq	r0, r0, r3
40014a80:	00000007 	andeq	r0, r0, r7
40014a84:	00000008 	andeq	r0, r0, r8
40014a88:	00000009 	andeq	r0, r0, r9
40014a8c:	00000001 	andeq	r0, r0, r1
40014a90:	00000007 	andeq	r0, r0, r7
40014a94:	00000002 	andeq	r0, r0, r2
40014a98:	00000006 	andeq	r0, r0, r6
40014a9c:	00000003 	andeq	r0, r0, r3
40014aa0:	00000000 	andeq	r0, r0, r0
40014aa4:	00000003 	andeq	r0, r0, r3
40014aa8:	00000009 	andeq	r0, r0, r9
40014aac:	00000007 	andeq	r0, r0, r7
40014ab0:	00000008 	andeq	r0, r0, r8
40014ab4:	00000001 	andeq	r0, r0, r1
40014ab8:	00000000 	andeq	r0, r0, r0
40014abc:	00000002 	andeq	r0, r0, r2
40014ac0:	00000006 	andeq	r0, r0, r6
40014ac4:	00000001 	andeq	r0, r0, r1
40014ac8:	00000000 	andeq	r0, r0, r0
40014acc:	00000006 	andeq	r0, r0, r6
40014ad0:	00000002 	andeq	r0, r0, r2
40014ad4:	00000008 	andeq	r0, r0, r8
40014ad8:	00000003 	andeq	r0, r0, r3
40014adc:	00000007 	andeq	r0, r0, r7
40014ae0:	00000009 	andeq	r0, r0, r9
40014ae4:	00000000 	andeq	r0, r0, r0
40014ae8:	00000001 	andeq	r0, r0, r1
40014aec:	00000002 	andeq	r0, r0, r2
40014af0:	00000009 	andeq	r0, r0, r9
40014af4:	00000007 	andeq	r0, r0, r7
40014af8:	00000008 	andeq	r0, r0, r8
40014afc:	00000003 	andeq	r0, r0, r3
40014b00:	00000006 	andeq	r0, r0, r6

Disassembly of section .data.hwsOsExactDelayPtr:

40014b04 <hwsOsExactDelayPtr>:
40014b04:	4000bd4d 	andmi	fp, r0, sp, asr #26

Disassembly of section .data.pbsPattern:

40014b08 <pbsPattern>:
40014b08:	Address 0x40014b08 is out of bounds.


Disassembly of section .data.endPattern:

40014b0c <endPattern>:
40014b0c:	0000000e 	andeq	r0, r0, lr

Disassembly of section .data.startPattern:

40014b10 <startPattern>:
40014b10:	00000007 	andeq	r0, r0, r7

Disassembly of section .data.opExecuteFuncArr:

40014b14 <opExecuteFuncArr>:
40014b14:	4000e405 	andmi	lr, r0, r5, lsl #8
40014b18:	4000e4b3 			; <UNDEFINED> instruction: 0x4000e4b3
40014b1c:	4000e447 	andmi	lr, r0, r7, asr #8

Disassembly of section .data.gDevId:

40014b20 <gDevId>:
40014b20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.flagTwsiInit:

40014b24 <flagTwsiInit>:
40014b24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.gBoardId:

40014b28 <gBoardId>:
40014b28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

Disassembly of section .data.mvSysEnvSocUnitNums:

40014b2c <mvSysEnvSocUnitNums>:
40014b2c:	04030304 	streq	r0, [r3], #-772	; 0x304
40014b30:	02030202 	andeq	r0, r3, #536870912	; 0x20000000
40014b34:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
40014b38:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
40014b3c:	01010101 	tsteq	r1, r1, lsl #2
40014b40:	00000101 	andeq	r0, r0, r1, lsl #2
40014b44:	04020202 	streq	r0, [r2], #-514	; 0x202
40014b48:	00010101 	andeq	r0, r1, r1, lsl #2
40014b4c:	00000100 	andeq	r0, r0, r0, lsl #2
	...

Disassembly of section .bss.serdesUnitCount:

4002094a <serdesUnitCount>:
	...

Disassembly of section .bss.isValidateWindowPerPup:

40020952 <isValidateWindowPerPup>:
	...

Disassembly of section .bss.isValidateWindowPerIf:

40020953 <isValidateWindowPerIf>:
	...

Disassembly of section .bss.isRunLevelingSweepTests:

40020954 <isRunLevelingSweepTests>:
	...

Disassembly of section .bss.startXsbOffset:

40020958 <startXsbOffset>:
40020958:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isRegDump:

4002095c <isRegDump>:
	...

Disassembly of section .bss.dqMapTable:

40020960 <dqMapTable>:
40020960:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.rlMidFreqWA:

40020964 <rlMidFreqWA>:
40020964:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.effective_cs:

40020968 <effective_cs>:
40020968:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.isPllBeforeInit:

4002096c <isPllBeforeInit>:
	...

Disassembly of section .bss.trainingStage:

4002096d <trainingStage>:
	...

Disassembly of section .bss.lowFreq:

4002096e <lowFreq>:
	...

Disassembly of section .bss.windowMemAddr:

40020970 <windowMemAddr>:
40020970:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg0Val:

40020974 <PhyReg0Val>:
40020974:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.delayEnable:

40020978 <delayEnable>:
40020978:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.xsbValidateType:

4002097c <xsbValidateType>:
4002097c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.firstActiveIf:

40020980 <firstActiveIf>:
40020980:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.debugMode:

40020984 <debugMode>:
40020984:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.PhyReg2Val:

40020988 <PhyReg2Val>:
40020988:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.max_cs.2772:

4002098c <max_cs.2772>:
4002098c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3TipCentralizationSkipMinWindowCheck:

40020990 <ddr3TipCentralizationSkipMinWindowCheck>:
40020990:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddrDevAttrInitDone:

40020994 <ddrDevAttrInitDone>:
40020994:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.topologyMapDb:

40020998 <topologyMapDb>:
40020998:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.ddr3AsyncModeAtTF:

4002099c <ddr3AsyncModeAtTF>:
4002099c:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.initDone.2672:

400209a0 <initDone.2672>:
400209a0:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsMaskBackup:

400209a4 <uiXorRegsMaskBackup>:
	...

Disassembly of section .bss.uiXorRegsCtrlBackup:

400209b8 <uiXorRegsCtrlBackup>:
400209b8:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.uiXorRegsBaseBackup:

400209bc <uiXorRegsBaseBackup>:
	...

Disassembly of section .bss.ddr3TipSpecialRxRunOnceFlag:

400209d0 <ddr3TipSpecialRxRunOnceFlag>:
	...

Disassembly of section .bss.endIf:

400209d4 <endIf>:
400209d4:	00000000 	andeq	r0, r0, r0

Disassembly of section .bss.startIf:

400209d8 <startIf>:
400209d8:	00000000 	andeq	r0, r0, r0

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 	teqmi	sp, r5, lsl #14
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12020a02 	andne	r0, r2, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	22011a01 	andcs	r1, r1, #4096	; 0x1000
  2c:	Address 0x0000002c is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <MV_CPU_LE+0x10d0d23>
   4:	614d2820 	cmpvs	sp, r0, lsr #16
   8:	6c657672 	stclvs	6, cr7, [r5], #-456	; 0xfffffe38
   c:	4347206c 	movtmi	r2, #28780	; 0x706c
  10:	65722043 	ldrbvs	r2, [r2, #-67]!	; 0x43
  14:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  18:	30322065 	eorscc	r2, r2, r5, rrx
  1c:	32303631 	eorscc	r3, r0, #51380224	; 0x3100000
  20:	632d3632 	teqvs	sp, #52428800	; 0x3200000
  24:	37666134 			; <UNDEFINED> instruction: 0x37666134
  28:	20623333 	rsbcs	r3, r2, r3, lsr r3
  2c:	204b3436 	subcs	r3, fp, r6, lsr r4
  30:	5058414d 	subspl	r4, r8, sp, asr #2
  34:	53454741 	movtpl	r4, #22337	; 0x5741
  38:	20455a49 	subcs	r5, r5, r9, asr #20
  3c:	47494c41 	strbmi	r4, [r9, -r1, asr #24]
  40:	3420294e 	strtcc	r2, [r0], #-2382	; 0x94e
  44:	342e362e 	strtcc	r3, [lr], #-1582	; 0x62e
	...

Disassembly of section .bss:

40020000 <serdesSeqDb>:
	...

400201c8 <serdesConfigurationMap>:
	...

4002021c <ctrlSweepres>:
	...

4002049c <ctrlADLL1>:
	...

400204ec <ctrlLevelPhase>:
	...

4002053c <ctrlADLL>:
	...

4002058c <configFuncInfo>:
	...

400205b8 <trainingResult>:
	...

400205d0 <gRttNomCS1>:
400205d0:	00000000 	andeq	r0, r0, r0

400205d4 <mediumFreq>:
400205d4:	00000000 	andeq	r0, r0, r0

400205d8 <topologyMap>:
400205d8:	00000000 	andeq	r0, r0, r0

400205dc <dfsLowFreq>:
400205dc:	00000000 	andeq	r0, r0, r0

400205e0 <calibrationUpdateControl>:
400205e0:	00000000 	andeq	r0, r0, r0

400205e4 <gRttNomCS0>:
400205e4:	00000000 	andeq	r0, r0, r0

400205e8 <trainEdgeCompare>:
	...

400205e9 <traintrainCsType>:
400205e9:	00000000 	andeq	r0, r0, r0

400205ec <trainingRes>:
	...

4002072c <trainIfAcess>:
4002072c:	00000000 	andeq	r0, r0, r0

40020730 <trainControlElement>:
	...

40020731 <trainPattern>:
40020731:	00000000 	andeq	r0, r0, r0

40020734 <trainIfSelect>:
40020734:	00000000 	andeq	r0, r0, r0

40020738 <trainDevNum>:
40020738:	00000000 	andeq	r0, r0, r0

4002073c <phyRegBk>:
	...

400207dc <trainResultType>:
	...

400207dd <trainDirection>:
400207dd:	00000000 	andeq	r0, r0, r0

400207e0 <trainInitValue>:
400207e0:	00000000 	andeq	r0, r0, r0

400207e4 <traineSearchDir>:
400207e4:	00000000 	andeq	r0, r0, r0

400207e8 <trainIfId>:
400207e8:	00000000 	andeq	r0, r0, r0

400207ec <trainPupAccess>:
400207ec:	00000000 	andeq	r0, r0, r0

400207f0 <trainNumberIterations>:
400207f0:	00000000 	andeq	r0, r0, r0

400207f4 <trainPupNum>:
400207f4:	00000000 	andeq	r0, r0, r0

400207f8 <trainCsNum>:
400207f8:	00000000 	andeq	r0, r0, r0

400207fc <writeSuppResultTable>:
	...

40020824 <lastVref>:
40020824:	00000000 	andeq	r0, r0, r0
	...

40020829 <interfaceState>:
	...

4002082a <pupState>:
4002082a:	00000000 	andeq	r0, r0, r0
	...

4002082f <vrefWindowSize>:
4002082f:	00000000 	andeq	r0, r0, r0
	...

40020834 <caDelay>:
40020834:	00000000 	andeq	r0, r0, r0

40020838 <currentVref>:
40020838:	00000000 	andeq	r0, r0, r0
	...

4002083e <lastValidWindow>:
	...

40020848 <limVref>:
40020848:	00000000 	andeq	r0, r0, r0
	...

4002084e <currentValidWindow>:
	...

40020858 <ddrDevAttributes>:
	...

40020868 <gtStatus>:
40020868:	00000000 	andeq	r0, r0, r0

4002086c <trainStatus>:
	...

4002086d <pbsDelayPerPup>:
	...

40020895 <MinADLLPerPup>:
40020895:	00000000 	andeq	r0, r0, r0
	...

4002089a <MaxPBSPerPup>:
4002089a:	00000000 	andeq	r0, r0, r0
	...

4002089f <PupState>:
4002089f:	00000000 	andeq	r0, r0, r0
	...

400208a4 <ADLL_SHIFT_Lock>:
400208a4:	00000000 	andeq	r0, r0, r0
	...

400208a9 <MinPBSPerPup>:
400208a9:	00000000 	andeq	r0, r0, r0
	...

400208ae <MaxADLLPerPup>:
400208ae:	00000000 	andeq	r0, r0, r0
	...

400208b3 <Result_MAT_RX_DQS>:
	...

400208c8 <nominalAdll>:
	...

400208dc <ADLL_SHIFT_val>:
400208dc:	00000000 	andeq	r0, r0, r0
	...

400208e1 <Result_MAT>:
	...

40020909 <ResultAllBit>:
	...

40020931 <busStartWindow>:
	...

4002093b <busEndWindow>:
	...

40020945 <centralizationState>:
40020945:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c010001 	wstrbvc	wr0, [r1], #-1
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000000c 	andeq	r0, r0, ip
  14:	00000000 	andeq	r0, r0, r0
  18:	400000ac 	andmi	r0, r0, ip, lsr #1
  1c:	000001ec 	andeq	r0, r0, ip, ror #3
  20:	0000000c 	andeq	r0, r0, ip
  24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  28:	7c010001 	wstrbvc	wr0, [r1], #-1
  2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  30:	0000000c 	andeq	r0, r0, ip
  34:	00000020 	andeq	r0, r0, r0, lsr #32
  38:	400002b8 			; <UNDEFINED> instruction: 0x400002b8
  3c:	00000220 	andeq	r0, r0, r0, lsr #4
