
\begin{tabular}{ll}
\hline\noalign{\smallskip}
Parameter & Value \\
\noalign{\smallskip}
\hline
\noalign{\smallskip}
Synthesis tool & ISE/EDK 10.1 \\
Compiler & GCC 4.0.2 \\
FPGA clock & 100 MHz \\
Microprocessor clock & 100 MHz \\
$\alpha$ & 1 \\
Num. of input ports & 32 \\
Num. of output ports & 32 \\
HW FIFO size & 8 bits wide with 16 elements \\
Num. of FIFOs & 64 \\
\hline
\end{tabular}