# RISC-V 32I CPU å¯¦ç¾

é€™æ˜¯ä¸€å€‹åŸºæ–¼ Verilog çš„ RISC-V 32I CPU å¯¦ç¾ï¼Œæ¡ç”¨äº”ç´šç®¡ç·šæ¶æ§‹ã€‚

## å°ˆæ¡ˆçµæ§‹

```
rsic-v-x1-cpu/
â”œâ”€â”€ assembler/               # çµ„è­¯å™¨
â”‚   â””â”€â”€ assembler.py        # Python çµ„è­¯å™¨
â”œâ”€â”€ hardware/               # ç¡¬é«”è¨­è¨ˆ
â”‚   â”œâ”€â”€ rtl/               # RTL æª”æ¡ˆ
â”‚   â”‚   â”œâ”€â”€ cpu_top.v      # CPU é ‚å±¤æ¨¡çµ„
â”‚   â”‚   â”œâ”€â”€ if_stage.v     # IF éšæ®µ
â”‚   â”‚   â”œâ”€â”€ id_stage.v     # ID éšæ®µ
â”‚   â”‚   â”œâ”€â”€ ex_stage.v     # EX éšæ®µ
â”‚   â”‚   â”œâ”€â”€ mem_stage.v    # MEM éšæ®µ
â”‚   â”‚   â”œâ”€â”€ alu.v          # ALU
â”‚   â”‚   â”œâ”€â”€ branch_unit.v  # åˆ†æ”¯å–®å…ƒ
â”‚   â”‚   â”œâ”€â”€ reg_file.v     # æš«å­˜å™¨æª”æ¡ˆ
â”‚   â”‚   â”œâ”€â”€ control_unit.v # æ§åˆ¶å–®å…ƒ
â”‚   â”‚   â”œâ”€â”€ forwarding_unit.v # å‰éå–®å…ƒ
â”‚   â”‚   â”œâ”€â”€ hazard_detection_unit.v # å±éšªæª¢æ¸¬å–®å…ƒ
â”‚   â”‚   â”œâ”€â”€ immediate_generator.v # ç«‹å³æ•¸ç”¢ç”Ÿå™¨
â”‚   â”‚   â”œâ”€â”€ multiplier.v   # ä¹˜æ³•å™¨
â”‚   â”‚   â”œâ”€â”€ pipeline_reg_if_id.v   # IF/ID ç®¡ç·šæš«å­˜å™¨
â”‚   â”‚   â”œâ”€â”€ pipeline_reg_id_ex.v   # ID/EX ç®¡ç·šæš«å­˜å™¨
â”‚   â”‚   â”œâ”€â”€ pipeline_reg_ex_mem.v  # EX/MEM ç®¡ç·šæš«å­˜å™¨
â”‚   â”‚   â”œâ”€â”€ pipeline_reg_mem_wb.v  # MEM/WB ç®¡ç·šæš«å­˜å™¨
â”‚   â””â”€â”€ sim/               # æ¨¡æ“¬æª”æ¡ˆ
â”‚       â”œâ”€â”€ tb_branch_test.v # åˆ†æ”¯æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_add_test.v   # åŠ æ³•æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_mul_test.v   # ä¹˜æ³•æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_fibonacci_test.v # æ–æ³¢é‚£å¥‘æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_factorial_test.v # éšä¹˜è¨ˆç®—æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_gcd_test.v       # è¼¾è½‰ç›¸é™¤æ³•æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_div_integrated_test.v # é™¤æ³•æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_prime_sieve_test.v    # åŸƒæ‹‰æ‰˜è‰²å°¼ç¯©æ³•æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_hash_test.v           # å“ˆå¸Œé‹ç®—æ¸¬è©¦ testbench
â”‚       â”œâ”€â”€ tb_fft_test.v            # FFTæ¸¬è©¦ testbench
â”‚       â””â”€â”€ tb_convolution_test.v    # å·ç©æ¸¬è©¦ testbench
â””â”€â”€ tests/                 # æ¸¬è©¦ç¨‹å¼
    â”œâ”€â”€ asm_sources/       # çµ„èªåŸå§‹æª”
    â”‚   â”œâ”€â”€ add_integrated_test.asm     # åŠ æ³•æ¸¬è©¦
    â”‚   â”œâ”€â”€ mul_integrated_test.asm     # ä¹˜æ³•æ¸¬è©¦
    â”‚   â”œâ”€â”€ branch_integrated_test.asm  # åˆ†æ”¯æ¸¬è©¦ï¼ˆåŒ…å«LUIã€JAL/JALRï¼‰
    â”‚   â”œâ”€â”€ fibonacci_test.asm          # æ–æ³¢é‚£å¥‘æ•¸åˆ—æ¸¬è©¦
    â”‚   â”œâ”€â”€ factorial_test.asm          # éšä¹˜è¨ˆç®—æ¸¬è©¦
    â”‚   â”œâ”€â”€ gcd_test.asm                # è¼¾è½‰ç›¸é™¤æ³•æ¸¬è©¦
â”‚   â”œâ”€â”€ div_integrated_test.asm     # é™¤æ³•æ¸¬è©¦
â”‚   â”œâ”€â”€ prime_sieve_test.asm        # åŸƒæ‹‰æ‰˜è‰²å°¼ç¯©æ³•æ¸¬è©¦
â”‚   â”œâ”€â”€ hash_test.asm               # å“ˆå¸Œé‹ç®—æ¸¬è©¦
â”‚   â”œâ”€â”€ fft_test.asm                # FFTæ¸¬è©¦
â”‚   â””â”€â”€ convolution_test.asm        # å·ç©æ¸¬è©¦
    â””â”€â”€ hex_outputs/       # çµ„è­¯å¾Œçš„æ©Ÿå™¨ç¢¼
```

## CPU ç‰¹æ€§

- **æ¶æ§‹**: RISC-V 32I åŸºç¤æ•´æ•¸æŒ‡ä»¤é›†ï¼Œæ”¯æ´ M æ“´å±• (MUL)
- **ç®¡ç·š**: äº”ç´šç®¡ç·š (IF, ID, EX, MEM, WB)
- **æš«å­˜å™¨**: 32å€‹ 32-bit é€šç”¨æš«å­˜å™¨
- **è¨˜æ†¶é«”**: åˆ†é›¢å¼æŒ‡ä»¤å’Œè³‡æ–™è¨˜æ†¶é«”
- **å‰é**: æ”¯æ´è³‡æ–™å‰éé¿å…éƒ¨åˆ†å±éšª
- **å±éšªæª¢æ¸¬**: å®Œæ•´çš„å±éšªæª¢æ¸¬å–®å…ƒï¼Œæ”¯æ´è¼‰å…¥-ä½¿ç”¨ã€åˆ†æ”¯ç­‰ç®¡ç·šå±éšª
- **åˆ†æ”¯**: æ”¯æ´æ‰€æœ‰ RISC-V åˆ†æ”¯æŒ‡ä»¤ï¼Œåˆ†æ”¯å–®å…ƒç¨ç«‹æ¨¡çµ„
- **ä¹˜æ³•**: æ”¯æ´ MUL æŒ‡ä»¤ï¼ˆM æ“´å±•ï¼‰
- **é™¤æ³•**: æ”¯æ´ DIV, DIVU, REM, REMU æŒ‡ä»¤ï¼ˆM æ“´å±•ï¼‰
- **ç®¡ç·šæš«å­˜å™¨**: å„éšæ®µçš†æœ‰ç¨ç«‹ç®¡ç·šæš«å­˜å™¨

## æ”¯æ´çš„æŒ‡ä»¤

### ç®—è¡“æŒ‡ä»¤
- `ADD`, `SUB`, `ADDI`
- `AND`, `OR`, `XOR`, `ANDI`, `ORI`, `XORI`
- `SLL`, `SRL`, `SRA`, `SLLI`, `SRLI`, `SRAI`
- `SLT`, `SLTU`, `SLTI`, `SLTIU`
- `MUL` (M æ“´å±•)
- `DIV`, `DIVU`, `REM`, `REMU` (M æ“´å±•) - é™¤æ³•å’Œé¤˜æ•¸é‹ç®—

### è¨˜æ†¶é«”æŒ‡ä»¤
- `LW`, `LH`, `LB`, `LHU`, `LBU`
- `SW`, `SH`, `SB`

### åˆ†æ”¯æŒ‡ä»¤
- `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU`
- `JAL`, `JALR`

### å…¶ä»–æŒ‡ä»¤
- `LUI`, `AUIPC`

## æ¸¬è©¦

### 1. åŠ æ³•æ¸¬è©¦
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/add_integrated_test.asm -o ./tests/hex_outputs/add_integrated_test.hex

# ç·¨è­¯ Verilog
iverilog -o add_sim hardware/sim/tb_add_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp add_sim
```

**åŠ æ³•æ¸¬è©¦å…§å®¹:**
- ADD æŒ‡ä»¤æ¸¬è©¦
- ADDI æŒ‡ä»¤æ¸¬è©¦
- æ­£æ•¸åŠ æ³•
- è² æ•¸åŠ æ³•
- æº¢ä½æƒ…æ³

### 2. ä¹˜æ³•æ¸¬è©¦
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/mul_integrated_test.asm -o ./tests/hex_outputs/mul_integrated_test.hex

# ç·¨è­¯ Verilog
iverilog -o mul_sim hardware/sim/tb_mul_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp mul_sim
```

**ä¹˜æ³•æ¸¬è©¦å…§å®¹:**
- MUL æŒ‡ä»¤æ¸¬è©¦
- æ­£æ•¸ä¹˜æ³•
- è² æ•¸ä¹˜æ³•
- å¤§æ•¸ä¹˜æ³•

### 3. åˆ†æ”¯æ¸¬è©¦
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/branch_integrated_test.asm -o ./tests/hex_outputs/branch_integrated_test.hex

# ç·¨è­¯ Verilog
iverilog -o branch_sim hardware/sim/tb_branch_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp branch_sim
```

**åˆ†æ”¯æ¸¬è©¦å…§å®¹:**
- BEQ (ç›¸ç­‰åˆ†æ”¯)
- BNE (ä¸ç­‰åˆ†æ”¯)
- BLT (å°æ–¼åˆ†æ”¯, æœ‰ç¬¦è™Ÿ)
- BGE (å¤§æ–¼ç­‰æ–¼åˆ†æ”¯, æœ‰ç¬¦è™Ÿ)
- BLTU (å°æ–¼åˆ†æ”¯, ç„¡ç¬¦è™Ÿ)
- BGEU (å¤§æ–¼ç­‰æ–¼åˆ†æ”¯, ç„¡ç¬¦è™Ÿ)
- è² æ•¸æ¯”è¼ƒæ¸¬è©¦
- é›¶å€¼æ¯”è¼ƒæ¸¬è©¦
- åˆ†æ”¯ä¸æ¡ç”¨æƒ…æ³
- ç°¡åŒ–å‘å‰è·³è½‰è¿´åœˆ
- çœŸå¯¦å‘å¾Œè·³è½‰è¿´åœˆ (ä½¿ç”¨è² æ•¸ç«‹å³æ•¸)
- LUIæŒ‡ä»¤æ”¯æ´ (Load Upper Immediate)
- JAL/JALR (è·³è½‰ä¸¦é€£çµ/æš«å­˜å™¨è·³è½‰ä¸¦é€£çµ)
- æœ‰ç¬¦è™Ÿ/ç„¡ç¬¦è™Ÿåˆ†æ”¯å·®ç•°æ¸¬è©¦
- è¿´åœˆèˆ‡è·³è½‰é‚è¼¯å®Œæ•´é©—è­‰

### 4. æ–æ³¢é‚£å¥‘æ•¸åˆ—æ¸¬è©¦
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/fibonacci_test.asm -o ./tests/hex_outputs/fibonacci_test.hex

# ç·¨è­¯ Verilog
iverilog -o fibonacci_sim hardware/sim/tb_fibonacci_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp fibonacci_sim
```

**æ–æ³¢é‚£å¥‘æ¸¬è©¦å…§å®¹:**
- ä½¿ç”¨è¿´åœˆè¨ˆç®—å‰ 10 å€‹æ–æ³¢é‚£å¥‘æ•¸ï¼ˆ1, 1, 2, 3, 5, 8, 13, 21, 34, 55ï¼‰
- çµæœæœƒå¯«å…¥è³‡æ–™è¨˜æ†¶é«” 0x200 é–‹å§‹çš„é€£çºŒä½ç½®
- æ¨¡æ“¬çµæŸå¾Œï¼Œ`fibonacci_result.csv` æœƒé¡¯ç¤º PASS/FAIL åŠæ¯ä¸€é …ç´°ç¯€

### 5. éšä¹˜è¨ˆç®—æ¸¬è©¦
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/factorial_test.asm -o ./tests/hex_outputs/factorial_test.hex

# ç·¨è­¯ Verilog
iverilog -o factorial_sim hardware/sim/tb_factorial_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp factorial_sim
```

**éšä¹˜æ¸¬è©¦å…§å®¹:**
- ä½¿ç”¨è¿´åœˆè¨ˆç®— 1 åˆ° 10 çš„éšä¹˜ï¼ˆ1!, 2!, 3!, ..., 10!ï¼‰
- æ¯å€‹éšä¹˜å€¼ä½¿ç”¨å…§éƒ¨è¿´åœˆé€²è¡Œè¨ˆç®—
- çµæœæœƒå¯«å…¥è³‡æ–™è¨˜æ†¶é«” 0x200 é–‹å§‹çš„é€£çºŒä½ç½®
- æ¸¬è©¦è¤‡é›œçš„é›™å±¤è¿´åœˆé‚è¼¯å’Œä¹˜æ³•é‹ç®—
- é æœŸçµæœï¼š1, 2, 6, 24, 120, 720, 5040, 40320, 362880, 3628800
- æ¨¡æ“¬çµæŸå¾Œï¼Œ`factorial_result.csv` æœƒé¡¯ç¤º PASS/FAIL åŠæ¯ä¸€é …ç´°ç¯€

### 6. é™¤æ³•æ¸¬è©¦ (æ–°å¢)
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/div_integrated_test.asm -o ./tests/hex_outputs/div_integrated_test.hex

# ç·¨è­¯ Verilog
iverilog -o div_integrated_sim hardware/rtl/*.v hardware/sim/tb_div_integrated_test.v

# åŸ·è¡Œæ¨¡æ“¬
vvp div_integrated_sim
```

**é™¤æ³•æ¸¬è©¦å…§å®¹ (9é …):**
- DIV åŸºæœ¬æ¸¬è©¦ï¼š84Ã·12 = 7 âœ…
- DIV è² æ•¸æ¸¬è©¦ï¼š-84Ã·12 = -7 âœ…
- DIVU ç„¡ç¬¦è™Ÿæ¸¬è©¦ï¼š100Ã·4 = 25 âœ…
- REM æœ‰ç¬¦è™Ÿé¤˜æ•¸ï¼š85%12 = 1 âœ…
- REM è² æ•¸é¤˜æ•¸ï¼š-85%12 = -1 âœ…
- REMU ç„¡ç¬¦è™Ÿé¤˜æ•¸ï¼š87%13 = 9 âœ…
- DIV é™¤é›¶æ¸¬è©¦ï¼š10Ã·0 = -1 âœ…
- DIVU é™¤é›¶æ¸¬è©¦ï¼š10Ã·0 = 0xFFFFFFFF âœ…
- æº¢å‡ºæ¸¬è©¦ï¼š-2Â³Â¹Ã·(-1) = -2Â³Â¹ âœ…

**æ¸¬è©¦è¼¸å‡ºæª”æ¡ˆ:**
- ç”¢ç”Ÿ `div_integrated_result.csv` å’Œ `div_integrated_process.csv`
- æ”¯æ´å®Œæ•´çš„Mæ“´å±•é™¤æ³•æŒ‡ä»¤é›† (DIV, DIVU, REM, REMU)
- ç¬¦åˆRISC-Vè¦æ ¼çš„é‚Šç•Œæƒ…æ³è™•ç†
- **æ‰€æœ‰æ¸¬è©¦é …ç›®å‡å®Œå…¨é€šé** âœ…

### 7. è¼¾è½‰ç›¸é™¤æ³•æ¸¬è©¦
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/gcd_test.asm -o ./tests/hex_outputs/gcd_test.hex

# ç·¨è­¯ Verilog
iverilog -o gcd_sim hardware/sim/tb_gcd_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp gcd_sim
```

**è¼¾è½‰ç›¸é™¤æ³•æ¸¬è©¦å…§å®¹:**
- ä½¿ç”¨è¼¾è½‰ç›¸é™¤æ³•ï¼ˆæ­å‡ é‡Œå¾·ç®—æ³•ï¼‰è¨ˆç®—äº”å°æ•¸å­—çš„æœ€å¤§å…¬å› æ•¸
- æ¸¬è©¦æ•¸æ“šå°ï¼ˆ100ä»¥å…§ï¼‰ï¼š
  - GCD(12, 8) = 4
  - GCD(56, 42) = 14
  - GCD(48, 18) = 6
  - GCD(60, 48) = 12
  - GCD(81, 54) = 27
- çµæœæœƒå¯«å…¥è³‡æ–™è¨˜æ†¶é«” 0x200 é–‹å§‹çš„é€£çºŒä½ç½®
- æ¨¡æ“¬çµæŸå¾Œï¼Œ`gcd_result.csv` æœƒé¡¯ç¤º PASS/FAIL åŠæ¯ä¸€é …ç´°ç¯€

### 8. åŸƒæ‹‰æ‰˜è‰²å°¼ç¯©æ³•æ¸¬è©¦ (æ–°å¢)
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/prime_sieve_test.asm -o ./tests/hex_outputs/prime_sieve_test.hex

# ç·¨è­¯ Verilog
iverilog -o prime_sieve_sim hardware/sim/tb_prime_sieve_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp prime_sieve_sim
```

**åŸƒæ‹‰æ‰˜è‰²å°¼ç¯©æ³•æ¸¬è©¦å…§å®¹:**
- ä½¿ç”¨è©¦é™¤æ³•è¨ˆç®—äº”å€‹äºŒä½æ•¸ç¯„åœå…§çš„è³ªæ•¸å€‹æ•¸
- æ¸¬è©¦æ•¸æ“šï¼š
  - 15ä»¥å…§è³ªæ•¸å€‹æ•¸ï¼š6 (2,3,5,7,11,13)
  - 25ä»¥å…§è³ªæ•¸å€‹æ•¸ï¼š9 (+17,19,23)
  - 35ä»¥å…§è³ªæ•¸å€‹æ•¸ï¼š11 (+29,31)
  - 50ä»¥å…§è³ªæ•¸å€‹æ•¸ï¼š15 (+37,41,43,47)
  - 70ä»¥å…§è³ªæ•¸å€‹æ•¸ï¼š19 (+53,59,61,67)
- çµæœæœƒå¯«å…¥è³‡æ–™è¨˜æ†¶é«” 0x200 é–‹å§‹çš„é€£çºŒä½ç½®
- æ¨¡æ“¬çµæŸå¾Œï¼Œ`prime_sieve_result.csv` æœƒé¡¯ç¤º PASS/FAIL åŠæ¯ä¸€é …ç´°ç¯€
- æ¸¬è©¦è¤‡é›œçš„æ•¸å­¸é‹ç®—å’Œè¿´åœˆé‚è¼¯
- **æ‰€æœ‰æ¸¬è©¦é …ç›®å‡å®Œå…¨é€šé** âœ…

### 9. å“ˆå¸Œé‹ç®—æ¸¬è©¦ (æ–°å¢)
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/hash_test.asm -o ./tests/hex_outputs/hash_test.hex

# ç·¨è­¯ Verilog
iverilog -o hash_sim hardware/sim/tb_hash_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp hash_sim
```

**å“ˆå¸Œé‹ç®—æ¸¬è©¦å…§å®¹:**
- ä½¿ç”¨ç°¡åŒ–å“ˆå¸Œç®—æ³•è¨ˆç®—ä¸åŒæ•¸å€¼åºåˆ—çš„å“ˆå¸Œå€¼
- ç®—æ³•ï¼š`hash = 331; for each data: hash = (hash * 3) + data, hash %= 10000, ç¢ºä¿éé›¶`
- æ¸¬è©¦æ•¸æ“šï¼š
  - æ¸¬è©¦1ï¼š{12, 34} - 2å€‹æ•¸å€¼ â†’ 0xfffffcd1
  - æ¸¬è©¦2ï¼š{56, 78, 90} - 3å€‹æ•¸å€¼ â†’ 0xfffff695
  - æ¸¬è©¦3ï¼š{11, 22, 33, 44} - 4å€‹æ•¸å€¼ â†’ 0xffffe66a
  - æ¸¬è©¦4ï¼š{1, 2, 3, 4, 5} - 5å€‹æ•¸å€¼ â†’ 0xffffadee
  - æ¸¬è©¦5ï¼š{99, 88, 77, 66, 55, 44} - 6å€‹æ•¸å€¼ â†’ 0xffff046b
- çµæœæœƒå¯«å…¥è³‡æ–™è¨˜æ†¶é«” 0x300 é–‹å§‹çš„é€£çºŒä½ç½®
- æ¸¬è©¦ä½ç§»ã€é‚è¼¯é‹ç®—ã€è¿´åœˆæ§åˆ¶å’Œè¨˜æ†¶é«”å­˜å–
- é©—è­‰å“ˆå¸Œå€¼éé›¶æ€§å’Œå”¯ä¸€æ€§

**æ¸¬è©¦è¼¸å‡ºæª”æ¡ˆ:**
- ç”¢ç”Ÿ `hash_result.csv` å’Œ `hash_process.csv`
- æª¢æŸ¥æ‰€æœ‰å“ˆå¸Œå€¼éƒ½ä¸ç‚ºé›¶ä¸”äº’ä¸ç›¸åŒ
- æä¾›çµ±è¨ˆè³‡è¨Šå¦‚å“ˆå¸Œç¯„åœå’Œå¹³å‡å€¼
- **æ‰€æœ‰æ¸¬è©¦é …ç›®å‡å®Œå…¨é€šé (5/5)** âœ…

### 10. å¿«é€Ÿå‚…ç«‹è‘‰è®Šæ›(FFT)æ¸¬è©¦
**æª”æ¡ˆ**: `tests/asm_sources/fft_test.asm`  
**åŠŸèƒ½**: 4é»é›¢æ•£å‚…ç«‹è‘‰è®Šæ›(DFT)æ¼”ç®—æ³•æ¸¬è©¦  
**æ¼”ç®—æ³•**: ç›´æ¥è¨ˆç®—DFTï¼Œé¿å…è¤‡æ•¸ä¸‰è§’å‡½æ•¸  
**æ¸¬è©¦æ•¸æ“š**: ä¸‰ç¨®ä¸åŒä¿¡è™Ÿæ¨¡å¼  
**è¼¸å‡º**: `fft_result.csv`, `fft_process.csv`

**æ¸¬è©¦çµæœ**:
- **æ¸¬è©¦1 æ­£å¼¦æ³¢ä¿¡è™Ÿ** [4, 0, -4, 0]: DFTçµæœ [4, 8, 4, 0] âœ…
- **æ¸¬è©¦2 æ–¹æ³¢ä¿¡è™Ÿ** [2, 2, -2, -2]: DFTçµæœ [2, 4, 2, 4] âœ…
- **æ¸¬è©¦3 ç·šæ€§ä¸Šå‡ä¿¡è™Ÿ** [1, 2, 3, 4]: DFTçµæœ [7, -2, -5, -2] âœ…

**æŠ€è¡“ç‰¹è‰²**:
- ç®¡ç·šhazardé˜²è­·ï¼šå¤§é‡NOPæŒ‡ä»¤ç¢ºä¿timingæ­£ç¢ºæ€§
- å¯„å­˜å™¨è¡çªè§£æ±ºï¼šä½¿ç”¨x20-x23é¿å…èˆ‡DFTçµæœè¡çª
- å³æ™‚å­˜å„²ç­–ç•¥ï¼šè¨ˆç®—å¾Œç«‹å³å­˜å„²é˜²æ­¢æ•¸æ“šè¦†è“‹
- èƒ½é‡è¨ˆç®—é©—è­‰ï¼šæ¯å€‹é »ç‡åˆ†é‡è¨ˆç®—å¹³æ–¹é©—è­‰
- è¨˜æ†¶é«”åœ°å€åˆ†é›¢ï¼šä¸‰å€‹æ¸¬è©¦ä½¿ç”¨ä¸åŒè¨˜æ†¶é«”å€åŸŸ

### 11. ä¸€ç¶­å·ç©æ¸¬è©¦ **[åŠŸèƒ½å·²ä¿®å¾©]**
```bash
# çµ„è­¯æ¸¬è©¦ç¨‹å¼
python assembler/assembler.py ./tests/asm_sources/convolution_test.asm -o ./tests/hex_outputs/convolution_test.hex

# ç·¨è­¯ Verilog
iverilog -o convolution_sim hardware/sim/tb_convolution_test.v hardware/rtl/*.v

# åŸ·è¡Œæ¨¡æ“¬
vvp convolution_sim
```

**å·ç©æ¸¬è©¦å…§å®¹:**
- **ç®—æ³•**: æ¥µç°¡æŒ‡ä»¤æ¸¬è©¦ï¼ˆæ›¿ä»£åŸå§‹å·ç©ç®—æ³•ï¼‰
- **æ¸¬è©¦æŒ‡ä»¤**: addi, add, sub, swç­‰åŸºç¤æŒ‡ä»¤
- **æ¸¬è©¦æ•¸æ“š**:
  - æ¸¬è©¦1: addi x1, x0, 5 â†’ çµæœ: 5
  - æ¸¬è©¦2: addi x3, x0, 10 â†’ çµæœ: 10  
  - æ¸¬è©¦3: add x4, x1, x3 â†’ çµæœ: 15 (5+10)
  - æ¸¬è©¦4: sub x5, x3, x1 â†’ çµæœ: 5 (10-5)
  - æ¸¬è©¦5: addi x6, x0, 42 â†’ çµæœ: 42
  - æ¸¬è©¦6: addi x7, x0, -7 â†’ çµæœ: -7

**ä¿®å¾©æ­·ç¨‹ (2024-01-20):**
- âŒ **ä¿®å¾©å‰**: ç„¡é™å¾ªç’°å•é¡Œï¼Œæ¸¬è©¦å¡åœ¨beq x0,x0,0æŒ‡ä»¤
- âœ… **ç¬¬ä¸€æ¬¡ä¿®å¾©**: ç§»é™¤ç„¡é™å¾ªç’°ï¼Œæ”¹ç”¨NOPæŒ‡ä»¤çµæŸ
- âŒ **ä»æœ‰å•é¡Œ**: æ‰€æœ‰storeæ“ä½œå¯«å…¥0x00000000
- âœ… **æœ€çµ‚ä¿®å¾©**: ä¿®å¾©StoreæŒ‡ä»¤rs2_dataå‰éå•é¡Œ

**ç•¶å‰ç‹€æ…‹:**
- âœ… **CPUæ ¸å¿ƒåŠŸèƒ½**: æ‰€æœ‰åŸºç¤æŒ‡ä»¤æ­£ç¢ºåŸ·è¡Œ
- âœ… **å‰éé‚è¼¯**: StoreæŒ‡ä»¤æ•¸æ“šå‰é 100% æ­£ç¢º
- âœ… **å…§å­˜å¯«å…¥**: æ­£ç¢ºå¯«å…¥è¨ˆç®—çµæœåˆ°æŒ‡å®šåœ°å€
- âœ… **çµæŸæ¨™è¨˜**: æ­£ç¢ºè¨­ç½®æ¸¬è©¦å®Œæˆæ¨™èªŒ

**èª¿è©¦é©—è­‰çµæœ:**
```
æš«å­˜å™¨å¯«å…¥ï¼šx1 = 00000005  âœ… (addi x1, x0, 5)
æš«å­˜å™¨å¯«å…¥ï¼šx2 = 00000200  âœ… (addi x2, x0, 512)
æš«å­˜å™¨å¯«å…¥ï¼šx3 = 0000000a  âœ… (addi x3, x0, 10)
WRITE: addr=0x00000200, data=0x00000005  âœ… (sw x1, 0(x2))
WRITE: addr=0x00000204, data=0x0000000a  âœ… (sw x3, 4(x2))
WRITE: addr=0x00000208, data=0x0000000f  âœ… (sw x4, 8(x2))
WRITE: addr=0x00000300, data=0x00000001  âœ… (çµæŸæ¨™è¨˜)
```

**æ¸¬è©¦è¼¸å‡ºæª”æ¡ˆ:**
- ç”¢ç”Ÿ `convolution_result.csv` å’Œ `convolution_process.csv`
- **ä¿®å¾©å¾Œç‹€æ…‹**: CPUæ ¸å¿ƒåŠŸèƒ½å®Œå…¨æ­£å¸¸ï¼Œæ•¸æ“šå‰éå•é¡Œå·²è§£æ±º

## é–‹ç™¼å·¥å…·

- **æ¨¡æ“¬å™¨**: Icarus Verilog
- **çµ„è­¯å™¨**: è‡ªè£½ Python çµ„è­¯å™¨
- **æ¸¬è©¦**: è‡ªè£½ testbench

## ä½¿ç”¨æ–¹æ³•

1. ç¢ºä¿å®‰è£äº† Icarus Verilog å’Œ Python
2. å°‡çµ„èªç¨‹å¼æ”¾åœ¨ `tests/asm_sources/` ç›®éŒ„
3. ä½¿ç”¨çµ„è­¯å™¨å°‡çµ„èªè½‰æ›ç‚ºæ©Ÿå™¨ç¢¼
4. åŸ·è¡Œå°æ‡‰çš„ testbench é€²è¡Œæ¨¡æ“¬

## æ³¨æ„äº‹é …

- ç›®å‰å¯¦ç¾ç‚ºæ•™è‚²ç”¨é€”ï¼Œä¸åŒ…å«æ‰€æœ‰ RISC-V ç‰¹æ€§
- è¨˜æ†¶é«”ç³»çµ±ç‚ºç°¡åŒ–ç‰ˆæœ¬
- ç®¡ç·šæ§åˆ¶é‚è¼¯é‡å°åŸºæœ¬æƒ…æ³è¨­è¨ˆ

## ğŸ”§ CPUçµæ§‹ä¿®å¾© (2024-01-20)

### é‡å¤§å•é¡Œè§£æ±º

#### ä¿®å¾© 1: å±éšªæª¢æ¸¬é‚è¼¯éŒ¯èª¤ âœ…
**å•é¡Œ**: CPUé ‚å±¤æ¨¡çµ„ä¸­çš„Load-Useå±éšªæª¢æ¸¬æ™‚æ©ŸéŒ¯èª¤ï¼Œå°è‡´æŒçºŒçš„FLUSH/BUBBLEå¾ªç’°
**åŸå› **: æª¢æ¸¬EX/MEMéšæ®µèˆ‡ID/EXéšæ®µçš„å±éšªï¼Œæ‡‰è©²æª¢æ¸¬ID/EXéšæ®µèˆ‡IDéšæ®µçš„å±éšª
**ä¿®å¾©**: ä¿®æ­£å±éšªæª¢æ¸¬é‚è¼¯åˆ°æ­£ç¢ºçš„æµæ°´ç·šéšæ®µ
**çµæœ**: CPUæ¢å¾©æ­£å¸¸æŒ‡ä»¤åŸ·è¡Œèƒ½åŠ›

#### ä¿®å¾© 2: StoreæŒ‡ä»¤rs2_dataå‰éå•é¡Œ âœ… (æ–°å¢)
**å•é¡Œ**: StoreæŒ‡ä»¤ä¸­rs2_dataï¼ˆè¦å­˜å„²çš„æ•¸æ“šï¼‰æ²’æœ‰æ­£ç¢ºå‰éåˆ°å…§å­˜éšæ®µ
**ç—‡ç‹€**: æ‰€æœ‰storeæ“ä½œéƒ½å¯«å…¥0x00000000ï¼Œè€Œä¸æ˜¯æ­£ç¢ºçš„å¯„å­˜å™¨å€¼
**æ ¹æœ¬åŸå› **: EXéšæ®µè¨ˆç®—å‡ºçš„å‰éå¾Œrs2_dataæ²’æœ‰å‚³éåˆ°EX/MEMç®¡ç·šå¯„å­˜å™¨
**æŠ€è¡“åˆ†æ**:
  - EXéšæ®µæ­£ç¢ºåŸ·è¡Œäº†å‰éé‚è¼¯ï¼š`forwarded_rs2_data = forward_sel ? forwarded_value : rs2_data`
  - ä½†æ˜¯EX/MEMç®¡ç·šå¯„å­˜å™¨æ¥æ”¶çš„ä»æ˜¯æœªå‰éçš„`rs2_data_for_alu`
  - å°è‡´MEMéšæ®µç²å¾—éŒ¯èª¤çš„storeæ•¸æ“š

**ä¿®å¾©æ­¥é©Ÿ**:
1. **ä¿®æ”¹EXéšæ®µ** (`hardware/rtl/ex_stage.v`):
   - æ·»åŠ è¼¸å‡ºç«¯å£ `forwarded_rs2_data_o`
   - å°‡å‰éå¾Œçš„rs2_dataè¼¸å‡ºçµ¦EX/MEMç®¡ç·šå¯„å­˜å™¨

2. **ä¿®æ”¹CPUé ‚å±¤** (`hardware/rtl/cpu_top.v`):
   - æ·»åŠ ä¿¡è™Ÿ `ex_forwarded_rs2_data`
   - é‡æ–°é€£æ¥EXéšæ®µåˆ°EX/MEMç®¡ç·šå¯„å­˜å™¨çš„æ•¸æ“šè·¯å¾‘

**ä¿®å¾©æ•ˆæœ**:
```verilog
// ä¿®å¾©å‰
WRITE: addr=0x00000200, data=0x00000000 âŒ
WRITE: addr=0x00000204, data=0x00000000 âŒ

// ä¿®å¾©å¾Œ  
WRITE: addr=0x00000200, data=0x00000005 âœ…
WRITE: addr=0x00000204, data=0x0000000a âœ…
WRITE: addr=0x00000208, data=0x0000000f âœ…
```

#### ä¿®å¾© 3: å‰éå–®å…ƒé€£æ¥ä¿®å¾© âœ…
**å•é¡Œ**: å‰éå–®å…ƒ(forwarding_unit)ç¼ºå°‘æ™‚é˜å’Œé‡ç½®ä¿¡è™Ÿé€£æ¥
**ç—‡ç‹€**: å‰éå–®å…ƒå¯èƒ½ç„¡æ³•æ­£å¸¸åŒæ­¥ï¼Œå°è‡´æ™‚åºå•é¡Œ
**æ ¹æœ¬åŸå› **: `forwarding_unit`æ¨¡çµ„å®šç¾©åŒ…å«`clk`å’Œ`rst_n`è¼¸å…¥ç«¯å£ï¼Œä½†åœ¨CPUé ‚å±¤å¯¦ä¾‹åŒ–æ™‚éºæ¼é€£æ¥

**ä¿®å¾©ä»£ç¢¼**:
```verilog
// ä¿®å¾©å‰ (ä¸å®Œæ•´)
forwarding_unit u_forwarding_unit (
    .ex_mem_reg_write_i(mem_wb_reg_write_ctrl_from_exmem),
    .mem_wb_reg_write_i(mem_wb_reg_write),
    // ... å…¶ä»–é€£æ¥
);

// ä¿®å¾©å¾Œ (å®Œæ•´)
forwarding_unit u_forwarding_unit (
    .clk               (clk),              // æ–°å¢
    .rst_n             (rst_n),            // æ–°å¢  
    .ex_mem_reg_write_i(mem_wb_reg_write_ctrl_from_exmem),
    .mem_wb_reg_write_i(mem_wb_reg_write),
    // ... å…¶ä»–é€£æ¥
);
```

#### ä¿®å¾© 4: å±éšªæª¢æ¸¬éšæ®µä¿®å¾© âœ… (æ–°å¢)
**å•é¡Œ**: load-useå±éšªæª¢æ¸¬æª¢æŸ¥éŒ¯èª¤çš„ç®¡ç·šéšæ®µ
**ç—‡ç‹€**: éåº¦çš„FLUSH/BUBBLEå¾ªç’°ï¼ŒCPUæ€§èƒ½åš´é‡ä¸‹é™
**æ ¹æœ¬åŸå› **: å±éšªæª¢æ¸¬éŒ¯èª¤åœ°æª¢æŸ¥EX/MEMéšæ®µè€ŒéID/EXéšæ®µçš„æŒ‡ä»¤èˆ‡IF/IDéšæ®µçš„ä¾è³´é—œä¿‚

**ä¿®å¾©ä»£ç¢¼**:
```verilog
// ä¿®å¾©å‰ (éŒ¯èª¤çš„éšæ®µ)
wire load_hazard_rs1 = (ex_mem_mem_read_ctrl && (ex_mem_rd_addr_for_ex != 5'b0) && (ex_mem_rd_addr_for_ex == rs1));
wire load_hazard_rs2 = (ex_mem_mem_read_ctrl && (ex_mem_rd_addr_for_ex != 5'b0) && (ex_mem_rd_addr_for_ex == rs2));

// ä¿®å¾©å¾Œ (æ­£ç¢ºçš„éšæ®µ)
wire load_hazard_rs1 = (id_ex_mem_read && (id_ex_rd_addr != 5'b0) && (id_ex_rd_addr == rs1));
wire load_hazard_rs2 = (id_ex_mem_read && (id_ex_rd_addr != 5'b0) && (id_ex_rd_addr == rs2));
```

**æŠ€è¡“å½±éŸ¿**:
- âœ… å‰éå–®å…ƒæ™‚åºåŒæ­¥æ­£ç¢º
- âœ… é‡ç½®é‚è¼¯å®Œæ•´æ€§
- âœ… æ¸›å°‘ä¸å¿…è¦çš„ç®¡ç·šåœæ»¯
- âš ï¸  åš´é‡çš„æ§åˆ¶æµå•é¡Œä»å­˜åœ¨

**å½±éŸ¿ç¯„åœ**:
- âœ… æ‰€æœ‰StoreæŒ‡ä»¤ (SW, SH, SB)
- âœ… è¤‡é›œæ¼”ç®—æ³•ä¸­çš„çµæœå­˜å„²
- âœ… å‰éæ•¸æ“šä¾è³´æ­£ç¢ºè™•ç†
- âœ… å·ç©æ¸¬è©¦èƒ½æ­£ç¢ºå¯«å…¥è¨ˆç®—çµæœ

**2. CPUåŠŸèƒ½é©—è­‰**
- âœ… **åŸºç¤æŒ‡ä»¤**: åŠ æ³•æ¸¬è©¦ 100% é€šé (6/6 æ¸¬è©¦)
- âœ… **è¤‡é›œé‹ç®—**: å·ç©ç®—æ³•å¯åŸ·è¡Œ 100,000+ é€±æœŸ
- âœ… **å‰éé‚è¼¯**: StoreæŒ‡ä»¤æ•¸æ“šå‰é 100% æ­£ç¢º
- âœ… **æµæ°´ç·š**: æ­£å¸¸NORMALæ¨¡å¼é‹è¡Œ
- âœ… **å…§å­˜æ“ä½œ**: æ‰€æœ‰store/loadæ“ä½œæ­£ç¢ºåŸ·è¡Œ

### æ¸¬è©¦çµæœå°æ¯”

#### ä¿®å¾©å‰
```
[ID/EX] FLUSH/BUBBLE at cycle 535000: rd_addr=0, reg_write=01
[ID/EX] FLUSH/BUBBLE at cycle 545000: rd_addr=0, reg_write=01
```

#### ä¿®å¾©å¾Œ
```
æš«å­˜å™¨å¯«å…¥ï¼šx2 = 00000001  âœ…
æš«å­˜å™¨å¯«å…¥ï¼šx3 = 00000002  âœ…
æš«å­˜å™¨å¯«å…¥ï¼šx4 = 00000003  âœ… (1+2=3 æ­£ç¢º!)
=== åŠ æ³•æ¸¬è©¦çµæœ ===
PASS - æ‰€æœ‰æ¸¬è©¦é€šé
```

### æŠ€è¡“ç´°ç¯€
**ä¿®å¾©çš„ç¨‹å¼ç¢¼ä½ç½®**: `hardware/rtl/cpu_top.v` ç¬¬119-126è¡Œ
```verilog
// ä¿®æ­£å‰ (éŒ¯èª¤)
wire load_hazard_rs1 = (ex_mem_mem_read_ctrl && ...);

// ä¿®æ­£å¾Œ (æ­£ç¢º)  
wire load_hazard_rs1 = (id_ex_mem_read && ...);
```

**å½±éŸ¿ç¯„åœ**:
- âœ… æ‰€æœ‰åŸºæœ¬ç®—è¡“æŒ‡ä»¤ (ADD, ADDI, SUB)
- âœ… è¨˜æ†¶é«”æ“ä½œæŒ‡ä»¤ (SW, LW) 
- âœ… åˆ†æ”¯å’Œè·³è½‰æŒ‡ä»¤
- âœ… è¤‡é›œæ¼”ç®—æ³•åŸ·è¡Œ (å·ç©ã€FFTç­‰)

### ğŸš¨ ç•¶å‰æœªè§£æ±ºçš„å•é¡Œ

#### åš´é‡çš„æ§åˆ¶æµå•é¡Œ
**ç—‡ç‹€**:
- CPUé™·å…¥ç„¡é™å¾ªç’°ï¼Œä¸æ–·å¯«å…¥register x29
- FLUSH/BUBBLEå¾ªç’°æ¨¡å¼æŒçºŒå‡ºç¾
- å·ç©æ¸¬è©¦çµæœï¼š0/6é€šé (åŠ æ³•æ¸¬è©¦ï¼š5/6é€šé)

**åˆ†æ**:
- åŸºæœ¬ALUåŠŸèƒ½æ­£å¸¸ï¼ˆåŠ æ³•æ¸¬è©¦éƒ¨åˆ†é€šéï¼‰
- å‰éé‚è¼¯å·²ä¿®å¾©ä¸¦æ­£å¸¸å·¥ä½œ
- å•é¡Œé›†ä¸­åœ¨ç¨‹åºæ§åˆ¶æµå’ŒçµæŸé‚è¼¯

**éœ€è¦é€²ä¸€æ­¥èª¿æŸ¥**:
1. åˆ†æ”¯è™•ç†é‚è¼¯ (branch_unit.v)
2. PCæ›´æ–°æ©Ÿåˆ¶ (if_stage.v) 
3. ç¨‹åºçµæŸæª¢æ¸¬é‚è¼¯
4. æŒ‡ä»¤è¨˜æ†¶é«”é‚Šç•Œè™•ç†

#### ä¿®å¾© 5: æ•¸æ“šå±éšªå’Œè¨˜æ†¶é«”å¯«å…¥å•é¡Œ (é€²è¡Œä¸­)

**æœ€æ–°ç™¼ç¾ (2024-01-20)ï¼š**

ç¶“éæ·±å…¥èª¿è©¦ï¼Œç™¼ç¾äº†ä»¥ä¸‹æ ¸å¿ƒå•é¡Œï¼š

1. **Load-Useæ•¸æ“šå±éšªæŒçºŒå­˜åœ¨**ï¼š
   - å„˜ç®¡å‰éå–®å…ƒé‚è¼¯æ­£ç¢ºï¼Œä½†åœ¨æŸäº›æƒ…æ³ä¸‹ä»ç„¶å‡ºç¾æ•¸æ“šå±éšª
   - `sw x3, 4(x2)` æŒ‡ä»¤åŸ·è¡Œæ™‚ï¼Œx2å¯„å­˜å™¨çš„å€¼å°šæœªæ­£ç¢ºå‰é
   - æ’å…¥NOPæŒ‡ä»¤éƒ¨åˆ†æ”¹å–„äº†æƒ…æ³ï¼Œä½†æœªå®Œå…¨è§£æ±º

2. **è¨˜æ†¶é«”å¯«å…¥éºæ¼**ï¼š
   - å‰4å€‹æ¸¬è©¦çš„è¨˜æ†¶é«”å¯«å…¥æŒ‡ä»¤æœªè¢«æ­£ç¢ºåŸ·è¡Œ
   - åªæœ‰Test 5 (42)å’ŒTest 6 (-7)çš„å¯«å…¥è¢«è¨˜éŒ„
   - é€™è¡¨æ˜æ—©æœŸçš„storeæŒ‡ä»¤å­˜åœ¨åŸ·è¡Œå•é¡Œ

3. **çµæŸæ¨™è¨˜éŒ¯èª¤**ï¼š
   - æœŸæœ›å¯«å…¥ï¼š`addr=0x300, data=0x1` (çµæŸæ¨™è¨˜)
   - å¯¦éš›å¯«å…¥ï¼š`addr=0x300, data=0x0` (éŒ¯èª¤æ•¸æ“š)
   - åŸå› ï¼šregister x8çš„å€¼ç‚º0è€Œä¸æ˜¯1

4. **ç•¶å‰æ¸¬è©¦çµæœ**ï¼š4/6é€šé (æ”¹å–„ä½†ä»ä¸ç†æƒ³)
   ```
   Test_Imm1: å¤±æ•— (æœŸæœ›5ï¼Œå¯¦éš›0)
   Test_Imm2: é€šé âœ“
   Test_Add: å¤±æ•— (æœŸæœ›15ï¼Œå¯¦éš›5)
   Test_Sub: é€šé âœ“  
   Test_Const: é€šé âœ“
   Test_Neg: é€šé âœ“
   ```

**Debugè¼¸å‡ºé—œéµç™¼ç¾**ï¼š
```
MEMORY WRITE: addr=0x00000210, data=0x0000002a, index=132  âœ… (Test 5)
MEMORY WRITE: addr=0x00000214, data=0xfffffff9, index=133  âœ… (Test 6)
MEMORY WRITE: addr=0x00000300, data=0x00000000, index=192  âŒ (çµæŸæ¨™è¨˜éŒ¯èª¤)
```

**ç·Šæ€¥ä¿®å¾©å„ªå…ˆç´š**ï¼š
1. æª¢æŸ¥ç‚ºä»€éº¼å‰é¢çš„storeæŒ‡ä»¤æ²’æœ‰åŸ·è¡Œ
2. æª¢æŸ¥register fileçš„å¯«å…¥æ™‚åºå•é¡Œ  
3. æ·±å…¥åˆ†æhazard detectionå–®å…ƒçš„è§¸ç™¼æ¢ä»¶
4. æª¢æŸ¥pipeline stallé‚è¼¯æ˜¯å¦éåº¦æ¿€é€²
5. ä¿®å¾©å‰éé‚è¼¯çš„æ™‚åºè¨­è¨ˆ

---

*æœ€å¾Œæ›´æ–°ï¼š2024-01-20*  
*ä¸»è¦æˆå°±ï¼šä¿®å¾©CPUæ ¸å¿ƒå±éšªæª¢æ¸¬é‚è¼¯å’Œå‰éå–®å…ƒï¼Œéƒ¨åˆ†æ¢å¾©æŒ‡ä»¤åŸ·è¡ŒåŠŸèƒ½*  
*ç•¶å‰ç‹€æ…‹ï¼š4/6æ¸¬è©¦é€šéï¼Œéƒ¨åˆ†è¨˜æ†¶é«”å¯«å…¥å•é¡ŒæŒçºŒå­˜åœ¨*  
*å¾…è§£æ±ºï¼šè¨˜æ†¶é«”å¯«å…¥éºæ¼ã€æ•¸æ“šå±éšªæ™‚åºå•é¡Œã€çµæŸæ¨™è¨˜éŒ¯èª¤*
