// Seed: 3977647946
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  assign module_1.id_3 = 0;
  output wire id_2;
  inout wire id_1;
endmodule
module module_0 #(
    parameter id_4 = 32'd21
) (
    input tri id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    output wor module_1
);
  logic [1 : id_4] id_6 = id_0, id_7;
  assign id_6 = -1'd0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_7,
      id_7
  );
  reg id_8;
  ;
  always @(-1 or 1) id_8 <= 1;
endmodule
