[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.SystemVerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"buffer.AnyConst",
    "name":"AnyConst.sv",
    "text":"\nmodule AnyConst #(parameter WIDTH) (\n    output [WIDTH-1:0] out\n);\n\n(* anyconst *) reg [WIDTH-1:0] cst;\nassign out = cst;\n\nendmodule\n"
  },
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"buffer.ResetCounter",
    "name":"ResetCounter.sv",
    "text":"\nmodule ResetCounter(\n    input clk,\n    input reset,\n    output [31:0] timeSinceReset,\n    output notChaos\n);\n\nreg [31:0] count;\nreg flag;\ninitial begin\n  count = 0;\n  flag = 0;\nend\n\nassign timeSinceReset = count;\nassign notChaos = flag;\n\nalways @(posedge clk) begin\n    if (reset) begin\n        count <= 0;\n        flag <= 1;\n    end else if (flag) begin\n        count <= count + 1;\n    end\nend\n\nendmodule\n    "
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"buffer_bmc"
  }
]