Return-Path: <devicetree+bounces-305094-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id eGapGA1jHWoHaAkAu9opvQ
	(envelope-from <devicetree+bounces-305094-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Mon, 01 Jun 2026 12:46:37 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id B54F461DCED
	for <lists+devicetree@lfdr.de>; Mon, 01 Jun 2026 12:46:36 +0200 (CEST)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 5F601301AF4F
	for <lists+devicetree@lfdr.de>; Mon,  1 Jun 2026 10:24:59 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id C7DF838911B;
	Mon,  1 Jun 2026 10:24:58 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b="Dy/CDZTH"
X-Original-To: devicetree@vger.kernel.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-alma10-1.taild15c8.ts.net [100.103.45.18])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4AD0368D70;
	Mon,  1 Jun 2026 10:24:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=100.103.45.18
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1780309498; cv=none; b=nxFVrFUXOiJCp2y0pMzu0fEnSs9pDEV71RG/VG6Uu8LMlH5fcHNmev2DL4CsYJ0CMvPYqlxBVYgQa7r2vWCd9RgCKvR6JR0tBuiMJgoimP77hFp+5YDi6ucguiCI2tPmOG14USgUJ4WllEE95iZi4giSd3U6PyAcz9VPmG2b8Qw=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1780309498; c=relaxed/simple;
	bh=6iRgNS09sQ4do+x5OhkNqeXNF21+tFdLPObDSIdnjOU=;
	h=From:Subject:To:Cc:In-Reply-To:References:Content-Type:Date:
	 Message-Id; b=pvql/F/N6cPai2F2S2MrVczZEFazcTUObkgNia21zr4/Rctslo5+E9aBZ+bEGDyAI92O47DvcJwSpyVak4vZ0WZZjpiAwe0iCzH1dpJgXbrP0/p0MN9KUSbvkW3ZF4Wd+Ket6gYN3Hkg2IcRSm0tCheQTuOu4VmcbtAcjWgLTac=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=kernel.org header.i=@kernel.org header.b=Dy/CDZTH; arc=none smtp.client-ip=100.103.45.18
Received: by smtp.kernel.org (Postfix) with ESMTPSA id 223FF1F00893;
	Mon,  1 Jun 2026 10:24:57 +0000 (UTC)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=kernel.org;
	s=k20260515; t=1780309497;
	bh=Kd+b7IPMvghSHa1qWGJjseRqfRO2oSR4soYgR7GjtZc=;
	h=From:Subject:Reply-To:To:Cc:In-Reply-To:References:Date;
	b=Dy/CDZTHTrFBIPrjJFwQOKC6TyWG+L7yXV7N4fDSuNq5xB7jpIz0SnTR6L1wCAR72
	 k7EHz63NQUHgk1Wi8bSSAqBzgnxNvUdU5ErvH0yyl/OqtWOR0tyL0hXeq/+C3cXIDI
	 DxTwAFCpxhjS17ug1Bfey7EEzlyEhUrBqjciYVxXDZwH9UrYX/5uiNQBobeER4eth2
	 eN6+shYTkxtGBxlUOQ521pw17Z72H7INt1lB8W3QeqpnBwZDpdzKjOZ39w0UnPFjmC
	 /nQ6b5IlLIlZEGIICDUN6LXbUwL/I59Hco+V0ETJHBfiZBhoHeohlrsnZ5tT0R3v/2
	 kIP51JhfGr2Aw==
From: sashiko-bot@kernel.org
Subject: Re: [PATCH 6/7] arm64: dts: qcom: sm8350: modernize PCIe entries
Reply-To: sashiko-reviews@lists.linux.dev
To: "Dmitry Baryshkov" <dmitry.baryshkov@oss.qualcomm.com>
Cc: linux-pci@vger.kernel.org, conor+dt@kernel.org, robh@kernel.org, devicetree@vger.kernel.org
In-Reply-To: <20260601-sm8350-wifi-v1-6-242917d88031@oss.qualcomm.com>
References: <20260601-sm8350-wifi-v1-6-242917d88031@oss.qualcomm.com>
Content-Type: text/plain; charset=utf-8
Content-Transfer-Encoding: quoted-printable
Date: Mon, 01 Jun 2026 10:24:56 +0000
Message-Id: <20260601102457.223FF1F00893@smtp.kernel.org>
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
X-Spamd-Result: default: False [-0.16 / 15.00];
	MISSING_MIME_VERSION(2.00)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[kernel.org,quarantine];
	R_DKIM_ALLOW(-0.20)[kernel.org:s=k20260515];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[lists.linux.dev:replyto,smtp.kernel.org:mid,sashiko.dev:url,sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo,qualcomm.com:email];
	REPLYTO_DN_EQ_FROM_DN(0.00)[];
	TAGGED_FROM(0.00)[bounces-305094-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	RCVD_COUNT_THREE(0.00)[4];
	FORGED_SENDER_MAILLIST(0.00)[];
	REPLYTO_DOM_NEQ_FROM_DOM(0.00)[];
	TO_DN_SOME(0.00)[];
	MIME_TRACE(0.00)[0:+];
	DKIM_TRACE(0.00)[kernel.org:+];
	MISSING_XM_UA(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	NEURAL_HAM(-0.00)[-1.000];
	MID_RHS_MATCH_FROMTLD(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[sashiko-bot@kernel.org,devicetree@vger.kernel.org];
	REPLYTO_DOM_NEQ_TO_DOM(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	RCPT_COUNT_FIVE(0.00)[5];
	FROM_NO_DN(0.00)[];
	HAS_REPLYTO(0.00)[sashiko-reviews@lists.linux.dev]
X-Rspamd-Queue-Id: B54F461DCED
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

Thank you for your contribution! Sashiko AI review found 1 potential issue(=
s) to consider:

Pre-existing issues:
- [High] This problem wasn't introduced by this patch, but moving the reset=
 GPIO lookup to the root port node exposes a pre-existing resource leak in =
`qcom_pcie_parse_port()`. The function initializes the PHY via `phy_init(ph=
y)`. Immediately afterward, it calls `qcom_pcie_parse_perst()` to acquire t=
he reset GPIO. If `qcom_pcie_parse_perst()` fails (e.g., returning `-EPROBE=
_DEFER` because the GPIO controller is not yet ready), `qcom_pcie_parse_por=
t()` exits immediately and returns the error without calling `phy_exit(phy)=
`. Because the `port` structure is only added to the `pcie->ports` list at =
the very end of the function, the cleanup block in the caller `qcom_pcie_pa=
rse_ports()` skips this newly allocated port and fails to execute `phy_exit=
()`. This results in leaked PHY initialization references.
--

commit d344e05b9227f3ae995aa63413819de4bd38ce62
Author: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>

arm64: dts: qcom: sm8350: modernize PCIe entries

This commit modernizes the device tree for the SM8350 platform by moving
the PERST# / WAKE pins and PHYs to the PCIe port instead of the RC device
to resolve recent kernel warnings.

> diff --git a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts b/arch/arm64/boot/dt=
s/qcom/sm8350-hdk.dts
> index 5f975d0094658..4973a3eb11b5b 100644
> --- a/arch/arm64/boot/dts/qcom/sm8350-hdk.dts
> +++ b/arch/arm64/boot/dts/qcom/sm8350-hdk.dts

[ ... ]

> @@ -493,12 +493,14 @@ &pcie0 {
>  	pinctrl-names =3D "default";
>  	pinctrl-0 =3D <&pcie0_default_state>;
> =20
> -	perst-gpios =3D <&tlmm 94 GPIO_ACTIVE_LOW>;
> -	wake-gpios =3D <&tlmm 96 GPIO_ACTIVE_HIGH>;
> -
>  	status =3D "okay";
>  };
> =20
> +&pcie0_port0 {
> +	reset-gpios =3D <&tlmm 94 GPIO_ACTIVE_LOW>;
> +	wake-gpios =3D <&tlmm 96 GPIO_ACTIVE_HIGH>;
> +};

[Severity: High]
This is a pre-existing issue, but moving the reset GPIO lookup to the root
port node exposes a resource leak in the driver's error handling.

If the GPIO controller is not yet ready and qcom_pcie_parse_perst() defers,
does the driver leak the PHY initialization reference?

Looking at drivers/pci/controller/dwc/pcie-qcom.c:qcom_pcie_parse_port(),
the function initializes the PHY:

    ret =3D phy_init(phy);
    if (ret)
        return ret;
   =20
    INIT_LIST_HEAD(&port->perst);
   =20
    ret =3D qcom_pcie_parse_perst(pcie, port, node);
    if (ret)
        return ret;

When qcom_pcie_parse_perst() returns an error, the function returns
immediately without calling phy_exit(phy). Because the port structure is on=
ly
added to the pcie->ports list at the very end of the function, the cleanup
block in the caller qcom_pcie_parse_ports() skips this newly allocated port
and fails to execute phy_exit().

Could this keep the PHY permanently enabled across probe deferrals, and
should the error path be updated to ensure phy_exit() is called?

--=20
Sashiko AI review =C2=B7 https://sashiko.dev/#/patchset/20260601-sm8350-wif=
i-v1-0-242917d88031@oss.qualcomm.com?part=3D6

