INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/project_2/project_2.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86138/project_2/project_2.srcs/sim_1/new/dis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dis
